create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 6 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list tcds2_ep/tcds2_ep/tcds2_interface_with_mgt/tcds2_interface/i_in_out_reg_3]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 112 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {ch0_s2[0]} {ch0_s2[1]} {ch0_s2[2]} {ch0_s2[3]} {ch0_s2[4]} {ch0_s2[5]} {ch0_s2[6]} {ch0_s2[7]} {ch0_s2[8]} {ch0_s2[9]} {ch0_s2[10]} {ch0_s2[11]} {ch0_s2[12]} {ch0_s2[13]} {ch0_s2[14]} {ch0_s2[15]} {ch0_s2[16]} {ch0_s2[17]} {ch0_s2[18]} {ch0_s2[19]} {ch0_s2[20]} {ch0_s2[21]} {ch0_s2[22]} {ch0_s2[23]} {ch0_s2[24]} {ch0_s2[25]} {ch0_s2[26]} {ch0_s2[27]} {ch0_s2[28]} {ch0_s2[29]} {ch0_s2[30]} {ch0_s2[31]} {ch0_s2[32]} {ch0_s2[33]} {ch0_s2[34]} {ch0_s2[35]} {ch0_s2[36]} {ch0_s2[37]} {ch0_s2[38]} {ch0_s2[39]} {ch0_s2[40]} {ch0_s2[41]} {ch0_s2[42]} {ch0_s2[43]} {ch0_s2[44]} {ch0_s2[45]} {ch0_s2[46]} {ch0_s2[47]} {ch0_s2[48]} {ch0_s2[49]} {ch0_s2[50]} {ch0_s2[51]} {ch0_s2[52]} {ch0_s2[53]} {ch0_s2[54]} {ch0_s2[55]} {ch0_s2[56]} {ch0_s2[57]} {ch0_s2[58]} {ch0_s2[59]} {ch0_s2[60]} {ch0_s2[61]} {ch0_s2[62]} {ch0_s2[63]} {ch0_s2[64]} {ch0_s2[65]} {ch0_s2[66]} {ch0_s2[67]} {ch0_s2[68]} {ch0_s2[69]} {ch0_s2[70]} {ch0_s2[71]} {ch0_s2[72]} {ch0_s2[73]} {ch0_s2[74]} {ch0_s2[75]} {ch0_s2[76]} {ch0_s2[77]} {ch0_s2[78]} {ch0_s2[79]} {ch0_s2[80]} {ch0_s2[81]} {ch0_s2[82]} {ch0_s2[83]} {ch0_s2[84]} {ch0_s2[85]} {ch0_s2[86]} {ch0_s2[87]} {ch0_s2[88]} {ch0_s2[89]} {ch0_s2[90]} {ch0_s2[91]} {ch0_s2[92]} {ch0_s2[93]} {ch0_s2[94]} {ch0_s2[95]} {ch0_s2[96]} {ch0_s2[97]} {ch0_s2[98]} {ch0_s2[99]} {ch0_s2[100]} {ch0_s2[101]} {ch0_s2[102]} {ch0_s2[103]} {ch0_s2[104]} {ch0_s2[105]} {ch0_s2[106]} {ch0_s2[107]} {ch0_s2[108]} {ch0_s2[109]} {ch0_s2[110]} {ch0_s2[111]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 234 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {frame_tx[0]} {frame_tx[1]} {frame_tx[2]} {frame_tx[3]} {frame_tx[4]} {frame_tx[5]} {frame_tx[6]} {frame_tx[7]} {frame_tx[8]} {frame_tx[9]} {frame_tx[10]} {frame_tx[11]} {frame_tx[12]} {frame_tx[13]} {frame_tx[14]} {frame_tx[15]} {frame_tx[16]} {frame_tx[17]} {frame_tx[18]} {frame_tx[19]} {frame_tx[20]} {frame_tx[21]} {frame_tx[22]} {frame_tx[23]} {frame_tx[24]} {frame_tx[25]} {frame_tx[26]} {frame_tx[27]} {frame_tx[28]} {frame_tx[29]} {frame_tx[30]} {frame_tx[31]} {frame_tx[32]} {frame_tx[33]} {frame_tx[34]} {frame_tx[35]} {frame_tx[36]} {frame_tx[37]} {frame_tx[38]} {frame_tx[39]} {frame_tx[40]} {frame_tx[41]} {frame_tx[42]} {frame_tx[43]} {frame_tx[44]} {frame_tx[45]} {frame_tx[46]} {frame_tx[47]} {frame_tx[48]} {frame_tx[49]} {frame_tx[50]} {frame_tx[51]} {frame_tx[52]} {frame_tx[53]} {frame_tx[54]} {frame_tx[55]} {frame_tx[56]} {frame_tx[57]} {frame_tx[58]} {frame_tx[59]} {frame_tx[60]} {frame_tx[61]} {frame_tx[62]} {frame_tx[63]} {frame_tx[64]} {frame_tx[65]} {frame_tx[66]} {frame_tx[67]} {frame_tx[68]} {frame_tx[69]} {frame_tx[70]} {frame_tx[71]} {frame_tx[72]} {frame_tx[73]} {frame_tx[74]} {frame_tx[75]} {frame_tx[76]} {frame_tx[77]} {frame_tx[78]} {frame_tx[79]} {frame_tx[80]} {frame_tx[81]} {frame_tx[82]} {frame_tx[83]} {frame_tx[84]} {frame_tx[85]} {frame_tx[86]} {frame_tx[87]} {frame_tx[88]} {frame_tx[89]} {frame_tx[90]} {frame_tx[91]} {frame_tx[92]} {frame_tx[93]} {frame_tx[94]} {frame_tx[95]} {frame_tx[96]} {frame_tx[97]} {frame_tx[98]} {frame_tx[99]} {frame_tx[100]} {frame_tx[101]} {frame_tx[102]} {frame_tx[103]} {frame_tx[104]} {frame_tx[105]} {frame_tx[106]} {frame_tx[107]} {frame_tx[108]} {frame_tx[109]} {frame_tx[110]} {frame_tx[111]} {frame_tx[112]} {frame_tx[113]} {frame_tx[114]} {frame_tx[115]} {frame_tx[116]} {frame_tx[117]} {frame_tx[118]} {frame_tx[119]} {frame_tx[120]} {frame_tx[121]} {frame_tx[122]} {frame_tx[123]} {frame_tx[124]} {frame_tx[125]} {frame_tx[126]} {frame_tx[127]} {frame_tx[128]} {frame_tx[129]} {frame_tx[130]} {frame_tx[131]} {frame_tx[132]} {frame_tx[133]} {frame_tx[134]} {frame_tx[135]} {frame_tx[136]} {frame_tx[137]} {frame_tx[138]} {frame_tx[139]} {frame_tx[140]} {frame_tx[141]} {frame_tx[142]} {frame_tx[143]} {frame_tx[144]} {frame_tx[145]} {frame_tx[146]} {frame_tx[147]} {frame_tx[148]} {frame_tx[149]} {frame_tx[150]} {frame_tx[151]} {frame_tx[152]} {frame_tx[153]} {frame_tx[154]} {frame_tx[155]} {frame_tx[156]} {frame_tx[157]} {frame_tx[158]} {frame_tx[159]} {frame_tx[160]} {frame_tx[161]} {frame_tx[162]} {frame_tx[163]} {frame_tx[164]} {frame_tx[165]} {frame_tx[166]} {frame_tx[167]} {frame_tx[168]} {frame_tx[169]} {frame_tx[170]} {frame_tx[171]} {frame_tx[172]} {frame_tx[173]} {frame_tx[174]} {frame_tx[175]} {frame_tx[176]} {frame_tx[177]} {frame_tx[178]} {frame_tx[179]} {frame_tx[180]} {frame_tx[181]} {frame_tx[182]} {frame_tx[183]} {frame_tx[184]} {frame_tx[185]} {frame_tx[186]} {frame_tx[187]} {frame_tx[188]} {frame_tx[189]} {frame_tx[190]} {frame_tx[191]} {frame_tx[192]} {frame_tx[193]} {frame_tx[194]} {frame_tx[195]} {frame_tx[196]} {frame_tx[197]} {frame_tx[198]} {frame_tx[199]} {frame_tx[200]} {frame_tx[201]} {frame_tx[202]} {frame_tx[203]} {frame_tx[204]} {frame_tx[205]} {frame_tx[206]} {frame_tx[207]} {frame_tx[208]} {frame_tx[209]} {frame_tx[210]} {frame_tx[211]} {frame_tx[212]} {frame_tx[213]} {frame_tx[214]} {frame_tx[215]} {frame_tx[216]} {frame_tx[217]} {frame_tx[218]} {frame_tx[219]} {frame_tx[220]} {frame_tx[221]} {frame_tx[222]} {frame_tx[223]} {frame_tx[224]} {frame_tx[225]} {frame_tx[226]} {frame_tx[227]} {frame_tx[228]} {frame_tx[229]} {frame_tx[230]} {frame_tx[231]} {frame_tx[232]} {frame_tx[233]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 16 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {ch1_c2o_bril_trigger_data[0]} {ch1_c2o_bril_trigger_data[1]} {ch1_c2o_bril_trigger_data[2]} {ch1_c2o_bril_trigger_data[3]} {ch1_c2o_bril_trigger_data[4]} {ch1_c2o_bril_trigger_data[5]} {ch1_c2o_bril_trigger_data[6]} {ch1_c2o_bril_trigger_data[7]} {ch1_c2o_bril_trigger_data[8]} {ch1_c2o_bril_trigger_data[9]} {ch1_c2o_bril_trigger_data[10]} {ch1_c2o_bril_trigger_data[11]} {ch1_c2o_bril_trigger_data[12]} {ch1_c2o_bril_trigger_data[13]} {ch1_c2o_bril_trigger_data[14]} {ch1_c2o_bril_trigger_data[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 8 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {ch0_c2_physics_l1a_subtypes[0]} {ch0_c2_physics_l1a_subtypes[1]} {ch0_c2_physics_l1a_subtypes[2]} {ch0_c2_physics_l1a_subtypes[3]} {ch0_c2_physics_l1a_subtypes[4]} {ch0_c2_physics_l1a_subtypes[5]} {ch0_c2_physics_l1a_subtypes[6]} {ch0_c2_physics_l1a_subtypes[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 16 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {ch1_c2_bril_trigger_data[0]} {ch1_c2_bril_trigger_data[1]} {ch1_c2_bril_trigger_data[2]} {ch1_c2_bril_trigger_data[3]} {ch1_c2_bril_trigger_data[4]} {ch1_c2_bril_trigger_data[5]} {ch1_c2_bril_trigger_data[6]} {ch1_c2_bril_trigger_data[7]} {ch1_c2_bril_trigger_data[8]} {ch1_c2_bril_trigger_data[9]} {ch1_c2_bril_trigger_data[10]} {ch1_c2_bril_trigger_data[11]} {ch1_c2_bril_trigger_data[12]} {ch1_c2_bril_trigger_data[13]} {ch1_c2_bril_trigger_data[14]} {ch1_c2_bril_trigger_data[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 16 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {ch0_c2_l1a_types[0]} {ch0_c2_l1a_types[1]} {ch0_c2_l1a_types[2]} {ch0_c2_l1a_types[3]} {ch0_c2_l1a_types[4]} {ch0_c2_l1a_types[5]} {ch0_c2_l1a_types[6]} {ch0_c2_l1a_types[7]} {ch0_c2_l1a_types[8]} {ch0_c2_l1a_types[9]} {ch0_c2_l1a_types[10]} {ch0_c2_l1a_types[11]} {ch0_c2_l1a_types[12]} {ch0_c2_l1a_types[13]} {ch0_c2_l1a_types[14]} {ch0_c2_l1a_types[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 18 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {ch0_c2_reserved[0]} {ch0_c2_reserved[1]} {ch0_c2_reserved[2]} {ch0_c2_reserved[3]} {ch0_c2_reserved[4]} {ch0_c2_reserved[5]} {ch0_c2_reserved[6]} {ch0_c2_reserved[7]} {ch0_c2_reserved[8]} {ch0_c2_reserved[9]} {ch0_c2_reserved[10]} {ch0_c2_reserved[11]} {ch0_c2_reserved[12]} {ch0_c2_reserved[13]} {ch0_c2_reserved[14]} {ch0_c2_reserved[15]} {ch0_c2_reserved[16]} {ch0_c2_reserved[17]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 49 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {ch1_c2_sync_flags_and_commands[0]} {ch1_c2_sync_flags_and_commands[1]} {ch1_c2_sync_flags_and_commands[2]} {ch1_c2_sync_flags_and_commands[3]} {ch1_c2_sync_flags_and_commands[4]} {ch1_c2_sync_flags_and_commands[5]} {ch1_c2_sync_flags_and_commands[6]} {ch1_c2_sync_flags_and_commands[7]} {ch1_c2_sync_flags_and_commands[8]} {ch1_c2_sync_flags_and_commands[9]} {ch1_c2_sync_flags_and_commands[10]} {ch1_c2_sync_flags_and_commands[11]} {ch1_c2_sync_flags_and_commands[12]} {ch1_c2_sync_flags_and_commands[13]} {ch1_c2_sync_flags_and_commands[14]} {ch1_c2_sync_flags_and_commands[15]} {ch1_c2_sync_flags_and_commands[16]} {ch1_c2_sync_flags_and_commands[17]} {ch1_c2_sync_flags_and_commands[18]} {ch1_c2_sync_flags_and_commands[19]} {ch1_c2_sync_flags_and_commands[20]} {ch1_c2_sync_flags_and_commands[21]} {ch1_c2_sync_flags_and_commands[22]} {ch1_c2_sync_flags_and_commands[23]} {ch1_c2_sync_flags_and_commands[24]} {ch1_c2_sync_flags_and_commands[25]} {ch1_c2_sync_flags_and_commands[26]} {ch1_c2_sync_flags_and_commands[27]} {ch1_c2_sync_flags_and_commands[28]} {ch1_c2_sync_flags_and_commands[29]} {ch1_c2_sync_flags_and_commands[30]} {ch1_c2_sync_flags_and_commands[31]} {ch1_c2_sync_flags_and_commands[32]} {ch1_c2_sync_flags_and_commands[33]} {ch1_c2_sync_flags_and_commands[34]} {ch1_c2_sync_flags_and_commands[35]} {ch1_c2_sync_flags_and_commands[36]} {ch1_c2_sync_flags_and_commands[37]} {ch1_c2_sync_flags_and_commands[38]} {ch1_c2_sync_flags_and_commands[39]} {ch1_c2_sync_flags_and_commands[40]} {ch1_c2_sync_flags_and_commands[41]} {ch1_c2_sync_flags_and_commands[42]} {ch1_c2_sync_flags_and_commands[43]} {ch1_c2_sync_flags_and_commands[44]} {ch1_c2_sync_flags_and_commands[45]} {ch1_c2_sync_flags_and_commands[46]} {ch1_c2_sync_flags_and_commands[47]} {ch1_c2_sync_flags_and_commands[48]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 16 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {ch0_c2o_bril_trigger_data[0]} {ch0_c2o_bril_trigger_data[1]} {ch0_c2o_bril_trigger_data[2]} {ch0_c2o_bril_trigger_data[3]} {ch0_c2o_bril_trigger_data[4]} {ch0_c2o_bril_trigger_data[5]} {ch0_c2o_bril_trigger_data[6]} {ch0_c2o_bril_trigger_data[7]} {ch0_c2o_bril_trigger_data[8]} {ch0_c2o_bril_trigger_data[9]} {ch0_c2o_bril_trigger_data[10]} {ch0_c2o_bril_trigger_data[11]} {ch0_c2o_bril_trigger_data[12]} {ch0_c2o_bril_trigger_data[13]} {ch0_c2o_bril_trigger_data[14]} {ch0_c2o_bril_trigger_data[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 112 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {ch1_s2[0]} {ch1_s2[1]} {ch1_s2[2]} {ch1_s2[3]} {ch1_s2[4]} {ch1_s2[5]} {ch1_s2[6]} {ch1_s2[7]} {ch1_s2[8]} {ch1_s2[9]} {ch1_s2[10]} {ch1_s2[11]} {ch1_s2[12]} {ch1_s2[13]} {ch1_s2[14]} {ch1_s2[15]} {ch1_s2[16]} {ch1_s2[17]} {ch1_s2[18]} {ch1_s2[19]} {ch1_s2[20]} {ch1_s2[21]} {ch1_s2[22]} {ch1_s2[23]} {ch1_s2[24]} {ch1_s2[25]} {ch1_s2[26]} {ch1_s2[27]} {ch1_s2[28]} {ch1_s2[29]} {ch1_s2[30]} {ch1_s2[31]} {ch1_s2[32]} {ch1_s2[33]} {ch1_s2[34]} {ch1_s2[35]} {ch1_s2[36]} {ch1_s2[37]} {ch1_s2[38]} {ch1_s2[39]} {ch1_s2[40]} {ch1_s2[41]} {ch1_s2[42]} {ch1_s2[43]} {ch1_s2[44]} {ch1_s2[45]} {ch1_s2[46]} {ch1_s2[47]} {ch1_s2[48]} {ch1_s2[49]} {ch1_s2[50]} {ch1_s2[51]} {ch1_s2[52]} {ch1_s2[53]} {ch1_s2[54]} {ch1_s2[55]} {ch1_s2[56]} {ch1_s2[57]} {ch1_s2[58]} {ch1_s2[59]} {ch1_s2[60]} {ch1_s2[61]} {ch1_s2[62]} {ch1_s2[63]} {ch1_s2[64]} {ch1_s2[65]} {ch1_s2[66]} {ch1_s2[67]} {ch1_s2[68]} {ch1_s2[69]} {ch1_s2[70]} {ch1_s2[71]} {ch1_s2[72]} {ch1_s2[73]} {ch1_s2[74]} {ch1_s2[75]} {ch1_s2[76]} {ch1_s2[77]} {ch1_s2[78]} {ch1_s2[79]} {ch1_s2[80]} {ch1_s2[81]} {ch1_s2[82]} {ch1_s2[83]} {ch1_s2[84]} {ch1_s2[85]} {ch1_s2[86]} {ch1_s2[87]} {ch1_s2[88]} {ch1_s2[89]} {ch1_s2[90]} {ch1_s2[91]} {ch1_s2[92]} {ch1_s2[93]} {ch1_s2[94]} {ch1_s2[95]} {ch1_s2[96]} {ch1_s2[97]} {ch1_s2[98]} {ch1_s2[99]} {ch1_s2[100]} {ch1_s2[101]} {ch1_s2[102]} {ch1_s2[103]} {ch1_s2[104]} {ch1_s2[105]} {ch1_s2[106]} {ch1_s2[107]} {ch1_s2[108]} {ch1_s2[109]} {ch1_s2[110]} {ch1_s2[111]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 49 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {ch0_c2_sync_flags_and_commands[0]} {ch0_c2_sync_flags_and_commands[1]} {ch0_c2_sync_flags_and_commands[2]} {ch0_c2_sync_flags_and_commands[3]} {ch0_c2_sync_flags_and_commands[4]} {ch0_c2_sync_flags_and_commands[5]} {ch0_c2_sync_flags_and_commands[6]} {ch0_c2_sync_flags_and_commands[7]} {ch0_c2_sync_flags_and_commands[8]} {ch0_c2_sync_flags_and_commands[9]} {ch0_c2_sync_flags_and_commands[10]} {ch0_c2_sync_flags_and_commands[11]} {ch0_c2_sync_flags_and_commands[12]} {ch0_c2_sync_flags_and_commands[13]} {ch0_c2_sync_flags_and_commands[14]} {ch0_c2_sync_flags_and_commands[15]} {ch0_c2_sync_flags_and_commands[16]} {ch0_c2_sync_flags_and_commands[17]} {ch0_c2_sync_flags_and_commands[18]} {ch0_c2_sync_flags_and_commands[19]} {ch0_c2_sync_flags_and_commands[20]} {ch0_c2_sync_flags_and_commands[21]} {ch0_c2_sync_flags_and_commands[22]} {ch0_c2_sync_flags_and_commands[23]} {ch0_c2_sync_flags_and_commands[24]} {ch0_c2_sync_flags_and_commands[25]} {ch0_c2_sync_flags_and_commands[26]} {ch0_c2_sync_flags_and_commands[27]} {ch0_c2_sync_flags_and_commands[28]} {ch0_c2_sync_flags_and_commands[29]} {ch0_c2_sync_flags_and_commands[30]} {ch0_c2_sync_flags_and_commands[31]} {ch0_c2_sync_flags_and_commands[32]} {ch0_c2_sync_flags_and_commands[33]} {ch0_c2_sync_flags_and_commands[34]} {ch0_c2_sync_flags_and_commands[35]} {ch0_c2_sync_flags_and_commands[36]} {ch0_c2_sync_flags_and_commands[37]} {ch0_c2_sync_flags_and_commands[38]} {ch0_c2_sync_flags_and_commands[39]} {ch0_c2_sync_flags_and_commands[40]} {ch0_c2_sync_flags_and_commands[41]} {ch0_c2_sync_flags_and_commands[42]} {ch0_c2_sync_flags_and_commands[43]} {ch0_c2_sync_flags_and_commands[44]} {ch0_c2_sync_flags_and_commands[45]} {ch0_c2_sync_flags_and_commands[46]} {ch0_c2_sync_flags_and_commands[47]} {ch0_c2_sync_flags_and_commands[48]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 112 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {ch0_s2i[0]} {ch0_s2i[1]} {ch0_s2i[2]} {ch0_s2i[3]} {ch0_s2i[4]} {ch0_s2i[5]} {ch0_s2i[6]} {ch0_s2i[7]} {ch0_s2i[8]} {ch0_s2i[9]} {ch0_s2i[10]} {ch0_s2i[11]} {ch0_s2i[12]} {ch0_s2i[13]} {ch0_s2i[14]} {ch0_s2i[15]} {ch0_s2i[16]} {ch0_s2i[17]} {ch0_s2i[18]} {ch0_s2i[19]} {ch0_s2i[20]} {ch0_s2i[21]} {ch0_s2i[22]} {ch0_s2i[23]} {ch0_s2i[24]} {ch0_s2i[25]} {ch0_s2i[26]} {ch0_s2i[27]} {ch0_s2i[28]} {ch0_s2i[29]} {ch0_s2i[30]} {ch0_s2i[31]} {ch0_s2i[32]} {ch0_s2i[33]} {ch0_s2i[34]} {ch0_s2i[35]} {ch0_s2i[36]} {ch0_s2i[37]} {ch0_s2i[38]} {ch0_s2i[39]} {ch0_s2i[40]} {ch0_s2i[41]} {ch0_s2i[42]} {ch0_s2i[43]} {ch0_s2i[44]} {ch0_s2i[45]} {ch0_s2i[46]} {ch0_s2i[47]} {ch0_s2i[48]} {ch0_s2i[49]} {ch0_s2i[50]} {ch0_s2i[51]} {ch0_s2i[52]} {ch0_s2i[53]} {ch0_s2i[54]} {ch0_s2i[55]} {ch0_s2i[56]} {ch0_s2i[57]} {ch0_s2i[58]} {ch0_s2i[59]} {ch0_s2i[60]} {ch0_s2i[61]} {ch0_s2i[62]} {ch0_s2i[63]} {ch0_s2i[64]} {ch0_s2i[65]} {ch0_s2i[66]} {ch0_s2i[67]} {ch0_s2i[68]} {ch0_s2i[69]} {ch0_s2i[70]} {ch0_s2i[71]} {ch0_s2i[72]} {ch0_s2i[73]} {ch0_s2i[74]} {ch0_s2i[75]} {ch0_s2i[76]} {ch0_s2i[77]} {ch0_s2i[78]} {ch0_s2i[79]} {ch0_s2i[80]} {ch0_s2i[81]} {ch0_s2i[82]} {ch0_s2i[83]} {ch0_s2i[84]} {ch0_s2i[85]} {ch0_s2i[86]} {ch0_s2i[87]} {ch0_s2i[88]} {ch0_s2i[89]} {ch0_s2i[90]} {ch0_s2i[91]} {ch0_s2i[92]} {ch0_s2i[93]} {ch0_s2i[94]} {ch0_s2i[95]} {ch0_s2i[96]} {ch0_s2i[97]} {ch0_s2i[98]} {ch0_s2i[99]} {ch0_s2i[100]} {ch0_s2i[101]} {ch0_s2i[102]} {ch0_s2i[103]} {ch0_s2i[104]} {ch0_s2i[105]} {ch0_s2i[106]} {ch0_s2i[107]} {ch0_s2i[108]} {ch0_s2i[109]} {ch0_s2i[110]} {ch0_s2i[111]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 112 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {ch1_s2i[0]} {ch1_s2i[1]} {ch1_s2i[2]} {ch1_s2i[3]} {ch1_s2i[4]} {ch1_s2i[5]} {ch1_s2i[6]} {ch1_s2i[7]} {ch1_s2i[8]} {ch1_s2i[9]} {ch1_s2i[10]} {ch1_s2i[11]} {ch1_s2i[12]} {ch1_s2i[13]} {ch1_s2i[14]} {ch1_s2i[15]} {ch1_s2i[16]} {ch1_s2i[17]} {ch1_s2i[18]} {ch1_s2i[19]} {ch1_s2i[20]} {ch1_s2i[21]} {ch1_s2i[22]} {ch1_s2i[23]} {ch1_s2i[24]} {ch1_s2i[25]} {ch1_s2i[26]} {ch1_s2i[27]} {ch1_s2i[28]} {ch1_s2i[29]} {ch1_s2i[30]} {ch1_s2i[31]} {ch1_s2i[32]} {ch1_s2i[33]} {ch1_s2i[34]} {ch1_s2i[35]} {ch1_s2i[36]} {ch1_s2i[37]} {ch1_s2i[38]} {ch1_s2i[39]} {ch1_s2i[40]} {ch1_s2i[41]} {ch1_s2i[42]} {ch1_s2i[43]} {ch1_s2i[44]} {ch1_s2i[45]} {ch1_s2i[46]} {ch1_s2i[47]} {ch1_s2i[48]} {ch1_s2i[49]} {ch1_s2i[50]} {ch1_s2i[51]} {ch1_s2i[52]} {ch1_s2i[53]} {ch1_s2i[54]} {ch1_s2i[55]} {ch1_s2i[56]} {ch1_s2i[57]} {ch1_s2i[58]} {ch1_s2i[59]} {ch1_s2i[60]} {ch1_s2i[61]} {ch1_s2i[62]} {ch1_s2i[63]} {ch1_s2i[64]} {ch1_s2i[65]} {ch1_s2i[66]} {ch1_s2i[67]} {ch1_s2i[68]} {ch1_s2i[69]} {ch1_s2i[70]} {ch1_s2i[71]} {ch1_s2i[72]} {ch1_s2i[73]} {ch1_s2i[74]} {ch1_s2i[75]} {ch1_s2i[76]} {ch1_s2i[77]} {ch1_s2i[78]} {ch1_s2i[79]} {ch1_s2i[80]} {ch1_s2i[81]} {ch1_s2i[82]} {ch1_s2i[83]} {ch1_s2i[84]} {ch1_s2i[85]} {ch1_s2i[86]} {ch1_s2i[87]} {ch1_s2i[88]} {ch1_s2i[89]} {ch1_s2i[90]} {ch1_s2i[91]} {ch1_s2i[92]} {ch1_s2i[93]} {ch1_s2i[94]} {ch1_s2i[95]} {ch1_s2i[96]} {ch1_s2i[97]} {ch1_s2i[98]} {ch1_s2i[99]} {ch1_s2i[100]} {ch1_s2i[101]} {ch1_s2i[102]} {ch1_s2i[103]} {ch1_s2i[104]} {ch1_s2i[105]} {ch1_s2i[106]} {ch1_s2i[107]} {ch1_s2i[108]} {ch1_s2i[109]} {ch1_s2i[110]} {ch1_s2i[111]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 5 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {ch0_c2_status[0]} {ch0_c2_status[1]} {ch0_c2_status[2]} {ch0_c2_status[3]} {ch0_c2_status[4]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property port_width 8 [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {ch1_c2o_physics_l1a_subtypes[0]} {ch1_c2o_physics_l1a_subtypes[1]} {ch1_c2o_physics_l1a_subtypes[2]} {ch1_c2o_physics_l1a_subtypes[3]} {ch1_c2o_physics_l1a_subtypes[4]} {ch1_c2o_physics_l1a_subtypes[5]} {ch1_c2o_physics_l1a_subtypes[6]} {ch1_c2o_physics_l1a_subtypes[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property port_width 49 [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {ch1_c2o_sync_flags_and_commands[0]} {ch1_c2o_sync_flags_and_commands[1]} {ch1_c2o_sync_flags_and_commands[2]} {ch1_c2o_sync_flags_and_commands[3]} {ch1_c2o_sync_flags_and_commands[4]} {ch1_c2o_sync_flags_and_commands[5]} {ch1_c2o_sync_flags_and_commands[6]} {ch1_c2o_sync_flags_and_commands[7]} {ch1_c2o_sync_flags_and_commands[8]} {ch1_c2o_sync_flags_and_commands[9]} {ch1_c2o_sync_flags_and_commands[10]} {ch1_c2o_sync_flags_and_commands[11]} {ch1_c2o_sync_flags_and_commands[12]} {ch1_c2o_sync_flags_and_commands[13]} {ch1_c2o_sync_flags_and_commands[14]} {ch1_c2o_sync_flags_and_commands[15]} {ch1_c2o_sync_flags_and_commands[16]} {ch1_c2o_sync_flags_and_commands[17]} {ch1_c2o_sync_flags_and_commands[18]} {ch1_c2o_sync_flags_and_commands[19]} {ch1_c2o_sync_flags_and_commands[20]} {ch1_c2o_sync_flags_and_commands[21]} {ch1_c2o_sync_flags_and_commands[22]} {ch1_c2o_sync_flags_and_commands[23]} {ch1_c2o_sync_flags_and_commands[24]} {ch1_c2o_sync_flags_and_commands[25]} {ch1_c2o_sync_flags_and_commands[26]} {ch1_c2o_sync_flags_and_commands[27]} {ch1_c2o_sync_flags_and_commands[28]} {ch1_c2o_sync_flags_and_commands[29]} {ch1_c2o_sync_flags_and_commands[30]} {ch1_c2o_sync_flags_and_commands[31]} {ch1_c2o_sync_flags_and_commands[32]} {ch1_c2o_sync_flags_and_commands[33]} {ch1_c2o_sync_flags_and_commands[34]} {ch1_c2o_sync_flags_and_commands[35]} {ch1_c2o_sync_flags_and_commands[36]} {ch1_c2o_sync_flags_and_commands[37]} {ch1_c2o_sync_flags_and_commands[38]} {ch1_c2o_sync_flags_and_commands[39]} {ch1_c2o_sync_flags_and_commands[40]} {ch1_c2o_sync_flags_and_commands[41]} {ch1_c2o_sync_flags_and_commands[42]} {ch1_c2o_sync_flags_and_commands[43]} {ch1_c2o_sync_flags_and_commands[44]} {ch1_c2o_sync_flags_and_commands[45]} {ch1_c2o_sync_flags_and_commands[46]} {ch1_c2o_sync_flags_and_commands[47]} {ch1_c2o_sync_flags_and_commands[48]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property port_width 18 [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {ch0_c2o_reserved[0]} {ch0_c2o_reserved[1]} {ch0_c2o_reserved[2]} {ch0_c2o_reserved[3]} {ch0_c2o_reserved[4]} {ch0_c2o_reserved[5]} {ch0_c2o_reserved[6]} {ch0_c2o_reserved[7]} {ch0_c2o_reserved[8]} {ch0_c2o_reserved[9]} {ch0_c2o_reserved[10]} {ch0_c2o_reserved[11]} {ch0_c2o_reserved[12]} {ch0_c2o_reserved[13]} {ch0_c2o_reserved[14]} {ch0_c2o_reserved[15]} {ch0_c2o_reserved[16]} {ch0_c2o_reserved[17]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property port_width 5 [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {ch1_c2_status[0]} {ch1_c2_status[1]} {ch1_c2_status[2]} {ch1_c2_status[3]} {ch1_c2_status[4]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property port_width 16 [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {ch0_c2o_l1a_types[0]} {ch0_c2o_l1a_types[1]} {ch0_c2o_l1a_types[2]} {ch0_c2o_l1a_types[3]} {ch0_c2o_l1a_types[4]} {ch0_c2o_l1a_types[5]} {ch0_c2o_l1a_types[6]} {ch0_c2o_l1a_types[7]} {ch0_c2o_l1a_types[8]} {ch0_c2o_l1a_types[9]} {ch0_c2o_l1a_types[10]} {ch0_c2o_l1a_types[11]} {ch0_c2o_l1a_types[12]} {ch0_c2o_l1a_types[13]} {ch0_c2o_l1a_types[14]} {ch0_c2o_l1a_types[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property port_width 8 [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {ch1_c2_physics_l1a_subtypes[0]} {ch1_c2_physics_l1a_subtypes[1]} {ch1_c2_physics_l1a_subtypes[2]} {ch1_c2_physics_l1a_subtypes[3]} {ch1_c2_physics_l1a_subtypes[4]} {ch1_c2_physics_l1a_subtypes[5]} {ch1_c2_physics_l1a_subtypes[6]} {ch1_c2_physics_l1a_subtypes[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property port_width 5 [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {ch0_c2o_status[0]} {ch0_c2o_status[1]} {ch0_c2o_status[2]} {ch0_c2o_status[3]} {ch0_c2o_status[4]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property port_width 8 [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {ch0_c2o_physics_l1a_subtypes[0]} {ch0_c2o_physics_l1a_subtypes[1]} {ch0_c2o_physics_l1a_subtypes[2]} {ch0_c2o_physics_l1a_subtypes[3]} {ch0_c2o_physics_l1a_subtypes[4]} {ch0_c2o_physics_l1a_subtypes[5]} {ch0_c2o_physics_l1a_subtypes[6]} {ch0_c2o_physics_l1a_subtypes[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property port_width 16 [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {ch1_c2o_l1a_types[0]} {ch1_c2o_l1a_types[1]} {ch1_c2o_l1a_types[2]} {ch1_c2o_l1a_types[3]} {ch1_c2o_l1a_types[4]} {ch1_c2o_l1a_types[5]} {ch1_c2o_l1a_types[6]} {ch1_c2o_l1a_types[7]} {ch1_c2o_l1a_types[8]} {ch1_c2o_l1a_types[9]} {ch1_c2o_l1a_types[10]} {ch1_c2o_l1a_types[11]} {ch1_c2o_l1a_types[12]} {ch1_c2o_l1a_types[13]} {ch1_c2o_l1a_types[14]} {ch1_c2o_l1a_types[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property port_width 49 [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {ch0_c2o_sync_flags_and_commands[0]} {ch0_c2o_sync_flags_and_commands[1]} {ch0_c2o_sync_flags_and_commands[2]} {ch0_c2o_sync_flags_and_commands[3]} {ch0_c2o_sync_flags_and_commands[4]} {ch0_c2o_sync_flags_and_commands[5]} {ch0_c2o_sync_flags_and_commands[6]} {ch0_c2o_sync_flags_and_commands[7]} {ch0_c2o_sync_flags_and_commands[8]} {ch0_c2o_sync_flags_and_commands[9]} {ch0_c2o_sync_flags_and_commands[10]} {ch0_c2o_sync_flags_and_commands[11]} {ch0_c2o_sync_flags_and_commands[12]} {ch0_c2o_sync_flags_and_commands[13]} {ch0_c2o_sync_flags_and_commands[14]} {ch0_c2o_sync_flags_and_commands[15]} {ch0_c2o_sync_flags_and_commands[16]} {ch0_c2o_sync_flags_and_commands[17]} {ch0_c2o_sync_flags_and_commands[18]} {ch0_c2o_sync_flags_and_commands[19]} {ch0_c2o_sync_flags_and_commands[20]} {ch0_c2o_sync_flags_and_commands[21]} {ch0_c2o_sync_flags_and_commands[22]} {ch0_c2o_sync_flags_and_commands[23]} {ch0_c2o_sync_flags_and_commands[24]} {ch0_c2o_sync_flags_and_commands[25]} {ch0_c2o_sync_flags_and_commands[26]} {ch0_c2o_sync_flags_and_commands[27]} {ch0_c2o_sync_flags_and_commands[28]} {ch0_c2o_sync_flags_and_commands[29]} {ch0_c2o_sync_flags_and_commands[30]} {ch0_c2o_sync_flags_and_commands[31]} {ch0_c2o_sync_flags_and_commands[32]} {ch0_c2o_sync_flags_and_commands[33]} {ch0_c2o_sync_flags_and_commands[34]} {ch0_c2o_sync_flags_and_commands[35]} {ch0_c2o_sync_flags_and_commands[36]} {ch0_c2o_sync_flags_and_commands[37]} {ch0_c2o_sync_flags_and_commands[38]} {ch0_c2o_sync_flags_and_commands[39]} {ch0_c2o_sync_flags_and_commands[40]} {ch0_c2o_sync_flags_and_commands[41]} {ch0_c2o_sync_flags_and_commands[42]} {ch0_c2o_sync_flags_and_commands[43]} {ch0_c2o_sync_flags_and_commands[44]} {ch0_c2o_sync_flags_and_commands[45]} {ch0_c2o_sync_flags_and_commands[46]} {ch0_c2o_sync_flags_and_commands[47]} {ch0_c2o_sync_flags_and_commands[48]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property port_width 18 [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {ch1_c2_reserved[0]} {ch1_c2_reserved[1]} {ch1_c2_reserved[2]} {ch1_c2_reserved[3]} {ch1_c2_reserved[4]} {ch1_c2_reserved[5]} {ch1_c2_reserved[6]} {ch1_c2_reserved[7]} {ch1_c2_reserved[8]} {ch1_c2_reserved[9]} {ch1_c2_reserved[10]} {ch1_c2_reserved[11]} {ch1_c2_reserved[12]} {ch1_c2_reserved[13]} {ch1_c2_reserved[14]} {ch1_c2_reserved[15]} {ch1_c2_reserved[16]} {ch1_c2_reserved[17]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property port_width 5 [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {ch1_c2o_status[0]} {ch1_c2o_status[1]} {ch1_c2o_status[2]} {ch1_c2o_status[3]} {ch1_c2o_status[4]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property port_width 16 [get_debug_ports u_ila_0/probe26]
connect_debug_port u_ila_0/probe26 [get_nets [list {ch1_c2_l1a_types[0]} {ch1_c2_l1a_types[1]} {ch1_c2_l1a_types[2]} {ch1_c2_l1a_types[3]} {ch1_c2_l1a_types[4]} {ch1_c2_l1a_types[5]} {ch1_c2_l1a_types[6]} {ch1_c2_l1a_types[7]} {ch1_c2_l1a_types[8]} {ch1_c2_l1a_types[9]} {ch1_c2_l1a_types[10]} {ch1_c2_l1a_types[11]} {ch1_c2_l1a_types[12]} {ch1_c2_l1a_types[13]} {ch1_c2_l1a_types[14]} {ch1_c2_l1a_types[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property port_width 16 [get_debug_ports u_ila_0/probe27]
connect_debug_port u_ila_0/probe27 [get_nets [list {ch0_c2_bril_trigger_data[0]} {ch0_c2_bril_trigger_data[1]} {ch0_c2_bril_trigger_data[2]} {ch0_c2_bril_trigger_data[3]} {ch0_c2_bril_trigger_data[4]} {ch0_c2_bril_trigger_data[5]} {ch0_c2_bril_trigger_data[6]} {ch0_c2_bril_trigger_data[7]} {ch0_c2_bril_trigger_data[8]} {ch0_c2_bril_trigger_data[9]} {ch0_c2_bril_trigger_data[10]} {ch0_c2_bril_trigger_data[11]} {ch0_c2_bril_trigger_data[12]} {ch0_c2_bril_trigger_data[13]} {ch0_c2_bril_trigger_data[14]} {ch0_c2_bril_trigger_data[15]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
set_property port_width 18 [get_debug_ports u_ila_0/probe28]
connect_debug_port u_ila_0/probe28 [get_nets [list {ch1_c2o_reserved[0]} {ch1_c2o_reserved[1]} {ch1_c2o_reserved[2]} {ch1_c2o_reserved[3]} {ch1_c2o_reserved[4]} {ch1_c2o_reserved[5]} {ch1_c2o_reserved[6]} {ch1_c2o_reserved[7]} {ch1_c2o_reserved[8]} {ch1_c2o_reserved[9]} {ch1_c2o_reserved[10]} {ch1_c2o_reserved[11]} {ch1_c2o_reserved[12]} {ch1_c2o_reserved[13]} {ch1_c2o_reserved[14]} {ch1_c2o_reserved[15]} {ch1_c2o_reserved[16]} {ch1_c2o_reserved[17]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
set_property port_width 234 [get_debug_ports u_ila_0/probe29]
connect_debug_port u_ila_0/probe29 [get_nets [list {frame_rx[0]} {frame_rx[1]} {frame_rx[2]} {frame_rx[3]} {frame_rx[4]} {frame_rx[5]} {frame_rx[6]} {frame_rx[7]} {frame_rx[8]} {frame_rx[9]} {frame_rx[10]} {frame_rx[11]} {frame_rx[12]} {frame_rx[13]} {frame_rx[14]} {frame_rx[15]} {frame_rx[16]} {frame_rx[17]} {frame_rx[18]} {frame_rx[19]} {frame_rx[20]} {frame_rx[21]} {frame_rx[22]} {frame_rx[23]} {frame_rx[24]} {frame_rx[25]} {frame_rx[26]} {frame_rx[27]} {frame_rx[28]} {frame_rx[29]} {frame_rx[30]} {frame_rx[31]} {frame_rx[32]} {frame_rx[33]} {frame_rx[34]} {frame_rx[35]} {frame_rx[36]} {frame_rx[37]} {frame_rx[38]} {frame_rx[39]} {frame_rx[40]} {frame_rx[41]} {frame_rx[42]} {frame_rx[43]} {frame_rx[44]} {frame_rx[45]} {frame_rx[46]} {frame_rx[47]} {frame_rx[48]} {frame_rx[49]} {frame_rx[50]} {frame_rx[51]} {frame_rx[52]} {frame_rx[53]} {frame_rx[54]} {frame_rx[55]} {frame_rx[56]} {frame_rx[57]} {frame_rx[58]} {frame_rx[59]} {frame_rx[60]} {frame_rx[61]} {frame_rx[62]} {frame_rx[63]} {frame_rx[64]} {frame_rx[65]} {frame_rx[66]} {frame_rx[67]} {frame_rx[68]} {frame_rx[69]} {frame_rx[70]} {frame_rx[71]} {frame_rx[72]} {frame_rx[73]} {frame_rx[74]} {frame_rx[75]} {frame_rx[76]} {frame_rx[77]} {frame_rx[78]} {frame_rx[79]} {frame_rx[80]} {frame_rx[81]} {frame_rx[82]} {frame_rx[83]} {frame_rx[84]} {frame_rx[85]} {frame_rx[86]} {frame_rx[87]} {frame_rx[88]} {frame_rx[89]} {frame_rx[90]} {frame_rx[91]} {frame_rx[92]} {frame_rx[93]} {frame_rx[94]} {frame_rx[95]} {frame_rx[96]} {frame_rx[97]} {frame_rx[98]} {frame_rx[99]} {frame_rx[100]} {frame_rx[101]} {frame_rx[102]} {frame_rx[103]} {frame_rx[104]} {frame_rx[105]} {frame_rx[106]} {frame_rx[107]} {frame_rx[108]} {frame_rx[109]} {frame_rx[110]} {frame_rx[111]} {frame_rx[112]} {frame_rx[113]} {frame_rx[114]} {frame_rx[115]} {frame_rx[116]} {frame_rx[117]} {frame_rx[118]} {frame_rx[119]} {frame_rx[120]} {frame_rx[121]} {frame_rx[122]} {frame_rx[123]} {frame_rx[124]} {frame_rx[125]} {frame_rx[126]} {frame_rx[127]} {frame_rx[128]} {frame_rx[129]} {frame_rx[130]} {frame_rx[131]} {frame_rx[132]} {frame_rx[133]} {frame_rx[134]} {frame_rx[135]} {frame_rx[136]} {frame_rx[137]} {frame_rx[138]} {frame_rx[139]} {frame_rx[140]} {frame_rx[141]} {frame_rx[142]} {frame_rx[143]} {frame_rx[144]} {frame_rx[145]} {frame_rx[146]} {frame_rx[147]} {frame_rx[148]} {frame_rx[149]} {frame_rx[150]} {frame_rx[151]} {frame_rx[152]} {frame_rx[153]} {frame_rx[154]} {frame_rx[155]} {frame_rx[156]} {frame_rx[157]} {frame_rx[158]} {frame_rx[159]} {frame_rx[160]} {frame_rx[161]} {frame_rx[162]} {frame_rx[163]} {frame_rx[164]} {frame_rx[165]} {frame_rx[166]} {frame_rx[167]} {frame_rx[168]} {frame_rx[169]} {frame_rx[170]} {frame_rx[171]} {frame_rx[172]} {frame_rx[173]} {frame_rx[174]} {frame_rx[175]} {frame_rx[176]} {frame_rx[177]} {frame_rx[178]} {frame_rx[179]} {frame_rx[180]} {frame_rx[181]} {frame_rx[182]} {frame_rx[183]} {frame_rx[184]} {frame_rx[185]} {frame_rx[186]} {frame_rx[187]} {frame_rx[188]} {frame_rx[189]} {frame_rx[190]} {frame_rx[191]} {frame_rx[192]} {frame_rx[193]} {frame_rx[194]} {frame_rx[195]} {frame_rx[196]} {frame_rx[197]} {frame_rx[198]} {frame_rx[199]} {frame_rx[200]} {frame_rx[201]} {frame_rx[202]} {frame_rx[203]} {frame_rx[204]} {frame_rx[205]} {frame_rx[206]} {frame_rx[207]} {frame_rx[208]} {frame_rx[209]} {frame_rx[210]} {frame_rx[211]} {frame_rx[212]} {frame_rx[213]} {frame_rx[214]} {frame_rx[215]} {frame_rx[216]} {frame_rx[217]} {frame_rx[218]} {frame_rx[219]} {frame_rx[220]} {frame_rx[221]} {frame_rx[222]} {frame_rx[223]} {frame_rx[224]} {frame_rx[225]} {frame_rx[226]} {frame_rx[227]} {frame_rx[228]} {frame_rx[229]} {frame_rx[230]} {frame_rx[231]} {frame_rx[232]} {frame_rx[233]}]]
create_debug_core u_ila_1 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 6 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list apex_blk_w/apex_blk_i/clk_wiz/inst/clk_out3]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
set_property port_width 32 [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {rx_frame_unlock_count[0]} {rx_frame_unlock_count[1]} {rx_frame_unlock_count[2]} {rx_frame_unlock_count[3]} {rx_frame_unlock_count[4]} {rx_frame_unlock_count[5]} {rx_frame_unlock_count[6]} {rx_frame_unlock_count[7]} {rx_frame_unlock_count[8]} {rx_frame_unlock_count[9]} {rx_frame_unlock_count[10]} {rx_frame_unlock_count[11]} {rx_frame_unlock_count[12]} {rx_frame_unlock_count[13]} {rx_frame_unlock_count[14]} {rx_frame_unlock_count[15]} {rx_frame_unlock_count[16]} {rx_frame_unlock_count[17]} {rx_frame_unlock_count[18]} {rx_frame_unlock_count[19]} {rx_frame_unlock_count[20]} {rx_frame_unlock_count[21]} {rx_frame_unlock_count[22]} {rx_frame_unlock_count[23]} {rx_frame_unlock_count[24]} {rx_frame_unlock_count[25]} {rx_frame_unlock_count[26]} {rx_frame_unlock_count[27]} {rx_frame_unlock_count[28]} {rx_frame_unlock_count[29]} {rx_frame_unlock_count[30]} {rx_frame_unlock_count[31]}]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets drp_clk]
