Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Dropbox\Develop\Projects\UA3REO\FPGA\DEBUG_STAGE.qsys --block-symbol-file --output-directory=D:\Dropbox\Develop\Projects\UA3REO\FPGA\DEBUG --family="Cyclone IV E" --part=EP4CE22E22C8
Progress: Loading FPGA/DEBUG_STAGE.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 17.1]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\Dropbox\Develop\Projects\UA3REO\FPGA\DEBUG_STAGE.qsys --synthesis=VERILOG --output-directory=D:\Dropbox\Develop\Projects\UA3REO\FPGA\DEBUG\synthesis --family="Cyclone IV E" --part=EP4CE22E22C8
Progress: Loading FPGA/DEBUG_STAGE.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 17.1]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: DEBUG_STAGE: Generating DEBUG_STAGE "DEBUG_STAGE" for QUARTUS_SYNTH
Info: in_system_sources_probes_0: "DEBUG_STAGE" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info: DEBUG_STAGE: Done "DEBUG_STAGE" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
