\doxysection{FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_s_m_c___bank1_e___type_def}\index{FSMC\_Bank1E\_TypeDef@{FSMC\_Bank1E\_TypeDef}}


Flexible Static Memory Controller Bank1E.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BWTR} [7]
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Flexible Static Memory Controller Bank1E. 

\doxysubsection{Field Documentation}
\label{struct_f_s_m_c___bank1_e___type_def_a20f13b79c0f8670af319af0c5ebd5c91} 
\index{FSMC\_Bank1E\_TypeDef@{FSMC\_Bank1E\_TypeDef}!BWTR@{BWTR}}
\index{BWTR@{BWTR}!FSMC\_Bank1E\_TypeDef@{FSMC\_Bank1E\_TypeDef}}
\doxysubsubsection{BWTR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BWTR[7]}

NOR/\+PSRAM write timing registers, Address offset\+: 0x104-\/0x11C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Inc/\textbf{ stm32f4xx.\+h}\end{DoxyCompactItemize}
