#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Mon Nov 25 13:23:55 2019
# Process ID: 1700
# Current directory: C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.runs/synth_1
# Command line: vivado.exe -log SpaceInv.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SpaceInv.tcl
# Log file: C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.runs/synth_1/SpaceInv.vds
# Journal file: C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source SpaceInv.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/utils_1/imports/synth_1/SpaceInv.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/utils_1/imports/synth_1/SpaceInv.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top SpaceInv -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2428 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 676.414 ; gain = 179.020
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SpaceInv' [C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/SpaceInv.vhd:49]
INFO: [Synth 8-3491] module 'VGA' declared at 'C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/VGA.vhd:34' bound to instance 'vga_inst' of component 'VGA' [C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/SpaceInv.vhd:165]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/VGA.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'VGA' (1#1) [C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/VGA.vhd:45]
INFO: [Synth 8-3491] module 'formatoVGA' declared at 'C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/formatoVGA.vhd:34' bound to instance 'formVGA' of component 'formatoVGA' [C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/SpaceInv.vhd:168]
INFO: [Synth 8-638] synthesizing module 'formatoVGA' [C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/formatoVGA.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'formatoVGA' (2#1) [C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/formatoVGA.vhd:51]
INFO: [Synth 8-3491] module 'GestionEntradas' declared at 'C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/GestionEntradas.vhd:34' bound to instance 'GestEn' of component 'GestionEntradas' [C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/SpaceInv.vhd:177]
INFO: [Synth 8-638] synthesizing module 'GestionEntradas' [C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/GestionEntradas.vhd:46]
	Parameter t_d bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'Debounce' declared at 'C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/Debounce.vhd:34' bound to instance 'd_izq' of component 'Debounce' [C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/GestionEntradas.vhd:56]
INFO: [Synth 8-638] synthesizing module 'Debounce' [C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/Debounce.vhd:42]
	Parameter t_d bound to: 100 - type: integer 
	Parameter t bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'temporizador' declared at 'C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/temporizador.vhd:34' bound to instance 'tim1' of component 'temporizador' [C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/Debounce.vhd:60]
INFO: [Synth 8-638] synthesizing module 'temporizador' [C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/temporizador.vhd:40]
	Parameter t bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'temporizador' (3#1) [C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/temporizador.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Debounce' (4#1) [C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/Debounce.vhd:42]
	Parameter t_d bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'Debounce' declared at 'C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/Debounce.vhd:34' bound to instance 'd_dcha' of component 'Debounce' [C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/GestionEntradas.vhd:57]
	Parameter t_d bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'Debounce' declared at 'C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/Debounce.vhd:34' bound to instance 'd_disp' of component 'Debounce' [C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/GestionEntradas.vhd:58]
	Parameter t_d bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'Debounce' declared at 'C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/Debounce.vhd:34' bound to instance 'd_inic' of component 'Debounce' [C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/GestionEntradas.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'GestionEntradas' (5#1) [C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/GestionEntradas.vhd:46]
INFO: [Synth 8-3491] module 'controladorInv' declared at 'C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/controladorInv.vhd:34' bound to instance 'cinv' of component 'controladorInv' [C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/SpaceInv.vhd:180]
INFO: [Synth 8-638] synthesizing module 'controladorInv' [C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/controladorInv.vhd:45]
	Parameter t bound to: 500 - type: integer 
INFO: [Synth 8-3491] module 'temporizador' declared at 'C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/temporizador.vhd:34' bound to instance 'temp_inv' of component 'temporizador' [C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/controladorInv.vhd:58]
INFO: [Synth 8-638] synthesizing module 'temporizador__parameterized1' [C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/temporizador.vhd:40]
	Parameter t bound to: 500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'temporizador__parameterized1' (5#1) [C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/temporizador.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'controladorInv' (6#1) [C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/controladorInv.vhd:45]
INFO: [Synth 8-3491] module 'controladorNave' declared at 'C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/controladorNave.vhd:34' bound to instance 'cnave' of component 'controladorNave' [C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/SpaceInv.vhd:186]
INFO: [Synth 8-638] synthesizing module 'controladorNave' [C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/controladorNave.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'controladorNave' (7#1) [C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/controladorNave.vhd:43]
INFO: [Synth 8-3491] module 'controladorBala' declared at 'C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/controladorBala.vhd:34' bound to instance 'cbala' of component 'controladorBala' [C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/SpaceInv.vhd:191]
INFO: [Synth 8-638] synthesizing module 'controladorBala' [C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/controladorBala.vhd:46]
	Parameter t bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'temporizador' declared at 'C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/temporizador.vhd:34' bound to instance 'temp_bala' of component 'temporizador' [C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/controladorBala.vhd:60]
INFO: [Synth 8-638] synthesizing module 'temporizador__parameterized3' [C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/temporizador.vhd:40]
	Parameter t bound to: 50 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'temporizador__parameterized3' (7#1) [C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/temporizador.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'controladorBala' (8#1) [C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/controladorBala.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'SpaceInv' (9#1) [C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/SpaceInv.vhd:49]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 740.684 ; gain = 243.289
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 745.184 ; gain = 247.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 745.184 ; gain = 247.789
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/edudv/Desktop/VHDL_projects/spaceinv.xdc]
Finished Parsing XDC File [C:/Users/edudv/Desktop/VHDL_projects/spaceinv.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/edudv/Desktop/VHDL_projects/spaceinv.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SpaceInv_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SpaceInv_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 869.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 869.102 ; gain = 0.000
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 869.102 ; gain = 371.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 869.102 ; gain = 371.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 869.102 ; gain = 371.707
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'actual_reg' in module 'Debounce'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.srcs/sources_1/new/controladorNave.vhd:53]
INFO: [Synth 8-802] inferred FSM for state register 'actual_reg' in module 'SpaceInv'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  reposo |                               00 |                               00
                  flanco |                               01 |                               01
                     dis |                               10 |                               11
                  espera |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_reg' using encoding 'sequential' in module 'Debounce'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           estado_inicio |                              000 |                              000
                 jugando |                              001 |                              010
                  ganado |                              010 |                              011
                 perdido |                              011 |                              100
             estado_test |                              100 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'actual_reg' using encoding 'sequential' in module 'SpaceInv'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 869.102 ; gain = 371.707
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 4     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 4     
	               23 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  30 Input     36 Bit        Muxes := 1     
	  32 Input     30 Bit        Muxes := 1     
	  30 Input     28 Bit        Muxes := 2     
	  32 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 4     
	   2 Input     23 Bit        Muxes := 2     
	   5 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      3 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 18    
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 17    
	   4 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SpaceInv 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 7     
Module VGA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module formatoVGA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	  30 Input     36 Bit        Muxes := 1     
	  32 Input     30 Bit        Muxes := 1     
	  30 Input     28 Bit        Muxes := 2     
	  32 Input     27 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
Module temporizador 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Debounce 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
Module temporizador__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
+---Muxes : 
	   2 Input     26 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module controladorInv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     20 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module controladorNave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module temporizador__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module controladorBala 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cbala/s_clear_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\cbala/s_enable_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cinv/s_clear_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\cinv/s_enable_reg )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 869.102 ; gain = 371.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------------------+---------------+----------------+
|Module Name | RTL Object             | Depth x Width | Implemented As | 
+------------+------------------------+---------------+----------------+
|formatoVGA  | sprite_nave[0]         | 32x9          | LUT            | 
|SpaceInv    | formVGA/sprite_nave[0] | 32x9          | LUT            | 
+------------+------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 869.102 ; gain = 371.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 902.875 ; gain = 405.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 903.879 ; gain = 406.484
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 904.695 ; gain = 407.301
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 904.695 ; gain = 407.301
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 904.695 ; gain = 407.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 904.695 ; gain = 407.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 904.695 ; gain = 407.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 904.695 ; gain = 407.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    37|
|3     |LUT1   |     5|
|4     |LUT2   |    78|
|5     |LUT3   |    53|
|6     |LUT4   |    63|
|7     |LUT5   |    54|
|8     |LUT6   |   269|
|9     |MUXF7  |     3|
|10    |MUXF8  |     1|
|11    |FDCE   |   200|
|12    |FDPE   |    17|
|13    |IBUF   |     7|
|14    |OBUF   |    14|
+------+-------+------+

Report Instance Areas: 
+------+--------------+-----------------------------+------+
|      |Instance      |Module                       |Cells |
+------+--------------+-----------------------------+------+
|1     |top           |                             |   802|
|2     |  GestEn      |GestionEntradas              |   268|
|3     |    d_dcha    |Debounce                     |    66|
|4     |      tim1    |temporizador_5               |    62|
|5     |    d_disp    |Debounce_0                   |    70|
|6     |      tim1    |temporizador_4               |    62|
|7     |    d_inic    |Debounce_1                   |    67|
|8     |      tim1    |temporizador_3               |    62|
|9     |    d_izq     |Debounce_2                   |    65|
|10    |      tim1    |temporizador                 |    62|
|11    |  cbala       |controladorBala              |   101|
|12    |    temp_bala |temporizador__parameterized3 |    59|
|13    |  cinv        |controladorInv               |   169|
|14    |    temp_inv  |temporizador__parameterized1 |    67|
|15    |  cnave       |controladorNave              |    11|
|16    |  formVGA     |formatoVGA                   |     1|
|17    |  vga_inst    |VGA                          |   224|
+------+--------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 904.695 ; gain = 407.301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 904.695 ; gain = 283.383
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 904.695 ; gain = 407.301
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 920.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 920.770 ; gain = 628.949
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 920.770 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/edudv/Desktop/VHDL_projects/spaceinv/spaceinv.runs/synth_1/SpaceInv.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SpaceInv_utilization_synth.rpt -pb SpaceInv_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 25 13:24:37 2019...
