// Seed: 2522847385
module module_0 (
    input tri0  id_0,
    input wor   id_1,
    input tri0  id_2,
    input uwire id_3
);
  wire id_5;
  module_2 modCall_1 (id_5);
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    output wand id_2,
    output supply1 id_3
);
  assign id_2 = 1;
  notif0 primCall (id_2, id_1, id_0);
  module_0 modCall_1 (
      id_1,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    id_1
);
  output wire id_1;
  wire id_3;
  module_3 modCall_1 (
      id_3,
      id_1
  );
  assign module_0.type_2 = 0;
endmodule
module module_3 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2 = 1;
  wire id_3;
  wire id_4;
endmodule
