#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Apr 11 17:39:28 2019
# Process ID: 21172
# Current directory: D:/Programming/Github/DES-AO
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24064 D:\Programming\Github\DES-AO\DES_AO.xpr
# Log file: D:/Programming/Github/DES-AO/vivado.log
# Journal file: D:/Programming/Github/DES-AO\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/GIGABYTE-S/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
start_gui
open_project D:/Programming/Github/DES-AO/DES_AO.xpr
INFO: [Project 1-313] Project file moved from 'D:/Official/College/Eng 2019/EE460/project/DES-AO' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 825.324 ; gain = 141.613
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelinedRoundsTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelinedRoundsTestBench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/FFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/KeyGeneration.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyGeneration
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/KeyRound.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module KeyRound
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/Permuter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InitialPermutation
INFO: [VRFC 10-311] analyzing module FinalPermutation
INFO: [VRFC 10-311] analyzing module ExpansionDBoxTable
INFO: [VRFC 10-311] analyzing module StraightDBoxTable
INFO: [VRFC 10-311] analyzing module ParityBitDropTable
INFO: [VRFC 10-311] analyzing module KeyCompressionTable
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/PipelinedRounds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelinedRounds
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/Round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/SBox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module S1
INFO: [VRFC 10-311] analyzing module S2
INFO: [VRFC 10-311] analyzing module S3
INFO: [VRFC 10-311] analyzing module S4
INFO: [VRFC 10-311] analyzing module S5
INFO: [VRFC 10-311] analyzing module S6
INFO: [VRFC 10-311] analyzing module S7
INFO: [VRFC 10-311] analyzing module S8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sources_1/new/SBoxes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SBoxes
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/PipelinedRoundsTestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PipelinedRoundsTestBench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d40fa46dfa0b4af8adb2cf2e7bc035b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelinedRoundsTestBench_behav xil_defaultlib.PipelinedRoundsTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ExpansionDBoxTable
Compiling module xil_defaultlib.S1
Compiling module xil_defaultlib.S2
Compiling module xil_defaultlib.S3
Compiling module xil_defaultlib.S4
Compiling module xil_defaultlib.S5
Compiling module xil_defaultlib.S6
Compiling module xil_defaultlib.S7
Compiling module xil_defaultlib.S8
Compiling module xil_defaultlib.SBoxes
Compiling module xil_defaultlib.StraightDBoxTable
Compiling module xil_defaultlib.FFunction
Compiling module xil_defaultlib.Round
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.ParityBitDropTable
Compiling module xil_defaultlib.KeyCompressionTable
Compiling module xil_defaultlib.KeyRound
Compiling module xil_defaultlib.KeyRound(shiftn=2)
Compiling module xil_defaultlib.KeyGeneration
Compiling module xil_defaultlib.InitialPermutation
Compiling module xil_defaultlib.FinalPermutation
Compiling module xil_defaultlib.PipelinedRounds
Compiling module xil_defaultlib.PipelinedRoundsTestBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot PipelinedRoundsTestBench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PipelinedRoundsTestBench_behav -key {Behavioral:sim_1:Functional:PipelinedRoundsTestBench} -tclbatch {PipelinedRoundsTestBench.tcl} -view {D:/Programming/Github/DES-AO/PipelinedRoundsTestBench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
open_wave_config D:/Programming/Github/DES-AO/PipelinedRoundsTestBench_behav.wcfg
source PipelinedRoundsTestBench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 210 ns : File "D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/PipelinedRoundsTestBench.v" Line 25
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PipelinedRoundsTestBench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 873.090 ; gain = 29.250
save_wave_config {D:/Programming/Github/DES-AO/PipelinedRoundsTestBench_behav.wcfg}
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'PipelinedRoundsTestBench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj PipelinedRoundsTestBench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Programming/Github/DES-AO/DES_AO.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto d40fa46dfa0b4af8adb2cf2e7bc035b0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot PipelinedRoundsTestBench_behav xil_defaultlib.PipelinedRoundsTestBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.1
Time resolution is 1 ps
$finish called at time : 210 ns : File "D:/Programming/Github/DES-AO/DES_AO.srcs/sim_1/new/PipelinedRoundsTestBench.v" Line 25
