

================================================================
== Vitis HLS Report for 'FIR_HLS_Pipeline_VITIS_LOOP_28_1'
================================================================
* Date:           Sun Oct 19 17:35:07 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FIR_v1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.440 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      397|      397|  3.970 us|  3.970 us|  393|  393|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_1  |      395|      395|         5|          1|          1|   392|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.44>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%FIR_accu32 = alloca i32 1" [FIR_HLS.cpp:22->FIR_HLS.cpp:13]   --->   Operation 8 'alloca' 'FIR_accu32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [FIR_HLS.cpp:21->FIR_HLS.cpp:13]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln21 = store i9 0, i9 %i" [FIR_HLS.cpp:21->FIR_HLS.cpp:13]   --->   Operation 10 'store' 'store_ln21' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln22 = store i32 0, i32 %FIR_accu32" [FIR_HLS.cpp:22->FIR_HLS.cpp:13]   --->   Operation 11 'store' 'store_ln22' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_2 = load i9 %i" [FIR_HLS.cpp:28->FIR_HLS.cpp:13]   --->   Operation 13 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.77ns)   --->   "%icmp_ln28 = icmp_eq  i9 %i_2, i9 392" [FIR_HLS.cpp:28->FIR_HLS.cpp:13]   --->   Operation 14 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.77ns)   --->   "%add_ln28 = add i9 %i_2, i9 1" [FIR_HLS.cpp:28->FIR_HLS.cpp:13]   --->   Operation 15 'add' 'add_ln28' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %for.inc.i.split, void %for.inc24.i.preheader.exitStub" [FIR_HLS.cpp:28->FIR_HLS.cpp:13]   --->   Operation 16 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i9 %i_2" [FIR_HLS.cpp:28->FIR_HLS.cpp:13]   --->   Operation 17 'zext' 'zext_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.77ns)   --->   "%sub_ln29 = sub i9 391, i9 %i_2" [FIR_HLS.cpp:29->FIR_HLS.cpp:13]   --->   Operation 18 'sub' 'sub_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i9 %sub_ln29" [FIR_HLS.cpp:29->FIR_HLS.cpp:13]   --->   Operation 19 'zext' 'zext_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%H_filter_FIR_addr = getelementptr i16 %H_filter_FIR, i64 0, i64 %zext_ln29" [FIR_HLS.cpp:29->FIR_HLS.cpp:13]   --->   Operation 20 'getelementptr' 'H_filter_FIR_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.23ns)   --->   "%H_filter_FIR_load = load i9 %H_filter_FIR_addr" [FIR_HLS.cpp:29->FIR_HLS.cpp:13]   --->   Operation 21 'load' 'H_filter_FIR_load' <Predicate = (!icmp_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%b_FIR_addr = getelementptr i14 %b_FIR, i64 0, i64 %zext_ln28" [FIR_HLS.cpp:29->FIR_HLS.cpp:13]   --->   Operation 22 'getelementptr' 'b_FIR_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (1.23ns)   --->   "%b_FIR_load = load i9 %b_FIR_addr" [FIR_HLS.cpp:29->FIR_HLS.cpp:13]   --->   Operation 23 'load' 'b_FIR_load' <Predicate = (!icmp_ln28)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 392> <ROM>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln21 = store i9 %add_ln28, i9 %i" [FIR_HLS.cpp:21->FIR_HLS.cpp:13]   --->   Operation 24 'store' 'store_ln21' <Predicate = (!icmp_ln28)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.23>
ST_2 : Operation 25 [1/2] ( I:1.23ns O:1.23ns )   --->   "%H_filter_FIR_load = load i9 %H_filter_FIR_addr" [FIR_HLS.cpp:29->FIR_HLS.cpp:13]   --->   Operation 25 'load' 'H_filter_FIR_load' <Predicate = (!icmp_ln28)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 392> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i16 %H_filter_FIR_load" [FIR_HLS.cpp:29->FIR_HLS.cpp:13]   --->   Operation 26 'sext' 'sext_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 27 [1/2] ( I:1.23ns O:1.23ns )   --->   "%b_FIR_load = load i9 %b_FIR_addr" [FIR_HLS.cpp:29->FIR_HLS.cpp:13]   --->   Operation 27 'load' 'b_FIR_load' <Predicate = (!icmp_ln28)> <Delay = 1.23> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 392> <ROM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln29_1 = sext i14 %b_FIR_load" [FIR_HLS.cpp:29->FIR_HLS.cpp:13]   --->   Operation 28 'sext' 'sext_ln29_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 29 [3/3] (0.99ns) (grouped into DSP with root node FIR_accu32_3)   --->   "%mul_ln29 = mul i30 %sext_ln29_1, i30 %sext_ln29" [FIR_HLS.cpp:29->FIR_HLS.cpp:13]   --->   Operation 29 'mul' 'mul_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.99>
ST_3 : Operation 30 [2/3] (0.99ns) (grouped into DSP with root node FIR_accu32_3)   --->   "%mul_ln29 = mul i30 %sext_ln29_1, i30 %sext_ln29" [FIR_HLS.cpp:29->FIR_HLS.cpp:13]   --->   Operation 30 'mul' 'mul_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.64>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%FIR_accu32_2 = load i32 %FIR_accu32" [FIR_HLS.cpp:28->FIR_HLS.cpp:13]   --->   Operation 31 'load' 'FIR_accu32_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i32 %FIR_accu32_2" [FIR_HLS.cpp:28->FIR_HLS.cpp:13]   --->   Operation 32 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/3] (0.00ns) (grouped into DSP with root node FIR_accu32_3)   --->   "%mul_ln29 = mul i30 %sext_ln29_1, i30 %sext_ln29" [FIR_HLS.cpp:29->FIR_HLS.cpp:13]   --->   Operation 33 'mul' 'mul_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 34 [1/1] (0.00ns) (grouped into DSP with root node FIR_accu32_3)   --->   "%sext_ln29_2 = sext i30 %mul_ln29" [FIR_HLS.cpp:29->FIR_HLS.cpp:13]   --->   Operation 34 'sext' 'sext_ln29_2' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 35 [2/2] (0.64ns) (root node of the DSP)   --->   "%FIR_accu32_3 = add i32 %sext_ln29_2, i32 %FIR_accu32_2" [FIR_HLS.cpp:29->FIR_HLS.cpp:13]   --->   Operation 35 'add' 'FIR_accu32_3' <Predicate = (!icmp_ln28)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_auto.i31P0A, i31 %FIR_accu32_out, i31 %trunc_ln28" [FIR_HLS.cpp:28->FIR_HLS.cpp:13]   --->   Operation 42 'write' 'write_ln28' <Predicate = (icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 43 'ret' 'ret_ln0' <Predicate = (icmp_ln28)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 1.07>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [FIR_HLS.cpp:21->FIR_HLS.cpp:13]   --->   Operation 36 'specpipeline' 'specpipeline_ln21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%speclooptripcount_ln21 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 392, i64 392, i64 392" [FIR_HLS.cpp:21->FIR_HLS.cpp:13]   --->   Operation 37 'speclooptripcount' 'speclooptripcount_ln21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [FIR_HLS.cpp:28->FIR_HLS.cpp:13]   --->   Operation 38 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/2] (0.64ns) (root node of the DSP)   --->   "%FIR_accu32_3 = add i32 %sext_ln29_2, i32 %FIR_accu32_2" [FIR_HLS.cpp:29->FIR_HLS.cpp:13]   --->   Operation 39 'add' 'FIR_accu32_3' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln22 = store i32 %FIR_accu32_3, i32 %FIR_accu32" [FIR_HLS.cpp:22->FIR_HLS.cpp:13]   --->   Operation 40 'store' 'store_ln22' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc.i" [FIR_HLS.cpp:28->FIR_HLS.cpp:13]   --->   Operation 41 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.440ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln21', FIR_HLS.cpp:21->FIR_HLS.cpp:13) of constant 0 on local variable 'i', FIR_HLS.cpp:21->FIR_HLS.cpp:13 [6]  (0.427 ns)
	'load' operation 9 bit ('i', FIR_HLS.cpp:28->FIR_HLS.cpp:13) on local variable 'i', FIR_HLS.cpp:21->FIR_HLS.cpp:13 [11]  (0.000 ns)
	'sub' operation 9 bit ('sub_ln29', FIR_HLS.cpp:29->FIR_HLS.cpp:13) [21]  (0.776 ns)
	'getelementptr' operation 9 bit ('H_filter_FIR_addr', FIR_HLS.cpp:29->FIR_HLS.cpp:13) [23]  (0.000 ns)
	'load' operation 16 bit ('H_filter_FIR_load', FIR_HLS.cpp:29->FIR_HLS.cpp:13) on array 'H_filter_FIR' [24]  (1.237 ns)

 <State 2>: 2.233ns
The critical path consists of the following:
	'load' operation 16 bit ('H_filter_FIR_load', FIR_HLS.cpp:29->FIR_HLS.cpp:13) on array 'H_filter_FIR' [24]  (1.237 ns)
	'mul' operation 30 bit of DSP[31] ('mul_ln29', FIR_HLS.cpp:29->FIR_HLS.cpp:13) [29]  (0.996 ns)

 <State 3>: 0.996ns
The critical path consists of the following:
	'mul' operation 30 bit of DSP[31] ('mul_ln29', FIR_HLS.cpp:29->FIR_HLS.cpp:13) [29]  (0.996 ns)

 <State 4>: 0.645ns
The critical path consists of the following:
	'load' operation 32 bit ('FIR_accu32', FIR_HLS.cpp:28->FIR_HLS.cpp:13) on local variable 'FIR_accu32', FIR_HLS.cpp:22->FIR_HLS.cpp:13 [10]  (0.000 ns)
	'add' operation 32 bit of DSP[31] ('FIR_accu32', FIR_HLS.cpp:29->FIR_HLS.cpp:13) [31]  (0.645 ns)

 <State 5>: 1.072ns
The critical path consists of the following:
	'add' operation 32 bit of DSP[31] ('FIR_accu32', FIR_HLS.cpp:29->FIR_HLS.cpp:13) [31]  (0.645 ns)
	'store' operation 0 bit ('store_ln22', FIR_HLS.cpp:22->FIR_HLS.cpp:13) of variable 'FIR_accu32', FIR_HLS.cpp:29->FIR_HLS.cpp:13 on local variable 'FIR_accu32', FIR_HLS.cpp:22->FIR_HLS.cpp:13 [33]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
