$comment
	File created using the following command:
		vcd file MIPS.msim.vcd -direction
$end
$date
	Mon Nov 27 23:46:37 2017
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module ram_vhd_vec_tst $end
$var wire 1 ! addr $end
$var wire 1 " clk $end
$var wire 1 # data [31] $end
$var wire 1 $ data [30] $end
$var wire 1 % data [29] $end
$var wire 1 & data [28] $end
$var wire 1 ' data [27] $end
$var wire 1 ( data [26] $end
$var wire 1 ) data [25] $end
$var wire 1 * data [24] $end
$var wire 1 + data [23] $end
$var wire 1 , data [22] $end
$var wire 1 - data [21] $end
$var wire 1 . data [20] $end
$var wire 1 / data [19] $end
$var wire 1 0 data [18] $end
$var wire 1 1 data [17] $end
$var wire 1 2 data [16] $end
$var wire 1 3 data [15] $end
$var wire 1 4 data [14] $end
$var wire 1 5 data [13] $end
$var wire 1 6 data [12] $end
$var wire 1 7 data [11] $end
$var wire 1 8 data [10] $end
$var wire 1 9 data [9] $end
$var wire 1 : data [8] $end
$var wire 1 ; data [7] $end
$var wire 1 < data [6] $end
$var wire 1 = data [5] $end
$var wire 1 > data [4] $end
$var wire 1 ? data [3] $end
$var wire 1 @ data [2] $end
$var wire 1 A data [1] $end
$var wire 1 B data [0] $end
$var wire 1 C q [31] $end
$var wire 1 D q [30] $end
$var wire 1 E q [29] $end
$var wire 1 F q [28] $end
$var wire 1 G q [27] $end
$var wire 1 H q [26] $end
$var wire 1 I q [25] $end
$var wire 1 J q [24] $end
$var wire 1 K q [23] $end
$var wire 1 L q [22] $end
$var wire 1 M q [21] $end
$var wire 1 N q [20] $end
$var wire 1 O q [19] $end
$var wire 1 P q [18] $end
$var wire 1 Q q [17] $end
$var wire 1 R q [16] $end
$var wire 1 S q [15] $end
$var wire 1 T q [14] $end
$var wire 1 U q [13] $end
$var wire 1 V q [12] $end
$var wire 1 W q [11] $end
$var wire 1 X q [10] $end
$var wire 1 Y q [9] $end
$var wire 1 Z q [8] $end
$var wire 1 [ q [7] $end
$var wire 1 \ q [6] $end
$var wire 1 ] q [5] $end
$var wire 1 ^ q [4] $end
$var wire 1 _ q [3] $end
$var wire 1 ` q [2] $end
$var wire 1 a q [1] $end
$var wire 1 b q [0] $end
$var wire 1 c re $end
$var wire 1 d we $end

$scope module i1 $end
$var wire 1 e gnd $end
$var wire 1 f vcc $end
$var wire 1 g unknown $end
$var wire 1 h devoe $end
$var wire 1 i devclrn $end
$var wire 1 j devpor $end
$var wire 1 k ww_devoe $end
$var wire 1 l ww_devclrn $end
$var wire 1 m ww_devpor $end
$var wire 1 n ww_clk $end
$var wire 1 o ww_addr $end
$var wire 1 p ww_data [31] $end
$var wire 1 q ww_data [30] $end
$var wire 1 r ww_data [29] $end
$var wire 1 s ww_data [28] $end
$var wire 1 t ww_data [27] $end
$var wire 1 u ww_data [26] $end
$var wire 1 v ww_data [25] $end
$var wire 1 w ww_data [24] $end
$var wire 1 x ww_data [23] $end
$var wire 1 y ww_data [22] $end
$var wire 1 z ww_data [21] $end
$var wire 1 { ww_data [20] $end
$var wire 1 | ww_data [19] $end
$var wire 1 } ww_data [18] $end
$var wire 1 ~ ww_data [17] $end
$var wire 1 !! ww_data [16] $end
$var wire 1 "! ww_data [15] $end
$var wire 1 #! ww_data [14] $end
$var wire 1 $! ww_data [13] $end
$var wire 1 %! ww_data [12] $end
$var wire 1 &! ww_data [11] $end
$var wire 1 '! ww_data [10] $end
$var wire 1 (! ww_data [9] $end
$var wire 1 )! ww_data [8] $end
$var wire 1 *! ww_data [7] $end
$var wire 1 +! ww_data [6] $end
$var wire 1 ,! ww_data [5] $end
$var wire 1 -! ww_data [4] $end
$var wire 1 .! ww_data [3] $end
$var wire 1 /! ww_data [2] $end
$var wire 1 0! ww_data [1] $end
$var wire 1 1! ww_data [0] $end
$var wire 1 2! ww_we $end
$var wire 1 3! ww_re $end
$var wire 1 4! ww_q [31] $end
$var wire 1 5! ww_q [30] $end
$var wire 1 6! ww_q [29] $end
$var wire 1 7! ww_q [28] $end
$var wire 1 8! ww_q [27] $end
$var wire 1 9! ww_q [26] $end
$var wire 1 :! ww_q [25] $end
$var wire 1 ;! ww_q [24] $end
$var wire 1 <! ww_q [23] $end
$var wire 1 =! ww_q [22] $end
$var wire 1 >! ww_q [21] $end
$var wire 1 ?! ww_q [20] $end
$var wire 1 @! ww_q [19] $end
$var wire 1 A! ww_q [18] $end
$var wire 1 B! ww_q [17] $end
$var wire 1 C! ww_q [16] $end
$var wire 1 D! ww_q [15] $end
$var wire 1 E! ww_q [14] $end
$var wire 1 F! ww_q [13] $end
$var wire 1 G! ww_q [12] $end
$var wire 1 H! ww_q [11] $end
$var wire 1 I! ww_q [10] $end
$var wire 1 J! ww_q [9] $end
$var wire 1 K! ww_q [8] $end
$var wire 1 L! ww_q [7] $end
$var wire 1 M! ww_q [6] $end
$var wire 1 N! ww_q [5] $end
$var wire 1 O! ww_q [4] $end
$var wire 1 P! ww_q [3] $end
$var wire 1 Q! ww_q [2] $end
$var wire 1 R! ww_q [1] $end
$var wire 1 S! ww_q [0] $end
$var wire 1 T! \clk~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 U! \clk~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 V! \clk~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 W! \clk~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 X! \q[0]~output_o\ $end
$var wire 1 Y! \q[1]~output_o\ $end
$var wire 1 Z! \q[2]~output_o\ $end
$var wire 1 [! \q[3]~output_o\ $end
$var wire 1 \! \q[4]~output_o\ $end
$var wire 1 ]! \q[5]~output_o\ $end
$var wire 1 ^! \q[6]~output_o\ $end
$var wire 1 _! \q[7]~output_o\ $end
$var wire 1 `! \q[8]~output_o\ $end
$var wire 1 a! \q[9]~output_o\ $end
$var wire 1 b! \q[10]~output_o\ $end
$var wire 1 c! \q[11]~output_o\ $end
$var wire 1 d! \q[12]~output_o\ $end
$var wire 1 e! \q[13]~output_o\ $end
$var wire 1 f! \q[14]~output_o\ $end
$var wire 1 g! \q[15]~output_o\ $end
$var wire 1 h! \q[16]~output_o\ $end
$var wire 1 i! \q[17]~output_o\ $end
$var wire 1 j! \q[18]~output_o\ $end
$var wire 1 k! \q[19]~output_o\ $end
$var wire 1 l! \q[20]~output_o\ $end
$var wire 1 m! \q[21]~output_o\ $end
$var wire 1 n! \q[22]~output_o\ $end
$var wire 1 o! \q[23]~output_o\ $end
$var wire 1 p! \q[24]~output_o\ $end
$var wire 1 q! \q[25]~output_o\ $end
$var wire 1 r! \q[26]~output_o\ $end
$var wire 1 s! \q[27]~output_o\ $end
$var wire 1 t! \q[28]~output_o\ $end
$var wire 1 u! \q[29]~output_o\ $end
$var wire 1 v! \q[30]~output_o\ $end
$var wire 1 w! \q[31]~output_o\ $end
$var wire 1 x! \clk~input_o\ $end
$var wire 1 y! \clk~inputclkctrl_outclk\ $end
$var wire 1 z! \data[0]~input_o\ $end
$var wire 1 {! \addr~input_o\ $end
$var wire 1 |! \we~input_o\ $end
$var wire 1 }! \ram~131_combout\ $end
$var wire 1 ~! \ram~34_q\ $end
$var wire 1 !" \ram~66feeder_combout\ $end
$var wire 1 "" \ram~130_combout\ $end
$var wire 1 #" \ram~66_q\ $end
$var wire 1 $" \ram~98_combout\ $end
$var wire 1 %" \re~input_o\ $end
$var wire 1 &" \q[0]~reg0_q\ $end
$var wire 1 '" \data[1]~input_o\ $end
$var wire 1 (" \ram~35_q\ $end
$var wire 1 )" \ram~67feeder_combout\ $end
$var wire 1 *" \ram~67_q\ $end
$var wire 1 +" \ram~99_combout\ $end
$var wire 1 ," \q[1]~reg0_q\ $end
$var wire 1 -" \data[2]~input_o\ $end
$var wire 1 ." \ram~36_q\ $end
$var wire 1 /" \ram~68_q\ $end
$var wire 1 0" \ram~100_combout\ $end
$var wire 1 1" \q[2]~reg0_q\ $end
$var wire 1 2" \data[3]~input_o\ $end
$var wire 1 3" \ram~37feeder_combout\ $end
$var wire 1 4" \ram~37_q\ $end
$var wire 1 5" \ram~69feeder_combout\ $end
$var wire 1 6" \ram~69_q\ $end
$var wire 1 7" \ram~101_combout\ $end
$var wire 1 8" \q[3]~reg0_q\ $end
$var wire 1 9" \data[4]~input_o\ $end
$var wire 1 :" \ram~38_q\ $end
$var wire 1 ;" \ram~70feeder_combout\ $end
$var wire 1 <" \ram~70_q\ $end
$var wire 1 =" \ram~102_combout\ $end
$var wire 1 >" \q[4]~reg0_q\ $end
$var wire 1 ?" \data[5]~input_o\ $end
$var wire 1 @" \ram~39_q\ $end
$var wire 1 A" \ram~71_q\ $end
$var wire 1 B" \ram~103_combout\ $end
$var wire 1 C" \q[5]~reg0_q\ $end
$var wire 1 D" \data[6]~input_o\ $end
$var wire 1 E" \ram~40feeder_combout\ $end
$var wire 1 F" \ram~40_q\ $end
$var wire 1 G" \ram~72feeder_combout\ $end
$var wire 1 H" \ram~72_q\ $end
$var wire 1 I" \ram~104_combout\ $end
$var wire 1 J" \q[6]~reg0_q\ $end
$var wire 1 K" \data[7]~input_o\ $end
$var wire 1 L" \ram~41feeder_combout\ $end
$var wire 1 M" \ram~41_q\ $end
$var wire 1 N" \ram~73feeder_combout\ $end
$var wire 1 O" \ram~73_q\ $end
$var wire 1 P" \ram~105_combout\ $end
$var wire 1 Q" \q[7]~reg0_q\ $end
$var wire 1 R" \data[8]~input_o\ $end
$var wire 1 S" \ram~42_q\ $end
$var wire 1 T" \ram~74_q\ $end
$var wire 1 U" \ram~106_combout\ $end
$var wire 1 V" \q[8]~reg0_q\ $end
$var wire 1 W" \data[9]~input_o\ $end
$var wire 1 X" \ram~43feeder_combout\ $end
$var wire 1 Y" \ram~43_q\ $end
$var wire 1 Z" \ram~75feeder_combout\ $end
$var wire 1 [" \ram~75_q\ $end
$var wire 1 \" \ram~107_combout\ $end
$var wire 1 ]" \q[9]~reg0_q\ $end
$var wire 1 ^" \data[10]~input_o\ $end
$var wire 1 _" \ram~44feeder_combout\ $end
$var wire 1 `" \ram~44_q\ $end
$var wire 1 a" \ram~76_q\ $end
$var wire 1 b" \ram~108_combout\ $end
$var wire 1 c" \q[10]~reg0_q\ $end
$var wire 1 d" \data[11]~input_o\ $end
$var wire 1 e" \ram~45feeder_combout\ $end
$var wire 1 f" \ram~45_q\ $end
$var wire 1 g" \ram~77_q\ $end
$var wire 1 h" \ram~109_combout\ $end
$var wire 1 i" \q[11]~reg0_q\ $end
$var wire 1 j" \data[12]~input_o\ $end
$var wire 1 k" \ram~46_q\ $end
$var wire 1 l" \ram~78_q\ $end
$var wire 1 m" \ram~110_combout\ $end
$var wire 1 n" \q[12]~reg0_q\ $end
$var wire 1 o" \data[13]~input_o\ $end
$var wire 1 p" \ram~47_q\ $end
$var wire 1 q" \ram~79feeder_combout\ $end
$var wire 1 r" \ram~79_q\ $end
$var wire 1 s" \ram~111_combout\ $end
$var wire 1 t" \q[13]~reg0_q\ $end
$var wire 1 u" \data[14]~input_o\ $end
$var wire 1 v" \ram~48feeder_combout\ $end
$var wire 1 w" \ram~48_q\ $end
$var wire 1 x" \ram~80feeder_combout\ $end
$var wire 1 y" \ram~80_q\ $end
$var wire 1 z" \ram~112_combout\ $end
$var wire 1 {" \q[14]~reg0_q\ $end
$var wire 1 |" \data[15]~input_o\ $end
$var wire 1 }" \ram~81_q\ $end
$var wire 1 ~" \ram~49feeder_combout\ $end
$var wire 1 !# \ram~49_q\ $end
$var wire 1 "# \ram~113_combout\ $end
$var wire 1 ## \q[15]~reg0_q\ $end
$var wire 1 $# \data[16]~input_o\ $end
$var wire 1 %# \ram~50_q\ $end
$var wire 1 &# \ram~82feeder_combout\ $end
$var wire 1 '# \ram~82_q\ $end
$var wire 1 (# \ram~114_combout\ $end
$var wire 1 )# \q[16]~reg0_q\ $end
$var wire 1 *# \data[17]~input_o\ $end
$var wire 1 +# \ram~51feeder_combout\ $end
$var wire 1 ,# \ram~51_q\ $end
$var wire 1 -# \ram~83feeder_combout\ $end
$var wire 1 .# \ram~83_q\ $end
$var wire 1 /# \ram~115_combout\ $end
$var wire 1 0# \q[17]~reg0_q\ $end
$var wire 1 1# \data[18]~input_o\ $end
$var wire 1 2# \ram~52feeder_combout\ $end
$var wire 1 3# \ram~52_q\ $end
$var wire 1 4# \ram~84feeder_combout\ $end
$var wire 1 5# \ram~84_q\ $end
$var wire 1 6# \ram~116_combout\ $end
$var wire 1 7# \q[18]~reg0_q\ $end
$var wire 1 8# \data[19]~input_o\ $end
$var wire 1 9# \ram~53_q\ $end
$var wire 1 :# \ram~85feeder_combout\ $end
$var wire 1 ;# \ram~85_q\ $end
$var wire 1 <# \ram~117_combout\ $end
$var wire 1 =# \q[19]~reg0_q\ $end
$var wire 1 ># \data[20]~input_o\ $end
$var wire 1 ?# \ram~86feeder_combout\ $end
$var wire 1 @# \ram~86_q\ $end
$var wire 1 A# \ram~54feeder_combout\ $end
$var wire 1 B# \ram~54_q\ $end
$var wire 1 C# \ram~118_combout\ $end
$var wire 1 D# \q[20]~reg0_q\ $end
$var wire 1 E# \data[21]~input_o\ $end
$var wire 1 F# \ram~55_q\ $end
$var wire 1 G# \ram~87_q\ $end
$var wire 1 H# \ram~119_combout\ $end
$var wire 1 I# \q[21]~reg0_q\ $end
$var wire 1 J# \data[22]~input_o\ $end
$var wire 1 K# \ram~56feeder_combout\ $end
$var wire 1 L# \ram~56_q\ $end
$var wire 1 M# \ram~88feeder_combout\ $end
$var wire 1 N# \ram~88_q\ $end
$var wire 1 O# \ram~120_combout\ $end
$var wire 1 P# \q[22]~reg0_q\ $end
$var wire 1 Q# \data[23]~input_o\ $end
$var wire 1 R# \ram~89_q\ $end
$var wire 1 S# \ram~57feeder_combout\ $end
$var wire 1 T# \ram~57_q\ $end
$var wire 1 U# \ram~121_combout\ $end
$var wire 1 V# \q[23]~reg0_q\ $end
$var wire 1 W# \data[24]~input_o\ $end
$var wire 1 X# \ram~90_q\ $end
$var wire 1 Y# \ram~58_q\ $end
$var wire 1 Z# \ram~122_combout\ $end
$var wire 1 [# \q[24]~reg0_q\ $end
$var wire 1 \# \data[25]~input_o\ $end
$var wire 1 ]# \ram~91feeder_combout\ $end
$var wire 1 ^# \ram~91_q\ $end
$var wire 1 _# \ram~59_q\ $end
$var wire 1 `# \ram~123_combout\ $end
$var wire 1 a# \q[25]~reg0_q\ $end
$var wire 1 b# \data[26]~input_o\ $end
$var wire 1 c# \ram~92_q\ $end
$var wire 1 d# \ram~60feeder_combout\ $end
$var wire 1 e# \ram~60_q\ $end
$var wire 1 f# \ram~124_combout\ $end
$var wire 1 g# \q[26]~reg0_q\ $end
$var wire 1 h# \data[27]~input_o\ $end
$var wire 1 i# \ram~93feeder_combout\ $end
$var wire 1 j# \ram~93_q\ $end
$var wire 1 k# \ram~61feeder_combout\ $end
$var wire 1 l# \ram~61_q\ $end
$var wire 1 m# \ram~125_combout\ $end
$var wire 1 n# \q[27]~reg0_q\ $end
$var wire 1 o# \data[28]~input_o\ $end
$var wire 1 p# \ram~94_q\ $end
$var wire 1 q# \ram~62feeder_combout\ $end
$var wire 1 r# \ram~62_q\ $end
$var wire 1 s# \ram~126_combout\ $end
$var wire 1 t# \q[28]~reg0_q\ $end
$var wire 1 u# \data[29]~input_o\ $end
$var wire 1 v# \ram~95feeder_combout\ $end
$var wire 1 w# \ram~95_q\ $end
$var wire 1 x# \ram~63feeder_combout\ $end
$var wire 1 y# \ram~63_q\ $end
$var wire 1 z# \ram~127_combout\ $end
$var wire 1 {# \q[29]~reg0_q\ $end
$var wire 1 |# \data[30]~input_o\ $end
$var wire 1 }# \ram~64feeder_combout\ $end
$var wire 1 ~# \ram~64_q\ $end
$var wire 1 !$ \ram~96feeder_combout\ $end
$var wire 1 "$ \ram~96_q\ $end
$var wire 1 #$ \ram~128_combout\ $end
$var wire 1 $$ \q[30]~reg0_q\ $end
$var wire 1 %$ \data[31]~input_o\ $end
$var wire 1 &$ \ram~97_q\ $end
$var wire 1 '$ \ram~65feeder_combout\ $end
$var wire 1 ($ \ram~65_q\ $end
$var wire 1 )$ \ram~129_combout\ $end
$var wire 1 *$ \q[31]~reg0_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1c
1d
0e
1f
xg
1h
1i
1j
1k
1l
1m
0n
0o
12!
13!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
1|!
1}!
0~!
0!"
0""
0#"
0$"
1%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
1^"
1_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
0@#
0A#
0B#
0C#
0D#
0E#
0F#
0G#
0H#
0I#
0J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
0\#
0]#
0^#
0_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
0o#
0p#
0q#
0r#
0s#
0t#
0u#
0v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0#
0$
0%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
18
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
1'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
1T!
1U!
1V!
0W!
$end
#80000
1"
1n
1x!
1W!
1y!
1`"
1b"
#160000
0"
0n
0x!
0W!
0y!
#240000
1"
1n
1x!
1W!
1y!
1c"
1b!
1I!
1X
#320000
0"
0n
0x!
0W!
0y!
#400000
1"
1n
1x!
1W!
1y!
#480000
0"
0n
0x!
0W!
0y!
#560000
1"
1n
1x!
1W!
1y!
#640000
0"
0n
0x!
0W!
0y!
#720000
1"
1n
1x!
1W!
1y!
#800000
0"
0n
0x!
0W!
0y!
#880000
1"
1n
1x!
1W!
1y!
#960000
0"
0n
0x!
0W!
0y!
#1000000
