
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Comparison of schedules

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


Comparing lBoundEstimator: OWN, ALAPBound: lazyALAP 
		 with lBoundEstimator: OWN, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 4, vs. lBoundEstimator: OWN, ALAPBound: listSchedule -> 52



Comparing lBoundEstimator: OWN, ALAPBound: lazyALAP 
		 with lBoundEstimator: PAPER, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 4, vs. lBoundEstimator: PAPER, ALAPBound: listSchedule -> 33



Comparing lBoundEstimator: OWN, ALAPBound: lazyALAP 
		 with lBoundEstimator: PAPER, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 4, vs. lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 8



Comparing lBoundEstimator: OWN, ALAPBound: lazyALAP 
		 with lBoundEstimator: ASAP, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 4, vs. lBoundEstimator: ASAP, ALAPBound: listSchedule -> 149



Comparing lBoundEstimator: OWN, ALAPBound: lazyALAP 
		 with lBoundEstimator: ASAP, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: lazyALAP -> 4, vs. lBoundEstimator: ASAP, ALAPBound: lazyALAP -> 66



Comparing lBoundEstimator: OWN, ALAPBound: listSchedule 
		 with lBoundEstimator: PAPER, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: listSchedule -> 33, vs. lBoundEstimator: OWN, ALAPBound: listSchedule -> 52



Comparing lBoundEstimator: OWN, ALAPBound: listSchedule 
		 with lBoundEstimator: PAPER, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 8, vs. lBoundEstimator: OWN, ALAPBound: listSchedule -> 52



Comparing lBoundEstimator: OWN, ALAPBound: listSchedule 
		 with lBoundEstimator: ASAP, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: listSchedule -> 52, vs. lBoundEstimator: ASAP, ALAPBound: listSchedule -> 149



Comparing lBoundEstimator: OWN, ALAPBound: listSchedule 
		 with lBoundEstimator: ASAP, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: OWN, ALAPBound: listSchedule -> 52, vs. lBoundEstimator: ASAP, ALAPBound: lazyALAP -> 66



Comparing lBoundEstimator: PAPER, ALAPBound: listSchedule 
		 with lBoundEstimator: PAPER, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 8, vs. lBoundEstimator: PAPER, ALAPBound: listSchedule -> 33



Comparing lBoundEstimator: PAPER, ALAPBound: listSchedule 
		 with lBoundEstimator: ASAP, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: listSchedule -> 33, vs. lBoundEstimator: ASAP, ALAPBound: listSchedule -> 149



Comparing lBoundEstimator: PAPER, ALAPBound: listSchedule 
		 with lBoundEstimator: ASAP, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: listSchedule -> 33, vs. lBoundEstimator: ASAP, ALAPBound: lazyALAP -> 66



Comparing lBoundEstimator: PAPER, ALAPBound: lazyALAP 
		 with lBoundEstimator: ASAP, ALAPBound: listSchedule
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 8, vs. lBoundEstimator: ASAP, ALAPBound: listSchedule -> 149



Comparing lBoundEstimator: PAPER, ALAPBound: lazyALAP 
		 with lBoundEstimator: ASAP, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: PAPER, ALAPBound: lazyALAP -> 8, vs. lBoundEstimator: ASAP, ALAPBound: lazyALAP -> 66



Comparing lBoundEstimator: ASAP, ALAPBound: listSchedule 
		 with lBoundEstimator: ASAP, ALAPBound: lazyALAP
--->  Schedules are equal
faster: lBoundEstimator: ASAP, ALAPBound: lazyALAP -> 66, vs. lBoundEstimator: ASAP, ALAPBound: listSchedule -> 149



%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Printing schedule

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Found schedule of length 10 with 21 nodes

n16--33:DMA_LOAD : [0:1]
n1--44:IADD : [0:0]
n18--79:IADD : [0:0]
n17--57:IADD : [0:0]
n5--70:IADD : [0:0]
n19--16:IFLE : [0:0]
n20--22:IADD : [0:0]
n14--58:DMA_LOAD : [1:2]
n0--45:DMA_LOAD : [2:3]
n12--37:IAND : [2:2]
n3--62:IAND : [3:3]
n4--71:DMA_LOAD : [3:4]
n9--40:ISHL : [3:3]
n2--65:ISHL : [4:4]
n11--49:IAND : [4:4]
n13--75:IAND : [5:5]
n10--52:ISHL : [5:5]
n7--66:IOR : [6:6]
n8--53:IOR : [6:6]
n6--76:IOR : [7:7]
n15--78:DMA_STORE : [8:9]


%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%

Printing BULB trees

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%


###########################################################
Printing BULB metrics for lBoundEstimator: OWN, ALAPBound: lazyALAP
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 10
Initial best latency: 10
20 out of 21 DFG nodes could be skipped to find best schedule
It took 4 milliseconds to converge
Scheduling took 4 milliseconds

Print BULB tree: 
l_bound: 10, u_bound: 10; investigated partial schedule: {}; 
└── l_bound: 10, u_bound: 10; investigated n1--44:IADD in [0:0]; investigated partial schedule: {0=[n1--44:IADD]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: OWN, ALAPBound: listSchedule
BULB tree contains 11 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 2 times
Best latency found: 10
Initial best latency: 10
20 out of 21 DFG nodes could be skipped to find best schedule
It took 9 milliseconds to converge
Scheduling took 52 milliseconds

Print BULB tree: 
l_bound: 10, u_bound: 10; investigated partial schedule: {}; 
├── l_bound: 13, u_bound: 13; investigated n1--44:IADD in [4:4]; investigated partial schedule: {4=[n1--44:IADD]}; 
├── l_bound: 10, u_bound: 10; investigated n1--44:IADD in [1:1]; investigated partial schedule: {1=[n1--44:IADD]}; 
├── l_bound: 14, u_bound: 14; investigated n1--44:IADD in [5:5]; investigated partial schedule: {5=[n1--44:IADD]}; 
├── l_bound: 11, u_bound: 11; investigated n1--44:IADD in [2:2]; investigated partial schedule: {2=[n1--44:IADD]}; 
├── l_bound: 12, u_bound: 12; investigated n1--44:IADD in [3:3]; investigated partial schedule: {3=[n1--44:IADD]}; 
├── l_bound: 16, u_bound: 16; investigated n1--44:IADD in [7:7]; investigated partial schedule: {7=[n1--44:IADD]}; 
├── l_bound: 17, u_bound: 17; investigated n1--44:IADD in [8:8]; investigated partial schedule: {8=[n1--44:IADD]}; 
├── l_bound: 15, u_bound: 15; investigated n1--44:IADD in [6:6]; investigated partial schedule: {6=[n1--44:IADD]}; 
├── l_bound: 18, u_bound: 18; investigated n1--44:IADD in [9:9]; investigated partial schedule: {9=[n1--44:IADD]}; 
└── l_bound: 10, u_bound: 10; investigated n1--44:IADD in [0:0]; investigated partial schedule: {0=[n1--44:IADD]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: PAPER, ALAPBound: listSchedule
BULB tree contains 11 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 2 times
Best latency found: 10
Initial best latency: 10
20 out of 21 DFG nodes could be skipped to find best schedule
It took 10 milliseconds to converge
Scheduling took 33 milliseconds

Print BULB tree: 
l_bound: 10, u_bound: 10; investigated partial schedule: {}; 
├── l_bound: 14, u_bound: 14; investigated n1--44:IADD in [5:5]; investigated partial schedule: {5=[n1--44:IADD]}; 
├── l_bound: 10, u_bound: 10; investigated n1--44:IADD in [0:0]; investigated partial schedule: {0=[n1--44:IADD]}; 
├── l_bound: 17, u_bound: 17; investigated n1--44:IADD in [8:8]; investigated partial schedule: {8=[n1--44:IADD]}; 
├── l_bound: 12, u_bound: 12; investigated n1--44:IADD in [3:3]; investigated partial schedule: {3=[n1--44:IADD]}; 
├── l_bound: 16, u_bound: 16; investigated n1--44:IADD in [7:7]; investigated partial schedule: {7=[n1--44:IADD]}; 
├── l_bound: 10, u_bound: 10; investigated n1--44:IADD in [1:1]; investigated partial schedule: {1=[n1--44:IADD]}; 
├── l_bound: 11, u_bound: 11; investigated n1--44:IADD in [2:2]; investigated partial schedule: {2=[n1--44:IADD]}; 
├── l_bound: 18, u_bound: 18; investigated n1--44:IADD in [9:9]; investigated partial schedule: {9=[n1--44:IADD]}; 
├── l_bound: 13, u_bound: 13; investigated n1--44:IADD in [4:4]; investigated partial schedule: {4=[n1--44:IADD]}; 
└── l_bound: 15, u_bound: 15; investigated n1--44:IADD in [6:6]; investigated partial schedule: {6=[n1--44:IADD]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: PAPER, ALAPBound: lazyALAP
BULB tree contains 2 inspected nodes
0 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 1 times
Best latency found: 10
Initial best latency: 10
20 out of 21 DFG nodes could be skipped to find best schedule
It took 8 milliseconds to converge
Scheduling took 8 milliseconds

Print BULB tree: 
l_bound: 10, u_bound: 10; investigated partial schedule: {}; 
└── l_bound: 10, u_bound: 10; investigated n1--44:IADD in [0:0]; investigated partial schedule: {0=[n1--44:IADD]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: ASAP, ALAPBound: listSchedule
BULB tree contains 81 inspected nodes
1 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 6 times
Best latency found: 10
Initial best latency: 10
19 out of 21 DFG nodes could be skipped to find best schedule
It took 21 milliseconds to converge
Scheduling took 149 milliseconds

Print BULB tree: 
l_bound: 9, u_bound: 10; investigated partial schedule: {}; 
├── l_bound: 9, u_bound: 16; investigated n1--44:IADD in [7:7]; investigated partial schedule: {7=[n1--44:IADD]}; 
├── l_bound: 9, u_bound: 12; investigated n1--44:IADD in [3:3]; investigated partial schedule: {3=[n1--44:IADD]}; 
├── l_bound: 9, u_bound: 14; investigated n1--44:IADD in [5:5]; investigated partial schedule: {5=[n1--44:IADD]}; 
├── l_bound: 10, u_bound: 18; investigated n1--44:IADD in [9:9]; investigated partial schedule: {9=[n1--44:IADD]}; 
├── l_bound: 9, u_bound: 17; investigated n1--44:IADD in [8:8]; investigated partial schedule: {8=[n1--44:IADD]}; 
├── l_bound: 9, u_bound: 10; investigated n1--44:IADD in [0:0]; investigated partial schedule: {0=[n1--44:IADD]}; 
│   ├── l_bound: 9, u_bound: 13; investigated n17--57:IADD in [4:4]; investigated partial schedule: {0=[n1--44:IADD], 4=[n17--57:IADD]}; 
│   ├── l_bound: 9, u_bound: 11; investigated n17--57:IADD in [2:2]; investigated partial schedule: {0=[n1--44:IADD], 2=[n17--57:IADD]}; 
│   ├── l_bound: 9, u_bound: 14; investigated n17--57:IADD in [5:5]; investigated partial schedule: {0=[n1--44:IADD], 5=[n17--57:IADD]}; 
│   ├── l_bound: 9, u_bound: 16; investigated n17--57:IADD in [7:7]; investigated partial schedule: {0=[n1--44:IADD], 7=[n17--57:IADD]}; 
│   ├── l_bound: 9, u_bound: 17; investigated n17--57:IADD in [8:8]; investigated partial schedule: {0=[n1--44:IADD], 8=[n17--57:IADD]}; 
│   ├── l_bound: 9, u_bound: 15; investigated n17--57:IADD in [6:6]; investigated partial schedule: {0=[n1--44:IADD], 6=[n17--57:IADD]}; 
│   ├── l_bound: 9, u_bound: 10; investigated n17--57:IADD in [0:0]; investigated partial schedule: {0=[n1--44:IADD, n17--57:IADD]}; 
│   │   ├── l_bound: 9, u_bound: 14; investigated n14--58:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n1--44:IADD, n17--57:IADD], 6=[n14--58:DMA_LOAD], 7=[n14--58:DMA_LOAD]}; 
│   │   ├── l_bound: 9, u_bound: 10; investigated n14--58:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n1--44:IADD, n17--57:IADD], 2=[n14--58:DMA_LOAD], 3=[n14--58:DMA_LOAD]}; 
│   │   │   ├── l_bound: 10, u_bound: 12; investigated n16--33:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n1--44:IADD, n17--57:IADD], 2=[n14--58:DMA_LOAD], 3=[n14--58:DMA_LOAD], 4=[n16--33:DMA_LOAD], 5=[n16--33:DMA_LOAD]}; 
│   │   │   ├── l_bound: 10, u_bound: 13; investigated n16--33:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n1--44:IADD, n17--57:IADD], 2=[n14--58:DMA_LOAD], 3=[n14--58:DMA_LOAD], 5=[n16--33:DMA_LOAD], 6=[n16--33:DMA_LOAD]}; 
│   │   │   ├── l_bound: 10, u_bound: 16; investigated n16--33:DMA_LOAD in [8:9]; investigated partial schedule: {0=[n1--44:IADD, n17--57:IADD], 2=[n14--58:DMA_LOAD], 3=[n14--58:DMA_LOAD], 8=[n16--33:DMA_LOAD], 9=[n16--33:DMA_LOAD]}; 
│   │   │   ├── l_bound: 10, u_bound: 12; investigated n16--33:DMA_LOAD in [3:4]; investigated partial schedule: {0=[n1--44:IADD, n17--57:IADD], 2=[n14--58:DMA_LOAD], 3=[n14--58:DMA_LOAD, n16--33:DMA_LOAD], 4=[n16--33:DMA_LOAD]}; 
│   │   │   ├── l_bound: 10, u_bound: 12; investigated n16--33:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n1--44:IADD, n17--57:IADD], 1=[n16--33:DMA_LOAD], 2=[n14--58:DMA_LOAD, n16--33:DMA_LOAD], 3=[n14--58:DMA_LOAD]}; 
│   │   │   ├── l_bound: 10, u_bound: 15; investigated n16--33:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n1--44:IADD, n17--57:IADD], 2=[n14--58:DMA_LOAD], 3=[n14--58:DMA_LOAD], 7=[n16--33:DMA_LOAD], 8=[n16--33:DMA_LOAD]}; 
│   │   │   ├── l_bound: 10, u_bound: 14; investigated n16--33:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n1--44:IADD, n17--57:IADD], 2=[n14--58:DMA_LOAD], 3=[n14--58:DMA_LOAD], 6=[n16--33:DMA_LOAD], 7=[n16--33:DMA_LOAD]}; 
│   │   │   ├── l_bound: 10, u_bound: 12; investigated n16--33:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n1--44:IADD, n17--57:IADD], 2=[n14--58:DMA_LOAD, n16--33:DMA_LOAD], 3=[n14--58:DMA_LOAD, n16--33:DMA_LOAD]}; 
│   │   │   └── l_bound: 10, u_bound: 10; investigated n16--33:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n1--44:IADD, n17--57:IADD], 1=[n16--33:DMA_LOAD], 2=[n14--58:DMA_LOAD], 3=[n14--58:DMA_LOAD]}; 
│   │   ├── l_bound: 9, u_bound: 12; investigated n14--58:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n1--44:IADD, n17--57:IADD], 4=[n14--58:DMA_LOAD], 5=[n14--58:DMA_LOAD]}; 
│   │   ├── l_bound: 9, u_bound: 11; investigated n14--58:DMA_LOAD in [3:4]; investigated partial schedule: {0=[n1--44:IADD, n17--57:IADD], 3=[n14--58:DMA_LOAD], 4=[n14--58:DMA_LOAD]}; 
│   │   ├── l_bound: 10, u_bound: 16; investigated n14--58:DMA_LOAD in [8:9]; investigated partial schedule: {0=[n1--44:IADD, n17--57:IADD], 8=[n14--58:DMA_LOAD], 9=[n14--58:DMA_LOAD]}; 
│   │   ├── l_bound: 9, u_bound: 15; investigated n14--58:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n1--44:IADD, n17--57:IADD], 7=[n14--58:DMA_LOAD], 8=[n14--58:DMA_LOAD]}; 
│   │   ├── l_bound: 9, u_bound: 13; investigated n14--58:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n1--44:IADD, n17--57:IADD], 5=[n14--58:DMA_LOAD], 6=[n14--58:DMA_LOAD]}; 
│   │   └── l_bound: 9, u_bound: 10; investigated n14--58:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD], 2=[n14--58:DMA_LOAD]}; 
│   │       ├── l_bound: 9, u_bound: 11; investigated n16--33:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD, n16--33:DMA_LOAD], 2=[n14--58:DMA_LOAD, n16--33:DMA_LOAD]}; 
│   │       ├── l_bound: 9, u_bound: 12; investigated n16--33:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD], 2=[n14--58:DMA_LOAD], 4=[n16--33:DMA_LOAD], 5=[n16--33:DMA_LOAD]}; 
│   │       ├── l_bound: 10, u_bound: 16; investigated n16--33:DMA_LOAD in [8:9]; investigated partial schedule: {0=[n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD], 2=[n14--58:DMA_LOAD], 8=[n16--33:DMA_LOAD], 9=[n16--33:DMA_LOAD]}; 
│   │       ├── l_bound: 9, u_bound: 11; investigated n16--33:DMA_LOAD in [3:4]; investigated partial schedule: {0=[n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD], 2=[n14--58:DMA_LOAD], 3=[n16--33:DMA_LOAD], 4=[n16--33:DMA_LOAD]}; 
│   │       ├── l_bound: 9, u_bound: 13; investigated n16--33:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD], 2=[n14--58:DMA_LOAD], 5=[n16--33:DMA_LOAD], 6=[n16--33:DMA_LOAD]}; 
│   │       ├── l_bound: 9, u_bound: 12; investigated n16--33:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD], 2=[n14--58:DMA_LOAD, n16--33:DMA_LOAD], 3=[n16--33:DMA_LOAD]}; 
│   │       ├── l_bound: 9, u_bound: 14; investigated n16--33:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD], 2=[n14--58:DMA_LOAD], 6=[n16--33:DMA_LOAD], 7=[n16--33:DMA_LOAD]}; 
│   │       ├── l_bound: 9, u_bound: 15; investigated n16--33:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD], 2=[n14--58:DMA_LOAD], 7=[n16--33:DMA_LOAD], 8=[n16--33:DMA_LOAD]}; 
│   │       └── l_bound: 9, u_bound: 10; investigated n16--33:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD, n16--33:DMA_LOAD], 2=[n14--58:DMA_LOAD]}; 
│   │           ├── l_bound: 9, u_bound: 10; investigated n0--45:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD, n16--33:DMA_LOAD], 2=[n14--58:DMA_LOAD, n0--45:DMA_LOAD], 3=[n0--45:DMA_LOAD]}; 
│   │           │   ├── l_bound: 10, u_bound: 13; investigated n5--70:IADD in [5:5]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD, n16--33:DMA_LOAD], 2=[n14--58:DMA_LOAD, n0--45:DMA_LOAD], 3=[n0--45:DMA_LOAD], 5=[n5--70:IADD]}; 
│   │           │   ├── l_bound: 10, u_bound: 17; investigated n5--70:IADD in [9:9]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD, n16--33:DMA_LOAD], 2=[n14--58:DMA_LOAD, n0--45:DMA_LOAD], 3=[n0--45:DMA_LOAD], 9=[n5--70:IADD]}; 
│   │           │   ├── l_bound: 10, u_bound: 10; investigated n5--70:IADD in [2:2]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD, n16--33:DMA_LOAD], 2=[n14--58:DMA_LOAD, n0--45:DMA_LOAD, n5--70:IADD], 3=[n0--45:DMA_LOAD]}; 
│   │           │   ├── l_bound: 10, u_bound: 11; investigated n5--70:IADD in [3:3]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD, n16--33:DMA_LOAD], 2=[n14--58:DMA_LOAD, n0--45:DMA_LOAD], 3=[n0--45:DMA_LOAD, n5--70:IADD]}; 
│   │           │   ├── l_bound: 10, u_bound: 14; investigated n5--70:IADD in [6:6]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD, n16--33:DMA_LOAD], 2=[n14--58:DMA_LOAD, n0--45:DMA_LOAD], 3=[n0--45:DMA_LOAD], 6=[n5--70:IADD]}; 
│   │           │   ├── l_bound: 10, u_bound: 12; investigated n5--70:IADD in [4:4]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD, n16--33:DMA_LOAD], 2=[n14--58:DMA_LOAD, n0--45:DMA_LOAD], 3=[n0--45:DMA_LOAD], 4=[n5--70:IADD]}; 
│   │           │   ├── l_bound: 10, u_bound: 10; investigated n5--70:IADD in [0:0]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n1--44:IADD, n17--57:IADD, n5--70:IADD], 1=[n14--58:DMA_LOAD, n16--33:DMA_LOAD], 2=[n14--58:DMA_LOAD, n0--45:DMA_LOAD], 3=[n0--45:DMA_LOAD]}; 
│   │           │   ├── l_bound: 10, u_bound: 15; investigated n5--70:IADD in [7:7]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD, n16--33:DMA_LOAD], 2=[n14--58:DMA_LOAD, n0--45:DMA_LOAD], 3=[n0--45:DMA_LOAD], 7=[n5--70:IADD]}; 
│   │           │   ├── l_bound: 10, u_bound: 10; investigated n5--70:IADD in [1:1]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD, n16--33:DMA_LOAD, n5--70:IADD], 2=[n14--58:DMA_LOAD, n0--45:DMA_LOAD], 3=[n0--45:DMA_LOAD]}; 
│   │           │   └── l_bound: 10, u_bound: 16; investigated n5--70:IADD in [8:8]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD, n16--33:DMA_LOAD], 2=[n14--58:DMA_LOAD, n0--45:DMA_LOAD], 3=[n0--45:DMA_LOAD], 8=[n5--70:IADD]}; 
│   │           ├── l_bound: 10, u_bound: 16; investigated n0--45:DMA_LOAD in [8:9]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD, n16--33:DMA_LOAD], 2=[n14--58:DMA_LOAD], 8=[n0--45:DMA_LOAD], 9=[n0--45:DMA_LOAD]}; 
│   │           ├── l_bound: 9, u_bound: 11; investigated n0--45:DMA_LOAD in [3:4]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD, n16--33:DMA_LOAD], 2=[n14--58:DMA_LOAD], 3=[n0--45:DMA_LOAD], 4=[n0--45:DMA_LOAD]}; 
│   │           ├── l_bound: 9, u_bound: 12; investigated n0--45:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD, n16--33:DMA_LOAD], 2=[n14--58:DMA_LOAD], 4=[n0--45:DMA_LOAD], 5=[n0--45:DMA_LOAD]}; 
│   │           ├── l_bound: 9, u_bound: 13; investigated n0--45:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD, n16--33:DMA_LOAD], 2=[n14--58:DMA_LOAD], 5=[n0--45:DMA_LOAD], 6=[n0--45:DMA_LOAD]}; 
│   │           ├── l_bound: 9, u_bound: 15; investigated n0--45:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD, n16--33:DMA_LOAD], 2=[n14--58:DMA_LOAD], 7=[n0--45:DMA_LOAD], 8=[n0--45:DMA_LOAD]}; 
│   │           ├── l_bound: 9, u_bound: 14; investigated n0--45:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD, n16--33:DMA_LOAD], 2=[n14--58:DMA_LOAD], 6=[n0--45:DMA_LOAD], 7=[n0--45:DMA_LOAD]}; 
│   ├── l_bound: 10, u_bound: 18; investigated n17--57:IADD in [9:9]; investigated partial schedule: {0=[n1--44:IADD], 9=[n17--57:IADD]}; 
│   ├── l_bound: 9, u_bound: 10; investigated n17--57:IADD in [1:1]; investigated partial schedule: {0=[n1--44:IADD], 1=[n17--57:IADD]}; 
│   │   ├── l_bound: 10, u_bound: 12; investigated n14--58:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n1--44:IADD], 1=[n17--57:IADD], 4=[n14--58:DMA_LOAD], 5=[n14--58:DMA_LOAD]}; 
│   │   ├── l_bound: 10, u_bound: 11; investigated n14--58:DMA_LOAD in [3:4]; investigated partial schedule: {0=[n1--44:IADD], 1=[n17--57:IADD], 3=[n14--58:DMA_LOAD], 4=[n14--58:DMA_LOAD]}; 
│   │   ├── l_bound: 10, u_bound: 10; investigated n14--58:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n1--44:IADD], 1=[n17--57:IADD], 2=[n14--58:DMA_LOAD], 3=[n14--58:DMA_LOAD]}; 
│   │   ├── l_bound: 10, u_bound: 16; investigated n14--58:DMA_LOAD in [8:9]; investigated partial schedule: {0=[n1--44:IADD], 1=[n17--57:IADD], 8=[n14--58:DMA_LOAD], 9=[n14--58:DMA_LOAD]}; 
│   │   ├── l_bound: 10, u_bound: 14; investigated n14--58:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n1--44:IADD], 1=[n17--57:IADD], 6=[n14--58:DMA_LOAD], 7=[n14--58:DMA_LOAD]}; 
│   │   ├── l_bound: 10, u_bound: 13; investigated n14--58:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n1--44:IADD], 1=[n17--57:IADD], 5=[n14--58:DMA_LOAD], 6=[n14--58:DMA_LOAD]}; 
│   │   └── l_bound: 10, u_bound: 15; investigated n14--58:DMA_LOAD in [7:8]; investigated partial schedule: {0=[n1--44:IADD], 1=[n17--57:IADD], 7=[n14--58:DMA_LOAD], 8=[n14--58:DMA_LOAD]}; 
│   └── l_bound: 9, u_bound: 12; investigated n17--57:IADD in [3:3]; investigated partial schedule: {0=[n1--44:IADD], 3=[n17--57:IADD]}; 
├── l_bound: 9, u_bound: 15; investigated n1--44:IADD in [6:6]; investigated partial schedule: {6=[n1--44:IADD]}; 
├── l_bound: 9, u_bound: 10; investigated n1--44:IADD in [1:1]; investigated partial schedule: {1=[n1--44:IADD]}; 
│   ├── l_bound: 10, u_bound: 13; investigated n17--57:IADD in [4:4]; investigated partial schedule: {1=[n1--44:IADD], 4=[n17--57:IADD]}; 
│   ├── l_bound: 10, u_bound: 10; investigated n17--57:IADD in [0:0]; investigated partial schedule: {0=[n17--57:IADD], 1=[n1--44:IADD]}; 
│   ├── l_bound: 10, u_bound: 18; investigated n17--57:IADD in [9:9]; investigated partial schedule: {1=[n1--44:IADD], 9=[n17--57:IADD]}; 
│   ├── l_bound: 10, u_bound: 14; investigated n17--57:IADD in [5:5]; investigated partial schedule: {1=[n1--44:IADD], 5=[n17--57:IADD]}; 
│   ├── l_bound: 10, u_bound: 11; investigated n17--57:IADD in [2:2]; investigated partial schedule: {1=[n1--44:IADD], 2=[n17--57:IADD]}; 
│   ├── l_bound: 10, u_bound: 11; investigated n17--57:IADD in [1:1]; investigated partial schedule: {1=[n1--44:IADD, n17--57:IADD]}; 
│   ├── l_bound: 10, u_bound: 17; investigated n17--57:IADD in [8:8]; investigated partial schedule: {1=[n1--44:IADD], 8=[n17--57:IADD]}; 
│   ├── l_bound: 10, u_bound: 15; investigated n17--57:IADD in [6:6]; investigated partial schedule: {1=[n1--44:IADD], 6=[n17--57:IADD]}; 
│   ├── l_bound: 10, u_bound: 16; investigated n17--57:IADD in [7:7]; investigated partial schedule: {1=[n1--44:IADD], 7=[n17--57:IADD]}; 
│   └── l_bound: 10, u_bound: 12; investigated n17--57:IADD in [3:3]; investigated partial schedule: {1=[n1--44:IADD], 3=[n17--57:IADD]}; 
├── l_bound: 9, u_bound: 13; investigated n1--44:IADD in [4:4]; investigated partial schedule: {4=[n1--44:IADD]}; 
└── l_bound: 9, u_bound: 11; investigated n1--44:IADD in [2:2]; investigated partial schedule: {2=[n1--44:IADD]}; 


###########################################################
Printing BULB metrics for lBoundEstimator: ASAP, ALAPBound: lazyALAP
BULB tree contains 31 inspected nodes
1 tried intervals violated resource constraints and were not further inspected
Lower == Upper reached: true, 5 times
Best latency found: 10
Initial best latency: 10
18 out of 21 DFG nodes could be skipped to find best schedule
It took 29 milliseconds to converge
Scheduling took 66 milliseconds

Print BULB tree: 
l_bound: 9, u_bound: 10; investigated partial schedule: {}; 
└── l_bound: 9, u_bound: 10; investigated n1--44:IADD in [0:0]; investigated partial schedule: {0=[n1--44:IADD]}; 
    ├── l_bound: 9, u_bound: 10; investigated n17--57:IADD in [0:0]; investigated partial schedule: {0=[n1--44:IADD, n17--57:IADD]}; 
    │   ├── l_bound: 9, u_bound: 10; investigated n14--58:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n1--44:IADD, n17--57:IADD], 2=[n14--58:DMA_LOAD], 3=[n14--58:DMA_LOAD]}; 
    │   │   ├── l_bound: 10, u_bound: 12; investigated n16--33:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n1--44:IADD, n17--57:IADD], 1=[n16--33:DMA_LOAD], 2=[n14--58:DMA_LOAD, n16--33:DMA_LOAD], 3=[n14--58:DMA_LOAD]}; 
    │   │   ├── l_bound: 10, u_bound: 10; investigated n16--33:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n1--44:IADD, n17--57:IADD], 1=[n16--33:DMA_LOAD], 2=[n14--58:DMA_LOAD], 3=[n14--58:DMA_LOAD]}; 
    │   │   ├── l_bound: 10, u_bound: 12; investigated n16--33:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n1--44:IADD, n17--57:IADD], 2=[n14--58:DMA_LOAD, n16--33:DMA_LOAD], 3=[n14--58:DMA_LOAD, n16--33:DMA_LOAD]}; 
    │   │   ├── l_bound: 10, u_bound: 12; investigated n16--33:DMA_LOAD in [3:4]; investigated partial schedule: {0=[n1--44:IADD, n17--57:IADD], 2=[n14--58:DMA_LOAD], 3=[n14--58:DMA_LOAD, n16--33:DMA_LOAD], 4=[n16--33:DMA_LOAD]}; 
    │   │   └── l_bound: 10, u_bound: 12; investigated n16--33:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n1--44:IADD, n17--57:IADD], 2=[n14--58:DMA_LOAD], 3=[n14--58:DMA_LOAD], 4=[n16--33:DMA_LOAD], 5=[n16--33:DMA_LOAD]}; 
    │   └── l_bound: 9, u_bound: 10; investigated n14--58:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD], 2=[n14--58:DMA_LOAD]}; 
    │       ├── l_bound: 9, u_bound: 10; investigated n16--33:DMA_LOAD in [0:1]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD, n16--33:DMA_LOAD], 2=[n14--58:DMA_LOAD]}; 
    │       │   ├── l_bound: 9, u_bound: 13; investigated n0--45:DMA_LOAD in [5:6]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD, n16--33:DMA_LOAD], 2=[n14--58:DMA_LOAD], 5=[n0--45:DMA_LOAD], 6=[n0--45:DMA_LOAD]}; 
    │       │   ├── l_bound: 9, u_bound: 10; investigated n0--45:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD, n16--33:DMA_LOAD], 2=[n14--58:DMA_LOAD, n0--45:DMA_LOAD], 3=[n0--45:DMA_LOAD]}; 
    │       │   │   ├── l_bound: 10, u_bound: 13; investigated n5--70:IADD in [5:5]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD, n16--33:DMA_LOAD], 2=[n14--58:DMA_LOAD, n0--45:DMA_LOAD], 3=[n0--45:DMA_LOAD], 5=[n5--70:IADD]}; 
    │       │   │   ├── l_bound: 10, u_bound: 10; investigated n5--70:IADD in [1:1]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD, n16--33:DMA_LOAD, n5--70:IADD], 2=[n14--58:DMA_LOAD, n0--45:DMA_LOAD], 3=[n0--45:DMA_LOAD]}; 
    │       │   │   ├── l_bound: 10, u_bound: 14; investigated n5--70:IADD in [6:6]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD, n16--33:DMA_LOAD], 2=[n14--58:DMA_LOAD, n0--45:DMA_LOAD], 3=[n0--45:DMA_LOAD], 6=[n5--70:IADD]}; 
    │       │   │   ├── l_bound: 10, u_bound: 16; investigated n5--70:IADD in [8:8]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD, n16--33:DMA_LOAD], 2=[n14--58:DMA_LOAD, n0--45:DMA_LOAD], 3=[n0--45:DMA_LOAD], 8=[n5--70:IADD]}; 
    │       │   │   ├── l_bound: 10, u_bound: 11; investigated n5--70:IADD in [3:3]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD, n16--33:DMA_LOAD], 2=[n14--58:DMA_LOAD, n0--45:DMA_LOAD], 3=[n0--45:DMA_LOAD, n5--70:IADD]}; 
    │       │   │   ├── l_bound: 10, u_bound: 10; investigated n5--70:IADD in [0:0]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n1--44:IADD, n17--57:IADD, n5--70:IADD], 1=[n14--58:DMA_LOAD, n16--33:DMA_LOAD], 2=[n14--58:DMA_LOAD, n0--45:DMA_LOAD], 3=[n0--45:DMA_LOAD]}; 
    │       │   │   ├── l_bound: 10, u_bound: 12; investigated n5--70:IADD in [4:4]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD, n16--33:DMA_LOAD], 2=[n14--58:DMA_LOAD, n0--45:DMA_LOAD], 3=[n0--45:DMA_LOAD], 4=[n5--70:IADD]}; 
    │       │   │   ├── l_bound: 10, u_bound: 10; investigated n5--70:IADD in [2:2]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD, n16--33:DMA_LOAD], 2=[n14--58:DMA_LOAD, n0--45:DMA_LOAD, n5--70:IADD], 3=[n0--45:DMA_LOAD]}; 
    │       │   │   └── l_bound: 10, u_bound: 15; investigated n5--70:IADD in [7:7]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD, n16--33:DMA_LOAD], 2=[n14--58:DMA_LOAD, n0--45:DMA_LOAD], 3=[n0--45:DMA_LOAD], 7=[n5--70:IADD]}; 
    │       │   ├── l_bound: 9, u_bound: 12; investigated n0--45:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD, n16--33:DMA_LOAD], 2=[n14--58:DMA_LOAD], 4=[n0--45:DMA_LOAD], 5=[n0--45:DMA_LOAD]}; 
    │       │   ├── l_bound: 9, u_bound: 14; investigated n0--45:DMA_LOAD in [6:7]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD, n16--33:DMA_LOAD], 2=[n14--58:DMA_LOAD], 6=[n0--45:DMA_LOAD], 7=[n0--45:DMA_LOAD]}; 
    │       │   └── l_bound: 9, u_bound: 11; investigated n0--45:DMA_LOAD in [3:4]; investigated partial schedule: {0=[n16--33:DMA_LOAD, n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD, n16--33:DMA_LOAD], 2=[n14--58:DMA_LOAD], 3=[n0--45:DMA_LOAD], 4=[n0--45:DMA_LOAD]}; 
    │       ├── l_bound: 9, u_bound: 12; investigated n16--33:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD], 2=[n14--58:DMA_LOAD, n16--33:DMA_LOAD], 3=[n16--33:DMA_LOAD]}; 
    │       ├── l_bound: 9, u_bound: 11; investigated n16--33:DMA_LOAD in [3:4]; investigated partial schedule: {0=[n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD], 2=[n14--58:DMA_LOAD], 3=[n16--33:DMA_LOAD], 4=[n16--33:DMA_LOAD]}; 
    │       ├── l_bound: 9, u_bound: 11; investigated n16--33:DMA_LOAD in [1:2]; investigated partial schedule: {0=[n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD, n16--33:DMA_LOAD], 2=[n14--58:DMA_LOAD, n16--33:DMA_LOAD]}; 
    │       └── l_bound: 9, u_bound: 12; investigated n16--33:DMA_LOAD in [4:5]; investigated partial schedule: {0=[n1--44:IADD, n17--57:IADD], 1=[n14--58:DMA_LOAD], 2=[n14--58:DMA_LOAD], 4=[n16--33:DMA_LOAD], 5=[n16--33:DMA_LOAD]}; 
    └── l_bound: 9, u_bound: 10; investigated n17--57:IADD in [1:1]; investigated partial schedule: {0=[n1--44:IADD], 1=[n17--57:IADD]}; 
        └── l_bound: 10, u_bound: 10; investigated n14--58:DMA_LOAD in [2:3]; investigated partial schedule: {0=[n1--44:IADD], 1=[n17--57:IADD], 2=[n14--58:DMA_LOAD], 3=[n14--58:DMA_LOAD]}; 

