; Automatically generated ini file for CRIO library
; The settings required to setup the CRIO environment are here
; - Destination Crio IP: The IP address of the target CRIO
;                        For safety, our intention is to keep this
;                        IP as the loopback address (127.0.0.1)
; - Path: is the path to the bitfile that will be used to configure
;         the FPGA of the target CRIO.
; - Bitfile Name: Is the name of the bitfile
; - Signature: Is the signature of that specific bitfile
; - Use Shared Memory: Set to 1 if labviewRT will open a shared memory
; - Shared Memory Path: If Use Shared Memory is set to 1, then this path
;                       will be used.

;
;Naming Considerations:
;    RT Variables:
;        The keyword RT_ is reserved for variables that are defined 
;        in labview RT. Do not use this reserved word in your names
;        unless it is an RT variable, otherwise it will be ignored!
;        Keywords for realtime double, single, signed 8, 16, 32, 64 
;        and unsigned 8, 16, 32, 64 are defined as follows
;        Double          : RT_DBL_<NAME>
;        Single          : RT_SGL_<NAME>
;        Unsigned 64 bit : RT_U64_<NAME>
;        Unsigned 32 bit : RT_U32_<NAME>
;        Unsigned 16 bit : RT_U16_<NAME>
;        Unsigned 08 bit : RT_U08_<NAME>
;        Signed 64 bit   : RT_I64_<NAME>
;        Signed 32 bit   : RT_I32_<NAME>
;        Signed 16 bit   : RT_I16_<NAME>
;        Signed 08 bit   : RT_I08_<NAME>
;
;    FPGA variables naming:
;        FPGA variables must have one of the following keywords:
;        AI, AO, BI, BO 
;
;
;Checks implemented in the library:
; Checking for same address / index within a category has been
; implemented. An exception is throw upon occurance.




[Settings]
Shared Memory Path=/labview_linux_sm
Path=/CHANGE/ME/CHANGE/ME/CHANGE/ME/CHANGE/ME/CHANGE/ME/CHANGE/ME/
Signature=98D458A8E57C226145D9BF228C21052D
Bitfile Name=NiFpga_fpga_all_example.lvbitx
Destination Crio IP=127.0.0.1
Use Shared Memory=1
Shared Memory Size=4096

[BIAddresses]
RT_BOL_BITest=21
BI=18080


[BI]
0=Mod3/DI0
1=Mod3/DI1
2=Mod3/DI2
3=Mod3/DI3
4=Mod3/DI4
5=Mod3/DI5
6=Mod3/DI6
7=Mod3/DI7
8=Mod3/DI8
9=Mod3/DI9
10=Mod3/DI10
11=Mod3/DI11
12=Mod3/DI12
13=Mod3/DI13
14=Mod3/DI14
15=Mod3/DI15
16=Mod1/DI4
17=Mod1/DI5
18=Mod1/DI6
19=Mod1/DI7
20=Mod2/DI4
21=Mod2/DI5
22=Mod2/DI6
23=Mod2/DI7


[AO]
Mod5AO2=18064
RT_U16_AO9=9
Mod5AO0=1806C
Mod5AO1=18068
RT_I64_AO3=3
RT_U08_AO10=10
RT_DBL_AO1=1
RT_SGL_AO2=2
Mod5AO3=18060
RT_I32_AO4=4
RT_I16_AO5=5
RT_U64_AO7=7
RT_I08_AO6=6
RT_U32_AO8=8


[AI]
Mod6TC1=18054
RT_U08_AI9=20
Mod4AI3=1807C
Mod6TC0=18050
RT_I64_AI2=13
Mod7AI2=18048
Mod4AI0=18070
Mod4AI1=18074
RT_U32_AI7=18
Mod7AI3=1804C
RT_I08_AI5=16
Mod7AI1=18044
RT_U16_AI8=19
RT_I16_AI4=15
RT_I32_AI3=14
Mod4AI2=18078
Mod8AI1=18038
Mod6TC3=1805C
Mod7AI0=18040
Mod6TC2=18058
RT_U64_AI6=17
Mod8AI2=18034
Mod8AI0=1803C
Mod8AI3=18030
RT_DBL_AI0=11
RT_SGL_AI1=12


[BO]
Mod3DIO31=180E2
Mod3DIO28=180D6
Mod3DIO27=180D2
Mod3DIO22=180BE
Mod3DIO24=180C6
Mod1DIO3=18086
Mod2DIO1=1809E
Mod3DIO29=180DA
Mod3DIO18=180AE
RT_BOL_BO0=0
Mod3DIO30=180DE
Mod1DIO2=1808A
Mod1DIO0=18092
Mod2DIO3=18096
Mod3DIO19=180B2
Mod3DIO16=180A6
Mod3DIO25=180CA
Mod1DIO1=1808E
Mod3DIO20=180B6
Mod3DIO26=180CE
Mod3DIO17=180AA
Mod2DIO0=180A2
Mod3DIO21=180BA
Mod3DIO23=180C2
Mod2DIO2=1809A


[SCALERS]
SCALER_DIGITAL=0
SCALER_ANALOG=1


[SCALER_DIGITAL]
Enable=18012
Done=1800A
Counters=18004
Number of Counters=2
Gate=1800E
OneShot=18016
Preset Values=18000


[SCALER_ANALOG]
Enable=18022
Done=1801A
Counters=1801C
Number of Counters=2
Gate=1802A
OneShot=18026
Preset Values=1802C
