`timescale 1ns/1ps

module decoder2to4_tb;

reg a,b;
wire y0, y1, y2, y3;

decoder2to4 dut 

(
.a(a),
.b(b),
.y0(y0),
.y1(y1),
.y2(y2),
.y3(y3)

);

initial begin
	$dumpfile("decoder2to4.vcd");
	$dumpvars(0, decoder2to4_tb);

	a =0; b =0;			#10;
	a =0; b =1;			#10;
	a =1; b =0;			#10;
	a =1; b =1;			#10;

  $finish;
end

endmodule

