0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/Yijian/dev/ee2026_lab/as_02/as_02.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/Yijian/dev/ee2026_lab/as_02/as_02.srcs/sim_1/new/as02_sim.v,1725857424,verilog,,,,as02_sim,,,,,,,,
C:/Users/Yijian/dev/ee2026_lab/as_02/as_02.srcs/sources_1/new/four_bit_parallel_adder.v,1725856236,verilog,,C:/Users/Yijian/dev/ee2026_lab/as_02/as_02.srcs/sources_1/new/full_adder.v,,four_bit_adder,,,,,,,,
C:/Users/Yijian/dev/ee2026_lab/as_02/as_02.srcs/sources_1/new/full_adder.v,1725521857,verilog,,C:/Users/Yijian/dev/ee2026_lab/as_02/as_02.srcs/sources_1/new/main.v,,full_adder,,,,,,,,
C:/Users/Yijian/dev/ee2026_lab/as_02/as_02.srcs/sources_1/new/main.v,1725849068,verilog,,C:/Users/Yijian/dev/ee2026_lab/as_02/as_02.srcs/sources_1/new/three_bit_parallel_adder.v,,main,,,,,,,,
C:/Users/Yijian/dev/ee2026_lab/as_02/as_02.srcs/sources_1/new/three_bit_parallel_adder.v,1725857157,verilog,,C:/Users/Yijian/dev/ee2026_lab/as_02/as_02.srcs/sim_1/new/as02_sim.v,,three_bit_adder,,,,,,,,
