/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 296 208)
	(text "Decode_Unit" (rect 5 0 81 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 171 24 188)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "Instruction [13 .. 0]" (rect 0 0 110 19)(font "Intel Clear" (font_size 8)))
		(text "Instruction [13 .. 0]" (rect 21 27 131 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "Clock" (rect 0 0 31 19)(font "Intel Clear" (font_size 8)))
		(text "Clock" (rect 21 43 52 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "Hold" (rect 0 0 28 19)(font "Intel Clear" (font_size 8)))
		(text "Hold" (rect 21 59 49 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 280 32)
		(output)
		(text "Lo_Hi_Reg" (rect 0 0 63 19)(font "Intel Clear" (font_size 8)))
		(text "Lo_Hi_Reg" (rect 196 27 259 46)(font "Intel Clear" (font_size 8)))
		(line (pt 280 32)(pt 264 32))
	)
	(port
		(pt 280 48)
		(output)
		(text "A_Addr_Reg [9 .. 0]" (rect 0 0 115 19)(font "Intel Clear" (font_size 8)))
		(text "A_Addr_Reg [9 .. 0]" (rect 144 43 259 62)(font "Intel Clear" (font_size 8)))
		(line (pt 280 48)(pt 264 48)(line_width 3))
	)
	(port
		(pt 280 64)
		(output)
		(text "Type_Reg[6 .. 0]" (rect 0 0 97 19)(font "Intel Clear" (font_size 8)))
		(text "Type_Reg[6 .. 0]" (rect 162 59 259 78)(font "Intel Clear" (font_size 8)))
		(line (pt 280 64)(pt 264 64)(line_width 3))
	)
	(port
		(pt 280 80)
		(output)
		(text "B_Reg[5.. 0]" (rect 0 0 71 19)(font "Intel Clear" (font_size 8)))
		(text "B_Reg[5.. 0]" (rect 188 75 259 94)(font "Intel Clear" (font_size 8)))
		(line (pt 280 80)(pt 264 80)(line_width 3))
	)
	(port
		(pt 280 96)
		(output)
		(text "Mem_Reg[1 .. 0]" (rect 0 0 96 19)(font "Intel Clear" (font_size 8)))
		(text "Mem_Reg[1 .. 0]" (rect 163 91 259 110)(font "Intel Clear" (font_size 8)))
		(line (pt 280 96)(pt 264 96)(line_width 3))
	)
	(port
		(pt 280 112)
		(output)
		(text "K_Reg" (rect 0 0 37 19)(font "Intel Clear" (font_size 8)))
		(text "K_Reg" (rect 222 107 259 126)(font "Intel Clear" (font_size 8)))
		(line (pt 280 112)(pt 264 112))
	)
	(port
		(pt 280 128)
		(output)
		(text "ALU_SH_Reg[5 .. 0]" (rect 0 0 116 19)(font "Intel Clear" (font_size 8)))
		(text "ALU_SH_Reg[5 .. 0]" (rect 143 123 259 142)(font "Intel Clear" (font_size 8)))
		(line (pt 280 128)(pt 264 128)(line_width 3))
	)
	(port
		(pt 280 144)
		(output)
		(text "C_Reg[5 .. 0]" (rect 0 0 75 19)(font "Intel Clear" (font_size 8)))
		(text "C_Reg[5 .. 0]" (rect 184 139 259 158)(font "Intel Clear" (font_size 8)))
		(line (pt 280 144)(pt 264 144)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 264 176))
	)
)
