-- EASICS generated file
-- command : ariadne test.ari
-- input : test.ari
-- input : a_ent.vhd
-- input : b_ent.vhd

architecture rtl of test is

  component a
    port (
          p_1 : in std_logic_vector;
          p_2 : in std_logic_vector ( 1 downto 0 )
         );
  end component;

  component b
    port (
          p_1 : in std_logic_vector ( 7 downto 0 )
         );
  end component;


begin
  a_0 : a
    port map (
      p_1 => p_1,
      p_2 => p_2 ( 0 ));
  b_0 : b
    port map (
      p_1 => p_1);

end rtl;
