var pipelineJSON={"304943376":{"nodes":[{"name":"Ptr. Comp.", "id":306680144, "start":"256.00", "end":"256.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"256", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":64}]], "type":"inst"}, {"name":"Exit", "id":317557568, "start":"256.00", "end":"259.00", "details":[{"type":"table", "Start Cycle":"256", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":327971536, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"252", "Latency":"0"}], "type":"inst"}, {"name":">>", "id":329943024, "start":"252.00", "end":"252.00", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"1 (0x1)", "Start Cycle":"252", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":55}]], "type":"inst"}, {"name":"*", "id":329943600, "start":"252.00", "end":"255.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"252", "Latency":"3"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":60}]], "type":"inst"}, {"name":"+", "id":329943936, "start":"256.00", "end":"256.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"256", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":60}]], "type":"inst"}, {"name":"*", "id":329944272, "start":"252.00", "end":"255.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"252", "Latency":"3"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":61}]], "type":"inst"}, {"name":"+", "id":329944608, "start":"256.00", "end":"256.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"256", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":61}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":329945280, "start":"256.00", "end":"256.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"256", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":63}]], "type":"inst"}], "links":[{"from":306680144, "to":317557568, "details":[{"type":"table", "Width":"64"}]}, {"from":327971536, "to":329943024, "details":[{"type":"table", "Width":"128"}]}, {"from":327971536, "to":329943600, "details":[{"type":"table", "Width":"128"}]}, {"from":327971536, "to":329944272, "details":[{"type":"table", "Width":"128"}]}, {"from":329943024, "to":317557568, "details":[{"type":"table", "Width":"32"}]}, {"from":329943024, "to":329943600, "details":[{"type":"table", "Width":"32"}]}, {"from":329943024, "to":329944272, "details":[{"type":"table", "Width":"32"}]}, {"from":329943600, "to":329943936, "details":[{"type":"table", "Width":"32"}]}, {"from":329943936, "to":306680144, "details":[{"type":"table", "Width":"32"}]}, {"from":329944272, "to":329944608, "details":[{"type":"table", "Width":"32"}]}, {"from":329944608, "to":329945280, "details":[{"type":"table", "Width":"32"}]}, {"from":329945280, "to":317557568, "details":[{"type":"table", "Width":"64"}]}]}, "317750400":{"nodes":[{"name":"Entry", "id":324618080, "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":328063984, "start":"29.00", "end":"32.00", "details":[{"type":"table", "Start Cycle":"29", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"256", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Ptr. Comp.", "id":328068080, "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":96}]], "type":"inst"}, {"name":"Or", "id":328069872, "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":96}]], "type":"inst"}, {"name":"And", "id":328070208, "start":"19.00", "end":"29.00", "details":[{"type":"table", "Instruction":"64-bit And", "Constant Operand":"4294967295 (0xFFFFFFFF)", "Start Cycle":"19", "Latency":"10"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":96}]], "type":"inst"}, {"name":"pref_sum", "id":328070544, "start":"0.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'pref_sum\'", "Start Cycle":"0", "Latency":"29"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":328073904, "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":96}]], "type":"inst"}, {"name":"n", "id":328079200, "start":"0.00", "end":"28.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'n\'", "Start Cycle":"0", "Latency":"28"}], "type":"inst"}, {"name":"Compare", "id":328081408, "start":"28.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"28", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":83}]], "type":"inst"}, {"name":"leaf_size", "id":328205440, "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'leaf_size\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"/", "id":328207648, "start":"2.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Unsigned Integer Divide", "Start Cycle":"2", "Latency":"27"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":88}]], "type":"inst"}, {"name":"And", "id":328207984, "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"255 (0xFF)", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":89}]], "type":"inst"}, {"name":"Compare", "id":328208320, "start":"29.00", "end":"29.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":92}]], "type":"inst"}, {"name":"vertices", "id":328208992, "start":"0.00", "end":"29.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'vertices\'", "Start Cycle":"0", "Latency":"29"}], "type":"inst"}], "links":[{"from":324618080, "to":328070208, "details":[{"type":"table", "Width":"128"}]}, {"from":324618080, "to":328081408, "details":[{"type":"table", "Width":"128"}]}, {"from":324618080, "to":328207648, "details":[{"type":"table", "Width":"128"}]}, {"from":328068080, "to":328063984, "details":[{"type":"table", "Width":"64"}]}, {"from":328069872, "to":328063984, "details":[{"type":"table", "Width":"1"}]}, {"from":328070208, "to":328073904, "details":[{"type":"table", "Width":"64"}]}, {"from":328070544, "to":328073904, "details":[{"type":"table", "Width":"64"}]}, {"from":328073904, "to":328063984, "details":[{"type":"table", "Width":"64"}]}, {"from":328079200, "to":328081408, "details":[{"type":"table", "Width":"32"}]}, {"from":328081408, "to":328069872, "details":[{"type":"table", "Width":"1"}]}, {"from":328205440, "to":328207648, "details":[{"type":"table", "Width":"32"}]}, {"from":328207648, "to":328068080, "details":[{"type":"table", "Width":"32"}]}, {"from":328207648, "to":328207984, "details":[{"type":"table", "Width":"32"}]}, {"from":328207984, "to":328208320, "details":[{"type":"table", "Width":"32"}]}, {"from":328208320, "to":328069872, "details":[{"type":"table", "Width":"1"}]}, {"from":328208992, "to":328068080, "details":[{"type":"table", "Width":"64"}]}]}};
var treeJSON={"nodes":[{"name":"scan_blelloch", "id":301119512, "type":"kernel", "children":[{"name":"scan_blelloch.B4", "id":301134480, "type":"bb"}, {"name":"scan_blelloch.B2", "id":301187232, "type":"bb"}, {"name":"scan_blelloch.B3", "id":301134400, "type":"bb", "children":[{"name":"Cluster 0", "id":304943376, "type":"cluster"}]}, {"name":"scan_blelloch.B0", "id":301199120, "type":"bb"}, {"name":"scan_blelloch.B1", "id":301187152, "type":"bb"}]}, {"name":"update_pref_sum", "id":301126888, "type":"kernel", "children":[{"name":"update_pref_sum.B0", "id":301255344, "type":"bb", "children":[{"name":"Cluster 1", "id":317750400, "type":"cluster"}]}]}], "links":[]};
var new_lmvJSON={"nodes":[{"name":"scan_blelloch", "id":301119512, "type":"kernel", "children":[{"name":"Local Memory", "id":1, "type":"memtype", "children":[{"name":"tmp", "id":2, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":"15"}]}], "Requested size":"16 kilobytes", "Implemented size":"96 kilobytes = (6 private copies) x (4 banks) x (1024 words per bank) x (4 bytes per word)", "Memory Usage":"64 RAMs", "Number of banks":"4", "Bank width (word size)":"4 bytes", "Bank depth":"1024 words", "Number of replicates":"1", "Number of private copies":"6", "RAM Mode":"True dual-port", "Pump configuration":"Double-pumped", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'tmp\' occupies memory words [0-4095]."}, {"type":"text", "text":"For each replicate, 6 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}, {"type":"text", "text":"Running memory at 2x clock to support more concurrent ports"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/chn1469549457114.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":15}]], "type":"memsys", "children":[{"name":"Bank 0", "id":3, "details":[{"type":"table", "Memory Usage":"16 RAMs", "Bank width":"4 bytes", "Bank depth":"1024 words", "Implemented bank size":"24 kilobytes = (6 private copies) x (1024 words) x (4 bytes per word)", "Number of active ports":"4", "Number of read ports":"1", "Number of shared (RW) ports":"3", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'tmp\' occupies memory words [0-4095]."}, {"type":"text", "text":"For each replicate, 6 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":15}]], "type":"bank", "children":[{"name":"Replicate 0", "id":4, "details":[{"type":"table", "Implemented size":"24 kilobytes = (6 private copies) x (1024 words) x (4 bytes per word)", "Memory Usage":"16 RAMs", "Number of physical ports":"4", "Number of read ports":"1", "Number of shared (RW) ports":"3", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'tmp\' occupies memory words [0-4095]."}, {"type":"text", "text":"For each replicate, 6 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":15}]], "type":"replicate", "children":[{"name":"R", "id":5, "type":"port"}, {"name":"RW", "id":6, "type":"port"}, {"name":"RW", "id":8, "type":"port"}, {"name":"RW", "id":10, "type":"port"}], "copies":{"num":6, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"1024 words", "Number of private copies":"6", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'tmp\' occupies memory words [0-4095]."}, {"type":"text", "text":"For each replicate, 6 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>", "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>0</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>0</td><td>0</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>0</td><td>0</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 4: </td><td>1</td><td>0</td><td>0</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>0</td><td>0</td></tr><tr><td>Private copy 5: </td><td>1</td><td>0</td><td>1</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>0</td><td>0</td></tr></table>"}]}}]}, {"name":"Bank 1", "id":12, "details":[{"type":"table", "Memory Usage":"16 RAMs", "Bank width":"4 bytes", "Bank depth":"1024 words", "Implemented bank size":"24 kilobytes = (6 private copies) x (1024 words) x (4 bytes per word)", "Number of active ports":"4", "Number of shared (RW) ports":"4", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'tmp\' occupies memory words [0-4095]."}, {"type":"text", "text":"For each replicate, 6 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":15}]], "type":"bank", "children":[{"name":"Replicate 0", "id":13, "details":[{"type":"table", "Implemented size":"24 kilobytes = (6 private copies) x (1024 words) x (4 bytes per word)", "Memory Usage":"16 RAMs", "Number of physical ports":"4", "Number of read ports":"0", "Number of shared (RW) ports":"4", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'tmp\' occupies memory words [0-4095]."}, {"type":"text", "text":"For each replicate, 6 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":15}]], "type":"replicate", "children":[{"name":"RW", "id":14, "type":"port"}, {"name":"RW", "id":16, "type":"port"}, {"name":"RW", "id":18, "type":"port"}, {"name":"RW", "id":20, "type":"port"}], "copies":{"num":6, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"1024 words", "Number of private copies":"6", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'tmp\' occupies memory words [0-4095]."}, {"type":"text", "text":"For each replicate, 6 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>", "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>0</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>0</td><td>1</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>0</td><td>1</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 4: </td><td>1</td><td>0</td><td>0</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>0</td><td>1</td></tr><tr><td>Private copy 5: </td><td>1</td><td>0</td><td>1</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>0</td><td>1</td></tr></table>"}]}}]}, {"name":"Bank 2", "id":22, "details":[{"type":"table", "Memory Usage":"16 RAMs", "Bank width":"4 bytes", "Bank depth":"1024 words", "Implemented bank size":"24 kilobytes = (6 private copies) x (1024 words) x (4 bytes per word)", "Number of active ports":"4", "Number of read ports":"1", "Number of shared (RW) ports":"3", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'tmp\' occupies memory words [0-4095]."}, {"type":"text", "text":"For each replicate, 6 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":15}]], "type":"bank", "children":[{"name":"Replicate 0", "id":23, "details":[{"type":"table", "Implemented size":"24 kilobytes = (6 private copies) x (1024 words) x (4 bytes per word)", "Memory Usage":"16 RAMs", "Number of physical ports":"4", "Number of read ports":"1", "Number of shared (RW) ports":"3", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'tmp\' occupies memory words [0-4095]."}, {"type":"text", "text":"For each replicate, 6 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":15}]], "type":"replicate", "children":[{"name":"R", "id":24, "type":"port"}, {"name":"RW", "id":25, "type":"port"}, {"name":"RW", "id":27, "type":"port"}, {"name":"RW", "id":29, "type":"port"}], "copies":{"num":6, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"1024 words", "Number of private copies":"6", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'tmp\' occupies memory words [0-4095]."}, {"type":"text", "text":"For each replicate, 6 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>", "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>1</td><td>0</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>1</td><td>0</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>1</td><td>0</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 4: </td><td>1</td><td>0</td><td>0</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>1</td><td>0</td></tr><tr><td>Private copy 5: </td><td>1</td><td>0</td><td>1</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>1</td><td>0</td></tr></table>"}]}}]}, {"name":"Bank 3", "id":31, "details":[{"type":"table", "Memory Usage":"16 RAMs", "Bank width":"4 bytes", "Bank depth":"1024 words", "Implemented bank size":"24 kilobytes = (6 private copies) x (1024 words) x (4 bytes per word)", "Number of active ports":"4", "Number of shared (RW) ports":"4", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'tmp\' occupies memory words [0-4095]."}, {"type":"text", "text":"For each replicate, 6 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":15}]], "type":"bank", "children":[{"name":"Replicate 0", "id":32, "details":[{"type":"table", "Implemented size":"24 kilobytes = (6 private copies) x (1024 words) x (4 bytes per word)", "Memory Usage":"16 RAMs", "Number of physical ports":"4", "Number of read ports":"0", "Number of shared (RW) ports":"4", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'tmp\' occupies memory words [0-4095]."}, {"type":"text", "text":"For each replicate, 6 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":15}]], "type":"replicate", "children":[{"name":"RW", "id":33, "type":"port"}, {"name":"RW", "id":35, "type":"port"}, {"name":"RW", "id":37, "type":"port"}, {"name":"RW", "id":39, "type":"port"}], "copies":{"num":6, "details":[{"type":"table", "Width":"4 bytes", "Depth per copy":"1024 words", "Number of private copies":"6", "Additional information":[{"type":"text", "text":"In each private copy:</br>  Variable \'tmp\' occupies memory words [0-4095]."}, {"type":"text", "text":"For each replicate, 6 private copies were created to efficiently support multiple simultaneous workgroups.</br>"}], "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td><td>0</td></tr><tr><td>Word address bits</td><td></td><td></td><td></td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Bank bits</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td></tr><tr><td>Private-copy bits</td><td>b<sub>16</sub></td><td>b<sub>15</sub></td><td>b<sub>14</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>", "Memory word address pattern":"<table><tr><td>Private copy 0: </td><td>0</td><td>0</td><td>0</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>1</td><td>1</td></tr><tr><td>Private copy 1: </td><td>0</td><td>0</td><td>1</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>1</td><td>1</td></tr><tr><td>Private copy 2: </td><td>0</td><td>1</td><td>0</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>1</td><td>1</td></tr><tr><td> ... </td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr><tr><td>Private copy 4: </td><td>1</td><td>0</td><td>0</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>1</td><td>1</td></tr><tr><td>Private copy 5: </td><td>1</td><td>0</td><td>1</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>1</td><td>1</td></tr></table>"}]}}]}]}]}, {"name":"Load", "id":301236520, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"tmp", "Start cycle":"259", "Latency":"7", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":37}]], "type":"inst"}, {"name":"Load", "id":301237176, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"tmp", "Start cycle":"259", "Latency":"7", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":37}]], "type":"inst"}, {"name":"Load", "id":301239336, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"tmp", "Start cycle":"258", "Latency":"7", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":72}]], "type":"inst"}, {"name":"Load", "id":301246696, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"tmp", "Start cycle":"259", "Latency":"7", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":63}]], "type":"inst"}, {"name":"Load", "id":301247040, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"tmp", "Start cycle":"259", "Latency":"7", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":64}]], "type":"inst"}, {"name":"Load", "id":301251744, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Loads from":"tmp", "Start cycle":"0", "Latency":"7", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":46}]], "type":"inst"}, {"name":"Store", "id":301231888, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Stores to":"tmp", "Start cycle":"178", "Latency":"7", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":28}]], "type":"inst"}, {"name":"Store", "id":301237784, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Stores to":"tmp", "Start cycle":"267", "Latency":"7", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":37}]], "type":"inst"}, {"name":"Store", "id":301247608, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Stores to":"tmp", "Start cycle":"267", "Latency":"7", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":64}]], "type":"inst"}, {"name":"Store", "id":301248120, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Stores to":"tmp", "Start cycle":"274", "Latency":"7", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":65}]], "type":"inst"}, {"name":"Store", "id":301254760, "details":[{"type":"table", "Width":"32 bits", "Stall-free":"No", "Type":"Pipelined", "Stores to":"tmp", "Start cycle":"8", "Latency":"7", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////opt/intelFPGA_pro/20.4/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":48}]], "type":"inst"}, {"name":"ARB", "id":7, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":9, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":11, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":15, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":17, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":19, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":21, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":26, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":28, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":30, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":34, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":36, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":38, "details":[{"type":"table"}], "type":"arb"}, {"name":"ARB", "id":40, "details":[{"type":"table"}], "type":"arb"}]}], "links":[{"from":5, "to":301236520}, {"from":6, "to":7}, {"from":7, "to":6}, {"from":7, "to":301239336}, {"from":301231888, "to":7}, {"from":8, "to":9}, {"from":9, "to":8}, {"from":9, "to":301247040}, {"from":301248120, "to":9}, {"from":10, "to":11}, {"from":11, "to":10}, {"from":11, "to":301251744}, {"from":301254760, "to":11}, {"from":14, "to":15}, {"from":15, "to":14}, {"from":15, "to":301236520}, {"from":15, "to":301247040}, {"from":301237784, "to":15}, {"from":16, "to":17}, {"from":17, "to":16}, {"from":17, "to":301237176}, {"from":17, "to":301251744}, {"from":301247608, "to":17}, {"from":18, "to":19}, {"from":19, "to":18}, {"from":19, "to":301239336}, {"from":301248120, "to":19}, {"from":20, "to":21}, {"from":21, "to":20}, {"from":21, "to":301246696}, {"from":301231888, "to":21}, {"from":301254760, "to":21}, {"from":24, "to":301236520}, {"from":25, "to":26}, {"from":26, "to":25}, {"from":26, "to":301239336}, {"from":301231888, "to":26}, {"from":27, "to":28}, {"from":28, "to":27}, {"from":28, "to":301247040}, {"from":301248120, "to":28}, {"from":29, "to":30}, {"from":30, "to":29}, {"from":30, "to":301251744}, {"from":301254760, "to":30}, {"from":33, "to":34}, {"from":34, "to":33}, {"from":34, "to":301236520}, {"from":34, "to":301247040}, {"from":301237784, "to":34}, {"from":35, "to":36}, {"from":36, "to":35}, {"from":36, "to":301237176}, {"from":36, "to":301251744}, {"from":301247608, "to":36}, {"from":37, "to":38}, {"from":38, "to":37}, {"from":38, "to":301239336}, {"from":301248120, "to":38}, {"from":39, "to":40}, {"from":40, "to":39}, {"from":40, "to":301246696}, {"from":301231888, "to":40}, {"from":301254760, "to":40}]};
var systemJSON={};
var blockJSON={"301134400":{"nodes":[{"name":"Cluster 0", "id":304943376, "start":"252.00", "end":"259.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_post_barrier_block82_scan_blellochs_c0_enter28_scan_blelloch4", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"252", "Cluster Latency":"7"}], "type":"bb", "children":[{"name":"Logic", "id":304950064, "details":[{"type":"table", "Cluster Logic Start Cycle":"252", "Cluster Logic Latency":"4"}], "type":"inst"}, {"name":"Exit", "id":304999520, "details":[{"type":"table", "Start Cycle":"256", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"Loop Input", "id":303969520, "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"scan_blelloch.B4, scan_blelloch.B3"}], "type":"inst"}, {"name":"Compare", "id":307281040, "start":"259.00", "end":"259.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"259", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":58}]], "type":"inst"}, {"name":"simple.barrier", "id":308116720, "start":"1.00", "end":"259.00", "details":[{"type":"table", "Instruction":"simple.barrier", "Start Cycle":"1", "Latency":"258"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":56}]], "type":"inst"}, {"name":"LD", "id":318231360, "start":"259.00", "end":"267.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Start Cycle":"259", "Latency":"8"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":63}]], "type":"inst"}, {"name":"LD", "id":318650208, "start":"259.00", "end":"267.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Start Cycle":"259", "Latency":"8"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":64}]], "type":"inst"}, {"name":"ST", "id":328066096, "start":"274.00", "end":"281.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Start Cycle":"274", "Latency":"7"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":65}]], "type":"inst"}, {"name":"Compare", "id":328801968, "start":"259.00", "end":"260.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"259", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":53}]], "type":"inst"}, {"name":"+", "id":329790720, "start":"267.00", "end":"267.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"267", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":64}]], "type":"inst"}, {"name":"ST", "id":329791056, "start":"267.00", "end":"274.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Start Cycle":"267", "Latency":"7"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":64}]], "type":"inst"}, {"name":"<<", "id":330010528, "start":"259.00", "end":"281.00", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"1 (0x1)", "Start Cycle":"259", "Latency":"22"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":53}]], "type":"inst"}], "links":[{"from":304950064, "to":304999520}, {"from":303969520, "to":303969520, "details":[{"type":"table", "Width":"32"}]}, {"from":303969520, "to":303969520, "details":[{"type":"table", "Width":"1"}]}, {"from":303969520, "to":303969520, "details":[{"type":"table", "Width":"64"}]}, {"from":303969520, "to":304950064, "details":[{"type":"table", "Width":"32"}]}, {"from":304999520, "to":303969520, "reverse":1, "details":[{"type":"table", "Width":"192"}]}, {"from":307281040, "to":318231360, "details":[{"type":"table", "Width":"1"}]}, {"from":307281040, "to":318650208, "details":[{"type":"table", "Width":"1"}]}, {"from":307281040, "to":328066096, "details":[{"type":"table", "Width":"1"}]}, {"from":307281040, "to":329791056, "details":[{"type":"table", "Width":"1"}]}, {"from":308116720, "to":318231360, "details":[{"type":"table", "Width":"1"}]}, {"from":308116720, "to":318650208, "details":[{"type":"table", "Width":"1"}]}, {"from":303969520, "to":307281040, "details":[{"type":"table", "Width":"32"}]}, {"from":303969520, "to":328801968, "details":[{"type":"table", "Width":"32"}]}, {"from":303969520, "to":330010528, "details":[{"type":"table", "Width":"32"}]}, {"from":318231360, "to":328066096, "details":[{"type":"table", "Width":"32"}]}, {"from":318231360, "to":329790720, "details":[{"type":"table", "Width":"32"}]}, {"from":304999520, "to":318231360, "details":[{"type":"table", "Width":"192"}]}, {"from":318650208, "to":329790720, "details":[{"type":"table", "Width":"32"}]}, {"from":304999520, "to":318650208, "details":[{"type":"table", "Width":"192"}]}, {"from":304999520, "to":328066096, "details":[{"type":"table", "Width":"192"}]}, {"from":303969520, "to":307281040, "details":[{"type":"table", "Width":"32"}]}, {"from":303969520, "to":303969520, "details":[{"type":"table", "Width":"32"}]}, {"from":329790720, "to":329791056, "details":[{"type":"table", "Width":"32"}]}, {"from":329791056, "to":328066096, "details":[{"type":"table", "Width":"1"}]}, {"from":304999520, "to":329791056, "details":[{"type":"table", "Width":"192"}]}, {"from":303969520, "to":304950064, "details":[{"type":"table", "Width":"32"}]}, {"from":303969520, "to":303969520, "details":[{"type":"table", "Width":"32"}]}, {"from":303969520, "to":304950064, "details":[{"type":"table", "Width":"32"}]}, {"from":303969520, "to":303969520, "details":[{"type":"table", "Width":"32"}]}, {"from":330010528, "to":303969520, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":303969520, "to":303969520, "details":[{"type":"table", "Width":"64"}]}, {"from":303969520, "to":318231360, "details":[{"type":"table", "Width":"64"}]}, {"from":303969520, "to":318650208, "details":[{"type":"table", "Width":"64"}]}, {"from":303969520, "to":328066096, "details":[{"type":"table", "Width":"64"}]}, {"from":303969520, "to":329791056, "details":[{"type":"table", "Width":"64"}]}, {"from":303969520, "to":303969520, "details":[{"type":"table", "Width":"64"}]}]}, "301134480":{"nodes":[{"name":"ST", "id":303534816, "start":"8.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"8", "Latency":"2"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":47}]], "type":"inst"}, {"name":"Input", "id":305700064, "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"scan_blelloch.B1"}], "type":"inst"}, {"name":"Compare", "id":305825792, "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":47}]], "type":"inst"}, {"name":"And", "id":305826128, "start":"0.00", "end":"1.00", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":47}]], "type":"inst"}, {"name":"Xor", "id":305826464, "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":47}]], "type":"inst"}, {"name":"ST", "id":307883984, "start":"8.00", "end":"15.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Start Cycle":"8", "Latency":"7"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":48}]], "type":"inst"}, {"name":"simple.barrier", "id":308798848, "start":"10.00", "end":"268.00", "details":[{"type":"table", "Instruction":"simple.barrier", "Start Cycle":"10", "Latency":"258"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":51}]], "type":"inst"}, {"name":"total_sum", "id":323672016, "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'total_sum\'", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Xor", "id":328058416, "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":45}]], "type":"inst"}, {"name":"LD", "id":328058752, "start":"0.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Start Cycle":"0", "Latency":"8"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":46}]], "type":"inst"}, {"name":"__acl_global_size_0", "id":328059632, "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'__acl_global_size_0\'", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"ST", "id":328060720, "start":"8.00", "end":"10.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"8", "Latency":"2"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":46}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":328064432, "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":46}]], "type":"inst"}, {"name":"vertices", "id":328091296, "start":"8.00", "end":"8.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'vertices\'", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":328642128, "start":"0.00", "end":"0.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":45}]], "type":"inst"}], "links":[{"from":303534816, "to":308798848, "details":[{"type":"table", "Width":"1"}]}, {"from":305825792, "to":305826128, "details":[{"type":"table", "Width":"1"}]}, {"from":305826128, "to":305826464, "details":[{"type":"table", "Width":"1"}]}, {"from":305826464, "to":303534816, "details":[{"type":"table", "Width":"1"}]}, {"from":323672016, "to":303534816, "details":[{"type":"table", "Width":"64"}]}, {"from":328058416, "to":307883984, "details":[{"type":"table", "Width":"1"}]}, {"from":328058416, "to":328058752, "details":[{"type":"table", "Width":"1"}]}, {"from":328058416, "to":328060720, "details":[{"type":"table", "Width":"1"}]}, {"from":328058752, "to":303534816, "details":[{"type":"table", "Width":"32"}]}, {"from":328058752, "to":307883984, "details":[{"type":"table", "Width":"32"}]}, {"from":328058752, "to":328060720, "details":[{"type":"table", "Width":"32"}]}, {"from":328059632, "to":305825792, "details":[{"type":"table", "Width":"64"}]}, {"from":328060720, "to":308798848, "details":[{"type":"table", "Width":"1"}]}, {"from":328064432, "to":328060720, "details":[{"type":"table", "Width":"64"}]}, {"from":328091296, "to":328064432, "details":[{"type":"table", "Width":"64"}]}, {"from":305700064, "to":328642128, "details":[{"type":"table", "Width":"32"}]}, {"from":305700064, "to":328064432, "details":[{"type":"table", "Width":"32"}]}, {"from":328642128, "to":305826128, "details":[{"type":"table", "Width":"1"}]}, {"from":328642128, "to":328058416, "details":[{"type":"table", "Width":"1"}]}, {"from":305700064, "to":307883984, "details":[{"type":"table", "Width":"64"}]}, {"from":305700064, "to":328058752, "details":[{"type":"table", "Width":"64"}]}, {"from":305700064, "to":307883984, "details":[{"type":"table", "Width":"64"}]}, {"from":305700064, "to":328058752, "details":[{"type":"table", "Width":"64"}]}]}, "301187152":{"nodes":[{"name":"simple.barrier", "id":304301376, "start":"1.00", "end":"259.00", "details":[{"type":"table", "Instruction":"simple.barrier", "Start Cycle":"1", "Latency":"258"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":32}]], "type":"inst"}, {"name":"*", "id":304691872, "start":"255.00", "end":"258.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"255", "Latency":"3"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":35}]], "type":"inst"}, {"name":"Compare", "id":308309952, "start":"274.00", "end":"274.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"274", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":30}]], "type":"inst"}, {"name":"LD", "id":308359360, "start":"259.00", "end":"267.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Start Cycle":"259", "Latency":"8"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":37}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":308399792, "start":"259.00", "end":"259.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"259", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":37}]], "type":"inst"}, {"name":"+", "id":308484272, "start":"259.00", "end":"259.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"259", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":36}]], "type":"inst"}, {"name":">>", "id":308503472, "start":"1.00", "end":"259.00", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"258"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":30}]], "type":"inst"}, {"name":"+", "id":318919824, "start":"259.00", "end":"259.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"259", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":35}]], "type":"inst"}, {"name":"Compare", "id":319018736, "start":"259.00", "end":"259.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"259", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":33}]], "type":"inst"}, {"name":"*", "id":324538848, "start":"255.00", "end":"258.00", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"255", "Latency":"3"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":36}]], "type":"inst"}, {"name":"<<", "id":327967168, "start":"255.00", "end":"274.00", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"1 (0x1)", "Start Cycle":"255", "Latency":"19"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":40}]], "type":"inst"}, {"name":"ST", "id":328066928, "start":"267.00", "end":"274.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Start Cycle":"267", "Latency":"7"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":37}]], "type":"inst"}, {"name":"Loop Input", "id":329793360, "details":[{"type":"table", "Instruction":"Loop Input", "Preceding Blocks":"scan_blelloch.B1, scan_blelloch.B0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":330018304, "start":"259.00", "end":"259.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"259", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":37}]], "type":"inst"}, {"name":"LD", "id":330035760, "start":"259.00", "end":"267.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Start Cycle":"259", "Latency":"8"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":37}]], "type":"inst"}, {"name":"+", "id":330036272, "start":"267.00", "end":"267.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"267", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":37}]], "type":"inst"}], "links":[{"from":304301376, "to":308359360, "details":[{"type":"table", "Width":"1"}]}, {"from":304301376, "to":330035760, "details":[{"type":"table", "Width":"1"}]}, {"from":304691872, "to":318919824, "details":[{"type":"table", "Width":"32"}]}, {"from":308359360, "to":330036272, "details":[{"type":"table", "Width":"32"}]}, {"from":308399792, "to":308359360, "details":[{"type":"table", "Width":"64"}]}, {"from":308484272, "to":330018304, "details":[{"type":"table", "Width":"32"}]}, {"from":308503472, "to":308309952, "details":[{"type":"table", "Width":"32"}]}, {"from":308503472, "to":319018736, "details":[{"type":"table", "Width":"32"}]}, {"from":308503472, "to":329793360, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":318919824, "to":308399792, "details":[{"type":"table", "Width":"32"}]}, {"from":319018736, "to":308359360, "details":[{"type":"table", "Width":"1"}]}, {"from":319018736, "to":328066928, "details":[{"type":"table", "Width":"1"}]}, {"from":319018736, "to":330035760, "details":[{"type":"table", "Width":"1"}]}, {"from":324538848, "to":308484272, "details":[{"type":"table", "Width":"32"}]}, {"from":327967168, "to":329793360, "reverse":1, "details":[{"type":"table", "Width":"32"}]}, {"from":329793360, "to":329793360, "details":[{"type":"table", "Width":"32"}]}, {"from":329793360, "to":304691872, "details":[{"type":"table", "Width":"32"}]}, {"from":329793360, "to":329793360, "details":[{"type":"table", "Width":"32"}]}, {"from":329793360, "to":304691872, "details":[{"type":"table", "Width":"32"}]}, {"from":329793360, "to":324538848, "details":[{"type":"table", "Width":"32"}]}, {"from":329793360, "to":327967168, "details":[{"type":"table", "Width":"32"}]}, {"from":329793360, "to":308359360, "details":[{"type":"table", "Width":"64"}]}, {"from":329793360, "to":328066928, "details":[{"type":"table", "Width":"64"}]}, {"from":329793360, "to":329793360, "details":[{"type":"table", "Width":"64"}]}, {"from":329793360, "to":330035760, "details":[{"type":"table", "Width":"64"}]}, {"from":329793360, "to":329793360, "details":[{"type":"table", "Width":"64"}]}, {"from":330018304, "to":328066928, "details":[{"type":"table", "Width":"64"}]}, {"from":330018304, "to":330035760, "details":[{"type":"table", "Width":"64"}]}, {"from":329793360, "to":319018736, "details":[{"type":"table", "Width":"32"}]}, {"from":329793360, "to":329793360, "details":[{"type":"table", "Width":"32"}]}, {"from":330035760, "to":330036272, "details":[{"type":"table", "Width":"32"}]}, {"from":330036272, "to":328066928, "details":[{"type":"table", "Width":"32"}]}, {"from":329793360, "to":329793360, "details":[{"type":"table", "Width":"64"}]}, {"from":329793360, "to":329793360, "details":[{"type":"table", "Width":"1"}]}, {"from":329793360, "to":329793360, "details":[{"type":"table", "Width":"32"}]}, {"from":329793360, "to":308503472, "details":[{"type":"table", "Width":"32"}]}, {"from":329793360, "to":324538848, "details":[{"type":"table", "Width":"32"}]}, {"from":329793360, "to":329793360, "details":[{"type":"table", "Width":"32"}]}]}, "301187232":{"nodes":[{"name":"wg.limiter.exit", "id":305137888, "start":"266.00", "end":"267.00", "details":[{"type":"table", "Instruction":"wg.limiter.exit", "Start Cycle":"266", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":74}]], "type":"inst"}, {"name":"Input", "id":306194800, "details":[{"type":"table", "Instruction":"Input", "Preceding Blocks":"scan_blelloch.B3"}], "type":"inst"}, {"name":"ST", "id":308233056, "start":"266.00", "end":"268.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"266", "Latency":"2"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":72}]], "type":"inst"}, {"name":"simple.barrier", "id":327174544, "start":"0.00", "end":"258.00", "details":[{"type":"table", "Instruction":"simple.barrier", "Start Cycle":"0", "Latency":"258"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":69}]], "type":"inst"}, {"name":"LD", "id":328067504, "start":"258.00", "end":"266.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Start Cycle":"258", "Latency":"8"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":72}]], "type":"inst"}], "links":[{"from":306194800, "to":308233056, "details":[{"type":"table", "Width":"64"}]}, {"from":306194800, "to":328067504, "details":[{"type":"table", "Width":"64"}]}, {"from":306194800, "to":328067504, "details":[{"type":"table", "Width":"64"}]}, {"from":306194800, "to":308233056, "details":[{"type":"table", "Width":"1"}]}, {"from":306194800, "to":328067504, "details":[{"type":"table", "Width":"1"}]}, {"from":327174544, "to":328067504, "details":[{"type":"table", "Width":"1"}]}, {"from":328067504, "to":305137888, "details":[{"type":"table", "Width":"32"}]}, {"from":328067504, "to":308233056, "details":[{"type":"table", "Width":"32"}]}, {"from":306194800, "to":305137888, "details":[{"type":"table", "Width":"32"}]}]}, "301199120":{"nodes":[{"name":"Ptr. Comp.", "id":303183408, "start":"178.00", "end":"178.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"178", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":28}]], "type":"inst"}, {"name":"ST", "id":303199264, "start":"178.00", "end":"185.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Start Cycle":"178", "Latency":"7"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":28}]], "type":"inst"}, {"name":"pref_sum", "id":305136992, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'pref_sum\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":308130832, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":28}]], "type":"inst"}, {"name":"Xor", "id":308327664, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":28}]], "type":"inst"}, {"name":"Or", "id":308408976, "start":"185.00", "end":"185.00", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"1 (0x1)", "Start Cycle":"185", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":35}]], "type":"inst"}, {"name":"<<", "id":308508976, "start":"178.00", "end":"178.00", "details":[{"type":"table", "Instruction":"64-bit Left Shift", "Constant Operand":"10 (0xA)", "Start Cycle":"178", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":318211968, "start":"1.00", "end":"178.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"1", "Latency":"177"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":28}]], "type":"inst"}, {"name":"+", "id":318928560, "start":"185.00", "end":"185.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"2 (0x2)", "Start Cycle":"185", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":36}]], "type":"inst"}, {"name":"n", "id":318941200, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'n\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"<<", "id":318961312, "start":"185.00", "end":"185.00", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"1 (0x1)", "Start Cycle":"185", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":35}]], "type":"inst"}, {"name":"Compare", "id":318994576, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":28}]], "type":"inst"}, {"name":"Select", "id":319016240, "start":"178.00", "end":"178.00", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"178", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":28}]], "type":"inst"}, {"name":"And", "id":319734096, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Instruction":"64-bit And", "Constant Operand":"4294967295 (0xFFFFFFFF)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":28}]], "type":"inst"}, {"name":"wg.limiter.enter", "id":328453360, "start":"177.00", "end":"178.00", "details":[{"type":"table", "Instruction":"wg.limiter.enter", "Start Cycle":"177", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":22}]], "type":"inst"}], "links":[{"from":303183408, "to":303199264, "details":[{"type":"table", "Width":"64"}]}, {"from":305136992, "to":308130832, "details":[{"type":"table", "Width":"64"}]}, {"from":308130832, "to":318211968, "details":[{"type":"table", "Width":"64"}]}, {"from":308327664, "to":318211968, "details":[{"type":"table", "Width":"1"}]}, {"from":308508976, "to":303199264, "details":[{"type":"table", "Width":"64"}]}, {"from":318211968, "to":319016240, "details":[{"type":"table", "Width":"32"}]}, {"from":318941200, "to":318994576, "details":[{"type":"table", "Width":"32"}]}, {"from":318961312, "to":308408976, "details":[{"type":"table", "Width":"32"}]}, {"from":318961312, "to":318928560, "details":[{"type":"table", "Width":"32"}]}, {"from":318994576, "to":308327664, "details":[{"type":"table", "Width":"1"}]}, {"from":318994576, "to":319016240, "details":[{"type":"table", "Width":"1"}]}, {"from":319016240, "to":303199264, "details":[{"type":"table", "Width":"32"}]}, {"from":319734096, "to":308130832, "details":[{"type":"table", "Width":"64"}]}, {"from":328453360, "to":308508976, "details":[{"type":"table", "Width":"32"}]}]}, "301255344":{"nodes":[{"name":"Cluster 1", "id":317750400, "start":"1.00", "end":"32.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_update_pref_sums_c0_enter_update_pref_sum1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"31"}], "type":"bb", "children":[{"name":"Logic", "id":317984048, "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"28"}], "type":"inst"}, {"name":"Exit", "id":317811232, "details":[{"type":"table", "Start Cycle":"29", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"256", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"+", "id":305532400, "start":"193.00", "end":"193.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"193", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":96}]], "type":"inst"}, {"name":"ST", "id":305532736, "start":"193.00", "end":"195.00", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"193", "Latency":"2"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":96}]], "type":"inst"}, {"name":"LD", "id":328057072, "start":"32.00", "end":"193.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"32", "Latency":"161"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":96}]], "type":"inst"}, {"name":"LD", "id":329941056, "start":"32.00", "end":"193.00", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"32", "Latency":"161"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":96}]], "type":"inst"}], "links":[{"from":317984048, "to":317811232}, {"from":305532400, "to":305532736, "details":[{"type":"table", "Width":"32"}]}, {"from":317811232, "to":305532736, "details":[{"type":"table", "Width":"256"}]}, {"from":328057072, "to":305532400, "details":[{"type":"table", "Width":"32"}]}, {"from":317811232, "to":328057072, "details":[{"type":"table", "Width":"256"}]}, {"from":329941056, "to":305532400, "details":[{"type":"table", "Width":"32"}]}, {"from":317811232, "to":329941056, "details":[{"type":"table", "Width":"256"}]}]}};
var scheduleJSON={"301119512":{"nodes":[{"name":"scan_blelloch.B0", "id":301199120, "start":"0", "end":"185", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"wg.limiter.enter", "id":328453360, "start":"177", "end":"178", "details":[{"type":"table", "Instruction":"wg.limiter.enter", "Start Cycle":"177", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":22}]], "type":"inst"}, {"name":"<<", "id":308508976, "start":"178", "end":"178", "details":[{"type":"table", "Instruction":"64-bit Left Shift", "Constant Operand":"10 (0xA)", "Start Cycle":"178", "Latency":"0"}], "type":"inst"}, {"name":"And", "id":319734096, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"64-bit And", "Constant Operand":"4294967295 (0xFFFFFFFF)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":28}]], "type":"inst"}, {"name":"<<", "id":318961312, "start":"185", "end":"185", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"1 (0x1)", "Start Cycle":"185", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":35}]], "type":"inst"}, {"name":"+", "id":318928560, "start":"185", "end":"185", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"2 (0x2)", "Start Cycle":"185", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":36}]], "type":"inst"}, {"name":"Or", "id":308408976, "start":"185", "end":"185", "details":[{"type":"table", "Instruction":"32-bit Or", "Constant Operand":"1 (0x1)", "Start Cycle":"185", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":35}]], "type":"inst"}, {"name":"n", "id":318941200, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'n\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":318994576, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":28}]], "type":"inst"}, {"name":"Xor", "id":308327664, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":28}]], "type":"inst"}, {"name":"pref_sum", "id":305136992, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Input Synchronization for \'pref_sum\'", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":308130832, "start":"1", "end":"1", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":28}]], "type":"inst"}, {"name":"LD", "id":318211968, "start":"1", "end":"178", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"1", "Latency":"177"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":28}]], "type":"inst"}, {"name":"Select", "id":319016240, "start":"178", "end":"178", "details":[{"type":"table", "Instruction":"32-bit Select", "Start Cycle":"178", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":28}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":303183408, "start":"178", "end":"178", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"178", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":28}]], "type":"inst"}, {"name":"ST", "id":303199264, "start":"178", "end":"185", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Start Cycle":"178", "Latency":"7"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":28}]], "type":"inst"}]}, {"name":"scan_blelloch.B1", "id":301187152, "start":"185", "end":"459", "details":[{"type":"table"}], "type":"bb", "children":[{"name":">>", "id":308503472, "start":"186", "end":"444", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"1 (0x1)", "Start Cycle":"1", "Latency":"258"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":30}]], "type":"inst"}, {"name":"Compare", "id":308309952, "start":"459", "end":"459", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"274", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":30}]], "type":"inst"}, {"name":"Compare", "id":319018736, "start":"444", "end":"444", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"259", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":33}]], "type":"inst"}, {"name":"<<", "id":327967168, "start":"440", "end":"459", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"1 (0x1)", "Start Cycle":"255", "Latency":"19"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":40}]], "type":"inst"}, {"name":"*", "id":324538848, "start":"440", "end":"443", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"255", "Latency":"3"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":36}]], "type":"inst"}, {"name":"+", "id":308484272, "start":"444", "end":"444", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"259", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":36}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":330018304, "start":"444", "end":"444", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"259", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":37}]], "type":"inst"}, {"name":"*", "id":304691872, "start":"440", "end":"443", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"255", "Latency":"3"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":35}]], "type":"inst"}, {"name":"+", "id":318919824, "start":"444", "end":"444", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"259", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":35}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":308399792, "start":"444", "end":"444", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"259", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":37}]], "type":"inst"}, {"name":"simple.barrier", "id":304301376, "start":"186", "end":"444", "details":[{"type":"table", "Instruction":"simple.barrier", "Start Cycle":"1", "Latency":"258"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":32}]], "type":"inst"}, {"name":"LD", "id":330035760, "start":"444", "end":"452", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Start Cycle":"259", "Latency":"8"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":37}]], "type":"inst"}, {"name":"LD", "id":308359360, "start":"444", "end":"452", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Start Cycle":"259", "Latency":"8"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":37}]], "type":"inst"}, {"name":"+", "id":330036272, "start":"452", "end":"452", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"267", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":37}]], "type":"inst"}, {"name":"ST", "id":328066928, "start":"452", "end":"459", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Start Cycle":"267", "Latency":"7"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":37}]], "type":"inst"}]}, {"name":"scan_blelloch.B4", "id":301134480, "start":"459", "end":"727", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Compare", "id":328642128, "start":"459", "end":"459", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":45}]], "type":"inst"}, {"name":"Xor", "id":328058416, "start":"459", "end":"459", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":45}]], "type":"inst"}, {"name":"LD", "id":328058752, "start":"459", "end":"467", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Start Cycle":"0", "Latency":"8"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":46}]], "type":"inst"}, {"name":"ST", "id":307883984, "start":"467", "end":"474", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Start Cycle":"8", "Latency":"7"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":48}]], "type":"inst"}, {"name":"vertices", "id":328091296, "start":"467", "end":"467", "details":[{"type":"table", "Instruction":"Input Synchronization for \'vertices\'", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":328064432, "start":"467", "end":"467", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":46}]], "type":"inst"}, {"name":"ST", "id":328060720, "start":"467", "end":"469", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"8", "Latency":"2"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":46}]], "type":"inst"}, {"name":"__acl_global_size_0", "id":328059632, "start":"459", "end":"459", "details":[{"type":"table", "Instruction":"Input Synchronization for \'__acl_global_size_0\'", "Start Cycle":"0", "Latency":"0"}], "type":"inst"}, {"name":"Compare", "id":305825792, "start":"459", "end":"459", "details":[{"type":"table", "Instruction":"64-bit Integer Compare", "Start Cycle":"0", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":47}]], "type":"inst"}, {"name":"And", "id":305826128, "start":"459", "end":"460", "details":[{"type":"table", "Instruction":"1-bit And", "Start Cycle":"0", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":47}]], "type":"inst"}, {"name":"Xor", "id":305826464, "start":"467", "end":"467", "details":[{"type":"table", "Instruction":"1-bit Xor", "Constant Operand":"1 (0x1)", "Start Cycle":"8", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":47}]], "type":"inst"}, {"name":"total_sum", "id":323672016, "start":"467", "end":"467", "details":[{"type":"table", "Instruction":"Input Synchronization for \'total_sum\'", "Start Cycle":"8", "Latency":"0"}], "type":"inst"}, {"name":"ST", "id":303534816, "start":"467", "end":"469", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"8", "Latency":"2"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":47}]], "type":"inst"}, {"name":"simple.barrier", "id":308798848, "start":"469", "end":"727", "details":[{"type":"table", "Instruction":"simple.barrier", "Start Cycle":"10", "Latency":"258"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":51}]], "type":"inst"}]}, {"name":"scan_blelloch.B3", "id":301134400, "start":"727", "end":"1008", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"<<", "id":330010528, "start":"986", "end":"1008", "details":[{"type":"table", "Instruction":"32-bit Left Shift", "Constant Operand":"1 (0x1)", "Start Cycle":"259", "Latency":"22"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":53}]], "type":"inst"}, {"name":"Compare", "id":328801968, "start":"986", "end":"987", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"259", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":53}]], "type":"inst"}, {"name":"Compare", "id":307281040, "start":"986", "end":"986", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"259", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":58}]], "type":"inst"}, {"name":"simple.barrier", "id":308116720, "start":"728", "end":"986", "details":[{"type":"table", "Instruction":"simple.barrier", "Start Cycle":"1", "Latency":"258"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":56}]], "type":"inst"}, {"name":"Cluster 0", "id":304943376, "start":"979", "end":"986", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_post_barrier_block82_scan_blellochs_c0_enter28_scan_blelloch4", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"252", "Cluster Latency":"7"}], "type":"cluster", "children":[{"name":">>", "id":329943024, "start":"979", "end":"979", "details":[{"type":"table", "Instruction":"32-bit Logical Right Shift", "Constant Operand":"1 (0x1)", "Start Cycle":"252", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":55}]], "type":"inst"}, {"name":"*", "id":329944272, "start":"979", "end":"982", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"252", "Latency":"3"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":61}]], "type":"inst"}, {"name":"+", "id":329944608, "start":"983", "end":"983", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"256", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":61}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":329945280, "start":"983", "end":"983", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"256", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":63}]], "type":"inst"}, {"name":"*", "id":329943600, "start":"979", "end":"982", "details":[{"type":"table", "Instruction":"32-bit Integer Multiply", "Start Cycle":"252", "Latency":"3"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":60}]], "type":"inst"}, {"name":"+", "id":329943936, "start":"983", "end":"983", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Constant Operand":"-1 (0xFFFFFFFF)", "Start Cycle":"256", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":60}]], "type":"inst"}, {"name":"Ptr. Comp.", "id":306680144, "start":"983", "end":"983", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"256", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":64}]], "type":"inst"}, {"name":"Exit", "id":317557568, "start":"983", "end":"986", "details":[{"type":"table", "Start Cycle":"256", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"192", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":318650208, "start":"986", "end":"994", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Start Cycle":"259", "Latency":"8"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":64}]], "type":"inst"}, {"name":"LD", "id":318231360, "start":"986", "end":"994", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Start Cycle":"259", "Latency":"8"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":63}]], "type":"inst"}, {"name":"+", "id":329790720, "start":"994", "end":"994", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"267", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":64}]], "type":"inst"}, {"name":"ST", "id":329791056, "start":"994", "end":"1001", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Start Cycle":"267", "Latency":"7"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":64}]], "type":"inst"}, {"name":"ST", "id":328066096, "start":"1001", "end":"1008", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Start Cycle":"274", "Latency":"7"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":65}]], "type":"inst"}]}, {"name":"scan_blelloch.B2", "id":301187232, "start":"1008", "end":"1276", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"simple.barrier", "id":327174544, "start":"1008", "end":"1266", "details":[{"type":"table", "Instruction":"simple.barrier", "Start Cycle":"0", "Latency":"258"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":69}]], "type":"inst"}, {"name":"LD", "id":328067504, "start":"1266", "end":"1274", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Pipelined", "Stall-free":"No", "Global Memory":"No", "Start Cycle":"258", "Latency":"8"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":72}]], "type":"inst"}, {"name":"wg.limiter.exit", "id":305137888, "start":"1274", "end":"1275", "details":[{"type":"table", "Instruction":"wg.limiter.exit", "Start Cycle":"266", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":74}]], "type":"inst"}, {"name":"ST", "id":308233056, "start":"1274", "end":"1276", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"266", "Latency":"2"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":72}]], "type":"inst"}]}], "links":[]}, "301126888":{"nodes":[{"name":"update_pref_sum.B0", "id":301255344, "start":"0", "end":"195", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 1", "id":317750400, "start":"1", "end":"32", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_entry_update_pref_sums_c0_enter_update_pref_sum1", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"31"}], "type":"cluster", "children":[{"name":"And", "id":328070208, "start":"19", "end":"29", "details":[{"type":"table", "Instruction":"64-bit And", "Constant Operand":"4294967295 (0xFFFFFFFF)", "Start Cycle":"19", "Latency":"10"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":96}]], "type":"inst"}, {"name":"pref_sum", "id":328070544, "start":"0", "end":"29", "details":[{"type":"table", "Instruction":"Input Synchronization for \'pref_sum\'", "Start Cycle":"0", "Latency":"29"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":328073904, "start":"29", "end":"29", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":96}]], "type":"inst"}, {"name":"n", "id":328079200, "start":"0", "end":"28", "details":[{"type":"table", "Instruction":"Input Synchronization for \'n\'", "Start Cycle":"0", "Latency":"28"}], "type":"inst"}, {"name":"Compare", "id":328081408, "start":"28", "end":"29", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"28", "Latency":"1"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":83}]], "type":"inst"}, {"name":"leaf_size", "id":328205440, "start":"0", "end":"2", "details":[{"type":"table", "Instruction":"Input Synchronization for \'leaf_size\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"/", "id":328207648, "start":"2", "end":"29", "details":[{"type":"table", "Instruction":"32-bit Unsigned Integer Divide", "Start Cycle":"2", "Latency":"27"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":88}]], "type":"inst"}, {"name":"And", "id":328207984, "start":"29", "end":"29", "details":[{"type":"table", "Instruction":"32-bit And", "Constant Operand":"255 (0xFF)", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":89}]], "type":"inst"}, {"name":"Compare", "id":328208320, "start":"29", "end":"29", "details":[{"type":"table", "Instruction":"32-bit Integer Compare", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":92}]], "type":"inst"}, {"name":"Or", "id":328069872, "start":"29", "end":"29", "details":[{"type":"table", "Instruction":"1-bit Or", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":96}]], "type":"inst"}, {"name":"vertices", "id":328208992, "start":"0", "end":"29", "details":[{"type":"table", "Instruction":"Input Synchronization for \'vertices\'", "Start Cycle":"0", "Latency":"29"}], "type":"inst"}, {"name":"Ptr. Comp.", "id":328068080, "start":"29", "end":"29", "details":[{"type":"table", "Instruction":"Pointer Computation", "Start Cycle":"29", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":96}]], "type":"inst"}, {"name":"Exit", "id":328063984, "start":"29", "end":"32", "details":[{"type":"table", "Start Cycle":"29", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"256", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"LD", "id":329941056, "start":"32", "end":"193", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"32", "Latency":"161"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":96}]], "type":"inst"}, {"name":"LD", "id":328057072, "start":"32", "end":"193", "details":[{"type":"table", "Instruction":"Load", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"32", "Latency":"161"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":96}]], "type":"inst"}, {"name":"+", "id":305532400, "start":"193", "end":"193", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"193", "Latency":"0"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":96}]], "type":"inst"}, {"name":"ST", "id":305532736, "start":"193", "end":"195", "details":[{"type":"table", "Instruction":"Store", "Width":"32 bits", "LSU Style":"Burst-coalesced", "Stall-free":"No", "Global Memory":"Yes", "Start Cycle":"193", "Latency":"2"}], "debug":[[{"filename":"/root/Desktop/GitReps/sparse_boolean_matrix_operations/src/cl/fpga/prefix_sum.cl", "line":96}]], "type":"inst"}]}], "links":[]}};
var bottleneckJSON={"bottlenecks":[]};
