// Seed: 520036661
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  reg  id_4;
  wire id_5;
  always id_4 = #1 1;
endmodule
module module_1;
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  assign id_1 = id_1;
endmodule
module module_2 (
    input supply0 id_0,
    output tri0 id_1,
    output uwire id_2,
    output wire id_3,
    input wor id_4,
    input supply1 id_5,
    input wor id_6,
    output tri0 id_7,
    input wire id_8,
    input wand id_9
    , id_11
);
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11
  );
  assign id_11 = 1 - 1;
  initial assume (id_6);
endmodule
