Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sat Nov 29 21:28:42 2025
| Host         : DESKTOP-9AHCOEV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sudoku_top_control_sets_placed.rpt
| Design       : sudoku_top
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   172 |
|    Minimum number of control sets                        |   172 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   691 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   172 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |   165 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              89 |           40 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              34 |           13 |
| Yes          | No                    | No                     |             657 |          238 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              49 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------+---------------------------------+------------------+----------------+--------------+
|  Clock Signal  |           Enable Signal          |         Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------+---------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | engine/solution[4][1][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/grid[5][7][3]_i_1_n_0     |                                 |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | ps2_receiver/ps2_clk_negedge     | btnC_debounced_reg_n_0          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[1][2][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[1][3][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[0][5][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[1][1][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[0][4][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[1][4][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[0][6][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[0][3][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[0][8][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[0][2][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[0][7][3]_i_1_n_0 |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/solution[0][0][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[1][0][3]_i_1_n_0 |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/solution[0][1][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[2][4][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[3][1][3]_i_1_n_0 |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/solution[1][8][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[4][4][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[2][8][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[3][2][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[5][1][3]_i_1_n_0 |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/solution[2][5][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[3][8][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[2][7][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[4][2][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[4][6][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[4][5][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[5][6][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[6][3][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[5][2][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[2][0][3]_i_1_n_0 |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/solution[3][4][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[1][5][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[2][6][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[3][0][3]_i_1_n_0 |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/solution[2][1][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[3][5][3]_i_1_n_0 |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/solution[4][8][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[1][7][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | kbd_parser/E[0]                  | btnC_debounced_reg_n_0          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/solution[3][3][3]_i_1_n_0 |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/solution[3][7][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[5][0][3]_i_1_n_0 |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/solution[2][3][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[3][6][3]_i_1_n_0 |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/solution[1][6][3]_i_1_n_0 |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/solution[4][7][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[5][3][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[5][4][3]_i_1_n_0 |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/solution[5][5][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[2][2][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[5][7][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[5][8][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[6][0][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[6][1][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[4][0][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[6][2][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[4][3][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[6][5][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[7][1][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[7][7][3]_i_1_n_0 |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/solution[8][0][3]_i_1_n_0 |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/solution[7][6][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[8][1][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[8][5][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[8][3][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[7][8][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[8][7][3]_i_1_n_0 |                                 |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG | engine/solution[7][2][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[7][5][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[8][2][3]_i_1_n_0 |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/solution[7][3][3]_i_1_n_0 |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/solution[6][6][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[7][4][3]_i_1_n_0 |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/solution[8][4][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[8][8][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[8][6][3]_i_1_n_0 |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/solution[6][4][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[6][7][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[6][8][3]_i_1_n_0 |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/solution[7][0][3]_i_1_n_0 |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | kbd_parser/cmd_up_reg_0[0]       | btnC_debounced_reg_n_0          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/grid[0][0][3]_i_1_n_0     |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/grid[2][5][3]_i_1_n_0     |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/grid[2][7][3]_i_1_n_0     |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/grid[0][4][3]_i_1_n_0     |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/grid[0][8][3]_i_1_n_0     |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/grid[1][1][3]_i_1_n_0     |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/grid[1][3][3]_i_1_n_0     |                                 |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | engine/grid[2][1][3]_i_1_n_0     |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/grid[0][3][3]_i_1_n_0     |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/grid[0][6][3]_i_1_n_0     |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/grid[1][7][3]_i_1_n_0     |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/grid[1][6][3]_i_1_n_0     |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/grid[1][2][3]_i_1_n_0     |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/grid[2][6][3]_i_1_n_0     |                                 |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | engine/grid[0][7][3]_i_1_n_0     |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/grid[2][8][3]_i_1_n_0     |                                 |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | engine/grid[1][4][3]_i_1_n_0     |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/grid[0][2][3]_i_1_n_0     |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/grid[0][5][3]_i_1_n_0     |                                 |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | engine/grid[2][4][3]_i_1_n_0     |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/grid[1][5][3]_i_1_n_0     |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/grid[1][8][3]_i_1_n_0     |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/grid[2][0][3]_i_1_n_0     |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/grid[0][1][3]_i_1_n_0     |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/grid[1][0][3]_i_1_n_0     |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/grid[2][2][3]_i_1_n_0     |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/grid[2][3][3]_i_1_n_0     |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/grid[4][0][3]_i_1_n_0     |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/grid[3][0][3]_i_1_n_0     |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/grid[4][7][3]_i_1_n_0     |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/grid[3][7][3]_i_1_n_0     |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/grid[4][2][3]_i_1_n_0     |                                 |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | engine/grid[4][3][3]_i_1_n_0     |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/grid[4][8][3]_i_1_n_0     |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/grid[3][2][3]_i_1_n_0     |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/grid[4][5][3]_i_1_n_0     |                                 |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | engine/grid[5][0][3]_i_1_n_0     |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/grid[4][4][3]_i_1_n_0     |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/grid[3][4][3]_i_1_n_0     |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/grid[3][6][3]_i_1_n_0     |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/grid[3][5][3]_i_1_n_0     |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/grid[3][8][3]_i_1_n_0     |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/grid[4][1][3]_i_1_n_0     |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/grid[4][6][3]_i_1_n_0     |                                 |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | engine/grid[3][3][3]_i_1_n_0     |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/grid[3][1][3]_i_1_n_0     |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/grid[6][1][3]_i_1_n_0     |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/grid[8][6][3]_i_1_n_0     |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/grid[5][8][3]_i_1_n_0     |                                 |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | engine/grid[7][5][3]_i_1_n_0     |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/grid[7][8][3]_i_1_n_0     |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/grid[8][7][3]_i_1_n_0     |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/grid[7][6][3]_i_1_n_0     |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/grid[6][8][3]_i_1_n_0     |                                 |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | engine/grid[8][4][3]_i_1_n_0     |                                 |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | engine/grid[8][8][3]_i_1_n_0     |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/grid[6][2][3]_i_1_n_0     |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/grid[6][3][3]_i_1_n_0     |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/grid[5][6][3]_i_1_n_0     |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/grid[6][4][3]_i_1_n_0     |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/grid[5][5][3]_i_1_n_0     |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/grid[7][0][3]_i_1_n_0     |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/grid[6][0][3]_i_1_n_0     |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/grid[5][4][3]_i_1_n_0     |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/grid[6][7][3]_i_1_n_0     |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/grid[5][2][3]_i_1_n_0     |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/grid[5][3][3]_i_1_n_0     |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/grid[7][4][3]_i_1_n_0     |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/grid[7][3][3]_i_1_n_0     |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/grid[8][1][3]_i_1_n_0     |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/grid[6][5][3]_i_1_n_0     |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/grid[5][1][3]_i_1_n_0     |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/grid[6][6][3]_i_1_n_0     |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/grid[7][1][3]_i_1_n_0     |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/grid[8][0][3]_i_1_n_0     |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/grid[8][2][3]_i_1_n_0     |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | engine/grid[8][3][3]_i_1_n_0     |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/grid[7][2][3]_i_1_n_0     |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/grid[7][7][3]_i_1_n_0     |                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | engine/grid[8][5][3]_i_1_n_0     |                                 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | ps2_receiver/rx_data[7]_i_1_n_0  | btnC_debounced_reg_n_0          |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | engine/load_counter[6]_i_1_n_0   | btnC_debounced_reg_n_0          |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG |                                  | ps2_receiver/btnC_debounced_reg |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG | ps2_receiver/shift_reg           |                                 |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG | debounce_counter[0]_i_2_n_0      | debounce_counter[0]_i_1_n_0     |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG |                                  | btnC_debounced_reg_n_0          |                8 |             24 |         3.00 |
|  clk_IBUF_BUFG |                                  |                                 |               40 |             89 |         2.22 |
+----------------+----------------------------------+---------------------------------+------------------+----------------+--------------+


