// Seed: 4107520678
module module_0;
  wire id_1;
  initial id_1 = id_1;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output logic id_3,
    input tri0 id_4,
    input tri1 id_5,
    input tri0 id_6,
    output tri id_7,
    output supply1 id_8,
    output tri0 id_9
);
  always #0 begin
    if (id_5) id_3 <= 1;
  end
  module_0();
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  tri1 id_3 = 1;
  wire id_4;
  module_0();
  assign id_2 = (id_1);
endmodule
