{
    "BENCHMARKS": {
        "alu4": {
            "status": "inactive",
            "top": "alu4",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Gate_Level_Netlist/alu4/rtl/alu4.v",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "apex2": {
            "status": "inactive",
            "top": "apex2",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Gate_Level_Netlist/apex2/rtl/apex2.v",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "apex4": {
            "status": "inactive",
            "top": "apex2",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Gate_Level_Netlist/apex4/rtl/apex4.v",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "bigkey": {
            "status": "inactive",
            "top": "bigkey",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Gate_Level_Netlist/bigkey/rtl/bigkey.v",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "clma": {
            "status": "inactive",
            "top": "clma",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Gate_Level_Netlist/clma/rtl/clma.v",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "des": {
            "status": "inactive",
            "top": "des",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Gate_Level_Netlist/des/rtl/des.v",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "diffeq": {
            "status": "inactive",
            "top": "diffeq",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Gate_Level_Netlist/diffeq/rtl/diffeq.v",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "dsip": {
            "status": "inactive",
            "top": "dsip",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Gate_Level_Netlist/dsip/rtl/dsip.v",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "elliptic": {
            "status": "inactive",
            "top": "elliptic",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Gate_Level_Netlist/elliptic/rtl/elliptic.v",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "ex5p": {
            "status": "inactive",
            "top": "ex5p",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Gate_Level_Netlist/ex5p/rtl/ex5p.v",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "ex1010": {
            "status": "inactive",
            "top": "ex1010",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Gate_Level_Netlist/ex1010/rtl/ex1010.v",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "frisc": {
            "status": "inactive",
            "top": "frisc",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Gate_Level_Netlist/frisc/rtl/frisc.v",
           "CLOCK_DATA": {
                "Clock1": "pclk"
            }
        },
        "misex3": {
            "status": "inactive",
            "top": "misex3",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Gate_Level_Netlist/misex3/rtl/misex3.v",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "pdc": {
            "status": "inactive",
            "top": "pdc",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Gate_Level_Netlist/pdc/rtl/pdc.v",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "s298": {
            "status": "inactive",
            "top": "s298",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Gate_Level_Netlist/s298/rtl/s298.v",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "s38417": {
            "status": "inactive",
            "top": "s38417",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Gate_Level_Netlist/s38417/rtl/s38417.v",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "s38584": {
            "status": "inactive",
            "top": "s38584",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Gate_Level_Netlist/s38584/rtl/s38584.v",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "seq": {
            "status": "inactive",
            "top": "seq",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Gate_Level_Netlist/seq/rtl/seq.v",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "spla": {
            "status": "inactive",
            "top": "spla",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Gate_Level_Netlist/spla/rtl/spla.v",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "tseng": {
            "status": "inactive",
            "top": "tseng",
            "top_rtl_file":  "RTL_Benchmark/Verilog/Gate_Level_Netlist/tseng/rtl/tseng.v",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        }
    }
}