0.7
2020.2
Oct 14 2022
05:20:55
D:/study/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_1/lab_1.sim/sim_1/behav/xsim/glbl.v,1740162959,verilog,,,,glbl,,,,,,,,
D:/study/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_1/lab_1.srcs/sim_1/new/main.v,1740165365,verilog,,,,main,,,,,,,,
D:/study/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_1/lab_1.srcs/sources_1/new/DEBOUNCER.v,1740162959,verilog,,D:/study/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_1/lab_1.srcs/sources_1/new/Seven_Segment_LED.v,,DEBOUNCER,,,,,,,,
D:/study/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_1/lab_1.srcs/sources_1/new/Seven_Segment_LED.v,1740162959,verilog,,D:/study/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_1/lab_1.srcs/sources_1/new/divider.v,,Seven_Segment_LED,,,,,,,,
D:/study/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_1/lab_1.srcs/sources_1/new/divider.v,1740162959,verilog,,D:/study/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_1/lab_1.srcs/sources_1/new/up_level.v,,divider,,,,,,,,
D:/study/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_1/lab_1.srcs/sources_1/new/up_level.v,1740162959,verilog,,D:/study/MIREA/InfAndCompTechnology/Bachelor/2 course/2 Term/CircuitDesign/lab_1/lab_1.srcs/sim_1/new/main.v,,up_level,,,,,,,,
