###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Oct 25 17:18:57 2024
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_repor...
###############################################################
Path 1: MET Setup Check with Pin U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/
\edge_count_reg[3] /CK 
Endpoint:   U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_count_reg[3] /SI 
(v) checked with  leading edge of 'DFTCLK'
Beginpoint: SI[1]                                                             
(v) triggered by  leading edge of 'DFTCLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.643
- Setup                         0.569
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.049
- Arrival Time                  4.109
= Slack Time                   16.940
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     + Drive Adjustment                   0.103
     = Beginpoint Arrival Time            4.103
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |   Arc   |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |         |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+---------+----------+-------+-------+---------+----------| 
     |                                                    | SI[1] v |          | 0.179 |       |   4.104 |   21.043 | 
     | U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_c | SI v    | SDFFRX1M | 0.179 | 0.006 |   4.109 |   21.049 | 
     | ount_reg[3]                                        |         |          |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |  -16.940 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -16.908 | 
     | scan_clk__L2_I0                                    | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.084 |  -16.855 | 
     | scan_clk__L3_I0                                    | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -16.804 | 
     | scan_clk__L4_I1                                    | A v -> Y v | CLKBUFX12M | 0.047 | 0.111 |   0.247 |  -16.693 | 
     | scan_clk__L5_I1                                    | A v -> Y v | CLKBUFX20M | 0.051 | 0.118 |   0.365 |  -16.574 | 
     | scan_clk__L6_I1                                    | A v -> Y v | CLKBUFX20M | 0.043 | 0.114 |   0.480 |  -16.460 | 
     | scan_clk__L7_I1                                    | A v -> Y v | CLKBUFX20M | 0.045 | 0.112 |   0.592 |  -16.348 | 
     | scan_clk__L8_I1                                    | A v -> Y v | CLKBUFX20M | 0.050 | 0.117 |   0.709 |  -16.231 | 
     | scan_clk__L9_I1                                    | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.827 |  -16.112 | 
     | scan_clk__L10_I1                                   | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.949 |  -15.990 | 
     | scan_clk__L11_I1                                   | A v -> Y v | CLKBUFX20M | 0.070 | 0.137 |   1.086 |  -15.853 | 
     | scan_clk__L12_I1                                   | A v -> Y ^ | CLKINVX32M | 0.051 | 0.054 |   1.141 |  -15.799 | 
     | scan_clk__L13_I0                                   | A ^ -> Y v | CLKINVX40M | 0.034 | 0.046 |   1.186 |  -15.753 | 
     | scan_clk__L14_I0                                   | A v -> Y ^ | CLKINVX32M | 0.024 | 0.030 |   1.217 |  -15.723 | 
     | DIV_RX_MUX/U1                                      | B ^ -> Y ^ | MX2X6M     | 0.113 | 0.183 |   1.399 |  -15.540 | 
     | O_CLK4__L1_I0                                      | A ^ -> Y ^ | BUFX20M    | 0.087 | 0.122 |   1.522 |  -15.418 | 
     | O_CLK4__L2_I0                                      | A ^ -> Y v | CLKINVX40M | 0.056 | 0.071 |   1.592 |  -15.347 | 
     | O_CLK4__L3_I0                                      | A v -> Y ^ | CLKINVX32M | 0.046 | 0.049 |   1.641 |  -15.298 | 
     | U9_UART_TOP/U1_UART_RX/U0_edge_bit_counter/\edge_c | CK ^       | SDFFRX1M   | 0.046 | 0.001 |   1.642 |  -15.297 | 
     | ount_reg[3]                                        |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[8][4] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[8][4] /SI (v) checked with  leading edge 
of 'DFTCLK'
Beginpoint: SI[0]                                (v) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.614
- Setup                         0.509
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.080
- Arrival Time                  4.049
= Slack Time                   17.031
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     + Drive Adjustment                   0.048
     = Beginpoint Arrival Time            4.048
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |             Instance             |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |         |           |       |       |  Time   |   Time   | 
     |----------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                  | SI[0] v |           | 0.091 |       |   4.048 |   21.079 | 
     | U11_REG_FILE/\REG_FILE_reg[8][4] | SI v    | SDFFRQX2M | 0.091 | 0.001 |   4.049 |   21.080 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -17.031 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -17.000 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.085 |  -16.947 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -16.895 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -16.862 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -16.767 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -16.665 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -16.561 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -16.459 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -16.353 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -16.247 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -16.138 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -16.060 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -15.843 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -15.696 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -15.622 | 
     | O_CLK1__L3_I0                    | A v -> Y ^ | CLKINVX40M | 0.065 | 0.068 |   1.477 |  -15.554 | 
     | O_CLK1__L4_I1                    | A ^ -> Y v | CLKINVX40M | 0.065 | 0.060 |   1.537 |  -15.494 | 
     | O_CLK1__L5_I3                    | A v -> Y ^ | CLKINVX40M | 0.068 | 0.069 |   1.606 |  -15.425 | 
     | U11_REG_FILE/\REG_FILE_reg[8][4] | CK ^       | SDFFRQX2M  | 0.068 | 0.007 |   1.614 |  -15.417 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U3_FIFO/U1/\SYNC_reg_reg[3][1] /CK 
Endpoint:   U3_FIFO/U1/\SYNC_reg_reg[3][1] /SI (v) checked with  leading edge 
of 'DFTCLK'
Beginpoint: SI[2]                              (v) triggered by  leading edge 
of 'DFTCLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.656
- Setup                         0.517
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.113
- Arrival Time                  4.067
= Slack Time                   17.046
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     + Drive Adjustment                   0.066
     = Beginpoint Arrival Time            4.066
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Instance            |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |         |           |       |       |  Time   |   Time   | 
     |--------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                                | SI[2] v |           | 0.116 |       |   4.066 |   21.112 | 
     | U3_FIFO/U1/\SYNC_reg_reg[3][1] | SI v    | SDFFRQX2M | 0.116 | 0.001 |   4.067 |   21.113 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |  -17.046 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -17.015 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.084 |  -16.962 | 
     | scan_clk__L3_I0                | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -16.911 | 
     | scan_clk__L4_I1                | A v -> Y v | CLKBUFX12M | 0.047 | 0.111 |   0.247 |  -16.799 | 
     | scan_clk__L5_I1                | A v -> Y v | CLKBUFX20M | 0.051 | 0.118 |   0.365 |  -16.681 | 
     | scan_clk__L6_I1                | A v -> Y v | CLKBUFX20M | 0.043 | 0.114 |   0.480 |  -16.567 | 
     | scan_clk__L7_I1                | A v -> Y v | CLKBUFX20M | 0.045 | 0.112 |   0.592 |  -16.455 | 
     | scan_clk__L8_I1                | A v -> Y v | CLKBUFX20M | 0.050 | 0.117 |   0.709 |  -16.338 | 
     | scan_clk__L9_I1                | A v -> Y v | CLKBUFX20M | 0.049 | 0.119 |   0.827 |  -16.219 | 
     | scan_clk__L10_I1               | A v -> Y v | CLKBUFX20M | 0.054 | 0.122 |   0.949 |  -16.097 | 
     | scan_clk__L11_I1               | A v -> Y v | CLKBUFX20M | 0.070 | 0.137 |   1.086 |  -15.960 | 
     | scan_clk__L12_I1               | A v -> Y ^ | CLKINVX32M | 0.051 | 0.054 |   1.141 |  -15.906 | 
     | scan_clk__L13_I0               | A ^ -> Y v | CLKINVX40M | 0.034 | 0.046 |   1.186 |  -15.860 | 
     | scan_clk__L14_I0               | A v -> Y ^ | CLKINVX32M | 0.024 | 0.030 |   1.217 |  -15.830 | 
     | DIV_TX_MUX/U1                  | B ^ -> Y ^ | MX2X6M     | 0.094 | 0.170 |   1.387 |  -15.660 | 
     | O_CLK3__L1_I0                  | A ^ -> Y ^ | BUFX16M    | 0.097 | 0.128 |   1.515 |  -15.532 | 
     | O_CLK3__L2_I0                  | A ^ -> Y v | CLKINVX40M | 0.085 | 0.084 |   1.598 |  -15.448 | 
     | O_CLK3__L3_I0                  | A v -> Y ^ | CLKINVX24M | 0.048 | 0.057 |   1.655 |  -15.391 | 
     | U3_FIFO/U1/\SYNC_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.048 | 0.001 |   1.656 |  -15.391 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_RST_SYNC1/\RST_REG_reg[0] /CK 
Endpoint:   U0_RST_SYNC1/\RST_REG_reg[0] /SI (v) checked with  leading edge of 
'DFTCLK'
Beginpoint: SI[3]                            (v) triggered by  leading edge of 
'DFTCLK'
Path Groups:  {inclkSrc2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          1.613
- Setup                         0.506
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.082
- Arrival Time                  4.034
= Slack Time                   17.049
     Clock Rise Edge                      0.000
     + Input Delay                        4.000
     + Drive Adjustment                   0.033
     = Beginpoint Arrival Time            4.033
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance           |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |         |           |       |       |  Time   |   Time   | 
     |------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                              | SI[3] v |           | 0.073 |       |   4.033 |   21.082 | 
     | U0_RST_SYNC1/\RST_REG_reg[0] | SI v    | SDFFRQX2M | 0.073 | 0.000 |   4.034 |   21.082 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -17.049 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -17.017 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.085 |  -16.964 | 
     | scan_clk__L3_I0              | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -16.913 | 
     | scan_clk__L4_I0              | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -16.880 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -16.785 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -16.683 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -16.579 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -16.477 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -16.371 | 
     | scan_clk__L10_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -16.265 | 
     | scan_clk__L11_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -16.156 | 
     | scan_clk__L12_I0             | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -16.078 | 
     | REF_CLK_MUX/U1               | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -15.861 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -15.714 | 
     | O_CLK1__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -15.640 | 
     | O_CLK1__L3_I1                | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -15.574 | 
     | O_CLK1__L4_I2                | A ^ -> Y v | CLKINVX40M | 0.067 | 0.065 |   1.540 |  -15.509 | 
     | O_CLK1__L5_I4                | A v -> Y ^ | CLKINVX40M | 0.066 | 0.069 |   1.610 |  -15.439 | 
     | U0_RST_SYNC1/\RST_REG_reg[0] | CK ^       | SDFFRQX2M  | 0.066 | 0.004 |   1.613 |  -15.436 | 
     +---------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[1] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.235
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.659
- Arrival Time                  2.146
= Slack Time                   17.513
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^ |           | 0.000 |       |   0.000 |   17.513 | 
     | GEN_RST1_MUX/U1         | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   18.244 | 
     | FE_OFC0_O_RST2          | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   18.841 | 
     | FE_OFC3_O_RST2          | A v -> Y ^ | CLKINVX8M | 1.122 | 0.776 |   2.105 |   19.617 | 
     | U12_ALU/\ALU_OUT_reg[1] | RN ^       | SDFFRQX2M | 1.122 | 0.042 |   2.146 |   19.659 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -17.513 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -17.512 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -17.449 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.121 |   0.184 |  -17.328 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.050 |   0.234 |  -17.278 | 
     | U12_ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX2M  | 0.049 | 0.001 |   0.235 |  -17.277 | 
     +---------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[2] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.235
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.659
- Arrival Time                  2.141
= Slack Time                   17.518
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^ |           | 0.000 |       |   0.000 |   17.518 | 
     | GEN_RST1_MUX/U1         | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   18.250 | 
     | FE_OFC0_O_RST2          | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   18.847 | 
     | FE_OFC2_O_RST2          | A v -> Y ^ | INVX6M    | 1.113 | 0.756 |   2.084 |   19.603 | 
     | U12_ALU/\ALU_OUT_reg[2] | RN ^       | SDFFRQX2M | 1.115 | 0.056 |   2.141 |   19.659 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -17.518 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -17.518 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -17.455 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.121 |   0.184 |  -17.334 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.050 |   0.234 |  -17.284 | 
     | U12_ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX2M  | 0.049 | 0.001 |   0.235 |  -17.283 | 
     +---------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[3] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.235
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.659
- Arrival Time                  2.137
= Slack Time                   17.522
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^ |           | 0.000 |       |   0.000 |   17.522 | 
     | GEN_RST1_MUX/U1         | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   18.254 | 
     | FE_OFC0_O_RST2          | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   18.851 | 
     | FE_OFC2_O_RST2          | A v -> Y ^ | INVX6M    | 1.113 | 0.756 |   2.084 |   19.607 | 
     | U12_ALU/\ALU_OUT_reg[3] | RN ^       | SDFFRQX2M | 1.115 | 0.053 |   2.137 |   19.659 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -17.522 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -17.522 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -17.459 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.121 |   0.184 |  -17.338 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.050 |   0.234 |  -17.288 | 
     | U12_ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M  | 0.049 | 0.001 |   0.235 |  -17.287 | 
     +---------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[7] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.235
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.659
- Arrival Time                  2.134
= Slack Time                   17.526
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^ |           | 0.000 |       |   0.000 |   17.526 | 
     | GEN_RST1_MUX/U1         | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   18.257 | 
     | FE_OFC0_O_RST2          | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   18.854 | 
     | FE_OFC2_O_RST2          | A v -> Y ^ | INVX6M    | 1.113 | 0.756 |   2.085 |   19.610 | 
     | U12_ALU/\ALU_OUT_reg[7] | RN ^       | SDFFRQX2M | 1.114 | 0.049 |   2.134 |   19.659 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -17.526 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -17.525 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -17.462 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.121 |   0.184 |  -17.342 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.050 |   0.234 |  -17.292 | 
     | U12_ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M  | 0.049 | 0.001 |   0.235 |  -17.291 | 
     +---------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[6] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.235
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.660
- Arrival Time                  2.134
= Slack Time                   17.526
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^ |           | 0.000 |       |   0.000 |   17.526 | 
     | GEN_RST1_MUX/U1         | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   18.258 | 
     | FE_OFC0_O_RST2          | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   18.854 | 
     | FE_OFC2_O_RST2          | A v -> Y ^ | INVX6M    | 1.113 | 0.756 |   2.085 |   19.611 | 
     | U12_ALU/\ALU_OUT_reg[6] | RN ^       | SDFFRQX2M | 1.114 | 0.049 |   2.134 |   19.660 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -17.526 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -17.526 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -17.462 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.121 |   0.184 |  -17.342 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.050 |   0.234 |  -17.292 | 
     | U12_ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M  | 0.049 | 0.001 |   0.235 |  -17.291 | 
     +---------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[4] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.235
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.660
- Arrival Time                  2.133
= Slack Time                   17.527
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^ |           | 0.000 |       |   0.000 |   17.527 | 
     | GEN_RST1_MUX/U1         | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   18.259 | 
     | FE_OFC0_O_RST2          | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   18.855 | 
     | FE_OFC2_O_RST2          | A v -> Y ^ | INVX6M    | 1.113 | 0.756 |   2.085 |   19.611 | 
     | U12_ALU/\ALU_OUT_reg[4] | RN ^       | SDFFRQX2M | 1.113 | 0.048 |   2.133 |   19.660 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -17.527 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -17.526 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -17.463 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.121 |   0.184 |  -17.343 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.050 |   0.234 |  -17.293 | 
     | U12_ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M  | 0.049 | 0.001 |   0.235 |  -17.292 | 
     +---------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[5] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.235
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.660
- Arrival Time                  2.133
= Slack Time                   17.527
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^ |           | 0.000 |       |   0.000 |   17.527 | 
     | GEN_RST1_MUX/U1         | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   18.259 | 
     | FE_OFC0_O_RST2          | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   18.855 | 
     | FE_OFC2_O_RST2          | A v -> Y ^ | INVX6M    | 1.113 | 0.756 |   2.085 |   19.611 | 
     | U12_ALU/\ALU_OUT_reg[5] | RN ^       | SDFFRQX2M | 1.113 | 0.048 |   2.133 |   19.660 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -17.527 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -17.526 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -17.463 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.121 |   0.184 |  -17.343 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.050 |   0.234 |  -17.293 | 
     | U12_ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M  | 0.049 | 0.001 |   0.235 |  -17.292 | 
     +---------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.236
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.660
- Arrival Time                  2.132
= Slack Time                   17.528
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   17.528 | 
     | GEN_RST1_MUX/U1          | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   18.259 | 
     | FE_OFC0_O_RST2           | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   18.856 | 
     | FE_OFC2_O_RST2           | A v -> Y ^ | INVX6M    | 1.113 | 0.756 |   2.084 |   19.612 | 
     | U12_ALU/\ALU_OUT_reg[12] | RN ^       | SDFFRQX2M | 1.113 | 0.048 |   2.132 |   19.660 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -17.528 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -17.527 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -17.464 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.121 |   0.184 |  -17.343 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.050 |   0.234 |  -17.294 | 
     | U12_ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M  | 0.049 | 0.002 |   0.236 |  -17.292 | 
     +---------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[8] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.236
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.660
- Arrival Time                  2.132
= Slack Time                   17.528
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^ |           | 0.000 |       |   0.000 |   17.528 | 
     | GEN_RST1_MUX/U1         | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   18.259 | 
     | FE_OFC0_O_RST2          | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   18.856 | 
     | FE_OFC2_O_RST2          | A v -> Y ^ | INVX6M    | 1.113 | 0.756 |   2.085 |   19.612 | 
     | U12_ALU/\ALU_OUT_reg[8] | RN ^       | SDFFRQX2M | 1.113 | 0.048 |   2.132 |   19.660 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -17.528 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -17.527 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -17.464 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.121 |   0.184 |  -17.344 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.050 |   0.234 |  -17.294 | 
     | U12_ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M  | 0.049 | 0.002 |   0.236 |  -17.292 | 
     +---------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[9] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.236
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.660
- Arrival Time                  2.132
= Slack Time                   17.528
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^ |           | 0.000 |       |   0.000 |   17.528 | 
     | GEN_RST1_MUX/U1         | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   18.259 | 
     | FE_OFC0_O_RST2          | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   18.856 | 
     | FE_OFC2_O_RST2          | A v -> Y ^ | INVX6M    | 1.113 | 0.756 |   2.085 |   19.612 | 
     | U12_ALU/\ALU_OUT_reg[9] | RN ^       | SDFFRQX2M | 1.113 | 0.048 |   2.132 |   19.660 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -17.528 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -17.527 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -17.464 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.121 |   0.184 |  -17.344 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.050 |   0.234 |  -17.294 | 
     | U12_ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M  | 0.049 | 0.002 |   0.236 |  -17.292 | 
     +---------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[10] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.236
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.660
- Arrival Time                  2.130
= Slack Time                   17.530
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   17.530 | 
     | GEN_RST1_MUX/U1          | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   18.262 | 
     | FE_OFC0_O_RST2           | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   18.859 | 
     | FE_OFC2_O_RST2           | A v -> Y ^ | INVX6M    | 1.113 | 0.756 |   2.084 |   19.615 | 
     | U12_ALU/\ALU_OUT_reg[10] | RN ^       | SDFFRQX2M | 1.113 | 0.045 |   2.130 |   19.660 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -17.530 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -17.530 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -17.467 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.121 |   0.184 |  -17.346 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.050 |   0.234 |  -17.296 | 
     | U12_ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M  | 0.049 | 0.002 |   0.236 |  -17.295 | 
     +---------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.236
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.660
- Arrival Time                  2.128
= Slack Time                   17.533
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   17.533 | 
     | GEN_RST1_MUX/U1          | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   18.264 | 
     | FE_OFC0_O_RST2           | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   18.861 | 
     | FE_OFC2_O_RST2           | A v -> Y ^ | INVX6M    | 1.113 | 0.756 |   2.084 |   19.617 | 
     | U12_ALU/\ALU_OUT_reg[13] | RN ^       | SDFFRQX2M | 1.113 | 0.043 |   2.128 |   19.660 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -17.533 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -17.532 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -17.469 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.121 |   0.184 |  -17.348 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.050 |   0.234 |  -17.299 | 
     | U12_ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M  | 0.049 | 0.002 |   0.236 |  -17.297 | 
     +---------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[11] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.236
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.660
- Arrival Time                  2.125
= Slack Time                   17.535
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   17.535 | 
     | GEN_RST1_MUX/U1          | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   18.267 | 
     | FE_OFC0_O_RST2           | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   18.864 | 
     | FE_OFC2_O_RST2           | A v -> Y ^ | INVX6M    | 1.113 | 0.756 |   2.085 |   19.620 | 
     | U12_ALU/\ALU_OUT_reg[11] | RN ^       | SDFFRQX2M | 1.113 | 0.041 |   2.125 |   19.660 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -17.535 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -17.535 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -17.472 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.121 |   0.184 |  -17.351 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.050 |   0.234 |  -17.301 | 
     | U12_ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M  | 0.049 | 0.002 |   0.236 |  -17.299 | 
     +---------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.236
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.661
- Arrival Time                  2.122
= Slack Time                   17.538
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   17.538 | 
     | GEN_RST1_MUX/U1          | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   18.270 | 
     | FE_OFC0_O_RST2           | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   18.867 | 
     | FE_OFC2_O_RST2           | A v -> Y ^ | INVX6M    | 1.113 | 0.756 |   2.085 |   19.623 | 
     | U12_ALU/\ALU_OUT_reg[15] | RN ^       | SDFFRQX2M | 1.113 | 0.038 |   2.122 |   19.661 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -17.538 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -17.538 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -17.475 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.121 |   0.184 |  -17.354 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.050 |   0.234 |  -17.304 | 
     | U12_ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M  | 0.049 | 0.002 |   0.236 |  -17.302 | 
     +---------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[0] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.235
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.659
- Arrival Time                  2.120
= Slack Time                   17.538
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | scan_rst ^ |           | 0.000 |       |   0.000 |   17.538 | 
     | GEN_RST1_MUX/U1         | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   18.270 | 
     | FE_OFC0_O_RST2          | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   18.867 | 
     | FE_OFC3_O_RST2          | A v -> Y ^ | CLKINVX8M | 1.122 | 0.776 |   2.105 |   19.643 | 
     | U12_ALU/\ALU_OUT_reg[0] | RN ^       | SDFFRQX2M | 1.122 | 0.016 |   2.120 |   19.659 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -17.538 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -17.538 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -17.475 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.121 |   0.184 |  -17.354 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.050 |   0.234 |  -17.304 | 
     | U12_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRQX2M  | 0.049 | 0.001 |   0.235 |  -17.303 | 
     +---------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U12_ALU/OUT_VALID_reg/CK 
Endpoint:   U12_ALU/OUT_VALID_reg/RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.236
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.660
- Arrival Time                  2.120
= Slack Time                   17.540
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                       |            |           |       |       |  Time   |   Time   | 
     |-----------------------+------------+-----------+-------+-------+---------+----------| 
     |                       | scan_rst ^ |           | 0.000 |       |   0.000 |   17.540 | 
     | GEN_RST1_MUX/U1       | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   18.272 | 
     | FE_OFC0_O_RST2        | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   18.869 | 
     | FE_OFC3_O_RST2        | A v -> Y ^ | CLKINVX8M | 1.122 | 0.776 |   2.105 |   19.645 | 
     | U12_ALU/OUT_VALID_reg | RN ^       | SDFFRQX2M | 1.122 | 0.015 |   2.120 |   19.660 | 
     +-------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -17.540 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -17.540 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -17.477 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.121 |   0.184 |  -17.356 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.050 |   0.234 |  -17.306 | 
     | U12_ALU/OUT_VALID_reg       | CK ^        | SDFFRQX2M  | 0.049 | 0.002 |   0.236 |  -17.304 | 
     +---------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U12_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U12_ALU/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.236
- Setup                         0.376
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.661
- Arrival Time                  2.116
= Slack Time                   17.544
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_rst ^ |           | 0.000 |       |   0.000 |   17.544 | 
     | GEN_RST1_MUX/U1          | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   18.276 | 
     | FE_OFC0_O_RST2           | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   18.873 | 
     | FE_OFC2_O_RST2           | A v -> Y ^ | INVX6M    | 1.113 | 0.756 |   2.085 |   19.629 | 
     | U12_ALU/\ALU_OUT_reg[14] | RN ^       | SDFFRQX2M | 1.113 | 0.032 |   2.116 |   19.661 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |             |            |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U13_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.100 |       |   0.000 |  -17.544 | 
     | U13_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |  -17.544 | 
     | ALU_CLK__L1_I0              | A ^ -> Y v  | CLKINVX6M  | 0.055 | 0.064 |   0.064 |  -17.481 | 
     | ALU_CLK__L2_I0              | A v -> Y v  | BUFX14M    | 0.054 | 0.121 |   0.184 |  -17.360 | 
     | ALU_CLK__L3_I0              | A v -> Y ^  | CLKINVX32M | 0.049 | 0.050 |   0.234 |  -17.310 | 
     | U12_ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M  | 0.049 | 0.002 |   0.236 |  -17.308 | 
     +---------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[1][3] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[1][3] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.609
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.211
- Arrival Time                  2.168
= Slack Time                   19.043
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   19.043 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   19.774 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   20.371 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.756 |   2.084 |   21.127 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[1][3] | RN ^       | SDFFRQX2M | 1.115 | 0.083 |   2.168 |   21.211 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -19.043 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -19.011 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.084 |  -18.958 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -18.907 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -18.874 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -18.779 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -18.677 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -18.573 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -18.470 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -18.364 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -18.258 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -18.150 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -18.072 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -17.855 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -17.708 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -17.633 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -17.567 | 
     | O_CLK1__L4_I2                     | A ^ -> Y v | CLKINVX40M | 0.067 | 0.065 |   1.540 |  -17.502 | 
     | O_CLK1__L5_I5                     | A v -> Y ^ | CLKINVX40M | 0.064 | 0.064 |   1.604 |  -17.438 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[1][3] | CK ^       | SDFFRQX2M  | 0.064 | 0.004 |   1.609 |  -17.434 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[3][0] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[3][0] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.611
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.214
- Arrival Time                  2.165
= Slack Time                   19.048
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   19.048 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   19.780 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   20.377 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.756 |   2.085 |   21.133 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][0] | RN ^       | SDFFRQX2M | 1.116 | 0.081 |   2.165 |   21.214 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -19.048 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -19.017 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.084 |  -18.964 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -18.913 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -18.879 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -18.785 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -18.683 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -18.579 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -18.476 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -18.370 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -18.264 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -18.155 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -18.078 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -17.860 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -17.714 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -17.639 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -17.573 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -17.505 | 
     | O_CLK1__L5_I6                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.064 |   1.607 |  -17.441 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][0] | CK ^       | SDFFRQX2M  | 0.067 | 0.004 |   1.611 |  -17.437 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U2_DATA_SYNC/enable_flop_reg/CK 
Endpoint:   U2_DATA_SYNC/enable_flop_reg/RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.607
- Setup                         0.374
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.208
- Arrival Time                  2.159
= Slack Time                   19.049
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   19.049 | 
     | GEN_RST1_MUX/U1              | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   19.781 | 
     | FE_OFC0_O_RST2               | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   20.377 | 
     | FE_OFC2_O_RST2               | A v -> Y ^ | INVX6M    | 1.113 | 0.756 |   2.084 |   21.133 | 
     | U2_DATA_SYNC/enable_flop_reg | RN ^       | SDFFRQX2M | 1.116 | 0.075 |   2.159 |   21.208 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |  -19.049 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -19.017 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.085 |  -18.964 | 
     | scan_clk__L3_I0              | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -18.913 | 
     | scan_clk__L4_I0              | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -18.880 | 
     | scan_clk__L5_I0              | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -18.785 | 
     | scan_clk__L6_I0              | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -18.683 | 
     | scan_clk__L7_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -18.579 | 
     | scan_clk__L8_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -18.477 | 
     | scan_clk__L9_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -18.371 | 
     | scan_clk__L10_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -18.265 | 
     | scan_clk__L11_I0             | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -18.156 | 
     | scan_clk__L12_I0             | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -18.078 | 
     | REF_CLK_MUX/U1               | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -17.861 | 
     | O_CLK1__L1_I0                | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -17.714 | 
     | O_CLK1__L2_I0                | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -17.640 | 
     | O_CLK1__L3_I1                | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -17.574 | 
     | O_CLK1__L4_I3                | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -17.506 | 
     | O_CLK1__L5_I7                | A v -> Y ^ | CLKINVX40M | 0.062 | 0.058 |   1.601 |  -17.448 | 
     | U2_DATA_SYNC/enable_flop_reg | CK ^       | SDFFRQX2M  | 0.062 | 0.005 |   1.607 |  -17.442 | 
     +---------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U2_DATA_SYNC/\sync_bus_reg[0] /CK 
Endpoint:   U2_DATA_SYNC/\sync_bus_reg[0] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.607
- Setup                         0.374
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.208
- Arrival Time                  2.159
= Slack Time                   19.049
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   19.049 | 
     | GEN_RST1_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   19.781 | 
     | FE_OFC0_O_RST2                | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   20.377 | 
     | FE_OFC2_O_RST2                | A v -> Y ^ | INVX6M    | 1.113 | 0.756 |   2.085 |   21.134 | 
     | U2_DATA_SYNC/\sync_bus_reg[0] | RN ^       | SDFFRQX2M | 1.116 | 0.075 |   2.159 |   21.208 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -19.049 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -19.017 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.085 |  -18.964 | 
     | scan_clk__L3_I0               | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -18.913 | 
     | scan_clk__L4_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -18.880 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -18.785 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -18.683 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -18.579 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -18.477 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -18.371 | 
     | scan_clk__L10_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -18.265 | 
     | scan_clk__L11_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -18.156 | 
     | scan_clk__L12_I0              | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -18.078 | 
     | REF_CLK_MUX/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -17.861 | 
     | O_CLK1__L1_I0                 | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -17.714 | 
     | O_CLK1__L2_I0                 | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -17.640 | 
     | O_CLK1__L3_I1                 | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -17.574 | 
     | O_CLK1__L4_I3                 | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -17.506 | 
     | O_CLK1__L5_I7                 | A v -> Y ^ | CLKINVX40M | 0.062 | 0.058 |   1.601 |  -17.448 | 
     | U2_DATA_SYNC/\sync_bus_reg[0] | CK ^       | SDFFRQX2M  | 0.062 | 0.006 |   1.607 |  -17.442 | 
     +----------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[4][3] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[4][3] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.612
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.215
- Arrival Time                  2.166
= Slack Time                   19.049
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   19.049 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   19.781 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   20.378 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.756 |   2.084 |   21.134 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[4][3] | RN ^       | SDFFRQX2M | 1.116 | 0.081 |   2.166 |   21.215 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -19.049 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -19.018 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.084 |  -18.965 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -18.913 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -18.880 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -18.785 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -18.683 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -18.579 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -18.477 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -18.371 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -18.265 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -18.156 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -18.078 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -17.861 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -17.714 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -17.640 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -17.574 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -17.506 | 
     | O_CLK1__L5_I6                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.064 |   1.607 |  -17.442 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[4][3] | CK ^       | SDFFRQX2M  | 0.067 | 0.005 |   1.612 |  -17.437 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U10_SYS_CTRL/\current_state_reg[1] /CK 
Endpoint:   U10_SYS_CTRL/\current_state_reg[1] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                               (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.607
- Setup                         0.374
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.208
- Arrival Time                  2.159
= Slack Time                   19.049
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |           |       |       |  Time   |   Time   | 
     |------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                    | scan_rst ^ |           | 0.000 |       |   0.000 |   19.049 | 
     | GEN_RST1_MUX/U1                    | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   19.781 | 
     | FE_OFC0_O_RST2                     | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   20.378 | 
     | FE_OFC2_O_RST2                     | A v -> Y ^ | INVX6M    | 1.113 | 0.756 |   2.084 |   21.134 | 
     | U10_SYS_CTRL/\current_state_reg[1] | RN ^       | SDFFRQX2M | 1.116 | 0.075 |   2.159 |   21.208 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                    |            |            |       |       |  Time   |   Time   | 
     |------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                    | scan_clk ^ |            | 0.000 |       |   0.000 |  -19.049 | 
     | scan_clk__L1_I0                    | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -19.018 | 
     | scan_clk__L2_I0                    | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.084 |  -18.965 | 
     | scan_clk__L3_I0                    | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -18.913 | 
     | scan_clk__L4_I0                    | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -18.880 | 
     | scan_clk__L5_I0                    | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -18.785 | 
     | scan_clk__L6_I0                    | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -18.683 | 
     | scan_clk__L7_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -18.580 | 
     | scan_clk__L8_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -18.477 | 
     | scan_clk__L9_I0                    | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -18.371 | 
     | scan_clk__L10_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -18.265 | 
     | scan_clk__L11_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -18.156 | 
     | scan_clk__L12_I0                   | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -18.078 | 
     | REF_CLK_MUX/U1                     | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -17.861 | 
     | O_CLK1__L1_I0                      | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -17.714 | 
     | O_CLK1__L2_I0                      | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -17.640 | 
     | O_CLK1__L3_I1                      | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -17.574 | 
     | O_CLK1__L4_I3                      | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -17.506 | 
     | O_CLK1__L5_I7                      | A v -> Y ^ | CLKINVX40M | 0.062 | 0.058 |   1.601 |  -17.448 | 
     | U10_SYS_CTRL/\current_state_reg[1] | CK ^       | SDFFRQX2M  | 0.062 | 0.006 |   1.607 |  -17.442 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[5][4] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[5][4] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.607
- Setup                         0.374
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.209
- Arrival Time                  2.159
= Slack Time                   19.050
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   19.050 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   19.781 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   20.378 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.756 |   2.084 |   21.134 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[5][4] | RN ^       | SDFFRQX2M | 1.116 | 0.074 |   2.159 |   21.209 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -19.050 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -19.018 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.085 |  -18.965 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -18.914 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -18.881 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -18.786 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -18.684 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -18.580 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -18.478 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -18.371 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -18.266 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -18.157 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -18.079 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -17.862 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -17.715 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -17.641 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -17.575 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -17.507 | 
     | O_CLK1__L5_I7                     | A v -> Y ^ | CLKINVX40M | 0.062 | 0.058 |   1.601 |  -17.449 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[5][4] | CK ^       | SDFFRQX2M  | 0.062 | 0.006 |   1.607 |  -17.443 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[2][2] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[2][2] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.609
- Setup                         0.397
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.187
- Arrival Time                  2.138
= Slack Time                   19.050
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   19.050 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   19.781 | 
     | FE_OFC0_O_RST2                   | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   20.378 | 
     | FE_OFC3_O_RST2                   | A v -> Y ^ | CLKINVX8M | 1.122 | 0.776 |   2.105 |   21.155 | 
     | U11_REG_FILE/\REG_FILE_reg[2][2] | RN ^       | SDFFSRX1M | 1.122 | 0.033 |   2.138 |   21.187 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -19.050 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -19.018 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.084 |  -18.965 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -18.914 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -18.881 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -18.786 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -18.684 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -18.580 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -18.478 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -18.372 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -18.266 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -18.157 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -18.079 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -17.862 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -17.715 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -17.641 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -17.575 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.065 |   1.540 |  -17.510 | 
     | O_CLK1__L5_I5                    | A v -> Y ^ | CLKINVX40M | 0.064 | 0.064 |   1.604 |  -17.445 | 
     | U11_REG_FILE/\REG_FILE_reg[2][2] | CK ^       | SDFFSRX1M  | 0.064 | 0.005 |   1.609 |  -17.441 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[5][2] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[5][2] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.607
- Setup                         0.374
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.209
- Arrival Time                  2.159
= Slack Time                   19.050
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   19.050 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   19.782 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   20.378 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.756 |   2.085 |   21.134 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[5][2] | RN ^       | SDFFRQX2M | 1.116 | 0.074 |   2.159 |   21.209 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -19.050 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -19.018 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.085 |  -18.965 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -18.914 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -18.881 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -18.786 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -18.684 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -18.580 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -18.478 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -18.372 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -18.266 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -18.157 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -18.079 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -17.862 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -17.715 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -17.641 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -17.575 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -17.507 | 
     | O_CLK1__L5_I7                     | A v -> Y ^ | CLKINVX40M | 0.062 | 0.058 |   1.601 |  -17.449 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[5][2] | CK ^       | SDFFRQX2M  | 0.062 | 0.006 |   1.607 |  -17.443 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[5][3] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[5][3] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.607
- Setup                         0.374
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.208
- Arrival Time                  2.159
= Slack Time                   19.050
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   19.050 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   19.782 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   20.378 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.756 |   2.085 |   21.135 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[5][3] | RN ^       | SDFFRQX2M | 1.116 | 0.074 |   2.159 |   21.208 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -19.050 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -19.018 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.085 |  -18.965 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -18.914 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -18.881 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -18.786 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -18.684 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -18.580 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -18.478 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -18.372 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -18.266 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -18.157 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -18.079 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -17.862 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -17.715 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -17.641 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -17.575 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -17.507 | 
     | O_CLK1__L5_I7                     | A v -> Y ^ | CLKINVX40M | 0.062 | 0.058 |   1.601 |  -17.449 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[5][3] | CK ^       | SDFFRQX2M  | 0.062 | 0.006 |   1.607 |  -17.443 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[2][6] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[2][6] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.609
- Setup                         0.397
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.188
- Arrival Time                  2.137
= Slack Time                   19.050
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   19.050 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   19.782 | 
     | FE_OFC0_O_RST2                   | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   20.379 | 
     | FE_OFC3_O_RST2                   | A v -> Y ^ | CLKINVX8M | 1.122 | 0.776 |   2.105 |   21.155 | 
     | U11_REG_FILE/\REG_FILE_reg[2][6] | RN ^       | SDFFSRX1M | 1.122 | 0.032 |   2.137 |   21.188 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -19.050 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -19.019 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.084 |  -18.966 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -18.915 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -18.881 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -18.787 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -18.685 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -18.581 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -18.478 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -18.372 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -18.266 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -18.157 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -18.080 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -17.862 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -17.716 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -17.641 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -17.575 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.065 |   1.540 |  -17.510 | 
     | O_CLK1__L5_I5                    | A v -> Y ^ | CLKINVX40M | 0.064 | 0.064 |   1.604 |  -17.446 | 
     | U11_REG_FILE/\REG_FILE_reg[2][6] | CK ^       | SDFFSRX1M  | 0.064 | 0.005 |   1.609 |  -17.441 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[3][1] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[3][1] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.613
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.216
- Arrival Time                  2.165
= Slack Time                   19.050
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   19.050 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   19.782 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   20.379 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.756 |   2.084 |   21.135 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][1] | RN ^       | SDFFRQX2M | 1.116 | 0.081 |   2.165 |   21.216 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -19.050 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -19.019 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.085 |  -18.966 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -18.915 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -18.881 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -18.787 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -18.685 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -18.581 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -18.478 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -18.372 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -18.266 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -18.157 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -18.080 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -17.862 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -17.716 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -17.641 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -17.575 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -17.507 | 
     | O_CLK1__L5_I6                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.064 |   1.607 |  -17.443 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][1] | CK ^       | SDFFRQX2M  | 0.067 | 0.006 |   1.613 |  -17.437 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[2][3] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[2][3] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.615
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.218
- Arrival Time                  2.167
= Slack Time                   19.050
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   19.050 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   19.782 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   20.379 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.756 |   2.084 |   21.135 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][3] | RN ^       | SDFFRQX2M | 1.116 | 0.083 |   2.167 |   21.218 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -19.051 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -19.019 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.084 |  -18.966 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -18.915 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -18.881 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -18.787 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -18.685 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -18.581 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -18.478 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -18.372 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -18.266 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -18.157 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -18.080 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -17.863 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -17.716 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -17.641 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -17.575 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -17.508 | 
     | O_CLK1__L5_I6                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.064 |   1.607 |  -17.444 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][3] | CK ^       | SDFFRQX2M  | 0.067 | 0.008 |   1.615 |  -17.435 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[2][5] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[2][5] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.615
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.217
- Arrival Time                  2.166
= Slack Time                   19.051
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   19.051 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   19.782 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   20.379 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.756 |   2.084 |   21.135 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][5] | RN ^       | SDFFRQX2M | 1.116 | 0.082 |   2.166 |   21.217 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -19.051 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -19.019 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.084 |  -18.966 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -18.915 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -18.882 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -18.787 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -18.685 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -18.581 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -18.479 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -18.372 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -18.267 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -18.158 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -18.080 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -17.863 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -17.716 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -17.642 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -17.575 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -17.508 | 
     | O_CLK1__L5_I6                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.064 |   1.607 |  -17.444 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][5] | CK ^       | SDFFRQX2M  | 0.067 | 0.008 |   1.615 |  -17.436 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[4][4] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[4][4] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.611
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.213
- Arrival Time                  2.163
= Slack Time                   19.051
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   19.051 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   19.782 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   20.379 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.756 |   2.084 |   21.135 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[4][4] | RN ^       | SDFFRQX2M | 1.116 | 0.078 |   2.163 |   21.213 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -19.051 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -19.019 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.084 |  -18.966 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -18.915 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -18.882 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -18.787 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -18.685 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -18.581 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -18.479 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -18.372 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -18.267 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -18.158 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -18.080 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -17.863 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -17.716 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -17.642 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -17.575 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -17.508 | 
     | O_CLK1__L5_I6                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.064 |   1.607 |  -17.444 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[4][4] | CK ^       | SDFFRQX2M  | 0.067 | 0.004 |   1.611 |  -17.440 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[2][7] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[2][7] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.615
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.217
- Arrival Time                  2.166
= Slack Time                   19.051
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   19.051 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   19.782 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   20.379 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.756 |   2.084 |   21.135 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][7] | RN ^       | SDFFRQX2M | 1.116 | 0.082 |   2.166 |   21.217 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -19.051 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -19.019 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.085 |  -18.966 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -18.915 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -18.882 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -18.787 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -18.685 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -18.581 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -18.479 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -18.372 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -18.267 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -18.158 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -18.080 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -17.863 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -17.716 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -17.642 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -17.576 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -17.508 | 
     | O_CLK1__L5_I6                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.064 |   1.607 |  -17.444 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][7] | CK ^       | SDFFRQX2M  | 0.067 | 0.007 |   1.615 |  -17.436 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[3][2] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[3][2] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.614
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.216
- Arrival Time                  2.166
= Slack Time                   19.051
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   19.051 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   19.782 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   20.379 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.756 |   2.084 |   21.135 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][2] | RN ^       | SDFFRQX2M | 1.116 | 0.081 |   2.166 |   21.216 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -19.051 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -19.019 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.085 |  -18.966 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -18.915 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -18.882 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -18.787 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -18.685 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -18.581 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -18.479 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -18.372 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -18.267 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -18.158 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -18.080 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -17.863 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -17.716 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -17.642 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -17.576 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -17.508 | 
     | O_CLK1__L5_I6                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.064 |   1.607 |  -17.444 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][2] | CK ^       | SDFFRQX2M  | 0.067 | 0.007 |   1.614 |  -17.437 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U11_REG_FILE/\REG_FILE_reg[1][2] /CK 
Endpoint:   U11_REG_FILE/\REG_FILE_reg[1][2] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                             (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.610
- Setup                         0.397
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.188
- Arrival Time                  2.137
= Slack Time                   19.051
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |           |       |       |  Time   |   Time   | 
     |----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                  | scan_rst ^ |           | 0.000 |       |   0.000 |   19.051 | 
     | GEN_RST1_MUX/U1                  | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   19.782 | 
     | FE_OFC0_O_RST2                   | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   20.379 | 
     | FE_OFC3_O_RST2                   | A v -> Y ^ | CLKINVX8M | 1.122 | 0.776 |   2.105 |   21.156 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2] | RN ^       | SDFFSRX1M | 1.122 | 0.032 |   2.137 |   21.188 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                  |            |            |       |       |  Time   |   Time   | 
     |----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                  | scan_clk ^ |            | 0.000 |       |   0.000 |  -19.051 | 
     | scan_clk__L1_I0                  | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -19.019 | 
     | scan_clk__L2_I0                  | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.084 |  -18.966 | 
     | scan_clk__L3_I0                  | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -18.915 | 
     | scan_clk__L4_I0                  | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -18.882 | 
     | scan_clk__L5_I0                  | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -18.787 | 
     | scan_clk__L6_I0                  | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -18.685 | 
     | scan_clk__L7_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -18.581 | 
     | scan_clk__L8_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -18.479 | 
     | scan_clk__L9_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -18.373 | 
     | scan_clk__L10_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -18.267 | 
     | scan_clk__L11_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -18.158 | 
     | scan_clk__L12_I0                 | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -18.080 | 
     | REF_CLK_MUX/U1                   | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -17.863 | 
     | O_CLK1__L1_I0                    | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -17.716 | 
     | O_CLK1__L2_I0                    | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -17.642 | 
     | O_CLK1__L3_I1                    | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -17.576 | 
     | O_CLK1__L4_I2                    | A ^ -> Y v | CLKINVX40M | 0.067 | 0.065 |   1.540 |  -17.511 | 
     | O_CLK1__L5_I5                    | A v -> Y ^ | CLKINVX40M | 0.064 | 0.064 |   1.604 |  -17.446 | 
     | U11_REG_FILE/\REG_FILE_reg[1][2] | CK ^       | SDFFSRX1M  | 0.064 | 0.005 |   1.610 |  -17.441 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U2_DATA_SYNC/\sync_bus_reg[7] /CK 
Endpoint:   U2_DATA_SYNC/\sync_bus_reg[7] /RN (^) checked with  leading edge of 
'DFTCLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.608
- Setup                         0.374
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.209
- Arrival Time                  2.158
= Slack Time                   19.051
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   19.051 | 
     | GEN_RST1_MUX/U1               | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   19.783 | 
     | FE_OFC0_O_RST2                | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   20.379 | 
     | FE_OFC2_O_RST2                | A v -> Y ^ | INVX6M    | 1.113 | 0.756 |   2.084 |   21.135 | 
     | U2_DATA_SYNC/\sync_bus_reg[7] | RN ^       | SDFFRQX2M | 1.116 | 0.074 |   2.158 |   21.209 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |            |       |       |  Time   |   Time   | 
     |-------------------------------+------------+------------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |            | 0.000 |       |   0.000 |  -19.051 | 
     | scan_clk__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -19.019 | 
     | scan_clk__L2_I0               | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.084 |  -18.966 | 
     | scan_clk__L3_I0               | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -18.915 | 
     | scan_clk__L4_I0               | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -18.882 | 
     | scan_clk__L5_I0               | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -18.787 | 
     | scan_clk__L6_I0               | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -18.685 | 
     | scan_clk__L7_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -18.581 | 
     | scan_clk__L8_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -18.479 | 
     | scan_clk__L9_I0               | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -18.373 | 
     | scan_clk__L10_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -18.267 | 
     | scan_clk__L11_I0              | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -18.158 | 
     | scan_clk__L12_I0              | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -18.080 | 
     | REF_CLK_MUX/U1                | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -17.863 | 
     | O_CLK1__L1_I0                 | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -17.716 | 
     | O_CLK1__L2_I0                 | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -17.642 | 
     | O_CLK1__L3_I1                 | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -17.576 | 
     | O_CLK1__L4_I3                 | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -17.508 | 
     | O_CLK1__L5_I7                 | A v -> Y ^ | CLKINVX40M | 0.062 | 0.058 |   1.601 |  -17.450 | 
     | U2_DATA_SYNC/\sync_bus_reg[7] | CK ^       | SDFFRQX2M  | 0.062 | 0.007 |   1.608 |  -17.443 | 
     +----------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[2][6] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[2][6] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.615
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.217
- Arrival Time                  2.166
= Slack Time                   19.051
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   19.051 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   19.783 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   20.379 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.756 |   2.084 |   21.135 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][6] | RN ^       | SDFFRQX2M | 1.116 | 0.082 |   2.166 |   21.217 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -19.051 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -19.019 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.084 |  -18.967 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -18.915 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -18.882 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -18.787 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -18.685 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -18.581 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -18.479 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -18.373 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -18.267 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -18.158 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -18.080 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -17.863 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -17.716 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -17.642 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -17.576 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -17.508 | 
     | O_CLK1__L5_I6                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.064 |   1.607 |  -17.444 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][6] | CK ^       | SDFFRQX2M  | 0.067 | 0.008 |   1.615 |  -17.436 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[3][6] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[3][6] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.615
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.218
- Arrival Time                  2.167
= Slack Time                   19.051
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   19.051 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   19.783 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   20.379 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.756 |   2.084 |   21.135 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][6] | RN ^       | SDFFRQX2M | 1.116 | 0.082 |   2.167 |   21.218 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -19.051 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -19.019 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.084 |  -18.967 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -18.915 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -18.882 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -18.787 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -18.685 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -18.581 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -18.479 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -18.373 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -18.267 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -18.158 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -18.080 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -17.863 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -17.716 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -17.642 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -17.576 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -17.508 | 
     | O_CLK1__L5_I6                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.064 |   1.607 |  -17.444 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][6] | CK ^       | SDFFRQX2M  | 0.067 | 0.008 |   1.615 |  -17.436 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[2][1] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[2][1] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.616
- Setup                         0.372
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.219
- Arrival Time                  2.168
= Slack Time                   19.051
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   19.051 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   19.783 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   20.379 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.756 |   2.085 |   21.136 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][1] | RN ^       | SDFFRQX2M | 1.115 | 0.083 |   2.168 |   21.219 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -19.051 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -19.019 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.084 |  -18.967 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -18.915 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -18.882 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -18.787 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -18.685 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -18.581 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -18.479 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -18.373 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -18.267 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -18.158 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -18.080 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -17.863 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -17.716 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -17.642 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -17.576 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -17.508 | 
     | O_CLK1__L5_I6                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.064 |   1.607 |  -17.444 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][1] | CK ^       | SDFFRQX2M  | 0.067 | 0.009 |   1.616 |  -17.435 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[3][4] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[3][4] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.615
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.218
- Arrival Time                  2.167
= Slack Time                   19.051
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   19.051 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   19.783 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   20.379 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.756 |   2.084 |   21.136 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][4] | RN ^       | SDFFRQX2M | 1.116 | 0.082 |   2.167 |   21.218 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -19.051 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -19.020 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.084 |  -18.967 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -18.915 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -18.882 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -18.787 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -18.685 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -18.581 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -18.479 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -18.373 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -18.267 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -18.158 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -18.080 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -17.863 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -17.716 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -17.642 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -17.576 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -17.508 | 
     | O_CLK1__L5_I6                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.064 |   1.607 |  -17.444 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][4] | CK ^       | SDFFRQX2M  | 0.067 | 0.008 |   1.615 |  -17.436 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[2][0] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[2][0] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.616
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.219
- Arrival Time                  2.167
= Slack Time                   19.051
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   19.051 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   19.783 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   20.379 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.756 |   2.084 |   21.136 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][0] | RN ^       | SDFFRQX2M | 1.116 | 0.083 |   2.167 |   21.219 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -19.051 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -19.020 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.084 |  -18.967 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -18.915 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -18.882 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -18.787 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -18.685 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -18.581 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -18.479 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -18.373 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -18.267 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -18.158 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -18.080 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -17.863 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -17.716 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -17.642 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -17.576 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -17.508 | 
     | O_CLK1__L5_I6                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.064 |   1.607 |  -17.444 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][0] | CK ^       | SDFFRQX2M  | 0.067 | 0.009 |   1.616 |  -17.435 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[2][4] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[2][4] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.615
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.218
- Arrival Time                  2.166
= Slack Time                   19.051
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   19.051 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   19.783 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   20.380 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.756 |   2.084 |   21.136 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][4] | RN ^       | SDFFRQX2M | 1.116 | 0.082 |   2.166 |   21.218 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -19.051 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -19.020 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.084 |  -18.967 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -18.916 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -18.882 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -18.788 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -18.686 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -18.582 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -18.479 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -18.373 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -18.267 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -18.158 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -18.081 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -17.863 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -17.717 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -17.642 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -17.576 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -17.508 | 
     | O_CLK1__L5_I6                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.064 |   1.607 |  -17.444 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][4] | CK ^       | SDFFRQX2M  | 0.067 | 0.008 |   1.615 |  -17.436 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[3][5] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[3][5] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.615
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.218
- Arrival Time                  2.166
= Slack Time                   19.051
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   19.051 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   19.783 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   20.380 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.756 |   2.084 |   21.136 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][5] | RN ^       | SDFFRQX2M | 1.116 | 0.082 |   2.166 |   21.218 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -19.051 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -19.020 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.084 |  -18.967 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -18.916 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -18.882 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -18.788 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -18.686 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -18.582 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -18.479 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -18.373 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -18.267 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -18.158 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -18.081 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -17.863 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -17.717 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -17.642 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -17.576 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -17.508 | 
     | O_CLK1__L5_I6                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.064 |   1.607 |  -17.444 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][5] | CK ^       | SDFFRQX2M  | 0.067 | 0.008 |   1.615 |  -17.436 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[3][3] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[3][3] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.615
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.217
- Arrival Time                  2.166
= Slack Time                   19.051
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   19.051 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   19.783 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   20.380 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.756 |   2.084 |   21.136 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][3] | RN ^       | SDFFRQX2M | 1.116 | 0.081 |   2.166 |   21.217 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -19.051 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -19.020 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.085 |  -18.967 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -18.916 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -18.882 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -18.788 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -18.686 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -18.582 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -18.479 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -18.373 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -18.267 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -18.158 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -18.081 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -17.863 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -17.717 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -17.642 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -17.576 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -17.508 | 
     | O_CLK1__L5_I6                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.064 |   1.607 |  -17.444 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[3][3] | CK ^       | SDFFRQX2M  | 0.067 | 0.008 |   1.615 |  -17.437 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U2_DATA_SYNC/\sync_flops_reg[1] /CK 
Endpoint:   U2_DATA_SYNC/\sync_flops_reg[1] /RN (^) checked with  leading edge 
of 'DFTCLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.608
- Setup                         0.374
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.210
- Arrival Time                  2.158
= Slack Time                   19.051
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   19.051 | 
     | GEN_RST1_MUX/U1                 | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   19.783 | 
     | FE_OFC0_O_RST2                  | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   20.380 | 
     | FE_OFC2_O_RST2                  | A v -> Y ^ | INVX6M    | 1.113 | 0.756 |   2.084 |   21.136 | 
     | U2_DATA_SYNC/\sync_flops_reg[1] | RN ^       | SDFFRQX2M | 1.116 | 0.074 |   2.158 |   21.210 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |  -19.051 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -19.020 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.084 |  -18.967 | 
     | scan_clk__L3_I0                 | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -18.916 | 
     | scan_clk__L4_I0                 | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -18.882 | 
     | scan_clk__L5_I0                 | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -18.788 | 
     | scan_clk__L6_I0                 | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -18.686 | 
     | scan_clk__L7_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -18.582 | 
     | scan_clk__L8_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -18.479 | 
     | scan_clk__L9_I0                 | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -18.373 | 
     | scan_clk__L10_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -18.267 | 
     | scan_clk__L11_I0                | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -18.158 | 
     | scan_clk__L12_I0                | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -18.081 | 
     | REF_CLK_MUX/U1                  | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -17.863 | 
     | O_CLK1__L1_I0                   | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -17.717 | 
     | O_CLK1__L2_I0                   | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -17.642 | 
     | O_CLK1__L3_I1                   | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -17.576 | 
     | O_CLK1__L4_I3                   | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -17.509 | 
     | O_CLK1__L5_I7                   | A v -> Y ^ | CLKINVX40M | 0.062 | 0.058 |   1.601 |  -17.450 | 
     | U2_DATA_SYNC/\sync_flops_reg[1] | CK ^       | SDFFRQX2M  | 0.062 | 0.007 |   1.608 |  -17.443 | 
     +------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U3_FIFO/U0/\FIFO_Memory_reg[2][2] /CK 
Endpoint:   U3_FIFO/U0/\FIFO_Memory_reg[2][2] /RN (^) checked with  leading 
edge of 'DFTCLK'
Beginpoint: scan_rst                              (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          1.616
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.025
= Required Time                21.218
- Arrival Time                  2.167
= Slack Time                   19.052
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |           |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                   | scan_rst ^ |           | 0.000 |       |   0.000 |   19.052 | 
     | GEN_RST1_MUX/U1                   | B ^ -> Y ^ | MX2X6M    | 1.141 | 0.732 |   0.732 |   19.783 | 
     | FE_OFC0_O_RST2                    | A ^ -> Y v | CLKINVX1M | 0.603 | 0.597 |   1.328 |   20.380 | 
     | FE_OFC2_O_RST2                    | A v -> Y ^ | INVX6M    | 1.113 | 0.756 |   2.085 |   21.136 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][2] | RN ^       | SDFFRQX2M | 1.116 | 0.082 |   2.167 |   21.218 | 
     +-------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |            |            |       |       |  Time   |   Time   | 
     |-----------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                   | scan_clk ^ |            | 0.000 |       |   0.000 |  -19.052 | 
     | scan_clk__L1_I0                   | A ^ -> Y v | CLKINVX40M | 0.038 | 0.032 |   0.032 |  -19.020 | 
     | scan_clk__L2_I0                   | A v -> Y ^ | CLKINVX32M | 0.054 | 0.053 |   0.084 |  -18.967 | 
     | scan_clk__L3_I0                   | A ^ -> Y v | CLKINVX40M | 0.042 | 0.051 |   0.136 |  -18.916 | 
     | scan_clk__L4_I0                   | A v -> Y ^ | CLKINVX40M | 0.024 | 0.033 |   0.169 |  -18.882 | 
     | scan_clk__L5_I0                   | A ^ -> Y ^ | CLKBUFX32M | 0.045 | 0.095 |   0.264 |  -18.788 | 
     | scan_clk__L6_I0                   | A ^ -> Y ^ | CLKBUFX40M | 0.047 | 0.102 |   0.366 |  -18.686 | 
     | scan_clk__L7_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.045 | 0.104 |   0.470 |  -18.582 | 
     | scan_clk__L8_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.046 | 0.102 |   0.572 |  -18.479 | 
     | scan_clk__L9_I0                   | A ^ -> Y ^ | CLKBUFX24M | 0.050 | 0.106 |   0.678 |  -18.373 | 
     | scan_clk__L10_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.047 | 0.106 |   0.784 |  -18.267 | 
     | scan_clk__L11_I0                  | A ^ -> Y ^ | CLKBUFX24M | 0.053 | 0.109 |   0.893 |  -18.158 | 
     | scan_clk__L12_I0                  | A ^ -> Y ^ | BUFX24M    | 0.037 | 0.078 |   0.971 |  -18.081 | 
     | REF_CLK_MUX/U1                    | B ^ -> Y ^ | MX2X6M     | 0.166 | 0.217 |   1.188 |  -17.864 | 
     | O_CLK1__L1_I0                     | A ^ -> Y ^ | BUFX14M    | 0.101 | 0.147 |   1.335 |  -17.717 | 
     | O_CLK1__L2_I0                     | A ^ -> Y v | CLKINVX40M | 0.068 | 0.074 |   1.409 |  -17.642 | 
     | O_CLK1__L3_I1                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.066 |   1.475 |  -17.576 | 
     | O_CLK1__L4_I3                     | A ^ -> Y v | CLKINVX40M | 0.065 | 0.068 |   1.543 |  -17.509 | 
     | O_CLK1__L5_I6                     | A v -> Y ^ | CLKINVX40M | 0.067 | 0.064 |   1.607 |  -17.444 | 
     | U3_FIFO/U0/\FIFO_Memory_reg[2][2] | CK ^       | SDFFRQX2M  | 0.067 | 0.009 |   1.616 |  -17.436 | 
     +--------------------------------------------------------------------------------------------------+ 

