<html><body><samp><pre>
<!@TC:1491487165>
#Build: Synplify Pro J-2015.03M-SP1-2, Build 266R, Dec 14 2015
#install: C:\Microsemi\Libero_SoC_v11.7\Synplify
#OS: Windows 8 6.2
#Hostname: EECS373-08

#Implementation: synthesis

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp201503sp1p1, Build 240R, built Dec  1 2015</a>
@N: : <!@TM:1491487168> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

<a name=compilerReport2></a>Synopsys Verilog Compiler, version comp201503sp1p1, Build 240R, built Dec  1 2015</a>
@N: : <!@TM:1491487168> | Running in 64-bit mode 
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\proasic\smartfusion.v"
@I::"C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\vlog\hypermods.v"
@I::"C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\vlog\umr_capim.v"
@I::"C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\vlog\scemi_objects.v"
@I::"C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\vlog\scemi_pipes.svh"
@I::"N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v"
@I::"N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\work\N64_controller_iter_4_MSS\mss_tshell.v"
@I::"N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\work\N64_controller_iter_4_MSS\MSS_CCC_0\N64_controller_iter_4_MSS_tmp_MSS_CCC_0_MSS_CCC.v"
@I::"N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\work\N64_controller_iter_4_MSS\N64_controller_iter_4_MSS.v"
@I::"N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\hdl\controller_interface.v"
@I::"N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v"
@I::"N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v"
@I::"N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v"
@I::"N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\work\N64_controller_iter_4\N64_controller_iter_4.v"
Verilog syntax check successful!
File N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\hdl\controller_interface.v changed - recompiling
File N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\work\N64_controller_iter_4\N64_controller_iter_4.v changed - recompiling
Selecting top level module N64_controller_iter_4
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\hdl\controller_interface.v:2:7:2:27:@N:CG364:@XP_MSG">controller_interface.v(2)</a><!@TM:1491487168> | Synthesizing module controller_interface

	IDLE=32'b00000000000000000000000000000000
	INIT_BIT_SEND=32'b00000000000000000000000000000001
	SEND_N64_BIT=32'b00000000000000000000000000000010
	UPDATE_N64_BIT_COUNT=32'b00000000000000000000000000000011
	INIT_BIT_RECEIVE=32'b00000000000000000000000000000100
	RECEIVE_BIT=32'b00000000000000000000000000000101
	UPDATE_N64_BIT_RECEIVED_COUNT=32'b00000000000000000000000000000110
	WAITE=32'b00000000000000000000000000000111
   Generated name = controller_interface_0s_1s_2s_3s_4s_5s_6s_7s

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\hdl\controller_interface.v:13:16:13:22:@W:CG360:@XP_MSG">controller_interface.v(13)</a><!@TM:1491487168> | No assignment to wire PREADY</font>

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\hdl\controller_interface.v:14:16:14:23:@W:CG360:@XP_MSG">controller_interface.v(14)</a><!@TM:1491487168> | No assignment to wire PSLVERR</font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\hdl\controller_interface.v:193:0:193:6:@W:CL169:@XP_MSG">controller_interface.v(193)</a><!@TM:1491487168> | Pruning register temp_global_count[31:0] </font>

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\hdl\controller_interface.v:193:0:193:6:@W:CL169:@XP_MSG">controller_interface.v(193)</a><!@TM:1491487168> | Pruning register temp </font>

<font color=#A52A2A>@W:<a href="@W:CG775:@XP_HELP">CG775</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:31:7:31:15:@W:CG775:@XP_MSG">coreapb3.v(31)</a><!@TM:1491487168> | Found Component CoreAPB3 in library COREAPB3_LIB</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v:30:7:30:24:@N:CG364:@XP_MSG">coreapb3_muxptob3.v(30)</a><!@TM:1491487168> | Synthesizing module COREAPB3_MUXPTOB3

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:31:7:31:15:@N:CG364:@XP_MSG">coreapb3.v(31)</a><!@TM:1491487168> | Synthesizing module CoreAPB3

	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b0
	APBSLOT2ENABLE=1'b0
	APBSLOT3ENABLE=1'b0
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	MADDR_BITS=6'b001100
	UPR_NIBBLE_POSN=4'b0010
	FAMILY=32'b00000000000000000000000000010010
	SYNC_RESET=32'b00000000000000000000000000000000
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000001
	SL1=16'b0000000000000000
	SL2=16'b0000000000000000
	SL3=16'b0000000000000000
	SL4=16'b0000000000000000
	SL5=16'b0000000000000000
	SL6=16'b0000000000000000
	SL7=16'b0000000000000000
	SL8=16'b0000000000000000
	SL9=16'b0000000000000000
	SL10=16'b0000000000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b0000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = CoreAPB3_Z1

<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:244:12:244:21:@W:CG360:@XP_MSG">coreapb3.v(244)</a><!@TM:1491487168> | No assignment to wire IA_PRDATA</font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\work\N64_controller_iter_4_MSS\mss_tshell.v:1:7:1:14:@N:CG364:@XP_MSG">mss_tshell.v(1)</a><!@TM:1491487168> | Synthesizing module MSS_APB

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v:151:7:151:14:@N:CG364:@XP_MSG">mss_comps.v(151)</a><!@TM:1491487168> | Synthesizing module MSS_CCC

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\proasic\smartfusion.v:2620:7:2620:12:@N:CG364:@XP_MSG">smartfusion.v(2620)</a><!@TM:1491487168> | Synthesizing module RCOSC

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\proasic\smartfusion.v:1141:7:1141:10:@N:CG364:@XP_MSG">smartfusion.v(1141)</a><!@TM:1491487168> | Synthesizing module GND

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Microsemi\Libero_SoC_v11.7\Synplify\lib\proasic\smartfusion.v:1868:7:1868:10:@N:CG364:@XP_MSG">smartfusion.v(1868)</a><!@TM:1491487168> | Synthesizing module VCC

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\work\N64_controller_iter_4_MSS\MSS_CCC_0\N64_controller_iter_4_MSS_tmp_MSS_CCC_0_MSS_CCC.v:5:7:5:54:@N:CG364:@XP_MSG">N64_controller_iter_4_MSS_tmp_MSS_CCC_0_MSS_CCC.v(5)</a><!@TM:1491487168> | Synthesizing module N64_controller_iter_4_MSS_tmp_MSS_CCC_0_MSS_CCC

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v:23:7:23:16:@N:CG364:@XP_MSG">mss_comps.v(23)</a><!@TM:1491487168> | Synthesizing module INBUF_MSS

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\SmartFusionMSS\MSS\2.5.200\mss_comps.v:37:7:37:17:@N:CG364:@XP_MSG">mss_comps.v(37)</a><!@TM:1491487168> | Synthesizing module OUTBUF_MSS

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\work\N64_controller_iter_4_MSS\N64_controller_iter_4_MSS.v:9:7:9:32:@N:CG364:@XP_MSG">N64_controller_iter_4_MSS.v(9)</a><!@TM:1491487168> | Synthesizing module N64_controller_iter_4_MSS

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\work\N64_controller_iter_4\N64_controller_iter_4.v:9:7:9:28:@N:CG364:@XP_MSG">N64_controller_iter_4.v(9)</a><!@TM:1491487168> | Synthesizing module N64_controller_iter_4

<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\work\N64_controller_iter_4_MSS\MSS_CCC_0\N64_controller_iter_4_MSS_tmp_MSS_CCC_0_MSS_CCC.v:62:7:62:19:@W:CL157:@XP_MSG">N64_controller_iter_4_MSS_tmp_MSS_CCC_0_MSS_CCC.v(62)</a><!@TM:1491487168> | *Output RCOSC_CLKOUT has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\work\N64_controller_iter_4_MSS\MSS_CCC_0\N64_controller_iter_4_MSS_tmp_MSS_CCC_0_MSS_CCC.v:63:7:63:21:@W:CL157:@XP_MSG">N64_controller_iter_4_MSS_tmp_MSS_CCC_0_MSS_CCC.v(63)</a><!@TM:1491487168> | *Output MAINXIN_CLKOUT has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\work\N64_controller_iter_4_MSS\MSS_CCC_0\N64_controller_iter_4_MSS_tmp_MSS_CCC_0_MSS_CCC.v:64:7:64:19:@W:CL157:@XP_MSG">N64_controller_iter_4_MSS_tmp_MSS_CCC_0_MSS_CCC.v(64)</a><!@TM:1491487168> | *Output LPXIN_CLKOUT has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\work\N64_controller_iter_4_MSS\MSS_CCC_0\N64_controller_iter_4_MSS_tmp_MSS_CCC_0_MSS_CCC.v:36:7:36:11:@W:CL159:@XP_MSG">N64_controller_iter_4_MSS_tmp_MSS_CCC_0_MSS_CCC.v(36)</a><!@TM:1491487168> | Input CLKA is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\work\N64_controller_iter_4_MSS\MSS_CCC_0\N64_controller_iter_4_MSS_tmp_MSS_CCC_0_MSS_CCC.v:37:7:37:15:@W:CL159:@XP_MSG">N64_controller_iter_4_MSS_tmp_MSS_CCC_0_MSS_CCC.v(37)</a><!@TM:1491487168> | Input CLKA_PAD is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\work\N64_controller_iter_4_MSS\MSS_CCC_0\N64_controller_iter_4_MSS_tmp_MSS_CCC_0_MSS_CCC.v:38:7:38:16:@W:CL159:@XP_MSG">N64_controller_iter_4_MSS_tmp_MSS_CCC_0_MSS_CCC.v(38)</a><!@TM:1491487168> | Input CLKA_PADP is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\work\N64_controller_iter_4_MSS\MSS_CCC_0\N64_controller_iter_4_MSS_tmp_MSS_CCC_0_MSS_CCC.v:39:7:39:16:@W:CL159:@XP_MSG">N64_controller_iter_4_MSS_tmp_MSS_CCC_0_MSS_CCC.v(39)</a><!@TM:1491487168> | Input CLKA_PADN is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\work\N64_controller_iter_4_MSS\MSS_CCC_0\N64_controller_iter_4_MSS_tmp_MSS_CCC_0_MSS_CCC.v:40:7:40:11:@W:CL159:@XP_MSG">N64_controller_iter_4_MSS_tmp_MSS_CCC_0_MSS_CCC.v(40)</a><!@TM:1491487168> | Input CLKB is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\work\N64_controller_iter_4_MSS\MSS_CCC_0\N64_controller_iter_4_MSS_tmp_MSS_CCC_0_MSS_CCC.v:41:7:41:15:@W:CL159:@XP_MSG">N64_controller_iter_4_MSS_tmp_MSS_CCC_0_MSS_CCC.v(41)</a><!@TM:1491487168> | Input CLKB_PAD is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\work\N64_controller_iter_4_MSS\MSS_CCC_0\N64_controller_iter_4_MSS_tmp_MSS_CCC_0_MSS_CCC.v:42:7:42:16:@W:CL159:@XP_MSG">N64_controller_iter_4_MSS_tmp_MSS_CCC_0_MSS_CCC.v(42)</a><!@TM:1491487168> | Input CLKB_PADP is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\work\N64_controller_iter_4_MSS\MSS_CCC_0\N64_controller_iter_4_MSS_tmp_MSS_CCC_0_MSS_CCC.v:43:7:43:16:@W:CL159:@XP_MSG">N64_controller_iter_4_MSS_tmp_MSS_CCC_0_MSS_CCC.v(43)</a><!@TM:1491487168> | Input CLKB_PADN is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\work\N64_controller_iter_4_MSS\MSS_CCC_0\N64_controller_iter_4_MSS_tmp_MSS_CCC_0_MSS_CCC.v:44:7:44:11:@W:CL159:@XP_MSG">N64_controller_iter_4_MSS_tmp_MSS_CCC_0_MSS_CCC.v(44)</a><!@TM:1491487168> | Input CLKC is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\work\N64_controller_iter_4_MSS\MSS_CCC_0\N64_controller_iter_4_MSS_tmp_MSS_CCC_0_MSS_CCC.v:45:7:45:15:@W:CL159:@XP_MSG">N64_controller_iter_4_MSS_tmp_MSS_CCC_0_MSS_CCC.v(45)</a><!@TM:1491487168> | Input CLKC_PAD is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\work\N64_controller_iter_4_MSS\MSS_CCC_0\N64_controller_iter_4_MSS_tmp_MSS_CCC_0_MSS_CCC.v:46:7:46:16:@W:CL159:@XP_MSG">N64_controller_iter_4_MSS_tmp_MSS_CCC_0_MSS_CCC.v(46)</a><!@TM:1491487168> | Input CLKC_PADP is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\work\N64_controller_iter_4_MSS\MSS_CCC_0\N64_controller_iter_4_MSS_tmp_MSS_CCC_0_MSS_CCC.v:47:7:47:16:@W:CL159:@XP_MSG">N64_controller_iter_4_MSS_tmp_MSS_CCC_0_MSS_CCC.v(47)</a><!@TM:1491487168> | Input CLKC_PADN is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\work\N64_controller_iter_4_MSS\MSS_CCC_0\N64_controller_iter_4_MSS_tmp_MSS_CCC_0_MSS_CCC.v:48:7:48:14:@W:CL159:@XP_MSG">N64_controller_iter_4_MSS_tmp_MSS_CCC_0_MSS_CCC.v(48)</a><!@TM:1491487168> | Input MAINXIN is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\work\N64_controller_iter_4_MSS\MSS_CCC_0\N64_controller_iter_4_MSS_tmp_MSS_CCC_0_MSS_CCC.v:49:7:49:12:@W:CL159:@XP_MSG">N64_controller_iter_4_MSS_tmp_MSS_CCC_0_MSS_CCC.v(49)</a><!@TM:1491487168> | Input LPXIN is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\work\N64_controller_iter_4_MSS\MSS_CCC_0\N64_controller_iter_4_MSS_tmp_MSS_CCC_0_MSS_CCC.v:50:7:50:14:@W:CL159:@XP_MSG">N64_controller_iter_4_MSS_tmp_MSS_CCC_0_MSS_CCC.v(50)</a><!@TM:1491487168> | Input MAC_CLK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:72:36:72:41:@W:CL159:@XP_MSG">coreapb3.v(72)</a><!@TM:1491487168> | Input IADDR is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:73:13:73:20:@W:CL159:@XP_MSG">coreapb3.v(73)</a><!@TM:1491487168> | Input PRESETN is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:74:13:74:17:@W:CL159:@XP_MSG">coreapb3.v(74)</a><!@TM:1491487168> | Input PCLK is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:105:18:105:26:@W:CL159:@XP_MSG">coreapb3.v(105)</a><!@TM:1491487168> | Input PRDATAS1 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:106:18:106:26:@W:CL159:@XP_MSG">coreapb3.v(106)</a><!@TM:1491487168> | Input PRDATAS2 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:107:18:107:26:@W:CL159:@XP_MSG">coreapb3.v(107)</a><!@TM:1491487168> | Input PRDATAS3 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:108:18:108:26:@W:CL159:@XP_MSG">coreapb3.v(108)</a><!@TM:1491487168> | Input PRDATAS4 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:109:18:109:26:@W:CL159:@XP_MSG">coreapb3.v(109)</a><!@TM:1491487168> | Input PRDATAS5 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:110:18:110:26:@W:CL159:@XP_MSG">coreapb3.v(110)</a><!@TM:1491487168> | Input PRDATAS6 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:111:18:111:26:@W:CL159:@XP_MSG">coreapb3.v(111)</a><!@TM:1491487168> | Input PRDATAS7 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:112:18:112:26:@W:CL159:@XP_MSG">coreapb3.v(112)</a><!@TM:1491487168> | Input PRDATAS8 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:113:18:113:26:@W:CL159:@XP_MSG">coreapb3.v(113)</a><!@TM:1491487168> | Input PRDATAS9 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:114:18:114:27:@W:CL159:@XP_MSG">coreapb3.v(114)</a><!@TM:1491487168> | Input PRDATAS10 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:115:18:115:27:@W:CL159:@XP_MSG">coreapb3.v(115)</a><!@TM:1491487168> | Input PRDATAS11 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:116:18:116:27:@W:CL159:@XP_MSG">coreapb3.v(116)</a><!@TM:1491487168> | Input PRDATAS12 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:117:18:117:27:@W:CL159:@XP_MSG">coreapb3.v(117)</a><!@TM:1491487168> | Input PRDATAS13 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:118:18:118:27:@W:CL159:@XP_MSG">coreapb3.v(118)</a><!@TM:1491487168> | Input PRDATAS14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:119:18:119:27:@W:CL159:@XP_MSG">coreapb3.v(119)</a><!@TM:1491487168> | Input PRDATAS15 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:122:13:122:21:@W:CL159:@XP_MSG">coreapb3.v(122)</a><!@TM:1491487168> | Input PREADYS1 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:123:13:123:21:@W:CL159:@XP_MSG">coreapb3.v(123)</a><!@TM:1491487168> | Input PREADYS2 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:124:13:124:21:@W:CL159:@XP_MSG">coreapb3.v(124)</a><!@TM:1491487168> | Input PREADYS3 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:125:13:125:21:@W:CL159:@XP_MSG">coreapb3.v(125)</a><!@TM:1491487168> | Input PREADYS4 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:126:13:126:21:@W:CL159:@XP_MSG">coreapb3.v(126)</a><!@TM:1491487168> | Input PREADYS5 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:127:13:127:21:@W:CL159:@XP_MSG">coreapb3.v(127)</a><!@TM:1491487168> | Input PREADYS6 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:128:13:128:21:@W:CL159:@XP_MSG">coreapb3.v(128)</a><!@TM:1491487168> | Input PREADYS7 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:129:13:129:21:@W:CL159:@XP_MSG">coreapb3.v(129)</a><!@TM:1491487168> | Input PREADYS8 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:130:13:130:21:@W:CL159:@XP_MSG">coreapb3.v(130)</a><!@TM:1491487168> | Input PREADYS9 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:131:13:131:22:@W:CL159:@XP_MSG">coreapb3.v(131)</a><!@TM:1491487168> | Input PREADYS10 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:132:13:132:22:@W:CL159:@XP_MSG">coreapb3.v(132)</a><!@TM:1491487168> | Input PREADYS11 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:133:13:133:22:@W:CL159:@XP_MSG">coreapb3.v(133)</a><!@TM:1491487168> | Input PREADYS12 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:134:13:134:22:@W:CL159:@XP_MSG">coreapb3.v(134)</a><!@TM:1491487168> | Input PREADYS13 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:135:13:135:22:@W:CL159:@XP_MSG">coreapb3.v(135)</a><!@TM:1491487168> | Input PREADYS14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:136:13:136:22:@W:CL159:@XP_MSG">coreapb3.v(136)</a><!@TM:1491487168> | Input PREADYS15 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:139:13:139:22:@W:CL159:@XP_MSG">coreapb3.v(139)</a><!@TM:1491487168> | Input PSLVERRS1 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:140:13:140:22:@W:CL159:@XP_MSG">coreapb3.v(140)</a><!@TM:1491487168> | Input PSLVERRS2 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:141:13:141:22:@W:CL159:@XP_MSG">coreapb3.v(141)</a><!@TM:1491487168> | Input PSLVERRS3 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:142:13:142:22:@W:CL159:@XP_MSG">coreapb3.v(142)</a><!@TM:1491487168> | Input PSLVERRS4 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:143:13:143:22:@W:CL159:@XP_MSG">coreapb3.v(143)</a><!@TM:1491487168> | Input PSLVERRS5 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:144:13:144:22:@W:CL159:@XP_MSG">coreapb3.v(144)</a><!@TM:1491487168> | Input PSLVERRS6 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:145:13:145:22:@W:CL159:@XP_MSG">coreapb3.v(145)</a><!@TM:1491487168> | Input PSLVERRS7 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:146:13:146:22:@W:CL159:@XP_MSG">coreapb3.v(146)</a><!@TM:1491487168> | Input PSLVERRS8 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:147:13:147:22:@W:CL159:@XP_MSG">coreapb3.v(147)</a><!@TM:1491487168> | Input PSLVERRS9 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:148:13:148:23:@W:CL159:@XP_MSG">coreapb3.v(148)</a><!@TM:1491487168> | Input PSLVERRS10 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:149:13:149:23:@W:CL159:@XP_MSG">coreapb3.v(149)</a><!@TM:1491487168> | Input PSLVERRS11 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:150:13:150:23:@W:CL159:@XP_MSG">coreapb3.v(150)</a><!@TM:1491487168> | Input PSLVERRS12 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:151:13:151:23:@W:CL159:@XP_MSG">coreapb3.v(151)</a><!@TM:1491487168> | Input PSLVERRS13 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:152:13:152:23:@W:CL159:@XP_MSG">coreapb3.v(152)</a><!@TM:1491487168> | Input PSLVERRS14 is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v:153:13:153:23:@W:CL159:@XP_MSG">coreapb3.v(153)</a><!@TM:1491487168> | Input PSLVERRS15 is unused</font>
@N:<a href="@N:CL177:@XP_HELP">CL177</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\hdl\controller_interface.v:273:0:273:6:@N:CL177:@XP_MSG">controller_interface.v(273)</a><!@TM:1491487168> | Sharing sequential element LED_test.
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\hdl\controller_interface.v:193:0:193:6:@N:CL134:@XP_MSG">controller_interface.v(193)</a><!@TM:1491487168> | Found RAM controller_data, depth=33, width=1
<font color=#A52A2A>@W: : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\hdl\controller_interface.v:193:0:193:6:@W::@XP_MSG">controller_interface.v(193)</a><!@TM:1491487168> | The read address covers a larger address space than the RAM depth. Access beyond the memory depth will be treated as a "don't-care"</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\hdl\controller_interface.v:13:16:13:22:@W:CL157:@XP_MSG">controller_interface.v(13)</a><!@TM:1491487168> | *Output PREADY has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL157:@XP_HELP">CL157</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\hdl\controller_interface.v:14:16:14:23:@W:CL157:@XP_MSG">controller_interface.v(14)</a><!@TM:1491487168> | *Output PSLVERR has undriven bits -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\hdl\controller_interface.v:10:10:10:17:@W:CL159:@XP_MSG">controller_interface.v(10)</a><!@TM:1491487168> | Input PRESERN is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\hdl\controller_interface.v:11:10:11:14:@W:CL159:@XP_MSG">controller_interface.v(11)</a><!@TM:1491487168> | Input PSEL is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\hdl\controller_interface.v:12:10:12:17:@W:CL159:@XP_MSG">controller_interface.v(12)</a><!@TM:1491487168> | Input PENABLE is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\hdl\controller_interface.v:15:10:15:16:@W:CL159:@XP_MSG">controller_interface.v(15)</a><!@TM:1491487168> | Input PWRITE is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\hdl\controller_interface.v:16:17:16:22:@W:CL159:@XP_MSG">controller_interface.v(16)</a><!@TM:1491487168> | Input PADDR is unused</font>
<font color=#A52A2A>@W:<a href="@W:CL159:@XP_HELP">CL159</a> : <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\hdl\controller_interface.v:17:22:17:28:@W:CL159:@XP_MSG">controller_interface.v(17)</a><!@TM:1491487168> | Input PWDATA is unused</font>

At c_ver Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 79MB peak: 81MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Thu Apr 06 09:59:27 2017

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp201503sp1p1, Build 240R, built Dec  1 2015</a>
@N: : <!@TM:1491487168> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Apr 06 09:59:27 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Thu Apr 06 09:59:28 2017

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp201503sp1p1, Build 240R, built Dec  1 2015</a>
@N: : <!@TM:1491487169> | Running in 64-bit mode 
File N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\synthesis\synwork\N64_controller_iter_4_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Apr 06 09:59:29 2017

###########################################################]
Pre-mapping Report

<a name=mapperReport5></a>Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 1659R, Built Dec 10 2015 09:42:41</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-SP1-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\work\N64_controller_iter_4_MSS\mss_tshell_syn.sdc
Linked File: <a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\synthesis\N64_controller_iter_4_scck.rpt:@XP_FILE">N64_controller_iter_4_scck.rpt</a>
Printing clock  summary report in "N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\synthesis\N64_controller_iter_4_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1491487172> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1491487172> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 106MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 106MB)


Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 114MB)



<a name=mapperReport6></a>@S |Clock Summary</a>
*****************

Start       Requested     Requested     Clock        Clock      
Clock       Frequency     Period        Type         Group      
----------------------------------------------------------------
FAB_CLK     25.0 MHz      40.000        declared     clk_group_0
FCLK        25.0 MHz      40.000        declared     clk_group_0
================================================================

Finished Pre Mapping Phase.
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1491487172> | Tristate driver CoreAPB3_0_APBmslave0_PREADY_t on net CoreAPB3_0_APBmslave0_PREADY has its enable tied to GND (module N64_controller_iter_4) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1491487172> | Tristate driver CoreAPB3_0_APBmslave0_PSLVERR_t on net CoreAPB3_0_APBmslave0_PSLVERR has its enable tied to GND (module N64_controller_iter_4) </font> 
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1491487172> | Writing default property annotation file N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\synthesis\N64_controller_iter_4.sap. 
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 50MB peak: 114MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Thu Apr 06 09:59:32 2017

###########################################################]
Map & Optimize Report

<a name=mapperReport7></a>Synopsys Microsemi Technology Mapper, Version mapact, Build 1659R, Built Dec 10 2015 09:42:41</a>
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-SP1-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1491487180> | Running in 64-bit mode. 
@N:<a href="@N:MF667:@XP_HELP">MF667</a> : <!@TM:1491487180> | Clock conversion disabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)

<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="n:\eecs373\polybots\n64\n64_controller_iter4\n64_controller_iter_4\hdl\controller_interface.v:14:16:14:23:@W:MO111:@XP_MSG">controller_interface.v(14)</a><!@TM:1491487180> | Tristate driver PSLVERR on net PSLVERR has its enable tied to GND (module controller_interface_0s_1s_2s_3s_4s_5s_6s_7s) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="n:\eecs373\polybots\n64\n64_controller_iter4\n64_controller_iter_4\hdl\controller_interface.v:13:16:13:22:@W:MO111:@XP_MSG">controller_interface.v(13)</a><!@TM:1491487180> | Tristate driver PREADY on net PREADY has its enable tied to GND (module controller_interface_0s_1s_2s_3s_4s_5s_6s_7s) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="n:\eecs373\polybots\n64\n64_controller_iter4\n64_controller_iter_4\component\work\n64_controller_iter_4_mss\mss_ccc_0\n64_controller_iter_4_mss_tmp_mss_ccc_0_mss_ccc.v:64:7:64:19:@W:MO111:@XP_MSG">n64_controller_iter_4_mss_tmp_mss_ccc_0_mss_ccc.v(64)</a><!@TM:1491487180> | Tristate driver LPXIN_CLKOUT on net LPXIN_CLKOUT has its enable tied to GND (module N64_controller_iter_4_MSS_tmp_MSS_CCC_0_MSS_CCC) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="n:\eecs373\polybots\n64\n64_controller_iter4\n64_controller_iter_4\component\work\n64_controller_iter_4_mss\mss_ccc_0\n64_controller_iter_4_mss_tmp_mss_ccc_0_mss_ccc.v:63:7:63:21:@W:MO111:@XP_MSG">n64_controller_iter_4_mss_tmp_mss_ccc_0_mss_ccc.v(63)</a><!@TM:1491487180> | Tristate driver MAINXIN_CLKOUT on net MAINXIN_CLKOUT has its enable tied to GND (module N64_controller_iter_4_MSS_tmp_MSS_CCC_0_MSS_CCC) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <a href="n:\eecs373\polybots\n64\n64_controller_iter4\n64_controller_iter_4\component\work\n64_controller_iter_4_mss\mss_ccc_0\n64_controller_iter_4_mss_tmp_mss_ccc_0_mss_ccc.v:62:7:62:19:@W:MO111:@XP_MSG">n64_controller_iter_4_mss_tmp_mss_ccc_0_mss_ccc.v(62)</a><!@TM:1491487180> | Tristate driver RCOSC_CLKOUT on net RCOSC_CLKOUT has its enable tied to GND (module N64_controller_iter_4_MSS_tmp_MSS_CCC_0_MSS_CCC) </font>
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1491487180> | Tristate driver CoreAPB3_0_APBmslave0_PREADY_t on net CoreAPB3_0_APBmslave0_PREADY has its enable tied to GND (module N64_controller_iter_4) </font> 
<font color=#A52A2A>@W:<a href="@W:MO111:@XP_HELP">MO111</a> : <!@TM:1491487180> | Tristate driver CoreAPB3_0_APBmslave0_PSLVERR_t on net CoreAPB3_0_APBmslave0_PSLVERR has its enable tied to GND (module N64_controller_iter_4) </font> 

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


 Ram Decomposition Statistics for controller_data[2]

 RAM 512x9 : 0
 RAM 512x9 : 0
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="n:\eecs373\polybots\n64\n64_controller_iter4\n64_controller_iter_4\hdl\controller_interface.v:193:0:193:6:@W:FX107:@XP_MSG">controller_interface.v(193)</a><!@TM:1491487180> | No read/write conflict check. Possible simulation mismatch!</font>
@N:<a href="@N:MF707:@XP_HELP">MF707</a> : <a href="n:\eecs373\polybots\n64\n64_controller_iter4\n64_controller_iter_4\hdl\controller_interface.v:193:0:193:6:@N:MF707:@XP_MSG">controller_interface.v(193)</a><!@TM:1491487180> | Insert external logic with either syn_ramstyle=rw_check attribute or enable 'Read Write Check on RAM' option to resolve read/write conflict for controller_data_tile[8:0] (view:work.controller_interface_0s_1s_2s_3s_4s_5s_6s_7s(verilog)).
@N:<a href="@N:MF238:@XP_HELP">MF238</a> : <a href="n:\eecs373\polybots\n64\n64_controller_iter4\n64_controller_iter_4\hdl\controller_interface.v:83:20:83:37:@N:MF238:@XP_MSG">controller_interface.v(83)</a><!@TM:1491487180> | Found 32-bit incrementor, 'global_count_1[31:0]'
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="n:\eecs373\polybots\n64\n64_controller_iter4\n64_controller_iter_4\hdl\controller_interface.v:141:28:141:58:@N:MF179:@XP_MSG">controller_interface.v(141)</a><!@TM:1491487180> | Found 32 bit by 32 bit '<' comparator, 'data_line_went_high6'
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="n:\eecs373\polybots\n64\n64_controller_iter4\n64_controller_iter_4\hdl\controller_interface.v:158:15:158:52:@N:MF179:@XP_MSG">controller_interface.v(158)</a><!@TM:1491487180> | Found 32 bit by 32 bit '<' comparator, 'un1_finish_read_bit_count'
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="n:\eecs373\polybots\n64\n64_controller_iter4\n64_controller_iter_4\hdl\controller_interface.v:225:32:225:61:@N:MF179:@XP_MSG">controller_interface.v(225)</a><!@TM:1491487180> | Found 32 bit by 32 bit '<' comparator, 'request_data8'
@N:<a href="@N:MF179:@XP_HELP">MF179</a> : <a href="n:\eecs373\polybots\n64\n64_controller_iter4\n64_controller_iter_4\hdl\controller_interface.v:227:38:227:68:@N:MF179:@XP_MSG">controller_interface.v(227)</a><!@TM:1491487180> | Found 32 bit by 32 bit '<' comparator, 'un1_global_count'
@N:<a href="@N:MF794:@XP_HELP">MF794</a> : <!@TM:1491487180> | RAM controller_data[2] required 1 registers during mapping  

Finished factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 119MB peak: 119MB)

@N:<a href="@N:MF794:@XP_HELP">MF794</a> : <!@TM:1491487180> | RAM controller_data[2] required 2 registers during mapping  

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 117MB peak: 120MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 121MB peak: 122MB)

@N:<a href="@N:MF794:@XP_HELP">MF794</a> : <!@TM:1491487180> | RAM controller_data[2] required 3 registers during mapping  

Starting Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 122MB peak: 122MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 122MB peak: 122MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:01s; Memory used current: 121MB peak: 122MB)

@N:<a href="@N:MF794:@XP_HELP">MF794</a> : <!@TM:1491487180> | RAM controller_data[2] required 4 registers during mapping  

Finished preparing to map (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 121MB peak: 122MB)


Finished technology mapping (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 122MB peak: 123MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                              Fanout, notes
---------------------------------------------------------------------
CoreAPB3_0.iPSELS[0] / Y                                33           
controller_interface_0.state[2] / Q                     40           
controller_interface_0.N64_bits_received[3] / Q         37           
controller_interface_0.N64_bits_received[4] / Q         38           
controller_interface_0.global_count[1] / Q              25           
controller_interface_0.sync_data_line[1] / Q            36           
controller_interface_0.global_count[3] / Q              26           
controller_interface_0.global_count[6] / Q              27           
controller_interface_0.global_count[7] / Q              28           
controller_interface_0.global_count[8] / Q              27           
controller_interface_0.global_count[9] / Q              29           
controller_interface_0.global_count[11] / Q             27           
controller_interface_0.global_count[12] / Q             27           
controller_interface_0.global_count[13] / Q             28           
controller_interface_0.global_count[14] / Q             25           
controller_interface_0.global_count[15] / Q             29           
controller_interface_0.global_count[16] / Q             30           
controller_interface_0.global_count[17] / Q             30           
controller_interface_0.global_count[18] / Q             31           
controller_interface_0.global_count[20] / Q             25           
controller_interface_0.global_count[21] / Q             29           
controller_interface_0.global_count[22] / Q             26           
controller_interface_0.global_count[23] / Q             27           
controller_interface_0.global_count[24] / Q             27           
controller_interface_0.global_count[25] / Q             32           
controller_interface_0.global_count[26] / Q             29           
controller_interface_0.global_count[27] / Q             29           
controller_interface_0.global_count[28] / Q             30           
controller_interface_0.global_count[29] / Q             29           
controller_interface_0.global_count[30] / Q             28           
controller_interface_0.un21_data_line / Y               68           
controller_interface_0.un1_data_line_1 / Y              64           
controller_interface_0.set_low_count8lto31_0_a2 / Y     31           
controller_interface_0.global_count6_0_a3 / Y           100          
controller_interface_0.controller_data_0_sqmuxa / Y     33           
=====================================================================

@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1491487180> | Promoting Net controller_interface_0.global_count6 on CLKINT  I_42  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1491487180> | Promoting Net controller_interface_0.un21_data_line on CLKINT  I_43  
@N:<a href="@N:FP130:@XP_HELP">FP130</a> : <!@TM:1491487180> | Promoting Net controller_interface_0.un1_data_line_1 on CLKINT  I_44  

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 122MB peak: 123MB)

Replicating Combinational Instance controller_interface_0.controller_data_0_sqmuxa, fanout 33 segments 2
Replicating Combinational Instance controller_interface_0.set_low_count8lto31_0_a2, fanout 31 segments 2
Replicating Sequential Instance controller_interface_0.global_count[30], fanout 28 segments 2
Replicating Sequential Instance controller_interface_0.global_count[29], fanout 29 segments 2
Replicating Sequential Instance controller_interface_0.global_count[28], fanout 30 segments 2
Replicating Sequential Instance controller_interface_0.global_count[27], fanout 29 segments 2
Replicating Sequential Instance controller_interface_0.global_count[26], fanout 29 segments 2
Replicating Sequential Instance controller_interface_0.global_count[25], fanout 32 segments 2
Replicating Sequential Instance controller_interface_0.global_count[24], fanout 27 segments 2
Replicating Sequential Instance controller_interface_0.global_count[23], fanout 27 segments 2
Replicating Sequential Instance controller_interface_0.global_count[22], fanout 26 segments 2
Replicating Sequential Instance controller_interface_0.global_count[21], fanout 29 segments 2
Replicating Sequential Instance controller_interface_0.global_count[20], fanout 25 segments 2
Replicating Sequential Instance controller_interface_0.global_count[18], fanout 31 segments 2
Replicating Sequential Instance controller_interface_0.global_count[17], fanout 30 segments 2
Replicating Sequential Instance controller_interface_0.global_count[16], fanout 30 segments 2
Replicating Sequential Instance controller_interface_0.global_count[15], fanout 29 segments 2
Replicating Sequential Instance controller_interface_0.global_count[14], fanout 25 segments 2
Replicating Sequential Instance controller_interface_0.global_count[13], fanout 28 segments 2
Replicating Sequential Instance controller_interface_0.global_count[12], fanout 27 segments 2
Replicating Sequential Instance controller_interface_0.global_count[11], fanout 27 segments 2
Replicating Sequential Instance controller_interface_0.global_count[9], fanout 29 segments 2
Replicating Sequential Instance controller_interface_0.global_count[8], fanout 27 segments 2
Replicating Sequential Instance controller_interface_0.global_count[7], fanout 28 segments 2
Replicating Sequential Instance controller_interface_0.global_count[6], fanout 27 segments 2
Replicating Sequential Instance controller_interface_0.global_count[3], fanout 26 segments 2
Replicating Sequential Instance controller_interface_0.sync_data_line[1], fanout 36 segments 2
Replicating Sequential Instance controller_interface_0.global_count[1], fanout 25 segments 2
Replicating Sequential Instance controller_interface_0.N64_bits_received[4], fanout 38 segments 2
Replicating Sequential Instance controller_interface_0.N64_bits_received[3], fanout 37 segments 2
Replicating Sequential Instance controller_interface_0.state[2], fanout 40 segments 2
Replicating Combinational Instance CoreAPB3_0.iPSELS[0], fanout 33 segments 2

Added 0 Buffers
Added 32 Cells via replication
	Added 29 Sequential Cells via replication
	Added 3 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 122MB peak: 123MB)



<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

Clock optimization not enabled
2 non-gated/non-generated clock tree(s) driving 368 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=================================================================== Non-Gated/Non-Generated Clocks ===================================================================
Clock Tree ID     Driving Element                                        Drive Element Type                Fanout     Sample Instance                                 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:N64_controller_iter_4_MSS_0@|E:controller_interface_0.N64_bits_sent_incremented@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       N64_controller_iter_4_MSS_0                            clock definition on hierarchy     367        controller_interface_0.N64_bits_sent_incremented
<a href="@|S:N64_controller_iter_4_MSS_0.MSS_CCC_0.FAB_CLK_keep@|E:controller_interface_0.controller_data_tile.I_1@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       N64_controller_iter_4_MSS_0.MSS_CCC_0.FAB_CLK_keep     clock definition on keepbuf       1          controller_interface_0.controller_data_tile.I_1 
======================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 118MB peak: 123MB)

Writing Analyst data base N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\synthesis\synwork\N64_controller_iter_4_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:02s; Memory used current: 119MB peak: 123MB)

Writing EDIF Netlist and constraint files
J-2015.03M-SP1-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:02s; Memory used current: 121MB peak: 123MB)


Start final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:03s; Memory used current: 119MB peak: 123MB)

Found clock FCLK with period 40.00ns 
Found clock FAB_CLK with period 40.00ns 


<a name=timingReport9></a>@S |##### START OF TIMING REPORT #####[</a>
# Timing Report written on Thu Apr 06 09:59:39 2017
#


Top view:               N64_controller_iter_4
Library name:           smartfusion
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    25.0 MHz
Wire load mode:         top
Wire load model:        smartfusion
Paths requested:        5
Constraint File(s):    N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\component\work\N64_controller_iter_4_MSS\mss_tshell_syn.sdc
                       
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1491487180> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1491487180> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary10></a>Performance Summary </a>
*******************


Worst slack in design: 5.143

                   Requested     Estimated     Requested     Estimated               Clock        Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group          
-----------------------------------------------------------------------------------------------------------------
FAB_CLK            25.0 MHz      37.2 MHz      40.000        26.886        6.557     declared     clk_group_0    
FCLK               25.0 MHz      NA            40.000        NA            NA        declared     clk_group_0    
System             100.0 MHz     205.9 MHz     10.000        4.857         5.143     system       system_clkgroup
=================================================================================================================
@N:<a href="@N:MT582:@XP_HELP">MT582</a> : <!@TM:1491487180> | Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack 





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System   |  10.000      5.143   |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK   System   |  40.000      37.508  |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK   FAB_CLK  |  40.000      13.450  |  No paths    -      |  20.000      6.557  |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: FAB_CLK</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                                                         Starting                                                         Arrival           
Instance                                                 Reference     Type     Pin     Net                               Time        Slack 
                                                         Clock                                                                              
--------------------------------------------------------------------------------------------------------------------------------------------
controller_interface_0.state[2]                          FAB_CLK       DFN1     Q       state[2]                          0.737       6.557 
controller_interface_0.state[1]                          FAB_CLK       DFN1     Q       state[1]                          0.737       7.452 
controller_interface_0.state[0]                          FAB_CLK       DFN1     Q       state[0]                          0.580       7.675 
controller_interface_0.N64_bits_received[0]              FAB_CLK       DFN1     Q       N64_bits_received[0]              0.737       10.030
controller_interface_0.N64_bits_received[1]              FAB_CLK       DFN1     Q       N64_bits_received[1]              0.737       10.727
controller_interface_0.N64_bits_received_incremented     FAB_CLK       DFN1     Q       N64_bits_received_incremented     0.580       10.953
controller_interface_0.N64_bits_received[3]              FAB_CLK       DFN1     Q       N64_bits_received[3]              0.737       10.963
controller_interface_0.N64_bits_received[2]              FAB_CLK       DFN1     Q       N64_bits_received[2]              0.737       11.670
controller_interface_0.global_count[2]                   FAB_CLK       DFN1     Q       global_count[2]                   0.580       13.450
controller_interface_0.N64_bits_received[4]              FAB_CLK       DFN1     Q       N64_bits_received[4]              0.737       13.565
============================================================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                                                    Starting                                                          Required           
Instance                                            Reference     Type          Pin        Net                        Time         Slack 
                                                    Clock                                                                                
-----------------------------------------------------------------------------------------------------------------------------------------
controller_interface_0.controller_data_tile.I_1     FAB_CLK       RAM512X18     RADDR5     N64_bits_received_4[5]     19.718       6.557 
controller_interface_0.controller_data_tile.I_1     FAB_CLK       RAM512X18     RADDR4     N64_bits_received_4[4]     19.718       6.973 
controller_interface_0.controller_data_tile.I_1     FAB_CLK       RAM512X18     RADDR3     N64_bits_received_4[3]     19.718       7.835 
controller_interface_0.controller_data_tile.I_1     FAB_CLK       RAM512X18     RADDR2     N64_bits_received_4[2]     19.718       9.091 
controller_interface_0.controller_data_tile.I_1     FAB_CLK       RAM512X18     RADDR1     N64_bits_received_4[1]     19.718       10.412
controller_interface_0.controller_data_tile.I_1     FAB_CLK       RAM512X18     RADDR0     N64_bits_received_4[0]     19.718       11.425
controller_interface_0.read_bit_count[31]           FAB_CLK       DFN1E1        D          N_70_0                     39.461       13.450
controller_interface_0.set_low_count[31]            FAB_CLK       DFN1E1        D          N_1090                     39.461       13.450
controller_interface_0.read_bit_count[30]           FAB_CLK       DFN1E1        D          N_1099                     39.461       13.932
controller_interface_0.set_low_count[30]            FAB_CLK       DFN1E1        D          N_1091                     39.461       13.932
=========================================================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\synthesis\N64_controller_iter_4.srr:srsfN:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\synthesis\N64_controller_iter_4.srs:fp:51795:55386:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            0.282
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         19.718

    - Propagation time:                      13.161
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.557

    Number of logic level(s):                8
    Starting point:                          controller_interface_0.state[2] / Q
    Ending point:                            controller_interface_0.controller_data_tile.I_1 / RADDR5
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [falling] on pin RCLK

Instance / Net                                                                  Pin        Pin               Arrival     No. of    
Name                                                              Type          Name       Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------
controller_interface_0.state[2]                                   DFN1          Q          Out     0.737     0.737       -         
state[2]                                                          Net           -          -       2.353     -           20        
controller_interface_0.state_RNIH7DT[1]                           NOR3B         B          In      -         3.090       -         
controller_interface_0.state_RNIH7DT[1]                           NOR3B         Y          Out     0.607     3.697       -         
un1_state_5                                                       Net           -          -       1.423     -           6         
controller_interface_0.N64_bits_received_incremented_RNIU5LC1     NOR2A         A          In      -         5.120       -         
controller_interface_0.N64_bits_received_incremented_RNIU5LC1     NOR2A         Y          Out     0.627     5.747       -         
N64_bits_received_incremented_0_sqmuxa                            Net           -          -       0.386     -           2         
controller_interface_0.un1_N64_bits_received_1.I_1                AND2          B          In      -         6.133       -         
controller_interface_0.un1_N64_bits_received_1.I_1                AND2          Y          Out     0.627     6.761       -         
DWACT_ADD_CI_0_TMP_0[0]                                           Net           -          -       0.386     -           2         
controller_interface_0.un1_N64_bits_received_1.I_135              NOR2B         A          In      -         7.146       -         
controller_interface_0.un1_N64_bits_received_1.I_135              NOR2B         Y          Out     0.514     7.661       -         
DWACT_ADD_CI_0_g_array_1_0[0]                                     Net           -          -       0.806     -           3         
controller_interface_0.un1_N64_bits_received_1.I_184              NOR2B         A          In      -         8.467       -         
controller_interface_0.un1_N64_bits_received_1.I_184              NOR2B         Y          Out     0.514     8.982       -         
DWACT_ADD_CI_0_g_array_2_0[0]                                     Net           -          -       1.184     -           4         
controller_interface_0.un1_N64_bits_received_1.I_137              NOR2B         A          In      -         10.165      -         
controller_interface_0.un1_N64_bits_received_1.I_137              NOR2B         Y          Out     0.514     10.680      -         
DWACT_ADD_CI_0_g_array_12_1_0[0]                                  Net           -          -       0.322     -           1         
controller_interface_0.un1_N64_bits_received_1.I_101              XOR2          B          In      -         11.001      -         
controller_interface_0.un1_N64_bits_received_1.I_101              XOR2          Y          Out     0.937     11.938      -         
I_101                                                             Net           -          -       0.322     -           1         
controller_interface_0.state_RNIE83I2[1]                          NOR2A         A          In      -         12.259      -         
controller_interface_0.state_RNIE83I2[1]                          NOR2A         Y          Out     0.516     12.775      -         
N64_bits_received_4[5]                                            Net           -          -       0.386     -           2         
controller_interface_0.controller_data_tile.I_1                   RAM512X18     RADDR5     In      -         13.161      -         
===================================================================================================================================
Total path delay (propagation time + setup) of 13.443 is 5.876(43.7%) logic and 7.567(56.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
<a name=clockReport17></a>Detailed Report for Clock: System</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                                               Starting                                                                                            Arrival          
Instance                                       Reference     Type        Pin              Net                                                      Time        Slack
                                               Clock                                                                                                                
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
N64_controller_iter_4_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[11]     N64_controller_iter_4_MSS_0_MSS_MASTER_APB_PADDR[11]     0.000       5.143
N64_controller_iter_4_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[8]      N64_controller_iter_4_MSS_0_MSS_MASTER_APB_PADDR[8]      0.000       5.184
N64_controller_iter_4_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPSEL          N64_controller_iter_4_MSS_0_MSS_MASTER_APB_PSELx         0.000       5.195
N64_controller_iter_4_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[9]      N64_controller_iter_4_MSS_0_MSS_MASTER_APB_PADDR[9]      0.000       5.323
N64_controller_iter_4_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPADDR[10]     N64_controller_iter_4_MSS_0_MSS_MASTER_APB_PADDR[10]     0.000       5.370
N64_controller_iter_4_MSS_0.MSS_ADLIB_INST     System        MSS_APB     EMCCLK           MSS_ADLIB_INST_EMCCLK                                    0.000       9.678
====================================================================================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                                               Starting                                                                                              Required          
Instance                                       Reference     Type        Pin               Net                                                       Time         Slack
                                               Clock                                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
N64_controller_iter_4_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPRDATA[10]     N64_controller_iter_4_MSS_0_MSS_MASTER_APB_PRDATA[10]     10.000       5.143
N64_controller_iter_4_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPRDATA[11]     N64_controller_iter_4_MSS_0_MSS_MASTER_APB_PRDATA[11]     10.000       5.143
N64_controller_iter_4_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPRDATA[12]     N64_controller_iter_4_MSS_0_MSS_MASTER_APB_PRDATA[12]     10.000       5.143
N64_controller_iter_4_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPRDATA[13]     N64_controller_iter_4_MSS_0_MSS_MASTER_APB_PRDATA[13]     10.000       5.143
N64_controller_iter_4_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPRDATA[14]     N64_controller_iter_4_MSS_0_MSS_MASTER_APB_PRDATA[14]     10.000       5.143
N64_controller_iter_4_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPRDATA[15]     N64_controller_iter_4_MSS_0_MSS_MASTER_APB_PRDATA[15]     10.000       5.143
N64_controller_iter_4_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPRDATA[16]     N64_controller_iter_4_MSS_0_MSS_MASTER_APB_PRDATA[16]     10.000       5.143
N64_controller_iter_4_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPRDATA[17]     N64_controller_iter_4_MSS_0_MSS_MASTER_APB_PRDATA[17]     10.000       5.143
N64_controller_iter_4_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPRDATA[18]     N64_controller_iter_4_MSS_0_MSS_MASTER_APB_PRDATA[18]     10.000       5.143
N64_controller_iter_4_MSS_0.MSS_ADLIB_INST     System        MSS_APB     MSSPRDATA[19]     N64_controller_iter_4_MSS_0_MSS_MASTER_APB_PRDATA[19]     10.000       5.143
=======================================================================================================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="N:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\synthesis\N64_controller_iter_4.srr:srsfN:\eecs373\PolyBots\N64\N64_controller_iter4\N64_controller_iter_4\synthesis\N64_controller_iter_4.srs:fp:61730:63290:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         10.000

    - Propagation time:                      4.857
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     5.143

    Number of logic level(s):                3
    Starting point:                          N64_controller_iter_4_MSS_0.MSS_ADLIB_INST / MSSPADDR[11]
    Ending point:                            N64_controller_iter_4_MSS_0.MSS_ADLIB_INST / MSSPRDATA[10]
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising]

Instance / Net                                                        Pin               Pin               Arrival     No. of    
Name                                                      Type        Name              Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
N64_controller_iter_4_MSS_0.MSS_ADLIB_INST                MSS_APB     MSSPADDR[11]      Out     0.000     0.000       -         
N64_controller_iter_4_MSS_0_MSS_MASTER_APB_PADDR[11]      Net         -                 -       0.322     -           1         
CoreAPB3_0.iPSELS_2[0]                                    NOR3A       C                 In      -         0.322       -         
CoreAPB3_0.iPSELS_2[0]                                    NOR3A       Y                 Out     0.716     1.038       -         
iPSELS_2[0]                                               Net         -                 -       0.386     -           2         
CoreAPB3_0.iPSELS_0[0]                                    OR2B        A                 In      -         1.423       -         
CoreAPB3_0.iPSELS_0[0]                                    OR2B        Y                 Out     0.488     1.912       -         
iPSELS_0[0]                                               Net         -                 -       2.218     -           17        
CoreAPB3_0.u_mux_p_to_b3.PRDATA_10                        NOR2A       B                 In      -         4.129       -         
CoreAPB3_0.u_mux_p_to_b3.PRDATA_10                        NOR2A       Y                 Out     0.407     4.536       -         
N64_controller_iter_4_MSS_0_MSS_MASTER_APB_PRDATA[10]     Net         -                 -       0.322     -           1         
N64_controller_iter_4_MSS_0.MSS_ADLIB_INST                MSS_APB     MSSPRDATA[10]     In      -         4.857       -         
================================================================================================================================
Total path delay (propagation time + setup) of 4.857 is 1.611(33.2%) logic and 3.246(66.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:03s; Memory used current: 120MB peak: 123MB)


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:03s; Memory used current: 120MB peak: 123MB)

--------------------------------------------------------------------------------
Target Part: A2F200M3F_FBGA484_STD
<a name=cellReport21></a>Report for cell N64_controller_iter_4.verilog</a>
  Core Cell usage:
              cell count     area count*area
              AND2    86      1.0       86.0
             AND2A    12      1.0       12.0
              AND3    99      1.0       99.0
               AO1    26      1.0       26.0
              AO1A     4      1.0        4.0
              AO1B     1      1.0        1.0
              AO1C    61      1.0       61.0
             AOI1A    20      1.0       20.0
             AOI1B     1      1.0        1.0
               AX1     7      1.0        7.0
              AX1A     2      1.0        2.0
              AX1B     1      1.0        1.0
              AX1C    46      1.0       46.0
              AX1D     1      1.0        1.0
              AX1E     2      1.0        2.0
            CLKINT     3      0.0        0.0
               GND     6      0.0        0.0
               INV     5      1.0        5.0
           MSS_APB     1      0.0        0.0
           MSS_CCC     1      0.0        0.0
               MX2    53      1.0       53.0
              MX2A     2      1.0        2.0
              MX2B     4      1.0        4.0
              MX2C     6      1.0        6.0
              NOR2    33      1.0       33.0
             NOR2A   187      1.0      187.0
             NOR2B    82      1.0       82.0
              NOR3     5      1.0        5.0
             NOR3A    35      1.0       35.0
             NOR3B    24      1.0       24.0
             NOR3C    76      1.0       76.0
               OA1    22      1.0       22.0
              OA1A    41      1.0       41.0
              OA1B     1      1.0        1.0
              OA1C     2      1.0        2.0
              OAI1     1      1.0        1.0
               OR2     5      1.0        5.0
              OR2A   100      1.0      100.0
              OR2B     4      1.0        4.0
               OR3    14      1.0       14.0
              OR3B     1      1.0        1.0
              OR3C     4      1.0        4.0
             RCOSC     1      0.0        0.0
               VCC     6      0.0        0.0
              XA1C    11      1.0       11.0
             XNOR2   166      1.0      166.0
               XO1    11      1.0       11.0
              XOR2   191      1.0      191.0


              DFN0     2      1.0        2.0
              DFN1   167      1.0      167.0
            DFN1E0     2      1.0        2.0
            DFN1E1   195      1.0      195.0
         RAM512X18     1      0.0        0.0
                   -----          ----------
             TOTAL  1840              1821.0


  IO Cell usage:
              cell count
             BIBUF     1
         INBUF_MSS     2
            OUTBUF     6
        OUTBUF_MSS     1
                   -----
             TOTAL    10


Core Cells         : 1821 of 4608 (40%)
IO Cells           : 10

  RAM/ROM Usage Summary
Block Rams : 1 of 8 (12%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:03s; Memory used current: 51MB peak: 123MB)

Process took 0h:00m:07s realtime, 0h:00m:03s cputime
# Thu Apr 06 09:59:40 2017

###########################################################]

</pre></samp></body></html>
