---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/classes/llvm/riscvdagtodagisel
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - class
toc_max_heading_level: 3

---

import CodeBlock from '@theme/CodeBlock'

import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `RISCVDAGToDAGISel` Class Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Declaration

<CodeBlock>class llvm::RISCVDAGToDAGISel</CodeBlock>

## Included Headers

<IncludesList>
<IncludesListItem
  filePath="Target/RISCV/RISCVISelDAGToDAG.h"
  permalink="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h"
  isLocal="true" />
</IncludesList>

## Base class

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/selectiondagisel">SelectionDAGISel</a></>}>
<a href="/docs/api/classes/llvm/selectiondagisel">SelectionDAGISel</a> - This is the common base class used for SelectionDAG-based pattern-matching instruction selectors. <a href="/docs/api/classes/llvm/selectiondagisel/#details">More...</a>
</MembersIndexItem>

</MembersIndex>

## Public Constructors Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#a7a2f31a49799bb6be312837805a95127">RISCVDAGToDAGISel</a> ()=delete</>}>
</MembersIndexItem>

<MembersIndexItem
  name={<><a href="#a368f6642527e92c99ed4fc152b076bc4">RISCVDAGToDAGISel</a> (RISCVTargetMachine &amp;TargetMachine, CodeGenOptLevel OptLevel)</>}>
</MembersIndexItem>

</MembersIndex>

## Public Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="void"
  name={<><a href="#a824579538728c6e67cf9a6191e5894e3">addVectorLoadStoreOperands</a> (SDNode &#42;Node, unsigned SEWImm, const SDLoc &amp;DL, unsigned CurOp, bool IsMasked, bool IsStridedOrIndexed, SmallVectorImpl&lt; SDValue &gt; &amp;Operands, bool IsLoad=false, MVT &#42;IndexVT=nullptr)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a874647ac6d0cd4cc31e8f3f335f014a5">hasAllBUsers</a> (SDNode &#42;Node) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5bd868d175a4cfe28c31e8bd58380090">hasAllHUsers</a> (SDNode &#42;Node) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a0c47c47ebffcc56ccf426575cc7688f1">hasAllNBitUsers</a> (SDNode &#42;Node, unsigned Bits, const unsigned Depth=0) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a68fe5706b6c5ab0df6fc48ecf12dec30">hasAllWUsers</a> (SDNode &#42;Node) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a838f903d98be09e801b17c933b89fe27">PostprocessISelDAG</a> () override</>}>
<a href="#a838f903d98be09e801b17c933b89fe27">PostprocessISelDAG()</a> - This hook allows the target to hack on the graph right after selection. <a href="#a838f903d98be09e801b17c933b89fe27">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a6aa2c4df9fd69696ef41afd841661bb7">PreprocessISelDAG</a> () override</>}>
PreprocessISelDAG - This hook allows targets to hack on the graph before instruction selection starts. <a href="#a6aa2c4df9fd69696ef41afd841661bb7">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a6cc72c6519e1e43f155319c3130fc688">runOnMachineFunction</a> (MachineFunction &amp;MF) override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a7d60a41c0d5e450f770042d3427928d0">Select</a> (SDNode &#42;Node) override</>}>
Main hook for targets to transform nodes into machine nodes. <a href="#a7d60a41c0d5e450f770042d3427928d0">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a6717d53904bf236f07c08d32f3caeab3">SelectAddrFrameIndex</a> (SDValue Addr, SDValue &amp;Base, SDValue &amp;Offset)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a030eaafa553ffa2a996481cff1e7aaa8">SelectAddrRegImm</a> (SDValue Addr, SDValue &amp;Base, SDValue &amp;Offset, bool IsRV32Zdinx=false)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a185b481cf26bfc5e6ed78a7d07519301">SelectAddrRegImmLsb00000</a> (SDValue Addr, SDValue &amp;Base, SDValue &amp;Offset)</>}>
Similar to SelectAddrRegImm, except that the least significant 5 bits of Offset should be all zeros. <a href="#a185b481cf26bfc5e6ed78a7d07519301">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5f4040f9efb6f772dd5b95c7384ceac3">SelectAddrRegImmRV32Zdinx</a> (SDValue Addr, SDValue &amp;Base, SDValue &amp;Offset)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a2af215cb308965561cd20b6d6dc7798b">SelectAddrRegReg</a> (SDValue Addr, SDValue &amp;Base, SDValue &amp;Offset)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#afae779832c7d1fe14084a195e6826071">SelectAddrRegRegScale</a> (SDValue Addr, unsigned MaxShiftAmount, SDValue &amp;Base, SDValue &amp;Index, SDValue &amp;Scale)</>}>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;unsigned MaxShift&gt;</>}
  type="bool"
  name={<><a href="#a975241c41be7cb620381b658bc23a6ff">SelectAddrRegRegScale</a> (SDValue Addr, SDValue &amp;Base, SDValue &amp;Index, SDValue &amp;Scale)</>}>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;unsigned MaxShift, unsigned Bits&gt;</>}
  type="bool"
  name={<><a href="#ad989a7218cfa7a00228458266da30775">SelectAddrRegZextRegScale</a> (SDValue Addr, SDValue &amp;Base, SDValue &amp;Index, SDValue &amp;Scale)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a5c6e604c1448af21dd7165a086728b31">SelectInlineAsmMemoryOperand</a> (const SDValue &amp;Op, InlineAsm::ConstraintCode ConstraintID, std::vector&lt; SDValue &gt; &amp;OutOps) override</>}>
SelectInlineAsmMemoryOperand - Select the specified address as a target addressing mode, according to the specified constraint. <a href="#a5c6e604c1448af21dd7165a086728b31">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a6ed9eee21fb8cd7cc428eeafae6b28bc">selectInvLogicImm</a> (SDValue N, SDValue &amp;Val)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a59b8897a5959dc1ad5ff6311eae5e9b2">selectLow8BitsVSplat</a> (SDValue N, SDValue &amp;SplatVal)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a656b650a40d5acec00fc5a95ed5c71af">selectRVVSimm5</a> (SDValue N, unsigned Width, SDValue &amp;Imm)</>}>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;unsigned Width&gt;</>}
  type="bool"
  name={<><a href="#ab56dfbd0e6d276051f48a8aaca6162b5">selectRVVSimm5</a> (SDValue N, SDValue &amp;Imm)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a8414362458bfc0acef16b0440665faa1">selectScalarFPAsInt</a> (SDValue N, SDValue &amp;Imm)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a007b16805afc4c07d06f494804c588a0">selectSETCC</a> (SDValue N, ISD::CondCode ExpectedCCVal, SDValue &amp;Val)</>}>
RISC-V doesn&#39;t have general instructions for integer setne/seteq, but we can check for equality with 0. <a href="#a007b16805afc4c07d06f494804c588a0">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a335dea545b19d321b4ef1e77fc1f77e7">selectSETEQ</a> (SDValue N, SDValue &amp;Val)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a9399b0bae995e0f6e829909d253b252f">selectSETNE</a> (SDValue N, SDValue &amp;Val)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a015f92412cbdc26fe3f1f398afb3575b">selectSExtBits</a> (SDValue N, unsigned Bits, SDValue &amp;Val)</>}>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;unsigned Bits&gt;</>}
  type="bool"
  name={<><a href="#a79ac751b1d22b0f304884dfabe120e05">selectSExtBits</a> (SDValue N, SDValue &amp;Val)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a491dd364e0fd3440074a55eeec66b267">selectSF&#95;VC&#95;X&#95;SE</a> (SDNode &#42;Node)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#af619c526b5e90968d76fbd4fe4c861cb">selectShiftMask</a> (SDValue N, unsigned ShiftWidth, SDValue &amp;ShAmt)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a9a218b6638506d322e84bf0e7a4fabff">selectShiftMask32</a> (SDValue N, SDValue &amp;ShAmt)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a1e9216876c10fd17e43217bab282a4d8">selectShiftMaskXLen</a> (SDValue N, SDValue &amp;ShAmt)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a06a0bdd0c07878ba4d61fa3b1b0453b1">selectSHXADD&#95;UWOp</a> (SDValue N, unsigned ShAmt, SDValue &amp;Val)</>}>
Look for various patterns that can be done with a SHL that can be folded into a SHXADD&#95;UW. <a href="#a06a0bdd0c07878ba4d61fa3b1b0453b1">More...</a>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;unsigned ShAmt&gt;</>}
  type="bool"
  name={<><a href="#a03a1b1ee1fea2b1c4911d4e5e6bb7a2a">selectSHXADD&#95;UWOp</a> (SDValue N, SDValue &amp;Val)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#af9a2bb077674a4de01b665b694b7f77f">selectSHXADDOp</a> (SDValue N, unsigned ShAmt, SDValue &amp;Val)</>}>
Look for various patterns that can be done with a SHL that can be folded into a SHXADD. <a href="#af9a2bb077674a4de01b665b694b7f77f">More...</a>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;unsigned ShAmt&gt;</>}
  type="bool"
  name={<><a href="#ae9ab615e80a0eef48a4c044b66d9c04f">selectSHXADDOp</a> (SDValue N, SDValue &amp;Val)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a48c6bde78599716905a0196844dc5c9c">selectSimm5Shl2</a> (SDValue N, SDValue &amp;Simm5, SDValue &amp;Shl2)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a9dd913520cec32052ff63c8735efad5c">selectVLOp</a> (SDValue N, SDValue &amp;VL)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a8fa52705ef408e923efaab38cd62597a">selectVLSEG</a> (SDNode &#42;Node, unsigned NF, bool IsMasked, bool IsStrided)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a4165c3b90d08f85ae15b915d4d4bdf65">selectVLSEGFF</a> (SDNode &#42;Node, unsigned NF, bool IsMasked)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#af390be4480c0588fa6c3fc6cd05e4166">selectVLXSEG</a> (SDNode &#42;Node, unsigned NF, bool IsMasked, bool IsOrdered)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a97a91b8b1f7d203b918218d0db9cec5d">selectVSETVLI</a> (SDNode &#42;Node)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a81db6a638b456bb26ffa634a27e52798">selectVSplat</a> (SDValue N, SDValue &amp;SplatVal)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a60c150f4b46cf5dc8dd1af9653ddde43">selectVSplatSimm5</a> (SDValue N, SDValue &amp;SplatVal)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ab1135c7a8ff766bc0ec72c55e1049d87">selectVSplatSimm5Plus1</a> (SDValue N, SDValue &amp;SplatVal)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#abfe913dce113bf8f5d20f5e1fe1966b2">selectVSplatSimm5Plus1NonZero</a> (SDValue N, SDValue &amp;SplatVal)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aff942d6f8939b769939917efd741bde5">selectVSplatUimm</a> (SDValue N, unsigned Bits, SDValue &amp;SplatVal)</>}>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;unsigned Bits&gt;</>}
  type="bool"
  name={<><a href="#a0fe3090ddbfdb18ba09417cd06334349">selectVSplatUimmBits</a> (SDValue N, SDValue &amp;Val)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#abf23f63b97b9f5f99c3dd3c3a986e418">selectVSSEG</a> (SDNode &#42;Node, unsigned NF, bool IsMasked, bool IsStrided)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="void"
  name={<><a href="#a35a4f3715a02bc5b5d9ced3b5324f439">selectVSXSEG</a> (SDNode &#42;Node, unsigned NF, bool IsMasked, bool IsOrdered)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a05b5cba8cfdcec8f2d1dafb06fb63ab5">selectZExtBits</a> (SDValue N, unsigned Bits, SDValue &amp;Val)</>}>
</MembersIndexItem>

<MembersIndexItem
  template={<>template &lt;unsigned Bits&gt;</>}
  type="bool"
  name={<><a href="#af01870e7e19b1220afa10a19f526c533">selectZExtBits</a> (SDValue N, SDValue &amp;Val)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#afa371a03066103bb85f89636e86686d7">tryIndexedLoad</a> (SDNode &#42;Node)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a92a75fbae3b487187668a2099271d1a0">tryShrinkShlLogicImm</a> (SDNode &#42;Node)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aa3196a845dd9ce40f3b0766ee99dea7e">trySignedBitfieldExtract</a> (SDNode &#42;Node)</>}>
</MembersIndexItem>

</MembersIndex>

## Private Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="bool"
  name={<><a href="#a53c54937d0533922a882ec6e34c32fd1">doPeepholeMaskedRVV</a> (MachineSDNode &#42;Node)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#acc75be5ae6066c2bd794ca92cff5da7b">doPeepholeMergeVVMFold</a> ()</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a47bfccc8301db8b0f7a86953b0295c61">doPeepholeNoRegPassThru</a> ()</>}>
If our passthru is an implicit&#95;def, use noreg instead. <a href="#a47bfccc8301db8b0f7a86953b0295c61">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#acafa4f39ff5b552aebc591881c7d8228">doPeepholeSExtW</a> (SDNode &#42;Node)</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#afcbf4fdfaeac8713f4f267124c22c45c">performCombineVMergeAndVOps</a> (SDNode &#42;N)</>}>
</MembersIndexItem>

</MembersIndex>

## Private Member Attributes Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/riscvsubtarget">RISCVSubtarget</a> &#42;</>}
  name={<><a href="#a57c98913ddf92cf8fb8329df22d1a904">Subtarget</a> = nullptr</>}>
</MembersIndexItem>

</MembersIndex>

## Public Static Functions Index

<MembersIndex>

<MembersIndexItem
  type={<><a href="/docs/api/namespaces/llvm/riscvcc/#a54a545c3f090650e4ae09e3174045976">RISCVCC::CondCode</a></>}
  name={<><a href="#afe653782963dc86ef7f61b60b21dab8b">getRISCVCCForIntCC</a> (ISD::CondCode CC)</>}>
</MembersIndexItem>

</MembersIndex>


Definition at line 24 of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>.

<SectionDefinition>

## Public Constructors

### RISCVDAGToDAGISel() {#a7a2f31a49799bb6be312837805a95127}

<MemberDefinition
  prototype="llvm::RISCVDAGToDAGISel::RISCVDAGToDAGISel ()"
  labels = {["delete"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00028">28</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>.
</MemberDefinition>

### RISCVDAGToDAGISel() {#a368f6642527e92c99ed4fc152b076bc4}

<MemberDefinition
  prototype={<>llvm::RISCVDAGToDAGISel::RISCVDAGToDAGISel (<a href="/docs/api/classes/llvm/riscvtargetmachine">RISCVTargetMachine</a> &amp; TargetMachine, <a href="/docs/api/namespaces/llvm/#a8ec1bf8d7b792ca9fac56f8514db18d2">CodeGenOptLevel</a> OptLevel)</>}
  labels = {["inline", "explicit"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00030">30</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Functions

### addVectorLoadStoreOperands() {#a824579538728c6e67cf9a6191e5894e3}

<MemberDefinition
  prototype={<>void RISCVDAGToDAGISel::addVectorLoadStoreOperands (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Node, unsigned SEWImm, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdloc">SDLoc</a> &amp; DL, unsigned CurOp, bool IsMasked, bool IsStridedOrIndexed, <a href="/docs/api/classes/llvm/smallvectorimpl">SmallVectorImpl</a>&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp; Operands, bool IsLoad=false, <a href="/docs/api/classes/llvm/mvt">MVT</a> &#42; IndexVT=nullptr)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00151">151</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp/#l00239">239</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a>.
</MemberDefinition>

### hasAllBUsers() {#a874647ac6d0cd4cc31e8f3f335f014a5}

<MemberDefinition
  prototype={<>bool llvm::RISCVDAGToDAGISel::hasAllBUsers (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Node) const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00125">125</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>.
</MemberDefinition>

### hasAllHUsers() {#a5bd868d175a4cfe28c31e8bd58380090}

<MemberDefinition
  prototype={<>bool llvm::RISCVDAGToDAGISel::hasAllHUsers (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Node) const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00126">126</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>.
</MemberDefinition>

### hasAllNBitUsers() {#a0c47c47ebffcc56ccf426575cc7688f1}

<MemberDefinition
  prototype={<>bool RISCVDAGToDAGISel::hasAllNBitUsers (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Node, unsigned Bits, <a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> unsigned Depth=0) const</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00123">123</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp/#l03302">3302</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a>.
</MemberDefinition>

### hasAllWUsers() {#a68fe5706b6c5ab0df6fc48ecf12dec30}

<MemberDefinition
  prototype={<>bool llvm::RISCVDAGToDAGISel::hasAllWUsers (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Node) const</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00127">127</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>.
</MemberDefinition>

### PostprocessISelDAG() {#a838f903d98be09e801b17c933b89fe27}

<MemberDefinition
  prototype="void RISCVDAGToDAGISel::PostprocessISelDAG ()"
  labels = {["virtual"]}>
<a href="#a838f903d98be09e801b17c933b89fe27">PostprocessISelDAG()</a> - This hook allows the target to hack on the graph right after selection.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00040">40</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp/#l00140">140</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a>.
</MemberDefinition>

### PreprocessISelDAG() {#a6aa2c4df9fd69696ef41afd841661bb7}

<MemberDefinition
  prototype="void RISCVDAGToDAGISel::PreprocessISelDAG ()"
  labels = {["virtual"]}>
PreprocessISelDAG - This hook allows targets to hack on the graph before instruction selection starts.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00039">39</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp/#l00049">49</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a>.
</MemberDefinition>

### runOnMachineFunction() {#a6cc72c6519e1e43f155319c3130fc688}

<MemberDefinition
  prototype={<>bool llvm::RISCVDAGToDAGISel::runOnMachineFunction (<a href="/docs/api/classes/llvm/machinefunction">MachineFunction</a> &amp; MF)</>}
  labels = {["inline", "virtual"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00034">34</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>.
</MemberDefinition>

### Select() {#a7d60a41c0d5e450f770042d3427928d0}

<MemberDefinition
  prototype={<>void RISCVDAGToDAGISel::Select (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N)</>}
  labels = {["virtual"]}>
Main hook for targets to transform nodes into machine nodes.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00042">42</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp/#l00841">841</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectAddrFrameIndex() {#a6717d53904bf236f07c08d32f3caeab3}

<MemberDefinition
  prototype={<>bool RISCVDAGToDAGISel::SelectAddrFrameIndex (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Addr, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Offset)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00048">48</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp/#l02523">2523</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectAddrRegImm() {#a030eaafa553ffa2a996481cff1e7aaa8}

<MemberDefinition
  prototype={<>bool RISCVDAGToDAGISel::SelectAddrRegImm (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Addr, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Offset, bool IsRV32Zdinx=false)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00049">49</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp/#l02669">2669</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectAddrRegImmLsb00000() {#a185b481cf26bfc5e6ed78a7d07519301}

<MemberDefinition
  prototype={<>bool RISCVDAGToDAGISel::SelectAddrRegImmLsb00000 (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Addr, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Offset)</>}>
Similar to SelectAddrRegImm, except that the least significant 5 bits of Offset should be all zeros.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00054">54</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp/#l02789">2789</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectAddrRegImmRV32Zdinx() {#a5f4040f9efb6f772dd5b95c7384ceac3}

<MemberDefinition
  prototype={<>bool llvm::RISCVDAGToDAGISel::SelectAddrRegImmRV32Zdinx (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Addr, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Offset)</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00051">51</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>.
</MemberDefinition>

### SelectAddrRegReg() {#a2af215cb308965561cd20b6d6dc7798b}

<MemberDefinition
  prototype={<>bool RISCVDAGToDAGISel::SelectAddrRegReg (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Addr, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Offset)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00080">80</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp/#l02855">2855</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectAddrRegRegScale() {#afae779832c7d1fe14084a195e6826071}

<MemberDefinition
  prototype={<>bool RISCVDAGToDAGISel::SelectAddrRegRegScale (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Addr, unsigned MaxShiftAmount, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Index, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Scale)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00056">56</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp/#l02615">2615</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a>.
</MemberDefinition>

### SelectAddrRegRegScale() {#a975241c41be7cb620381b658bc23a6ff}

<MemberDefinition
  template={<>template &lt;unsigned MaxShift&gt;</>}
  prototype={<>bool llvm::RISCVDAGToDAGISel::SelectAddrRegRegScale (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Addr, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Index, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Scale)</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00060">60</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>.
</MemberDefinition>

### SelectAddrRegZextRegScale() {#ad989a7218cfa7a00228458266da30775}

<MemberDefinition
  template={<>template &lt;unsigned MaxShift, unsigned Bits&gt;</>}
  prototype={<>bool llvm::RISCVDAGToDAGISel::SelectAddrRegZextRegScale (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> Addr, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Base, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Index, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Scale)</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00066">66</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>.
</MemberDefinition>

### SelectInlineAsmMemoryOperand() {#a5c6e604c1448af21dd7165a086728b31}

<MemberDefinition
  prototype={<>bool RISCVDAGToDAGISel::SelectInlineAsmMemoryOperand (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Op, <a href="/docs/api/classes/llvm/inlineasm/#af73223719f15f8ca95f36ce43aa9d6d0">InlineAsm::ConstraintCode</a> ConstraintID, std::vector&lt; <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &gt; &amp; OutOps)</>}
  labels = {["virtual"]}>
SelectInlineAsmMemoryOperand - Select the specified address as a target addressing mode, according to the specified constraint.

If this does not match or is not implemented, return true. The resultant operands (which will appear in the machine instruction) should be added to the OutOps vector.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00044">44</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp/#l02495">2495</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a>.
</MemberDefinition>

### selectInvLogicImm() {#a6ed9eee21fb8cd7cc428eeafae6b28bc}

<MemberDefinition
  prototype={<>bool RISCVDAGToDAGISel::selectInvLogicImm (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Val)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00121">121</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp/#l03216">3216</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a>.
</MemberDefinition>

### selectLow8BitsVSplat() {#a59b8897a5959dc1ad5ff6311eae5e9b2}

<MemberDefinition
  prototype={<>bool RISCVDAGToDAGISel::selectLow8BitsVSplat (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; SplatVal)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00143">143</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp/#l03595">3595</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a>.
</MemberDefinition>

### selectRVVSimm5() {#a656b650a40d5acec00fc5a95ed5c71af}

<MemberDefinition
  prototype={<>bool RISCVDAGToDAGISel::selectRVVSimm5 (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, unsigned Width, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Imm)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00146">146</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp/#l03657">3657</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a>.
</MemberDefinition>

### selectRVVSimm5() {#ab56dfbd0e6d276051f48a8aaca6162b5}

<MemberDefinition
  template={<>template &lt;unsigned Width&gt;</>}
  prototype={<>bool llvm::RISCVDAGToDAGISel::selectRVVSimm5 (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Imm)</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00147">147</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>.
</MemberDefinition>

### selectScalarFPAsInt() {#a8414362458bfc0acef16b0440665faa1}

<MemberDefinition
  prototype={<>bool RISCVDAGToDAGISel::selectScalarFPAsInt (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Imm)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00144">144</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp/#l03621">3621</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a>.
</MemberDefinition>

### selectSETCC() {#a007b16805afc4c07d06f494804c588a0}

<MemberDefinition
  prototype={<>bool RISCVDAGToDAGISel::selectSETCC (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/namespaces/llvm/isd/#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> ExpectedCCVal, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Val)</>}>
RISC-V doesn&#39;t have general instructions for integer setne/seteq, but we can check for equality with 0.

This function emits instructions that convert the seteq/setne into something that can be compared with 0. <code>ExpectedCCVal</code> indicates the condition code to attempt to match (e.g. <a href="/docs/api/namespaces/llvm/isd/#ac3c3cf58d6d631af6a172457304d3d07a2887cc8b39915a25180f4bca0026a15e">ISD::SETNE</a>).

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00094">94</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp/#l02945">2945</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a>.
</MemberDefinition>

### selectSETEQ() {#a335dea545b19d321b4ef1e77fc1f77e7}

<MemberDefinition
  prototype={<>bool llvm::RISCVDAGToDAGISel::selectSETEQ (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Val)</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00098">98</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>.
</MemberDefinition>

### selectSETNE() {#a9399b0bae995e0f6e829909d253b252f}

<MemberDefinition
  prototype={<>bool llvm::RISCVDAGToDAGISel::selectSETNE (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Val)</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00095">95</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>.
</MemberDefinition>

### selectSExtBits() {#a015f92412cbdc26fe3f1f398afb3575b}

<MemberDefinition
  prototype={<>bool RISCVDAGToDAGISel::selectSExtBits (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, unsigned Bits, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Val)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00102">102</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp/#l03012">3012</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a>.
</MemberDefinition>

### selectSExtBits() {#a79ac751b1d22b0f304884dfabe120e05}

<MemberDefinition
  template={<>template &lt;unsigned Bits&gt;</>}
  prototype={<>bool llvm::RISCVDAGToDAGISel::selectSExtBits (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Val)</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00103">103</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>.
</MemberDefinition>

### selectSF&#95;VC&#95;X&#95;SE() {#a491dd364e0fd3440074a55eeec66b267}

<MemberDefinition
  prototype={<>void RISCVDAGToDAGISel::selectSF&#95;VC&#95;X&#95;SE (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Node)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00165">165</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp/#l00740">740</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a>.
</MemberDefinition>

### selectShiftMask() {#af619c526b5e90968d76fbd4fe4c861cb}

<MemberDefinition
  prototype={<>bool RISCVDAGToDAGISel::selectShiftMask (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, unsigned ShiftWidth, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; ShAmt)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00086">86</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp/#l02868">2868</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a>.
</MemberDefinition>

### selectShiftMask32() {#a9a218b6638506d322e84bf0e7a4fabff}

<MemberDefinition
  prototype={<>bool llvm::RISCVDAGToDAGISel::selectShiftMask32 (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; ShAmt)</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00090">90</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>.
</MemberDefinition>

### selectShiftMaskXLen() {#a1e9216876c10fd17e43217bab282a4d8}

<MemberDefinition
  prototype={<>bool llvm::RISCVDAGToDAGISel::selectShiftMaskXLen (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; ShAmt)</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00087">87</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>.
</MemberDefinition>

### selectSHXADD&#95;UWOp() {#a06a0bdd0c07878ba4d61fa3b1b0453b1}

<MemberDefinition
  prototype={<>bool RISCVDAGToDAGISel::selectSHXADD&#95;UWOp (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, unsigned ShAmt, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Val)</>}>
Look for various patterns that can be done with a SHL that can be folded into a SHXADD&#95;UW.

<code>ShAmt</code> contains 1, 2, or 3 and is set based on which SHXADD&#95;UW we are trying to match.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00116">116</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp/#l03182">3182</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a>.
</MemberDefinition>

### selectSHXADD&#95;UWOp() {#a03a1b1ee1fea2b1c4911d4e5e6bb7a2a}

<MemberDefinition
  template={<>template &lt;unsigned ShAmt&gt;</>}
  prototype={<>bool llvm::RISCVDAGToDAGISel::selectSHXADD&#95;UWOp (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Val)</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00117">117</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>.
</MemberDefinition>

### selectSHXADDOp() {#af9a2bb077674a4de01b665b694b7f77f}

<MemberDefinition
  prototype={<>bool RISCVDAGToDAGISel::selectSHXADDOp (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, unsigned ShAmt, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Val)</>}>
Look for various patterns that can be done with a SHL that can be folded into a SHXADD.

<code>ShAmt</code> contains 1, 2, or 3 and is set based on which SHXADD we are trying to match.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00111">111</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp/#l03062">3062</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a>.
</MemberDefinition>

### selectSHXADDOp() {#ae9ab615e80a0eef48a4c044b66d9c04f}

<MemberDefinition
  template={<>template &lt;unsigned ShAmt&gt;</>}
  prototype={<>bool llvm::RISCVDAGToDAGISel::selectSHXADDOp (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Val)</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00112">112</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>.
</MemberDefinition>

### selectSimm5Shl2() {#a48c6bde78599716905a0196844dc5c9c}

<MemberDefinition
  prototype={<>bool RISCVDAGToDAGISel::selectSimm5Shl2 (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Simm5, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Shl2)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00129">129</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp/#l03466">3466</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a>.
</MemberDefinition>

### selectVLOp() {#a9dd913520cec32052ff63c8735efad5c}

<MemberDefinition
  prototype={<>bool RISCVDAGToDAGISel::selectVLOp (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; VL)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00131">131</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp/#l03490">3490</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a>.
</MemberDefinition>

### selectVLSEG() {#a8fa52705ef408e923efaab38cd62597a}

<MemberDefinition
  prototype={<>void RISCVDAGToDAGISel::selectVLSEG (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Node, unsigned NF, bool IsMasked, bool IsStrided)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00157">157</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp/#l00285">285</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a>.
</MemberDefinition>

### selectVLSEGFF() {#a4165c3b90d08f85ae15b915d4d4bdf65}

<MemberDefinition
  prototype={<>void RISCVDAGToDAGISel::selectVLSEGFF (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Node, unsigned NF, bool IsMasked)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00158">158</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp/#l00314">314</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a>.
</MemberDefinition>

### selectVLXSEG() {#af390be4480c0588fa6c3fc6cd05e4166}

<MemberDefinition
  prototype={<>void RISCVDAGToDAGISel::selectVLXSEG (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Node, unsigned NF, bool IsMasked, bool IsOrdered)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00159">159</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp/#l00346">346</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a>.
</MemberDefinition>

### selectVSETVLI() {#a97a91b8b1f7d203b918218d0db9cec5d}

<MemberDefinition
  prototype={<>void RISCVDAGToDAGISel::selectVSETVLI (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Node)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00163">163</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp/#l00468">468</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a>.
</MemberDefinition>

### selectVSplat() {#a81db6a638b456bb26ffa634a27e52798}

<MemberDefinition
  prototype={<>bool RISCVDAGToDAGISel::selectVSplat (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; SplatVal)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00133">133</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp/#l03529">3529</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a>.
</MemberDefinition>

### selectVSplatSimm5() {#a60c150f4b46cf5dc8dd1af9653ddde43}

<MemberDefinition
  prototype={<>bool RISCVDAGToDAGISel::selectVSplatSimm5 (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; SplatVal)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00134">134</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp/#l03569">3569</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a>.
</MemberDefinition>

### selectVSplatSimm5Plus1() {#ab1135c7a8ff766bc0ec72c55e1049d87}

<MemberDefinition
  prototype={<>bool RISCVDAGToDAGISel::selectVSplatSimm5Plus1 (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; SplatVal)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00139">139</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp/#l03574">3574</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a>.
</MemberDefinition>

### selectVSplatSimm5Plus1NonZero() {#abfe913dce113bf8f5d20f5e1fe1966b2}

<MemberDefinition
  prototype={<>bool RISCVDAGToDAGISel::selectVSplatSimm5Plus1NonZero (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; SplatVal)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00140">140</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp/#l03580">3580</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a>.
</MemberDefinition>

### selectVSplatUimm() {#aff942d6f8939b769939917efd741bde5}

<MemberDefinition
  prototype={<>bool RISCVDAGToDAGISel::selectVSplatUimm (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, unsigned Bits, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; SplatVal)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00135">135</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp/#l03588">3588</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a>.
</MemberDefinition>

### selectVSplatUimmBits() {#a0fe3090ddbfdb18ba09417cd06334349}

<MemberDefinition
  template={<>template &lt;unsigned Bits&gt;</>}
  prototype={<>bool llvm::RISCVDAGToDAGISel::selectVSplatUimmBits (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Val)</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00136">136</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>.
</MemberDefinition>

### selectVSSEG() {#abf23f63b97b9f5f99c3dd3c3a986e418}

<MemberDefinition
  prototype={<>void RISCVDAGToDAGISel::selectVSSEG (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Node, unsigned NF, bool IsMasked, bool IsStrided)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00160">160</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp/#l00395">395</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a>.
</MemberDefinition>

### selectVSXSEG() {#a35a4f3715a02bc5b5d9ced3b5324f439}

<MemberDefinition
  prototype={<>void RISCVDAGToDAGISel::selectVSXSEG (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Node, unsigned NF, bool IsMasked, bool IsOrdered)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00161">161</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp/#l00421">421</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a>.
</MemberDefinition>

### selectZExtBits() {#a05b5cba8cfdcec8f2d1dafb06fb63ab5}

<MemberDefinition
  prototype={<>bool RISCVDAGToDAGISel::selectZExtBits (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, unsigned Bits, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Val)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00106">106</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp/#l03041">3041</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a>.
</MemberDefinition>

### selectZExtBits() {#af01870e7e19b1220afa10a19f526c533}

<MemberDefinition
  template={<>template &lt;unsigned Bits&gt;</>}
  prototype={<>bool llvm::RISCVDAGToDAGISel::selectZExtBits (<a href="/docs/api/classes/llvm/sdvalue">SDValue</a> N, <a href="/docs/api/classes/llvm/sdvalue">SDValue</a> &amp; Val)</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00107">107</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>.
</MemberDefinition>

### tryIndexedLoad() {#afa371a03066103bb85f89636e86686d7}

<MemberDefinition
  prototype={<>bool RISCVDAGToDAGISel::tryIndexedLoad (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Node)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00084">84</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp/#l00671">671</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a>.
</MemberDefinition>

### tryShrinkShlLogicImm() {#a92a75fbae3b487187668a2099271d1a0}

<MemberDefinition
  prototype={<>bool RISCVDAGToDAGISel::tryShrinkShlLogicImm (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Node)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00082">82</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp/#l00526">526</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a>.
</MemberDefinition>

### trySignedBitfieldExtract() {#aa3196a845dd9ce40f3b0766ee99dea7e}

<MemberDefinition
  prototype={<>bool RISCVDAGToDAGISel::trySignedBitfieldExtract (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Node)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00083">83</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp/#l00604">604</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Private Member Functions

### doPeepholeMaskedRVV() {#a53c54937d0533922a882ec6e34c32fd1}

<MemberDefinition
  prototype={<>bool RISCVDAGToDAGISel::doPeepholeMaskedRVV (<a href="/docs/api/classes/llvm/machinesdnode">MachineSDNode</a> &#42; Node)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00194">194</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp/#l03815">3815</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a>.
</MemberDefinition>

### doPeepholeMergeVVMFold() {#acc75be5ae6066c2bd794ca92cff5da7b}

<MemberDefinition
  prototype="bool RISCVDAGToDAGISel::doPeepholeMergeVVMFold ()">

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00195">195</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp/#l04080">4080</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a>.
</MemberDefinition>

### doPeepholeNoRegPassThru() {#a47bfccc8301db8b0f7a86953b0295c61}

<MemberDefinition
  prototype="bool RISCVDAGToDAGISel::doPeepholeNoRegPassThru ()">
If our passthru is an implicit&#95;def, use noreg instead.

This side steps issues with MachineCSE not being able to CSE expressions with IMPLICIT&#95;DEF operands while preserving the semantic intent. See pr64282 for context. Note that this transform is the last one performed at ISEL DAG to DAG.

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00196">196</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp/#l04100">4100</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a>.
</MemberDefinition>

### doPeepholeSExtW() {#acafa4f39ff5b552aebc591881c7d8228}

<MemberDefinition
  prototype={<>bool RISCVDAGToDAGISel::doPeepholeSExtW (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; Node)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00193">193</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp/#l03675">3675</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a>.
</MemberDefinition>

### performCombineVMergeAndVOps() {#afcbf4fdfaeac8713f4f267124c22c45c}

<MemberDefinition
  prototype={<>bool RISCVDAGToDAGISel::performCombineVMergeAndVOps (<a href="/docs/api/classes/llvm/sdnode">SDNode</a> &#42; N)</>}>

Declaration at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00197">197</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>, definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp/#l03892">3892</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Private Member Attributes

### Subtarget {#a57c98913ddf92cf8fb8329df22d1a904}

<MemberDefinition
  prototype={<>const RISCVSubtarget&#42; llvm::RISCVDAGToDAGISel::Subtarget = nullptr</>}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00025">25</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Static Functions

### getRISCVCCForIntCC() {#afe653782963dc86ef7f61b60b21dab8b}

<MemberDefinition
  prototype={<>static RISCVCC::CondCode llvm::RISCVDAGToDAGISel::getRISCVCCForIntCC (<a href="/docs/api/namespaces/llvm/isd/#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC)</>}
  labels = {["inline", "static"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h/#l00170">170</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this class was generated from the following files:

<ul>
<li><a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-cpp">RISCVISelDAGToDAG.cpp</a></li>
<li><a href="/docs/api/files/lib/lib/target/lib/target/riscv/riscviseldagtodag-h">RISCVISelDAGToDAG.h</a></li>
</ul>

</DoxygenPage>
