Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon May 26 16:45:31 2025
| Host         : Zephyrus-G16 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MainProgram_control_sets_placed.rpt
| Design       : MainProgram
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |     8 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|     10 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              62 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             120 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+------------------------------------------------------+-------------------+------------------+----------------+
|        Clock Signal        |                     Enable Signal                    |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------------+------------------------------------------------------+-------------------+------------------+----------------+
|  Clk_IBUF_BUFG             |                                                      |                   |                3 |             10 |
|  EffectiveClk_reg_n_0_BUFG | Nanoprocessor_0/Program_Counter_0/E[0]               | Reset_IBUF        |                5 |             24 |
|  EffectiveClk_reg_n_0_BUFG | Nanoprocessor_0/Program_Counter_0/Regs_reg[1][11][0] | Reset_IBUF        |                3 |             24 |
|  EffectiveClk_reg_n_0_BUFG | Nanoprocessor_0/Program_Counter_0/Regs_reg[5][11][0] | Reset_IBUF        |                5 |             24 |
|  EffectiveClk_reg_n_0_BUFG | Nanoprocessor_0/Program_Counter_0/Regs_reg[3][11][0] | Reset_IBUF        |                5 |             24 |
|  EffectiveClk_reg_n_0_BUFG | Nanoprocessor_0/Program_Counter_0/Regs_reg[4][11][0] | Reset_IBUF        |                6 |             24 |
|  Clk_IBUF_BUFG             |                                                      | count[31]_i_1_n_0 |                8 |             62 |
+----------------------------+------------------------------------------------------+-------------------+------------------+----------------+


