[{"DBLP title": "Characterizing and mitigating the impact of process variations on phase change based memory systems.", "DBLP authors": ["Wangyuan Zhang", "Tao Li"], "year": 2009, "MAG papers": [{"PaperId": 2138436606, "PaperTitle": "characterizing and mitigating the impact of process variations on phase change based memory systems", "Year": 2009, "CitationCount": 137, "EstimatedCitation": 171, "Affiliations": {"university of florida": 2.0}}], "source": "ES"}, {"DBLP title": "Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling.", "DBLP authors": ["Moinuddin K. Qureshi", "John P. Karidis", "Michele Franceschini", "Vijayalakshmi Srinivasan", "Luis A. Lastras", "B\u00fclent Abali"], "year": 2009, "MAG papers": [{"PaperId": 2112753327, "PaperTitle": "enhancing lifetime and security of pcm based main memory with start gap wear leveling", "Year": 2009, "CitationCount": 673, "EstimatedCitation": 877, "Affiliations": {"ibm": 6.0}}], "source": "ES"}, {"DBLP title": "Characterizing flash memory: anomalies, observations, and applications.", "DBLP authors": ["Laura M. Grupp", "Adrian M. Caulfield", "Joel Coburn", "Steven Swanson", "Eitan Yaakobi", "Paul H. Siegel", "Jack K. Wolf"], "year": 2009, "MAG papers": [{"PaperId": 2155370145, "PaperTitle": "characterizing flash memory anomalies observations and applications", "Year": 2009, "CitationCount": 400, "EstimatedCitation": 557, "Affiliations": {"university of california san diego": 7.0}}, {"PaperId": 3142786544, "PaperTitle": "characterizing flash memory anomalies observations and applications", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Complexity effective memory access scheduling for many-core accelerator architectures.", "DBLP authors": ["George L. Yuan", "Ali Bakhoda", "Tor M. Aamodt"], "year": 2009, "MAG papers": [{"PaperId": 2107333973, "PaperTitle": "complexity effective memory access scheduling for many core accelerator architectures", "Year": 2009, "CitationCount": 85, "EstimatedCitation": 129, "Affiliations": {"university of british columbia": 3.0}}, {"PaperId": 3152438252, "PaperTitle": "complexity effective memory access scheduling for many core accelerator architectures", "Year": 2009, "CitationCount": 109, "EstimatedCitation": 158, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Qilin: exploiting parallelism on heterogeneous multiprocessors with adaptive mapping.", "DBLP authors": ["Chi-Keung Luk", "Sunpyo Hong", "Hyesoon Kim"], "year": 2009, "MAG papers": [{"PaperId": 2150476673, "PaperTitle": "qilin exploiting parallelism on heterogeneous multiprocessors with adaptive mapping", "Year": 2009, "CitationCount": 466, "EstimatedCitation": 727, "Affiliations": {"intel": 1.0, "georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "DDT: design and evaluation of a dynamic program analysis for optimizing data structure usage.", "DBLP authors": ["Changhee Jung", "Nathan Clark"], "year": 2009, "MAG papers": [{"PaperId": 2109547380, "PaperTitle": "ddt design and evaluation of a dynamic program analysis for optimizing data structure usage", "Year": 2009, "CitationCount": 40, "EstimatedCitation": 54, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Tree register allocation.", "DBLP authors": ["Hongbo Rong"], "year": 2009, "MAG papers": [{"PaperId": 2107428139, "PaperTitle": "tree register allocation", "Year": 2009, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"microsoft": 1.0}}], "source": "ES"}, {"DBLP title": "Portable compiler optimisation across embedded programs and microarchitectures using machine learning.", "DBLP authors": ["Christophe Dubach", "Timothy M. Jones", "Edwin V. Bonilla", "Grigori Fursin", "Michael F. P. O'Boyle"], "year": 2009, "MAG papers": [{"PaperId": 3140523021, "PaperTitle": "portable compiler optimisation across embedded programs and microarchitectures using machine learning", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2171539112, "PaperTitle": "portable compiler optimisation across embedded programs and microarchitectures using machine learning", "Year": 2009, "CitationCount": 110, "EstimatedCitation": 110, "Affiliations": {"university of edinburgh": 4.0, "french institute for research in computer science and automation": 1.0}}], "source": "ES"}, {"DBLP title": "Improving cache lifetime reliability at ultra-low voltages.", "DBLP authors": ["Zeshan Chishti", "Alaa R. Alameldeen", "Chris Wilkerson", "Wei Wu", "Shih-Lien Lu"], "year": 2009, "MAG papers": [{"PaperId": 2136444750, "PaperTitle": "improving cache lifetime reliability at ultra low voltages", "Year": 2009, "CitationCount": 152, "EstimatedCitation": 208, "Affiliations": {"intel": 5.0}}], "source": "ES"}, {"DBLP title": "ZerehCache: armoring cache architectures in high defect density technologies.", "DBLP authors": ["Amin Ansari", "Shantanu Gupta", "Shuguang Feng", "Scott A. Mahlke"], "year": 2009, "MAG papers": [{"PaperId": 2099339734, "PaperTitle": "zerehcache armoring cache architectures in high defect density technologies", "Year": 2009, "CitationCount": 74, "EstimatedCitation": 102, "Affiliations": {"university of michigan": 4.0}}], "source": "ES"}, {"DBLP title": "Low Vccmin fault-tolerant cache with highly predictable performance.", "DBLP authors": ["Jaume Abella", "Javier Carretero", "Pedro Chaparro", "Xavier Vera", "Antonio Gonz\u00e1lez"], "year": 2009, "MAG papers": [{"PaperId": 3149162265, "PaperTitle": "low vccmin fault tolerant cache with highly predictable performance", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2119306084, "PaperTitle": "low vccmin fault tolerant cache with highly predictable performance", "Year": 2009, "CitationCount": 81, "EstimatedCitation": 115, "Affiliations": {"intel": 5.0}}], "source": "ES"}, {"DBLP title": "mSWAT: low-cost hardware fault detection and diagnosis for multicore systems.", "DBLP authors": ["Siva Kumar Sastry Hari", "Man-Lap Li", "Pradeep Ramachandran", "Byn Choi", "Sarita V. Adve"], "year": 2009, "MAG papers": [{"PaperId": 2148162182, "PaperTitle": "mswat low cost hardware fault detection and diagnosis for multicore systems", "Year": 2009, "CitationCount": 91, "EstimatedCitation": 122, "Affiliations": {"university of illinois at urbana champaign": 5.0}}], "source": "ES"}, {"DBLP title": "BulkCompiler: high-performance sequential consistency through cooperative compiler and hardware support.", "DBLP authors": ["Wonsun Ahn", "Shanxiang Qi", "M. Nicolaides", "Josep Torrellas", "Jae-Woo Lee", "Xing Fang", "Samuel P. Midkiff", "David C. Wong"], "year": 2009, "MAG papers": [{"PaperId": 3151585055, "PaperTitle": "bulkcompiler high performance sequential consistency through cooperative compiler and hardware support", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2127731413, "PaperTitle": "bulkcompiler high performance sequential consistency through cooperative compiler and hardware support", "Year": 2009, "CitationCount": 52, "EstimatedCitation": 74, "Affiliations": {"university of illinois at urbana champaign": 4.0, "purdue university": 3.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "EazyHTM: eager-lazy hardware transactional memory.", "DBLP authors": ["Sasa Tomic", "Cristian Perfumo", "Chinmay Eishan Kulkarni", "Adri\u00e0 Armejach", "Adri\u00e1n Cristal", "Osman S. Unsal", "Tim Harris", "Mateo Valero"], "year": 2009, "MAG papers": [{"PaperId": 3145176259, "PaperTitle": "eazyhtm eager lazy hardware transactional memory", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2138476373, "PaperTitle": "eazyhtm eager lazy hardware transactional memory", "Year": 2009, "CitationCount": 103, "EstimatedCitation": 157, "Affiliations": {"microsoft": 5.0, "polytechnic university of catalonia": 3.0}}], "source": "ES"}, {"DBLP title": "Proactive transaction scheduling for contention management.", "DBLP authors": ["Geoffrey Blake", "Ronald G. Dreslinski", "Trevor N. Mudge"], "year": 2009, "MAG papers": [{"PaperId": 3147026507, "PaperTitle": "proactive transaction scheduling for contention management", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2123635616, "PaperTitle": "proactive transaction scheduling for contention management", "Year": 2009, "CitationCount": 58, "EstimatedCitation": 80, "Affiliations": {"university of michigan": 3.0}}], "source": "ES"}, {"DBLP title": "Into the wild: studying real user activity patterns to guide power optimizations for mobile architectures.", "DBLP authors": ["Alex Shye", "Benjamin Scholbrock", "Gokhan Memik"], "year": 2009, "MAG papers": [{"PaperId": 2123185187, "PaperTitle": "into the wild studying real user activity patterns to guide power optimizations for mobile architectures", "Year": 2009, "CitationCount": 335, "EstimatedCitation": 464, "Affiliations": {"northwestern university": 3.0}}, {"PaperId": 3146435434, "PaperTitle": "into the wild studying real user activity patterns to guide power optimizations for mobile architectures", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A microarchitecture-based framework for pre- and post-silicon power delivery analysis.", "DBLP authors": ["Mahesh Ketkar", "Eli Chiprout"], "year": 2009, "MAG papers": [{"PaperId": 2099919421, "PaperTitle": "a microarchitecture based framework for pre and post silicon power delivery analysis", "Year": 2009, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"intel": 2.0}}, {"PaperId": 3145583551, "PaperTitle": "a microarchitecture based framework for pre and post silicon power delivery analysis", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Reducing peak power with a table-driven adaptive processor core.", "DBLP authors": ["Vasileios Kontorinis", "Amirali Shayan", "Dean M. Tullsen", "Rakesh Kumar"], "year": 2009, "MAG papers": [{"PaperId": 3149185076, "PaperTitle": "reducing peak power with a table driven adaptive processor core", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2146115859, "PaperTitle": "reducing peak power with a table driven adaptive processor core", "Year": 2009, "CitationCount": 47, "EstimatedCitation": 67, "Affiliations": {"university of california san diego": 3.0, "university of illinois at urbana champaign": 1.0}}], "source": "ES"}, {"DBLP title": "Extending the effectiveness of 3D-stacked DRAM caches with an adaptive multi-queue policy.", "DBLP authors": ["Gabriel H. Loh"], "year": 2009, "MAG papers": [{"PaperId": 3142236138, "PaperTitle": "extending the effectiveness of 3d stacked dram caches with an adaptive multi queue policy", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2109292926, "PaperTitle": "extending the effectiveness of 3d stacked dram caches with an adaptive multi queue policy", "Year": 2009, "CitationCount": 71, "EstimatedCitation": 108, "Affiliations": {"georgia institute of technology college of computing": 1.0}}], "source": "ES"}, {"DBLP title": "An hybrid eDRAM/SRAM macrocell to implement first-level data caches.", "DBLP authors": ["Alejandro Valero", "Julio Sahuquillo", "Salvador Petit", "Vicente Lorente", "Ramon Canal", "Pedro L\u00f3pez", "Jos\u00e9 Duato"], "year": 2009, "MAG papers": [{"PaperId": 2114429886, "PaperTitle": "an hybrid edram sram macrocell to implement first level data caches", "Year": 2009, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"polytechnic university of catalonia": 1.0, "polytechnic university of valencia": 6.0}}, {"PaperId": 3147067924, "PaperTitle": "an hybrid edram sram macrocell to implement first level data caches", "Year": 2009, "CitationCount": 28, "EstimatedCitation": 50, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Variation-tolerant non-uniform 3D cache management in die stacked multicore processor.", "DBLP authors": ["Bo Zhao", "Yu Du", "Youtao Zhang", "Jun Yang"], "year": 2009, "MAG papers": [{"PaperId": 2160980152, "PaperTitle": "variation tolerant non uniform 3d cache management in die stacked multicore processor", "Year": 2009, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"university of pittsburgh": 4.0}}], "source": "ES"}, {"DBLP title": "In-network coherence filtering: snoopy coherence without broadcasts.", "DBLP authors": ["Niket Agarwal", "Li-Shiuan Peh", "Niraj K. Jha"], "year": 2009, "MAG papers": [{"PaperId": 2169625571, "PaperTitle": "in network coherence filtering snoopy coherence without broadcasts", "Year": 2009, "CitationCount": 46, "EstimatedCitation": 68, "Affiliations": {"princeton university": 2.0, "massachusetts institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "SCARAB: a single cycle adaptive routing and bufferless network.", "DBLP authors": ["Mitchell Hayenga", "Natalie D. Enright Jerger", "Mikko H. Lipasti"], "year": 2009, "MAG papers": [{"PaperId": 2117254768, "PaperTitle": "scarab a single cycle adaptive routing and bufferless network", "Year": 2009, "CitationCount": 138, "EstimatedCitation": 193, "Affiliations": {"university of toronto": 1.0, "university of wisconsin madison": 2.0}}, {"PaperId": 3150610588, "PaperTitle": "scarab a single cycle adaptive routing and bufferless network", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Low-cost router microarchitecture for on-chip networks.", "DBLP authors": ["John Kim"], "year": 2009, "MAG papers": [{"PaperId": 2106418317, "PaperTitle": "low cost router microarchitecture for on chip networks", "Year": 2009, "CitationCount": 110, "EstimatedCitation": 163, "Affiliations": {"kaist": 1.0}}, {"PaperId": 3143601411, "PaperTitle": "low cost router microarchitecture for on chip networks", "Year": 2009, "CitationCount": 144, "EstimatedCitation": 202, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Preemptive virtual clock: a flexible, efficient, and cost-effective QOS scheme for networks-on-chip.", "DBLP authors": ["Boris Grot", "Stephen W. Keckler", "Onur Mutlu"], "year": 2009, "MAG papers": [{"PaperId": 2161948491, "PaperTitle": "preemptive virtual clock a flexible efficient and cost effective qos scheme for networks on chip", "Year": 2009, "CitationCount": 151, "EstimatedCitation": 240, "Affiliations": {"carnegie mellon university": 1.0, "university of texas at austin": 2.0}}, {"PaperId": 3148589768, "PaperTitle": "preemptive virtual clock a flexible efficient and cost effective qos scheme for networks on chip", "Year": 2009, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Application-aware prioritization mechanisms for on-chip networks.", "DBLP authors": ["Reetuparna Das", "Onur Mutlu", "Thomas Moscibroda", "Chita R. Das"], "year": 2009, "MAG papers": [{"PaperId": 2136684653, "PaperTitle": "application aware prioritization mechanisms for on chip networks", "Year": 2009, "CitationCount": 183, "EstimatedCitation": 246, "Affiliations": {"microsoft": 1.0, "pennsylvania state university": 2.0, "carnegie mellon university": 1.0}}, {"PaperId": 3151189906, "PaperTitle": "application aware prioritization mechanisms for on chip networks", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A case for dynamic frequency tuning in on-chip networks.", "DBLP authors": ["Asit K. Mishra", "Reetuparna Das", "Soumya Eachempati", "Ravishankar R. Iyer", "Narayanan Vijaykrishnan", "Chita R. Das"], "year": 2009, "MAG papers": [{"PaperId": 3150196001, "PaperTitle": "a case for dynamic frequency tuning in on chip networks", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2158684546, "PaperTitle": "a case for dynamic frequency tuning in on chip networks", "Year": 2009, "CitationCount": 101, "EstimatedCitation": 140, "Affiliations": {"pennsylvania state university": 5.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Light speed arbitration and flow control for nanophotonic interconnects.", "DBLP authors": ["Dana Vantrease", "Nathan L. Binkert", "Robert Schreiber", "Mikko H. Lipasti"], "year": 2009, "MAG papers": [{"PaperId": 3149153432, "PaperTitle": "light speed arbitration and flow control for nanophotonic interconnects", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2104989962, "PaperTitle": "light speed arbitration and flow control for nanophotonic interconnects", "Year": 2009, "CitationCount": 105, "EstimatedCitation": 154, "Affiliations": {"hewlett packard": 2.0, "university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "Coordinated control of multiple prefetchers in multi-core systems.", "DBLP authors": ["Eiman Ebrahimi", "Onur Mutlu", "Chang Joo Lee", "Yale N. Patt"], "year": 2009, "MAG papers": [{"PaperId": 2152659795, "PaperTitle": "coordinated control of multiple prefetchers in multi core systems", "Year": 2009, "CitationCount": 161, "EstimatedCitation": 219, "Affiliations": {"university of texas at austin": 3.0, "carnegie mellon university": 1.0}}], "source": "ES"}, {"DBLP title": "Improving memory bank-level parallelism in the presence of prefetching.", "DBLP authors": ["Chang Joo Lee", "Veynu Narasiman", "Onur Mutlu", "Yale N. Patt"], "year": 2009, "MAG papers": [{"PaperId": 2121256363, "PaperTitle": "improving memory bank level parallelism in the presence of prefetching", "Year": 2009, "CitationCount": 104, "EstimatedCitation": 157, "Affiliations": {"university of texas at austin": 3.0, "carnegie mellon university": 1.0}}], "source": "ES"}, {"DBLP title": "ESKIMO: Energy savings using Semantic Knowledge of Inconsequential Memory Occupancy for DRAM subsystem.", "DBLP authors": ["Ciji Isen", "Lizy Kurian John"], "year": 2009, "MAG papers": [{"PaperId": 3147993829, "PaperTitle": "eskimo energy savings using semantic knowledge of inconsequential memory occupancy for dram subsystem", "Year": 2009, "CitationCount": 83, "EstimatedCitation": 123, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Flip-N-Write: a simple deterministic technique to improve PRAM write performance, energy and endurance.", "DBLP authors": ["Sangyeun Cho", "Hyunjin Lee"], "year": 2009, "MAG papers": [{"PaperId": 2097823832, "PaperTitle": "flip n write a simple deterministic technique to improve pram write performance energy and endurance", "Year": 2009, "CitationCount": 479, "EstimatedCitation": 624, "Affiliations": {"university of pittsburgh": 2.0}}], "source": "ES"}, {"DBLP title": "Using a configurable processor generator for computer architecture prototyping.", "DBLP authors": ["Alex Solomatnikov", "Amin Firoozshahian", "Ofer Shacham", "Zain Asgar", "Megan Wachs", "Wajahat Qadeer", "Stephen Richardson", "Mark Horowitz"], "year": 2009, "MAG papers": [{"PaperId": 2162154969, "PaperTitle": "using a configurable processor generator for computer architecture prototyping", "Year": 2009, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"stanford university": 6.0}}], "source": "ES"}, {"DBLP title": "Polymorphic pipeline array: a flexible multicore accelerator with virtualized execution for mobile multimedia applications.", "DBLP authors": ["Hyunchul Park", "Yongjun Park", "Scott A. Mahlke"], "year": 2009, "MAG papers": [{"PaperId": 2112495948, "PaperTitle": "polymorphic pipeline array a flexible multicore accelerator with virtualized execution for mobile multimedia applications", "Year": 2009, "CitationCount": 130, "EstimatedCitation": 138, "Affiliations": {"university of michigan": 3.0}}], "source": "ES"}, {"DBLP title": "Ordering decoupled metadata accesses in multiprocessors.", "DBLP authors": ["Hari Kannan"], "year": 2009, "MAG papers": [{"PaperId": 3144116669, "PaperTitle": "ordering decoupled metadata accesses in multiprocessors", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2167763105, "PaperTitle": "ordering decoupled metadata accesses in multiprocessors", "Year": 2009, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"stanford university": 1.0}}], "source": "ES"}, {"DBLP title": "Control flow obfuscation with information flow tracking.", "DBLP authors": ["Haibo Chen", "Liwei Yuan", "Xi Wu", "Binyu Zang", "Bo Huang", "Pen-Chung Yew"], "year": 2009, "MAG papers": [{"PaperId": 1982199114, "PaperTitle": "control flow obfuscation with information flow tracking", "Year": 2009, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"fudan university": 4.0, "university of minnesota": 1.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Pseudo-LIFO: the foundation of a new family of replacement policies for last-level caches.", "DBLP authors": ["Mainak Chaudhuri"], "year": 2009, "MAG papers": [{"PaperId": 3143245032, "PaperTitle": "pseudo lifo the foundation of a new family of replacement policies for last level caches", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 1968029317, "PaperTitle": "pseudo lifo the foundation of a new family of replacement policies for last level caches", "Year": 2009, "CitationCount": 100, "EstimatedCitation": 150, "Affiliations": {"indian institute of technology kanpur": 1.0}}], "source": "ES"}, {"DBLP title": "Comparing cache architectures and coherency protocols on x86-64 multicore SMP systems.", "DBLP authors": ["Daniel Hackenberg", "Daniel Molka", "Wolfgang E. Nagel"], "year": 2009, "MAG papers": [{"PaperId": 2170241157, "PaperTitle": "comparing cache architectures and coherency protocols on x86 64 multicore smp systems", "Year": 2009, "CitationCount": 101, "EstimatedCitation": 180, "Affiliations": {"dresden university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "A tagless coherence directory.", "DBLP authors": ["Jason Zebchuk", "Vijayalakshmi Srinivasan", "Moinuddin K. Qureshi", "Andreas Moshovos"], "year": 2009, "MAG papers": [{"PaperId": 2151032144, "PaperTitle": "a tagless coherence directory", "Year": 2009, "CitationCount": 131, "EstimatedCitation": 189, "Affiliations": {"university of toronto": 2.0, "ibm": 2.0}}, {"PaperId": 3152355812, "PaperTitle": "a tagless coherence directory", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Optimizing shared cache behavior of chip multiprocessors.", "DBLP authors": ["Mahmut T. Kandemir", "Sai Prashanth Muralidhara", "Sri Hari Krishna Narayanan", "Yuanrui Zhang", "Ozcan Ozturk"], "year": 2009, "MAG papers": [{"PaperId": 2112878711, "PaperTitle": "optimizing shared cache behavior of chip multiprocessors", "Year": 2009, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"pennsylvania state university": 4.0, "bilkent university": 1.0}}], "source": "ES"}, {"DBLP title": "SHARP control: controlled shared cache management in chip multiprocessors.", "DBLP authors": ["Shekhar Srikantaiah", "Mahmut T. Kandemir", "Qian Wang"], "year": 2009, "MAG papers": [{"PaperId": 2096572124, "PaperTitle": "sharp control controlled shared cache management in chip multiprocessors", "Year": 2009, "CitationCount": 58, "EstimatedCitation": 81, "Affiliations": {"pennsylvania state university": 3.0}}], "source": "ES"}, {"DBLP title": "Adaptive line placement with the set balancing cache.", "DBLP authors": ["Dyer Rol\u00e1n", "Basilio B. Fraguela", "Ramon Doallo"], "year": 2009, "MAG papers": [{"PaperId": 3142406904, "PaperTitle": "adaptive line placement with the set balancing cache", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2109683087, "PaperTitle": "adaptive line placement with the set balancing cache", "Year": 2009, "CitationCount": 60, "EstimatedCitation": 96, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Tribeca: design for PVT variations with local recovery and fine-grained adaptation.", "DBLP authors": ["Meeta Sharma Gupta", "Jude A. Rivers", "Pradip Bose", "Gu-Yeon Wei", "David M. Brooks"], "year": 2009, "MAG papers": [{"PaperId": 2098764315, "PaperTitle": "tribeca design for pvt variations with local recovery and fine grained adaptation", "Year": 2009, "CitationCount": 60, "EstimatedCitation": 90, "Affiliations": {"ibm": 2.0, "harvard university": 3.0}}], "source": "ES"}, {"DBLP title": "The BubbleWrap many-core: popping cores for sequential acceleration.", "DBLP authors": ["Ulya R. Karpuzcu", "Brian Greskamp", "Josep Torrellas"], "year": 2009, "MAG papers": [{"PaperId": 1975295215, "PaperTitle": "the bubblewrap many core popping cores for sequential acceleration", "Year": 2009, "CitationCount": 64, "EstimatedCitation": 112, "Affiliations": {"university of illinois at urbana champaign": 3.0}}, {"PaperId": 3142501930, "PaperTitle": "the bubblewrap many core popping cores for sequential acceleration", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Multiple clock and voltage domains for chip multi processors.", "DBLP authors": ["Efraim Rotem", "Avi Mendelson", "Ran Ginosar", "Uri C. Weiser"], "year": 2009, "MAG papers": [{"PaperId": 2122547471, "PaperTitle": "multiple clock and voltage domains for chip multi processors", "Year": 2009, "CitationCount": 43, "EstimatedCitation": 43, "Affiliations": {"technion israel institute of technology": 2.0, "intel": 1.0, "microsoft": 1.0}}, {"PaperId": 3151729825, "PaperTitle": "multiple clock and voltage domains for chip multi processors", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures.", "DBLP authors": ["Sheng Li", "Jung Ho Ahn", "Richard D. Strong", "Jay B. Brockman", "Dean M. Tullsen", "Norman P. Jouppi"], "year": 2009, "MAG papers": [{"PaperId": 2170382128, "PaperTitle": "mcpat an integrated power area and timing modeling framework for multicore and manycore architectures", "Year": 2009, "CitationCount": 2026, "EstimatedCitation": 2893, "Affiliations": {"hewlett packard": 1.0, "seoul national university": 1.0, "university of california san diego": 2.0, "university of notre dame": 2.0}}], "source": "ES"}, {"DBLP title": "Characterizing the resource-sharing levels in the UltraSPARC T2 processor.", "DBLP authors": ["Vladimir Cakarevic", "Petar Radojkovic", "Javier Verd\u00fa", "Alex Pajuelo", "Francisco J. Cazorla", "Mario Nemirovsky", "Mateo Valero"], "year": 2009, "MAG papers": [{"PaperId": 3140048383, "PaperTitle": "characterizing the resource sharing levels in the ultrasparc t2 processor", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}, {"PaperId": 2100909259, "PaperTitle": "characterizing the resource sharing levels in the ultrasparc t2 processor", "Year": 2009, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"barcelona supercomputing center": 4.0, "polytechnic university of catalonia": 3.0}}], "source": "ES"}, {"DBLP title": "Execution leases: a hardware-supported mechanism for enforcing strong non-interference.", "DBLP authors": ["Mohit Tiwari", "Xun Li", "Hassan M. G. Wassel", "Frederic T. Chong", "Timothy Sherwood"], "year": 2009, "MAG papers": [{"PaperId": 2147378257, "PaperTitle": "execution leases a hardware supported mechanism for enforcing strong non interference", "Year": 2009, "CitationCount": 56, "EstimatedCitation": 85, "Affiliations": {"university of california santa barbara": 5.0}}], "source": "ES"}, {"DBLP title": "Light64: lightweight hardware support for data race detection during systematic testing of parallel programs.", "DBLP authors": ["Adrian Nistor", "Darko Marinov", "Josep Torrellas"], "year": 2009, "MAG papers": [{"PaperId": 2123106754, "PaperTitle": "light64 lightweight hardware support for data race detection during systematic testing of parallel programs", "Year": 2009, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of illinois at urbana champaign": 3.0}}, {"PaperId": 3140850583, "PaperTitle": "light64 lightweight hardware support for data race detection during systematic testing of parallel programs", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Finding concurrency bugs with context-aware communication graphs.", "DBLP authors": ["Brandon Lucia", "Luis Ceze"], "year": 2009, "MAG papers": [{"PaperId": 2115015193, "PaperTitle": "finding concurrency bugs with context aware communication graphs", "Year": 2009, "CitationCount": 93, "EstimatedCitation": 118, "Affiliations": {"university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "Offline symbolic analysis for multi-processor execution replay.", "DBLP authors": ["Dongyoon Lee", "Mahmoud Said", "Satish Narayanasamy", "Zijiang Yang", "Cristiano Pereira"], "year": 2009, "MAG papers": [{"PaperId": 2127445923, "PaperTitle": "offline symbolic analysis for multi processor execution replay", "Year": 2009, "CitationCount": 57, "EstimatedCitation": 57, "Affiliations": {"university of michigan": 2.0, "intel": 1.0, "western michigan university": 2.0}}], "source": "ES"}, {"DBLP title": "Architecting a chunk-based memory race recorder in modern CMPs.", "DBLP authors": ["Gilles Pokam", "Cristiano Pereira", "Klaus Danne", "Rolf Kassa", "Ali-Reza Adl-Tabatabai"], "year": 2009, "MAG papers": [{"PaperId": 2159324407, "PaperTitle": "architecting a chunk based memory race recorder in modern cmps", "Year": 2009, "CitationCount": 35, "EstimatedCitation": 52, "Affiliations": {"intel": 5.0}}, {"PaperId": 3145836688, "PaperTitle": "architecting a chunk based memory race recorder in modern cmps", "Year": 2009, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}}], "source": "ES"}]