From a2831243a17dc4653492e415210d9db62b997e36 Mon Sep 17 00:00:00 2001
From: chandrap <prakash1.chandra@intel.com>
Date: Thu, 19 Nov 2015 14:13:34 -0700
Subject: [PATCH] Note: adding missing file Title: CGM: Network Infrastructure
 Support for Puma7 (Parent ECR) HSD#1363471 Issue: 
 HSD:1363471 IssueType:  Feature Symptom: kernel config
 support for Packet processor info. RootCause: Needed TI
 PP_PACKATE_INFO structure support in ATOM. Resolution:
 added source code and CONFIG FLAGS. Impact: Packet
 Ptrocessor related funtionality for datapipe.

---
 include/linux/avalanche/generic/avalanche_pp_api.h |   14 +-
 include/linux/avalanche/puma7/puma7_cppi.h         |   51 +-
 .../linux/avalanche/puma7/puma7_cppi_dsgqmgr_q.h   |  126 --
 .../linux/avalanche/puma7/puma7_cppi_gqmgr0_q.h    | 1842 --------------------
 .../linux/avalanche/puma7/puma7_cppi_gqmgr1_q.h    |  574 ------
 .../linux/avalanche/puma7/puma7_cppi_gqmgr2_q.h    |  574 ------
 include/linux/avalanche/puma7/puma7_cppi_lqmgr_q.h |   95 -
 include/linux/avalanche/puma7/puma7_cppi_prv.h     | 1838 +------------------
 .../linux/avalanche/puma7/puma7_cppi_usqmgr_q.h    |  574 ------
 9 files changed, 11 insertions(+), 5677 deletions(-)
 delete mode 100755 include/linux/avalanche/puma7/puma7_cppi_dsgqmgr_q.h
 delete mode 100755 include/linux/avalanche/puma7/puma7_cppi_gqmgr0_q.h
 delete mode 100755 include/linux/avalanche/puma7/puma7_cppi_gqmgr1_q.h
 delete mode 100755 include/linux/avalanche/puma7/puma7_cppi_gqmgr2_q.h
 delete mode 100755 include/linux/avalanche/puma7/puma7_cppi_lqmgr_q.h
 delete mode 100755 include/linux/avalanche/puma7/puma7_cppi_usqmgr_q.h

diff --git a/include/linux/avalanche/generic/avalanche_pp_api.h b/include/linux/avalanche/generic/avalanche_pp_api.h
index f8dc0f6..fec8fc9 100755
--- a/include/linux/avalanche/generic/avalanche_pp_api.h
+++ b/include/linux/avalanche/generic/avalanche_pp_api.h
@@ -74,7 +74,7 @@
  #define PUMA7_SOC_TYPE 0
  #define PUMA7_OR_NEWER_SOC_TYPE 0
  #endif
- #define PUMA6_SOC_TYPE 0
+#define PUMA6_SOC_TYPE 0
 #if PUMA6_SOC_TYPE
 #include <asm-arm/arch-avalanche/puma6/puma6_cppi_prv.h>
 #endif
@@ -831,7 +831,7 @@ typedef struct // former TI_PP_SESSION_PROPERTY
 
 
 #if PUMA7_OR_NEWER_SOC_TYPE
-#define AVALNCHE_PP_WRAP_HEADER_MAX_LEN 70
+#define AVALNCHE_PP_WRAP_HEADER_MAX_LEN 96
 #else
 #define AVALNCHE_PP_WRAP_HEADER_MAX_LEN 64
 
@@ -1193,8 +1193,8 @@ typedef struct
     Uint32      QoS_res7;
     Uint32      QoS_res8;
 
-    Uint32      Accumulator_res1;
-    Uint32      Accumulator_res2;
+    Uint32      Accumulator_rx_pkts;
+    Uint32      Accumulator_interrupts;
     Uint32      Accumulator_res3;
     Uint32      Accumulator_res4;
     Uint32      Accumulator_res5;
@@ -1281,6 +1281,7 @@ typedef struct
     Uint32      WiFi_TX_res21;
     Uint32      WiFi_TX_res22;
     Uint32      WiFi_TX_res23;
+    Uint32      WiFi_TX_res24;
 
     Uint32      WiFi_RX_res1;
     Uint32      WiFi_RX_res2;
@@ -1305,9 +1306,10 @@ typedef struct
     Uint32      WiFi_RX_res21;
     Uint32      WiFi_RX_res22;
     Uint32      WiFi_RX_res23;
+    Uint32      WiFi_RX_res24;
 
-    Uint32      MoCA_res1;
-    Uint32      MoCA_res2;
+    Uint32      MoCA_rx_pkts;
+    Uint32      MoCA_tx_pkts;
     Uint32      MoCA_res3;
     Uint32      MoCA_res4;
     Uint32      MoCA_res5;
diff --git a/include/linux/avalanche/puma7/puma7_cppi.h b/include/linux/avalanche/puma7/puma7_cppi.h
index e17b622..82c7a88 100755
--- a/include/linux/avalanche/puma7/puma7_cppi.h
+++ b/include/linux/avalanche/puma7/puma7_cppi.h
@@ -71,53 +71,6 @@
 #ifndef __PUMA7_CPPI_H__
 #define __PUMA7_CPPI_H__
 
-#if 0
-#include "puma7_cppi_prv.h"
-#define PAL_CPPI4_CACHE_INVALIDATE(addr, size)              dma_cache_inv ((unsigned long)(addr), (size))
-#define PAL_CPPI4_CACHE_WRITEBACK(addr, size)               dma_cache_wback ((unsigned long)(addr), (size))
-#define PAL_CPPI4_CACHE_WRITEBACK_INVALIDATE(addr, size)    dma_cache_wback_inv ((unsigned long)(addr), (size))
-
-extern int Puma_DOCSIS_CPPI_Init(void);
-extern int Puma_FCC_CPPI_Init(void);
-
-extern Uint8 *PalCppiPpLqmgrNames[PAL_CPPI_PP_QMGR_LOCAL_TOTAL_Q_COUNT];
-extern Uint8 *PalCppiPpGqmgr0Names[PAL_CPPI_PP_QMGR_G0_TOTAL_Q_COUNT];
-extern Uint8 *PalCppiPpGqmgr1Names[PAL_CPPI_PP_QMGR_G1_TOTAL_Q_COUNT];
-extern Uint8 *PalCppiPpGqmgr2Names[PAL_CPPI_PP_QMGR_G2_TOTAL_Q_COUNT];
-extern Uint8 *PalCppiDsg0qmgrNames[PAL_CPPI_DSG_QMGR_TOTAL_Q_COUNT];
-extern Uint8 *PalCppiDsg1qmgrNames[PAL_CPPI_DSG_QMGR_TOTAL_Q_COUNT];
-extern Uint8 *PalCppiDsg2qmgrNames[PAL_CPPI_DSG_QMGR_TOTAL_Q_COUNT];
-
-#define PAL_CPPI_QMGR_SHIFT      12
-#define PAL_CPPI_QMGR_MASK       0x3
-#define PAL_CPPI_QNUM_MASK       0xFFF
-
-#define PAL_CPPI_PP_QMGR_GET_Q_NAME(qMgr, qNum)                         \
-    ((qMgr) == PAL_CPPI_PP_QMGR_G0 ? PalCppiPpGqmgr0Names[(qNum)] :     \
-    ((qMgr) == PAL_CPPI_PP_QMGR_G1 ? PalCppiPpGqmgr1Names[(qNum)] :     \
-    ((qMgr) == PAL_CPPI_PP_QMGR_G2 ? PalCppiPpGqmgr2Names[(qNum)] : PalCppiPpLqmgrNames[(qNum)])))
-    
-#define PAL_CPPI_PP_GET_QNAME(qMgrNum)      PAL_CPPI_PP_QMGR_GET_Q_NAME((((qMgrNum) >> PAL_CPPI_QMGR_SHIFT) & PAL_CPPI_QMGR_MASK), ((qMgrNum) & PAL_CPPI_QNUM_MASK))
-
-#define PAL_CPPI_DSG_QMGR_GET_Q_NAME(qMgr, qNum)                            \
-    ((qMgr) == PAL_CPPI_OFDM0_QUEUE_MGR ? PalCppiDsg0qmgrNames[(qNum)] :     \
-    ((qMgr) == PAL_CPPI_OFDM1_QUEUE_MGR ? PalCppiDsg1qmgrNames[(qNum)] : PalCppiDsg2qmgrNames[(qNum)]))
-    
-#define PAL_CPPI_DSG_GET_QNAME(qMgrNum)     PAL_CPPI_DSG_QMGR_GET_Q_NAME((((qMgrNum) >> PAL_CPPI_QMGR_SHIFT) & PAL_CPPI_QMGR_MASK), ((qMgrNum) & PAL_CPPI_QNUM_MASK))
-
-
-/***********************************/
-/* Backward compatible definitions */
-/***********************************/
-// The following defines are to prevent many #ifdef in the code due to name convention change in P7
-#define PAL_CPPI41_SR_QMGR_TOTAL_Q_COUNT                    PAL_CPPI_PP_QMGR_G0_TOTAL_Q_COUNT   /* This is the Qmgr with the maximum number of queues */
-#define PAL_CPPI41_SR_QPDSP_QOS_Q_LAST                      PAL_CPPI_PP_QMGR_G1_QOS_Q_LAST
-#define PAL_CPPI41_SR_QPDSP_QOS_Q_BASE                      PAL_CPPI_PP_QMGR_G1_QOS_Q_BASE
-#define PAL_CPPI41_SR_DOCSIS_TX_QPDSP_QOS_Q_BASE            PAL_CPPI_PP_QMGR_G1_QOS_US_Q_BASE
-#define PAL_CPPI41_SR_DOCSIS_TX_QPDSP_QOS_Q_LAST            PAL_CPPI_PP_QMGR_G1_QOS_US_Q_LAST
-
-#define PAL_CPPI41_SR_DOCSIS_MGMT_RX_FD_HOST_DESC_SIZE      PAL_CPPI_PP_QMGR_GLOBAL_DEFAULT_DESC_SIZE
-#define PAL_CPPI41_SR_DOCSIS_MGMT_TX_FD_HOST_DESC_SIZE      PAL_CPPI_PP_QMGR_GLOBAL_DEFAULT_DESC_SIZE
-#define PAL_CPPI41_SR_DOCSIS_MGMT_TX_FD_HOST_BUFF_SIZE      PAL_CPPI_PP_QMGR_GLOBAL_DEFAULT_BUFF_SIZE
-#endif 
+//This empty file is here just to track histrory.
+
 #endif /* __PUMA7_CPPI_H__ */
diff --git a/include/linux/avalanche/puma7/puma7_cppi_dsgqmgr_q.h b/include/linux/avalanche/puma7/puma7_cppi_dsgqmgr_q.h
deleted file mode 100755
index c004a35..0000000
--- a/include/linux/avalanche/puma7/puma7_cppi_dsgqmgr_q.h
+++ /dev/null
@@ -1,126 +0,0 @@
-/*
-
-  This file is provided under a dual BSD/GPLv2 license.  When using or
-  redistributing this file, you may do so under either license.
-
-  GPL LICENSE SUMMARY
-
-  Copyright(c) 2014-2015 Intel Corporation.
-
-  This program is free software; you can redistribute it and/or modify
-  it under the terms of version 2 of the GNU General Public License as
-  published by the Free Software Foundation.
-
-  This program is distributed in the hope that it will be useful, but
-  WITHOUT ANY WARRANTY; without even the implied warranty of
-  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
-  General Public License for more details.
-
-  You should have received a copy of the GNU General Public License
-  along with this program; if not, write to the Free Software
-  Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
-  The full GNU General Public License is included in this distribution
-  in the file called LICENSE.GPL.
-
-  Contact Information:
-    Intel Corporation
-    2200 Mission College Blvd.
-    Santa Clara, CA  97052
-
-  BSD LICENSE
-
-  Copyright(c) 2014-2015 Intel Corporation. All rights reserved.
-
-  Redistribution and use in source and binary forms, with or without
-  modification, are permitted provided that the following conditions
-  are met:
-
-    * Redistributions of source code must retain the above copyright
-      notice, this list of conditions and the following disclaimer.
-    * Redistributions in binary form must reproduce the above copyright
-      notice, this list of conditions and the following disclaimer in
-      the documentation and/or other materials provided with the
-      distribution.
-    * Neither the name of Intel Corporation nor the names of its
-      contributors may be used to endorse or promote products derived
-      from this software without specific prior written permission.
-
-  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
-  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
-  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
-  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
-  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
-  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
-  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
-  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
-  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
-  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
-  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
-
-*/
-
-#define PAL_CPPI_DSG_QMGR_Q_LIST                                                                           \
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_0)                                      /* PAL_CPPI_DSG_QMGR_Q_0 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_1)                                      /* PAL_CPPI_DSG_QMGR_Q_1 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_2)                                      /* PAL_CPPI_DSG_QMGR_Q_2 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_3)                                      /* PAL_CPPI_DSG_QMGR_Q_3 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_4)                                      /* PAL_CPPI_DSG_QMGR_Q_4 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_5)                                      /* PAL_CPPI_DSG_QMGR_Q_5 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_6)                                      /* PAL_CPPI_DSG_QMGR_Q_6 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_7)                                      /* PAL_CPPI_DSG_QMGR_Q_7 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_8)                                      /* PAL_CPPI_DSG_QMGR_Q_8 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_9)                                      /* PAL_CPPI_DSG_QMGR_Q_9 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_10)                                     /* PAL_CPPI_DSG_QMGR_Q_10 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_11)                                     /* PAL_CPPI_DSG_QMGR_Q_11 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_12)                                     /* PAL_CPPI_DSG_QMGR_Q_12 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_13)                                     /* PAL_CPPI_DSG_QMGR_Q_13 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_14)                                     /* PAL_CPPI_DSG_QMGR_Q_14 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_15)                                     /* PAL_CPPI_DSG_QMGR_Q_15 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_CoP_Q_NUM)                                /* PAL_CPPI_DSG_QMGR_Q_16 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_17)                                     /* PAL_CPPI_DSG_QMGR_Q_17 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_18)                                     /* PAL_CPPI_DSG_QMGR_Q_18 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_19)                                     /* PAL_CPPI_DSG_QMGR_Q_19 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_20)                                     /* PAL_CPPI_DSG_QMGR_Q_20 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_21)                                     /* PAL_CPPI_DSG_QMGR_Q_21 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_22)                                     /* PAL_CPPI_DSG_QMGR_Q_22 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_23)                                     /* PAL_CPPI_DSG_QMGR_Q_23 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_24)                                     /* PAL_CPPI_DSG_QMGR_Q_24 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_25)                                     /* PAL_CPPI_DSG_QMGR_Q_25 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_26)                                     /* PAL_CPPI_DSG_QMGR_Q_26 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_27)                                     /* PAL_CPPI_DSG_QMGR_Q_27 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_28)                                     /* PAL_CPPI_DSG_QMGR_Q_28 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_29)                                     /* PAL_CPPI_DSG_QMGR_Q_29 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_30)                                     /* PAL_CPPI_DSG_QMGR_Q_30 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_31)                                     /* PAL_CPPI_DSG_QMGR_Q_31 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_32)                                     /* PAL_CPPI_DSG_QMGR_Q_32 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_33)                                     /* PAL_CPPI_DSG_QMGR_Q_33 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_34)                                     /* PAL_CPPI_DSG_QMGR_Q_34 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_35)                                     /* PAL_CPPI_DSG_QMGR_Q_35 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_36)                                     /* PAL_CPPI_DSG_QMGR_Q_36 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_37)                                     /* PAL_CPPI_DSG_QMGR_Q_37 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_38)                                     /* PAL_CPPI_DSG_QMGR_Q_38 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_39)                                     /* PAL_CPPI_DSG_QMGR_Q_39 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_40)                                     /* PAL_CPPI_DSG_QMGR_Q_40 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_41)                                     /* PAL_CPPI_DSG_QMGR_Q_41 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_42)                                     /* PAL_CPPI_DSG_QMGR_Q_42 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_43)                                     /* PAL_CPPI_DSG_QMGR_Q_43 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_44)                                     /* PAL_CPPI_DSG_QMGR_Q_44 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_45)                                     /* PAL_CPPI_DSG_QMGR_Q_45 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_46)                                     /* PAL_CPPI_DSG_QMGR_Q_46 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_47)                                     /* PAL_CPPI_DSG_QMGR_Q_47 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_48)                                     /* PAL_CPPI_DSG_QMGR_Q_48 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_49)                                     /* PAL_CPPI_DSG_QMGR_Q_49 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_50)                                     /* PAL_CPPI_DSG_QMGR_Q_50 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_51)                                     /* PAL_CPPI_DSG_QMGR_Q_51 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_52)                                     /* PAL_CPPI_DSG_QMGR_Q_52 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_53)                                     /* PAL_CPPI_DSG_QMGR_Q_53 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_54)                                     /* PAL_CPPI_DSG_QMGR_Q_54 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_55)                                     /* PAL_CPPI_DSG_QMGR_Q_55 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_56)                                     /* PAL_CPPI_DSG_QMGR_Q_56 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_57)                                     /* PAL_CPPI_DSG_QMGR_Q_57 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_FD_EMB_Q_NUM)                             /* PAL_CPPI_DSG_QMGR_Q_58 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_TEARDOWN_Q_NUM)                           /* PAL_CPPI_DSG_QMGR_Q_59 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_60)                                     /* PAL_CPPI_DSG_QMGR_Q_60 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_61)                                     /* PAL_CPPI_DSG_QMGR_Q_61 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_62)                                     /* PAL_CPPI_DSG_QMGR_Q_62 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_DSG_QMGR_Q_63)                                     /* PAL_CPPI_DSG_QMGR_Q_63 */
diff --git a/include/linux/avalanche/puma7/puma7_cppi_gqmgr0_q.h b/include/linux/avalanche/puma7/puma7_cppi_gqmgr0_q.h
deleted file mode 100755
index 087b04f..0000000
--- a/include/linux/avalanche/puma7/puma7_cppi_gqmgr0_q.h
+++ /dev/null
@@ -1,1842 +0,0 @@
-/*
-
-  This file is provided under a dual BSD/GPLv2 license.  When using or
-  redistributing this file, you may do so under either license.
-
-  GPL LICENSE SUMMARY
-
-  Copyright(c) 2014-2015 Intel Corporation.
-
-  This program is free software; you can redistribute it and/or modify
-  it under the terms of version 2 of the GNU General Public License as
-  published by the Free Software Foundation.
-
-  This program is distributed in the hope that it will be useful, but
-  WITHOUT ANY WARRANTY; without even the implied warranty of
-  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
-  General Public License for more details.
-
-  You should have received a copy of the GNU General Public License
-  along with this program; if not, write to the Free Software
-  Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
-  The full GNU General Public License is included in this distribution
-  in the file called LICENSE.GPL.
-
-  Contact Information:
-    Intel Corporation
-    2200 Mission College Blvd.
-    Santa Clara, CA  97052
-
-  BSD LICENSE
-
-  Copyright(c) 2014-2015 Intel Corporation. All rights reserved.
-
-  Redistribution and use in source and binary forms, with or without
-  modification, are permitted provided that the following conditions
-  are met:
-
-    * Redistributions of source code must retain the above copyright
-      notice, this list of conditions and the following disclaimer.
-    * Redistributions in binary form must reproduce the above copyright
-      notice, this list of conditions and the following disclaimer in
-      the documentation and/or other materials provided with the
-      distribution.
-    * Neither the name of Intel Corporation nor the names of its
-      contributors may be used to endorse or promote products derived
-      from this software without specific prior written permission.
-
-  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
-  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
-  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
-  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
-  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
-  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
-  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
-  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
-  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
-  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
-  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
-
-*/
-
-#define PAL_CPPI_PP_QMGR_G0_Q_LIST                                                                                        \
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS0)                                   /* PAL_CPPI_PP_QMGR_G0_Q0 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS1)                                   /* PAL_CPPI_PP_QMGR_G0_Q1 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS2)                                   /* PAL_CPPI_PP_QMGR_G0_Q2 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS3)                                   /* PAL_CPPI_PP_QMGR_G0_Q3 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS4)                                   /* PAL_CPPI_PP_QMGR_G0_Q4 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS5)                                   /* PAL_CPPI_PP_QMGR_G0_Q5 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS6)                                   /* PAL_CPPI_PP_QMGR_G0_Q6 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS7)                                   /* PAL_CPPI_PP_QMGR_G0_Q7 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS8)                                   /* PAL_CPPI_PP_QMGR_G0_Q8 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS9)                                   /* PAL_CPPI_PP_QMGR_G0_Q9 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS10)                                  /* PAL_CPPI_PP_QMGR_G0_Q10 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS11)                                  /* PAL_CPPI_PP_QMGR_G0_Q11 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS12)                                  /* PAL_CPPI_PP_QMGR_G0_Q12 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS13)                                  /* PAL_CPPI_PP_QMGR_G0_Q13 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS14)                                  /* PAL_CPPI_PP_QMGR_G0_Q14 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS15)                                  /* PAL_CPPI_PP_QMGR_G0_Q15 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS16)                                  /* PAL_CPPI_PP_QMGR_G0_Q16 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS17)                                  /* PAL_CPPI_PP_QMGR_G0_Q17 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS18)                                  /* PAL_CPPI_PP_QMGR_G0_Q18 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS19)                                  /* PAL_CPPI_PP_QMGR_G0_Q19 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS20)                                  /* PAL_CPPI_PP_QMGR_G0_Q20 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS21)                                  /* PAL_CPPI_PP_QMGR_G0_Q21 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS22)                                  /* PAL_CPPI_PP_QMGR_G0_Q22 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS23)                                  /* PAL_CPPI_PP_QMGR_G0_Q23 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS24)                                  /* PAL_CPPI_PP_QMGR_G0_Q24 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS25)                                  /* PAL_CPPI_PP_QMGR_G0_Q25 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS26)                                  /* PAL_CPPI_PP_QMGR_G0_Q26 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS27)                                  /* PAL_CPPI_PP_QMGR_G0_Q27 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS28)                                  /* PAL_CPPI_PP_QMGR_G0_Q28 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS29)                                  /* PAL_CPPI_PP_QMGR_G0_Q29 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS30)                                  /* PAL_CPPI_PP_QMGR_G0_Q30 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_DS31)                                  /* PAL_CPPI_PP_QMGR_G0_Q31 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_OFDM0)                                 /* PAL_CPPI_PP_QMGR_G0_Q32 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_OFDM1)                                 /* PAL_CPPI_PP_QMGR_G0_Q33 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_Q34)                                   /* PAL_CPPI_PP_QMGR_G0_Q34 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID0_Q35)                                   /* PAL_CPPI_PP_QMGR_G0_Q35 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS0)                                   /* PAL_CPPI_PP_QMGR_G0_Q36 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS1)                                   /* PAL_CPPI_PP_QMGR_G0_Q37 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS2)                                   /* PAL_CPPI_PP_QMGR_G0_Q38 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS3)                                   /* PAL_CPPI_PP_QMGR_G0_Q39 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS4)                                   /* PAL_CPPI_PP_QMGR_G0_Q40 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS5)                                   /* PAL_CPPI_PP_QMGR_G0_Q41 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS6)                                   /* PAL_CPPI_PP_QMGR_G0_Q42 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS7)                                   /* PAL_CPPI_PP_QMGR_G0_Q43 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS8)                                   /* PAL_CPPI_PP_QMGR_G0_Q44 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS9)                                   /* PAL_CPPI_PP_QMGR_G0_Q45 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS10)                                  /* PAL_CPPI_PP_QMGR_G0_Q46 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS11)                                  /* PAL_CPPI_PP_QMGR_G0_Q47 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS12)                                  /* PAL_CPPI_PP_QMGR_G0_Q48 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS13)                                  /* PAL_CPPI_PP_QMGR_G0_Q49 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS14)                                  /* PAL_CPPI_PP_QMGR_G0_Q50 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS15)                                  /* PAL_CPPI_PP_QMGR_G0_Q51 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS16)                                  /* PAL_CPPI_PP_QMGR_G0_Q52 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS17)                                  /* PAL_CPPI_PP_QMGR_G0_Q53 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS18)                                  /* PAL_CPPI_PP_QMGR_G0_Q54 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS19)                                  /* PAL_CPPI_PP_QMGR_G0_Q55 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS20)                                  /* PAL_CPPI_PP_QMGR_G0_Q56 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS21)                                  /* PAL_CPPI_PP_QMGR_G0_Q57 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS22)                                  /* PAL_CPPI_PP_QMGR_G0_Q58 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS23)                                  /* PAL_CPPI_PP_QMGR_G0_Q59 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS24)                                  /* PAL_CPPI_PP_QMGR_G0_Q60 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS25)                                  /* PAL_CPPI_PP_QMGR_G0_Q61 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS26)                                  /* PAL_CPPI_PP_QMGR_G0_Q62 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS27)                                  /* PAL_CPPI_PP_QMGR_G0_Q63 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS28)                                  /* PAL_CPPI_PP_QMGR_G0_Q64 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS29)                                  /* PAL_CPPI_PP_QMGR_G0_Q65 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS30)                                  /* PAL_CPPI_PP_QMGR_G0_Q66 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_DS31)                                  /* PAL_CPPI_PP_QMGR_G0_Q67 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_OFDM0)                                 /* PAL_CPPI_PP_QMGR_G0_Q68 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_OFDM1)                                 /* PAL_CPPI_PP_QMGR_G0_Q69 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_Q34)                                   /* PAL_CPPI_PP_QMGR_G0_Q70 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID1_Q35)                                   /* PAL_CPPI_PP_QMGR_G0_Q71 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS0)                                   /* PAL_CPPI_PP_QMGR_G0_Q72 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS1)                                   /* PAL_CPPI_PP_QMGR_G0_Q73 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS2)                                   /* PAL_CPPI_PP_QMGR_G0_Q74 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS3)                                   /* PAL_CPPI_PP_QMGR_G0_Q75 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS4)                                   /* PAL_CPPI_PP_QMGR_G0_Q76 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS5)                                   /* PAL_CPPI_PP_QMGR_G0_Q77 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS6)                                   /* PAL_CPPI_PP_QMGR_G0_Q78 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS7)                                   /* PAL_CPPI_PP_QMGR_G0_Q79 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS8)                                   /* PAL_CPPI_PP_QMGR_G0_Q80 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS9)                                   /* PAL_CPPI_PP_QMGR_G0_Q81 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS10)                                  /* PAL_CPPI_PP_QMGR_G0_Q82 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS11)                                  /* PAL_CPPI_PP_QMGR_G0_Q83 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS12)                                  /* PAL_CPPI_PP_QMGR_G0_Q84 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS13)                                  /* PAL_CPPI_PP_QMGR_G0_Q85 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS14)                                  /* PAL_CPPI_PP_QMGR_G0_Q86 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS15)                                  /* PAL_CPPI_PP_QMGR_G0_Q87 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS16)                                  /* PAL_CPPI_PP_QMGR_G0_Q88 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS17)                                  /* PAL_CPPI_PP_QMGR_G0_Q89 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS18)                                  /* PAL_CPPI_PP_QMGR_G0_Q90 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS19)                                  /* PAL_CPPI_PP_QMGR_G0_Q91 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS20)                                  /* PAL_CPPI_PP_QMGR_G0_Q92 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS21)                                  /* PAL_CPPI_PP_QMGR_G0_Q93 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS22)                                  /* PAL_CPPI_PP_QMGR_G0_Q94 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS23)                                  /* PAL_CPPI_PP_QMGR_G0_Q95 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS24)                                  /* PAL_CPPI_PP_QMGR_G0_Q96 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS25)                                  /* PAL_CPPI_PP_QMGR_G0_Q97 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS26)                                  /* PAL_CPPI_PP_QMGR_G0_Q98 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS27)                                  /* PAL_CPPI_PP_QMGR_G0_Q99 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS28)                                  /* PAL_CPPI_PP_QMGR_G0_Q100 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS29)                                  /* PAL_CPPI_PP_QMGR_G0_Q101 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS30)                                  /* PAL_CPPI_PP_QMGR_G0_Q102 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_DS31)                                  /* PAL_CPPI_PP_QMGR_G0_Q103 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_OFDM0)                                 /* PAL_CPPI_PP_QMGR_G0_Q104 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_OFDM1)                                 /* PAL_CPPI_PP_QMGR_G0_Q105 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_Q34)                                   /* PAL_CPPI_PP_QMGR_G0_Q106 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID2_Q35)                                   /* PAL_CPPI_PP_QMGR_G0_Q107 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS0)                                   /* PAL_CPPI_PP_QMGR_G0_Q108 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS1)                                   /* PAL_CPPI_PP_QMGR_G0_Q109 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS2)                                   /* PAL_CPPI_PP_QMGR_G0_Q110 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS3)                                   /* PAL_CPPI_PP_QMGR_G0_Q111 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS4)                                   /* PAL_CPPI_PP_QMGR_G0_Q112 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS5)                                   /* PAL_CPPI_PP_QMGR_G0_Q113 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS6)                                   /* PAL_CPPI_PP_QMGR_G0_Q114 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS7)                                   /* PAL_CPPI_PP_QMGR_G0_Q115 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS8)                                   /* PAL_CPPI_PP_QMGR_G0_Q116 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS9)                                   /* PAL_CPPI_PP_QMGR_G0_Q117 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS10)                                  /* PAL_CPPI_PP_QMGR_G0_Q118 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS11)                                  /* PAL_CPPI_PP_QMGR_G0_Q119 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS12)                                  /* PAL_CPPI_PP_QMGR_G0_Q120 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS13)                                  /* PAL_CPPI_PP_QMGR_G0_Q121 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS14)                                  /* PAL_CPPI_PP_QMGR_G0_Q122 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS15)                                  /* PAL_CPPI_PP_QMGR_G0_Q123 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS16)                                  /* PAL_CPPI_PP_QMGR_G0_Q124 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS17)                                  /* PAL_CPPI_PP_QMGR_G0_Q125 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS18)                                  /* PAL_CPPI_PP_QMGR_G0_Q126 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS19)                                  /* PAL_CPPI_PP_QMGR_G0_Q127 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS20)                                  /* PAL_CPPI_PP_QMGR_G0_Q128 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS21)                                  /* PAL_CPPI_PP_QMGR_G0_Q129 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS22)                                  /* PAL_CPPI_PP_QMGR_G0_Q130 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS23)                                  /* PAL_CPPI_PP_QMGR_G0_Q131 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS24)                                  /* PAL_CPPI_PP_QMGR_G0_Q132 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS25)                                  /* PAL_CPPI_PP_QMGR_G0_Q133 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS26)                                  /* PAL_CPPI_PP_QMGR_G0_Q134 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS27)                                  /* PAL_CPPI_PP_QMGR_G0_Q135 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS28)                                  /* PAL_CPPI_PP_QMGR_G0_Q136 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS29)                                  /* PAL_CPPI_PP_QMGR_G0_Q137 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS30)                                  /* PAL_CPPI_PP_QMGR_G0_Q138 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_DS31)                                  /* PAL_CPPI_PP_QMGR_G0_Q139 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_OFDM0)                                 /* PAL_CPPI_PP_QMGR_G0_Q140 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_OFDM1)                                 /* PAL_CPPI_PP_QMGR_G0_Q141 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_Q34)                                   /* PAL_CPPI_PP_QMGR_G0_Q142 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID3_Q35)                                   /* PAL_CPPI_PP_QMGR_G0_Q143 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS0)                                   /* PAL_CPPI_PP_QMGR_G0_Q144 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS1)                                   /* PAL_CPPI_PP_QMGR_G0_Q145 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS2)                                   /* PAL_CPPI_PP_QMGR_G0_Q146 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS3)                                   /* PAL_CPPI_PP_QMGR_G0_Q147 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS4)                                   /* PAL_CPPI_PP_QMGR_G0_Q148 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS5)                                   /* PAL_CPPI_PP_QMGR_G0_Q149 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS6)                                   /* PAL_CPPI_PP_QMGR_G0_Q150 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS7)                                   /* PAL_CPPI_PP_QMGR_G0_Q151 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS8)                                   /* PAL_CPPI_PP_QMGR_G0_Q152 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS9)                                   /* PAL_CPPI_PP_QMGR_G0_Q153 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS10)                                  /* PAL_CPPI_PP_QMGR_G0_Q154 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS11)                                  /* PAL_CPPI_PP_QMGR_G0_Q155 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS12)                                  /* PAL_CPPI_PP_QMGR_G0_Q156 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS13)                                  /* PAL_CPPI_PP_QMGR_G0_Q157 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS14)                                  /* PAL_CPPI_PP_QMGR_G0_Q158 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS15)                                  /* PAL_CPPI_PP_QMGR_G0_Q159 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS16)                                  /* PAL_CPPI_PP_QMGR_G0_Q160 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS17)                                  /* PAL_CPPI_PP_QMGR_G0_Q161 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS18)                                  /* PAL_CPPI_PP_QMGR_G0_Q162 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS19)                                  /* PAL_CPPI_PP_QMGR_G0_Q163 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS20)                                  /* PAL_CPPI_PP_QMGR_G0_Q164 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS21)                                  /* PAL_CPPI_PP_QMGR_G0_Q165 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS22)                                  /* PAL_CPPI_PP_QMGR_G0_Q166 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS23)                                  /* PAL_CPPI_PP_QMGR_G0_Q167 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS24)                                  /* PAL_CPPI_PP_QMGR_G0_Q168 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS25)                                  /* PAL_CPPI_PP_QMGR_G0_Q169 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS26)                                  /* PAL_CPPI_PP_QMGR_G0_Q170 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS27)                                  /* PAL_CPPI_PP_QMGR_G0_Q171 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS28)                                  /* PAL_CPPI_PP_QMGR_G0_Q172 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS29)                                  /* PAL_CPPI_PP_QMGR_G0_Q173 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS30)                                  /* PAL_CPPI_PP_QMGR_G0_Q174 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_DS31)                                  /* PAL_CPPI_PP_QMGR_G0_Q175 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_OFDM0)                                 /* PAL_CPPI_PP_QMGR_G0_Q176 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_OFDM1)                                 /* PAL_CPPI_PP_QMGR_G0_Q177 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_Q34)                                   /* PAL_CPPI_PP_QMGR_G0_Q178 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID4_Q35)                                   /* PAL_CPPI_PP_QMGR_G0_Q179 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS0)                                   /* PAL_CPPI_PP_QMGR_G0_Q180 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS1)                                   /* PAL_CPPI_PP_QMGR_G0_Q181 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS2)                                   /* PAL_CPPI_PP_QMGR_G0_Q182 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS3)                                   /* PAL_CPPI_PP_QMGR_G0_Q183 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS4)                                   /* PAL_CPPI_PP_QMGR_G0_Q184 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS5)                                   /* PAL_CPPI_PP_QMGR_G0_Q185 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS6)                                   /* PAL_CPPI_PP_QMGR_G0_Q186 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS7)                                   /* PAL_CPPI_PP_QMGR_G0_Q187 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS8)                                   /* PAL_CPPI_PP_QMGR_G0_Q188 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS9)                                   /* PAL_CPPI_PP_QMGR_G0_Q189 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS10)                                  /* PAL_CPPI_PP_QMGR_G0_Q190 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS11)                                  /* PAL_CPPI_PP_QMGR_G0_Q191 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS12)                                  /* PAL_CPPI_PP_QMGR_G0_Q192 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS13)                                  /* PAL_CPPI_PP_QMGR_G0_Q193 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS14)                                  /* PAL_CPPI_PP_QMGR_G0_Q194 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS15)                                  /* PAL_CPPI_PP_QMGR_G0_Q195 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS16)                                  /* PAL_CPPI_PP_QMGR_G0_Q196 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS17)                                  /* PAL_CPPI_PP_QMGR_G0_Q197 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS18)                                  /* PAL_CPPI_PP_QMGR_G0_Q198 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS19)                                  /* PAL_CPPI_PP_QMGR_G0_Q199 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS20)                                  /* PAL_CPPI_PP_QMGR_G0_Q200 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS21)                                  /* PAL_CPPI_PP_QMGR_G0_Q201 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS22)                                  /* PAL_CPPI_PP_QMGR_G0_Q202 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS23)                                  /* PAL_CPPI_PP_QMGR_G0_Q203 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS24)                                  /* PAL_CPPI_PP_QMGR_G0_Q204 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS25)                                  /* PAL_CPPI_PP_QMGR_G0_Q205 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS26)                                  /* PAL_CPPI_PP_QMGR_G0_Q206 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS27)                                  /* PAL_CPPI_PP_QMGR_G0_Q207 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS28)                                  /* PAL_CPPI_PP_QMGR_G0_Q208 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS29)                                  /* PAL_CPPI_PP_QMGR_G0_Q209 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS30)                                  /* PAL_CPPI_PP_QMGR_G0_Q210 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_DS31)                                  /* PAL_CPPI_PP_QMGR_G0_Q211 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_OFDM0)                                 /* PAL_CPPI_PP_QMGR_G0_Q212 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_OFDM1)                                 /* PAL_CPPI_PP_QMGR_G0_Q213 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_Q34)                                   /* PAL_CPPI_PP_QMGR_G0_Q214 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID5_Q35)                                   /* PAL_CPPI_PP_QMGR_G0_Q215 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS0)                                   /* PAL_CPPI_PP_QMGR_G0_Q216 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS1)                                   /* PAL_CPPI_PP_QMGR_G0_Q217 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS2)                                   /* PAL_CPPI_PP_QMGR_G0_Q218 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS3)                                   /* PAL_CPPI_PP_QMGR_G0_Q219 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS4)                                   /* PAL_CPPI_PP_QMGR_G0_Q220 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS5)                                   /* PAL_CPPI_PP_QMGR_G0_Q221 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS6)                                   /* PAL_CPPI_PP_QMGR_G0_Q222 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS7)                                   /* PAL_CPPI_PP_QMGR_G0_Q223 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS8)                                   /* PAL_CPPI_PP_QMGR_G0_Q224 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS9)                                   /* PAL_CPPI_PP_QMGR_G0_Q225 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS10)                                  /* PAL_CPPI_PP_QMGR_G0_Q226 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS11)                                  /* PAL_CPPI_PP_QMGR_G0_Q227 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS12)                                  /* PAL_CPPI_PP_QMGR_G0_Q228 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS13)                                  /* PAL_CPPI_PP_QMGR_G0_Q229 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS14)                                  /* PAL_CPPI_PP_QMGR_G0_Q230 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS15)                                  /* PAL_CPPI_PP_QMGR_G0_Q231 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS16)                                  /* PAL_CPPI_PP_QMGR_G0_Q232 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS17)                                  /* PAL_CPPI_PP_QMGR_G0_Q233 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS18)                                  /* PAL_CPPI_PP_QMGR_G0_Q234 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS19)                                  /* PAL_CPPI_PP_QMGR_G0_Q235 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS20)                                  /* PAL_CPPI_PP_QMGR_G0_Q236 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS21)                                  /* PAL_CPPI_PP_QMGR_G0_Q237 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS22)                                  /* PAL_CPPI_PP_QMGR_G0_Q238 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS23)                                  /* PAL_CPPI_PP_QMGR_G0_Q239 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS24)                                  /* PAL_CPPI_PP_QMGR_G0_Q240 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS25)                                  /* PAL_CPPI_PP_QMGR_G0_Q241 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS26)                                  /* PAL_CPPI_PP_QMGR_G0_Q242 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS27)                                  /* PAL_CPPI_PP_QMGR_G0_Q243 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS28)                                  /* PAL_CPPI_PP_QMGR_G0_Q244 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS29)                                  /* PAL_CPPI_PP_QMGR_G0_Q245 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS30)                                  /* PAL_CPPI_PP_QMGR_G0_Q246 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_DS31)                                  /* PAL_CPPI_PP_QMGR_G0_Q247 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_OFDM0)                                 /* PAL_CPPI_PP_QMGR_G0_Q248 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_OFDM1)                                 /* PAL_CPPI_PP_QMGR_G0_Q249 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_Q34)                                   /* PAL_CPPI_PP_QMGR_G0_Q250 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID6_Q35)                                   /* PAL_CPPI_PP_QMGR_G0_Q251 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS0)                                   /* PAL_CPPI_PP_QMGR_G0_Q252 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS1)                                   /* PAL_CPPI_PP_QMGR_G0_Q253 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS2)                                   /* PAL_CPPI_PP_QMGR_G0_Q254 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS3)                                   /* PAL_CPPI_PP_QMGR_G0_Q255 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS4)                                   /* PAL_CPPI_PP_QMGR_G0_Q256 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS5)                                   /* PAL_CPPI_PP_QMGR_G0_Q257 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS6)                                   /* PAL_CPPI_PP_QMGR_G0_Q258 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS7)                                   /* PAL_CPPI_PP_QMGR_G0_Q259 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS8)                                   /* PAL_CPPI_PP_QMGR_G0_Q260 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS9)                                   /* PAL_CPPI_PP_QMGR_G0_Q261 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS10)                                  /* PAL_CPPI_PP_QMGR_G0_Q262 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS11)                                  /* PAL_CPPI_PP_QMGR_G0_Q263 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS12)                                  /* PAL_CPPI_PP_QMGR_G0_Q264 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS13)                                  /* PAL_CPPI_PP_QMGR_G0_Q265 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS14)                                  /* PAL_CPPI_PP_QMGR_G0_Q266 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS15)                                  /* PAL_CPPI_PP_QMGR_G0_Q267 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS16)                                  /* PAL_CPPI_PP_QMGR_G0_Q268 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS17)                                  /* PAL_CPPI_PP_QMGR_G0_Q269 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS18)                                  /* PAL_CPPI_PP_QMGR_G0_Q270 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS19)                                  /* PAL_CPPI_PP_QMGR_G0_Q271 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS20)                                  /* PAL_CPPI_PP_QMGR_G0_Q272 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS21)                                  /* PAL_CPPI_PP_QMGR_G0_Q273 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS22)                                  /* PAL_CPPI_PP_QMGR_G0_Q274 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS23)                                  /* PAL_CPPI_PP_QMGR_G0_Q275 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS24)                                  /* PAL_CPPI_PP_QMGR_G0_Q276 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS25)                                  /* PAL_CPPI_PP_QMGR_G0_Q277 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS26)                                  /* PAL_CPPI_PP_QMGR_G0_Q278 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS27)                                  /* PAL_CPPI_PP_QMGR_G0_Q279 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS28)                                  /* PAL_CPPI_PP_QMGR_G0_Q280 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS29)                                  /* PAL_CPPI_PP_QMGR_G0_Q281 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS30)                                  /* PAL_CPPI_PP_QMGR_G0_Q282 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_DS31)                                  /* PAL_CPPI_PP_QMGR_G0_Q283 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_OFDM0)                                 /* PAL_CPPI_PP_QMGR_G0_Q284 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_OFDM1)                                 /* PAL_CPPI_PP_QMGR_G0_Q285 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_Q34)                                   /* PAL_CPPI_PP_QMGR_G0_Q286 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID7_Q35)                                   /* PAL_CPPI_PP_QMGR_G0_Q287 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS0)                                   /* PAL_CPPI_PP_QMGR_G0_Q288 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS1)                                   /* PAL_CPPI_PP_QMGR_G0_Q289 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS2)                                   /* PAL_CPPI_PP_QMGR_G0_Q290 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS3)                                   /* PAL_CPPI_PP_QMGR_G0_Q291 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS4)                                   /* PAL_CPPI_PP_QMGR_G0_Q292 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS5)                                   /* PAL_CPPI_PP_QMGR_G0_Q293 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS6)                                   /* PAL_CPPI_PP_QMGR_G0_Q294 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS7)                                   /* PAL_CPPI_PP_QMGR_G0_Q295 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS8)                                   /* PAL_CPPI_PP_QMGR_G0_Q296 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS9)                                   /* PAL_CPPI_PP_QMGR_G0_Q297 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS10)                                  /* PAL_CPPI_PP_QMGR_G0_Q298 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS11)                                  /* PAL_CPPI_PP_QMGR_G0_Q299 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS12)                                  /* PAL_CPPI_PP_QMGR_G0_Q300 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS13)                                  /* PAL_CPPI_PP_QMGR_G0_Q301 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS14)                                  /* PAL_CPPI_PP_QMGR_G0_Q302 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS15)                                  /* PAL_CPPI_PP_QMGR_G0_Q303 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS16)                                  /* PAL_CPPI_PP_QMGR_G0_Q304 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS17)                                  /* PAL_CPPI_PP_QMGR_G0_Q305 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS18)                                  /* PAL_CPPI_PP_QMGR_G0_Q306 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS19)                                  /* PAL_CPPI_PP_QMGR_G0_Q307 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS20)                                  /* PAL_CPPI_PP_QMGR_G0_Q308 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS21)                                  /* PAL_CPPI_PP_QMGR_G0_Q309 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS22)                                  /* PAL_CPPI_PP_QMGR_G0_Q310 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS23)                                  /* PAL_CPPI_PP_QMGR_G0_Q311 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS24)                                  /* PAL_CPPI_PP_QMGR_G0_Q312 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS25)                                  /* PAL_CPPI_PP_QMGR_G0_Q313 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS26)                                  /* PAL_CPPI_PP_QMGR_G0_Q314 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS27)                                  /* PAL_CPPI_PP_QMGR_G0_Q315 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS28)                                  /* PAL_CPPI_PP_QMGR_G0_Q316 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS29)                                  /* PAL_CPPI_PP_QMGR_G0_Q317 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS30)                                  /* PAL_CPPI_PP_QMGR_G0_Q318 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_DS31)                                  /* PAL_CPPI_PP_QMGR_G0_Q319 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_OFDM0)                                 /* PAL_CPPI_PP_QMGR_G0_Q320 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_OFDM1)                                 /* PAL_CPPI_PP_QMGR_G0_Q321 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_Q34)                                   /* PAL_CPPI_PP_QMGR_G0_Q322 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID8_Q35)                                   /* PAL_CPPI_PP_QMGR_G0_Q323 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS0)                                   /* PAL_CPPI_PP_QMGR_G0_Q324 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS1)                                   /* PAL_CPPI_PP_QMGR_G0_Q325 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS2)                                   /* PAL_CPPI_PP_QMGR_G0_Q326 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS3)                                   /* PAL_CPPI_PP_QMGR_G0_Q327 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS4)                                   /* PAL_CPPI_PP_QMGR_G0_Q328 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS5)                                   /* PAL_CPPI_PP_QMGR_G0_Q329 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS6)                                   /* PAL_CPPI_PP_QMGR_G0_Q330 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS7)                                   /* PAL_CPPI_PP_QMGR_G0_Q331 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS8)                                   /* PAL_CPPI_PP_QMGR_G0_Q332 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS9)                                   /* PAL_CPPI_PP_QMGR_G0_Q333 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS10)                                  /* PAL_CPPI_PP_QMGR_G0_Q334 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS11)                                  /* PAL_CPPI_PP_QMGR_G0_Q335 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS12)                                  /* PAL_CPPI_PP_QMGR_G0_Q336 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS13)                                  /* PAL_CPPI_PP_QMGR_G0_Q337 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS14)                                  /* PAL_CPPI_PP_QMGR_G0_Q338 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS15)                                  /* PAL_CPPI_PP_QMGR_G0_Q339 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS16)                                  /* PAL_CPPI_PP_QMGR_G0_Q340 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS17)                                  /* PAL_CPPI_PP_QMGR_G0_Q341 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS18)                                  /* PAL_CPPI_PP_QMGR_G0_Q342 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS19)                                  /* PAL_CPPI_PP_QMGR_G0_Q343 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS20)                                  /* PAL_CPPI_PP_QMGR_G0_Q344 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS21)                                  /* PAL_CPPI_PP_QMGR_G0_Q345 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS22)                                  /* PAL_CPPI_PP_QMGR_G0_Q346 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS23)                                  /* PAL_CPPI_PP_QMGR_G0_Q347 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS24)                                  /* PAL_CPPI_PP_QMGR_G0_Q348 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS25)                                  /* PAL_CPPI_PP_QMGR_G0_Q349 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS26)                                  /* PAL_CPPI_PP_QMGR_G0_Q350 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS27)                                  /* PAL_CPPI_PP_QMGR_G0_Q351 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS28)                                  /* PAL_CPPI_PP_QMGR_G0_Q352 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS29)                                  /* PAL_CPPI_PP_QMGR_G0_Q353 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS30)                                  /* PAL_CPPI_PP_QMGR_G0_Q354 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_DS31)                                  /* PAL_CPPI_PP_QMGR_G0_Q355 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_OFDM0)                                 /* PAL_CPPI_PP_QMGR_G0_Q356 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_OFDM1)                                 /* PAL_CPPI_PP_QMGR_G0_Q357 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_Q34)                                   /* PAL_CPPI_PP_QMGR_G0_Q358 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID9_Q35)                                   /* PAL_CPPI_PP_QMGR_G0_Q359 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q360 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q361 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q362 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q363 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q364 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q365 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q366 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q367 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q368 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q369 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q370 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q371 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q372 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q373 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q374 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q375 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q376 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q377 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q378 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q379 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q380 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q381 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q382 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q383 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q384 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q385 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q386 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q387 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q388 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q389 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q390 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q391 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q392 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q393 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q394 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID10_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q395 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q396 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q397 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q398 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q399 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q400 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q401 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q402 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q403 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q404 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q405 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q406 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q407 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q408 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q409 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q410 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q411 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q412 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q413 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q414 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q415 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q416 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q417 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q418 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q419 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q420 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q421 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q422 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q423 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q424 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q425 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q426 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q427 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q428 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q429 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q430 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID11_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q431 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q432 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q433 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q434 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q435 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q436 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q437 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q438 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q439 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q440 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q441 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q442 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q443 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q444 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q445 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q446 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q447 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q448 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q449 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q450 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q451 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q452 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q453 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q454 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q455 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q456 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q457 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q458 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q459 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q460 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q461 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q462 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q463 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q464 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q465 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q466 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID12_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q467 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q468 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q469 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q470 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q471 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q472 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q473 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q474 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q475 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q476 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q477 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q478 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q479 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q480 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q481 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q482 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q483 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q484 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q485 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q486 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q487 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q488 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q489 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q490 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q491 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q492 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q493 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q494 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q495 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q496 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q497 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q498 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q499 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q500 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q501 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q502 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID13_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q503 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q504 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q505 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q506 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q507 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q508 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q509 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q510 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q511 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q512 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q513 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q514 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q515 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q516 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q517 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q518 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q519 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q520 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q521 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q522 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q523 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q524 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q525 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q526 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q527 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q528 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q529 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q530 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q531 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q532 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q533 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q534 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q535 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q536 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q537 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q538 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID14_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q539 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q540 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q541 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q542 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q543 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q544 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q545 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q546 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q547 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q548 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q549 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q550 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q551 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q552 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q553 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q554 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q555 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q556 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q557 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q558 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q559 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q560 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q561 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q562 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q563 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q564 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q565 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q566 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q567 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q568 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q569 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q570 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q571 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q572 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q573 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q574 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID15_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q575 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q576 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q577 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q578 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q579 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q580 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q581 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q582 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q583 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q584 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q585 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q586 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q587 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q588 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q589 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q590 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q591 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q592 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q593 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q594 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q595 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q596 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q597 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q598 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q599 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q600 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q601 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q602 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q603 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q604 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q605 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q606 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q607 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q608 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q609 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q610 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID16_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q611 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q612 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q613 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q614 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q615 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q616 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q617 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q618 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q619 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q620 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q621 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q622 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q623 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q624 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q625 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q626 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q627 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q628 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q629 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q630 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q631 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q632 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q633 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q634 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q635 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q636 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q637 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q638 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q639 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q640 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q641 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q642 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q643 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q644 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q645 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q646 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID17_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q647 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q648 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q649 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q650 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q651 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q652 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q653 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q654 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q655 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q656 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q657 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q658 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q659 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q660 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q661 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q662 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q663 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q664 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q665 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q666 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q667 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q668 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q669 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q670 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q671 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q672 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q673 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q674 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q675 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q676 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q677 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q678 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q679 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q680 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q681 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q682 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID18_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q683 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q684 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q685 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q686 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q687 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q688 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q689 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q690 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q691 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q692 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q693 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q694 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q695 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q696 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q697 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q698 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q699 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q700 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q701 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q702 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q703 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q704 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q705 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q706 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q707 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q708 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q709 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q710 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q711 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q712 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q713 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q714 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q715 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q716 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q717 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q718 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID19_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q719 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q720 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q721 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q722 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q723 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q724 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q725 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q726 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q727 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q728 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q729 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q730 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q731 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q732 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q733 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q734 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q735 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q736 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q737 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q738 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q739 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q740 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q741 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q742 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q743 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q744 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q745 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q746 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q747 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q748 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q749 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q750 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q751 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q752 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q753 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q754 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID20_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q755 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q756 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q757 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q758 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q759 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q760 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q761 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q762 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q763 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q764 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q765 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q766 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q767 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q768 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q769 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q770 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q771 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q772 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q773 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q774 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q775 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q776 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q777 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q778 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q779 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q780 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q781 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q782 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q783 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q784 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q785 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q786 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q787 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q788 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q789 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q790 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID21_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q791 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q792 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q793 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q794 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q795 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q796 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q797 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q798 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q799 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q800 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q801 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q802 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q803 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q804 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q805 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q806 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q807 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q808 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q809 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q810 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q811 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q812 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q813 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q814 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q815 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q816 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q817 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q818 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q819 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q820 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q821 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q822 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q823 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q824 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q825 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q826 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID22_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q827 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q828 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q829 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q830 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q831 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q832 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q833 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q834 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q835 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q836 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q837 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q838 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q839 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q840 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q841 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q842 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q843 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q844 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q845 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q846 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q847 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q848 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q849 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q850 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q851 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q852 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q853 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q854 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q855 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q856 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q857 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q858 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q859 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q860 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q861 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q862 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID23_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q863 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q864 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q865 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q866 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q867 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q868 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q869 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q870 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q871 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q872 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q873 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q874 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q875 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q876 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q877 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q878 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q879 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q880 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q881 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q882 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q883 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q884 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q885 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q886 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q887 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q888 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q889 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q890 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q891 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q892 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q893 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q894 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q895 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q896 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q897 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q898 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID24_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q899 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q900 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q901 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q902 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q903 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q904 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q905 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q906 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q907 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q908 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q909 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q910 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q911 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q912 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q913 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q914 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q915 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q916 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q917 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q918 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q919 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q920 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q921 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q922 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q923 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q924 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q925 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q926 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q927 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q928 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q929 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q930 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q931 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q932 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q933 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q934 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID25_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q935 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q936 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q937 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q938 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q939 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q940 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q941 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q942 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q943 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q944 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q945 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q946 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q947 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q948 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q949 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q950 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q951 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q952 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q953 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q954 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q955 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q956 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q957 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q958 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q959 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q960 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q961 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q962 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q963 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q964 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q965 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q966 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q967 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q968 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q969 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q970 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID26_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q971 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q972 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q973 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q974 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q975 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q976 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q977 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q978 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q979 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q980 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q981 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q982 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q983 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q984 */\ 
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q985 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q986 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q987 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q988 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q989 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q990 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q991 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q992 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q993 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q994 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q995 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q996 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q997 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q998 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q999 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q1000 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q1001 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q1002 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q1003 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q1004 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q1005 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q1006 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID27_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q1007 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q1008 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q1009 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q1010 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q1011 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q1012 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q1013 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q1014 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q1015 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q1016 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q1017 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q1018 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q1019 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q1020 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q1021 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q1022 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q1023 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q1024 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q1025 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q1026 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q1027 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q1028 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q1029 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q1030 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q1031 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q1032 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q1033 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q1034 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q1035 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q1036 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q1037 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q1038 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q1039 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q1040 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q1041 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q1042 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID28_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q1043 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q1044 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q1045 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q1046 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q1047 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q1048 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q1049 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q1050 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q1051 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q1052 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q1053 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q1054 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q1055 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q1056 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q1057 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q1058 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q1059 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q1060 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q1061 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q1062 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q1063 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q1064 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q1065 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q1066 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q1067 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q1068 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q1069 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q1070 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q1071 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q1072 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q1073 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q1074 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q1075 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q1076 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q1077 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q1078 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID29_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q1079 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q1080 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q1081 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q1082 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q1083 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q1084 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q1085 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q1086 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q1087 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q1088 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q1089 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q1090 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q1091 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q1092 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q1093 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q1094 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q1095 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q1096 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q1097 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q1098 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q1099 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q1100 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q1101 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q1102 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q1103 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q1104 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q1105 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q1106 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q1107 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q1108 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q1109 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q1110 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q1111 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q1112 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q1113 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q1114 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID30_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q1115 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q1116 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q1117 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q1118 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q1119 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q1120 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q1121 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q1122 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q1123 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q1124 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q1125 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q1126 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q1127 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q1128 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q1129 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q1130 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q1131 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q1132 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q1133 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q1134 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q1135 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q1136 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q1137 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q1138 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q1139 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q1140 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q1141 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q1142 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q1143 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q1144 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q1145 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q1146 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q1147 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q1148 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q1149 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q1150 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID31_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q1151 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q1152 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q1153 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q1154 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q1155 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q1156 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q1157 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q1158 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q1159 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q1160 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q1161 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q1162 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q1163 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q1164 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q1165 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q1166 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q1167 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q1168 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q1169 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q1170 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q1171 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q1172 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q1173 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q1174 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q1175 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q1176 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q1177 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q1178 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q1179 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q1180 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q1181 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q1182 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q1183 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q1184 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q1185 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q1186 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID32_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q1187 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q1188 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q1189 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q1190 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q1191 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q1192 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q1193 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q1194 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q1195 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q1196 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q1197 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q1198 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q1199 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q1200 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q1201 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q1202 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q1203 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q1204 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q1205 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q1206 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q1207 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q1208 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q1209 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q1210 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q1211 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q1212 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q1213 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q1214 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q1215 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q1216 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q1217 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q1218 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q1219 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q1220 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q1221 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q1222 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID33_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q1223 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q1224 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q1225 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q1226 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q1227 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q1228 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q1229 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q1230 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q1231 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q1232 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q1233 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q1234 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q1235 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q1236 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q1237 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q1238 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q1239 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q1240 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q1241 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q1242 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q1243 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q1244 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q1245 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q1246 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q1247 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q1248 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q1249 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q1250 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q1251 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q1252 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q1253 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q1254 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q1255 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q1256 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q1257 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q1258 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID34_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q1259 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q1260 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q1261 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q1262 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q1263 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q1264 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q1265 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q1266 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q1267 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q1268 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q1269 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q1270 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q1271 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q1272 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q1273 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q1274 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q1275 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q1276 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q1277 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q1278 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q1279 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q1280 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q1281 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q1282 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q1283 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q1284 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q1285 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q1286 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q1287 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q1288 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q1289 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q1290 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q1291 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q1292 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q1293 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q1294 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID35_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q1295 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q1296 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q1297 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q1298 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q1299 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q1300 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q1301 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q1302 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q1303 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q1304 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q1305 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q1306 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q1307 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q1308 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q1309 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q1310 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q1311 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q1312 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q1313 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q1314 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q1315 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q1316 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q1317 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q1318 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q1319 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q1320 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q1321 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q1322 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q1323 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q1324 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q1325 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q1326 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q1327 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q1328 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q1329 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q1330 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID36_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q1331 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q1332 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q1333 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q1334 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q1335 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q1336 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q1337 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q1338 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q1339 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q1340 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q1341 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q1342 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q1343 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q1344 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q1345 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q1346 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q1347 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q1348 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q1349 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q1350 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q1351 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q1352 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q1353 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q1354 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q1355 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q1356 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q1357 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q1358 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q1359 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q1360 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q1361 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q1362 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q1363 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q1364 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q1365 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q1366 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID37_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q1367 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q1368 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q1369 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q1370 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q1371 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q1372 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q1373 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q1374 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q1375 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q1376 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q1377 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q1378 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q1379 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q1380 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q1381 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q1382 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q1383 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q1384 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q1385 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q1386 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q1387 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q1388 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q1389 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q1390 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q1391 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q1392 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q1393 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q1394 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q1395 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q1396 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q1397 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q1398 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q1399 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q1400 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q1401 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q1402 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID38_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q1403 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q1404 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q1405 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q1406 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q1407 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q1408 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q1409 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q1410 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q1411 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q1412 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q1413 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q1414 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q1415 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q1416 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q1417 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q1418 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q1419 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q1420 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q1421 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q1422 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q1423 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q1424 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q1425 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q1426 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q1427 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q1428 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q1429 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q1430 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q1431 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q1432 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q1433 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q1434 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q1435 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q1436 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q1437 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q1438 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID39_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q1439 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q1440 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q1441 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q1442 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q1443 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q1444 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q1445 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q1446 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q1447 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q1448 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q1449 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q1450 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q1451 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q1452 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q1453 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q1454 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q1455 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q1456 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q1457 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q1458 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q1459 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q1460 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q1461 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q1462 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q1463 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q1464 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q1465 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q1466 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q1467 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q1468 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q1469 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q1470 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q1471 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q1472 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q1473 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q1474 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID40_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q1475 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q1476 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q1477 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q1478 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q1479 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q1480 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q1481 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q1482 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q1483 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q1484 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q1485 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q1486 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q1487 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q1488 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q1489 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q1490 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q1491 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q1492 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q1493 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q1494 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q1495 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q1496 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q1497 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q1498 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q1499 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q1500 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q1501 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q1502 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q1503 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q1504 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q1505 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q1506 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q1507 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q1508 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q1509 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q1510 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID41_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q1511 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q1512 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q1513 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q1514 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q1515 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q1516 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q1517 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q1518 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q1519 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q1520 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q1521 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q1522 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q1523 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q1524 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q1525 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q1526 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q1527 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q1528 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q1529 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q1530 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q1531 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q1532 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q1533 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q1534 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q1535 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q1536 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q1537 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q1538 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q1539 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q1540 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q1541 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q1542 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q1543 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q1544 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q1545 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q1546 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID42_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q1547 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q1548 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q1549 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q1550 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q1551 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q1552 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q1553 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q1554 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q1555 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q1556 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q1557 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q1558 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q1559 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q1560 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q1561 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q1562 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q1563 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q1564 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q1565 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q1566 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q1567 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q1568 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q1569 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q1570 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q1571 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q1572 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q1573 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q1574 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q1575 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q1576 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q1577 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q1578 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q1579 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q1580 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q1581 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q1582 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID43_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q1583 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q1584 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q1585 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q1586 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q1587 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q1588 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q1589 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q1590 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q1591 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q1592 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q1593 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q1594 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q1595 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q1596 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q1597 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q1598 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q1599 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q1600 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q1601 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q1602 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q1603 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q1604 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q1605 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q1606 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q1607 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q1608 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q1609 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q1610 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q1611 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q1612 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q1613 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q1614 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q1615 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q1616 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q1617 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q1618 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID44_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q1619 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q1620 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q1621 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q1622 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q1623 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q1624 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q1625 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q1626 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q1627 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q1628 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q1629 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q1630 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q1631 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q1632 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q1633 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q1634 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q1635 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q1636 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q1637 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q1638 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q1639 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q1640 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q1641 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q1642 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q1643 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q1644 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q1645 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q1646 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q1647 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q1648 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q1649 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q1650 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q1651 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q1652 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q1653 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q1654 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID45_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q1655 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q1656 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q1657 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q1658 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q1659 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q1660 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q1661 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q1662 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q1663 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q1664 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q1665 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q1666 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q1667 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q1668 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q1669 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q1670 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q1671 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q1672 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q1673 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q1674 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q1675 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q1676 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q1677 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q1678 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q1679 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q1680 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q1681 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q1682 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q1683 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q1684 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q1685 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q1686 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q1687 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q1688 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q1689 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q1690 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID46_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q1691 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS0)                                  /* PAL_CPPI_PP_QMGR_G0_Q1692 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS1)                                  /* PAL_CPPI_PP_QMGR_G0_Q1693 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS2)                                  /* PAL_CPPI_PP_QMGR_G0_Q1694 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS3)                                  /* PAL_CPPI_PP_QMGR_G0_Q1695 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS4)                                  /* PAL_CPPI_PP_QMGR_G0_Q1696 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS5)                                  /* PAL_CPPI_PP_QMGR_G0_Q1697 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS6)                                  /* PAL_CPPI_PP_QMGR_G0_Q1698 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS7)                                  /* PAL_CPPI_PP_QMGR_G0_Q1699 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS8)                                  /* PAL_CPPI_PP_QMGR_G0_Q1700 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS9)                                  /* PAL_CPPI_PP_QMGR_G0_Q1701 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS10)                                 /* PAL_CPPI_PP_QMGR_G0_Q1702 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS11)                                 /* PAL_CPPI_PP_QMGR_G0_Q1703 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS12)                                 /* PAL_CPPI_PP_QMGR_G0_Q1704 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS13)                                 /* PAL_CPPI_PP_QMGR_G0_Q1705 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS14)                                 /* PAL_CPPI_PP_QMGR_G0_Q1706 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS15)                                 /* PAL_CPPI_PP_QMGR_G0_Q1707 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS16)                                 /* PAL_CPPI_PP_QMGR_G0_Q1708 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS17)                                 /* PAL_CPPI_PP_QMGR_G0_Q1709 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS18)                                 /* PAL_CPPI_PP_QMGR_G0_Q1710 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS19)                                 /* PAL_CPPI_PP_QMGR_G0_Q1711 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS20)                                 /* PAL_CPPI_PP_QMGR_G0_Q1712 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS21)                                 /* PAL_CPPI_PP_QMGR_G0_Q1713 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS22)                                 /* PAL_CPPI_PP_QMGR_G0_Q1714 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS23)                                 /* PAL_CPPI_PP_QMGR_G0_Q1715 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS24)                                 /* PAL_CPPI_PP_QMGR_G0_Q1716 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS25)                                 /* PAL_CPPI_PP_QMGR_G0_Q1717 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS26)                                 /* PAL_CPPI_PP_QMGR_G0_Q1718 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS27)                                 /* PAL_CPPI_PP_QMGR_G0_Q1719 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS28)                                 /* PAL_CPPI_PP_QMGR_G0_Q1720 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS29)                                 /* PAL_CPPI_PP_QMGR_G0_Q1721 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS30)                                 /* PAL_CPPI_PP_QMGR_G0_Q1722 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_DS31)                                 /* PAL_CPPI_PP_QMGR_G0_Q1723 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_OFDM0)                                /* PAL_CPPI_PP_QMGR_G0_Q1724 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_OFDM1)                                /* PAL_CPPI_PP_QMGR_G0_Q1725 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_Q34)                                  /* PAL_CPPI_PP_QMGR_G0_Q1726 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_DS_RESEQ_DSID47_Q35)                                  /* PAL_CPPI_PP_QMGR_G0_Q1727 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_CLASSIFIER1_LOW_Q_NUM)                                /* PAL_CPPI_PP_QMGR_G0_Q1728 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_CLASSIFIER1_MED_LOW_Q_NUM)                            /* PAL_CPPI_PP_QMGR_G0_Q1729 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_CLASSIFIER1_MED_HI_Q_NUM)                             /* PAL_CPPI_PP_QMGR_G0_Q1730 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_CLASSIFIER1_HI_Q_NUM)                                 /* PAL_CPPI_PP_QMGR_G0_Q1731 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_CLASSIFIER2_LOW_Q_NUM)                                /* PAL_CPPI_PP_QMGR_G0_Q1732 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_CLASSIFIER2_MED_LOW_Q_NUM)                            /* PAL_CPPI_PP_QMGR_G0_Q1733 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_CLASSIFIER2_MED_HI_Q_NUM)                             /* PAL_CPPI_PP_QMGR_G0_Q1734 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_CLASSIFIER2_HI_Q_NUM)                                 /* PAL_CPPI_PP_QMGR_G0_Q1735 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_MODIFIER_LOW_Q_NUM)                                   /* PAL_CPPI_PP_QMGR_G0_Q1736 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_MODIFIER_MED_LOW_Q_NUM)                               /* PAL_CPPI_PP_QMGR_G0_Q1737 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_MODIFIER_MED_HI_Q_NUM)                                /* PAL_CPPI_PP_QMGR_G0_Q1738 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_MODIFIER_HI_Q_NUM)                                    /* PAL_CPPI_PP_QMGR_G0_Q1739 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_RECYCLER_LOW_Q_NUM)                                   /* PAL_CPPI_PP_QMGR_G0_Q1740 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_RECYCLER_HI_Q_NUM)                                    /* PAL_CPPI_PP_QMGR_G0_Q1741 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_COE_Q0)                                               /* PAL_CPPI_PP_QMGR_G0_Q1742 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_COE_Q1)                                               /* PAL_CPPI_PP_QMGR_G0_Q1743 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_COE_Q2)                                               /* PAL_CPPI_PP_QMGR_G0_Q1744 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_COE_Q3)                                               /* PAL_CPPI_PP_QMGR_G0_Q1745 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_COE_Q4)                                               /* PAL_CPPI_PP_QMGR_G0_Q1746 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_COE_Q5)                                               /* PAL_CPPI_PP_QMGR_G0_Q1747 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_COE_Q6)                                               /* PAL_CPPI_PP_QMGR_G0_Q1748 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_COE_Q7)                                               /* PAL_CPPI_PP_QMGR_G0_Q1749 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_COE_Q8)                                               /* PAL_CPPI_PP_QMGR_G0_Q1750 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_COE_Q9)                                               /* PAL_CPPI_PP_QMGR_G0_Q1751 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_COE_Q10)                                              /* PAL_CPPI_PP_QMGR_G0_Q1752 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_COE_Q11)                                              /* PAL_CPPI_PP_QMGR_G0_Q1753 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_COE_Q12)                                              /* PAL_CPPI_PP_QMGR_G0_Q1754 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_COE_Q13)                                              /* PAL_CPPI_PP_QMGR_G0_Q1755 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_COE_Q14)                                              /* PAL_CPPI_PP_QMGR_G0_Q1756 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_COE_Q15)                                              /* PAL_CPPI_PP_QMGR_G0_Q1757 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_SESSION_CACHE_LOW_Q_NUM)                              /* PAL_CPPI_PP_QMGR_G0_Q1758 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_SESSION_CACHE_MED_LOW_Q_NUM)                          /* PAL_CPPI_PP_QMGR_G0_Q1759 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_SESSION_CACHE_MED_HI_Q_NUM)                           /* PAL_CPPI_PP_QMGR_G0_Q1760 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G0_SESSION_CACHE_HI_Q_NUM)                               /* PAL_CPPI_PP_QMGR_G0_Q1761 */
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
diff --git a/include/linux/avalanche/puma7/puma7_cppi_gqmgr1_q.h b/include/linux/avalanche/puma7/puma7_cppi_gqmgr1_q.h
deleted file mode 100755
index 9d3ca48..0000000
--- a/include/linux/avalanche/puma7/puma7_cppi_gqmgr1_q.h
+++ /dev/null
@@ -1,574 +0,0 @@
-/*
-
-  This file is provided under a dual BSD/GPLv2 license.  When using or
-  redistributing this file, you may do so under either license.
-
-  GPL LICENSE SUMMARY
-
-  Copyright(c) 2014-2015 Intel Corporation.
-
-  This program is free software; you can redistribute it and/or modify
-  it under the terms of version 2 of the GNU General Public License as
-  published by the Free Software Foundation.
-
-  This program is distributed in the hope that it will be useful, but
-  WITHOUT ANY WARRANTY; without even the implied warranty of
-  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
-  General Public License for more details.
-
-  You should have received a copy of the GNU General Public License
-  along with this program; if not, write to the Free Software
-  Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
-  The full GNU General Public License is included in this distribution
-  in the file called LICENSE.GPL.
-
-  Contact Information:
-    Intel Corporation
-    2200 Mission College Blvd.
-    Santa Clara, CA  97052
-
-  BSD LICENSE
-
-  Copyright(c) 2014-2015 Intel Corporation. All rights reserved.
-
-  Redistribution and use in source and binary forms, with or without
-  modification, are permitted provided that the following conditions
-  are met:
-
-    * Redistributions of source code must retain the above copyright
-      notice, this list of conditions and the following disclaimer.
-    * Redistributions in binary form must reproduce the above copyright
-      notice, this list of conditions and the following disclaimer in
-      the documentation and/or other materials provided with the
-      distribution.
-    * Neither the name of Intel Corporation nor the names of its
-      contributors may be used to endorse or promote products derived
-      from this software without specific prior written permission.
-
-  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
-  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
-  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
-  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
-  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
-  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
-  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
-  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
-  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
-  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
-  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
-
-*/
-
-#define PAL_CPPI_PP_QMGR_G1_Q_LIST                                                                                        \
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER0_US_BE0_LOW_Q_NUM)                          /* PAL_CPPI_PP_QMGR_G1_Q0 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER0_US_BE0_HI_Q_NUM)                           /* PAL_CPPI_PP_QMGR_G1_Q1 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER1_US_BE1_LOW_Q_NUM)                          /* PAL_CPPI_PP_QMGR_G1_Q2 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER1_US_BE1_HI_Q_NUM)                           /* PAL_CPPI_PP_QMGR_G1_Q3 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER2_US_BE2_LOW_Q_NUM)                          /* PAL_CPPI_PP_QMGR_G1_Q4 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER2_US_BE2_HI_Q_NUM)                           /* PAL_CPPI_PP_QMGR_G1_Q5 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER3_US_BE3_LOW_Q_NUM)                          /* PAL_CPPI_PP_QMGR_G1_Q6 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER3_US_BE3_HI_Q_NUM)                           /* PAL_CPPI_PP_QMGR_G1_Q7 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER4_US_BE4_LOW_Q_NUM)                          /* PAL_CPPI_PP_QMGR_G1_Q8 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER4_US_BE4_HI_Q_NUM)                           /* PAL_CPPI_PP_QMGR_G1_Q9 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER5_US_BE5_LOW_Q_NUM)                          /* PAL_CPPI_PP_QMGR_G1_Q10 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER5_US_BE5_HI_Q_NUM)                           /* PAL_CPPI_PP_QMGR_G1_Q11 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER6_US_BE6_LOW_Q_NUM)                          /* PAL_CPPI_PP_QMGR_G1_Q12 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER6_US_BE6_HI_Q_NUM)                           /* PAL_CPPI_PP_QMGR_G1_Q13 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER7_US_BE7_LOW_Q_NUM)                          /* PAL_CPPI_PP_QMGR_G1_Q14 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER7_US_BE7_HI_Q_NUM)                           /* PAL_CPPI_PP_QMGR_G1_Q15 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER8_US_BE8_LOW_Q_NUM)                          /* PAL_CPPI_PP_QMGR_G1_Q16 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER8_US_BE8_HI_Q_NUM)                           /* PAL_CPPI_PP_QMGR_G1_Q17 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER9_US_BE9_LOW_Q_NUM)                          /* PAL_CPPI_PP_QMGR_G1_Q18 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER9_US_BE9_HI_Q_NUM)                           /* PAL_CPPI_PP_QMGR_G1_Q19 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER10_US_BE10_LOW_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q20 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER10_US_BE10_HI_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G1_Q21 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER11_US_BE11_LOW_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q22 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER11_US_BE11_HI_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G1_Q23 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER12_US_BE12_LOW_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q24 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER12_US_BE12_HI_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G1_Q25 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER13_US_BE13_LOW_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q26 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER13_US_BE13_HI_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G1_Q27 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER14_US_BE14_LOW_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q28 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER14_US_BE14_HI_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G1_Q29 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER15_US_BE15_LOW_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q30 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER15_US_BE15_HI_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G1_Q31 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER16_MoCA_LOW_Q_NUM)                           /* PAL_CPPI_PP_QMGR_G1_Q32 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER16_MoCA_MED_LOW_Q_NUM)                       /* PAL_CPPI_PP_QMGR_G1_Q33 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER16_MoCA_MED_HI_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q34 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER16_MoCA_HI_Q_NUM)                            /* PAL_CPPI_PP_QMGR_G1_Q35 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER17_ATOM_LOW_Q_NUM)                           /* PAL_CPPI_PP_QMGR_G1_Q36 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER17_ATOM_MED_LOW_Q_NUM)                       /* PAL_CPPI_PP_QMGR_G1_Q37 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER17_ATOM_MED_HI_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q38 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER17_ATOM_HI_Q_NUM)                            /* PAL_CPPI_PP_QMGR_G1_Q39 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER18_RGMII0_LOW_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G1_Q40 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER18_RGMII0_MED_LOW_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q41 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER18_RGMII0_MED_HI_Q_NUM)                      /* PAL_CPPI_PP_QMGR_G1_Q42 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER18_RGMII0_HI_Q_NUM)                          /* PAL_CPPI_PP_QMGR_G1_Q43 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER19_RGMII1_LOW_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G1_Q44 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER19_RGMII1_MED_LOW_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q45 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER19_RGMII1_MED_HI_Q_NUM)                      /* PAL_CPPI_PP_QMGR_G1_Q46 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER19_RGMII1_HI_Q_NUM)                          /* PAL_CPPI_PP_QMGR_G1_Q47 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER20_SGMII0_LOW_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G1_Q48 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER20_SGMII0_MED_LOW_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q49 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER20_SGMII0_MED_HI_Q_NUM)                      /* PAL_CPPI_PP_QMGR_G1_Q50 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER20_SGMII0_HI_Q_NUM)                          /* PAL_CPPI_PP_QMGR_G1_Q51 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER21_SGMII1_LOW_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G1_Q52 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER21_SGMII1_MED_LOW_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q53 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER21_SGMII1_MED_HI_Q_NUM)                      /* PAL_CPPI_PP_QMGR_G1_Q54 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER21_SGMII1_HI_Q_NUM)                          /* PAL_CPPI_PP_QMGR_G1_Q55 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER22_WiFi_PORT0_LOW_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q56 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER22_WiFi_PORT0_MED_LOW_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q57 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER22_WiFi_PORT0_MED_HI_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q58 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER22_WiFi_PORT0_HI_Q_NUM)                      /* PAL_CPPI_PP_QMGR_G1_Q59 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER23_WiFi_PORT1_LOW_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q60 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER23_WiFi_PORT1_MED_LOW_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q61 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER23_WiFi_PORT1_MED_HI_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q62 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER23_WiFi_PORT1_HI_Q_NUM)                      /* PAL_CPPI_PP_QMGR_G1_Q63 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER24_WiFi_PORT2_LOW_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q64 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER24_WiFi_PORT2_MED_LOW_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q65 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER24_WiFi_PORT2_MED_HI_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q66 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER24_WiFi_PORT2_HI_Q_NUM)                      /* PAL_CPPI_PP_QMGR_G1_Q67 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER25_WiFi_PORT3_LOW_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q68 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER25_WiFi_PORT3_MED_LOW_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q69 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER25_WiFi_PORT3_MED_HI_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q70 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER25_WiFi_PORT3_HI_Q_NUM)                      /* PAL_CPPI_PP_QMGR_G1_Q71 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER26_WiFi_PORT4_LOW_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q72 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER26_WiFi_PORT4_MED_LOW_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q73 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER26_WiFi_PORT4_MED_HI_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q74 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER26_WiFi_PORT4_HI_Q_NUM)                      /* PAL_CPPI_PP_QMGR_G1_Q75 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER27_WiFi_PORT5_LOW_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q76 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER27_WiFi_PORT5_MED_LOW_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q77 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER27_WiFi_PORT5_MED_HI_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q78 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER27_WiFi_PORT5_HI_Q_NUM)                      /* PAL_CPPI_PP_QMGR_G1_Q79 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER28_WiFi_PORT6_LOW_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q80 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER28_WiFi_PORT6_MED_LOW_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q81 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER28_WiFi_PORT6_MED_HI_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q82 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER28_WiFi_PORT6_HI_Q_NUM)                      /* PAL_CPPI_PP_QMGR_G1_Q83 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER29_WiFi_PORT7_LOW_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q84 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER29_WiFi_PORT7_MED_LOW_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q85 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER29_WiFi_PORT7_MED_HI_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q86 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER29_WiFi_PORT7_HI_Q_NUM)                      /* PAL_CPPI_PP_QMGR_G1_Q87 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER30_WiFi_PORT8_LOW_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q88 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER30_WiFi_PORT8_MED_LOW_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q89 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER30_WiFi_PORT8_MED_HI_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q90 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER30_WiFi_PORT8_HI_Q_NUM)                      /* PAL_CPPI_PP_QMGR_G1_Q91 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER31_WiFi_PORT9_LOW_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q92 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER31_WiFi_PORT9_MED_LOW_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q93 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER31_WiFi_PORT9_MED_HI_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q94 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER31_WiFi_PORT9_HI_Q_NUM)                      /* PAL_CPPI_PP_QMGR_G1_Q95 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER32_WiFi_PORT10_LOW_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G1_Q96 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER32_WiFi_PORT10_MED_LOW_Q_NUM)                /* PAL_CPPI_PP_QMGR_G1_Q97 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER32_WiFi_PORT10_MED_HI_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q98 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER32_WiFi_PORT10_HI_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q99 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER33_WiFi_PORT11_LOW_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G1_Q100 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER33_WiFi_PORT11_MED_LOW_Q_NUM)                /* PAL_CPPI_PP_QMGR_G1_Q101 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER33_WiFi_PORT11_MED_HI_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q102 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER33_WiFi_PORT11_HI_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q103 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER34_WiFi_PORT12_LOW_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G1_Q104 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER34_WiFi_PORT12_MED_LOW_Q_NUM)                /* PAL_CPPI_PP_QMGR_G1_Q105 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER34_WiFi_PORT12_MED_HI_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q106 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER34_WiFi_PORT12_HI_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q107 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER35_WiFi_PORT13_LOW_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G1_Q108 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER35_WiFi_PORT13_MED_LOW_Q_NUM)                /* PAL_CPPI_PP_QMGR_G1_Q109 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER35_WiFi_PORT13_MED_HI_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q110 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER35_WiFi_PORT13_HI_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q111 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER36_WiFi_PORT14_LOW_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G1_Q112 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER36_WiFi_PORT14_MED_LOW_Q_NUM)                /* PAL_CPPI_PP_QMGR_G1_Q113 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER36_WiFi_PORT14_MED_HI_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q114 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER36_WiFi_PORT14_HI_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q115 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER37_WiFi_PORT15_LOW_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G1_Q116 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER37_WiFi_PORT15_MED_LOW_Q_NUM)                /* PAL_CPPI_PP_QMGR_G1_Q117 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER37_WiFi_PORT15_MED_HI_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q118 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER37_WiFi_PORT15_HI_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q119 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q120)                                               /* PAL_CPPI_PP_QMGR_G1_Q120 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q121)                                               /* PAL_CPPI_PP_QMGR_G1_Q121 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q122)                                               /* PAL_CPPI_PP_QMGR_G1_Q122 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q123)                                               /* PAL_CPPI_PP_QMGR_G1_Q123 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q124)                                               /* PAL_CPPI_PP_QMGR_G1_Q124 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q125)                                               /* PAL_CPPI_PP_QMGR_G1_Q125 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q126)                                               /* PAL_CPPI_PP_QMGR_G1_Q126 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q127)                                               /* PAL_CPPI_PP_QMGR_G1_Q127 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q128)                                               /* PAL_CPPI_PP_QMGR_G1_Q128 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q129)                                               /* PAL_CPPI_PP_QMGR_G1_Q129 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q130)                                               /* PAL_CPPI_PP_QMGR_G1_Q130 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q131)                                               /* PAL_CPPI_PP_QMGR_G1_Q131 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q132)                                               /* PAL_CPPI_PP_QMGR_G1_Q132 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q133)                                               /* PAL_CPPI_PP_QMGR_G1_Q133 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q134)                                               /* PAL_CPPI_PP_QMGR_G1_Q134 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q135)                                               /* PAL_CPPI_PP_QMGR_G1_Q135 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q136)                                               /* PAL_CPPI_PP_QMGR_G1_Q136 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q137)                                               /* PAL_CPPI_PP_QMGR_G1_Q137 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q138)                                               /* PAL_CPPI_PP_QMGR_G1_Q138 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q139)                                               /* PAL_CPPI_PP_QMGR_G1_Q139 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q140)                                               /* PAL_CPPI_PP_QMGR_G1_Q140 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q141)                                               /* PAL_CPPI_PP_QMGR_G1_Q141 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q142)                                               /* PAL_CPPI_PP_QMGR_G1_Q142 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q143)                                               /* PAL_CPPI_PP_QMGR_G1_Q143 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q144)                                               /* PAL_CPPI_PP_QMGR_G1_Q144 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q145)                                               /* PAL_CPPI_PP_QMGR_G1_Q145 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q146)                                               /* PAL_CPPI_PP_QMGR_G1_Q146 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q147)                                               /* PAL_CPPI_PP_QMGR_G1_Q147 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q148)                                               /* PAL_CPPI_PP_QMGR_G1_Q148 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q149)                                               /* PAL_CPPI_PP_QMGR_G1_Q149 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q150)                                               /* PAL_CPPI_PP_QMGR_G1_Q150 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q151)                                               /* PAL_CPPI_PP_QMGR_G1_Q151 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q152)                                               /* PAL_CPPI_PP_QMGR_G1_Q152 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q153)                                               /* PAL_CPPI_PP_QMGR_G1_Q153 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q154)                                               /* PAL_CPPI_PP_QMGR_G1_Q154 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q155)                                               /* PAL_CPPI_PP_QMGR_G1_Q155 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q156)                                               /* PAL_CPPI_PP_QMGR_G1_Q156 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q157)                                               /* PAL_CPPI_PP_QMGR_G1_Q157 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q158)                                               /* PAL_CPPI_PP_QMGR_G1_Q158 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q159)                                               /* PAL_CPPI_PP_QMGR_G1_Q159 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q160)                                               /* PAL_CPPI_PP_QMGR_G1_Q160 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q161)                                               /* PAL_CPPI_PP_QMGR_G1_Q161 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q162)                                               /* PAL_CPPI_PP_QMGR_G1_Q162 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q163)                                               /* PAL_CPPI_PP_QMGR_G1_Q163 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q164)                                               /* PAL_CPPI_PP_QMGR_G1_Q164 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q165)                                               /* PAL_CPPI_PP_QMGR_G1_Q165 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q166)                                               /* PAL_CPPI_PP_QMGR_G1_Q166 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q167)                                               /* PAL_CPPI_PP_QMGR_G1_Q167 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q168)                                               /* PAL_CPPI_PP_QMGR_G1_Q168 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q169)                                               /* PAL_CPPI_PP_QMGR_G1_Q169 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q170)                                               /* PAL_CPPI_PP_QMGR_G1_Q170 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q171)                                               /* PAL_CPPI_PP_QMGR_G1_Q171 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q172)                                               /* PAL_CPPI_PP_QMGR_G1_Q172 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q173)                                               /* PAL_CPPI_PP_QMGR_G1_Q173 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q174)                                               /* PAL_CPPI_PP_QMGR_G1_Q174 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q175)                                               /* PAL_CPPI_PP_QMGR_G1_Q175 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q176)                                               /* PAL_CPPI_PP_QMGR_G1_Q176 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q177)                                               /* PAL_CPPI_PP_QMGR_G1_Q177 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q178)                                               /* PAL_CPPI_PP_QMGR_G1_Q178 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q179)                                               /* PAL_CPPI_PP_QMGR_G1_Q179 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q180)                                               /* PAL_CPPI_PP_QMGR_G1_Q180 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q181)                                               /* PAL_CPPI_PP_QMGR_G1_Q181 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q182)                                               /* PAL_CPPI_PP_QMGR_G1_Q182 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q183)                                               /* PAL_CPPI_PP_QMGR_G1_Q183 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q184)                                               /* PAL_CPPI_PP_QMGR_G1_Q184 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q185)                                               /* PAL_CPPI_PP_QMGR_G1_Q185 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q186)                                               /* PAL_CPPI_PP_QMGR_G1_Q186 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q187)                                               /* PAL_CPPI_PP_QMGR_G1_Q187 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q188)                                               /* PAL_CPPI_PP_QMGR_G1_Q188 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q189)                                               /* PAL_CPPI_PP_QMGR_G1_Q189 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q190)                                               /* PAL_CPPI_PP_QMGR_G1_Q190 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q191)                                               /* PAL_CPPI_PP_QMGR_G1_Q191 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q192)                                               /* PAL_CPPI_PP_QMGR_G1_Q192 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q193)                                               /* PAL_CPPI_PP_QMGR_G1_Q193 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q194)                                               /* PAL_CPPI_PP_QMGR_G1_Q194 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q195)                                               /* PAL_CPPI_PP_QMGR_G1_Q195 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q196)                                               /* PAL_CPPI_PP_QMGR_G1_Q196 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q197)                                               /* PAL_CPPI_PP_QMGR_G1_Q197 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q198)                                               /* PAL_CPPI_PP_QMGR_G1_Q198 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q199)                                               /* PAL_CPPI_PP_QMGR_G1_Q199 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q200)                                               /* PAL_CPPI_PP_QMGR_G1_Q200 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q201)                                               /* PAL_CPPI_PP_QMGR_G1_Q201 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q202)                                               /* PAL_CPPI_PP_QMGR_G1_Q202 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q203)                                               /* PAL_CPPI_PP_QMGR_G1_Q203 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q204)                                               /* PAL_CPPI_PP_QMGR_G1_Q204 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q205)                                               /* PAL_CPPI_PP_QMGR_G1_Q205 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q206)                                               /* PAL_CPPI_PP_QMGR_G1_Q206 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q207)                                               /* PAL_CPPI_PP_QMGR_G1_Q207 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q208)                                               /* PAL_CPPI_PP_QMGR_G1_Q208 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q209)                                               /* PAL_CPPI_PP_QMGR_G1_Q209 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q210)                                               /* PAL_CPPI_PP_QMGR_G1_Q210 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q211)                                               /* PAL_CPPI_PP_QMGR_G1_Q211 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q212)                                               /* PAL_CPPI_PP_QMGR_G1_Q212 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q213)                                               /* PAL_CPPI_PP_QMGR_G1_Q213 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q214)                                               /* PAL_CPPI_PP_QMGR_G1_Q214 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q215)                                               /* PAL_CPPI_PP_QMGR_G1_Q215 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q216)                                               /* PAL_CPPI_PP_QMGR_G1_Q216 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q217)                                               /* PAL_CPPI_PP_QMGR_G1_Q217 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q218)                                               /* PAL_CPPI_PP_QMGR_G1_Q218 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q219)                                               /* PAL_CPPI_PP_QMGR_G1_Q219 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q220)                                               /* PAL_CPPI_PP_QMGR_G1_Q220 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q221)                                               /* PAL_CPPI_PP_QMGR_G1_Q221 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q222)                                               /* PAL_CPPI_PP_QMGR_G1_Q222 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q223)                                               /* PAL_CPPI_PP_QMGR_G1_Q223 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q224)                                               /* PAL_CPPI_PP_QMGR_G1_Q224 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q225)                                               /* PAL_CPPI_PP_QMGR_G1_Q225 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q226)                                               /* PAL_CPPI_PP_QMGR_G1_Q226 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q227)                                               /* PAL_CPPI_PP_QMGR_G1_Q227 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q228)                                               /* PAL_CPPI_PP_QMGR_G1_Q228 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q229)                                               /* PAL_CPPI_PP_QMGR_G1_Q229 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q230)                                               /* PAL_CPPI_PP_QMGR_G1_Q230 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q231)                                               /* PAL_CPPI_PP_QMGR_G1_Q231 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q232)                                               /* PAL_CPPI_PP_QMGR_G1_Q232 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q233)                                               /* PAL_CPPI_PP_QMGR_G1_Q233 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q234)                                               /* PAL_CPPI_PP_QMGR_G1_Q234 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q235)                                               /* PAL_CPPI_PP_QMGR_G1_Q235 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q236)                                               /* PAL_CPPI_PP_QMGR_G1_Q236 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q237)                                               /* PAL_CPPI_PP_QMGR_G1_Q237 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q238)                                               /* PAL_CPPI_PP_QMGR_G1_Q238 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q239)                                               /* PAL_CPPI_PP_QMGR_G1_Q239 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q240)                                               /* PAL_CPPI_PP_QMGR_G1_Q240 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q241)                                               /* PAL_CPPI_PP_QMGR_G1_Q241 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q242)                                               /* PAL_CPPI_PP_QMGR_G1_Q242 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q243)                                               /* PAL_CPPI_PP_QMGR_G1_Q243 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q244)                                               /* PAL_CPPI_PP_QMGR_G1_Q244 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q245)                                               /* PAL_CPPI_PP_QMGR_G1_Q245 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q246)                                               /* PAL_CPPI_PP_QMGR_G1_Q246 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q247)                                               /* PAL_CPPI_PP_QMGR_G1_Q247 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q248)                                               /* PAL_CPPI_PP_QMGR_G1_Q248 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q249)                                               /* PAL_CPPI_PP_QMGR_G1_Q249 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q250)                                               /* PAL_CPPI_PP_QMGR_G1_Q250 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q251)                                               /* PAL_CPPI_PP_QMGR_G1_Q251 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q252)                                               /* PAL_CPPI_PP_QMGR_G1_Q252 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q253)                                               /* PAL_CPPI_PP_QMGR_G1_Q253 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q254)                                               /* PAL_CPPI_PP_QMGR_G1_Q254 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_Q255)                                               /* PAL_CPPI_PP_QMGR_G1_Q255 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_RECYCLER_LOW_Q_NUM)                                     /* PAL_CPPI_PP_QMGR_G1_Q256 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_RECYCLER_HI_Q_NUM)                                      /* PAL_CPPI_PP_QMGR_G1_Q257 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_MoCA_TX_HI_Q_NUM)                                       /* PAL_CPPI_PP_QMGR_G1_Q258 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_MoCA_TX_LOW_Q_NUM)                                      /* PAL_CPPI_PP_QMGR_G1_Q259 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_ATOM_TX_HI_Q_NUM)                                       /* PAL_CPPI_PP_QMGR_G1_Q260 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_ATOM_TX_LOW_Q_NUM)                                      /* PAL_CPPI_PP_QMGR_G1_Q261 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_MGMT_Q_NUM)                            /* PAL_CPPI_PP_QMGR_G1_Q262 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_VOICE_Q_NUM)                           /* PAL_CPPI_PP_QMGR_G1_Q263 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE0_LOW_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G1_Q264 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE1_LOW_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G1_Q265 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE2_LOW_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G1_Q266 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE3_LOW_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G1_Q267 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE4_LOW_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G1_Q268 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE5_LOW_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G1_Q269 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE6_LOW_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G1_Q270 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE7_LOW_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G1_Q271 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE8_LOW_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G1_Q272 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE9_LOW_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G1_Q273 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE10_LOW_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q274 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE11_LOW_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q275 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE12_LOW_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q276 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE13_LOW_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q277 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE14_LOW_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q278 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE15_LOW_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q279 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE0_HIGH_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q280 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE1_HIGH_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q281 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE2_HIGH_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q282 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE3_HIGH_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q283 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE4_HIGH_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q284 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE5_HIGH_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q285 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE6_HIGH_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q286 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE7_HIGH_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q287 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE8_HIGH_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q288 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE9_HIGH_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G1_Q289 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE10_HIGH_Q_NUM)                       /* PAL_CPPI_PP_QMGR_G1_Q290 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE11_HIGH_Q_NUM)                       /* PAL_CPPI_PP_QMGR_G1_Q291 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE12_HIGH_Q_NUM)                       /* PAL_CPPI_PP_QMGR_G1_Q292 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE13_HIGH_Q_NUM)                       /* PAL_CPPI_PP_QMGR_G1_Q293 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE14_HIGH_Q_NUM)                       /* PAL_CPPI_PP_QMGR_G1_Q294 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE15_HIGH_Q_NUM)                       /* PAL_CPPI_PP_QMGR_G1_Q295 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_Q296)                                                   /* PAL_CPPI_PP_QMGR_G1_Q296 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_Q297)                                                   /* PAL_CPPI_PP_QMGR_G1_Q297 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_Q298)                                                   /* PAL_CPPI_PP_QMGR_G1_Q298 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_Q299)                                                   /* PAL_CPPI_PP_QMGR_G1_Q299 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_Q300)                                                   /* PAL_CPPI_PP_QMGR_G1_Q300 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_Q301)                                                   /* PAL_CPPI_PP_QMGR_G1_Q301 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_Q302)                                                   /* PAL_CPPI_PP_QMGR_G1_Q302 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_Q303)                                                   /* PAL_CPPI_PP_QMGR_G1_Q303 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_Q304)                                                   /* PAL_CPPI_PP_QMGR_G1_Q304 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_Q305)                                                   /* PAL_CPPI_PP_QMGR_G1_Q305 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_Q306)                                                   /* PAL_CPPI_PP_QMGR_G1_Q306 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_Q307)                                                   /* PAL_CPPI_PP_QMGR_G1_Q307 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_Q308)                                                   /* PAL_CPPI_PP_QMGR_G1_Q308 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_FW_MONO_FD_Q_NUM)                                    /* PAL_CPPI_PP_QMGR_G1_Q309 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_DOCSIS_LOW_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q310 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_DOCSIS_LOW_Q_NUM)                /* PAL_CPPI_PP_QMGR_G1_Q311 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_DOCSIS_HI_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q312 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_DOCSIS_HI_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q313 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_MoCA_Q_NUM)                       /* PAL_CPPI_PP_QMGR_G1_Q314 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_MoCA_Q_NUM)                      /* PAL_CPPI_PP_QMGR_G1_Q315 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_ATOM_LOW_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q316 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_ATOM_LOW_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q317 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_ATOM_HI_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G1_Q318 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_ATOM_HI_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q319 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_RGMII0_LOW_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q321 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_RGMII0_LOW_Q_NUM)                /* PAL_CPPI_PP_QMGR_G1_Q321 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_RGMII0_HI_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q322 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_RGMII0_HI_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q323 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_RGMII1_LOW_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q324 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_RGMII1_LOW_Q_NUM)                /* PAL_CPPI_PP_QMGR_G1_Q325 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_RGMII1_HI_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q326 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_RGMII1_HI_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q327 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_SGMII0_LOW_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q328 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_SGMII0_LOW_Q_NUM)                /* PAL_CPPI_PP_QMGR_G1_Q329 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_SGMII0_HI_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q330 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_SGMII0_HI_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q331 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_SGMII1_LOW_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q332 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_SGMII1_LOW_Q_NUM)                /* PAL_CPPI_PP_QMGR_G1_Q333 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_SGMII1_HI_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q334 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_SGMII1_HI_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q335 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_WiFi_LOW_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q336 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_WiFi_LOW_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q337 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_WiFi_HI_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G1_Q338 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_WiFi_HI_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q339 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_HOST2PP_LOW_Q_NUM)                /* PAL_CPPI_PP_QMGR_G1_Q340 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_HOST2PP_LOW_Q_NUM)               /* PAL_CPPI_PP_QMGR_G1_Q341 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_HOST2PP_HI_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G1_Q342 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_HOST2PP_HI_Q_NUM)                /* PAL_CPPI_PP_QMGR_G1_Q343 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_VOICE_Q_NUM)                      /* PAL_CPPI_PP_QMGR_G1_Q344 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_VOICE_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G1_Q345 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_TX_CH_18_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q346 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_TX_CH_18_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q347 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_TX_CH_19_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q348 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_TX_CH_19_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q349 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_TX_CH_20_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q350 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_TX_CH_20_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q351 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_TX_CH_21_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q352 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_TX_CH_21_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q353 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_TX_CH_22_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q354 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_TX_CH_22_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q355 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_TX_CH_23_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q356 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_TX_CH_23_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q357 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_0_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G1_Q358 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_0_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q359 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_1_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G1_Q360 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_1_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q361 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_2_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G1_Q362 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_2_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q363 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_3_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G1_Q364 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_3_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q365 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_4_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G1_Q366 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_4_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q367 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_5_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G1_Q368 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_5_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q369 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_6_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G1_Q370 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_6_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q371 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_7_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G1_Q372 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_7_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q373 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_8_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G1_Q374 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_8_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q375 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_9_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G1_Q376 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_9_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q377 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_10_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q378 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_10_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q379 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_11_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q380 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_11_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q381 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_12_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q382 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_12_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q383 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_13_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q384 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_13_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q385 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_14_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q386 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_14_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q387 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_15_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q388 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_15_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q389 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_16_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q390 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_16_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q391 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_17_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q392 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_17_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q393 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_18_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q394 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_18_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q395 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_19_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q396 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_19_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q397 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_20_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q398 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_20_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q399 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_21_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q400 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_21_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q401 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_22_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q402 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_22_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q403 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_HI_TX_CH_23_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G1_Q404 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_CDMA11_INFRA_INPUT_LOW_TX_CH_23_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G1_Q405 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SGMII0_TX_HI_Q_NUM)                                     /* PAL_CPPI_PP_QMGR_G1_Q406 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SGMII0_TX_LOW_Q_NUM)                                    /* PAL_CPPI_PP_QMGR_G1_Q407 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SGMII1_TX_HI_Q_NUM)                                     /* PAL_CPPI_PP_QMGR_G1_Q408 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SGMII1_TX_LOW_Q_NUM)                                    /* PAL_CPPI_PP_QMGR_G1_Q409 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_RGMII0_TX_HI_Q_NUM)                                     /* PAL_CPPI_PP_QMGR_G1_Q410 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_RGMII0_TX_LOW_Q_NUM)                                    /* PAL_CPPI_PP_QMGR_G1_Q411 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_RGMII1_TX_HI_Q_NUM)                                     /* PAL_CPPI_PP_QMGR_G1_Q412 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_RGMII1_TX_LOW_Q_NUM)                                    /* PAL_CPPI_PP_QMGR_G1_Q413 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_COP_TX_HI_Q_NUM)                                     /* PAL_CPPI_PP_QMGR_G1_Q414 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_US_COP_TX_LOW_Q_NUM)                                    /* PAL_CPPI_PP_QMGR_G1_Q415 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_UNUSED_INPUT_Q0)                                    /* PAL_CPPI_PP_QMGR_G1_Q416 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_UNUSED_INPUT_Q1)                                    /* PAL_CPPI_PP_QMGR_G1_Q417 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_UNUSED_INPUT_Q2)                                    /* PAL_CPPI_PP_QMGR_G1_Q418 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_UNUSED_INPUT_Q3)                                    /* PAL_CPPI_PP_QMGR_G1_Q419 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_UNUSED_INPUT_Q4)                                    /* PAL_CPPI_PP_QMGR_G1_Q420 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_UNUSED_INPUT_Q5)                                    /* PAL_CPPI_PP_QMGR_G1_Q421 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_UNUSED_INPUT_Q6)                                    /* PAL_CPPI_PP_QMGR_G1_Q422 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_QOS_UNUSED_INPUT_Q7)                                    /* PAL_CPPI_PP_QMGR_G1_Q423 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_WIFI0_PDSP_Q0)                                          /* PAL_CPPI_PP_QMGR_G1_Q424 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_WIFI0_PDSP_Q1)                                          /* PAL_CPPI_PP_QMGR_G1_Q425 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_WIFI0_PDSP_Q2)                                          /* PAL_CPPI_PP_QMGR_G1_Q426 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_WIFI0_PDSP_Q3)                                          /* PAL_CPPI_PP_QMGR_G1_Q427 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_WIFI0_PDSP_Q4)                                          /* PAL_CPPI_PP_QMGR_G1_Q428 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_WIFI0_PDSP_Q5)                                          /* PAL_CPPI_PP_QMGR_G1_Q429 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_WIFI0_PDSP_Q6)                                          /* PAL_CPPI_PP_QMGR_G1_Q430 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_WIFI0_PDSP_Q7)                                          /* PAL_CPPI_PP_QMGR_G1_Q431 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_WIFI1_PDSP_Q0)                                          /* PAL_CPPI_PP_QMGR_G1_Q432 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_WIFI1_PDSP_Q1)                                          /* PAL_CPPI_PP_QMGR_G1_Q433 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_WIFI1_PDSP_Q2)                                          /* PAL_CPPI_PP_QMGR_G1_Q434 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_WIFI1_PDSP_Q3)                                          /* PAL_CPPI_PP_QMGR_G1_Q435 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_WIFI1_PDSP_Q4)                                          /* PAL_CPPI_PP_QMGR_G1_Q436 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_WIFI1_PDSP_Q5)                                          /* PAL_CPPI_PP_QMGR_G1_Q437 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_WIFI1_PDSP_Q6)                                          /* PAL_CPPI_PP_QMGR_G1_Q438 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_WIFI1_PDSP_Q7)                                          /* PAL_CPPI_PP_QMGR_G1_Q439 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q0)                                               /* PAL_CPPI_PP_QMGR_G1_Q440 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q1)                                               /* PAL_CPPI_PP_QMGR_G1_Q441 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q2)                                               /* PAL_CPPI_PP_QMGR_G1_Q442 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q3)                                               /* PAL_CPPI_PP_QMGR_G1_Q443 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q4)                                               /* PAL_CPPI_PP_QMGR_G1_Q444 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q5)                                               /* PAL_CPPI_PP_QMGR_G1_Q445 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q6)                                               /* PAL_CPPI_PP_QMGR_G1_Q446 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q7)                                               /* PAL_CPPI_PP_QMGR_G1_Q447 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q8)                                               /* PAL_CPPI_PP_QMGR_G1_Q448 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q9)                                               /* PAL_CPPI_PP_QMGR_G1_Q449 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q10)                                              /* PAL_CPPI_PP_QMGR_G1_Q450 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q11)                                              /* PAL_CPPI_PP_QMGR_G1_Q451 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q12)                                              /* PAL_CPPI_PP_QMGR_G1_Q452 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q13)                                              /* PAL_CPPI_PP_QMGR_G1_Q453 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q14)                                              /* PAL_CPPI_PP_QMGR_G1_Q454 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q15)                                              /* PAL_CPPI_PP_QMGR_G1_Q455 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q16)                                              /* PAL_CPPI_PP_QMGR_G1_Q456 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q17)                                              /* PAL_CPPI_PP_QMGR_G1_Q457 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q18)                                              /* PAL_CPPI_PP_QMGR_G1_Q458 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q19)                                              /* PAL_CPPI_PP_QMGR_G1_Q459 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q20)                                              /* PAL_CPPI_PP_QMGR_G1_Q460 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q21)                                              /* PAL_CPPI_PP_QMGR_G1_Q461 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q22)                                              /* PAL_CPPI_PP_QMGR_G1_Q462 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q23)                                              /* PAL_CPPI_PP_QMGR_G1_Q463 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q24)                                              /* PAL_CPPI_PP_QMGR_G1_Q464 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q25)                                              /* PAL_CPPI_PP_QMGR_G1_Q465 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q26)                                              /* PAL_CPPI_PP_QMGR_G1_Q466 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q27)                                              /* PAL_CPPI_PP_QMGR_G1_Q467 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q28)                                              /* PAL_CPPI_PP_QMGR_G1_Q468 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q29)                                              /* PAL_CPPI_PP_QMGR_G1_Q469 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q30)                                              /* PAL_CPPI_PP_QMGR_G1_Q470 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q31)                                              /* PAL_CPPI_PP_QMGR_G1_Q471 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q32)                                              /* PAL_CPPI_PP_QMGR_G1_Q472 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q33)                                              /* PAL_CPPI_PP_QMGR_G1_Q473 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q34)                                              /* PAL_CPPI_PP_QMGR_G1_Q474 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q35)                                              /* PAL_CPPI_PP_QMGR_G1_Q475 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q36)                                              /* PAL_CPPI_PP_QMGR_G1_Q476 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q37)                                              /* PAL_CPPI_PP_QMGR_G1_Q477 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q38)                                              /* PAL_CPPI_PP_QMGR_G1_Q478 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q39)                                              /* PAL_CPPI_PP_QMGR_G1_Q479 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q40)                                              /* PAL_CPPI_PP_QMGR_G1_Q480 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q41)                                              /* PAL_CPPI_PP_QMGR_G1_Q481 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q42)                                              /* PAL_CPPI_PP_QMGR_G1_Q482 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q43)                                              /* PAL_CPPI_PP_QMGR_G1_Q483 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q44)                                              /* PAL_CPPI_PP_QMGR_G1_Q484 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q45)                                              /* PAL_CPPI_PP_QMGR_G1_Q485 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q46)                                              /* PAL_CPPI_PP_QMGR_G1_Q486 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q47)                                              /* PAL_CPPI_PP_QMGR_G1_Q487 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q48)                                              /* PAL_CPPI_PP_QMGR_G1_Q488 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q49)                                              /* PAL_CPPI_PP_QMGR_G1_Q489 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q50)                                              /* PAL_CPPI_PP_QMGR_G1_Q490 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q51)                                              /* PAL_CPPI_PP_QMGR_G1_Q491 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q52)                                              /* PAL_CPPI_PP_QMGR_G1_Q492 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q53)                                              /* PAL_CPPI_PP_QMGR_G1_Q493 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q54)                                              /* PAL_CPPI_PP_QMGR_G1_Q494 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q55)                                              /* PAL_CPPI_PP_QMGR_G1_Q495 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q56)                                              /* PAL_CPPI_PP_QMGR_G1_Q496 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q57)                                              /* PAL_CPPI_PP_QMGR_G1_Q497 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q58)                                              /* PAL_CPPI_PP_QMGR_G1_Q498 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q59)                                              /* PAL_CPPI_PP_QMGR_G1_Q499 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q60)                                              /* PAL_CPPI_PP_QMGR_G1_Q500 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q61)                                              /* PAL_CPPI_PP_QMGR_G1_Q501 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q62)                                              /* PAL_CPPI_PP_QMGR_G1_Q502 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_SYNCH_Q63)                                              /* PAL_CPPI_PP_QMGR_G1_Q503 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_MoCA_PDSP_Q0)                                           /* PAL_CPPI_PP_QMGR_G1_Q504 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_MoCA_PDSP_Q1)                                           /* PAL_CPPI_PP_QMGR_G1_Q505 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_MoCA_PDSP_Q2)                                           /* PAL_CPPI_PP_QMGR_G1_Q506 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_MoCA_PDSP_Q3)                                           /* PAL_CPPI_PP_QMGR_G1_Q507 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_MoCA_PDSP_Q4)                                           /* PAL_CPPI_PP_QMGR_G1_Q508 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_MoCA_PDSP_Q5)                                           /* PAL_CPPI_PP_QMGR_G1_Q509 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_MoCA_PDSP_Q6)                                           /* PAL_CPPI_PP_QMGR_G1_Q510 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G1_MoCA_PDSP_Q7)                                           /* PAL_CPPI_PP_QMGR_G1_Q511 */
diff --git a/include/linux/avalanche/puma7/puma7_cppi_gqmgr2_q.h b/include/linux/avalanche/puma7/puma7_cppi_gqmgr2_q.h
deleted file mode 100755
index 5cfd042..0000000
--- a/include/linux/avalanche/puma7/puma7_cppi_gqmgr2_q.h
+++ /dev/null
@@ -1,574 +0,0 @@
-/*
-
-  This file is provided under a dual BSD/GPLv2 license.  When using or
-  redistributing this file, you may do so under either license.
-
-  GPL LICENSE SUMMARY
-
-  Copyright(c) 2014-2015 Intel Corporation.
-
-  This program is free software; you can redistribute it and/or modify
-  it under the terms of version 2 of the GNU General Public License as
-  published by the Free Software Foundation.
-
-  This program is distributed in the hope that it will be useful, but
-  WITHOUT ANY WARRANTY; without even the implied warranty of
-  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
-  General Public License for more details.
-
-  You should have received a copy of the GNU General Public License
-  along with this program; if not, write to the Free Software
-  Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
-  The full GNU General Public License is included in this distribution
-  in the file called LICENSE.GPL.
-
-  Contact Information:
-    Intel Corporation
-    2200 Mission College Blvd.
-    Santa Clara, CA  97052
-
-  BSD LICENSE
-
-  Copyright(c) 2014-2015 Intel Corporation. All rights reserved.
-
-  Redistribution and use in source and binary forms, with or without
-  modification, are permitted provided that the following conditions
-  are met:
-
-    * Redistributions of source code must retain the above copyright
-      notice, this list of conditions and the following disclaimer.
-    * Redistributions in binary form must reproduce the above copyright
-      notice, this list of conditions and the following disclaimer in
-      the documentation and/or other materials provided with the
-      distribution.
-    * Neither the name of Intel Corporation nor the names of its
-      contributors may be used to endorse or promote products derived
-      from this software without specific prior written permission.
-
-  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
-  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
-  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
-  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
-  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
-  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
-  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
-  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
-  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
-  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
-  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
-
-*/
-
-#define PAL_CPPI_PP_QMGR_G2_Q_LIST                                                                                        \
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_PREFETCHER_LOW_Q_NUM)                                 /* PAL_CPPI_PP_QMGR_G2_Q0 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_PREFETCHER_MED_LOW_Q_NUM)                             /* PAL_CPPI_PP_QMGR_G2_Q1 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_PREFETCHER_MED_HI_Q_NUM)                              /* PAL_CPPI_PP_QMGR_G2_Q2 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_PREFETCHER_HI_Q_NUM)                                  /* PAL_CPPI_PP_QMGR_G2_Q3 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_PREFETCHER_Q4)                                        /* PAL_CPPI_PP_QMGR_G2_Q4 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_PREFETCHER_Q5)                                        /* PAL_CPPI_PP_QMGR_G2_Q5 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_PREFETCHER_Q6)                                        /* PAL_CPPI_PP_QMGR_G2_Q6 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_PREFETCHER_Q7)                                        /* PAL_CPPI_PP_QMGR_G2_Q7 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOS2PPT_LOW_TX_COMPLETE_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G2_Q8 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOS2PPT_HI_TX_COMPLETE_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G2_Q9 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_TX_COMPLETE_Q2)                                  /* PAL_CPPI_PP_QMGR_G2_Q10 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_TX_COMPLETE_Q3)                                  /* PAL_CPPI_PP_QMGR_G2_Q11 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_TX_COMPLETE_Q4)                                  /* PAL_CPPI_PP_QMGR_G2_Q12 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_TX_COMPLETE_Q5)                                  /* PAL_CPPI_PP_QMGR_G2_Q13 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_VOICE_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G2_Q14 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_FCC_FORWARDING_Q_NUM)                /* PAL_CPPI_PP_QMGR_G2_Q15 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_DOCSIS_MGMT_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G2_Q16 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_DOCSIS_LOW_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G2_Q17 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_DOCSIS_HI_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G2_Q18 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_MoCA_Q_NUM)                          /* PAL_CPPI_PP_QMGR_G2_Q19 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_ATOM_LOW_Q_NUM)                      /* PAL_CPPI_PP_QMGR_G2_Q20 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_ATOM_HI_Q_NUM)                       /* PAL_CPPI_PP_QMGR_G2_Q21 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_RGMII0_LOW_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G2_Q22 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_RGMII0_HI_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G2_Q23 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_RGMII1_LOW_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G2_Q24 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_RGMII1_HI_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G2_Q25 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_SGMII0_LOW_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G2_Q26 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_SGMII0_HI_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G2_Q27 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_SGMII1_LOW_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G2_Q28 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_SGMII1_HI_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G2_Q29 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_WiFi_LOW_Q_NUM)                      /* PAL_CPPI_PP_QMGR_G2_Q30 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_WiFi_HI_Q_NUM)                       /* PAL_CPPI_PP_QMGR_G2_Q31 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DPI_PDSP_Q0)                                          /* PAL_CPPI_PP_QMGR_G2_Q32 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DPI_PDSP_Q1)                                          /* PAL_CPPI_PP_QMGR_G2_Q33 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DPI_PDSP_Q2)                                          /* PAL_CPPI_PP_QMGR_G2_Q34 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DPI_PDSP_Q3)                                          /* PAL_CPPI_PP_QMGR_G2_Q35 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DPI_PDSP_Q4)                                          /* PAL_CPPI_PP_QMGR_G2_Q36 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DPI_PDSP_Q5)                                          /* PAL_CPPI_PP_QMGR_G2_Q37 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DPI_PDSP_Q6)                                          /* PAL_CPPI_PP_QMGR_G2_Q38 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DPI_PDSP_Q7)                                          /* PAL_CPPI_PP_QMGR_G2_Q39 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DPI_PDSP_Q8)                                          /* PAL_CPPI_PP_QMGR_G2_Q40 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DPI_PDSP_Q9)                                          /* PAL_CPPI_PP_QMGR_G2_Q41 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DPI_PDSP_Q10)                                         /* PAL_CPPI_PP_QMGR_G2_Q42 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DPI_PDSP_Q11)                                         /* PAL_CPPI_PP_QMGR_G2_Q43 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DPI_PDSP_Q12)                                         /* PAL_CPPI_PP_QMGR_G2_Q44 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DPI_PDSP_Q13)                                         /* PAL_CPPI_PP_QMGR_G2_Q45 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DPI_PDSP_Q14)                                         /* PAL_CPPI_PP_QMGR_G2_Q46 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DPI_PDSP_Q15)                                         /* PAL_CPPI_PP_QMGR_G2_Q47 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC1_PDSP_Q0)                                         /* PAL_CPPI_PP_QMGR_G2_Q48 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC1_PDSP_Q1)                                         /* PAL_CPPI_PP_QMGR_G2_Q49 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC1_PDSP_Q2)                                         /* PAL_CPPI_PP_QMGR_G2_Q50 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC1_PDSP_Q3)                                         /* PAL_CPPI_PP_QMGR_G2_Q51 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC1_PDSP_Q4)                                         /* PAL_CPPI_PP_QMGR_G2_Q52 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC1_PDSP_Q5)                                         /* PAL_CPPI_PP_QMGR_G2_Q53 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC1_PDSP_Q6)                                         /* PAL_CPPI_PP_QMGR_G2_Q54 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC1_PDSP_Q7)                                         /* PAL_CPPI_PP_QMGR_G2_Q55 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MC_PDSP_Q0)                                           /* PAL_CPPI_PP_QMGR_G2_Q56 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MC_PDSP_Q1)                                           /* PAL_CPPI_PP_QMGR_G2_Q57 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MC_PDSP_Q2)                                           /* PAL_CPPI_PP_QMGR_G2_Q58 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MC_PDSP_Q3)                                           /* PAL_CPPI_PP_QMGR_G2_Q59 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MC_PDSP_Q4)                                           /* PAL_CPPI_PP_QMGR_G2_Q60 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MC_PDSP_Q5)                                           /* PAL_CPPI_PP_QMGR_G2_Q61 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MC_PDSP_Q6)                                           /* PAL_CPPI_PP_QMGR_G2_Q62 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MC_PDSP_Q7)                                           /* PAL_CPPI_PP_QMGR_G2_Q63 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_PHY_Q_NUM)                                            /* PAL_CPPI_PP_QMGR_G2_Q64 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q65)                                                  /* PAL_CPPI_PP_QMGR_G2_Q65 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q66)                                                  /* PAL_CPPI_PP_QMGR_G2_Q66 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q67)                                                  /* PAL_CPPI_PP_QMGR_G2_Q67 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q68)                                                  /* PAL_CPPI_PP_QMGR_G2_Q68 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q69)                                                  /* PAL_CPPI_PP_QMGR_G2_Q69 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q70)                                                  /* PAL_CPPI_PP_QMGR_G2_Q70 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q71)                                                  /* PAL_CPPI_PP_QMGR_G2_Q71 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q72)                                                  /* PAL_CPPI_PP_QMGR_G2_Q72 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q73)                                                  /* PAL_CPPI_PP_QMGR_G2_Q73 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q74)                                                  /* PAL_CPPI_PP_QMGR_G2_Q74 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q75)                                                  /* PAL_CPPI_PP_QMGR_G2_Q75 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q76)                                                  /* PAL_CPPI_PP_QMGR_G2_Q76 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q77)                                                  /* PAL_CPPI_PP_QMGR_G2_Q77 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q78)                                                  /* PAL_CPPI_PP_QMGR_G2_Q78 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q79)                                                  /* PAL_CPPI_PP_QMGR_G2_Q79 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q80)                                                  /* PAL_CPPI_PP_QMGR_G2_Q80 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q81)                                                  /* PAL_CPPI_PP_QMGR_G2_Q81 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q82)                                                  /* PAL_CPPI_PP_QMGR_G2_Q82 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q83)                                                  /* PAL_CPPI_PP_QMGR_G2_Q83 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q84)                                                  /* PAL_CPPI_PP_QMGR_G2_Q84 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q85)                                                  /* PAL_CPPI_PP_QMGR_G2_Q85 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q86)                                                  /* PAL_CPPI_PP_QMGR_G2_Q86 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q87)                                                  /* PAL_CPPI_PP_QMGR_G2_Q87 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q88)                                                  /* PAL_CPPI_PP_QMGR_G2_Q88 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q89)                                                  /* PAL_CPPI_PP_QMGR_G2_Q89 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q90)                                                  /* PAL_CPPI_PP_QMGR_G2_Q90 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q91)                                                  /* PAL_CPPI_PP_QMGR_G2_Q91 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q92)                                                  /* PAL_CPPI_PP_QMGR_G2_Q92 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q93)                                                  /* PAL_CPPI_PP_QMGR_G2_Q93 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q94)                                                  /* PAL_CPPI_PP_QMGR_G2_Q94 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q95)                                                  /* PAL_CPPI_PP_QMGR_G2_Q95 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q96)                                                  /* PAL_CPPI_PP_QMGR_G2_Q96 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q97)                                                  /* PAL_CPPI_PP_QMGR_G2_Q97 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SEQUENCER_LOW_Q_NUM)                                  /* PAL_CPPI_PP_QMGR_G2_Q98 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SEQUENCER_MED_LOW_Q_NUM)                              /* PAL_CPPI_PP_QMGR_G2_Q99 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SEQUENCER_MED_HI_Q_NUM)                               /* PAL_CPPI_PP_QMGR_G2_Q100 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SEQUENCER_HI_Q_NUM)                                   /* PAL_CPPI_PP_QMGR_G2_Q101 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SEQUENCER_CYCLE2_LOW_Q_NUM)                           /* PAL_CPPI_PP_QMGR_G2_Q102 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SEQUENCER_CYCLE2_MED_LOW_Q_NUM)                       /* PAL_CPPI_PP_QMGR_G2_Q103 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SEQUENCER_CYCLE2_MED_HI_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G2_Q104 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SEQUENCER_CYCLE2_HI_Q_NUM)                            /* PAL_CPPI_PP_QMGR_G2_Q105 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SECURITY_PDSP_Q0)                                     /* PAL_CPPI_PP_QMGR_G2_Q106 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SECURITY_PDSP_Q1)                                     /* PAL_CPPI_PP_QMGR_G2_Q107 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SECURITY_PDSP_Q2)                                     /* PAL_CPPI_PP_QMGR_G2_Q108 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SECURITY_PDSP_Q3)                                     /* PAL_CPPI_PP_QMGR_G2_Q109 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SECURITY_PDSP_Q4)                                     /* PAL_CPPI_PP_QMGR_G2_Q110 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SECURITY_PDSP_Q5)                                     /* PAL_CPPI_PP_QMGR_G2_Q111 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SECURITY_PDSP_Q6)                                     /* PAL_CPPI_PP_QMGR_G2_Q112 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SECURITY_PDSP_Q7)                                     /* PAL_CPPI_PP_QMGR_G2_Q113 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_0_HI_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q114 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_0_LOW_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q115 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_1_HI_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q116 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_1_LOW_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q117 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_2_HI_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q118 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_2_LOW_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q119 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_3_HI_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q120 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_3_LOW_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q121 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_4_HI_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q122 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_4_LOW_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q123 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_5_HI_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q124 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_5_LOW_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q125 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_6_HI_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q126 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_6_LOW_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q127 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_7_HI_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q128 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_7_LOW_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q129 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_8_HI_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q130 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_8_LOW_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q131 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_9_HI_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q132 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_9_LOW_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q133 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_10_HI_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q134 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_10_LOW_Q_NUM)             /* PAL_CPPI_PP_QMGR_G2_Q135 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_11_HI_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q136 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_11_LOW_Q_NUM)             /* PAL_CPPI_PP_QMGR_G2_Q137 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_12_HI_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q138 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_12_LOW_Q_NUM)             /* PAL_CPPI_PP_QMGR_G2_Q139 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_13_HI_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q140 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_13_LOW_Q_NUM)             /* PAL_CPPI_PP_QMGR_G2_Q141 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_14_HI_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q142 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_14_LOW_Q_NUM)             /* PAL_CPPI_PP_QMGR_G2_Q143 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_15_HI_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q144 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_15_LOW_Q_NUM)             /* PAL_CPPI_PP_QMGR_G2_Q145 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_16_HI_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q146 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_16_LOW_Q_NUM)             /* PAL_CPPI_PP_QMGR_G2_Q147 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_17_HI_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q148 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_17_LOW_Q_NUM)             /* PAL_CPPI_PP_QMGR_G2_Q149 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_18_HI_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q150 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_18_LOW_Q_NUM)             /* PAL_CPPI_PP_QMGR_G2_Q151 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_19_HI_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q152 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_19_LOW_Q_NUM)             /* PAL_CPPI_PP_QMGR_G2_Q153 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_20_HI_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q154 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_20_LOW_Q_NUM)             /* PAL_CPPI_PP_QMGR_G2_Q155 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_21_HI_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q156 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_21_LOW_Q_NUM)             /* PAL_CPPI_PP_QMGR_G2_Q157 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_22_HI_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q158 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_22_LOW_Q_NUM)             /* PAL_CPPI_PP_QMGR_G2_Q159 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_23_HI_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q160 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA9_INFRA_INPUT_LOW_TX_CH_23_LOW_Q_NUM)             /* PAL_CPPI_PP_QMGR_G2_Q161 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_TurboDOX_LOW_Q_NUM)                                   /* PAL_CPPI_PP_QMGR_G2_Q162 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_TurboDOX_MED_LOW_Q_NUM)                               /* PAL_CPPI_PP_QMGR_G2_Q163 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_TurboDOX_MED_HI_Q_NUM)                                /* PAL_CPPI_PP_QMGR_G2_Q164 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_TurboDOX_HI_Q_NUM)                                    /* PAL_CPPI_PP_QMGR_G2_Q165 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST2PP_RESEQUENCER_INPUT_Q0)                         /* PAL_CPPI_PP_QMGR_G2_Q166 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST2PP_RESEQUENCER_INPUT_Q1)                         /* PAL_CPPI_PP_QMGR_G2_Q167 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST2PP_RESEQUENCER_INPUT_Q2)                         /* PAL_CPPI_PP_QMGR_G2_Q168 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST2PP_RESEQUENCER_INPUT_Q3)                         /* PAL_CPPI_PP_QMGR_G2_Q169 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST2PP_RESEQUENCER_INPUT_Q4)                         /* PAL_CPPI_PP_QMGR_G2_Q170 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST2PP_RESEQUENCER_INPUT_Q5)                         /* PAL_CPPI_PP_QMGR_G2_Q171 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST2PP_RESEQUENCER_INPUT_Q6)                         /* PAL_CPPI_PP_QMGR_G2_Q172 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST2PP_RESEQUENCER_INPUT_Q7)                         /* PAL_CPPI_PP_QMGR_G2_Q173 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q0)                                         /* PAL_CPPI_PP_QMGR_G2_Q174 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q1)                                         /* PAL_CPPI_PP_QMGR_G2_Q175 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q2)                                         /* PAL_CPPI_PP_QMGR_G2_Q176 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q3)                                         /* PAL_CPPI_PP_QMGR_G2_Q177 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q4)                                         /* PAL_CPPI_PP_QMGR_G2_Q178 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q5)                                         /* PAL_CPPI_PP_QMGR_G2_Q179 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q6)                                         /* PAL_CPPI_PP_QMGR_G2_Q180 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q7)                                         /* PAL_CPPI_PP_QMGR_G2_Q181 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q8)                                         /* PAL_CPPI_PP_QMGR_G2_Q182 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q9)                                         /* PAL_CPPI_PP_QMGR_G2_Q183 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q10)                                        /* PAL_CPPI_PP_QMGR_G2_Q184 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q11)                                        /* PAL_CPPI_PP_QMGR_G2_Q185 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q12)                                        /* PAL_CPPI_PP_QMGR_G2_Q186 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q13)                                        /* PAL_CPPI_PP_QMGR_G2_Q187 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q14)                                        /* PAL_CPPI_PP_QMGR_G2_Q188 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q15)                                        /* PAL_CPPI_PP_QMGR_G2_Q189 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q16)                                        /* PAL_CPPI_PP_QMGR_G2_Q190 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q17)                                        /* PAL_CPPI_PP_QMGR_G2_Q191 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q18)                                        /* PAL_CPPI_PP_QMGR_G2_Q192 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q19)                                        /* PAL_CPPI_PP_QMGR_G2_Q193 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q20)                                        /* PAL_CPPI_PP_QMGR_G2_Q194 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q21)                                        /* PAL_CPPI_PP_QMGR_G2_Q195 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q22)                                        /* PAL_CPPI_PP_QMGR_G2_Q196 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q23)                                        /* PAL_CPPI_PP_QMGR_G2_Q197 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q24)                                        /* PAL_CPPI_PP_QMGR_G2_Q198 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q25)                                        /* PAL_CPPI_PP_QMGR_G2_Q199 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q26)                                        /* PAL_CPPI_PP_QMGR_G2_Q200 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q27)                                        /* PAL_CPPI_PP_QMGR_G2_Q201 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q28)                                        /* PAL_CPPI_PP_QMGR_G2_Q202 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q29)                                        /* PAL_CPPI_PP_QMGR_G2_Q203 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q30)                                        /* PAL_CPPI_PP_QMGR_G2_Q204 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC0_PDSP_Q31)                                        /* PAL_CPPI_PP_QMGR_G2_Q205 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE0_HI_Q_NUM)                                  /* PAL_CPPI_PP_QMGR_G2_Q206 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE0_LOW_Q_NUM)                                 /* PAL_CPPI_PP_QMGR_G2_Q207 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE1_HI_Q_NUM)                                  /* PAL_CPPI_PP_QMGR_G2_Q208 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE1_LOW_Q_NUM)                                 /* PAL_CPPI_PP_QMGR_G2_Q209 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE2_HI_Q_NUM)                                  /* PAL_CPPI_PP_QMGR_G2_Q210 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE2_LOW_Q_NUM)                                 /* PAL_CPPI_PP_QMGR_G2_Q211 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE3_HI_Q_NUM)                                  /* PAL_CPPI_PP_QMGR_G2_Q212 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE3_LOW_Q_NUM)                                 /* PAL_CPPI_PP_QMGR_G2_Q213 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE4_HI_Q_NUM)                                  /* PAL_CPPI_PP_QMGR_G2_Q214 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE4_LOW_Q_NUM)                                 /* PAL_CPPI_PP_QMGR_G2_Q215 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE5_HI_Q_NUM)                                  /* PAL_CPPI_PP_QMGR_G2_Q216 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE5_LOW_Q_NUM)                                 /* PAL_CPPI_PP_QMGR_G2_Q217 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE6_HI_Q_NUM)                                  /* PAL_CPPI_PP_QMGR_G2_Q218 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE6_LOW_Q_NUM)                                 /* PAL_CPPI_PP_QMGR_G2_Q219 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE7_HI_Q_NUM)                                  /* PAL_CPPI_PP_QMGR_G2_Q220 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE7_LOW_Q_NUM)                                 /* PAL_CPPI_PP_QMGR_G2_Q221 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE8_HI_Q_NUM)                                  /* PAL_CPPI_PP_QMGR_G2_Q222 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE8_LOW_Q_NUM)                                 /* PAL_CPPI_PP_QMGR_G2_Q223 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE9_HI_Q_NUM)                                  /* PAL_CPPI_PP_QMGR_G2_Q224 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE9_LOW_Q_NUM)                                 /* PAL_CPPI_PP_QMGR_G2_Q225 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE10_HI_Q_NUM)                                 /* PAL_CPPI_PP_QMGR_G2_Q226 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE10_LOW_Q_NUM)                                /* PAL_CPPI_PP_QMGR_G2_Q227 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE11_HI_Q_NUM)                                 /* PAL_CPPI_PP_QMGR_G2_Q228 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE11_LOW_Q_NUM)                                /* PAL_CPPI_PP_QMGR_G2_Q229 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE12_HI_Q_NUM)                                 /* PAL_CPPI_PP_QMGR_G2_Q230 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE12_LOW_Q_NUM)                                /* PAL_CPPI_PP_QMGR_G2_Q231 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE13_HI_Q_NUM)                                 /* PAL_CPPI_PP_QMGR_G2_Q232 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE13_LOW_Q_NUM)                                /* PAL_CPPI_PP_QMGR_G2_Q233 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE14_HI_Q_NUM)                                 /* PAL_CPPI_PP_QMGR_G2_Q234 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE14_LOW_Q_NUM)                                /* PAL_CPPI_PP_QMGR_G2_Q235 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE15_HI_Q_NUM)                                 /* PAL_CPPI_PP_QMGR_G2_Q236 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_US_BE15_LOW_Q_NUM)                                /* PAL_CPPI_PP_QMGR_G2_Q237 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q32)                                         /* PAL_CPPI_PP_QMGR_G2_Q238 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q33)                                         /* PAL_CPPI_PP_QMGR_G2_Q239 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q34)                                         /* PAL_CPPI_PP_QMGR_G2_Q240 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q35)                                         /* PAL_CPPI_PP_QMGR_G2_Q241 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q36)                                         /* PAL_CPPI_PP_QMGR_G2_Q242 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q37)                                         /* PAL_CPPI_PP_QMGR_G2_Q243 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q38)                                         /* PAL_CPPI_PP_QMGR_G2_Q244 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q39)                                         /* PAL_CPPI_PP_QMGR_G2_Q245 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q40)                                         /* PAL_CPPI_PP_QMGR_G2_Q246 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q41)                                         /* PAL_CPPI_PP_QMGR_G2_Q247 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q42)                                         /* PAL_CPPI_PP_QMGR_G2_Q248 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q43)                                         /* PAL_CPPI_PP_QMGR_G2_Q249 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q44)                                         /* PAL_CPPI_PP_QMGR_G2_Q250 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q45)                                         /* PAL_CPPI_PP_QMGR_G2_Q251 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q46)                                         /* PAL_CPPI_PP_QMGR_G2_Q252 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q47)                                         /* PAL_CPPI_PP_QMGR_G2_Q253 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q48)                                         /* PAL_CPPI_PP_QMGR_G2_Q254 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q49)                                         /* PAL_CPPI_PP_QMGR_G2_Q255 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q50)                                         /* PAL_CPPI_PP_QMGR_G2_Q256 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q51)                                         /* PAL_CPPI_PP_QMGR_G2_Q257 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q52)                                         /* PAL_CPPI_PP_QMGR_G2_Q258 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q53)                                         /* PAL_CPPI_PP_QMGR_G2_Q259 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q54)                                         /* PAL_CPPI_PP_QMGR_G2_Q260 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q55)                                         /* PAL_CPPI_PP_QMGR_G2_Q261 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q56)                                         /* PAL_CPPI_PP_QMGR_G2_Q262 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q57)                                         /* PAL_CPPI_PP_QMGR_G2_Q263 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q58)                                         /* PAL_CPPI_PP_QMGR_G2_Q264 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q59)                                         /* PAL_CPPI_PP_QMGR_G2_Q265 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q60)                                         /* PAL_CPPI_PP_QMGR_G2_Q266 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q61)                                         /* PAL_CPPI_PP_QMGR_G2_Q267 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q62)                                         /* PAL_CPPI_PP_QMGR_G2_Q268 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_AQM_PDSP_Q63)                                         /* PAL_CPPI_PP_QMGR_G2_Q269 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_VOICE_DSP_TX_QNUM)                                    /* PAL_CPPI_PP_QMGR_G2_Q270 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_VOICE_DSP_Q1)                                         /* PAL_CPPI_PP_QMGR_G2_Q271 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_VOICE_DSP_Q2)                                         /* PAL_CPPI_PP_QMGR_G2_Q272 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_VOICE_DSP_Q3)                                         /* PAL_CPPI_PP_QMGR_G2_Q273 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q274)                                                 /* PAL_CPPI_PP_QMGR_G2_Q274 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q275)                                                 /* PAL_CPPI_PP_QMGR_G2_Q275 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q276)                                                 /* PAL_CPPI_PP_QMGR_G2_Q276 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q277)                                                 /* PAL_CPPI_PP_QMGR_G2_Q277 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q278)                                                 /* PAL_CPPI_PP_QMGR_G2_Q278 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q279)                                                 /* PAL_CPPI_PP_QMGR_G2_Q279 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q280)                                                 /* PAL_CPPI_PP_QMGR_G2_Q280 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q281)                                                 /* PAL_CPPI_PP_QMGR_G2_Q281 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q282)                                                 /* PAL_CPPI_PP_QMGR_G2_Q282 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q283)                                                 /* PAL_CPPI_PP_QMGR_G2_Q283 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q284)                                                 /* PAL_CPPI_PP_QMGR_G2_Q284 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q285)                                                 /* PAL_CPPI_PP_QMGR_G2_Q285 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q286)                                                 /* PAL_CPPI_PP_QMGR_G2_Q286 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q287)                                                 /* PAL_CPPI_PP_QMGR_G2_Q287 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q288)                                                 /* PAL_CPPI_PP_QMGR_G2_Q288 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q289)                                                 /* PAL_CPPI_PP_QMGR_G2_Q289 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q290)                                                 /* PAL_CPPI_PP_QMGR_G2_Q290 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q291)                                                 /* PAL_CPPI_PP_QMGR_G2_Q291 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q292)                                                 /* PAL_CPPI_PP_QMGR_G2_Q292 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_RECYCLER_LOW_Q_NUM)                                   /* PAL_CPPI_PP_QMGR_G2_Q293 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_RECYCLER_HI_Q_NUM)                                    /* PAL_CPPI_PP_QMGR_G2_Q294 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC_TX_Q0)                                            /* PAL_CPPI_PP_QMGR_G2_Q295 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC_UNUSED_Q0)                                        /* PAL_CPPI_PP_QMGR_G2_Q296 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC_TX_Q1)                                            /* PAL_CPPI_PP_QMGR_G2_Q297 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC_UNUSED_Q1)                                        /* PAL_CPPI_PP_QMGR_G2_Q298 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC_TX_Q2)                                            /* PAL_CPPI_PP_QMGR_G2_Q299 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC_UNUSED_Q2)                                        /* PAL_CPPI_PP_QMGR_G2_Q300 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC_TX_Q3)                                            /* PAL_CPPI_PP_QMGR_G2_Q301 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC_UNUSED_Q3)                                        /* PAL_CPPI_PP_QMGR_G2_Q302 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC_TX_Q4)                                            /* PAL_CPPI_PP_QMGR_G2_Q303 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC_UNUSED_Q4)                                        /* PAL_CPPI_PP_QMGR_G2_Q304 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC_TX_Q5)                                            /* PAL_CPPI_PP_QMGR_G2_Q305 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC_UNUSED_Q5)                                        /* PAL_CPPI_PP_QMGR_G2_Q306 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC_TX_Q6)                                            /* PAL_CPPI_PP_QMGR_G2_Q307 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC_UNUSED_Q6)                                        /* PAL_CPPI_PP_QMGR_G2_Q308 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC_TX_Q7)                                            /* PAL_CPPI_PP_QMGR_G2_Q309 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC_UNUSED_Q7)                                        /* PAL_CPPI_PP_QMGR_G2_Q310 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q311)                                                 /* PAL_CPPI_PP_QMGR_G2_Q311 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q312)                                                 /* PAL_CPPI_PP_QMGR_G2_Q312 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q313)                                                 /* PAL_CPPI_PP_QMGR_G2_Q313 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q314)                                                 /* PAL_CPPI_PP_QMGR_G2_Q314 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q315)                                                 /* PAL_CPPI_PP_QMGR_G2_Q315 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q316)                                                 /* PAL_CPPI_PP_QMGR_G2_Q316 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q317)                                                 /* PAL_CPPI_PP_QMGR_G2_Q317 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q318)                                                 /* PAL_CPPI_PP_QMGR_G2_Q318 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q319)                                                 /* PAL_CPPI_PP_QMGR_G2_Q319 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q320)                                                 /* PAL_CPPI_PP_QMGR_G2_Q320 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q321)                                                 /* PAL_CPPI_PP_QMGR_G2_Q321 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q322)                                                 /* PAL_CPPI_PP_QMGR_G2_Q322 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q323)                                                 /* PAL_CPPI_PP_QMGR_G2_Q323 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q324)                                                 /* PAL_CPPI_PP_QMGR_G2_Q324 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q325)                                                 /* PAL_CPPI_PP_QMGR_G2_Q325 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q326)                                                 /* PAL_CPPI_PP_QMGR_G2_Q326 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA8_INFRA_INPUT_LOW_TX_CH_0_HI_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q327 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA8_INFRA_INPUT_LOW_TX_CH_0_LOW_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q328 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA8_INFRA_INPUT_LOW_TX_CH_1_HI_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q329 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA8_INFRA_INPUT_LOW_TX_CH_1_LOW_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q330 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA8_INFRA_INPUT_LOW_TX_CH_2_HI_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q331 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA8_INFRA_INPUT_LOW_TX_CH_2_LOW_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q332 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA8_INFRA_INPUT_LOW_TX_CH_3_HI_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q333 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA8_INFRA_INPUT_LOW_TX_CH_3_LOW_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q334 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA8_INFRA_INPUT_LOW_TX_CH_4_HI_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q335 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA8_INFRA_INPUT_LOW_TX_CH_4_LOW_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q336 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA8_INFRA_INPUT_LOW_TX_CH_5_HI_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q337 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA8_INFRA_INPUT_LOW_TX_CH_5_LOW_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q338 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA8_INFRA_INPUT_LOW_TX_CH_6_HI_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q339 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA8_INFRA_INPUT_LOW_TX_CH_6_LOW_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q340 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA8_INFRA_INPUT_LOW_TX_CH_7_HI_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q341 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_CDMA8_INFRA_INPUT_LOW_TX_CH_7_LOW_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q342 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q343)                                                 /* PAL_CPPI_PP_QMGR_G2_Q343 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_PP_EVENTS_Q0)                                         /* PAL_CPPI_PP_QMGR_G2_Q344 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_PP_EVENTS_Q1)                                         /* PAL_CPPI_PP_QMGR_G2_Q345 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_PP_EVENTS_Q2)                                         /* PAL_CPPI_PP_QMGR_G2_Q346 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_PP_EVENTS_Q3)                                         /* PAL_CPPI_PP_QMGR_G2_Q347 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q0)                                   /* PAL_CPPI_PP_QMGR_G2_Q348 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q1)                                   /* PAL_CPPI_PP_QMGR_G2_Q349 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q2)                                   /* PAL_CPPI_PP_QMGR_G2_Q350 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q3)                                   /* PAL_CPPI_PP_QMGR_G2_Q351 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q4)                                   /* PAL_CPPI_PP_QMGR_G2_Q352 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q5)                                   /* PAL_CPPI_PP_QMGR_G2_Q353 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q6)                                   /* PAL_CPPI_PP_QMGR_G2_Q354 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q7)                                   /* PAL_CPPI_PP_QMGR_G2_Q355 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q8)                                   /* PAL_CPPI_PP_QMGR_G2_Q356 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q9)                                   /* PAL_CPPI_PP_QMGR_G2_Q357 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q10)                                  /* PAL_CPPI_PP_QMGR_G2_Q358 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q11)                                  /* PAL_CPPI_PP_QMGR_G2_Q359 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q12)                                  /* PAL_CPPI_PP_QMGR_G2_Q360 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q13)                                  /* PAL_CPPI_PP_QMGR_G2_Q361 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q14)                                  /* PAL_CPPI_PP_QMGR_G2_Q362 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q15)                                  /* PAL_CPPI_PP_QMGR_G2_Q363 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q16)                                  /* PAL_CPPI_PP_QMGR_G2_Q364 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q17)                                  /* PAL_CPPI_PP_QMGR_G2_Q365 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q18)                                  /* PAL_CPPI_PP_QMGR_G2_Q366 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q19)                                  /* PAL_CPPI_PP_QMGR_G2_Q367 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q20)                                  /* PAL_CPPI_PP_QMGR_G2_Q368 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q21)                                  /* PAL_CPPI_PP_QMGR_G2_Q369 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q22)                                  /* PAL_CPPI_PP_QMGR_G2_Q370 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q23)                                  /* PAL_CPPI_PP_QMGR_G2_Q371 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q24)                                  /* PAL_CPPI_PP_QMGR_G2_Q372 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q25)                                  /* PAL_CPPI_PP_QMGR_G2_Q373 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q26)                                  /* PAL_CPPI_PP_QMGR_G2_Q374 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q27)                                  /* PAL_CPPI_PP_QMGR_G2_Q375 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q28)                                  /* PAL_CPPI_PP_QMGR_G2_Q376 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q29)                                  /* PAL_CPPI_PP_QMGR_G2_Q377 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q30)                                  /* PAL_CPPI_PP_QMGR_G2_Q378 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q31)                                  /* PAL_CPPI_PP_QMGR_G2_Q379 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q32)                                  /* PAL_CPPI_PP_QMGR_G2_Q380 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q33)                                  /* PAL_CPPI_PP_QMGR_G2_Q381 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q34)                                  /* PAL_CPPI_PP_QMGR_G2_Q382 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q35)                                  /* PAL_CPPI_PP_QMGR_G2_Q383 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q36)                                  /* PAL_CPPI_PP_QMGR_G2_Q384 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q37)                                  /* PAL_CPPI_PP_QMGR_G2_Q385 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q38)                                  /* PAL_CPPI_PP_QMGR_G2_Q386 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q39)                                  /* PAL_CPPI_PP_QMGR_G2_Q387 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q40)                                  /* PAL_CPPI_PP_QMGR_G2_Q388 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q41)                                  /* PAL_CPPI_PP_QMGR_G2_Q389 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q42)                                  /* PAL_CPPI_PP_QMGR_G2_Q390 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q43)                                  /* PAL_CPPI_PP_QMGR_G2_Q391 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q44)                                  /* PAL_CPPI_PP_QMGR_G2_Q392 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q45)                                  /* PAL_CPPI_PP_QMGR_G2_Q393 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q46)                                  /* PAL_CPPI_PP_QMGR_G2_Q394 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q47)                                  /* PAL_CPPI_PP_QMGR_G2_Q395 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q48)                                  /* PAL_CPPI_PP_QMGR_G2_Q396 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q49)                                  /* PAL_CPPI_PP_QMGR_G2_Q397 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q50)                                  /* PAL_CPPI_PP_QMGR_G2_Q398 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q51)                                  /* PAL_CPPI_PP_QMGR_G2_Q399 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q52)                                  /* PAL_CPPI_PP_QMGR_G2_Q400 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q53)                                  /* PAL_CPPI_PP_QMGR_G2_Q401 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q54)                                  /* PAL_CPPI_PP_QMGR_G2_Q402 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q55)                                  /* PAL_CPPI_PP_QMGR_G2_Q403 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q56)                                  /* PAL_CPPI_PP_QMGR_G2_Q404 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q57)                                  /* PAL_CPPI_PP_QMGR_G2_Q405 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q58)                                  /* PAL_CPPI_PP_QMGR_G2_Q406 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q59)                                  /* PAL_CPPI_PP_QMGR_G2_Q407 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q60)                                  /* PAL_CPPI_PP_QMGR_G2_Q408 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q61)                                  /* PAL_CPPI_PP_QMGR_G2_Q409 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q62)                                  /* PAL_CPPI_PP_QMGR_G2_Q410 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MULTICAST_CACHE_Q63)                                  /* PAL_CPPI_PP_QMGR_G2_Q411 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q412)                                                 /* PAL_CPPI_PP_QMGR_G2_Q412 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q413)                                                 /* PAL_CPPI_PP_QMGR_G2_Q413 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q414)                                                 /* PAL_CPPI_PP_QMGR_G2_Q414 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q415)                                                 /* PAL_CPPI_PP_QMGR_G2_Q415 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q416)                                                 /* PAL_CPPI_PP_QMGR_G2_Q416 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q417)                                                 /* PAL_CPPI_PP_QMGR_G2_Q417 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q418)                                                 /* PAL_CPPI_PP_QMGR_G2_Q418 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q419)                                                 /* PAL_CPPI_PP_QMGR_G2_Q419 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC_MONOLITHIC_FD_Q_NUM)                              /* PAL_CPPI_PP_QMGR_G2_Q420 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC_FORWARDING_FD_Q_NUM)                              /* PAL_CPPI_PP_QMGR_G2_Q421 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_FCC_STREAMING_FD_Q_NUM)                               /* PAL_CPPI_PP_QMGR_G2_Q422 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DOCSIS_LOW_INFRA_HOST_FD_Q_NUM)                       /* PAL_CPPI_PP_QMGR_G2_Q423 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DOCSIS_HI_INFRA_HOST_FD_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G2_Q424 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SHARED_LOW_INFRA_HOST_FD_Q_NUM)                       /* PAL_CPPI_PP_QMGR_G2_Q425 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_ATOM_HI_INFRA_HOST_FD_Q_NUM)                          /* PAL_CPPI_PP_QMGR_G2_Q426 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_RGMII0_HI_INFRA_HOST_FD_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G2_Q427 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_RGMII1_HI_INFRA_HOST_FD_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G2_Q428 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SGMII0_HI_INFRA_HOST_FD_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G2_Q429 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SGMII1_HI_INFRA_HOST_FD_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G2_Q430 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_WiFi_HI_INFRA_HOST_FD_Q_NUM)                          /* PAL_CPPI_PP_QMGR_G2_Q431 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_FD_Q9)                                           /* PAL_CPPI_PP_QMGR_G2_Q432 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_FD_Q10)                                          /* PAL_CPPI_PP_QMGR_G2_Q433 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_FD_Q11)                                          /* PAL_CPPI_PP_QMGR_G2_Q434 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_FD_Q12)                                          /* PAL_CPPI_PP_QMGR_G2_Q435 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_FD_Q13)                                          /* PAL_CPPI_PP_QMGR_G2_Q436 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_FD_Q14)                                          /* PAL_CPPI_PP_QMGR_G2_Q437 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_FD_Q15)                                          /* PAL_CPPI_PP_QMGR_G2_Q438 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_FD_Q16)                                          /* PAL_CPPI_PP_QMGR_G2_Q439 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_FD_Q17)                                          /* PAL_CPPI_PP_QMGR_G2_Q440 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_FD_Q18)                                          /* PAL_CPPI_PP_QMGR_G2_Q441 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DOCSIS_TX_MGMT_HOST_FD_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G2_Q442 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST2PP_LOW_HOST_FD_Q_NUM)                            /* PAL_CPPI_PP_QMGR_G2_Q443 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST2PP_HI_HOST_FD_Q_NUM)                             /* PAL_CPPI_PP_QMGR_G2_Q444 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_FD_Q22)                                          /* PAL_CPPI_PP_QMGR_G2_Q445 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST_FD_Q23)                                          /* PAL_CPPI_PP_QMGR_G2_Q446 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SHARED_PACKET_RAM_SHORT_RX_LOW_EMB_FD_Q_NUM)          /* PAL_CPPI_PP_QMGR_G2_Q447 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SHARED_PACKET_RAM_LONG_RX_LOW_EMB_FD_Q_NUM)           /* PAL_CPPI_PP_QMGR_G2_Q448 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SHARED_DDR_SHORT_RX_LOW)                              /* PAL_CPPI_PP_QMGR_G2_Q449 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SHARED_DDR_LONG_RX_LOW)                               /* PAL_CPPI_PP_QMGR_G2_Q450 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SHARED_DDR_XLONG_RX_LOW)                              /* PAL_CPPI_PP_QMGR_G2_Q451 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DOCSIS_DESC_PACKET_RAM_BUFF_DDR_RX_LOW_EMB_FD_Q_NUM)  /* PAL_CPPI_PP_QMGR_G2_Q452 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DOCSIS_PACKET_RAM_SHORT_RX_LOW_EMB_FD_Q_NUM)          /* PAL_CPPI_PP_QMGR_G2_Q453 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DOCSIS_PACKET_RAM_LONG_RX_LOW_EMB_FD_Q_NUM)           /* PAL_CPPI_PP_QMGR_G2_Q454 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DOCSIS_RX_HI_EMB_FD_Q_NUM)                            /* PAL_CPPI_PP_QMGR_G2_Q455 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_DOCSIS_RX_MGMT_HOST_FD_Q_NUM)                         /* PAL_CPPI_PP_QMGR_G2_Q456 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MoCA_PACKET_RAM_SHORT_RX_EMB_FD_Q_NUM)                /* PAL_CPPI_PP_QMGR_G2_Q457 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MoCA_PACKET_RAM_LONG_RX_EMB_FD_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G2_Q458 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MoCA_DDR_SHORT_RX_EMB_FD_Q_NUM)                       /* PAL_CPPI_PP_QMGR_G2_Q459 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_MoCA_DDR_LONG_RX_EMB_FD_Q_NUM)                        /* PAL_CPPI_PP_QMGR_G2_Q460 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_ATOM_PACKET_RAM_SHORT_RX_EMB_FD_Q_NUM)                /* PAL_CPPI_PP_QMGR_G2_Q461 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_ATOM_PACKET_RAM_LONG_RX_EMB_FD_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G2_Q462 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_ATOM_DDR_SHORT_RX_EMB_FD_Q_NUM)                       /* PAL_CPPI_PP_QMGR_G2_Q463 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_ATOM_DDR_LONG_RX_LOW_EMB_FD_Q_NUM)                    /* PAL_CPPI_PP_QMGR_G2_Q464 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_ATOM_DDR_LONG_RX_HIGH_EMB_FD_Q_NUM)                   /* PAL_CPPI_PP_QMGR_G2_Q465 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_RGMII0_PACKET_RAM_SHORT_RX_EMB_FD_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q466 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_RGMII0_PACKET_RAM_LONG_RX_EMB_FD_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q467 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_RGMII0_DDR_SHORT_RX_EMB_FD_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G2_Q468 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_RGMII0_DDR_LONG_RX_LOW_EMB_FD_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G2_Q469 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_RGMII0_DDR_LONG_RX_HIGH_EMB_FD_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G2_Q470 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_RGMII1_PACKET_RAM_SHORT_RX_EMB_FD_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q471 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_RGMII1_PACKET_RAM_LONG_RX_EMB_FD_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q472 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_RGMII1_DDR_SHORT_RX_EMB_FD_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G2_Q473 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_RGMII1_DDR_LONG_RX_LOW_EMB_FD_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G2_Q474 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_RGMII1_DDR_LONG_RX_HIGH_EMB_FD_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G2_Q475 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SGMII0_PACKET_RAM_SHORT_RX_EMB_FD_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q476 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SGMII0_PACKET_RAM_LONG_RX_EMB_FD_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q477 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SGMII0_DDR_SHORT_RX_EMB_FD_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G2_Q478 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SGMII0_DDR_LONG_RX_LOW_EMB_FD_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G2_Q479 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SGMII0_DDR_LONG_RX_HIGH_EMB_FD_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G2_Q480 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SGMII1_PACKET_RAM_SHORT_RX_EMB_FD_Q_NUM)              /* PAL_CPPI_PP_QMGR_G2_Q481 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SGMII1_PACKET_RAM_LONG_RX_EMB_FD_Q_NUM)               /* PAL_CPPI_PP_QMGR_G2_Q482 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SGMII1_DDR_SHORT_RX_EMB_FD_Q_NUM)                     /* PAL_CPPI_PP_QMGR_G2_Q483 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SGMII1_DDR_LONG_RX_LOW_EMB_FD_Q_NUM)                  /* PAL_CPPI_PP_QMGR_G2_Q484 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_SGMII1_DDR_LONG_RX_HIGH_EMB_FD_Q_NUM)                 /* PAL_CPPI_PP_QMGR_G2_Q485 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST2PP_INFRA_LOW_EMB_FD_Q_NUM)                       /* PAL_CPPI_PP_QMGR_G2_Q486 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_HOST2PP_INFRA_HIGH_EMB_FD_Q_NUM)                      /* PAL_CPPI_PP_QMGR_G2_Q487 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_WIFI_RX_LOW_EMB_FD_Q_NUM)                             /* PAL_CPPI_PP_QMGR_G2_Q488 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_WIFI_RX_HIGH_EMB_FD_Q_NUM)                            /* PAL_CPPI_PP_QMGR_G2_Q489 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_VOICE_DSP_RX_EMB_FD_Q_NUM)                            /* PAL_CPPI_PP_QMGR_G2_Q490 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_VOICE_INFRA_RX_EMB_FD_Q_NUM)                          /* PAL_CPPI_PP_QMGR_G2_Q491 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_EMB_FD_Q45)                                           /* PAL_CPPI_PP_QMGR_G2_Q492 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_EMB_FD_Q46)                                           /* PAL_CPPI_PP_QMGR_G2_Q493 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_EMB_FD_Q47)                                           /* PAL_CPPI_PP_QMGR_G2_Q494 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_EMB_FD_Q48)                                           /* PAL_CPPI_PP_QMGR_G2_Q495 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_EMB_FD_Q49)                                           /* PAL_CPPI_PP_QMGR_G2_Q496 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_EMB_FD_Q50)                                           /* PAL_CPPI_PP_QMGR_G2_Q497 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_EMB_FD_Q51)                                           /* PAL_CPPI_PP_QMGR_G2_Q498 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_EMB_FD_Q52)                                           /* PAL_CPPI_PP_QMGR_G2_Q499 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_EMB_FD_Q53)                                           /* PAL_CPPI_PP_QMGR_G2_Q500 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_EMB_FD_Q54)                                           /* PAL_CPPI_PP_QMGR_G2_Q501 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_EMB_FD_Q55)                                           /* PAL_CPPI_PP_QMGR_G2_Q502 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_EMB_FD_Q56)                                           /* PAL_CPPI_PP_QMGR_G2_Q503 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_EMB_FD_Q57)                                           /* PAL_CPPI_PP_QMGR_G2_Q504 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_EMB_FD_Q58)                                           /* PAL_CPPI_PP_QMGR_G2_Q505 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_EMB_FD_Q59)                                           /* PAL_CPPI_PP_QMGR_G2_Q506 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_EMB_FD_Q60)                                           /* PAL_CPPI_PP_QMGR_G2_Q507 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_EMB_FD_Q61)                                           /* PAL_CPPI_PP_QMGR_G2_Q508 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_EMB_FD_Q62)                                           /* PAL_CPPI_PP_QMGR_G2_Q509 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_TEARDOWN_FD_Q_NUM)                                    /* PAL_CPPI_PP_QMGR_G2_Q510 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_G2_Q511)                                                 /* PAL_CPPI_PP_QMGR_G2_Q511 */
diff --git a/include/linux/avalanche/puma7/puma7_cppi_lqmgr_q.h b/include/linux/avalanche/puma7/puma7_cppi_lqmgr_q.h
deleted file mode 100755
index 6f75114..0000000
--- a/include/linux/avalanche/puma7/puma7_cppi_lqmgr_q.h
+++ /dev/null
@@ -1,95 +0,0 @@
-/*
-
-  This file is provided under a dual BSD/GPLv2 license.  When using or
-  redistributing this file, you may do so under either license.
-
-  GPL LICENSE SUMMARY
-
-  Copyright(c) 2014-2015 Intel Corporation.
-
-  This program is free software; you can redistribute it and/or modify
-  it under the terms of version 2 of the GNU General Public License as
-  published by the Free Software Foundation.
-
-  This program is distributed in the hope that it will be useful, but
-  WITHOUT ANY WARRANTY; without even the implied warranty of
-  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
-  General Public License for more details.
-
-  You should have received a copy of the GNU General Public License
-  along with this program; if not, write to the Free Software
-  Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
-  The full GNU General Public License is included in this distribution
-  in the file called LICENSE.GPL.
-
-  Contact Information:
-    Intel Corporation
-    2200 Mission College Blvd.
-    Santa Clara, CA  97052
-
-  BSD LICENSE
-
-  Copyright(c) 2014-2015 Intel Corporation. All rights reserved.
-
-  Redistribution and use in source and binary forms, with or without
-  modification, are permitted provided that the following conditions
-  are met:
-
-    * Redistributions of source code must retain the above copyright
-      notice, this list of conditions and the following disclaimer.
-    * Redistributions in binary form must reproduce the above copyright
-      notice, this list of conditions and the following disclaimer in
-      the documentation and/or other materials provided with the
-      distribution.
-    * Neither the name of Intel Corporation nor the names of its
-      contributors may be used to endorse or promote products derived
-      from this software without specific prior written permission.
-
-  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
-  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
-  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
-  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
-  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
-  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
-  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
-  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
-  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
-  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
-  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
-
-*/
-
-#define PAL_CPPI_PP_QMGR_LOCAL_Q_LIST                                                                                     \
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_CLASSIFIER1_LOW_Q_NUM)                          /* PAL_CPPI_PP_QMGR_LOCAL_Q0 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_CLASSIFIER1_MED_LOW_Q_NUM)                      /* PAL_CPPI_PP_QMGR_LOCAL_Q1 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_CLASSIFIER1_MED_HI_Q_NUM)                       /* PAL_CPPI_PP_QMGR_LOCAL_Q2 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_CLASSIFIER1_HI_Q_NUM)                           /* PAL_CPPI_PP_QMGR_LOCAL_Q3 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_CLASSIFIER2_LOW_Q_NUM)                          /* PAL_CPPI_PP_QMGR_LOCAL_Q4 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_CLASSIFIER2_MED_LOW_Q_NUM)                      /* PAL_CPPI_PP_QMGR_LOCAL_Q5 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_CLASSIFIER2_MED_HI_Q_NUM)                       /* PAL_CPPI_PP_QMGR_LOCAL_Q6 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_CLASSIFIER2_HI_Q_NUM)                           /* PAL_CPPI_PP_QMGR_LOCAL_Q7 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_MODIFIER_LOW_Q_NUM)                             /* PAL_CPPI_PP_QMGR_LOCAL_Q8 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_MODIFIER_MED_LOW_Q_NUM)                         /* PAL_CPPI_PP_QMGR_LOCAL_Q9 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_MODIFIER_MED_HI_Q_NUM)                          /* PAL_CPPI_PP_QMGR_LOCAL_Q10 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_MODIFIER_HI_Q_NUM)                              /* PAL_CPPI_PP_QMGR_LOCAL_Q11 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_RECYCLER_LOW_Q_NUM)                             /* PAL_CPPI_PP_QMGR_LOCAL_Q12 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_RECYCLER_HI_Q_NUM)                              /* PAL_CPPI_PP_QMGR_LOCAL_Q13 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_SESSION_CACHE_LOW_Q_NUM)                        /* PAL_CPPI_PP_QMGR_LOCAL_Q14 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_SESSION_CACHE_MED_LOW_Q_NUM)                    /* PAL_CPPI_PP_QMGR_LOCAL_Q15 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_SESSION_CACHE_MED_HI_Q_NUM)                     /* PAL_CPPI_PP_QMGR_LOCAL_Q16 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_SESSION_CACHE_HI_Q_NUM)                         /* PAL_CPPI_PP_QMGR_LOCAL_Q17 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_TurboDOX_LOW_Q_NUM)                             /* PAL_CPPI_PP_QMGR_LOCAL_Q18 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_TurboDOX_MED_LOW_Q_NUM)                         /* PAL_CPPI_PP_QMGR_LOCAL_Q19 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_TurboDOX_MED_HI_Q_NUM)                          /* PAL_CPPI_PP_QMGR_LOCAL_Q20 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_TurboDOX_HI_Q_NUM)                              /* PAL_CPPI_PP_QMGR_LOCAL_Q21 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_RESEQUENCER_LOW_Q_NUM)                          /* PAL_CPPI_PP_QMGR_LOCAL_Q22 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_RESEQUENCER_MED_LOW_Q_NUM)                      /* PAL_CPPI_PP_QMGR_LOCAL_Q23 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_RESEQUENCER_MED_HI_Q_NUM)                       /* PAL_CPPI_PP_QMGR_LOCAL_Q24 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_RESEQUENCER_HI_Q_NUM)                           /* PAL_CPPI_PP_QMGR_LOCAL_Q25 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_RESEQUENCER_Q26)                                /* PAL_CPPI_PP_QMGR_LOCAL_Q26 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_RESEQUENCER_Q27)                                /* PAL_CPPI_PP_QMGR_LOCAL_Q27 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_RESEQUENCER_Q28)                                /* PAL_CPPI_PP_QMGR_LOCAL_Q28 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_RESEQUENCER_Q29)                                /* PAL_CPPI_PP_QMGR_LOCAL_Q29 */\
-PAL_CPPI_QMGR_Q_ADD(PAL_CPPI_PP_QMGR_LOCAL_PP_INTERNAL_EMB_FD_Q_NUM)                       /* PAL_CPPI_PP_QMGR_LOCAL_Q30 */
-
-
diff --git a/include/linux/avalanche/puma7/puma7_cppi_prv.h b/include/linux/avalanche/puma7/puma7_cppi_prv.h
index 05af61f..6fd913d 100755
--- a/include/linux/avalanche/puma7/puma7_cppi_prv.h
+++ b/include/linux/avalanche/puma7/puma7_cppi_prv.h
@@ -59,1845 +59,9 @@
 
 */
 
-#ifdef __KERNEL__
-#include <generated/autoconf.h>
-#endif
-#include "puma7_cppi_lqmgr_q.h"
-#include "puma7_cppi_gqmgr0_q.h"
-#include "puma7_cppi_gqmgr1_q.h"
-#include "puma7_cppi_gqmgr2_q.h"
-#include "puma7_cppi_dsgqmgr_q.h"
-#include "puma7_cppi_usqmgr_q.h"
-
 #ifndef PUMA7_CPPI_PRV_H
 #define PUMA7_CPPI_PRV_H
-
-/**********************************************************************************************************************
-
- #######  ##     ## ######## ##     ## ########    ##     ##    ###    ##    ##    ###     ######   ######## ########
-##     ## ##     ## ##       ##     ## ##          ###   ###   ## ##   ###   ##   ## ##   ##    ##  ##       ##     ##
-##     ## ##     ## ##       ##     ## ##          #### ####  ##   ##  ####  ##  ##   ##  ##        ##       ##     ##
-##     ## ##     ## ######   ##     ## ######      ## ### ## ##     ## ## ## ## ##     ## ##   #### ######   ########
-##  ## ## ##     ## ##       ##     ## ##          ##     ## ######### ##  #### ######### ##    ##  ##       ##   ##
-##    ##  ##     ## ##       ##     ## ##          ##     ## ##     ## ##   ### ##     ## ##    ##  ##       ##    ##
- ##### ##  #######  ########  #######  ########    ##     ## ##     ## ##    ## ##     ##  ######   ######## ##     ##
-
-**********************************************************************************************************************/
-#undef PAL_CPPI_QMGR_Q_ADD
-#define PAL_CPPI_QMGR_Q_ADD(qNumber)       qNumber,
-
-/*
-+-+-+ +-+-+-+-+-+ +-+-+-+-+-+-+-+-+
-|P|P| |Q|u|e|u|e| |M|a|n|a|g|e|r|s|
-+-+-+ +-+-+-+-+-+ +-+-+-+-+-+-+-+-+
-*/
-typedef enum PAL_CPPI_PP_QMGRs
-{
-    PAL_CPPI_PP_QMGR_G0,
-    PAL_CPPI_PP_QMGR_G1,
-    PAL_CPPI_PP_QMGR_G2,
-    PAL_CPPI_PP_QMGR_LOCAL,
-    PAL_CPPI41_NUM_QUEUE_MGR                                                                        /* PP has the maximum number of queue managers */
-}PAL_CPPI_PP_QMGRs_e;
-
-/*
-+-+-+ +-+-+-+-+-+ +-+-+-+-+-+ +-+-+-+-+-+-+-+ +-+-+-+-+-+-+
-|P|P| |L|o|c|a|l| |Q|u|e|u|e| |M|a|n|a|g|e|r| |Q|u|e|u|e|s|
-+-+-+ +-+-+-+-+-+ +-+-+-+-+-+ +-+-+-+-+-+-+-+ +-+-+-+-+-+-+
-*/
-
-#define PAL_CPPI_PP_QMGR_LOCAL_REGS_BASE            (IO_ADDRESS(0xF3480000))
-#define PAL_CPPI_PP_QMGR_LOCAL_DESC_BASE            (IO_ADDRESS(0xF3490000))
-#define PAL_CPPI_PP_QMGR_LOCAL_QUEUES_BASE          (IO_ADDRESS(0xF34A0000))
-#define PAL_CPPI_PP_QMGR_LOCAL_Q_STATS_BASE         (IO_ADDRESS(0xF34B0000))
-#define PAL_CPPI_PP_QMGR_LOCAL_LINKING_RAM_BASE     (0xF34C0000)
-#define PAL_CPPI_PP_QMGR_LOCAL_LINKING_RAM_SIZE     512
-
-
-typedef enum PAL_CPPI_PP_QMGR_LOCAL_Qs
-{
-    PAL_CPPI_PP_QMGR_LOCAL_Q_LIST
-    PAL_CPPI_PP_QMGR_LOCAL_TOTAL_Q_COUNT
-}PAL_CPPI_PP_QMGR_LOCAL_Qs_e;
-
-
-/*
-+-+-+ +-+-+-+-+-+-+-+ +-+-+-+-+-+ +-+-+-+-+-+-+-+ +-+-+-+-+-+-+
-|P|P| |G|l|o|b|a|l|0| |Q|u|e|u|e| |M|a|n|a|g|e|r| |Q|u|e|u|e|s|
-+-+-+ +-+-+-+-+-+-+-+ +-+-+-+-+-+ +-+-+-+-+-+-+-+ +-+-+-+-+-+-+
-*/
-
-#define PAL_CPPI_PP_QMGR_G0_REGS_BASE                               (IO_ADDRESS(0xF9100000))
-#define PAL_CPPI_PP_QMGR_G0_DESC_BASE                               (IO_ADDRESS(0xF9110000))
-#define PAL_CPPI_PP_QMGR_G0_QUEUES_BASE                             (IO_ADDRESS(0xF9120000))
-#define PAL_CPPI_PP_QMGR_G0_Q_STATS_BASE                            (IO_ADDRESS(0xF9130000))
-#define PAL_CPPI_PP_QMGR_GLOBAL_LINKING_RAM_BASE                    (0xF9140000)
-#ifdef CONFIG_MACH_PUMA7_FPGA
-#ifdef CONFIG_MACH_PUMA7_FPGA_PP
-#define PAL_CPPI_PP_QMGR_GLOBAL_LINKING_RAM_SIZE                    16*1024
-#else
-#define PAL_CPPI_PP_QMGR_GLOBAL_LINKING_RAM_SIZE                    512
-#endif
-#else
-#define PAL_CPPI_PP_QMGR_GLOBAL_LINKING_RAM_SIZE                    ((64*1024)-1)
-#endif
-#define PAL_CPPI_PP_QMGR_GLOBAL_DEFAULT_BUFF_SIZE                   2048
-
-typedef enum PAL_CPPI_PP_QMGR_G0_Qs
-{
-    PAL_CPPI_PP_QMGR_G0_Q_LIST
-    PAL_CPPI_PP_QMGR_G0_TOTAL_Q_COUNT
-}PAL_CPPI_PP_QMGR_G0_Qs_e;
-
-
-/*
-+-+-+ +-+-+-+-+-+-+-+ +-+-+-+-+-+ +-+-+-+-+-+-+-+ +-+-+-+-+-+-+
-|P|P| |G|l|o|b|a|l|1| |Q|u|e|u|e| |M|a|n|a|g|e|r| |Q|u|e|u|e|s|
-+-+-+ +-+-+-+-+-+-+-+ +-+-+-+-+-+ +-+-+-+-+-+-+-+ +-+-+-+-+-+-+
-*/
-
-#define PAL_CPPI_PP_QMGR_G1_REGS_BASE               (IO_ADDRESS(0xF9300000))
-#define PAL_CPPI_PP_QMGR_G1_DESC_BASE               (IO_ADDRESS(0xF9310000))
-#define PAL_CPPI_PP_QMGR_G1_QUEUES_BASE             (IO_ADDRESS(0xF9320000))
-#define PAL_CPPI_PP_QMGR_G1_Q_STATS_BASE            (IO_ADDRESS(0xF9330000))
-#define PAL_CPPI_PP_QMGR_G1_Q_PROXY_BASE            (IO_ADDRESS(0xF9360000))
-
-typedef enum PAL_CPPI_PP_QMGR_G1_Qs
-{
-    PAL_CPPI_PP_QMGR_G1_Q_LIST
-    PAL_CPPI_PP_QMGR_G1_TOTAL_Q_COUNT
-}PAL_CPPI_PP_QMGR_G1_Qs_e;
-
-#define PAL_CPPI_PP_QMGR_G1_QOS_Q_BASE              PAL_CPPI_PP_QMGR_G1_QOS_CLUSTER0_US_BE0_LOW_Q_NUM
-#define PAL_CPPI_PP_QMGR_G1_QOS_Q_LAST              PAL_CPPI_PP_QMGR_G1_QOS_Q255
-
-/*
-+-+-+ +-+-+-+-+-+-+-+ +-+-+-+-+-+ +-+-+-+-+-+-+-+ +-+-+-+-+-+-+
-|P|P| |G|l|o|b|a|l|2| |Q|u|e|u|e| |M|a|n|a|g|e|r| |Q|u|e|u|e|s|
-+-+-+ +-+-+-+-+-+-+-+ +-+-+-+-+-+ +-+-+-+-+-+-+-+ +-+-+-+-+-+-+
-*/
-
-#define PAL_CPPI_PP_QMGR_G2_REGS_BASE               (IO_ADDRESS(0xF9380000))
-#define PAL_CPPI_PP_QMGR_G2_DESC_BASE               (IO_ADDRESS(0xF9390000))
-#define PAL_CPPI_PP_QMGR_G2_QUEUES_BASE             (IO_ADDRESS(0xF93A0000))
-#define PAL_CPPI_PP_QMGR_G2_Q_STATS_BASE            (IO_ADDRESS(0xF93B0000))
-#define PAL_CPPI_PP_QMGR_G2_Q_PROXY_BASE            (IO_ADDRESS(0xF93E0000))
-
-typedef enum PAL_CPPI_PP_QMGR_G2_Qs
-{
-    PAL_CPPI_PP_QMGR_G2_Q_LIST
-    PAL_CPPI_PP_QMGR_G2_TOTAL_Q_COUNT
-}PAL_CPPI_PP_QMGR_G2_Qs_e;
-
-
-/*
-+-+-+-+ +-+-+-+-+-+ +-+-+-+-+-+-+-+-+
-|D|S|G| |Q|u|e|u|e| |M|a|n|a|g|e|r|s|
-+-+-+-+ +-+-+-+-+-+ +-+-+-+-+-+-+-+-+
-*/
-
-typedef enum PAL_CPPI_DSG_QUEUE_MNGRS
-{
-    PAL_CPPI_OFDM0_QUEUE_MGR,                        /* OFDM0  */
-    PAL_CPPI_OFDM1_QUEUE_MGR,                        /* OFDM1  */
-    PAL_CPPI_SC_QAM0_QUEUE_MGR,                      /* SC-QAM */
-    PAL_CPPI_DSG_NUM_QUEUE_MGR
-}PAL_CPPI_DSG_QUEUE_MNGRS_e;
-
-/* DSGs Common Queue Manager Info */
-#define PAL_CPPI_DS_DSG_FD_EMB_DESC_SIZE                		128     /* Descriptor Size in Bytes */
-#define PAL_CPPI_DSG_DESC_RAM_INTERNAL_ADDRESS          		0x40000
-#define PAL_CPPI_DSG_QUEUE_MGR_LINKING_RAM_INTERNAL_ADDRESS     0x45000
-
-/* OFDM0 DSG Queue Manager Info */
-#define PAL_CPPI_OFDM0_QUEUE_MGR_QUEUES_BASE            (IO_ADDRESS(0xF2160000))
-#define PAL_CPPI_OFDM0_QUEUE_MGR_REGS_BASE              (IO_ADDRESS(0xF2162000))
-#define PAL_CPPI_OFDM0_QUEUE_MGR_DESC_BASE              (IO_ADDRESS(0xF2163000))
-#define PAL_CPPI_OFDM0_QUEUE_MGR_Q_STATS_BASE           (IO_ADDRESS(0xF2164000))
-#define PAL_CPPI_OFDM0_DESC_RAM_BASE                    (IO_ADDRESS(0xF2100000 + PAL_CPPI_DSG_DESC_RAM_INTERNAL_ADDRESS))
-#define PAL_CPPI_OFDM0_QUEUE_MGR_LINKING_RAM_SIZE        128    /* Linkning RAM descriptors capacity */
-#define PAL_CPPI_OFDM0_FD_EMB_DESC_COUNT                 64     /* Descriptors RAM descriptors capacity */
-
-/* OFDM1 DSG Queue Manager Info */
-#define PAL_CPPI_OFDM1_QUEUE_MGR_QUEUES_BASE            (IO_ADDRESS(0xF21E0000))
-#define PAL_CPPI_OFDM1_QUEUE_MGR_REGS_BASE              (IO_ADDRESS(0xF21E2000))
-#define PAL_CPPI_OFDM1_QUEUE_MGR_DESC_BASE              (IO_ADDRESS(0xF21E3000))
-#define PAL_CPPI_OFDM1_QUEUE_MGR_Q_STATS_BASE           (IO_ADDRESS(0xF21E4000))
-#define PAL_CPPI_OFDM1_DESC_RAM_BASE                    (IO_ADDRESS(0xF2180000 + PAL_CPPI_DSG_DESC_RAM_INTERNAL_ADDRESS))
-#define PAL_CPPI_OFDM1_QUEUE_MGR_LINKING_RAM_SIZE        128    /* Linkning RAM descriptors capacity */
-#define PAL_CPPI_OFDM1_FD_EMB_DESC_COUNT                 64     /* Descriptors RAM descriptors capacity */
-
-/* SC-QAM0 DSG Queue Manager Info */
-#define PAL_CPPI_SC_QAM0_QUEUE_MGR_QUEUES_BASE          (IO_ADDRESS(0xF2060000))
-#define PAL_CPPI_SC_QAM0_QUEUE_MGR_REGS_BASE            (IO_ADDRESS(0xF2062000))
-#define PAL_CPPI_SC_QAM0_QUEUE_MGR_DESC_BASE            (IO_ADDRESS(0xF2063000))
-#define PAL_CPPI_SC_QAM0_QUEUE_MGR_Q_STATS_BASE         (IO_ADDRESS(0xF2064000))
-#define PAL_CPPI_SC_QAM0_DESC_RAM_BASE                  (IO_ADDRESS(0xF2000000 + PAL_CPPI_DSG_DESC_RAM_INTERNAL_ADDRESS))
-#define PAL_CPPI_SC_QAM0_QUEUE_MGR_LINKING_RAM_SIZE      256    /* Linkning RAM descriptors capacity */
-#define PAL_CPPI_SC_QAM0_FD_EMB_DESC_COUNT               128    /* Descriptors RAM descriptors capacity */
-
-
-typedef enum PAL_CPPI_DSG_QMGR_Qs
-{
-    PAL_CPPI_DSG_QMGR_Q_LIST
-    PAL_CPPI_DSG_QMGR_TOTAL_Q_COUNT
-}PAL_CPPI_DSG_QMGR_Qs_e;
-
-
-/*
-+-+-+ +-+-+-+-+-+ +-+-+-+-+-+-+-+
-|U|S| |Q|u|e|u|e| |M|a|n|a|g|e|r|
-+-+-+ +-+-+-+-+-+ +-+-+-+-+-+-+-+
-*/
-
-typedef enum PAL_CPPI_MAC_US_QMGRs
-{
-    PAL_CPPI_MAC_US_QMGR_DOCSIS = 3
-}
-PAL_CPPI_MAC_US_QMGRs_e;
-
-#define PAL_CPPI_MAC_US_QMGR_REGS_BASE              (IO_ADDRESS(0xF2500000))
-#define PAL_CPPI_MAC_US_QMGR_DESC_BASE              (IO_ADDRESS(0xF2530000))
-#define PAL_CPPI_MAC_US_QMGR_QUEUES_BASE            (IO_ADDRESS(0xF2510000))
-#define PAL_CPPI_MAC_US_QMGR_Q_STATS_BASE           (IO_ADDRESS(0xF2520000))
-#define PAL_CPPI_MAC_US_QMGR_LINKING_RAM_BASE       (IO_ADDRESS(0xF2580000))
-#define PAL_CPPI_MAC_US_QMGR_LINKING_RAM_SIZE       (8*1024)
-
-typedef enum PAL_CPPI_MAC_US_QMGR_Qs
-{
-    PAL_CPPI_MAC_US_QMGR_DOCSIS_Q_LIST
-    PAL_CPPI_MAC_US_QMGR_TOTAL_Q_COUNT
-}
-PAL_CPPI_MAC_US_QMGR_Qs_e;
-
-#define PAL_CPPI_MAC_US_DESC_SIZE_MONO              128
-#define PAL_CPPI_MAC_US_DESC_SIZE_EMB               32
-
-#define PAL_CPPI_MAC_US_PRE_PROC_MONOLITIC_BASE     (IO_ADDRESS(0xF3FA0000))
-#define PAL_CPPI_MAC_US_PRE_PROC_MONOLITIC_COUNT    64
-#define PAL_CPPI_MAC_US_TX_MONOLITIC_BASE           (IO_ADDRESS(0xF2864000))
-#define PAL_CPPI_MAC_US_TX_MONOLITIC_COUNT          24
-#define PAL_CPPI_MAC_US_DLS_MONOLITIC_COUNT          8
-#define PAL_CPPI_MAC_US_TX_EMB_BASE                 (IO_ADDRESS(0xF2740000))
-#define PAL_CPPI_MAC_US_TX_EMB_COUNT                3072
-
-/**********************************************************************************************************************
-
- #######   ######  ##     ##  #######  ##    ##
-##     ## ##    ## ###   ### ##     ## ###   ##
-##     ## ##       #### #### ##     ## ####  ##
-##     ##  ######  ## ### ## ##     ## ## ## ##
-##  ## ##       ## ##     ## ##     ## ##  ####
-##    ##  ##    ## ##     ## ##     ## ##   ###
- ##### ##  ######  ##     ##  #######  ##    ##
-
-**********************************************************************************************************************/
-
-typedef enum PAL_CPPI_PP_QSMON_MGRs
-{
-    PAL_CPPI_PP_QSMON_MGR0,
-    PAL_CPPI_PP_QSMON_MGR1,
-    PAL_CPPI_PP_QSMON_MGR2,
-    PAL_CPPI_PP_QSMON_MGR3,
-    PAL_CPPI_PP_QSMON_MGR4,
-    PAL_CPPI_PP_BSMON_MGR,
-    PAL_CPPI_PP_NUM_QSMON_MGRs
-}PAL_CPPI_PP_QSMON_MGRs_e;
-
-#define PAL_CPPI_QSMON_MAX_THREADS                  32
-#define PAL_CPPI_QSMON_THREADS_PER_DMA              6
-#define PAL_CPPI_QSMON_SHARED_QUEUES_THRESHOLD      (9)  /* 3 for DSGs, 5 for GMIIs, 1 for MoCA */
-#define PAL_CPPI_QSMON_DOCSIS_ONLY_THRESHOLD        (3)  /* 3 for DSGs */
-#define PAL_CPPI_QSMON_PRIVATE_THRESHOLD            (1)
-#define PAL_CPPI_QSMON_DIRECTION_UP                 0
-#define PAL_CPPI_QSMON_DIRECTION_DOWN               1
-
-#define PAL_CPPI_QSMON_0_CTRL_REGS_BASE             (IO_ADDRESS(0xF9188300))
-#define PAL_CPPI_QSMON_0_CONFIG_REGS_BASE           (IO_ADDRESS(0xF9188400))
-#define PAL_CPPI_QSMON_0_STATUS_REGS_BASE           (IO_ADDRESS(0xF9188500))
-
-#define PAL_CPPI_QSMON_1_CTRL_REGS_BASE             (IO_ADDRESS(0xF9350000))
-#define PAL_CPPI_QSMON_1_CONFIG_REGS_BASE           (IO_ADDRESS(0xF9350100))
-#define PAL_CPPI_QSMON_1_STATUS_REGS_BASE           (IO_ADDRESS(0xF9350200))
-
-#define PAL_CPPI_QSMON_2_CTRL_REGS_BASE             (IO_ADDRESS(0xF93D0000))
-#define PAL_CPPI_QSMON_2_CONFIG_REGS_BASE           (IO_ADDRESS(0xF93D0100))
-#define PAL_CPPI_QSMON_2_STATUS_REGS_BASE           (IO_ADDRESS(0xF93D0200))
-
-#define PAL_CPPI_QSMON_3_CTRL_REGS_BASE             (IO_ADDRESS(0xF93D0400))
-#define PAL_CPPI_QSMON_3_CONFIG_REGS_BASE           (IO_ADDRESS(0xF93D0500))
-#define PAL_CPPI_QSMON_3_STATUS_REGS_BASE           (IO_ADDRESS(0xF93D0600))
-
-typedef enum PAL_CPPI_PP_QSMON_3_THREADs
-{
-    PAL_CPPI_PP_QSMON_3_THREAD_0_RGMII1_CH_0,
-    PAL_CPPI_PP_QSMON_3_THREAD_1_RGMII1_CH_1,
-    PAL_CPPI_PP_QSMON_3_THREAD_2_RGMII1_CH_2,
-    PAL_CPPI_PP_QSMON_3_THREAD_3_RGMII1_CH_4,
-    PAL_CPPI_PP_QSMON_3_THREAD_4_RGMII1_CH_5,
-    PAL_CPPI_PP_QSMON_3_THREAD_5_RGMII1_CH_6,
-
-    PAL_CPPI_PP_QSMON_3_THREAD_6_ATOM_CH_0,
-    PAL_CPPI_PP_QSMON_3_THREAD_7_ATOM_CH_1,
-    PAL_CPPI_PP_QSMON_3_THREAD_8_ATOM_CH_2,
-    PAL_CPPI_PP_QSMON_3_THREAD_9_ATOM_CH_4,
-    PAL_CPPI_PP_QSMON_3_THREAD_10_ATOM_CH_5,
-    PAL_CPPI_PP_QSMON_3_THREAD_11_ATOM_CH_6,
-
-    PAL_CPPI_PP_QSMON_3_THREAD_12_MoCA_CH_0,
-    PAL_CPPI_PP_QSMON_3_THREAD_13_MoCA_CH_1,
-    PAL_CPPI_PP_QSMON_3_THREAD_14_MoCA_CH_2,
-    PAL_CPPI_PP_QSMON_3_THREAD_15_MoCA_CH_4,
-    PAL_CPPI_PP_QSMON_3_THREAD_16_MoCA_CH_5,
-    PAL_CPPI_PP_QSMON_3_THREAD_17_MoCA_CH_6,
-
-    PAL_CPPI_PP_QSMON_3_THREAD_18_RGMII0_CH_0,
-    PAL_CPPI_PP_QSMON_3_THREAD_19_RGMII0_CH_1,
-    PAL_CPPI_PP_QSMON_3_THREAD_20_RGMII0_CH_2,
-    PAL_CPPI_PP_QSMON_3_THREAD_21_RGMII0_CH_4,
-    PAL_CPPI_PP_QSMON_3_THREAD_22_RGMII0_CH_5,
-    PAL_CPPI_PP_QSMON_3_THREAD_23_RGMII0_CH_6,
-
-    PAL_CPPI_PP_QSMON_3_THREAD_24_SGMII1_CH_0,
-    PAL_CPPI_PP_QSMON_3_THREAD_25_SGMII1_CH_1,
-    PAL_CPPI_PP_QSMON_3_THREAD_26_SGMII1_CH_2,
-    PAL_CPPI_PP_QSMON_3_THREAD_27_SGMII1_CH_4,
-    PAL_CPPI_PP_QSMON_3_THREAD_28_SGMII1_CH_5,
-    PAL_CPPI_PP_QSMON_3_THREAD_29_SGMII1_CH_6,
-
-    PAL_CPPI_PP_QSMON_3_THREAD_30_UNUSED,
-    PAL_CPPI_PP_QSMON_3_THREAD_31_UNUSED,
-}PAL_CPPI_PP_QSMON_3_THREADs_e;
-
-
-#define PAL_CPPI_QSMON_4_CTRL_REGS_BASE             (IO_ADDRESS(0xF93D0700))
-#define PAL_CPPI_QSMON_4_CONFIG_REGS_BASE           (IO_ADDRESS(0xF93D0800))
-#define PAL_CPPI_QSMON_4_STATUS_REGS_BASE           (IO_ADDRESS(0xF93D0900))
-
-typedef enum PAL_CPPI_PP_QSMON_4_THREADs
-{
-    PAL_CPPI_PP_QSMON_4_THREAD_0_SGMII0_CH_0,
-    PAL_CPPI_PP_QSMON_4_THREAD_1_SGMII0_CH_1,
-    PAL_CPPI_PP_QSMON_4_THREAD_2_SGMII0_CH_2,
-    PAL_CPPI_PP_QSMON_4_THREAD_3_SGMII0_CH_4,
-    PAL_CPPI_PP_QSMON_4_THREAD_4_SGMII0_CH_5,
-    PAL_CPPI_PP_QSMON_4_THREAD_5_SGMII0_CH_6,
-
-    PAL_CPPI_PP_QSMON_4_THREAD_6_SCQAM0_CH_0,
-    PAL_CPPI_PP_QSMON_4_THREAD_7_SCQAM0_CH_1,
-    PAL_CPPI_PP_QSMON_4_THREAD_8_SCQAM0_CH_2,
-    PAL_CPPI_PP_QSMON_4_THREAD_9_SCQAM0_CH_4,
-    PAL_CPPI_PP_QSMON_4_THREAD_10_SCQAM0_CH_5,
-    PAL_CPPI_PP_QSMON_4_THREAD_11_SCQAM0_CH_6,
-
-    PAL_CPPI_PP_QSMON_4_THREAD_12_OFDM1_CH_0,
-    PAL_CPPI_PP_QSMON_4_THREAD_13_OFDM1_CH_1,
-    PAL_CPPI_PP_QSMON_4_THREAD_14_OFDM1_CH_2,
-    PAL_CPPI_PP_QSMON_4_THREAD_15_OFDM1_CH_4,
-    PAL_CPPI_PP_QSMON_4_THREAD_16_OFDM1_CH_5,
-    PAL_CPPI_PP_QSMON_4_THREAD_17_OFDM1_CH_6,
-
-    PAL_CPPI_PP_QSMON_4_THREAD_18_OFDM0_CH_0,
-    PAL_CPPI_PP_QSMON_4_THREAD_19_OFDM0_CH_1,
-    PAL_CPPI_PP_QSMON_4_THREAD_20_OFDM0_CH_2,
-    PAL_CPPI_PP_QSMON_4_THREAD_21_OFDM0_CH_4,
-    PAL_CPPI_PP_QSMON_4_THREAD_22_OFDM0_CH_5,
-    PAL_CPPI_PP_QSMON_4_THREAD_23_OFDM0_CH_6,
-
-    PAL_CPPI_PP_QSMON_4_THREAD_24_UNUSED,
-    PAL_CPPI_PP_QSMON_4_THREAD_25_UNUSED,
-    PAL_CPPI_PP_QSMON_4_THREAD_26_UNUSED,
-    PAL_CPPI_PP_QSMON_4_THREAD_27_UNUSED,
-    PAL_CPPI_PP_QSMON_4_THREAD_28_UNUSED,
-    PAL_CPPI_PP_QSMON_4_THREAD_29_UNUSED,
-    PAL_CPPI_PP_QSMON_4_THREAD_30_UNUSED,
-    PAL_CPPI_PP_QSMON_4_THREAD_31_UNUSED,
-}PAL_CPPI_PP_QSMON_4_THREADs_e;
-
-#define PAL_CPPI_BSMON_CTRL_REGS_BASE               (IO_ADDRESS(0xF9188000))
-#define PAL_CPPI_BSMON_CONFIG_REGS_BASE             (IO_ADDRESS(0xF9188100))
-#define PAL_CPPI_BSMON_STATUS_REGS_BASE             (IO_ADDRESS(0xF9188200))
-/**********************************************************************************************************************
-
-########  ########  ######   ######     ########  ########  ######   ####  #######  ##    ##  ######
-##     ## ##       ##    ## ##    ##    ##     ## ##       ##    ##   ##  ##     ## ###   ## ##    ##
-##     ## ##       ##       ##          ##     ## ##       ##         ##  ##     ## ####  ## ##
-##     ## ######    ######  ##          ########  ######   ##   ####  ##  ##     ## ## ## ##  ######
-##     ## ##             ## ##          ##   ##   ##       ##    ##   ##  ##     ## ##  ####       ##
-##     ## ##       ##    ## ##    ##    ##    ##  ##       ##    ##   ##  ##     ## ##   ### ##    ##
-########  ########  ######   ######     ##     ## ########  ######   ####  #######  ##    ##  ######
-
-**********************************************************************************************************************/
-
-/*
-+-+-+-+-+-+ +-+-+-+-+ +-+-+-+-+-+-+
-|L|o|c|a|l| |D|e|s|c| |R|e|g|i|o|n|
-+-+-+-+-+-+ +-+-+-+-+ +-+-+-+-+-+-+
-*/
-
-#define PAL_CPPI_PP_INTERNAL_EMB_LOCAL_DESC_REGION      0
-
-#define PAL_CPPI_PP_QMGR_LOCAL_PREFETCH_FD_BASE                         (IO_ADDRESS(0xF3500000))
-#define PAL_CPPI_PP_QMGR_LOCAL_PREFETCH_FD_DESC_COUNT                   64
-#define PAL_CPPI_PP_QMGR_LOCAL_PREFETCH_FD_DESC_SIZE                    512
-
-
-/*
-+-+-+-+-+-+-+ +-+-+-+-+ +-+-+-+-+-+-+
-|G|l|o|b|a|l| |D|e|s|c| |R|e|g|i|o|n|
-+-+-+-+-+-+-+ +-+-+-+-+ +-+-+-+-+-+-+
-*/
-
-typedef enum PAL_CPPI_PP_DESC_REGIONs
-{
-    PAL_CPPI_PP_RX_SHORT_NON_DOCSIS_INFRA_GLOBAL_DESC_REGION,           // 0
-    PAL_CPPI_PP_RX_LONG_RX_XL_DOCSIS_GLOBAL_DESC_REGION,                // 1
-    PAL_CPPI_PP_WIFI_GLOBAL_DESC_REGION,                                // 2
-    PAL_CPPI_PP_DESC_REGION3,                                           // 3
-    PAL_CPPI_PP_DESC_REGION4,                                           // 4
-    PAL_CPPI_PP_DESC_REGION5,                                           // 5
-    PAL_CPPI_PP_DESC_REGION6,                                           // 6
-    PAL_CPPI_PP_DESC_REGION7,                                           // 7
-    PAL_CPPI_PP_TEARDOWN_GLOBAL_DESC_REGION,                            // 8
-    PAL_CPPI_PP_VOICE_GLOBAL_DESC_REGION,                               // 9
-    PAL_CPPI_PP_INTERNAL_EMB_GLOBAL_DESC_REGION,                        // 0
-    PAL_CPPI_PP_FCC_MONOLITHIC_GLOBAL_DESC_REGION,                      // 1
-    PAL_CPPI_PP_FCC_FORWARDING_GLOBAL_DESC_REGION,                      // 2
-    PAL_CPPI_PP_FCC_STREAMING_GLOBAL_DESC_REGION,                       // 3
-    PAL_CPPI_PP_US_FW_MONO_DESC_REGION,                                 // 5
-    PAL_CPPI_PP_PACKET_RAM_GLOBAL_DESC_REGION,                          // 15
-
-    PAL_CPPI41_MAX_DESC_REGIONS
-}PAL_CPPI_PP_DESC_REGIONs_e;
-
-
-
-/* Descriptors information - count, size and base address if internal */
-#define PAL_CPPI_PP_QMGR_GLOBAL_DEFAULT_DESC_SIZE                                           64
-#define PAL_CPPI_PP_START_OF_PACKET_OFFSET                                                  128
-
-#define PAL_CPPI_PP_PACKET_RAM_SHARED_FD_BASE                                               (IO_ADDRESS(0xF9060000))
-#ifdef CONFIG_MACH_PUMA7_FPGA
-#define PAL_CPPI_PP_PACKET_RAM_SHARED_FD_DESC_COUNT                                         96
-#else
-#define PAL_CPPI_PP_PACKET_RAM_SHARED_FD_DESC_COUNT                                         1088
-#endif
-
-#ifdef CONFIG_MACH_PUMA7_FPGA
-#define PAL_CPPI_PP_RX_LOW_SHORT_SHARED_PACKET_RAM_EMB_FD_DESC_COUNT                        0
-#define PAL_CPPI_PP_RX_LOW_SHORT_SHARED_DDR_EMB_FD_DESC_COUNT                               64
-#define PAL_CPPI_PP_RX_LOW_LONG_SHARED_PACKET_RAM_EMB_FD_DESC_COUNT                         0
-#define PAL_CPPI_PP_RX_LOW_LONG_SHARED_DDR_EMB_FD_DESC_COUNT                                64
-#else
-#define PAL_CPPI_PP_RX_LOW_SHORT_SHARED_PACKET_RAM_EMB_FD_DESC_COUNT                        0
-#define PAL_CPPI_PP_RX_LOW_SHORT_SHARED_DDR_EMB_FD_DESC_COUNT                               (1 * 1024)
-#define PAL_CPPI_PP_RX_LOW_LONG_SHARED_PACKET_RAM_EMB_FD_DESC_COUNT                         0
-#define PAL_CPPI_PP_RX_LOW_LONG_SHARED_DDR_EMB_FD_DESC_COUNT                                (0.5 * 1024)
-#endif
-#define PAL_CPPI_PP_RX_LOW_XLONG_SHARED_DDR_EMB_FD_DESC_COUNT                               64
-
-#ifdef CONFIG_MACH_PUMA7_FPGA
-#define PAL_CPPI_PP_SHARED_LOW_INFRA_HOST_FD_DESC_COUNT                                     64
-#else
-#define PAL_CPPI_PP_SHARED_LOW_INFRA_HOST_FD_DESC_COUNT                                     512
-#endif
-
-
-#define PAL_CPPI_PP_DOCSIS_LOW_INFRA_HOST_FD_DESC_COUNT                                     128
-#define PAL_CPPI_PP_DOCSIS_HI_INFRA_HOST_FD_DESC_COUNT                                      64
-#define PAL_CPPI_PP_DOCSIS_RX_MGMT_HOST_FD_DESC_COUNT                                       64
-#define PAL_CPPI_PP_DOCSIS_TX_MGMT_HOST_FD_DESC_COUNT                                       64
-
-#ifdef CONFIG_MACH_PUMA7_FPGA
-#define PAL_CPPI_PP_DOCSIS_RX_LOW_SHORT_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                0
-#define PAL_CPPI_PP_DOCSIS_RX_LOW_SHORT_PRIVATE_DESC_PACKET_RAM_BUFF_DDR_EMB_FD_DESC_COUNT  0
-#define PAL_CPPI_PP_DOCSIS_RX_LOW_LONG_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                 0
-#define PAL_CPPI_PP_DOCSIS_RX_LOW_LONG_PRIVATE_DESC_PACKET_RAM_BUFF_DDR_EMB_FD_DESC_COUNT   0
-#define PAL_CPPI_PP_DOCSIS_RX_HIGH_PRIVATE_DDR_EMB_FD_DESC_COUNT                            64
-#else
-#define PAL_CPPI_PP_DOCSIS_RX_LOW_SHORT_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                0
-#define PAL_CPPI_PP_DOCSIS_RX_LOW_SHORT_PRIVATE_DESC_PACKET_RAM_BUFF_DDR_EMB_FD_DESC_COUNT  0
-#define PAL_CPPI_PP_DOCSIS_RX_LOW_LONG_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                 0
-#define PAL_CPPI_PP_DOCSIS_RX_LOW_LONG_PRIVATE_DESC_PACKET_RAM_BUFF_DDR_EMB_FD_DESC_COUNT   0
-#define PAL_CPPI_PP_DOCSIS_RX_HIGH_PRIVATE_DDR_EMB_FD_DESC_COUNT                            256
-#endif
-
-#ifdef CONFIG_MACH_PUMA7_FPGA
-#define PAL_CPPI_PP_FCC_MONOLITHIC_FD_BASE                                                  (IO_ADDRESS(0xF3E40900))
-#define PAL_CPPI_PP_FCC_MONOLITHIC_FD_DESC_COUNT                                            64
-#define PAL_CPPI_PP_FCC_MONOLITHIC_FD_DESC_SIZE                                             256
-#define PAL_CPPI_PP_FCC_FORWARDING_FD_BASE                                                  (IO_ADDRESS(0xF3E48900))
-#define PAL_CPPI_PP_FCC_FORWARDING_FD_DESC_COUNT                                            64
-#define PAL_CPPI_PP_FCC_FORWARDING_FD_DESC_SIZE                                             64
-#define PAL_CPPI_PP_FCC_STREAMING_FD_BASE                                                   (IO_ADDRESS(0xF3E49900))
-#define PAL_CPPI_PP_FCC_STREAMING_FD_DESC_COUNT                                             64
-#define PAL_CPPI_PP_FCC_STREAMING_FD_DESC_SIZE                                              32
-#define PAL_CPPI_PP_FCC_TX_CH_COUNT                                                         8
-#else
-#define PAL_CPPI_PP_FCC_MONOLITHIC_FD_BASE                                                  (IO_ADDRESS(0xF3E40900))
-#define PAL_CPPI_PP_FCC_MONOLITHIC_FD_DESC_COUNT                                            128
-#define PAL_CPPI_PP_FCC_MONOLITHIC_FD_DESC_SIZE                                             256
-#define PAL_CPPI_PP_FCC_FORWARDING_FD_BASE                                                  (IO_ADDRESS(0xF3E48900))
-#define PAL_CPPI_PP_FCC_FORWARDING_FD_DESC_COUNT                                            64
-#define PAL_CPPI_PP_FCC_FORWARDING_FD_DESC_SIZE                                             64
-#define PAL_CPPI_PP_FCC_STREAMING_FD_BASE                                                   (IO_ADDRESS(0xF3E49900))
-#define PAL_CPPI_PP_FCC_STREAMING_FD_DESC_COUNT                                             256
-#define PAL_CPPI_PP_FCC_STREAMING_FD_DESC_SIZE                                              32
-#define PAL_CPPI_PP_FCC_TX_CH_COUNT                                                         8
-#endif
-
-#define PAL_CPPI_PP_US_FW_MONO_FD_BASE                                                      (IO_ADDRESS(0xF3FA0000))
-#define PAL_CPPI_PP_US_FW_MONO_FD_DESC_COUNT                                                64
-#define PAL_CPPI_PP_US_FW_MONO_FD_DESC_SIZE                                                 128
-
-#define PAL_CPPI_PP_ATOM_HI_INFRA_HOST_FD_DESC_COUNT                                        32
-#define PAL_CPPI_PP_RGMII0_HI_INFRA_HOST_FD_DESC_COUNT                                      32
-#define PAL_CPPI_PP_RGMII1_HI_INFRA_HOST_FD_DESC_COUNT                                      32
-#define PAL_CPPI_PP_SGMII0_HI_INFRA_HOST_FD_DESC_COUNT                                      32
-#define PAL_CPPI_PP_SGMII1_HI_INFRA_HOST_FD_DESC_COUNT                                      32
-#define PAL_CPPI_PP_WiFi_HI_INFRA_HOST_FD_DESC_COUNT                                        32
-
-#ifdef CONFIG_MACH_PUMA7_BOARD
-#define PAL_CPPI_PP_MoCA_RX_LOW_SHORT_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                  64
-#define PAL_CPPI_PP_MoCA_RX_LOW_SHORT_PRIVATE_DDR_EMB_FD_DESC_COUNT                         64
-#define PAL_CPPI_PP_MoCA_RX_LOW_LONG_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                   8
-#define PAL_CPPI_PP_MoCA_RX_LOW_LONG_PRIVATE_DDR_EMB_FD_DESC_COUNT                          128
-#else
-#define PAL_CPPI_PP_MoCA_RX_LOW_SHORT_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                  4
-#define PAL_CPPI_PP_MoCA_RX_LOW_SHORT_PRIVATE_DDR_EMB_FD_DESC_COUNT                         2
-#define PAL_CPPI_PP_MoCA_RX_LOW_LONG_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                   4
-#define PAL_CPPI_PP_MoCA_RX_LOW_LONG_PRIVATE_DDR_EMB_FD_DESC_COUNT                          2
-#endif
-
-#ifdef CONFIG_MACH_PUMA7_BOARD
-#define PAL_CPPI_PP_ATOM_RX_LOW_SHORT_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                  64
-#define PAL_CPPI_PP_ATOM_RX_LOW_SHORT_PRIVATE_DDR_EMB_FD_DESC_COUNT                         64
-#define PAL_CPPI_PP_ATOM_RX_LOW_LONG_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                   8
-#define PAL_CPPI_PP_ATOM_RX_LOW_LONG_PRIVATE_DDR_EMB_FD_DESC_COUNT                          128
-#define PAL_CPPI_PP_ATOM_RX_HIGH_PRIVATE_DDR_EMB_FD_DESC_COUNT                              64
-#else
-#define PAL_CPPI_PP_ATOM_RX_LOW_SHORT_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                  4
-#define PAL_CPPI_PP_ATOM_RX_LOW_SHORT_PRIVATE_DDR_EMB_FD_DESC_COUNT                         64
-#define PAL_CPPI_PP_ATOM_RX_LOW_LONG_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                   4
-#define PAL_CPPI_PP_ATOM_RX_LOW_LONG_PRIVATE_DDR_EMB_FD_DESC_COUNT                          128
-#define PAL_CPPI_PP_ATOM_RX_HIGH_PRIVATE_DDR_EMB_FD_DESC_COUNT                              64
-#endif
-
-#ifdef CONFIG_MACH_PUMA7_BOARD
-#define PAL_CPPI_PP_RGMII0_RX_LOW_SHORT_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                64
-#define PAL_CPPI_PP_RGMII0_RX_LOW_SHORT_PRIVATE_DDR_EMB_FD_DESC_COUNT                       64
-#define PAL_CPPI_PP_RGMII0_RX_LOW_LONG_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                 8
-#define PAL_CPPI_PP_RGMII0_RX_LOW_LONG_PRIVATE_DDR_EMB_FD_DESC_COUNT                        128
-#define PAL_CPPI_PP_RGMII0_RX_HIGH_PRIVATE_DDR_EMB_FD_DESC_COUNT                            64
-#else
-#define PAL_CPPI_PP_RGMII0_RX_LOW_SHORT_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                12
-#define PAL_CPPI_PP_RGMII0_RX_LOW_SHORT_PRIVATE_DDR_EMB_FD_DESC_COUNT                       64
-#define PAL_CPPI_PP_RGMII0_RX_LOW_LONG_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                 6
-#define PAL_CPPI_PP_RGMII0_RX_LOW_LONG_PRIVATE_DDR_EMB_FD_DESC_COUNT                        128
-#define PAL_CPPI_PP_RGMII0_RX_HIGH_PRIVATE_DDR_EMB_FD_DESC_COUNT                            64
-#endif
-
-#ifdef CONFIG_MACH_PUMA7_BOARD
-#define PAL_CPPI_PP_RGMII1_RX_LOW_SHORT_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                32
-#define PAL_CPPI_PP_RGMII1_RX_LOW_SHORT_PRIVATE_DDR_EMB_FD_DESC_COUNT                       64
-#define PAL_CPPI_PP_RGMII1_RX_LOW_LONG_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                 6
-#define PAL_CPPI_PP_RGMII1_RX_LOW_LONG_PRIVATE_DDR_EMB_FD_DESC_COUNT                        128
-#define PAL_CPPI_PP_RGMII1_RX_HIGH_PRIVATE_DDR_EMB_FD_DESC_COUNT                            64
-#else
-#define PAL_CPPI_PP_RGMII1_RX_LOW_SHORT_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                12
-#define PAL_CPPI_PP_RGMII1_RX_LOW_SHORT_PRIVATE_DDR_EMB_FD_DESC_COUNT                       64
-#define PAL_CPPI_PP_RGMII1_RX_LOW_LONG_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                 6
-#define PAL_CPPI_PP_RGMII1_RX_LOW_LONG_PRIVATE_DDR_EMB_FD_DESC_COUNT                        128
-#define PAL_CPPI_PP_RGMII1_RX_HIGH_PRIVATE_DDR_EMB_FD_DESC_COUNT                            64
-#endif
-
-#ifdef CONFIG_MACH_PUMA7_BOARD
-#define PAL_CPPI_PP_SGMII0_RX_LOW_SHORT_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                256
-#define PAL_CPPI_PP_SGMII0_RX_LOW_SHORT_PRIVATE_DDR_EMB_FD_DESC_COUNT                       64
-#define PAL_CPPI_PP_SGMII0_RX_LOW_LONG_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                 28
-#define PAL_CPPI_PP_SGMII0_RX_LOW_LONG_PRIVATE_DDR_EMB_FD_DESC_COUNT                        128
-#define PAL_CPPI_PP_SGMII0_RX_HIGH_PRIVATE_DDR_EMB_FD_DESC_COUNT                            64
-#else
-#define PAL_CPPI_PP_SGMII0_RX_LOW_SHORT_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                28
-#define PAL_CPPI_PP_SGMII0_RX_LOW_SHORT_PRIVATE_DDR_EMB_FD_DESC_COUNT                       64
-#define PAL_CPPI_PP_SGMII0_RX_LOW_LONG_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                 6
-#define PAL_CPPI_PP_SGMII0_RX_LOW_LONG_PRIVATE_DDR_EMB_FD_DESC_COUNT                        128
-#define PAL_CPPI_PP_SGMII0_RX_HIGH_PRIVATE_DDR_EMB_FD_DESC_COUNT                            64
-#endif
-
-#ifdef CONFIG_MACH_PUMA7_BOARD
-#define PAL_CPPI_PP_SGMII1_RX_LOW_SHORT_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                32
-#define PAL_CPPI_PP_SGMII1_RX_LOW_SHORT_PRIVATE_DDR_EMB_FD_DESC_COUNT                       64
-#define PAL_CPPI_PP_SGMII1_RX_LOW_LONG_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                 6
-#define PAL_CPPI_PP_SGMII1_RX_LOW_LONG_PRIVATE_DDR_EMB_FD_DESC_COUNT                        128
-#define PAL_CPPI_PP_SGMII1_RX_HIGH_PRIVATE_DDR_EMB_FD_DESC_COUNT                            64
-#else
-#define PAL_CPPI_PP_SGMII1_RX_LOW_SHORT_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                4
-#define PAL_CPPI_PP_SGMII1_RX_LOW_SHORT_PRIVATE_DDR_EMB_FD_DESC_COUNT                       64
-#define PAL_CPPI_PP_SGMII1_RX_LOW_LONG_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                 6
-#define PAL_CPPI_PP_SGMII1_RX_LOW_LONG_PRIVATE_DDR_EMB_FD_DESC_COUNT                        128
-#define PAL_CPPI_PP_SGMII1_RX_HIGH_PRIVATE_DDR_EMB_FD_DESC_COUNT                            64
-#endif
-
-#ifdef CONFIG_MACH_PUMA7_BOARD
-#define PAL_CPPI_PP_WiFi_RX_LOW_EMB_FD_DESC_COUNT                                           (4 * 1024)
-#define PAL_CPPI_PP_WiFi_RX_HIGH_EMB_FD_DESC_COUNT                                          64
-#else
-#define PAL_CPPI_PP_WiFi_RX_LOW_EMB_FD_DESC_COUNT                                           64
-#define PAL_CPPI_PP_WiFi_RX_HIGH_EMB_FD_DESC_COUNT                                          64
-#endif
-
-#ifdef CONFIG_MACH_PUMA7_BOARD
-#define PAL_CPPI_PP_HOST2PP_LOW_HOST_FD_DESC_COUNT                                          512
-#define PAL_CPPI_PP_HOST2PP_HI_HOST_FD_DESC_COUNT                                           64
-#define PAL_CPPI_PP_HOST2PP_LOW_INFRA_EMB_FD_DESC_COUNT                                     512
-#define PAL_CPPI_PP_HOST2PP_HI_INFRA_EMB_FD_DESC_COUNT                                      64
-#else
-#define PAL_CPPI_PP_HOST2PP_LOW_HOST_FD_DESC_COUNT                                          64
-#define PAL_CPPI_PP_HOST2PP_HI_HOST_FD_DESC_COUNT                                           64
-#define PAL_CPPI_PP_HOST2PP_LOW_INFRA_EMB_FD_DESC_COUNT                                     64
-#define PAL_CPPI_PP_HOST2PP_HI_INFRA_EMB_FD_DESC_COUNT                                      64
-#endif
-
-#ifdef CONFIG_MACH_PUMA7_BOARD
-#define PAL_CPPI_PP_NP2APP_HOST_FD_DESC_COUNT                                               256
-#define PAL_CPPI_PP_NP2APP_INFRA_PPINFO_HOST_FD_DESC_COUNT                                  128
-#define PAL_CPPI_PP_NP2APP_INFRA_DATA_HOST_FD_DESC_COUNT                                    128
-#define PAL_CPPI_PP_APP2NP_HOST_FD_DESC_COUNT                                               256
-#define PAL_CPPI_PP_APP2NP_INFRA_PPINFO_HOST_FD_DESC_COUNT                                  128
-#define PAL_CPPI_PP_APP2NP_INFRA_DATA_HOST_FD_DESC_COUNT                                    128
-#else
-#define PAL_CPPI_PP_NP2APP_HOST_FD_DESC_COUNT                                               64
-#define PAL_CPPI_PP_NP2APP_INFRA_PPINFO_HOST_FD_DESC_COUNT                                  32
-#define PAL_CPPI_PP_NP2APP_INFRA_DATA_HOST_FD_DESC_COUNT                                    32
-#define PAL_CPPI_PP_APP2NP_HOST_FD_DESC_COUNT                                               64
-#define PAL_CPPI_PP_APP2NP_INFRA_PPINFO_HOST_FD_DESC_COUNT                                  32
-#define PAL_CPPI_PP_APP2NP_INFRA_DATA_HOST_FD_DESC_COUNT                                    32
-#endif
-#define PAL_CPPI_PP_VOICE_DSP_RX_EMB_FD_DESC_COUNT                                          128
-#define PAL_CPPI_PP_VOICE_INFRA_RX_EMB_FD_DESC_COUNT                                        128
-
-
-#define PAL_CPPI_DSG_FD_EMB_DESC_REGION             0
-
-
-/**********************************************************************************************************************
-
-########  ##     ## ######## ######## ######## ########     ##     ##    ###    ##    ##    ###     ######   ######## ########
-##     ## ##     ## ##       ##       ##       ##     ##    ###   ###   ## ##   ###   ##   ## ##   ##    ##  ##       ##     ##
-##     ## ##     ## ##       ##       ##       ##     ##    #### ####  ##   ##  ####  ##  ##   ##  ##        ##       ##     ##
-########  ##     ## ######   ######   ######   ########     ## ### ## ##     ## ## ## ## ##     ## ##   #### ######   ########
-##     ## ##     ## ##       ##       ##       ##   ##      ##     ## ######### ##  #### ######### ##    ##  ##       ##   ##
-##     ## ##     ## ##       ##       ##       ##    ##     ##     ## ##     ## ##   ### ##     ## ##    ##  ##       ##    ##
-########   #######  ##       ##       ######## ##     ##    ##     ## ##     ## ##    ## ##     ##  ######   ######## ##     ##
-
-**********************************************************************************************************************/
-
-/*
-+-+-+ +-+-+-+-+-+-+ +-+-+-+-+-+-+-+
-|P|P| |B|u|f|f|e|r| |M|a|n|a|g|e|r|
-+-+-+ +-+-+-+-+-+-+ +-+-+-+-+-+-+-+
-*/
-
-#define PAL_CPPI_PP_BUF_MGR                     0
-#define PAL_CPPI_PP_BUF_MGR_BASE                (IO_ADDRESS(0xF9180000))
-
-typedef enum PAL_CPPI_PP_BUFFER_POOLs
-{
-    PAL_CPPI_PP_BUFFER_POOL0,
-
-    PAL_CPPI_PP_SHARED_RX_LOW_512B_BUFFER_POOL = PAL_CPPI_PP_BUFFER_POOL0,
-    PAL_CPPI_PP_SHARED_RX_LOW_2KB_BUFFER_POOL,
-    PAL_CPPI_PP_SHARED_RX_LOW_4KB_BUFFER_POOL,
-    PAL_CPPI_PP_SHARED_RX_HIGH_BUFFER_POOL,
-    PAL_CPPI_PP_BUFFER_POOL4,
-    PAL_CPPI_PP_BUFFER_POOL5,
-    PAL_CPPI_PP_BUFFER_POOL6,
-    PAL_CPPI_PP_BUFFER_POOL7,
-    PAL_CPPI_PP_BUFFER_POOL8,
-    PAL_CPPI_PP_PACKET_RAM_512B_BUFFER_POOL,
-    PAL_CPPI_PP_PACKET_RAM_2KB_BUFFER_POOL,
-    PAL_CPPI_PP_VOICE_DSP_BUFFER_POOL,
-
-    PAL_CPPI41_BMGR_MAX_POOLS
-}PAL_CPPI_PP_BUFFER_POOLs_e;
-
-
-#define PAL_CPPI_PP_SHARED_RX_LOW_512B_BUFFER_COUNT                 PAL_CPPI_PP_RX_LOW_SHORT_SHARED_DDR_EMB_FD_DESC_COUNT                               +   \
-                                                                    PAL_CPPI_PP_DOCSIS_RX_LOW_SHORT_PRIVATE_DESC_PACKET_RAM_BUFF_DDR_EMB_FD_DESC_COUNT  +   \
-                                                                    PAL_CPPI_PP_MoCA_RX_LOW_SHORT_PRIVATE_DDR_EMB_FD_DESC_COUNT                         +   \
-                                                                    PAL_CPPI_PP_ATOM_RX_LOW_SHORT_PRIVATE_DDR_EMB_FD_DESC_COUNT                         +   \
-                                                                    PAL_CPPI_PP_RGMII0_RX_LOW_SHORT_PRIVATE_DDR_EMB_FD_DESC_COUNT                       +   \
-                                                                    PAL_CPPI_PP_RGMII1_RX_LOW_SHORT_PRIVATE_DDR_EMB_FD_DESC_COUNT                       +   \
-                                                                    PAL_CPPI_PP_SGMII0_RX_LOW_SHORT_PRIVATE_DDR_EMB_FD_DESC_COUNT                       +   \
-                                                                    PAL_CPPI_PP_SGMII1_RX_LOW_SHORT_PRIVATE_DDR_EMB_FD_DESC_COUNT
-#define PAL_CPPI_PP_SHARED_RX_LOW_512B_BUFFER_SIZE                  512
-#define PAL_CPPI_PP_SHARED_RX_LOW_512B_BUFFER_REF_CNT               0
-
-#define PAL_CPPI_PP_SHARED_RX_LOW_2KB_BUFFER_COUNT                  PAL_CPPI_PP_RX_LOW_LONG_SHARED_DDR_EMB_FD_DESC_COUNT                                +   \
-                                                                    PAL_CPPI_PP_DOCSIS_RX_LOW_LONG_PRIVATE_DESC_PACKET_RAM_BUFF_DDR_EMB_FD_DESC_COUNT   +   \
-                                                                    PAL_CPPI_PP_MoCA_RX_LOW_LONG_PRIVATE_DDR_EMB_FD_DESC_COUNT                          +   \
-                                                                    PAL_CPPI_PP_ATOM_RX_LOW_LONG_PRIVATE_DDR_EMB_FD_DESC_COUNT                          +   \
-                                                                    PAL_CPPI_PP_RGMII0_RX_LOW_LONG_PRIVATE_DDR_EMB_FD_DESC_COUNT                        +   \
-                                                                    PAL_CPPI_PP_RGMII1_RX_LOW_LONG_PRIVATE_DDR_EMB_FD_DESC_COUNT                        +   \
-                                                                    PAL_CPPI_PP_SGMII0_RX_LOW_LONG_PRIVATE_DDR_EMB_FD_DESC_COUNT                        +   \
-                                                                    PAL_CPPI_PP_SGMII1_RX_LOW_LONG_PRIVATE_DDR_EMB_FD_DESC_COUNT                        +   \
-                                                                    PAL_CPPI_PP_HOST2PP_LOW_INFRA_EMB_FD_DESC_COUNT                                     +   \
-                                                                    PAL_CPPI_PP_HOST2PP_HI_INFRA_EMB_FD_DESC_COUNT
-#define PAL_CPPI_PP_SHARED_RX_LOW_2KB_BUFFER_SIZE                   (2 * 1024)
-#define PAL_CPPI_PP_SHARED_RX_LOW_2KB_BUFFER_REF_CNT                0
-
-#define PAL_CPPI_PP_SHARED_RX_LOW_4KB_BUFFER_COUNT                  PAL_CPPI_PP_RX_LOW_XLONG_SHARED_DDR_EMB_FD_DESC_COUNT
-#define PAL_CPPI_PP_SHARED_RX_LOW_4KB_BUFFER_SIZE                   (4 * 1024)
-#define PAL_CPPI_PP_SHARED_RX_LOW_4KB_BUFFER_REF_CNT                0
-
-#define PAL_CPPI_PP_SHARED_RX_HIGH_BUFFER_COUNT                     PAL_CPPI_PP_DOCSIS_RX_HIGH_PRIVATE_DDR_EMB_FD_DESC_COUNT                            +   \
-                                                                    PAL_CPPI_PP_ATOM_RX_HIGH_PRIVATE_DDR_EMB_FD_DESC_COUNT                              +   \
-                                                                    PAL_CPPI_PP_RGMII0_RX_HIGH_PRIVATE_DDR_EMB_FD_DESC_COUNT                            +   \
-                                                                    PAL_CPPI_PP_RGMII1_RX_HIGH_PRIVATE_DDR_EMB_FD_DESC_COUNT                            +   \
-                                                                    PAL_CPPI_PP_SGMII0_RX_HIGH_PRIVATE_DDR_EMB_FD_DESC_COUNT                            +   \
-                                                                    PAL_CPPI_PP_SGMII1_RX_HIGH_PRIVATE_DDR_EMB_FD_DESC_COUNT
-#define PAL_CPPI_PP_SHARED_RX_HIGH_BUFFER_SIZE                      (2 * 1024)
-#define PAL_CPPI_PP_SHARED_RX_HIGH_BUFFER_REF_CNT                   0
-
-#define PAL_CPPI_PP_BUFFER_POOL4_COUNT                              0
-#define PAL_CPPI_PP_BUFFER_POOL4_SIZE                               0
-#define PAL_CPPI_PP_BUFFER_POOL4_REF_CNT                            0
-
-#define PAL_CPPI_PP_BUFFER_POOL5_COUNT                              0
-#define PAL_CPPI_PP_BUFFER_POOL5_SIZE                               0
-#define PAL_CPPI_PP_BUFFER_POOL5_REF_CNT                            0
-
-#define PAL_CPPI_PP_BUFFER_POOL6_COUNT                              0
-#define PAL_CPPI_PP_BUFFER_POOL6_SIZE                               0
-#define PAL_CPPI_PP_BUFFER_POOL6_REF_CNT                            0
-
-#define PAL_CPPI_PP_BUFFER_POOL7_COUNT                              0
-#define PAL_CPPI_PP_BUFFER_POOL7_SIZE                               0
-#define PAL_CPPI_PP_BUFFER_POOL7_REF_CNT                            0
-
-#define PAL_CPPI_PP_BUFFER_POOL8_COUNT                              0
-#define PAL_CPPI_PP_BUFFER_POOL8_SIZE                               0
-#define PAL_CPPI_PP_BUFFER_POOL8_REF_CNT                            0
-
-#define PAL_CPPI_PP_PACKET_RAM_512B_BUFFER_COUNT                    PAL_CPPI_PP_DOCSIS_RX_LOW_SHORT_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                +   \
-                                                                    PAL_CPPI_PP_RX_LOW_SHORT_SHARED_PACKET_RAM_EMB_FD_DESC_COUNT                        +   \
-                                                                    PAL_CPPI_PP_MoCA_RX_LOW_SHORT_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                  +   \
-                                                                    PAL_CPPI_PP_ATOM_RX_LOW_SHORT_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                  +   \
-                                                                    PAL_CPPI_PP_RGMII0_RX_LOW_SHORT_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                +   \
-                                                                    PAL_CPPI_PP_RGMII1_RX_LOW_SHORT_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                +   \
-                                                                    PAL_CPPI_PP_SGMII0_RX_LOW_SHORT_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                +   \
-                                                                    PAL_CPPI_PP_SGMII1_RX_LOW_SHORT_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT
-#define PAL_CPPI_PP_PACKET_RAM_512B_BUFFER_SIZE                     512
-#define PAL_CPPI_PP_PACKET_RAM_512B_BUFFER_REF_CNT                  0
-#define PAL_CPPI_PP_PACKET_RAM_512B_BUFFER_BASE                     0xF9020000
-
-#define PAL_CPPI_PP_PACKET_RAM_2KB_BUFFER_COUNT                     PAL_CPPI_PP_DOCSIS_RX_LOW_LONG_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                 +   \
-                                                                    PAL_CPPI_PP_RX_LOW_LONG_SHARED_PACKET_RAM_EMB_FD_DESC_COUNT                         +   \
-                                                                    PAL_CPPI_PP_MoCA_RX_LOW_LONG_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                   +   \
-                                                                    PAL_CPPI_PP_ATOM_RX_LOW_LONG_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                   +   \
-                                                                    PAL_CPPI_PP_RGMII0_RX_LOW_LONG_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                 +   \
-                                                                    PAL_CPPI_PP_RGMII1_RX_LOW_LONG_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                 +   \
-                                                                    PAL_CPPI_PP_SGMII0_RX_LOW_LONG_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT                 +   \
-                                                                    PAL_CPPI_PP_SGMII1_RX_LOW_LONG_PRIVATE_PACKET_RAM_EMB_FD_DESC_COUNT
-#define PAL_CPPI_PP_PACKET_RAM_2KB_BUFFER_SIZE                      (2 * 1024)
-#define PAL_CPPI_PP_PACKET_RAM_2KB_BUFFER_REF_CNT                   0
-#define PAL_CPPI_PP_PACKET_RAM_2KB_BUFFER_BASE                      0xF9000000
-
-#define PAL_CPPI_PP_VOICE_DSP_BUFFER_COUNT                          512
-#define PAL_CPPI_PP_VOICE_DSP_BUFFER_SIZE                           1024
-#define PAL_CPPI_PP_VOICE_DSP_BUFFER_REF_CNT                        0
-
-
-
-
-/*
-+-+-+-+ +-+-+-+-+-+-+ +-+-+-+-+-+-+-+-+
-|D|S|G| |B|u|f|f|e|r| |M|a|n|a|g|e|r|s|
-+-+-+-+ +-+-+-+-+-+-+ +-+-+-+-+-+-+-+-+
-*/
-
-typedef enum PAL_CPPI_DSG_BUF_MNGRS
-{
-    PAL_CPPI_OFDM0_BUF_MGR,                          /* OFDM0  */
-    PAL_CPPI_OFDM1_BUF_MGR,                          /* OFDM1  */
-    PAL_CPPI_SC_QAM0_BUF_MGR,                        /* SC-QAM */
-}
-PAL_CPPI_DSG_BUF_MNGRS_e;
-
-#define PAL_CPPI_OFDM0_BUF_MGR_BASE                                 (IO_ADDRESS(0xF2168000))
-#define PAL_CPPI_OFDM1_BUF_MGR_BASE                                 (IO_ADDRESS(0xF21E8000))
-#define PAL_CPPI_SC_QAM0_BUF_MGR_BASE                               (IO_ADDRESS(0xF2068000))
-
-/* OFDM0 DSG Buffer Pool Info */
-#define PAL_CPPI_OFDM0_BUFFER_POOL00                                0
-#define PAL_CPPI_OFDM0_BUFFER_POOL00_BUF_COUNT                      128
-#define PAL_CPPI_OFDM0_BUFFER_RAM_INTERNAL_ADDRESS                  0x20000
-
-/* OFDM1 DSG Buffer Pool Info */
-#define PAL_CPPI_OFDM1_BUFFER_POOL00                                0
-#define PAL_CPPI_OFDM1_BUFFER_POOL00_BUF_COUNT                      128
-#define PAL_CPPI_OFDM1_BUFFER_RAM_INTERNAL_ADDRESS                  0x20000
-
-/* SC-QAMs DSG Buffer Pool Info */
-#define PAL_CPPI_SC_QAM0_BUFFER_POOL00                              0
-#define PAL_CPPI_SC_QAM0_BUFFER_POOL00_BUF_COUNT                    256
-#define PAL_CPPI_SC_QAM0_BUFFER_RAM_INTERNAL_ADDRESS                0x20000
-
-/* DSGs Common Buffer Pool Info */
-#define PAL_CPPI_DS_DSG_BUFFER_POOL00_BUF_SIZE                      512
-#define PAL_CPPI_DS_DSG_BUFFER_POOL00_REF_CNT                       0
-
-/*
-+-+-+ +-+-+-+-+-+-+ +-+-+-+-+-+-+-+
-|U|S| |B|u|f|f|e|r| |M|a|n|a|g|e|r|
-+-+-+ +-+-+-+-+-+-+ +-+-+-+-+-+-+-+
-*/
-
-#define PAL_CPPI_MAC_US_BUF_MGR                 3
-#define PAL_CPPI41_NUM_BUF_MGR                  (PAL_CPPI_MAC_US_BUF_MGR + 1)           /* DSG domain has the maximum number of buffer managers */
-
-#define PAL_CPPI_MAC_US_BUF_MGR_BASE            (IO_ADDRESS(0xF2540000))
-
-typedef enum PAL_CPPI_MAC_US_BUFFER_POOLs
-{
-    PAL_CPPI_MAC_US_BUFFER_POOL0,
-
-    PAL_CPPI_MAC_US_TX_EMB_2K_BUFFER_POOL = PAL_CPPI_MAC_US_BUFFER_POOL0
-}
-PAL_CPPI_MAC_US_BUFFER_POOLs_e;
-
-
-#ifdef CONFIG_MACH_PUMA7_FPGA_US
-#define PAL_CPPI_MAC_US_TX_EMB_2K_BUFFER_COUNT                  256
-#else
-#define PAL_CPPI_MAC_US_TX_EMB_2K_BUFFER_COUNT                  (2 * 1024)
-#endif
-#define PAL_CPPI_MAC_US_TX_EMB_2K_BUFFER_SIZE                   2048
-#define PAL_CPPI_MAC_US_TX_EMB_2K_BUFFER_REF_CNT                1
-
-
-
-/**********************************************************************************************************************
-
-########  ##     ##    ###        ######  ##     ##    ###    ##    ## ##    ## ######## ##        ######
-##     ## ###   ###   ## ##      ##    ## ##     ##   ## ##   ###   ## ###   ## ##       ##       ##    ##
-##     ## #### ####  ##   ##     ##       ##     ##  ##   ##  ####  ## ####  ## ##       ##       ##
-##     ## ## ### ## ##     ##    ##       ######### ##     ## ## ## ## ## ## ## ######   ##        ######
-##     ## ##     ## #########    ##       ##     ## ######### ##  #### ##  #### ##       ##             ##
-##     ## ##     ## ##     ##    ##    ## ##     ## ##     ## ##   ### ##   ### ##       ##       ##    ##
-########  ##     ## ##     ##     ######  ##     ## ##     ## ##    ## ##    ## ######## ########  ######
-
-**********************************************************************************************************************/
-
-/*
-+-+-+ +-+-+-+-+
-|P|P| |D|M|A|s|
-+-+-+ +-+-+-+-+
-*/
-
-typedef enum PAL_CPPI_PP_DMA_BLOCKS
-{
-    PAL_CPPI_PP_DMA00_OFDM0_RX,
-    PAL_CPPI_PP_DMA01_OFDM1_RX,
-    PAL_CPPI_PP_DMA02_SC_QAM_RX,
-    PAL_CPPI_PP_DMA03_SGMII0_RX,
-    PAL_CPPI_PP_DMA04_SGMII1_RX,
-    PAL_CPPI_PP_DMA05_RGMII0_RX,
-    PAL_CPPI_PP_DMA06_MoCA_RX_TX,
-    PAL_CPPI_PP_DMA07_ATOM_RX_TX,
-    PAL_CPPI_PP_DMA08_MPEG_RX_INFRA_RX_TX_FCC_TX,
-    PAL_CPPI_PP_DMA09_INFRA_RX_TX,
-    PAL_CPPI_PP_DMA10_INFRA_RX_TX,
-    PAL_CPPI_PP_DMA11_INFRA_RX_TX,
-    PAL_CPPI_PP_DMA12_OFDM0_TX_QAM_0_3_TX,
-    PAL_CPPI_PP_DMA13_OFDM1_TX_QAM_4_7_TX,
-    PAL_CPPI_PP_DMA14_SGMII0_TX,
-    PAL_CPPI_PP_DMA15_SGMII1_TX,
-    PAL_CPPI_PP_DMA16_RGMII0_TX,
-    PAL_CPPI_PP_DMA17_UNUSED,
-    PAL_CPPI_PP_DMA18_UNUSED,
-    PAL_CPPI_PP_DMA19_UNUSED,
-    PAL_CPPI_PP_DMA20_UNUSED,
-    PAL_CPPI_PP_DMA21_US_COP_RX,
-    PAL_CPPI_PP_DMA22_US_COP_TX,
-    PAL_CPPI_PP_DMA23_RGMII1_RX_TX,
-
-    PAL_CPPI41_NUM_DMA_BLOCK
-
-}PAL_CPPI_PP_DMA_BLOCKS_e;
-
-
-// PAL_CPPI_PP_DMA00_OFDM0_RX
-#define PAL_CPPI_PP_DMA00_OFDM0_RX_CH_CFG_BASE          (IO_ADDRESS(0xF3900000))
-#define PAL_CPPI_PP_DMA00_OFDM0_RX_GLOBAL_CTRL_BASE     (IO_ADDRESS(0xF3901000))
-#define PAL_CPPI_PP_DMA00_OFDM0_RX_SCHEDULER_BASE       (IO_ADDRESS(0xF3901020))
-#define PAL_CPPI_PP_DMA00_OFDM0_RX_RAL_CFG_BASE         (IO_ADDRESS(0xF3940018))
-typedef enum PAL_CPPI_PP_DMA00_OFDM0_RX_CHANNELS
-{
-    PAL_CPPI_PP_DMA00_OFDM0_RX_CH_LOW_512B_PRIVATE_PACKET_RAM,
-    PAL_CPPI_PP_DMA00_OFDM0_RX_CH_LOW_512B_SHARED_PACKET_RAM,
-    PAL_CPPI_PP_DMA00_OFDM0_RX_CH_LOW_512B_DESC_PACKET_RAM_BUFF_DDR,
-    PAL_CPPI_PP_DMA00_OFDM0_RX_CH_LOW_512B_SHARED_DDR,
-    PAL_CPPI_PP_DMA00_OFDM0_RX_CH_LOW_2KB_PRIVATE_PACKET_RAM,
-    PAL_CPPI_PP_DMA00_OFDM0_RX_CH_LOW_2KB_SHARED_PACKET_RAM,
-    PAL_CPPI_PP_DMA00_OFDM0_RX_CH_LOW_2KB_DESC_PACKET_RAM_BUFF_DDR,
-    PAL_CPPI_PP_DMA00_OFDM0_RX_CH_LOW_2KB_SHARED_DDR,
-    PAL_CPPI_PP_DMA00_OFDM0_RX_CH_LOW_4KB_SHARED_DDR,
-    PAL_CPPI_PP_DMA00_OFDM0_RX_CH_HIGH_DDR,
-    PAL_CPPI_PP_DMA00_OFDM0_RX_CH_MGMT_DDR,
-    PAL_CPPI_PP_DMA00_OFDM0_RX_CH_PLC_EM,       /* PLC Energy Management */
-    PAL_CPPI_PP_DMA00_OFDM0_RX_CH_FCC_DDR,
-    PAL_CPPI_PP_DMA00_OFDM0_RX_CH_13,
-    PAL_CPPI_PP_DMA00_OFDM0_RX_CH_14,
-    PAL_CPPI_PP_DMA00_OFDM0_RX_CH_15,
-    PAL_CPPI_PP_DMA00_OFDM0_RX_CHANNELS_NUM
-} PAL_CPPI_PP_DMA00_OFDM0_RX_CHANNELS_e;
-
-// PAL_CPPI_PP_DMA01_OFDM1_RX
-#define PAL_CPPI_PP_DMA01_OFDM1_RX_CH_CFG_BASE          (IO_ADDRESS(0xF3902000))
-#define PAL_CPPI_PP_DMA01_OFDM1_RX_GLOBAL_CTRL_BASE     (IO_ADDRESS(0xF3903000))
-#define PAL_CPPI_PP_DMA01_OFDM1_RX_SCHEDULER_BASE       (IO_ADDRESS(0xF3903020))
-#define PAL_CPPI_PP_DMA01_OFDM1_RX_RAL_CFG_BASE         (IO_ADDRESS(0xF394001C))
-typedef enum PAL_CPPI_PP_DMA01_OFDM1_RX_CHANNELS
-{
-    PAL_CPPI_PP_DMA01_OFDM1_RX_CH_LOW_512B_PRIVATE_PACKET_RAM,
-    PAL_CPPI_PP_DMA01_OFDM1_RX_CH_LOW_512B_SHARED_PACKET_RAM,
-    PAL_CPPI_PP_DMA01_OFDM1_RX_CH_LOW_512B_DESC_PACKET_RAM_BUFF_DDR,
-    PAL_CPPI_PP_DMA01_OFDM1_RX_CH_LOW_512B_SHARED_DDR,
-    PAL_CPPI_PP_DMA01_OFDM1_RX_CH_LOW_2KB_PRIVATE_PACKET_RAM,
-    PAL_CPPI_PP_DMA01_OFDM1_RX_CH_LOW_2KB_SHARED_PACKET_RAM,
-    PAL_CPPI_PP_DMA01_OFDM1_RX_CH_LOW_2KB_DESC_PACKET_RAM_BUFF_DDR,
-    PAL_CPPI_PP_DMA01_OFDM1_RX_CH_LOW_2KB_SHARED_DDR,
-    PAL_CPPI_PP_DMA01_OFDM1_RX_CH_LOW_4KB_SHARED_DDR,
-    PAL_CPPI_PP_DMA01_OFDM1_RX_CH_HIGH_DDR,
-    PAL_CPPI_PP_DMA01_OFDM1_RX_CH_MGMT_DDR,
-    PAL_CPPI_PP_DMA00_OFDM1_RX_CH_PLC_EM,       /* PLC Energy Management */
-    PAL_CPPI_PP_DMA01_OFDM1_RX_CH_FCC_DDR,
-    PAL_CPPI_PP_DMA01_OFDM1_RX_CH_13,
-    PAL_CPPI_PP_DMA01_OFDM1_RX_CH_14,
-    PAL_CPPI_PP_DMA01_OFDM1_RX_CH_15,
-    PAL_CPPI_PP_DMA01_OFDM1_RX_CHANNELS_NUM
-} PAL_CPPI_PP_DMA01_OFDM1_RX_CHANNELS_e;
-
-// PAL_CPPI_PP_DMA02_SC_QAM_RX
-#define PAL_CPPI_PP_DMA02_SC_QAM_RX_CH_CFG_BASE         (IO_ADDRESS(0xF3904000))
-#define PAL_CPPI_PP_DMA02_SC_QAM_RX_GLOBAL_CTRL_BASE    (IO_ADDRESS(0xF3905000))
-#define PAL_CPPI_PP_DMA02_SC_QAM_RX_SCHEDULER_BASE      (IO_ADDRESS(0xF3905020))
-#define PAL_CPPI_PP_DMA02_SC_QAM_RX_RAL_CFG_BASE        (IO_ADDRESS(0xF3940020))
-typedef enum PAL_CPPI_PP_DMA02_SC_QAM_RX_CHANNELS
-{
-    PAL_CPPI_PP_DMA02_SC_QAM_RX_CH_LOW_512B_PRIVATE_PACKET_RAM,
-    PAL_CPPI_PP_DMA02_SC_QAM_RX_CH_LOW_512B_SHARED_PACKET_RAM,
-    PAL_CPPI_PP_DMA02_SC_QAM_RX_CH_LOW_512B_DESC_PACKET_RAM_BUFF_DDR,
-    PAL_CPPI_PP_DMA02_SC_QAM_RX_CH_LOW_512B_SHARED_DDR,
-    PAL_CPPI_PP_DMA02_SC_QAM_RX_CH_LOW_2KB_PRIVATE_PACKET_RAM,
-    PAL_CPPI_PP_DMA02_SC_QAM_RX_CH_LOW_2KB_SHARED_PACKET_RAM,
-    PAL_CPPI_PP_DMA02_SC_QAM_RX_CH_LOW_2KB_DESC_PACKET_RAM_BUFF_DDR,
-    PAL_CPPI_PP_DMA02_SC_QAM_RX_CH_LOW_2KB_SHARED_DDR,
-    PAL_CPPI_PP_DMA02_SC_QAM_RX_CH_LOW_4KB_SHARED_DDR,
-    PAL_CPPI_PP_DMA02_SC_QAM_RX_CH_HIGH_DDR,
-    PAL_CPPI_PP_DMA02_SC_QAM_RX_CH_MGMT_DDR,
-    PAL_CPPI_PP_DMA00_SC_QAM_RX_CH_PLC_EM,      /* to be align with OFDM DMAs */
-    PAL_CPPI_PP_DMA02_SC_QAM_RX_CH_FCC_DDR,
-    PAL_CPPI_PP_DMA02_SC_QAM_RX_CH_13,
-    PAL_CPPI_PP_DMA02_SC_QAM_RX_CH_14,
-    PAL_CPPI_PP_DMA02_SC_QAM_RX_CH_15,
-    PAL_CPPI_PP_DMA02_SC_QAM_RX_CHANNELS_NUM
-}PAL_CPPI_PP_DMA02_SC_QAM_RX_CHANNELS_e;
-
-// PAL_CPPI_PP_DMA03_SGMII0_RX
-#define PAL_CPPI_PP_DMA03_SGMII0_RX_CH_CFG_BASE         (IO_ADDRESS(0xF3906000))
-#define PAL_CPPI_PP_DMA03_SGMII0_RX_GLOBAL_CTRL_BASE    (IO_ADDRESS(0xF3907000))
-#define PAL_CPPI_PP_DMA03_SGMII0_RX_SCHEDULER_BASE      (IO_ADDRESS(0xF3907020))
-#define PAL_CPPI_PP_DMA03_SGMII0_RX_RAL_CFG_BASE        (IO_ADDRESS(0xF3940024))
-typedef enum PAL_CPPI_PP_DMA03_SGMII0_RX_CHANNELS
-{
-    PAL_CPPI_PP_DMA03_SGMII0_RX_CH_LOW_512B_PRIVATE_PACKET_RAM,
-    PAL_CPPI_PP_DMA03_SGMII0_RX_CH_LOW_512B_SHARED_PACKET_RAM,
-    PAL_CPPI_PP_DMA03_SGMII0_RX_CH_LOW_512B_PRIVATE_DDR,
-    PAL_CPPI_PP_DMA03_SGMII0_RX_CH_LOW_512B_SHARED_DDR,
-    PAL_CPPI_PP_DMA03_SGMII0_RX_CH_LOW_2KB_PRIVATE_PACKET_RAM,
-    PAL_CPPI_PP_DMA03_SGMII0_RX_CH_LOW_2KB_SHARED_PACKET_RAM,
-    PAL_CPPI_PP_DMA03_SGMII0_RX_CH_LOW_2KB_PRIVATE_DDR,
-    PAL_CPPI_PP_DMA03_SGMII0_RX_CH_LOW_2KB_SHARED_DDR,
-    PAL_CPPI_PP_DMA03_SGMII0_RX_CH_LOW_4KB_SHARED_DDR,
-    PAL_CPPI_PP_DMA03_SGMII0_RX_CH_HIGH_DDR,
-    PAL_CPPI_PP_DMA03_SGMII0_RX_CHANNELS_NUM
-}PAL_CPPI_PP_DMA03_SGMII0_RX_CHANNELS_e;
-
-// PAL_CPPI_PP_DMA04_SGMII1_RX
-#define PAL_CPPI_PP_DMA04_SGMII1_RX_CH_CFG_BASE         (IO_ADDRESS(0xF3908000))
-#define PAL_CPPI_PP_DMA04_SGMII1_RX_GLOBAL_CTRL_BASE    (IO_ADDRESS(0xF3909000))
-#define PAL_CPPI_PP_DMA04_SGMII1_RX_SCHEDULER_BASE      (IO_ADDRESS(0xF3909020))
-#define PAL_CPPI_PP_DMA04_SGMII1_RX_RAL_CFG_BASE        (IO_ADDRESS(0xF3940028))
-typedef enum PAL_CPPI_PP_DMA04_SGMII1_RX_CHANNELS
-{
-    PAL_CPPI_PP_DMA04_SGMII1_RX_CH_LOW_512B_PRIVATE_PACKET_RAM,
-    PAL_CPPI_PP_DMA04_SGMII1_RX_CH_LOW_512B_SHARED_PACKET_RAM,
-    PAL_CPPI_PP_DMA04_SGMII1_RX_CH_LOW_512B_PRIVATE_DDR,
-    PAL_CPPI_PP_DMA04_SGMII1_RX_CH_LOW_512B_SHARED_DDR,
-    PAL_CPPI_PP_DMA04_SGMII1_RX_CH_LOW_2KB_PRIVATE_PACKET_RAM,
-    PAL_CPPI_PP_DMA04_SGMII1_RX_CH_LOW_2KB_SHARED_PACKET_RAM,
-    PAL_CPPI_PP_DMA04_SGMII1_RX_CH_LOW_2KB_PRIVATE_DDR,
-    PAL_CPPI_PP_DMA04_SGMII1_RX_CH_LOW_2KB_SHARED_DDR,
-    PAL_CPPI_PP_DMA04_SGMII1_RX_CH_LOW_4KB_SHARED_DDR,
-    PAL_CPPI_PP_DMA04_SGMII1_RX_CH_HIGH_DDR,
-    PAL_CPPI_PP_DMA04_SGMII1_RX_CHANNELS_NUM
-}PAL_CPPI_PP_DMA04_SGMII1_RX_CHANNELS_e;
-
-// PAL_CPPI_PP_DMA05_RGMII0_RX
-#define PAL_CPPI_PP_DMA05_RGMII0_RX_CH_CFG_BASE         (IO_ADDRESS(0xF390A000))
-#define PAL_CPPI_PP_DMA05_RGMII0_RX_GLOBAL_CTRL_BASE    (IO_ADDRESS(0xF390B000))
-#define PAL_CPPI_PP_DMA05_RGMII0_RX_SCHEDULER_BASE      (IO_ADDRESS(0xF390B020))
-#define PAL_CPPI_PP_DMA05_RGMII0_RX_RAL_CFG_BASE        (IO_ADDRESS(0xF394002C))
-typedef enum PAL_CPPI_PP_DMA05_RGMII0_RX_CHANNELS
-{
-    PAL_CPPI_PP_DMA05_RGMII0_RX_CH_LOW_512B_PRIVATE_PACKET_RAM,
-    PAL_CPPI_PP_DMA05_RGMII0_RX_CH_LOW_512B_SHARED_PACKET_RAM,
-    PAL_CPPI_PP_DMA05_RGMII0_RX_CH_LOW_512B_PRIVATE_DDR,
-    PAL_CPPI_PP_DMA05_RGMII0_RX_CH_LOW_512B_SHARED_DDR,
-    PAL_CPPI_PP_DMA05_RGMII0_RX_CH_LOW_2KB_PRIVATE_PACKET_RAM,
-    PAL_CPPI_PP_DMA05_RGMII0_RX_CH_LOW_2KB_SHARED_PACKET_RAM,
-    PAL_CPPI_PP_DMA05_RGMII0_RX_CH_LOW_2KB_PRIVATE_DDR,
-    PAL_CPPI_PP_DMA05_RGMII0_RX_CH_LOW_2KB_SHARED_DDR,
-    PAL_CPPI_PP_DMA05_RGMII0_RX_CH_LOW_4KB_SHARED_DDR,
-    PAL_CPPI_PP_DMA05_RGMII0_RX_CH_HIGH_DDR,
-    PAL_CPPI_PP_DMA05_RGMII0_RX_CHANNELS_NUM
-}PAL_CPPI_PP_DMA05_RGMII0_RX_CHANNELS_e;
-
-// PAL_CPPI_PP_DMA06_MoCA_RX_TX
-#define PAL_CPPI_PP_DMA06_MoCA_RX_TX_CH_CFG_BASE        (IO_ADDRESS(0xF390C000))
-#define PAL_CPPI_PP_DMA06_MoCA_RX_TX_GLOBAL_CTRL_BASE   (IO_ADDRESS(0xF390D000))
-#define PAL_CPPI_PP_DMA06_MoCA_RX_TX_SCHEDULER_BASE     (IO_ADDRESS(0xF390D020))
-#define PAL_CPPI_PP_DMA06_MoCA_RX_RAL_CFG_BASE          (IO_ADDRESS(0xF3940030))
-// PAL_CPPI_PP_DMA06_MoCA_RX
-typedef enum PAL_CPPI_PP_DMA06_MoCA_RX_CHANNELS
-{
-    PAL_CPPI_PP_DMA06_MoCA_RX_CH_LOW_512B_PRIVATE_PACKET_RAM,
-    PAL_CPPI_PP_DMA06_MoCA_RX_CH_LOW_512B_SHARED_PACKET_RAM,
-    PAL_CPPI_PP_DMA06_MoCA_RX_CH_LOW_512B_PRIVATE_DDR,
-    PAL_CPPI_PP_DMA06_MoCA_RX_CH_LOW_512B_SHARED_DDR,
-    PAL_CPPI_PP_DMA06_MoCA_RX_CH_LOW_2KB_PRIVATE_PACKET_RAM,
-    PAL_CPPI_PP_DMA06_MoCA_RX_CH_LOW_2KB_SHARED_PACKET_RAM,
-    PAL_CPPI_PP_DMA06_MoCA_RX_CH_LOW_2KB_PRIVATE_DDR,
-    PAL_CPPI_PP_DMA06_MoCA_RX_CH_LOW_2KB_SHARED_DDR,
-    PAL_CPPI_PP_DMA06_MoCA_RX_CH_LOW_4KB_SHARED_DDR,
-    PAL_CPPI_PP_DMA06_MoCA_RX_CHANNELS_NUM
-}PAL_CPPI_PP_DMA06_MoCA_RX_CHANNELS_e;
-// PAL_CPPI_PP_DMA06_MoCA_TX
-#define PAL_CPPI_PP_DMA06_MoCA_TX_CH            0
-#define PAL_CPPI_PP_DMA06_MoCA_TX_CHANNELS_NUM  1
-
-// PAL_CPPI_PP_DMA07_ATOM_RX_TX
-#define PAL_CPPI_PP_DMA07_ATOM_RX_TX_CH_CFG_BASE        (IO_ADDRESS(0xF390E000))
-#define PAL_CPPI_PP_DMA07_ATOM_RX_TX_GLOBAL_CTRL_BASE   (IO_ADDRESS(0xF390F000))
-#define PAL_CPPI_PP_DMA07_ATOM_RX_TX_SCHEDULER_BASE     (IO_ADDRESS(0xF390F020))
-#define PAL_CPPI_PP_DMA07_ATOM_RX_RAL_CFG_BASE          (IO_ADDRESS(0xF3940034))
-// PAL_CPPI_PP_DMA07_ATOM_RX
-typedef enum PAL_CPPI_PP_DMA07_ATOM_RX_CHANNELS
-{
-    PAL_CPPI_PP_DMA07_ATOM_RX_CH_LOW_512B_PRIVATE_PACKET_RAM,
-    PAL_CPPI_PP_DMA07_ATOM_RX_CH_LOW_512B_SHARED_PACKET_RAM,
-    PAL_CPPI_PP_DMA07_ATOM_RX_CH_LOW_512B_PRIVATE_DDR,
-    PAL_CPPI_PP_DMA07_ATOM_RX_CH_LOW_512B_SHARED_DDR,
-    PAL_CPPI_PP_DMA07_ATOM_RX_CH_LOW_2KB_PRIVATE_PACKET_RAM,
-    PAL_CPPI_PP_DMA07_ATOM_RX_CH_LOW_2KB_SHARED_PACKET_RAM,
-    PAL_CPPI_PP_DMA07_ATOM_RX_CH_LOW_2KB_PRIVATE_DDR,
-    PAL_CPPI_PP_DMA07_ATOM_RX_CH_LOW_2KB_SHARED_DDR,
-    PAL_CPPI_PP_DMA07_ATOM_RX_CH_LOW_4KB_SHARED_DDR,
-    PAL_CPPI_PP_DMA07_ATOM_RX_CH_HIGH_DDR,
-    PAL_CPPI_PP_DMA07_ATOM_RX_CHANNELS_NUM
-}PAL_CPPI_PP_DMA07_ATOM_RX_CHANNELS_e;
-// PAL_CPPI_PP_DMA07_ATOM_TX
-#define PAL_CPPI_PP_DMA07_ATOM_TX_CH            0
-#define PAL_CPPI_PP_DMA07_ATOM_TX_CHANNELS_NUM  1
-
-// PAL_CPPI_PP_DMA08_MPEG_RX_INFRA_RX_TX_FCC_TX
-#define PAL_CPPI_PP_DMA08_MPEG_RX_INFRA_RX_TX_FCC_TX_CH_CFG_BASE        (IO_ADDRESS(0xF3910000))
-#define PAL_CPPI_PP_DMA08_MPEG_RX_INFRA_RX_TX_FCC_TX_GLOBAL_CTRL_BASE   (IO_ADDRESS(0xF3911000))
-#define PAL_CPPI_PP_DMA08_MPEG_RX_INFRA_RX_TX_FCC_TX_SCHEDULER_BASE     (IO_ADDRESS(0xF3911020))
-// PAL_CPPI_PP_DMA08_MPEG_RX_INFRA_RX
-typedef enum PAL_CPPI_PP_DMA08_MPEG_RX_INFRA_RX_CHANNELS
-{
-    PAL_CPPI_PP_DMA08_MP2TS_RX_CH_0,
-    PAL_CPPI_PP_DMA08_MP2TS_RX_CH_1,
-    PAL_CPPI_PP_DMA08_MP2TS_RX_CH_2,
-    PAL_CPPI_PP_DMA08_MP2TS_RX_CH_3,
-    PAL_CPPI_PP_DMA08_MP2TS_RX_CH_4,
-    PAL_CPPI_PP_DMA08_MP2TS_RX_CH_5,
-    PAL_CPPI_PP_DMA08_MP2TS_RX_CH_6,
-    PAL_CPPI_PP_DMA08_MP2TS_RX_CH_7,
-    PAL_CPPI_PP_DMA08_MP2TS_RX_CH_8,
-    PAL_CPPI_PP_DMA08_MP2TS_RX_CH_9,
-    PAL_CPPI_PP_DMA08_MP2TS_RX_CH_10,
-    PAL_CPPI_PP_DMA08_MP2TS_RX_CH_11,
-    PAL_CPPI_PP_DMA08_MP2TS_RX_CH_12,
-    PAL_CPPI_PP_DMA08_MP2TS_RX_CH_13,
-    PAL_CPPI_PP_DMA08_MP2TS_RX_CH_14,
-    PAL_CPPI_PP_DMA08_MP2TS_RX_CH_15,
-    PAL_CPPI_PP_DMA08_INFRA_RX_CH_16,
-    PAL_CPPI_PP_DMA08_INFRA_RX_CH_17,
-    PAL_CPPI_PP_DMA08_INFRA_RX_CH_18,
-    PAL_CPPI_PP_DMA08_INFRA_RX_CH_19,
-    PAL_CPPI_PP_DMA08_INFRA_RX_CH_20,
-    PAL_CPPI_PP_DMA08_INFRA_RX_CH_21,
-    PAL_CPPI_PP_DMA08_INFRA_RX_CH_22,
-    PAL_CPPI_PP_DMA08_INFRA_RX_CH_23,
-    PAL_CPPI_PP_DMA08_MPEG_RX_INFRA_RX_CHANNELS_NUM
-}PAL_CPPI_PP_DMA08_MPEG_RX_INFRA_RX_CHANNELS_e;
-// PAL_CPPI_PP_DMA08_INFRA_TX_FCC_TX
-typedef enum PAL_CPPI_PP_DMA08_INFRA_TX_FCC_TX_CHANNELS
-{
-    PAL_CPPI_PP_DMA08_FCC_TX_CH_0,
-    PAL_CPPI_PP_DMA08_FCC_TX_CH_1,
-    PAL_CPPI_PP_DMA08_FCC_TX_CH_2,
-    PAL_CPPI_PP_DMA08_FCC_TX_CH_3,
-    PAL_CPPI_PP_DMA08_FCC_TX_CH_4,
-    PAL_CPPI_PP_DMA08_FCC_TX_CH_5,
-    PAL_CPPI_PP_DMA08_FCC_TX_CH_6,
-    PAL_CPPI_PP_DMA08_FCC_TX_CH_7,
-    PAL_CPPI_PP_DMA08_UNUSED_TX_CH_8,
-    PAL_CPPI_PP_DMA08_UNUSED_TX_CH_9,
-    PAL_CPPI_PP_DMA08_UNUSED_TX_CH_10,
-    PAL_CPPI_PP_DMA08_UNUSED_TX_CH_11,
-    PAL_CPPI_PP_DMA08_UNUSED_TX_CH_12,
-    PAL_CPPI_PP_DMA08_UNUSED_TX_CH_13,
-    PAL_CPPI_PP_DMA08_UNUSED_TX_CH_14,
-    PAL_CPPI_PP_DMA08_UNUSED_TX_CH_15,
-    PAL_CPPI_PP_DMA08_INFRA_TX_CH_16,
-    PAL_CPPI_PP_DMA08_INFRA_TX_CH_17,
-    PAL_CPPI_PP_DMA08_INFRA_TX_CH_18,
-    PAL_CPPI_PP_DMA08_INFRA_TX_CH_19,
-    PAL_CPPI_PP_DMA08_INFRA_TX_CH_20,
-    PAL_CPPI_PP_DMA08_INFRA_TX_CH_21,
-    PAL_CPPI_PP_DMA08_INFRA_TX_CH_22,
-    PAL_CPPI_PP_DMA08_INFRA_TX_CH_23,
-    PAL_CPPI_PP_DMA08_INFRA_TX_FCC_TX_CHANNELS_NUM
-}PAL_CPPI_PP_DMA08_INFRA_TX_FCC_TX_CHANNELS_e;
-
-
-// PAL_CPPI_PP_DMA09_INFRA_RX_TX
-#define PAL_CPPI_PP_DMA09_INFRA_RX_TX_CH_CFG_BASE           (IO_ADDRESS(0xF3912000))
-#define PAL_CPPI_PP_DMA09_INFRA_RX_TX_GLOBAL_CTRL_BASE      (IO_ADDRESS(0xF3913000))
-#define PAL_CPPI_PP_DMA09_INFRA_RX_TX_SCHEDULER_BASE        (IO_ADDRESS(0xF3913020))
-// PAL_CPPI_PP_DMA09_INFRA_RX
-typedef enum PAL_CPPI_PP_DMA09_INFRA_RX_CHANNELS
-{
-    PAL_CPPI_PP_DMA09_INFRA_RX_CH_0,
-    PAL_CPPI_PP_DMA09_INFRA_RX_CH_1,
-    PAL_CPPI_PP_DMA09_INFRA_RX_CH_2,
-    PAL_CPPI_PP_DMA09_INFRA_RX_CH_3,
-    PAL_CPPI_PP_DMA09_INFRA_RX_CH_4,
-    PAL_CPPI_PP_DMA09_INFRA_RX_CH_5,
-    PAL_CPPI_PP_DMA09_INFRA_RX_CH_6,
-    PAL_CPPI_PP_DMA09_INFRA_RX_CH_7,
-    PAL_CPPI_PP_DMA09_INFRA_RX_CH_8,
-    PAL_CPPI_PP_DMA09_INFRA_RX_CH_9,
-    PAL_CPPI_PP_DMA09_INFRA_RX_CH_10,
-    PAL_CPPI_PP_DMA09_INFRA_RX_CH_11,
-    PAL_CPPI_PP_DMA09_INFRA_RX_CH_12,
-    PAL_CPPI_PP_DMA09_INFRA_RX_CH_13,
-    PAL_CPPI_PP_DMA09_INFRA_RX_CH_14,
-    PAL_CPPI_PP_DMA09_INFRA_RX_CH_15,
-    PAL_CPPI_PP_DMA09_INFRA_RX_CH_16,
-    PAL_CPPI_PP_DMA09_INFRA_RX_CH_17,
-    PAL_CPPI_PP_DMA09_INFRA_RX_CH_18,
-    PAL_CPPI_PP_DMA09_INFRA_RX_CH_19,
-    PAL_CPPI_PP_DMA09_INFRA_RX_CH_20,
-    PAL_CPPI_PP_DMA09_INFRA_RX_CH_21,
-    PAL_CPPI_PP_DMA09_INFRA_RX_CH_22,
-    PAL_CPPI_PP_DMA09_INFRA_RX_CH_23,
-    PAL_CPPI_PP_DMA09_INFRA_RX_CHANNELS_NUM
-}PAL_CPPI_PP_DMA09_INFRA_RX_CHANNELS_e;
-// PAL_CPPI_PP_DMA09_INFRA_TX
-typedef enum PAL_CPPI_PP_DMA09_INFRA_TX_CHANNELS
-{
-    PAL_CPPI_PP_DMA09_INFRA_TX_CH_0,
-    PAL_CPPI_PP_DMA09_INFRA_TX_CH_1,
-    PAL_CPPI_PP_DMA09_INFRA_TX_CH_2,
-    PAL_CPPI_PP_DMA09_INFRA_TX_CH_3,
-    PAL_CPPI_PP_DMA09_INFRA_TX_CH_4,
-    PAL_CPPI_PP_DMA09_INFRA_TX_CH_5,
-    PAL_CPPI_PP_DMA09_INFRA_TX_CH_6,
-    PAL_CPPI_PP_DMA09_INFRA_TX_CH_7,
-    PAL_CPPI_PP_DMA09_INFRA_TX_CH_8,
-    PAL_CPPI_PP_DMA09_INFRA_TX_CH_9,
-    PAL_CPPI_PP_DMA09_INFRA_TX_CH_10,
-    PAL_CPPI_PP_DMA09_INFRA_TX_CH_11,
-    PAL_CPPI_PP_DMA09_INFRA_TX_CH_12,
-    PAL_CPPI_PP_DMA09_INFRA_TX_CH_13,
-    PAL_CPPI_PP_DMA09_INFRA_TX_CH_14,
-    PAL_CPPI_PP_DMA09_INFRA_TX_CH_15,
-    PAL_CPPI_PP_DMA09_INFRA_TX_CH_16,
-    PAL_CPPI_PP_DMA09_INFRA_TX_CH_17,
-    PAL_CPPI_PP_DMA09_INFRA_TX_CH_18,
-    PAL_CPPI_PP_DMA09_INFRA_TX_CH_19,
-    PAL_CPPI_PP_DMA09_INFRA_TX_CH_20,
-    PAL_CPPI_PP_DMA09_INFRA_TX_CH_21,
-    PAL_CPPI_PP_DMA09_INFRA_TX_CH_22,
-    PAL_CPPI_PP_DMA09_INFRA_TX_CH_23,
-    PAL_CPPI_PP_DMA09_INFRA_TX_CHANNELS_NUM
-}PAL_CPPI_PP_DMA09_INFRA_TX_CHANNELS_e;
-
-// PAL_CPPI_PP_DMA10_INFRA_RX_TX
-#define PAL_CPPI_PP_DMA10_INFRA_RX_TX_CH_CFG_BASE           (IO_ADDRESS(0xF3914000))
-#define PAL_CPPI_PP_DMA10_INFRA_RX_TX_GLOBAL_CTRL_BASE      (IO_ADDRESS(0xF3915000))
-#define PAL_CPPI_PP_DMA10_INFRA_RX_TX_SCHEDULER_BASE        (IO_ADDRESS(0xF3915020))
-// PAL_CPPI_PP_DMA10_INFRA_RX
-typedef enum PAL_CPPI_PP_DMA10_INFRA_RX_CHANNELS
-{
-    PAL_CPPI_PP_DMA10_DOCSIS_LOW_INFRA_RX_CH,
-    PAL_CPPI_PP_DMA10_DOCSIS_HIGH_INFRA_RX_CH,
-    PAL_CPPI_PP_DMA10_MoCA_INFRA_RX_CH,
-    PAL_CPPI_PP_DMA10_ATOM_LOW_INFRA_RX_CH,
-    PAL_CPPI_PP_DMA10_ATOM_HIGH_INFRA_RX_CH,
-    PAL_CPPI_PP_DMA10_RGMII0_LOW_INFRA_RX_CH,
-    PAL_CPPI_PP_DMA10_RGMII0_HIGH_INFRA_RX_CH,
-    PAL_CPPI_PP_DMA10_RGMII1_LOW_INFRA_RX_CH,
-    PAL_CPPI_PP_DMA10_RGMII1_HIGH_INFRA_RX_CH,
-    PAL_CPPI_PP_DMA10_SGMII0_LOW_INFRA_RX_CH,
-    PAL_CPPI_PP_DMA10_SGMII0_HIGH_INFRA_RX_CH,
-    PAL_CPPI_PP_DMA10_SGMII1_LOW_INFRA_RX_CH,
-    PAL_CPPI_PP_DMA10_SGMII1_HIGH_INFRA_RX_CH,
-    PAL_CPPI_PP_DMA10_WiFi_LOW_INFRA_RX_CH,
-    PAL_CPPI_PP_DMA10_WiFi_HIGH_INFRA_RX_CH,
-    PAL_CPPI_PP_DMA10_HOST2PP_LOW_INFRA_RX_CH,
-    PAL_CPPI_PP_DMA10_HOST2PP_HIGH_INFRA_RX_CH,
-    PAL_CPPI_PP_DMA10_VOICE_DSP_INFRA_RX_CH,
-    PAL_CPPI_PP_DMA10_NP2APP_INFRA_RX_CH,
-    PAL_CPPI_PP_DMA10_APP2NP_INFRA_RX_CH,
-    PAL_CPPI_PP_DMA10_INFRA_RX_CH_20,
-    PAL_CPPI_PP_DMA10_INFRA_RX_CH_21,
-    PAL_CPPI_PP_DMA10_INFRA_RX_CH_22,
-    PAL_CPPI_PP_DMA10_INFRA_RX_CH_23,
-    PAL_CPPI_PP_DMA10_INFRA_RX_CHANNELS_NUM
-}PAL_CPPI_PP_DMA10_INFRA_RX_CHANNELS_e;
-// PAL_CPPI_PP_DMA10_INFRA_TX
-typedef enum PAL_CPPI_PP_DMA10_INFRA_TX_CHANNELS
-{
-    PAL_CPPI_PP_DMA10_DOCSIS_LOW_INFRA_TX_CH,
-    PAL_CPPI_PP_DMA10_DOCSIS_HIGH_INFRA_TX_CH,
-    PAL_CPPI_PP_DMA10_MoCA_INFRA_TX_CH,
-    PAL_CPPI_PP_DMA10_ATOM_LOW_INFRA_TX_CH,
-    PAL_CPPI_PP_DMA10_ATOM_HIGH_INFRA_TX_CH,
-    PAL_CPPI_PP_DMA10_RGMII0_LOW_INFRA_TX_CH,
-    PAL_CPPI_PP_DMA10_RGMII0_HIGH_INFRA_TX_CH,
-    PAL_CPPI_PP_DMA10_RGMII1_LOW_INFRA_TX_CH,
-    PAL_CPPI_PP_DMA10_RGMII1_HIGH_INFRA_TX_CH,
-    PAL_CPPI_PP_DMA10_SGMII0_LOW_INFRA_TX_CH,
-    PAL_CPPI_PP_DMA10_SGMII0_HIGH_INFRA_TX_CH,
-    PAL_CPPI_PP_DMA10_SGMII1_LOW_INFRA_TX_CH,
-    PAL_CPPI_PP_DMA10_SGMII1_HIGH_INFRA_TX_CH,
-    PAL_CPPI_PP_DMA10_WiFi_LOW_INFRA_TX_CH,
-    PAL_CPPI_PP_DMA10_WiFi_HIGH_INFRA_TX_CH,
-    PAL_CPPI_PP_DMA10_HOST2PP_LOW_INFRA_TX_CH,
-    PAL_CPPI_PP_DMA10_HOST2PP_HIGH_INFRA_TX_CH,
-    PAL_CPPI_PP_DMA10_VOICE_DSP_INFRA_TX_CH,
-    PAL_CPPI_PP_DMA10_NP2APP_INFRA_TX_CH,
-    PAL_CPPI_PP_DMA10_APP2NP_INFRA_TX_CH,
-    PAL_CPPI_PP_DMA10_INFRA_TX_CH_20,
-    PAL_CPPI_PP_DMA10_INFRA_TX_CH_21,
-    PAL_CPPI_PP_DMA10_INFRA_TX_CH_22,
-    PAL_CPPI_PP_DMA10_INFRA_TX_CH_23,
-    PAL_CPPI_PP_DMA10_INFRA_TX_CHANNELS_NUM
-}PAL_CPPI_PP_DMA10_INFRA_TX_CHANNELS_e;
-
-
-// PAL_CPPI_PP_DMA11_INFRA_RX_TX
-#define PAL_CPPI_PP_DMA11_INFRA_RX_TX_CH_CFG_BASE           (IO_ADDRESS(0xF3916000))
-#define PAL_CPPI_PP_DMA11_INFRA_RX_TX_GLOBAL_CTRL_BASE      (IO_ADDRESS(0xF3917000))
-#define PAL_CPPI_PP_DMA11_INFRA_RX_TX_SCHEDULER_BASE        (IO_ADDRESS(0xF3917020))
-// PAL_CPPI_PP_DMA11_INFRA_RX
-typedef enum PAL_CPPI_PP_DMA11_INFRA_RX_CHANNELS
-{
-    PAL_CPPI_PP_DMA11_INFRA_RX_CH_0,
-    PAL_CPPI_PP_DMA11_INFRA_RX_CH_1,
-    PAL_CPPI_PP_DMA11_INFRA_RX_CH_2,
-    PAL_CPPI_PP_DMA11_INFRA_RX_CH_3,
-    PAL_CPPI_PP_DMA11_INFRA_RX_CH_4,
-    PAL_CPPI_PP_DMA11_INFRA_RX_CH_5,
-    PAL_CPPI_PP_DMA11_INFRA_RX_CH_6,
-    PAL_CPPI_PP_DMA11_INFRA_RX_CH_7,
-    PAL_CPPI_PP_DMA11_INFRA_RX_CH_8,
-    PAL_CPPI_PP_DMA11_INFRA_RX_CH_9,
-    PAL_CPPI_PP_DMA11_INFRA_RX_CH_10,
-    PAL_CPPI_PP_DMA11_INFRA_RX_CH_11,
-    PAL_CPPI_PP_DMA11_INFRA_RX_CH_12,
-    PAL_CPPI_PP_DMA11_INFRA_RX_CH_13,
-    PAL_CPPI_PP_DMA11_INFRA_RX_CH_14,
-    PAL_CPPI_PP_DMA11_INFRA_RX_CH_15,
-    PAL_CPPI_PP_DMA11_INFRA_RX_CH_16,
-    PAL_CPPI_PP_DMA11_INFRA_RX_CH_17,
-    PAL_CPPI_PP_DMA11_INFRA_RX_CH_18,
-    PAL_CPPI_PP_DMA11_INFRA_RX_CH_19,
-    PAL_CPPI_PP_DMA11_INFRA_RX_CH_20,
-    PAL_CPPI_PP_DMA11_INFRA_RX_CH_21,
-    PAL_CPPI_PP_DMA11_INFRA_RX_CH_22,
-    PAL_CPPI_PP_DMA11_INFRA_RX_CH_23,
-    PAL_CPPI_PP_DMA11_INFRA_RX_CHANNELS_NUM
-}PAL_CPPI_PP_DMA11_INFRA_RX_CHANNELS_e;
-// PAL_CPPI_PP_DMA11_INFRA_TX
-typedef enum PAL_CPPI_PP_DMA11_INFRA_TX_CHANNELS
-{
-    PAL_CPPI_PP_DMA11_INFRA_TX_CH_0,
-    PAL_CPPI_PP_DMA11_INFRA_TX_CH_1,
-    PAL_CPPI_PP_DMA11_INFRA_TX_CH_2,
-    PAL_CPPI_PP_DMA11_INFRA_TX_CH_3,
-    PAL_CPPI_PP_DMA11_INFRA_TX_CH_4,
-    PAL_CPPI_PP_DMA11_INFRA_TX_CH_5,
-    PAL_CPPI_PP_DMA11_INFRA_TX_CH_6,
-    PAL_CPPI_PP_DMA11_INFRA_TX_CH_7,
-    PAL_CPPI_PP_DMA11_INFRA_TX_CH_8,
-    PAL_CPPI_PP_DMA11_INFRA_TX_CH_9,
-    PAL_CPPI_PP_DMA11_INFRA_TX_CH_10,
-    PAL_CPPI_PP_DMA11_INFRA_TX_CH_11,
-    PAL_CPPI_PP_DMA11_INFRA_TX_CH_12,
-    PAL_CPPI_PP_DMA11_INFRA_TX_CH_13,
-    PAL_CPPI_PP_DMA11_INFRA_TX_CH_14,
-    PAL_CPPI_PP_DMA11_INFRA_TX_CH_15,
-    PAL_CPPI_PP_DMA11_INFRA_TX_CH_16,
-    PAL_CPPI_PP_DMA11_INFRA_TX_CH_17,
-    PAL_CPPI_PP_DMA11_INFRA_TX_CH_18,
-    PAL_CPPI_PP_DMA11_INFRA_TX_CH_19,
-    PAL_CPPI_PP_DMA11_INFRA_TX_CH_20,
-    PAL_CPPI_PP_DMA11_INFRA_TX_CH_21,
-    PAL_CPPI_PP_DMA11_INFRA_TX_CH_22,
-    PAL_CPPI_PP_DMA11_INFRA_TX_CH_23,
-    PAL_CPPI_PP_DMA11_INFRA_TX_CHANNELS_NUM
-}PAL_CPPI_PP_DMA11_INFRA_TX_CHANNELS_e;
-
-
-// PAL_CPPI_PP_DMA12_OFDM0_TX_QAM_0_3_TX
-#define PAL_CPPI_PP_DMA12_OFDM0_TX_QAM_0_3_TX_CH_CFG_BASE           (IO_ADDRESS(0xF3918000))
-#define PAL_CPPI_PP_DMA12_OFDM0_TX_QAM_0_3_TX_GLOBAL_CTRL_BASE      (IO_ADDRESS(0xF3919000))
-#define PAL_CPPI_PP_DMA12_OFDM0_TX_QAM_0_3_TX_SCHEDULER_BASE        (IO_ADDRESS(0xF3919020))
-typedef enum PAL_CPPI_PP_DMA12_OFDM0_TX_QAM_0_3_TX_CHANNELS
-{
-    PAL_CPPI_PP_DMA12_OFDM0_TX_CH,
-    PAL_CPPI_PP_DMA12_SC_QAM0_TX_CH,
-    PAL_CPPI_PP_DMA12_SC_QAM1_TX_CH,
-    PAL_CPPI_PP_DMA12_SC_QAM2_TX_CH,
-    PAL_CPPI_PP_DMA12_SC_QAM3_TX_CH,
-    PAL_CPPI_PP_DMA12_OFDM0_TX_QAM_0_3_TX_CHANNELS_NUM
-}PAL_CPPI_PP_DMA12_OFDM0_TX_QAM_0_3_TX_CHANNELS_e;
-
-// PAL_CPPI_PP_DMA13_OFDM1_TX_QAM_4_7_TX
-#define PAL_CPPI_PP_DMA13_OFDM1_TX_QAM_4_7_TX_CH_CFG_BASE           (IO_ADDRESS(0xF391A000))
-#define PAL_CPPI_PP_DMA13_OFDM1_TX_QAM_4_7_TX_GLOBAL_CTRL_BASE      (IO_ADDRESS(0xF391B000))
-#define PAL_CPPI_PP_DMA13_OFDM1_TX_QAM_4_7_TX_SCHEDULER_BASE        (IO_ADDRESS(0xF391B020))
-typedef enum PAL_CPPI_PP_DMA13_OFDM1_TX_QAM_4_7_TX_CHANNELS
-{
-    PAL_CPPI_PP_DMA13_OFDM1_TX_CH,
-    PAL_CPPI_PP_DMA13_SC_QAM4_TX_CH,
-    PAL_CPPI_PP_DMA13_SC_QAM5_TX_CH,
-    PAL_CPPI_PP_DMA13_SC_QAM6_TX_CH,
-    PAL_CPPI_PP_DMA13_SC_QAM7_TX_CH,
-    PAL_CPPI_PP_DMA13_OFDM1_TX_QAM_4_7_TX_CHANNELS_NUM
-}PAL_CPPI_PP_DMA13_OFDM1_TX_QAM_4_7_TX_CHANNELS_e;
-
-// PAL_CPPI_PP_DMA14_SGMII0_TX
-#define PAL_CPPI_PP_DMA14_SGMII0_TX_CH_CFG_BASE         (IO_ADDRESS(0xF391C000))
-#define PAL_CPPI_PP_DMA14_SGMII0_TX_GLOBAL_CTRL_BASE    (IO_ADDRESS(0xF391D000))
-#define PAL_CPPI_PP_DMA14_SGMII0_TX_SCHEDULER_BASE      (IO_ADDRESS(0xF391D020))
-#define PAL_CPPI_PP_DMA14_SGMII0_TX_CH                  0
-#define PAL_CPPI_PP_DMA14_SGMII0_TX_CHANNELS_NUM        1
-
-// PAL_CPPI_PP_DMA15_SGMII1_TX
-#define PAL_CPPI_PP_DMA15_SGMII1_TX_CH_CFG_BASE         (IO_ADDRESS(0xF391E000))
-#define PAL_CPPI_PP_DMA15_SGMII1_TX_GLOBAL_CTRL_BASE    (IO_ADDRESS(0xF391F000))
-#define PAL_CPPI_PP_DMA15_SGMII1_TX_SCHEDULER_BASE      (IO_ADDRESS(0xF391F020))
-#define PAL_CPPI_PP_DMA15_SGMII1_TX_CH                  0
-#define PAL_CPPI_PP_DMA15_SGMII1_TX_CHANNELS_NUM        1
-
-// PAL_CPPI_PP_DMA16_RGMII0_TX
-#define PAL_CPPI_PP_DMA16_RGMII0_TX_CH_CFG_BASE         (IO_ADDRESS(0xF3920000))
-#define PAL_CPPI_PP_DMA16_RGMII0_TX_GLOBAL_CTRL_BASE    (IO_ADDRESS(0xF3921000))
-#define PAL_CPPI_PP_DMA16_RGMII0_TX_SCHEDULER_BASE      (IO_ADDRESS(0xF3921020))
-#define PAL_CPPI_PP_DMA16_RGMII0_TX_CH                  0
-#define PAL_CPPI_PP_DMA16_RGMII0_TX_CHANNELS_NUM        1
-
-// PAL_CPPI_PP_DMA21_US_COP_RX
-#define PAL_CPPI_PP_DMA21_US_COP_RX_CH_CFG_BASE         (IO_ADDRESS(0xF392A000))
-#define PAL_CPPI_PP_DMA21_US_COP_RX_GLOBAL_CTRL_BASE    (IO_ADDRESS(0xF392B000))
-#define PAL_CPPI_PP_DMA21_US_COP_RX_SCHEDULER_BASE      (IO_ADDRESS(0xF392B020))
-#define PAL_CPPI_PP_DMA21_US_COP_RX_CH                  0
-#define PAL_CPPI_PP_DMA21_US_COP_RX_CHANNELS_NUM        1
-
-// PAL_CPPI_PP_DMA22_US_COP_TX
-#define PAL_CPPI_PP_DMA22_US_COP_TX_CH_CFG_BASE         (IO_ADDRESS(0xF392C000))
-#define PAL_CPPI_PP_DMA22_US_COP_TX_GLOBAL_CTRL_BASE    (IO_ADDRESS(0xF392D000))
-#define PAL_CPPI_PP_DMA22_US_COP_TX_SCHEDULER_BASE      (IO_ADDRESS(0xF392D020))
-#define PAL_CPPI_PP_DMA22_US_COP_TX_CH                  0
-#define PAL_CPPI_PP_DMA22_US_COP_TX_CHANNELS_NUM        1
-
-
-// PAL_CPPI_PP_DMA23_RGMII1_RX_TX
-#define PAL_CPPI_PP_DMA23_RGMII1_RX_TX_CH_CFG_BASE      (IO_ADDRESS(0xF392E000))
-#define PAL_CPPI_PP_DMA23_RGMII1_RX_TX_GLOBAL_CTRL_BASE (IO_ADDRESS(0xF392F000))
-#define PAL_CPPI_PP_DMA23_RGMII1_RX_TX_SCHEDULER_BASE   (IO_ADDRESS(0xF392F020))
-#define PAL_CPPI_PP_DMA23_RGMII1_RX_RAL_CFG_BASE        (IO_ADDRESS(0xF3940038))
-// PAL_CPPI_PP_DMA23_RGMII1_RX
-typedef enum PAL_CPPI_PP_DMA23_RGMII1_RX_CHANNELS
-{
-    PAL_CPPI_PP_DMA23_RGMII1_RX_CH_LOW_512B_PRIVATE_PACKET_RAM,
-    PAL_CPPI_PP_DMA23_RGMII1_RX_CH_LOW_512B_SHARED_PACKET_RAM,
-    PAL_CPPI_PP_DMA23_RGMII1_RX_CH_LOW_512B_PRIVATE_DDR,
-    PAL_CPPI_PP_DMA23_RGMII1_RX_CH_LOW_512B_SHARED_DDR,
-    PAL_CPPI_PP_DMA23_RGMII1_RX_CH_LOW_2KB_PRIVATE_PACKET_RAM,
-    PAL_CPPI_PP_DMA23_RGMII1_RX_CH_LOW_2KB_SHARED_PACKET_RAM,
-    PAL_CPPI_PP_DMA23_RGMII1_RX_CH_LOW_2KB_PRIVATE_DDR,
-    PAL_CPPI_PP_DMA23_RGMII1_RX_CH_LOW_2KB_SHARED_DDR,
-    PAL_CPPI_PP_DMA23_RGMII1_RX_CH_LOW_4KB_SHARED_DDR,
-    PAL_CPPI_PP_DMA23_RGMII1_RX_CH_HIGH_DDR,
-    PAL_CPPI_PP_DMA23_RGMII1_RX_CHANNELS_NUM
-}PAL_CPPI_PP_DMA23_RGMII1_RX_CHANNELS_e;
-// PAL_CPPI_PP_DMA23_RGMII_TX
-#define PAL_CPPI_PP_DMA23_RGMII_TX_CH                   0
-#define PAL_CPPI_PP_DMA23_RGMII_TX_CHANNELS_NUM         1
-
-
-#define PAL_CPPI41_NUM_TOTAL_CHAN                       24
-#define PAL_CPPI41_PP_NUM_TOTAL_CHAN                    24
-#define PAL_CPPI41_DSG_NUM_TOTAL_CHAN                   32
-// TBD - US team to set their own value
-#define PAL_CPPI41_MAX_TOTAL_CHAN                   	32
-
-
-/*
-+-+-+-+ +-+-+-+-+
-|D|S|G| |D|M|A|s|
-+-+-+-+ +-+-+-+-+
-*/
-
-
-typedef enum PAL_CPPI_DSG_DMA_BLOCKS
-{
-    PAL_CPPI_OFDM0_RX_DMA,                           /* OFDM0  */
-    PAL_CPPI_OFDM1_RX_DMA,                           /* OFDM1  */
-    PAL_CPPI_SC_QAM0_RX_DMA,                         /* SC-QAM */
-
-    PAL_CPPI_OFDM0_TX_DMA,                           /* OFDM0  */
-    PAL_CPPI_OFDM1_TX_DMA,                           /* OFDM1  */
-    PAL_CPPI_SC_QAM0_TX_DMA,                         /* SC-QAM */
-
-    PAL_CPPI_DSG_NUM_DMA_BLOCK
-
-}PAL_CPPI_DSG_DMA_BLOCKS_e;
-
-#define PAL_CPPI_DMA_NUM_TO_QMGR_NUM(dmaNum)        0
-
-#define PAL_CPPI_DSG_NUM_TOTAL_CHAN                 32
-
-/* PAL_CPPI_OFDM0_RX_DMA */
-#define PAL_CPPI_OFDM0_RX_DMA_CH_CFG_BASE              (IO_ADDRESS(0xF2150000))
-#define PAL_CPPI_OFDM0_RX_DMA_GLOBAL_CTRL_BASE         (IO_ADDRESS(0xF2151000))
-#define PAL_CPPI_OFDM0_RX_DMA_SCHEDULER_BASE           (IO_ADDRESS(0xF214E000))
-
-/* PAL_CPPI_OFDM0_TX_DMA */
-#define PAL_CPPI_OFDM0_TX_DMA_CH_CFG_BASE              (IO_ADDRESS(0xF2152000))
-#define PAL_CPPI_OFDM0_TX_DMA_GLOBAL_CTRL_BASE         (IO_ADDRESS(0xF2153000))
-#define PAL_CPPI_OFDM0_TX_DMA_SCHEDULER_BASE           NULL
-
-/* PAL_CPPI_OFDM1_RX_DMA */
-#define PAL_CPPI_OFDM1_RX_DMA_CH_CFG_BASE              (IO_ADDRESS(0xF21D0000))
-#define PAL_CPPI_OFDM1_RX_DMA_GLOBAL_CTRL_BASE         (IO_ADDRESS(0xF21D1000))
-#define PAL_CPPI_OFDM1_RX_DMA_SCHEDULER_BASE           (IO_ADDRESS(0xF21CE000))
-
-/* PAL_CPPI_OFDM1_TX_DMA */
-#define PAL_CPPI_OFDM1_TX_DMA_CH_CFG_BASE              (IO_ADDRESS(0xF21D2000))
-#define PAL_CPPI_OFDM1_TX_DMA_GLOBAL_CTRL_BASE         (IO_ADDRESS(0xF21D3000))
-#define PAL_CPPI_OFDM1_TX_DMA_SCHEDULER_BASE           NULL
-
-/* PAL_CPPI_SC_QAM0_RX_DMA */
-#define PAL_CPPI_SC_QAM0_RX_DMA_CH_CFG_BASE            (IO_ADDRESS(0xF2050000))
-#define PAL_CPPI_SC_QAM0_RX_DMA_GLOBAL_CTRL_BASE       (IO_ADDRESS(0xF2051000))
-#define PAL_CPPI_SC_QAM0_RX_DMA_SCHEDULER_BASE         (IO_ADDRESS(0xF204E000))
-
-/* PAL_CPPI_SC_QAM0_TX_DMA */
-#define PAL_CPPI_SC_QAM0_TX_DMA_CH_CFG_BASE            (IO_ADDRESS(0xF2052000))
-#define PAL_CPPI_SC_QAM0_TX_DMA_GLOBAL_CTRL_BASE       (IO_ADDRESS(0xF2053000))
-#define PAL_CPPI_SC_QAM0_TX_DMA_SCHEDULER_BASE         NULL
-
-
-/**********************************************************************************************************************
-
-   ###     ######   ######  ##     ## ##     ## ##     ## ##          ###    ########  #######  ########
-  ## ##   ##    ## ##    ## ##     ## ###   ### ##     ## ##         ## ##      ##    ##     ## ##     ##
- ##   ##  ##       ##       ##     ## #### #### ##     ## ##        ##   ##     ##    ##     ## ##     ##
-##     ## ##       ##       ##     ## ## ### ## ##     ## ##       ##     ##    ##    ##     ## ########
-######### ##       ##       ##     ## ##     ## ##     ## ##       #########    ##    ##     ## ##   ##
-##     ## ##    ## ##    ## ##     ## ##     ## ##     ## ##       ##     ##    ##    ##     ## ##    ##
-##     ##  ######   ######   #######  ##     ##  #######  ######## ##     ##    ##     #######  ##     ##
-
-    Accumulator INTD0 Configuration                                             Accumulator INTD1 Configuration
-    ===============================                                             ===============================
-
-    Channel Interrupt   Usage                                                   Channel Interrupt   Usage
-    -------------------------------------------                                 -------------------------------------------
-    0       0           HOST to PP Tx Complete LOW                              0       0
-    1                   HOST to PP Tx Complete HIGH                             1
-    -------------------------------------------                                 -------------------------------------------
-    2       1           MoCA RX                                                 2       1
-    3                                                                           3
-    4                                                                           4
-    5                                                                           5
-    -------------------------------------------                                 -------------------------------------------
-    6       2           SGMII0 RX Low                                           6       2           WiFi RX Low
-    -------------------------------------------                                 -------------------------------------------
-    7       3           SGMII0 RX High                                          7       3           WiFi RX High
-    -------------------------------------------                                 -------------------------------------------
-    8       4           SGMII1 RX Low                                           8       4
-    -------------------------------------------                                 -------------------------------------------
-    9       5           SGMII1 RX High                                          9       5
-    -------------------------------------------                                 -------------------------------------------
-    10      6           RGMII0 RX Low                                           10      6
-    -------------------------------------------                                 -------------------------------------------
-    11      7           RGMII0 RX High                                          11      7
-    -------------------------------------------                                 -------------------------------------------
-    12      8           RGMII1 RX Low                                           12      8
-    -------------------------------------------                                 -------------------------------------------
-    13      9           RGMII1 RX High                                          13      9
-    -------------------------------------------                                 -------------------------------------------
-    14      10          ATOM RX Low                                             14      10
-    -------------------------------------------                                 -------------------------------------------
-    15      11          ATOM RX High                                            15      11
-    -------------------------------------------                                 -------------------------------------------
-    16      12          DOCSIS Management RX
-    17
-    18
-    19
-    -------------------------------------------
-    20      13          DOCSIS RX Low
-    21
-    22
-    23
-    -------------------------------------------
-    24      14          DOCSIS RX High
-    25
-    26
-    27
-    -------------------------------------------
-    28      15          Voice RX
-    29
-    30
-    31
-    -------------------------------------------
-
-**********************************************************************************************************************/
-
-/*
-+-+-+-+-+-+-+-+-+-+-+-+ +-+-+-+-+-+-+-+-+
-|A|c|c|u|m|u|l|a|t|o|r| |C|h|a|n|n|e|l|s|
-+-+-+-+-+-+-+-+-+-+-+-+ +-+-+-+-+-+-+-+-+
-*/
-typedef enum PAL_CPPI_PP_ACCUMULATOR_INTD0_CHANNELS
-{
-    PAL_CPPI_PP_HOST2PP_TX_COMPLETE_INTD0_ACC_CH_BASE,
-        PAL_CPPI_PP_HOST2PP_TX_COMPLETE_LOW_INTD0_ACC_CH_NUM = PAL_CPPI_PP_HOST2PP_TX_COMPLETE_INTD0_ACC_CH_BASE,   // 0
-        PAL_CPPI_PP_HOST2PP_TX_COMPLETE_HIGH_INTD0_ACC_CH_NUM,                                                      // 1
-    PAL_CPPI_PP_HOST2PP_TX_COMPLETE_INTD0_ACC_CH_LAST = PAL_CPPI_PP_HOST2PP_TX_COMPLETE_HIGH_INTD0_ACC_CH_NUM,
-
-    PAL_CPPI_PP_MoCA_RX_INTD0_ACC_CH_NUM,                                                                           // 2
-    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_3,                                                                        // 3
-    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_4,                                                                        // 4
-    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_5,                                                                        // 5
-    PAL_CPPI_PP_SGMII0_RX_LOW_INTD0_ACC_CH_NUM,                                                                     // 6
-    PAL_CPPI_PP_SGMII0_RX_HIGH_INTD0_ACC_CH_NUM,                                                                    // 7
-    PAL_CPPI_PP_SGMII1_RX_LOW_INTD0_ACC_CH_NUM,                                                                     // 8
-    PAL_CPPI_PP_SGMII1_RX_HIGH_INTD0_ACC_CH_NUM,                                                                    // 9
-    PAL_CPPI_PP_RGMII0_RX_LOW_INTD0_ACC_CH_NUM,                                                                     // 10
-    PAL_CPPI_PP_RGMII0_RX_HIGH_INTD0_ACC_CH_NUM,                                                                    // 11
-    PAL_CPPI_PP_RGMII1_RX_LOW_INTD0_ACC_CH_NUM,                                                                     // 12
-    PAL_CPPI_PP_RGMII1_RX_HIGH_INTD0_ACC_CH_NUM,                                                                    // 13
-    PAL_CPPI_PP_ATOM_RX_LOW_INTD0_ACC_CH_NUM,                                                                       // 14
-    PAL_CPPI_PP_ATOM_RX_HIGH_INTD0_ACC_CH_NUM,                                                                      // 15
-    PAL_CPPI_PP_DOCSIS_RX_MGMT_INTD0_ACC_CH_NUM,                                                                    // 16
-    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_17,                                                                       // 17
-    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_18,                                                                       // 18
-    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_19,                                                                       // 19
-    PAL_CPPI_PP_DOCSIS_RX_LOW_INTD0_ACC_CH_NUM,                                                                     // 20
-    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_21,                                                                       // 21
-    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_22,                                                                       // 22
-    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_23,                                                                       // 23
-    PAL_CPPI_PP_DOCSIS_RX_HIGH_INTD0_ACC_CH_NUM,                                                                    // 24
-    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_25,                                                                       // 25
-    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_26,                                                                       // 26
-    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_27,                                                                       // 27
-    PAL_CPPI_PP_VOICE_RX_INTD0_ACC_CH_NUM,                                                                         // 28
-    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_29,                                                                       // 29
-    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_30,                                                                       // 30
-    PAL_CPPI_PP_RESERVED_INTD0_ACC_CH_NUM_31,                                                                       // 31
-    PAL_CPPI_PP_INTD0_ACCUMULATOR_MAX_CHANNELS
-}PAL_CPPI_PP_ACCUMULATOR_INTD0_CHANNELS_e;
-
-typedef enum PAL_CPPI_PP_ACCUMULATOR_INTD1_CHANNELS
-{
-    PAL_CPPI_PP_RESERVED_INTD1_ACC_CH_NUM_0,                                                                        // 0
-    PAL_CPPI_PP_RESERVED_INTD1_ACC_CH_NUM_1,                                                                        // 1
-    PAL_CPPI_PP_RESERVED_INTD1_ACC_CH_NUM_2,                                                                        // 2
-    PAL_CPPI_PP_RESERVED_INTD1_ACC_CH_NUM_3,                                                                        // 3
-    PAL_CPPI_PP_RESERVED_INTD1_ACC_CH_NUM_4,                                                                        // 4
-    PAL_CPPI_PP_RESERVED_INTD1_ACC_CH_NUM_5,                                                                        // 5
-    PAL_CPPI_PP_WiFi_RX_LOW_INTD1_ACC_CH_NUM,                                                                       // 6
-    PAL_CPPI_PP_WiFi_RX_HIGH_INTD1_ACC_CH_NUM,                                                                      // 7
-    PAL_CPPI_PP_NP2APP_RX_INTD1_ACC_CH_NUM,                                                                         // 8
-    PAL_CPPI_PP_NP2APP_TX_COMPLETE_INTD1_ACC_CH_NUM,                                                                // 9
-    PAL_CPPI_PP_APP2NP_RX_INTD1_ACC_CH_NUM,                                                                         // 10
-    PAL_CPPI_PP_APP2NP_TX_COMPLETE_INTD1_ACC_CH_NUM,                                                                // 11
-    PAL_CPPI_PP_RESERVED_INTD1_ACC_CH_NUM_12,                                                                       // 12
-    PAL_CPPI_PP_RESERVED_INTD1_ACC_CH_NUM_13,                                                                       // 13
-    PAL_CPPI_PP_RESERVED_INTD1_ACC_CH_NUM_14,                                                                       // 14
-    PAL_CPPI_PP_RESERVED_INTD1_ACC_CH_NUM_15,                                                                       // 15
-    PAL_CPPI_PP_INTD1_ACCUMULATOR_MAX_CHANNELS
-}PAL_CPPI_PP_ACCUMULATOR_INTD1_CHANNELS_e;
-
-/*
-+-+-+-+-+-+-+-+-+-+-+-+ +-+-+-+-+-+-+-+-+-+ +-+-+-+-+-+-+-+
-|A|c|c|u|m|u|l|a|t|o|r| |I|n|t|e|r|r|u|p|t| |V|e|c|t|o|r|s|
-+-+-+-+-+-+-+-+-+-+-+-+ +-+-+-+-+-+-+-+-+-+ +-+-+-+-+-+-+-+
-*/
-typedef enum PAL_CPPI_PP_ACCUMULATOR_INTD0_INTERRUPT_VECTORS
-{
-    PAL_CPPI_PP_HOST2PP_TX_COMPLETE_INTD0_ACC_INTV_NUM,                                                             // 0
-    PAL_CPPI_PP_MoCA_RX_INTD0_ACC_INTV_NUM,                                                                         // 1
-    PAL_CPPI_PP_SGMII0_LOW_RX_INTD0_ACC_INTV_NUM,                                                                   // 2
-    PAL_CPPI_PP_SGMII0_HIGH_RX_INTD0_ACC_INTV_NUM,                                                                  // 3
-    PAL_CPPI_PP_SGMII1_LOW_RX_INTD0_ACC_INTV_NUM,                                                                   // 4
-    PAL_CPPI_PP_SGMII1_HIGH_RX_INTD0_ACC_INTV_NUM,                                                                  // 5
-    PAL_CPPI_PP_RGMII0_LOW_RX_INTD0_ACC_INTV_NUM,                                                                   // 6
-    PAL_CPPI_PP_RGMII0_HIGH_RX_INTD0_ACC_INTV_NUM,                                                                  // 7
-    PAL_CPPI_PP_RGMII1_LOW_RX_INTD0_ACC_INTV_NUM,                                                                   // 8
-    PAL_CPPI_PP_RGMII1_HIGH_RX_INTD0_ACC_INTV_NUM,                                                                  // 9
-    PAL_CPPI_PP_ATOM_LOW_RX_INTD0_ACC_INTV_NUM,                                                                     // 10
-    PAL_CPPI_PP_ATOM_HIGH_RX_INTD0_ACC_INTV_NUM,                                                                    // 11
-    PAL_CPPI_PP_DOCSIS_RX_MGMT_INTD0_ACC_INTV_NUM,                                                                  // 12
-    PAL_CPPI_PP_DOCSIS_RX_LOW_INTD0_ACC_INTV_NUM,                                                                   // 13
-    PAL_CPPI_PP_DOCSIS_RX_HIGH_INTD0_ACC_INTV_NUM,                                                                  // 14
-    PAL_CPPI_PP_VOICE_RX_INTD0_INTV_NUM,                                                                            // 15
-    PAL_CPPI_PP_ACCUMULATOR_INTD0_MAX_INTERRUPT_VECTORS
-}PAL_CPPI_PP_ACCUMULATOR_INTERRUPT_VECTORS_e;
-
-#define PAL_CPPI41_GBE_ACC_INTV_NUM(devInstance, pri)       (PAL_CPPI_PP_SGMII0_LOW_RX_INTD0_ACC_INTV_NUM + ((devInstance)*2) + (pri))
-typedef enum PAL_CPPI_PP_ACCUMULATOR_INTD1_INTERRUPT_VECTORS
-{
-    PAL_CPPI_PP_RESERVED_INTD1_ACC_INTV_NUM_0,                                                                      // 0
-    PAL_CPPI_PP_RESERVED_INTD1_ACC_INTV_NUM_1,                                                                      // 1
-    PAL_CPPI_PP_WiFi_RX_LOW_INTD1_ACC_INTV_NUM,                                                                     // 6
-    PAL_CPPI_PP_WiFi_RX_HIGH_INTD1_ACC_INTV_NUM,                                                                    // 7
-    PAL_CPPI_PP_NP2APP_RX_INTD1_ACC_INTV_NUM,                                                                       // 4
-    PAL_CPPI_PP_NP2APP_TX_COMPLETE_INTD1_ACC_INTV_NUM,                                                              // 5
-    PAL_CPPI_PP_APP2NP_RX_INTD1_ACC_INTV_NUM,                                                                       // 6
-    PAL_CPPI_PP_APP2NP_TX_COMPLETE_INTD1_ACC_INTV_NUM,                                                              // 7
-    PAL_CPPI_PP_RESERVED_INTD1_ACC_INTV_NUM_8,                                                                      // 8
-    PAL_CPPI_PP_RESERVED_INTD1_ACC_INTV_NUM_9,                                                                      // 9
-    PAL_CPPI_PP_RESERVED_INTD1_ACC_INTV_NUM_10,                                                                     // 10
-    PAL_CPPI_PP_RESERVED_INTD1_ACC_INTV_NUM_11,                                                                     // 11
-    PAL_CPPI_PP_ACCUMULATOR_INTD1_MAX_INTERRUPT_VECTORS
-}PAL_CPPI_PP_ACCUMULATOR_INTD1_INTERRUPT_VECTORS_e;
-
-
-/**********************************************************************************************************************
-
- ######   #######  ##     ## ########   ######  ########    ########   #######  ########  ########  ######
-##    ## ##     ## ##     ## ##     ## ##    ## ##          ##     ## ##     ## ##     ##    ##    ##    ##
-##       ##     ## ##     ## ##     ## ##       ##          ##     ## ##     ## ##     ##    ##    ##
- ######  ##     ## ##     ## ########  ##       ######      ########  ##     ## ########     ##     ######
-      ## ##     ## ##     ## ##   ##   ##       ##          ##        ##     ## ##   ##      ##          ##
-##    ## ##     ## ##     ## ##    ##  ##    ## ##          ##        ##     ## ##    ##     ##    ##    ##
- ######   #######   #######  ##     ##  ######  ########    ##         #######  ##     ##    ##     ######
-
-**********************************************************************************************************************/
-
-typedef enum PAL_CPPI_PP_SOURCE_PORTS
-{
-    PAL_CPPI_PP_OFDM0_RX_SOURCE_PORT,               // 0
-    PAL_CPPI_PP_OFDM1_RX_SOURCE_PORT,               // 1
-    PAL_CPPI_PP_SC_QAM_RX_SOURCE_PORT,              // 2
-    PAL_CPPI_PP_SGMII0_RX_SOURCE_PORT,              // 3
-    PAL_CPPI_PP_SGMII1_RX_SOURCE_PORT,              // 4
-    PAL_CPPI_PP_RGMII0_RX_SOURCE_PORT,              // 5
-    PAL_CPPI_PP_MoCA_RX_SOURCE_PORT,                // 6
-    PAL_CPPI_PP_ATOM_RX_SOURCE_PORT,                // 7
-    PAL_CPPI_PP_RGMII1_RX_SOURCE_PORT,              // 8
-    PAL_CPPI_PP_VOICE_DSP_C55_SOURCE_PORT,          // 9
-    PAL_CPPI_PP_RESERVED_SOURCE_PORT_10,            // 10
-    PAL_CPPI_PP_RESERVED_SOURCE_PORT_11,            // 11
-    PAL_CPPI_PP_RESERVED_SOURCE_PORT_12,            // 12
-    PAL_CPPI_PP_RESERVED_SOURCE_PORT_13,            // 13
-    PAL_CPPI_PP_RESERVED_SOURCE_PORT_14,            // 14
-    PAL_CPPI_PP_RESERVED_SOURCE_PORT_15,            // 15
-    PAL_CPPI_PP_WiFi_PORT0_SOURCE_PORT,             // 16
-    PAL_CPPI_PP_WiFi_PORT1_SOURCE_PORT,             // 17
-    PAL_CPPI_PP_WiFi_PORT2_SOURCE_PORT,             // 18
-    PAL_CPPI_PP_WiFi_PORT3_SOURCE_PORT,             // 19
-    PAL_CPPI_PP_WiFi_PORT4_SOURCE_PORT,             // 20
-    PAL_CPPI_PP_WiFi_PORT5_SOURCE_PORT,             // 21
-    PAL_CPPI_PP_WiFi_PORT6_SOURCE_PORT,             // 22
-    PAL_CPPI_PP_WiFi_PORT7_SOURCE_PORT,             // 23
-    PAL_CPPI_PP_WiFi_PORT8_SOURCE_PORT,             // 24
-    PAL_CPPI_PP_WiFi_PORT9_SOURCE_PORT,             // 25
-    PAL_CPPI_PP_WiFi_PORT10_SOURCE_PORT,            // 26
-    PAL_CPPI_PP_WiFi_PORT11_SOURCE_PORT,            // 27
-    PAL_CPPI_PP_WiFi_PORT12_SOURCE_PORT,            // 28
-    PAL_CPPI_PP_WiFi_PORT13_SOURCE_PORT,            // 29
-    PAL_CPPI_PP_WiFi_PORT14_SOURCE_PORT,            // 30
-    PAL_CPPI_PP_WiFi_PORT15_SOURCE_PORT,            // 31
-
-    PAL_CPPI_PP_MAX_SOURCE_PORTS
-
-}PAL_CPPI_PP_SOURCE_PORTS_e;
-
-#define CPPI41_SRCPORT_VOICE_DSP_C55      PAL_CPPI_PP_VOICE_DSP_C55_SOURCE_PORT
-
-
-
-
-
-
-/**********************************************************************************************************************
-
- ######   ######## ##    ## ######## ########     ###    ##
-##    ##  ##       ###   ## ##       ##     ##   ## ##   ##
-##        ##       ####  ## ##       ##     ##  ##   ##  ##
-##   #### ######   ## ## ## ######   ########  ##     ## ##
-##    ##  ##       ##  #### ##       ##   ##   ######### ##
-##    ##  ##       ##   ### ##       ##    ##  ##     ## ##
- ######   ######## ##    ## ######## ##     ## ##     ## ########
-
-**********************************************************************************************************************/
-
-/*
-+-+-+ +-+-+-+-+-+-+-+
-|P|P| |G|e|n|e|r|a|l|
-+-+-+ +-+-+-+-+-+-+-+
-*/
-#define PAL_CPPI_PP_ATOM_INFRA_INPUT_Q_NUM(pri)                                (PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_ATOM_LOW_Q_NUM + (2*(pri)))
-#define PAL_CPPI_PP_RGMII0_INFRA_INPUT_Q_NUM(pri)                              (PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_RGMII0_LOW_Q_NUM + (2*(pri)))
-#define PAL_CPPI_PP_RGMII1_INFRA_INPUT_Q_NUM(pri)                              (PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_RGMII1_LOW_Q_NUM + (2*(pri)))
-#define PAL_CPPI_PP_SGMII0_INFRA_INPUT_Q_NUM(pri)                              (PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_SGMII0_LOW_Q_NUM + (2*(pri)))
-#define PAL_CPPI_PP_SGMII1_INFRA_INPUT_Q_NUM(pri)                              (PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_SGMII1_LOW_Q_NUM + (2*(pri)))
-#define PAL_CPPI_PP_ATOM_HOST_RX_COMPLETE_Q_NUM(pri)                           (PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_ATOM_LOW_Q_NUM + (pri))
-#define PAL_CPPI_PP_RGMII0_HOST_RX_COMPLETE_Q_NUM(pri)                         (PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_RGMII0_LOW_Q_NUM + (pri))
-#define PAL_CPPI_PP_RGMII1_HOST_RX_COMPLETE_Q_NUM(pri)                         (PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_RGMII1_LOW_Q_NUM + (pri))
-#define PAL_CPPI_PP_SGMII0_HOST_RX_COMPLETE_Q_NUM(pri)                         (PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_SGMII0_LOW_Q_NUM + (pri))
-#define PAL_CPPI_PP_SGMII1_HOST_RX_COMPLETE_Q_NUM(pri)                         (PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_SGMII1_LOW_Q_NUM + (pri))
-#define PAL_CPPI_PP_ATOM_INFRA_DMA_CH_COUNT                                    (PAL_CPPI_PP_DMA10_ATOM_HIGH_INFRA_RX_CH - PAL_CPPI_PP_DMA10_ATOM_LOW_INFRA_RX_CH + 1)
-#define PAL_CPPI_PP_RGMII0_INFRA_DMA_CH_COUNT                                  (PAL_CPPI_PP_DMA10_RGMII0_HIGH_INFRA_RX_CH - PAL_CPPI_PP_DMA10_RGMII0_LOW_INFRA_RX_CH + 1)
-#define PAL_CPPI_PP_RGMII1_INFRA_DMA_CH_COUNT                                  (PAL_CPPI_PP_DMA10_RGMII1_HIGH_INFRA_RX_CH - PAL_CPPI_PP_DMA10_RGMII1_LOW_INFRA_RX_CH + 1)
-#define PAL_CPPI_PP_SGMII0_INFRA_DMA_CH_COUNT                                  (PAL_CPPI_PP_DMA10_SGMII0_HIGH_INFRA_RX_CH - PAL_CPPI_PP_DMA10_SGMII0_LOW_INFRA_RX_CH + 1)
-#define PAL_CPPI_PP_SGMII1_INFRA_DMA_CH_COUNT                                  (PAL_CPPI_PP_DMA10_SGMII1_HIGH_INFRA_RX_CH - PAL_CPPI_PP_DMA10_SGMII1_LOW_INFRA_RX_CH + 1)
-#define PAL_CPPI_PP_ATOM_INFRA_DMA_CH_NUM(ch)                                  (PAL_CPPI_PP_DMA10_ATOM_LOW_INFRA_RX_CH + (ch))
-#define PAL_CPPI_PP_RGMII0_INFRA_DMA_CH_NUM(ch)                                (PAL_CPPI_PP_DMA10_RGMII0_LOW_INFRA_RX_CH + (ch))
-#define PAL_CPPI_PP_RGMII1_INFRA_DMA_CH_NUM(ch)                                (PAL_CPPI_PP_DMA10_RGMII1_LOW_INFRA_RX_CH + (ch))
-#define PAL_CPPI_PP_SGMII0_INFRA_DMA_CH_NUM(ch)                                (PAL_CPPI_PP_DMA10_SGMII0_LOW_INFRA_RX_CH + (ch))
-#define PAL_CPPI_PP_SGMII1_INFRA_DMA_CH_NUM(ch)                                (PAL_CPPI_PP_DMA10_SGMII1_LOW_INFRA_RX_CH + (ch))
-#define PAL_CPPI_PP_ATOM_INFRA_HOST_FD_Q_NUM(pri)                              ((pri) == 0 ? PAL_CPPI_PP_QMGR_G2_SHARED_LOW_INFRA_HOST_FD_Q_NUM : PAL_CPPI_PP_QMGR_G2_ATOM_HI_INFRA_HOST_FD_Q_NUM)
-#define PAL_CPPI_PP_RGMII0_INFRA_HOST_FD_Q_NUM(pri)                            ((pri) == 0 ? PAL_CPPI_PP_QMGR_G2_SHARED_LOW_INFRA_HOST_FD_Q_NUM : PAL_CPPI_PP_QMGR_G2_RGMII0_HI_INFRA_HOST_FD_Q_NUM)
-#define PAL_CPPI_PP_RGMII1_INFRA_HOST_FD_Q_NUM(pri)                            ((pri) == 0 ? PAL_CPPI_PP_QMGR_G2_SHARED_LOW_INFRA_HOST_FD_Q_NUM : PAL_CPPI_PP_QMGR_G2_RGMII1_HI_INFRA_HOST_FD_Q_NUM)
-#define PAL_CPPI_PP_SGMII0_INFRA_HOST_FD_Q_NUM(pri)                            ((pri) == 0 ? PAL_CPPI_PP_QMGR_G2_SHARED_LOW_INFRA_HOST_FD_Q_NUM : PAL_CPPI_PP_QMGR_G2_SGMII0_HI_INFRA_HOST_FD_Q_NUM)
-#define PAL_CPPI_PP_SGMII1_INFRA_HOST_FD_Q_NUM(pri)                            ((pri) == 0 ? PAL_CPPI_PP_QMGR_G2_SHARED_LOW_INFRA_HOST_FD_Q_NUM : PAL_CPPI_PP_QMGR_G2_SGMII1_HI_INFRA_HOST_FD_Q_NUM)
-
-
-
-/* DOCSIS */
-#define PAL_CPPI_PP_DOCSIS_INFRA_INPUT_Q_NUM(pri)                               (PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_LOW_DOCSIS_LOW_Q_NUM + (2*(pri)))
-#define PAL_CPPI_PP_DOCSIS_HOST_RX_COMPLETE_Q_NUM(pri)                          (PAL_CPPI_PP_QMGR_G2_HOST_RX_COMPLETE_DOCSIS_LOW_Q_NUM + (pri))
-#define PAL_CPPI_PP_DOCSIS_INFRA_DMA_CH_COUNT                                   (PAL_CPPI_PP_DMA10_DOCSIS_HIGH_INFRA_RX_CH - PAL_CPPI_PP_DMA10_DOCSIS_LOW_INFRA_RX_CH + 1)
-#define PAL_CPPI_PP_DOCSIS_INFRA_DMA_CH_NUM(ch)                                 (PAL_CPPI_PP_DMA10_DOCSIS_LOW_INFRA_RX_CH + (ch))
-#define PAL_CPPI_PP_DOCSIS_INFRA_HOST_FD_Q_NUM(pri)                             (PAL_CPPI_PP_QMGR_G2_DOCSIS_LOW_INFRA_HOST_FD_Q_NUM + (pri))
-#define PAL_CPPI_PP_DOCSIS_TX_DATA_Q_NUM(pri)                                   (PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_VOICE_Q_NUM + (pri))
-#define PAL_CPPI_PP_DOCSIS_TX_DATA_Q_COUNT                                      (PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_BE15_LOW_Q_NUM - PAL_CPPI_PP_QMGR_G1_US_PREPROCESSING_VOICE_Q_NUM + 1)
-#define PAL_CPPI_PP_DOCSIS_RX_SOURCE_PORTS_COUNT                                (PAL_CPPI_PP_SC_QAM_RX_SOURCE_PORT - PAL_CPPI_PP_OFDM0_RX_SOURCE_PORT + 1)
-#define PAL_CPPI_PP_DOCSIS_RX_SOURCE_PORT(dsg)                                  (PAL_CPPI_PP_OFDM0_RX_SOURCE_PORT + (dsg))
-
-#ifdef CONFIG_MACH_PUMA7_FPGA_US
-#define PAL_CPPI_PP_DOCSIS_TX_DMA_CH_COUNT                          (PAL_CPPI_PP_DMA12_OFDM0_TX_QAM_0_3_TX_CHANNELS_NUM)
-#else
-#define PAL_CPPI_PP_DOCSIS_TX_DMA_CH_COUNT                          (PAL_CPPI_PP_DMA12_OFDM0_TX_QAM_0_3_TX_CHANNELS_NUM + PAL_CPPI_PP_DMA13_OFDM1_TX_QAM_4_7_TX_CHANNELS_NUM)
-#endif
-#define PAL_CPPI_PP_DOCSIS_TX_DMA_CH_NUM(ch)                        (((ch) <  PAL_CPPI_PP_DMA12_OFDM0_TX_QAM_0_3_TX_CHANNELS_NUM)? (ch):(ch)-PAL_CPPI_PP_DMA12_OFDM0_TX_QAM_0_3_TX_CHANNELS_NUM)
-#define PAL_CPPI_PP_DOCSIS_TX_DMA_BLOCK(ch)                         (((ch) <  PAL_CPPI_PP_DMA12_OFDM0_TX_QAM_0_3_TX_CHANNELS_NUM)? PAL_CPPI_PP_DMA12_OFDM0_TX_QAM_0_3_TX : PAL_CPPI_PP_DMA13_OFDM1_TX_QAM_4_7_TX )
-
-#define PAL_CPPI_PP_DOCSIS_US_COP_TX_DMA_BLOCK                      ( PAL_CPPI_PP_DMA22_US_COP_TX )
-#define PAL_CPPI_PP_DOCSIS_US_COP_RX_DMA_BLOCK                      ( PAL_CPPI_PP_DMA21_US_COP_RX )
-
-/* Host --> PP */
-#define PAL_CPPI_PP_HOST2PP_Q_COUNT                                             (PAL_CPPI_PP_QMGR_G2_HOST2PP_HI_HOST_FD_Q_NUM - PAL_CPPI_PP_QMGR_G2_HOST2PP_LOW_HOST_FD_Q_NUM + 1)
-#define PAL_CPPI_PP_HOST2PP_PP_INPUT_Q_NUM(pri)                                 (PAL_CPPI_PP_QMGR_G2_HOST2PP_RESEQUENCER_INPUT_Q0 + (pri))
-#define PAL_CPPI_PP_HOST2PP_INFRA_INPUT_Q_NUM(pri)                              (PAL_CPPI_PP_QMGR_G1_CDMA10_INFRA_INPUT_HI_HOST2PP_LOW_Q_NUM + (2*(pri)))
-#define PAL_CPPI_PP_HOST2PP_INFRA_EMB_FD_Q_NUM(pri)                             (PAL_CPPI_PP_QMGR_G2_HOST2PP_INFRA_LOW_EMB_FD_Q_NUM + (pri))
-#define PAL_CPPI_PP_HOST2PP_INFRA_DMA_CH_COUNT                                  (PAL_CPPI_PP_DMA10_HOST2PP_HIGH_INFRA_RX_CH - PAL_CPPI_PP_DMA10_HOST2PP_LOW_INFRA_RX_CH + 1)
-#define PAL_CPPI_PP_HOST2PP_INFRA_DMA_CH_NUM(ch)                                (PAL_CPPI_PP_DMA10_HOST2PP_LOW_INFRA_RX_CH + (ch))
-#define PAL_CPPI_PP_HOST2PP_TX_COMPLETE_Q_NUM(pri)                              (PAL_CPPI_PP_QMGR_G2_HOST2PP_LOW_TX_COMPLETE_Q_NUM + (pri))
-#define PAL_CPPI_PP_HOST2PP_HOST_FD_Q_NUM(pri)                                  (PAL_CPPI_PP_QMGR_G2_HOST2PP_LOW_HOST_FD_Q_NUM + (pri))
-#define PAL_CPPI_PP_HOST2PP_TX_COMPLETE_ACC_CH_NUM(pri)                         (PAL_CPPI_PP_HOST2PP_TX_COMPLETE_INTD0_ACC_CH_BASE + (pri))
-#define PAL_CPPI_PP_HOST2PP_TX_COMPLETE_ACC_CH_COUNT                            (PAL_CPPI_PP_HOST2PP_TX_COMPLETE_INTD0_ACC_CH_LAST - PAL_CPPI_PP_HOST2PP_TX_COMPLETE_INTD0_ACC_CH_BASE + 1)
-
-#ifdef CONFIG_MACH_PUMA7_FPGA
-#define PAL_CPPI_PP_TEARDOWN_FD_DESC_COUNT                                      (2 * PAL_CPPI41_NUM_DMA_BLOCK)
-#else
-#define PAL_CPPI_PP_TEARDOWN_FD_DESC_COUNT                                      (PAL_CPPI41_NUM_TOTAL_CHAN * 2 * PAL_CPPI41_NUM_DMA_BLOCK)
-#endif
-#define PAL_CPPI_PP_TEARDOWN_FD_DESC_SIZE                                       32
-
-#define PAL_CPPI41_SR_GBE_INFRA_FD_HOST_DESC_COUNT                  512
-#define PAL_CPPI41_SR_GBE_INFRA_FD_HOST_BUFFER_SIZE                 1600
-#define PAL_CPPI41_SR_GBE_HOST_RX_Q_BASE                            20
-#define PAL_CPPI41_SR_DMA_FD_TEARDOWN_Q_NUM                         PAL_CPPI_PP_QMGR_G2_TEARDOWN_FD_Q_NUM
-#define PAL_CPPI_GBE_INFRA_DMA_CH_COUNT                             2
-#define PAL_CPPI41_SR_GBE_TX_DATA_Q_COUNT                           1
-#define PAL_CPPI41_SR_GBE_QOS_Q_PRIORITIES_COUNT                    4
-#define PAL_CPPI41_SR_GBE_QOS_Q_PRIORITY_HIGH                       3
-#define PAL_CPPI41_SR_GBE_QOS_Q_PRIORITY_MEDHIGH                    2
-#define PAL_CPPI41_SR_GBE_QOS_Q_PRIORITY_MEDLOW                     1
-#define PAL_CPPI41_SR_GBE_QOS_Q_PRIORITY_LOW                        0
-#define PAL_CPPI41_SR_HOST_TO_PP_Q_COUNT                            PAL_CPPI_PP_HOST2PP_Q_COUNT
-#define PAL_CPPI_PP_VOICE_DSP_C55_EMB_BD_COUNT                      256
-#define PAL_CPPI41_VOICE_DSP_C55_EMB_BD_SIZE                        PAL_CPPI_PP_QMGR_GLOBAL_DEFAULT_DESC_SIZE
-
-#if 0
-
-/************************************************************************/
-/*                                                                      */
-/*                ____ ____ ____    ____  ____  ____                    */
-/*               / ___| ___| ___|  |  _ \/ ___||  _ \                   */
-/*              | |   |___ \___ \  | | | \___ \| |_) |                  */
-/*              | |___ ___) |__) | | |_| |___) |  __/                   */
-/*               \____|____/____/  |____/|____/|_|                      */
-/*                                                                      */
-/*                                                                      */
-/************************************************************************/
-#define PAL_CPPI41_VOICE_DSP_C55_QMGR                       PAL_CPPI41_QUEUE_MGR_PARTITION_SR
-
-#define PAL_CPPI41_VOICE_DSP_C55_ACC_RX_INTV                PAL_CPPI41_VOICE_DSP_C55_ACC_RX_INTV_NUM
-#define PAL_CPPI41_VOICE_DSP_C55_ACC_RX_CHNUM               PAL_CPPI41_VOICE_DSP_C55_ACC_RX_CH_NUM
-
-#define PAL_CPPI41_VOICE_DSP_C55_INFRA_CHN                  PAL_CPPI41_SR_C55_INFRA_DMA2_TX_CH_NUM
-#define PAL_CPPI41_VOICE_DSP_C55_INFRA_DMA_ID               PAL_CPPI41_DMA_BLOCK2
-#define PAL_CPPI41_VOICE_DSP_C55_INFRA_QMGR                 PAL_CPPI41_QUEUE_MGR_PARTITION_SR
-#define PAL_CPPI41_VOICE_DSP_C55_INFRA_TD_QNUM              PAL_CPPI41_SR_DMA_FD_TEARDOWN_Q_NUM
-#define PAL_CPPI41_VOICE_DSP_C55_INFRA_INPUT_LOW_Q_NUM      (PAL_CPPI41_SR_DMA2_C55_INFRA_INPUT_LOW_Q_NUM)
-
-#ifdef CONFIG_INTEL_KERNEL_VOICE_SUPPORT
-#define PAL_CPPI41_VOICE_DSP_C55_EMB_BD_COUNT                 256
-#define PAL_CPPI41_SR_VOICE_DSP_VNI_FD_EMB_Q_COUNT            ((PAL_CPPI41_VOICE_DSP_C55_EMB_BD_COUNT) / 2)
-#define PAL_CPPI41_SR_VOICE_INFRA_FD_EMB_Q_COUNT              ((PAL_CPPI41_VOICE_DSP_C55_EMB_BD_COUNT) / 2)
-#define PAL_CPPI41_VOICE_DSP_C55_EMB_BD_SIZE                  64
-#else
-#define PAL_CPPI41_VOICE_DSP_C55_EMB_BD_COUNT                 0
-#define PAL_CPPI41_SR_VOICE_DSP_VNI_FD_EMB_Q_COUNT            0
-#define PAL_CPPI41_SR_VOICE_INFRA_FD_EMB_Q_COUNT              0
-#define PAL_CPPI41_VOICE_DSP_C55_EMB_BD_SIZE                  0
-#endif
-
-
-#define PAL_CPPI41_VOICE_DSP_C55_INPUT_QNUM         PAL_CPPI41_SR_VOICE_DSP_C55_INPUT_Q_NUM
-
-#define PAL_CPPI41_VOICE_DSP_C55_HOST_RX_Q_NUM      PAL_CPPI41_SR_VOICE_DSP_C55_HOST_RX_Q_NUM
-
-
-#define PAL_CPPI41_VOICE_NI_OUTPUT_QNUM             PAL_CPPI41_SR_HOST_TO_QPDSP_EMB_TYPE_Q_NUM(PAL_CPPI4x_PRTY_HIGH)
+//Just for to track history.
 #endif
 
 #endif
diff --git a/include/linux/avalanche/puma7/puma7_cppi_usqmgr_q.h b/include/linux/avalanche/puma7/puma7_cppi_usqmgr_q.h
deleted file mode 100755
index c26ae1e..0000000
--- a/include/linux/avalanche/puma7/puma7_cppi_usqmgr_q.h
+++ /dev/null
@@ -1,574 +0,0 @@
-/*
-
-  This file is provided under a dual BSD/GPLv2 license.  When using or
-  redistributing this file, you may do so under either license.
-
-  GPL LICENSE SUMMARY
-
-  Copyright(c) 2014-2015 Intel Corporation.
-
-  This program is free software; you can redistribute it and/or modify
-  it under the terms of version 2 of the GNU General Public License as
-  published by the Free Software Foundation.
-
-  This program is distributed in the hope that it will be useful, but
-  WITHOUT ANY WARRANTY; without even the implied warranty of
-  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
-  General Public License for more details.
-
-  You should have received a copy of the GNU General Public License
-  along with this program; if not, write to the Free Software
-  Foundation, Inc., 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
-  The full GNU General Public License is included in this distribution
-  in the file called LICENSE.GPL.
-
-  Contact Information:
-    Intel Corporation
-    2200 Mission College Blvd.
-    Santa Clara, CA  97052
-
-  BSD LICENSE
-
-  Copyright(c) 2014-2015 Intel Corporation. All rights reserved.
-
-  Redistribution and use in source and binary forms, with or without
-  modification, are permitted provided that the following conditions
-  are met:
-
-    * Redistributions of source code must retain the above copyright
-      notice, this list of conditions and the following disclaimer.
-    * Redistributions in binary form must reproduce the above copyright
-      notice, this list of conditions and the following disclaimer in
-      the documentation and/or other materials provided with the
-      distribution.
-    * Neither the name of Intel Corporation nor the names of its
-      contributors may be used to endorse or promote products derived
-      from this software without specific prior written permission.
-
-  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
-  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
-  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
-  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
-  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
-  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
-  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
-  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
-  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
-  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
-  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
-
-*/
-
-#define PAL_CPPI_MAC_US_QMGR_DOCSIS_Q_LIST      \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_0_Q_HIGH_ID )               /*   Q0     */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_0_Q_LOW_ID  )               /*   Q1     */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_1_Q_HIGH_ID )               /*   Q2     */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_1_Q_LOW_ID  )               /*   Q3     */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_2_Q_HIGH_ID )               /*   Q4     */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_2_Q_LOW_ID  )               /*   Q5     */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_3_Q_HIGH_ID )               /*   Q6     */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_3_Q_LOW_ID  )               /*   Q7     */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_4_Q_HIGH_ID )               /*   Q8     */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_4_Q_LOW_ID  )               /*   Q9     */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_5_Q_HIGH_ID )               /*   Q10    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_5_Q_LOW_ID  )               /*   Q11    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_6_Q_HIGH_ID )               /*   Q12    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_6_Q_LOW_ID  )               /*   Q13    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_7_Q_HIGH_ID )               /*   Q14    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_7_Q_LOW_ID  )               /*   Q15    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_8_Q_HIGH_ID )               /*   Q16    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_8_Q_LOW_ID  )               /*   Q17    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_9_Q_HIGH_ID )               /*   Q18    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_9_Q_LOW_ID  )               /*   Q19    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_10_Q_HIGH_ID )              /*   Q20    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_10_Q_LOW_ID  )              /*   Q21    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_11_Q_HIGH_ID )              /*   Q22    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_11_Q_LOW_ID  )              /*   Q23    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_12_Q_HIGH_ID )              /*   Q24    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_12_Q_LOW_ID  )              /*   Q25    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_13_Q_HIGH_ID )              /*   Q26    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_13_Q_LOW_ID  )              /*   Q27    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_14_Q_HIGH_ID )              /*   Q28    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_14_Q_LOW_ID  )              /*   Q29    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_15_Q_HIGH_ID )              /*   Q30    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_15_Q_LOW_ID  )              /*   Q31    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_16_Q_HIGH_ID )              /*   Q32    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_16_Q_LOW_ID  )              /*   Q33    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_17_Q_HIGH_ID )              /*   Q34    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_17_Q_LOW_ID  )              /*   Q35    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_18_Q_HIGH_ID )              /*   Q36    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_18_Q_LOW_ID  )              /*   Q37    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_19_Q_HIGH_ID )              /*   Q38    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_19_Q_LOW_ID  )              /*   Q39    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_20_Q_HIGH_ID )              /*   Q40    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_20_Q_LOW_ID  )              /*   Q41    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_21_Q_HIGH_ID )              /*   Q42    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_21_Q_LOW_ID  )              /*   Q43    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_22_Q_HIGH_ID )              /*   Q44    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_22_Q_LOW_ID  )              /*   Q45    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_23_Q_HIGH_ID )              /*   Q46    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_23_Q_LOW_ID  )              /*   Q47    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_24_Q_HIGH_ID )              /*   Q48    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_24_Q_LOW_ID  )              /*   Q49    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_25_Q_HIGH_ID )              /*   Q50    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_25_Q_LOW_ID  )              /*   Q51    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_26_Q_HIGH_ID )              /*   Q52    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_26_Q_LOW_ID  )              /*   Q53    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_27_Q_HIGH_ID )              /*   Q54    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_27_Q_LOW_ID  )              /*   Q55    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_28_Q_HIGH_ID )              /*   Q56    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_28_Q_LOW_ID  )              /*   Q57    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_29_Q_HIGH_ID )              /*   Q58    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_29_Q_LOW_ID  )              /*   Q59    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_30_Q_HIGH_ID )              /*   Q60    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_30_Q_LOW_ID  )              /*   Q61    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_31_Q_HIGH_ID )              /*   Q62    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_31_Q_LOW_ID  )              /*   Q63    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_32_Q_HIGH_ID )              /*   Q64    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_32_Q_LOW_ID  )              /*   Q65    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_33_Q_HIGH_ID )              /*   Q66    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_33_Q_LOW_ID  )              /*   Q67    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_34_Q_HIGH_ID )              /*   Q68    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_34_Q_LOW_ID  )              /*   Q69    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_35_Q_HIGH_ID )              /*   Q70    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_35_Q_LOW_ID  )              /*   Q71    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_36_Q_HIGH_ID )              /*   Q72    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_36_Q_LOW_ID  )              /*   Q73    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_37_Q_HIGH_ID )              /*   Q74    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_37_Q_LOW_ID  )              /*   Q75    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_38_Q_HIGH_ID )              /*   Q76    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_38_Q_LOW_ID  )              /*   Q77    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_39_Q_HIGH_ID )              /*   Q78    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_39_Q_LOW_ID  )              /*   Q79    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_40_Q_HIGH_ID )              /*   Q80    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_40_Q_LOW_ID  )              /*   Q81    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_41_Q_HIGH_ID )              /*   Q82    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_41_Q_LOW_ID  )              /*   Q83    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_42_Q_HIGH_ID )              /*   Q84    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_42_Q_LOW_ID  )              /*   Q85    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_43_Q_HIGH_ID )              /*   Q86    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_43_Q_LOW_ID  )              /*   Q87    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_44_Q_HIGH_ID )              /*   Q88    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_44_Q_LOW_ID  )              /*   Q89    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_45_Q_HIGH_ID )              /*   Q90    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_45_Q_LOW_ID  )              /*   Q91    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_46_Q_HIGH_ID )              /*   Q92    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_46_Q_LOW_ID  )              /*   Q93    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_47_Q_HIGH_ID )              /*   Q94    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_47_Q_LOW_ID  )              /*   Q95    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_48_Q_HIGH_ID )              /*   Q96    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_48_Q_LOW_ID  )              /*   Q97    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_49_Q_HIGH_ID )              /*   Q98    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_49_Q_LOW_ID  )              /*   Q99    */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_50_Q_HIGH_ID )              /*   Q100   */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_50_Q_LOW_ID  )              /*   Q101   */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_51_Q_HIGH_ID )              /*   Q102   */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_51_Q_LOW_ID  )              /*   Q103   */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_52_Q_HIGH_ID )              /*   Q104   */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_52_Q_LOW_ID  )              /*   Q105   */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_53_Q_HIGH_ID )              /*   Q106   */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_53_Q_LOW_ID  )              /*   Q107   */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_54_Q_HIGH_ID )              /*   Q108   */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_54_Q_LOW_ID  )              /*   Q109   */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_55_Q_HIGH_ID )              /*   Q110   */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_55_Q_LOW_ID  )              /*   Q111   */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_56_Q_HIGH_ID )              /*   Q112   */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_56_Q_LOW_ID  )              /*   Q113   */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_57_Q_HIGH_ID )              /*   Q114   */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_57_Q_LOW_ID  )              /*   Q115   */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_58_Q_HIGH_ID )              /*   Q116   */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_58_Q_LOW_ID  )              /*   Q117   */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_59_Q_HIGH_ID )              /*   Q118   */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_59_Q_LOW_ID  )              /*   Q119   */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_60_Q_HIGH_ID )              /*   Q120   */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_60_Q_LOW_ID  )              /*   Q121   */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_61_Q_HIGH_ID )              /*   Q122   */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_61_Q_LOW_ID  )              /*   Q123   */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_62_Q_HIGH_ID )              /*   Q124   */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_62_Q_LOW_ID  )              /*   Q125   */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_63_Q_HIGH_ID )              /*   Q126   */ \
-PAL_CPPI_QMGR_Q_ADD( OUTSTANDING_SF_63_Q_LOW_ID  )              /*   Q127   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE0_Q_MGMT_ID    )              /*   Q128   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE0_Q_TDOX_ID    )              /*   Q129   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE0_Q_HIGH_ID    )              /*   Q130   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE0_Q_LOW_ID     )              /*   Q131   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE1_Q_MGMT_ID    )              /*   Q132   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE1_Q_TDOX_ID    )              /*   Q133   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE1_Q_HIGH_ID    )              /*   Q134   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE1_Q_LOW_ID     )              /*   Q135   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE2_Q_MGMT_ID    )              /*   Q136   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE2_Q_TDOX_ID    )              /*   Q137   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE2_Q_HIGH_ID    )              /*   Q138   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE2_Q_LOW_ID     )              /*   Q139   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE3_Q_MGMT_ID    )              /*   Q140   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE3_Q_TDOX_ID    )              /*   Q141   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE3_Q_HIGH_ID    )              /*   Q142   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE3_Q_LOW_ID     )              /*   Q143   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE4_Q_MGMT_ID    )              /*   Q144   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE4_Q_TDOX_ID    )              /*   Q145   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE4_Q_HIGH_ID    )              /*   Q146   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE4_Q_LOW_ID     )              /*   Q147   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE5_Q_MGMT_ID    )              /*   Q148   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE5_Q_TDOX_ID    )              /*   Q149   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE5_Q_HIGH_ID    )              /*   Q150   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE5_Q_LOW_ID     )              /*   Q151   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE6_Q_MGMT_ID    )              /*   Q152   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE6_Q_TDOX_ID    )              /*   Q153   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE6_Q_HIGH_ID    )              /*   Q154   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE6_Q_LOW_ID     )              /*   Q155   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE7_Q_MGMT_ID    )              /*   Q156   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE7_Q_TDOX_ID    )              /*   Q157   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE7_Q_HIGH_ID    )              /*   Q158   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE7_Q_LOW_ID     )              /*   Q159   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE8_Q_MGMT_ID    )              /*   Q160   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE8_Q_TDOX_ID    )              /*   Q161   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE8_Q_HIGH_ID    )              /*   Q162   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE8_Q_LOW_ID     )              /*   Q163   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE9_Q_MGMT_ID    )              /*   Q164   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE9_Q_TDOX_ID    )              /*   Q165   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE9_Q_HIGH_ID    )              /*   Q166   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE9_Q_LOW_ID     )              /*   Q167   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE10_Q_MGMT_ID   )              /*   Q168   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE10_Q_TDOX_ID   )              /*   Q169   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE10_Q_HIGH_ID   )              /*   Q170   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE10_Q_LOW_ID    )              /*   Q171   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE11_Q_MGMT_ID   )              /*   Q172   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE11_Q_TDOX_ID   )              /*   Q173   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE11_Q_HIGH_ID   )              /*   Q174   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE11_Q_LOW_ID    )              /*   Q175   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE12_Q_MGMT_ID   )              /*   Q176   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE12_Q_TDOX_ID   )              /*   Q177   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE12_Q_HIGH_ID   )              /*   Q178   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE12_Q_LOW_ID    )              /*   Q179   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE13_Q_MGMT_ID   )              /*   Q180   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE13_Q_TDOX_ID   )              /*   Q181   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE13_Q_HIGH_ID   )              /*   Q182   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE13_Q_LOW_ID    )              /*   Q183   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE14_Q_MGMT_ID   )              /*   Q184   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE14_Q_TDOX_ID   )              /*   Q185   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE14_Q_HIGH_ID   )              /*   Q186   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE14_Q_LOW_ID    )              /*   Q187   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE15_Q_MGMT_ID   )              /*   Q188   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE15_Q_TDOX_ID   )              /*   Q189   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE15_Q_HIGH_ID   )              /*   Q190   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_BE15_Q_LOW_ID    )              /*   Q191   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS0_Q_ID        )              /*   Q192   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS1_Q_ID        )              /*   Q193   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS2_Q_ID        )              /*   Q194   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS3_Q_ID        )              /*   Q195   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS4_Q_ID        )              /*   Q196   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS5_Q_ID        )              /*   Q197   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS6_Q_ID        )              /*   Q198   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS7_Q_ID        )              /*   Q199   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS8_Q_ID        )              /*   Q200   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS9_Q_ID        )              /*   Q201   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS10_Q_ID       )              /*   Q202   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS11_Q_ID       )              /*   Q203   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS12_Q_ID       )              /*   Q204   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS13_Q_ID       )              /*   Q205   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS14_Q_ID       )              /*   Q206   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS15_Q_ID       )              /*   Q207   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS16_Q_ID       )              /*   Q208   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS17_Q_ID       )              /*   Q209   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS18_Q_ID       )              /*   Q210   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS19_Q_ID       )              /*   Q211   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS20_Q_ID       )              /*   Q212   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS21_Q_ID       )              /*   Q213   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS22_Q_ID       )              /*   Q214   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS23_Q_ID       )              /*   Q215   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS24_Q_ID       )              /*   Q216   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS25_Q_ID       )              /*   Q217   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS26_Q_ID       )              /*   Q218   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS27_Q_ID       )              /*   Q219   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS28_Q_ID       )              /*   Q220   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS29_Q_ID       )              /*   Q221   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS30_Q_ID       )              /*   Q222   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS31_Q_ID       )              /*   Q223   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS32_Q_ID       )              /*   Q224   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS33_Q_ID       )              /*   Q225   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS34_Q_ID       )              /*   Q226   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS35_Q_ID       )              /*   Q227   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS36_Q_ID       )              /*   Q228   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS37_Q_ID       )              /*   Q229   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS38_Q_ID       )              /*   Q230   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS39_Q_ID       )              /*   Q231   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS40_Q_ID       )              /*   Q232   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS41_Q_ID       )              /*   Q233   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS42_Q_ID       )              /*   Q234   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS43_Q_ID       )              /*   Q235   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS44_Q_ID       )              /*   Q236   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS45_Q_ID       )              /*   Q237   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS46_Q_ID       )              /*   Q238   */ \
-PAL_CPPI_QMGR_Q_ADD( RX_CO_PROC_UGS47_Q_ID       )              /*   Q239   */ \
-PAL_CPPI_QMGR_Q_ADD( US_GRANT_QUEUE_CH_0         )              /*   Q240   */ \
-PAL_CPPI_QMGR_Q_ADD( US_GRANT_QUEUE_CH_1         )              /*   Q241   */ \
-PAL_CPPI_QMGR_Q_ADD( US_GRANT_QUEUE_CH_2         )              /*   Q242   */ \
-PAL_CPPI_QMGR_Q_ADD( US_GRANT_QUEUE_CH_3         )              /*   Q243   */ \
-PAL_CPPI_QMGR_Q_ADD( US_GRANT_QUEUE_CH_4         )              /*   Q244   */ \
-PAL_CPPI_QMGR_Q_ADD( US_GRANT_QUEUE_CH_5         )              /*   Q245   */ \
-PAL_CPPI_QMGR_Q_ADD( US_GRANT_QUEUE_CH_6         )              /*   Q246   */ \
-PAL_CPPI_QMGR_Q_ADD( US_GRANT_QUEUE_CH_7         )              /*   Q247   */ \
-PAL_CPPI_QMGR_Q_ADD( US_GRANT_QUEUE_CH_8         )              /*   Q248   */ \
-PAL_CPPI_QMGR_Q_ADD( US_GRANT_QUEUE_CH_9         )              /*   Q249   */ \
-PAL_CPPI_QMGR_Q_ADD( US_GRANT_QUEUE_CH_10        )              /*   Q250   */ \
-PAL_CPPI_QMGR_Q_ADD( US_GRANT_QUEUE_CH_11        )              /*   Q251   */ \
-PAL_CPPI_QMGR_Q_ADD( US_GRANT_QUEUE_CH_12        )              /*   Q252   */ \
-PAL_CPPI_QMGR_Q_ADD( US_GRANT_QUEUE_CH_13        )              /*   Q253   */ \
-PAL_CPPI_QMGR_Q_ADD( US_GRANT_QUEUE_CH_14        )              /*   Q254   */ \
-PAL_CPPI_QMGR_Q_ADD( US_GRANT_QUEUE_CH_15        )              /*   Q255   */ \
-PAL_CPPI_QMGR_Q_ADD( TX_MAC_QAM0_ID              )              /*   Q256   */ \
-PAL_CPPI_QMGR_Q_ADD( TX_MAC_QAM1_ID              )              /*   Q257   */ \
-PAL_CPPI_QMGR_Q_ADD( TX_MAC_QAM2_ID              )              /*   Q258   */ \
-PAL_CPPI_QMGR_Q_ADD( TX_MAC_QAM3_ID              )              /*   Q259   */ \
-PAL_CPPI_QMGR_Q_ADD( TX_MAC_OFDMA0_ID            )              /*   Q260   */ \
-PAL_CPPI_QMGR_Q_ADD( TX_MAC_QAM4_ID              )              /*   Q261   */ \
-PAL_CPPI_QMGR_Q_ADD( TX_MAC_QAM5_ID              )              /*   Q262   */ \
-PAL_CPPI_QMGR_Q_ADD( TX_MAC_QAM6_ID              )              /*   Q263   */ \
-PAL_CPPI_QMGR_Q_ADD( TX_MAC_QAM7_ID              )              /*   Q264   */ \
-PAL_CPPI_QMGR_Q_ADD( TX_MAC_OFDMA1_ID            )              /*   Q265   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q266_ID         )              /*   Q266   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q267_ID         )              /*   Q267   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q268_ID         )              /*   Q268   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q269_ID         )              /*   Q269   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q270_ID         )              /*   Q270   */ \
-PAL_CPPI_QMGR_Q_ADD( FRAG_DIVERT_TMP_Q_ID        )              /*   Q271   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC_FD_MONOLITIC_ID      )              /*   Q272   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC_FD_EMB_ID            )              /*   Q273   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q274_ID         )              /*   Q274   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q275_ID         )              /*   Q275   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q276_ID         )              /*   Q276   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q277_ID         )              /*   Q277   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q278_ID         )              /*   Q278   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q279_ID         )              /*   Q279   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q280_ID         )              /*   Q280   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q281_ID         )              /*   Q281   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q282_ID         )              /*   Q282   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q283_ID         )              /*   Q283   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q284_ID         )              /*   Q284   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q285_ID         )              /*   Q285   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q286_ID         )              /*   Q286   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q287_ID         )              /*   Q287   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q288_ID         )              /*   Q288   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q289_ID         )              /*   Q289   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q290_ID         )              /*   Q290   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q291_ID         )              /*   Q291   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q292_ID         )              /*   Q292   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q293_ID         )              /*   Q293   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q294_ID         )              /*   Q294   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q295_ID         )              /*   Q295   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q296_ID         )              /*   Q296   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q297_ID         )              /*   Q297   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q298_ID         )              /*   Q298   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q299_ID         )              /*   Q299   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q300_ID         )              /*   Q300   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q301_ID         )              /*   Q301   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q302_ID         )              /*   Q302   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q303_ID         )              /*   Q303   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q304_ID         )              /*   Q304   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q305_ID         )              /*   Q305   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q306_ID         )              /*   Q306   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q307_ID         )              /*   Q307   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q308_ID         )              /*   Q308   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q309_ID         )              /*   Q309   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q310_ID         )              /*   Q310   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q311_ID         )              /*   Q311   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q312_ID         )              /*   Q312   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q313_ID         )              /*   Q313   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q314_ID         )              /*   Q314   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q315_ID         )              /*   Q315   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q316_ID         )              /*   Q316   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q317_ID         )              /*   Q317   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q318_ID         )              /*   Q318   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q319_ID         )              /*   Q319   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q320_ID         )              /*   Q320   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q321_ID         )              /*   Q321   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q322_ID         )              /*   Q322   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q323_ID         )              /*   Q323   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q324_ID         )              /*   Q324   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q325_ID         )              /*   Q325   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q326_ID         )              /*   Q326   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q327_ID         )              /*   Q327   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q328_ID         )              /*   Q328   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q329_ID         )              /*   Q329   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q330_ID         )              /*   Q330   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q331_ID         )              /*   Q331   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q332_ID         )              /*   Q332   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q333_ID         )              /*   Q333   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q334_ID         )              /*   Q334   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q335_ID         )              /*   Q335   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q336_ID         )              /*   Q336   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q337_ID         )              /*   Q337   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q338_ID         )              /*   Q338   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q339_ID         )              /*   Q339   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q340_ID         )              /*   Q340   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q341_ID         )              /*   Q341   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q342_ID         )              /*   Q342   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q343_ID         )              /*   Q343   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q344_ID         )              /*   Q344   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q345_ID         )              /*   Q345   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q346_ID         )              /*   Q346   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q347_ID         )              /*   Q347   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q348_ID         )              /*   Q348   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q349_ID         )              /*   Q349   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q350_ID         )              /*   Q350   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q351_ID         )              /*   Q351   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q352_ID         )              /*   Q352   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q353_ID         )              /*   Q353   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q354_ID         )              /*   Q354   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q355_ID         )              /*   Q355   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q356_ID         )              /*   Q356   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q357_ID         )              /*   Q357   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q358_ID         )              /*   Q358   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q359_ID         )              /*   Q359   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q360_ID         )              /*   Q360   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q361_ID         )              /*   Q361   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q362_ID         )              /*   Q362   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q363_ID         )              /*   Q363   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q364_ID         )              /*   Q364   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q365_ID         )              /*   Q365   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q366_ID         )              /*   Q366   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q367_ID         )              /*   Q367   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q368_ID         )              /*   Q368   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q369_ID         )              /*   Q369   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q370_ID         )              /*   Q370   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q371_ID         )              /*   Q371   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q372_ID         )              /*   Q372   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q373_ID         )              /*   Q373   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q374_ID         )              /*   Q374   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q375_ID         )              /*   Q375   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q376_ID         )              /*   Q376   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q377_ID         )              /*   Q377   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q378_ID         )              /*   Q378   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q379_ID         )              /*   Q379   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q380_ID         )              /*   Q380   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q381_ID         )              /*   Q381   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q382_ID         )              /*   Q382   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q383_ID         )              /*   Q383   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q384_ID         )              /*   Q384   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q385_ID         )              /*   Q385   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q386_ID         )              /*   Q386   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q387_ID         )              /*   Q387   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q388_ID         )              /*   Q388   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q389_ID         )              /*   Q389   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q390_ID         )              /*   Q390   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q391_ID         )              /*   Q391   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q392_ID         )              /*   Q392   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q393_ID         )              /*   Q393   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q394_ID         )              /*   Q394   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q395_ID         )              /*   Q395   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q396_ID         )              /*   Q396   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q397_ID         )              /*   Q397   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q398_ID         )              /*   Q398   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q399_ID         )              /*   Q399   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q400_ID         )              /*   Q400   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q401_ID         )              /*   Q401   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q402_ID         )              /*   Q402   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q403_ID         )              /*   Q403   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q404_ID         )              /*   Q404   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q405_ID         )              /*   Q405   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q406_ID         )              /*   Q406   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q407_ID         )              /*   Q407   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q408_ID         )              /*   Q408   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q409_ID         )              /*   Q409   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q410_ID         )              /*   Q410   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q411_ID         )              /*   Q411   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q412_ID         )              /*   Q412   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q413_ID         )              /*   Q413   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q414_ID         )              /*   Q414   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q415_ID         )              /*   Q415   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q416_ID         )              /*   Q416   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q417_ID         )              /*   Q417   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q418_ID         )              /*   Q418   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q419_ID         )              /*   Q419   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q420_ID         )              /*   Q420   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q421_ID         )              /*   Q421   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q422_ID         )              /*   Q422   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q423_ID         )              /*   Q423   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q424_ID         )              /*   Q424   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q425_ID         )              /*   Q425   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q426_ID         )              /*   Q426   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q427_ID         )              /*   Q427   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q428_ID         )              /*   Q428   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q429_ID         )              /*   Q429   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q430_ID         )              /*   Q430   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q431_ID         )              /*   Q431   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q432_ID         )              /*   Q432   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q433_ID         )              /*   Q433   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q434_ID         )              /*   Q434   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q435_ID         )              /*   Q435   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q436_ID         )              /*   Q436   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q437_ID         )              /*   Q437   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q438_ID         )              /*   Q438   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q439_ID         )              /*   Q439   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q440_ID         )              /*   Q440   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q441_ID         )              /*   Q441   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q442_ID         )              /*   Q442   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q443_ID         )              /*   Q443   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q444_ID         )              /*   Q444   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q445_ID         )              /*   Q445   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q446_ID         )              /*   Q446   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q447_ID         )              /*   Q447   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q448_ID         )              /*   Q448   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q449_ID         )              /*   Q449   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q450_ID         )              /*   Q450   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q451_ID         )              /*   Q451   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q452_ID         )              /*   Q452   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q453_ID         )              /*   Q453   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q454_ID         )              /*   Q454   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q455_ID         )              /*   Q455   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q456_ID         )              /*   Q456   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q457_ID         )              /*   Q457   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q458_ID         )              /*   Q458   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q459_ID         )              /*   Q459   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q460_ID         )              /*   Q460   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q461_ID         )              /*   Q461   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q462_ID         )              /*   Q462   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q463_ID         )              /*   Q463   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q464_ID         )              /*   Q464   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q465_ID         )              /*   Q465   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q466_ID         )              /*   Q466   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q467_ID         )              /*   Q467   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q468_ID         )              /*   Q468   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q469_ID         )              /*   Q469   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q470_ID         )              /*   Q470   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q471_ID         )              /*   Q471   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q472_ID         )              /*   Q472   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q473_ID         )              /*   Q473   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q474_ID         )              /*   Q474   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q475_ID         )              /*   Q475   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q476_ID         )              /*   Q476   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q477_ID         )              /*   Q477   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q478_ID         )              /*   Q478   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q479_ID         )              /*   Q479   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q480_ID         )              /*   Q480   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q481_ID         )              /*   Q481   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q482_ID         )              /*   Q482   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q483_ID         )              /*   Q483   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q484_ID         )              /*   Q484   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q485_ID         )              /*   Q485   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q486_ID         )              /*   Q486   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q487_ID         )              /*   Q487   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q488_ID         )              /*   Q488   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q489_ID         )              /*   Q489   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q490_ID         )              /*   Q490   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q491_ID         )              /*   Q491   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q492_ID         )              /*   Q492   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q493_ID         )              /*   Q493   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q494_ID         )              /*   Q494   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q495_ID         )              /*   Q495   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q496_ID         )              /*   Q496   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q497_ID         )              /*   Q497   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q498_ID         )              /*   Q498   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q499_ID         )              /*   Q499   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q500_ID         )              /*   Q500   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q501_ID         )              /*   Q501   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q502_ID         )              /*   Q502   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q503_ID         )              /*   Q503   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q504_ID         )              /*   Q504   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q505_ID         )              /*   Q505   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q506_ID         )              /*   Q506   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q507_ID         )              /*   Q507   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q508_ID         )              /*   Q508   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q509_ID         )              /*   Q509   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q510_ID         )              /*   Q510   */ \
-PAL_CPPI_QMGR_Q_ADD( US_MAC______Q511_ID         )              /*   Q511   */
-- 
1.7.9.5

