Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Apr 28 18:55:14 2022
| Host         : DESKTOP-7R1N8C1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file total_control_sets_placed.rpt
| Design       : total
| Device       : xc7z010i
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      2 |            1 |
|      8 |            2 |
|     12 |            1 |
|     14 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              28 |           11 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+---------------------+---------------------+------------------+----------------+
|         Clock Signal         |    Enable Signal    |   Set/Reset Signal  | Slice Load Count | Bel Load Count |
+------------------------------+---------------------+---------------------+------------------+----------------+
|  u2/stop_light_m_reg/G0      |                     |                     |                1 |              1 |
|  clk_IBUF_BUFG               |                     |                     |                1 |              1 |
|  u2/work_light_m_reg_i_2_n_0 |                     |                     |                1 |              1 |
|  u2/stop_reg_i_2_n_0         |                     | reset_IBUF          |                1 |              2 |
|  u1/CLK                      | u2/count[7]_i_1_n_0 | reset_IBUF          |                4 |              8 |
|  u1/CLK                      | u2/cb0              | reset_IBUF          |                4 |              8 |
|  u1/CLK                      | u2/cp0              | reset_IBUF          |                3 |             12 |
|  clk_IBUF_BUFG               |                     | u1/temp[13]_i_1_n_0 |                5 |             14 |
+------------------------------+---------------------+---------------------+------------------+----------------+


