/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Tue Nov 17 17:13:49 2009
 *                 MD5 Checksum         c5a869a181cd53ce96d34b0e7ab357f3
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_RFM_BBE_L2_H__
#define BCHP_RFM_BBE_L2_H__

/***************************************************************************
 *RFM_BBE_L2 - RFM BBE core L2 Interrupt Ctrl Registers
 ***************************************************************************/
#define BCHP_RFM_BBE_L2_CPU_STATUS               0x0048d100 /* CPU interrupt Status Register */
#define BCHP_RFM_BBE_L2_CPU_SET                  0x0048d104 /* CPU interrupt Set Register */
#define BCHP_RFM_BBE_L2_CPU_CLEAR                0x0048d108 /* CPU interrupt Clear Register */
#define BCHP_RFM_BBE_L2_CPU_MASK_STATUS          0x0048d10c /* CPU interrupt Mask Status Register */
#define BCHP_RFM_BBE_L2_CPU_MASK_SET             0x0048d110 /* CPU interrupt Mask Set Register */
#define BCHP_RFM_BBE_L2_CPU_MASK_CLEAR           0x0048d114 /* CPU interrupt Mask Clear Register */
#define BCHP_RFM_BBE_L2_PCI_STATUS               0x0048d118 /* PCI interrupt Status Register */
#define BCHP_RFM_BBE_L2_PCI_SET                  0x0048d11c /* PCI interrupt Set Register */
#define BCHP_RFM_BBE_L2_PCI_CLEAR                0x0048d120 /* PCI interrupt Clear Register */
#define BCHP_RFM_BBE_L2_PCI_MASK_STATUS          0x0048d124 /* PCI interrupt Mask Status Register */
#define BCHP_RFM_BBE_L2_PCI_MASK_SET             0x0048d128 /* PCI interrupt Mask Set Register */
#define BCHP_RFM_BBE_L2_PCI_MASK_CLEAR           0x0048d12c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* RFM_BBE_L2 :: CPU_STATUS :: reserved0 [31:18] */
#define BCHP_RFM_BBE_L2_CPU_STATUS_reserved0_MASK                  0xfffc0000
#define BCHP_RFM_BBE_L2_CPU_STATUS_reserved0_SHIFT                 18

/* RFM_BBE_L2 :: CPU_STATUS :: AUDIO_VID_FIFO_OF_INTR [17:17] */
#define BCHP_RFM_BBE_L2_CPU_STATUS_AUDIO_VID_FIFO_OF_INTR_MASK     0x00020000
#define BCHP_RFM_BBE_L2_CPU_STATUS_AUDIO_VID_FIFO_OF_INTR_SHIFT    17

/* RFM_BBE_L2 :: CPU_STATUS :: AUDIO_VID_FIFO_UF_INTR [16:16] */
#define BCHP_RFM_BBE_L2_CPU_STATUS_AUDIO_VID_FIFO_UF_INTR_MASK     0x00010000
#define BCHP_RFM_BBE_L2_CPU_STATUS_AUDIO_VID_FIFO_UF_INTR_SHIFT    16

/* RFM_BBE_L2 :: CPU_STATUS :: reserved1 [15:14] */
#define BCHP_RFM_BBE_L2_CPU_STATUS_reserved1_MASK                  0x0000c000
#define BCHP_RFM_BBE_L2_CPU_STATUS_reserved1_SHIFT                 14

/* RFM_BBE_L2 :: CPU_STATUS :: AUDIO_COMP_CLIP_INTR [13:13] */
#define BCHP_RFM_BBE_L2_CPU_STATUS_AUDIO_COMP_CLIP_INTR_MASK       0x00002000
#define BCHP_RFM_BBE_L2_CPU_STATUS_AUDIO_COMP_CLIP_INTR_SHIFT      13

/* RFM_BBE_L2 :: CPU_STATUS :: AUDIO_SUMDIFF_CLIP_INTR [12:12] */
#define BCHP_RFM_BBE_L2_CPU_STATUS_AUDIO_SUMDIFF_CLIP_INTR_MASK    0x00001000
#define BCHP_RFM_BBE_L2_CPU_STATUS_AUDIO_SUMDIFF_CLIP_INTR_SHIFT   12

/* RFM_BBE_L2 :: CPU_STATUS :: AUDIO_DIFF_CLIP_INTR [11:11] */
#define BCHP_RFM_BBE_L2_CPU_STATUS_AUDIO_DIFF_CLIP_INTR_MASK       0x00000800
#define BCHP_RFM_BBE_L2_CPU_STATUS_AUDIO_DIFF_CLIP_INTR_SHIFT      11

/* RFM_BBE_L2 :: CPU_STATUS :: AUDIO_SUM_CLIP_INTR [10:10] */
#define BCHP_RFM_BBE_L2_CPU_STATUS_AUDIO_SUM_CLIP_INTR_MASK        0x00000400
#define BCHP_RFM_BBE_L2_CPU_STATUS_AUDIO_SUM_CLIP_INTR_SHIFT       10

/* RFM_BBE_L2 :: CPU_STATUS :: AUDIO_LINE_LOSS_INTR [09:09] */
#define BCHP_RFM_BBE_L2_CPU_STATUS_AUDIO_LINE_LOSS_INTR_MASK       0x00000200
#define BCHP_RFM_BBE_L2_CPU_STATUS_AUDIO_LINE_LOSS_INTR_SHIFT      9

/* RFM_BBE_L2 :: CPU_STATUS :: AUDIO_RATE_CLIP_INTR [08:08] */
#define BCHP_RFM_BBE_L2_CPU_STATUS_AUDIO_RATE_CLIP_INTR_MASK       0x00000100
#define BCHP_RFM_BBE_L2_CPU_STATUS_AUDIO_RATE_CLIP_INTR_SHIFT      8

/* RFM_BBE_L2 :: CPU_STATUS :: AUDIO_RIGHT_CLIP_INTR [07:07] */
#define BCHP_RFM_BBE_L2_CPU_STATUS_AUDIO_RIGHT_CLIP_INTR_MASK      0x00000080
#define BCHP_RFM_BBE_L2_CPU_STATUS_AUDIO_RIGHT_CLIP_INTR_SHIFT     7

/* RFM_BBE_L2 :: CPU_STATUS :: AUDIO_LEFT_CLIP_INTR [06:06] */
#define BCHP_RFM_BBE_L2_CPU_STATUS_AUDIO_LEFT_CLIP_INTR_MASK       0x00000040
#define BCHP_RFM_BBE_L2_CPU_STATUS_AUDIO_LEFT_CLIP_INTR_SHIFT      6

/* RFM_BBE_L2 :: CPU_STATUS :: AUDIO_VIDEO_CLIP_INTR [05:05] */
#define BCHP_RFM_BBE_L2_CPU_STATUS_AUDIO_VIDEO_CLIP_INTR_MASK      0x00000020
#define BCHP_RFM_BBE_L2_CPU_STATUS_AUDIO_VIDEO_CLIP_INTR_SHIFT     5

/* RFM_BBE_L2 :: CPU_STATUS :: reserved2 [04:03] */
#define BCHP_RFM_BBE_L2_CPU_STATUS_reserved2_MASK                  0x00000018
#define BCHP_RFM_BBE_L2_CPU_STATUS_reserved2_SHIFT                 3

/* RFM_BBE_L2 :: CPU_STATUS :: AUDIO_FIFO_OF_INTR [02:02] */
#define BCHP_RFM_BBE_L2_CPU_STATUS_AUDIO_FIFO_OF_INTR_MASK         0x00000004
#define BCHP_RFM_BBE_L2_CPU_STATUS_AUDIO_FIFO_OF_INTR_SHIFT        2

/* RFM_BBE_L2 :: CPU_STATUS :: AUDIO_FIFO_UF_INTR [01:01] */
#define BCHP_RFM_BBE_L2_CPU_STATUS_AUDIO_FIFO_UF_INTR_MASK         0x00000002
#define BCHP_RFM_BBE_L2_CPU_STATUS_AUDIO_FIFO_UF_INTR_SHIFT        1

/* RFM_BBE_L2 :: CPU_STATUS :: GISB_ERROR_INTR [00:00] */
#define BCHP_RFM_BBE_L2_CPU_STATUS_GISB_ERROR_INTR_MASK            0x00000001
#define BCHP_RFM_BBE_L2_CPU_STATUS_GISB_ERROR_INTR_SHIFT           0

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* RFM_BBE_L2 :: CPU_SET :: reserved0 [31:18] */
#define BCHP_RFM_BBE_L2_CPU_SET_reserved0_MASK                     0xfffc0000
#define BCHP_RFM_BBE_L2_CPU_SET_reserved0_SHIFT                    18

/* RFM_BBE_L2 :: CPU_SET :: AUDIO_VID_FIFO_OF_INTR [17:17] */
#define BCHP_RFM_BBE_L2_CPU_SET_AUDIO_VID_FIFO_OF_INTR_MASK        0x00020000
#define BCHP_RFM_BBE_L2_CPU_SET_AUDIO_VID_FIFO_OF_INTR_SHIFT       17

/* RFM_BBE_L2 :: CPU_SET :: AUDIO_VID_FIFO_UF_INTR [16:16] */
#define BCHP_RFM_BBE_L2_CPU_SET_AUDIO_VID_FIFO_UF_INTR_MASK        0x00010000
#define BCHP_RFM_BBE_L2_CPU_SET_AUDIO_VID_FIFO_UF_INTR_SHIFT       16

/* RFM_BBE_L2 :: CPU_SET :: reserved1 [15:14] */
#define BCHP_RFM_BBE_L2_CPU_SET_reserved1_MASK                     0x0000c000
#define BCHP_RFM_BBE_L2_CPU_SET_reserved1_SHIFT                    14

/* RFM_BBE_L2 :: CPU_SET :: AUDIO_COMP_CLIP_INTR [13:13] */
#define BCHP_RFM_BBE_L2_CPU_SET_AUDIO_COMP_CLIP_INTR_MASK          0x00002000
#define BCHP_RFM_BBE_L2_CPU_SET_AUDIO_COMP_CLIP_INTR_SHIFT         13

/* RFM_BBE_L2 :: CPU_SET :: AUDIO_SUMDIFF_CLIP_INTR [12:12] */
#define BCHP_RFM_BBE_L2_CPU_SET_AUDIO_SUMDIFF_CLIP_INTR_MASK       0x00001000
#define BCHP_RFM_BBE_L2_CPU_SET_AUDIO_SUMDIFF_CLIP_INTR_SHIFT      12

/* RFM_BBE_L2 :: CPU_SET :: AUDIO_DIFF_CLIP_INTR [11:11] */
#define BCHP_RFM_BBE_L2_CPU_SET_AUDIO_DIFF_CLIP_INTR_MASK          0x00000800
#define BCHP_RFM_BBE_L2_CPU_SET_AUDIO_DIFF_CLIP_INTR_SHIFT         11

/* RFM_BBE_L2 :: CPU_SET :: AUDIO_SUM_CLIP_INTR [10:10] */
#define BCHP_RFM_BBE_L2_CPU_SET_AUDIO_SUM_CLIP_INTR_MASK           0x00000400
#define BCHP_RFM_BBE_L2_CPU_SET_AUDIO_SUM_CLIP_INTR_SHIFT          10

/* RFM_BBE_L2 :: CPU_SET :: AUDIO_LINE_LOSS_INTR [09:09] */
#define BCHP_RFM_BBE_L2_CPU_SET_AUDIO_LINE_LOSS_INTR_MASK          0x00000200
#define BCHP_RFM_BBE_L2_CPU_SET_AUDIO_LINE_LOSS_INTR_SHIFT         9

/* RFM_BBE_L2 :: CPU_SET :: AUDIO_RATE_CLIP_INTR [08:08] */
#define BCHP_RFM_BBE_L2_CPU_SET_AUDIO_RATE_CLIP_INTR_MASK          0x00000100
#define BCHP_RFM_BBE_L2_CPU_SET_AUDIO_RATE_CLIP_INTR_SHIFT         8

/* RFM_BBE_L2 :: CPU_SET :: AUDIO_RIGHT_CLIP_INTR [07:07] */
#define BCHP_RFM_BBE_L2_CPU_SET_AUDIO_RIGHT_CLIP_INTR_MASK         0x00000080
#define BCHP_RFM_BBE_L2_CPU_SET_AUDIO_RIGHT_CLIP_INTR_SHIFT        7

/* RFM_BBE_L2 :: CPU_SET :: AUDIO_LEFT_CLIP_INTR [06:06] */
#define BCHP_RFM_BBE_L2_CPU_SET_AUDIO_LEFT_CLIP_INTR_MASK          0x00000040
#define BCHP_RFM_BBE_L2_CPU_SET_AUDIO_LEFT_CLIP_INTR_SHIFT         6

/* RFM_BBE_L2 :: CPU_SET :: AUDIO_VIDEO_CLIP_INTR [05:05] */
#define BCHP_RFM_BBE_L2_CPU_SET_AUDIO_VIDEO_CLIP_INTR_MASK         0x00000020
#define BCHP_RFM_BBE_L2_CPU_SET_AUDIO_VIDEO_CLIP_INTR_SHIFT        5

/* RFM_BBE_L2 :: CPU_SET :: reserved2 [04:03] */
#define BCHP_RFM_BBE_L2_CPU_SET_reserved2_MASK                     0x00000018
#define BCHP_RFM_BBE_L2_CPU_SET_reserved2_SHIFT                    3

/* RFM_BBE_L2 :: CPU_SET :: AUDIO_FIFO_OF_INTR [02:02] */
#define BCHP_RFM_BBE_L2_CPU_SET_AUDIO_FIFO_OF_INTR_MASK            0x00000004
#define BCHP_RFM_BBE_L2_CPU_SET_AUDIO_FIFO_OF_INTR_SHIFT           2

/* RFM_BBE_L2 :: CPU_SET :: AUDIO_FIFO_UF_INTR [01:01] */
#define BCHP_RFM_BBE_L2_CPU_SET_AUDIO_FIFO_UF_INTR_MASK            0x00000002
#define BCHP_RFM_BBE_L2_CPU_SET_AUDIO_FIFO_UF_INTR_SHIFT           1

/* RFM_BBE_L2 :: CPU_SET :: GISB_ERROR_INTR [00:00] */
#define BCHP_RFM_BBE_L2_CPU_SET_GISB_ERROR_INTR_MASK               0x00000001
#define BCHP_RFM_BBE_L2_CPU_SET_GISB_ERROR_INTR_SHIFT              0

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* RFM_BBE_L2 :: CPU_CLEAR :: reserved0 [31:18] */
#define BCHP_RFM_BBE_L2_CPU_CLEAR_reserved0_MASK                   0xfffc0000
#define BCHP_RFM_BBE_L2_CPU_CLEAR_reserved0_SHIFT                  18

/* RFM_BBE_L2 :: CPU_CLEAR :: AUDIO_VID_FIFO_OF_INTR [17:17] */
#define BCHP_RFM_BBE_L2_CPU_CLEAR_AUDIO_VID_FIFO_OF_INTR_MASK      0x00020000
#define BCHP_RFM_BBE_L2_CPU_CLEAR_AUDIO_VID_FIFO_OF_INTR_SHIFT     17

/* RFM_BBE_L2 :: CPU_CLEAR :: AUDIO_VID_FIFO_UF_INTR [16:16] */
#define BCHP_RFM_BBE_L2_CPU_CLEAR_AUDIO_VID_FIFO_UF_INTR_MASK      0x00010000
#define BCHP_RFM_BBE_L2_CPU_CLEAR_AUDIO_VID_FIFO_UF_INTR_SHIFT     16

/* RFM_BBE_L2 :: CPU_CLEAR :: reserved1 [15:14] */
#define BCHP_RFM_BBE_L2_CPU_CLEAR_reserved1_MASK                   0x0000c000
#define BCHP_RFM_BBE_L2_CPU_CLEAR_reserved1_SHIFT                  14

/* RFM_BBE_L2 :: CPU_CLEAR :: AUDIO_COMP_CLIP_INTR [13:13] */
#define BCHP_RFM_BBE_L2_CPU_CLEAR_AUDIO_COMP_CLIP_INTR_MASK        0x00002000
#define BCHP_RFM_BBE_L2_CPU_CLEAR_AUDIO_COMP_CLIP_INTR_SHIFT       13

/* RFM_BBE_L2 :: CPU_CLEAR :: AUDIO_SUMDIFF_CLIP_INTR [12:12] */
#define BCHP_RFM_BBE_L2_CPU_CLEAR_AUDIO_SUMDIFF_CLIP_INTR_MASK     0x00001000
#define BCHP_RFM_BBE_L2_CPU_CLEAR_AUDIO_SUMDIFF_CLIP_INTR_SHIFT    12

/* RFM_BBE_L2 :: CPU_CLEAR :: AUDIO_DIFF_CLIP_INTR [11:11] */
#define BCHP_RFM_BBE_L2_CPU_CLEAR_AUDIO_DIFF_CLIP_INTR_MASK        0x00000800
#define BCHP_RFM_BBE_L2_CPU_CLEAR_AUDIO_DIFF_CLIP_INTR_SHIFT       11

/* RFM_BBE_L2 :: CPU_CLEAR :: AUDIO_SUM_CLIP_INTR [10:10] */
#define BCHP_RFM_BBE_L2_CPU_CLEAR_AUDIO_SUM_CLIP_INTR_MASK         0x00000400
#define BCHP_RFM_BBE_L2_CPU_CLEAR_AUDIO_SUM_CLIP_INTR_SHIFT        10

/* RFM_BBE_L2 :: CPU_CLEAR :: AUDIO_LINE_LOSS_INTR [09:09] */
#define BCHP_RFM_BBE_L2_CPU_CLEAR_AUDIO_LINE_LOSS_INTR_MASK        0x00000200
#define BCHP_RFM_BBE_L2_CPU_CLEAR_AUDIO_LINE_LOSS_INTR_SHIFT       9

/* RFM_BBE_L2 :: CPU_CLEAR :: AUDIO_RATE_CLIP_INTR [08:08] */
#define BCHP_RFM_BBE_L2_CPU_CLEAR_AUDIO_RATE_CLIP_INTR_MASK        0x00000100
#define BCHP_RFM_BBE_L2_CPU_CLEAR_AUDIO_RATE_CLIP_INTR_SHIFT       8

/* RFM_BBE_L2 :: CPU_CLEAR :: AUDIO_RIGHT_CLIP_INTR [07:07] */
#define BCHP_RFM_BBE_L2_CPU_CLEAR_AUDIO_RIGHT_CLIP_INTR_MASK       0x00000080
#define BCHP_RFM_BBE_L2_CPU_CLEAR_AUDIO_RIGHT_CLIP_INTR_SHIFT      7

/* RFM_BBE_L2 :: CPU_CLEAR :: AUDIO_LEFT_CLIP_INTR [06:06] */
#define BCHP_RFM_BBE_L2_CPU_CLEAR_AUDIO_LEFT_CLIP_INTR_MASK        0x00000040
#define BCHP_RFM_BBE_L2_CPU_CLEAR_AUDIO_LEFT_CLIP_INTR_SHIFT       6

/* RFM_BBE_L2 :: CPU_CLEAR :: AUDIO_VIDEO_CLIP_INTR [05:05] */
#define BCHP_RFM_BBE_L2_CPU_CLEAR_AUDIO_VIDEO_CLIP_INTR_MASK       0x00000020
#define BCHP_RFM_BBE_L2_CPU_CLEAR_AUDIO_VIDEO_CLIP_INTR_SHIFT      5

/* RFM_BBE_L2 :: CPU_CLEAR :: reserved2 [04:03] */
#define BCHP_RFM_BBE_L2_CPU_CLEAR_reserved2_MASK                   0x00000018
#define BCHP_RFM_BBE_L2_CPU_CLEAR_reserved2_SHIFT                  3

/* RFM_BBE_L2 :: CPU_CLEAR :: AUDIO_FIFO_OF_INTR [02:02] */
#define BCHP_RFM_BBE_L2_CPU_CLEAR_AUDIO_FIFO_OF_INTR_MASK          0x00000004
#define BCHP_RFM_BBE_L2_CPU_CLEAR_AUDIO_FIFO_OF_INTR_SHIFT         2

/* RFM_BBE_L2 :: CPU_CLEAR :: AUDIO_FIFO_UF_INTR [01:01] */
#define BCHP_RFM_BBE_L2_CPU_CLEAR_AUDIO_FIFO_UF_INTR_MASK          0x00000002
#define BCHP_RFM_BBE_L2_CPU_CLEAR_AUDIO_FIFO_UF_INTR_SHIFT         1

/* RFM_BBE_L2 :: CPU_CLEAR :: GISB_ERROR_INTR [00:00] */
#define BCHP_RFM_BBE_L2_CPU_CLEAR_GISB_ERROR_INTR_MASK             0x00000001
#define BCHP_RFM_BBE_L2_CPU_CLEAR_GISB_ERROR_INTR_SHIFT            0

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* RFM_BBE_L2 :: CPU_MASK_STATUS :: reserved0 [31:18] */
#define BCHP_RFM_BBE_L2_CPU_MASK_STATUS_reserved0_MASK             0xfffc0000
#define BCHP_RFM_BBE_L2_CPU_MASK_STATUS_reserved0_SHIFT            18

/* RFM_BBE_L2 :: CPU_MASK_STATUS :: AUDIO_VID_FIFO_OF_MASK [17:17] */
#define BCHP_RFM_BBE_L2_CPU_MASK_STATUS_AUDIO_VID_FIFO_OF_MASK_MASK 0x00020000
#define BCHP_RFM_BBE_L2_CPU_MASK_STATUS_AUDIO_VID_FIFO_OF_MASK_SHIFT 17

/* RFM_BBE_L2 :: CPU_MASK_STATUS :: AUDIO_VID_FIFO_UF_MASK [16:16] */
#define BCHP_RFM_BBE_L2_CPU_MASK_STATUS_AUDIO_VID_FIFO_UF_MASK_MASK 0x00010000
#define BCHP_RFM_BBE_L2_CPU_MASK_STATUS_AUDIO_VID_FIFO_UF_MASK_SHIFT 16

/* RFM_BBE_L2 :: CPU_MASK_STATUS :: RFIFD_FIFO_OF_MASK [15:15] */
#define BCHP_RFM_BBE_L2_CPU_MASK_STATUS_RFIFD_FIFO_OF_MASK_MASK    0x00008000
#define BCHP_RFM_BBE_L2_CPU_MASK_STATUS_RFIFD_FIFO_OF_MASK_SHIFT   15

/* RFM_BBE_L2 :: CPU_MASK_STATUS :: RFIFD_FIFO_UF_MASK [14:14] */
#define BCHP_RFM_BBE_L2_CPU_MASK_STATUS_RFIFD_FIFO_UF_MASK_MASK    0x00004000
#define BCHP_RFM_BBE_L2_CPU_MASK_STATUS_RFIFD_FIFO_UF_MASK_SHIFT   14

/* RFM_BBE_L2 :: CPU_MASK_STATUS :: AUDIO_COMP_CLIP_MASK [13:13] */
#define BCHP_RFM_BBE_L2_CPU_MASK_STATUS_AUDIO_COMP_CLIP_MASK_MASK  0x00002000
#define BCHP_RFM_BBE_L2_CPU_MASK_STATUS_AUDIO_COMP_CLIP_MASK_SHIFT 13

/* RFM_BBE_L2 :: CPU_MASK_STATUS :: AUDIO_SUMDIFF_CLIP_MASK [12:12] */
#define BCHP_RFM_BBE_L2_CPU_MASK_STATUS_AUDIO_SUMDIFF_CLIP_MASK_MASK 0x00001000
#define BCHP_RFM_BBE_L2_CPU_MASK_STATUS_AUDIO_SUMDIFF_CLIP_MASK_SHIFT 12

/* RFM_BBE_L2 :: CPU_MASK_STATUS :: AUDIO_DIFF_CLIP_MASK [11:11] */
#define BCHP_RFM_BBE_L2_CPU_MASK_STATUS_AUDIO_DIFF_CLIP_MASK_MASK  0x00000800
#define BCHP_RFM_BBE_L2_CPU_MASK_STATUS_AUDIO_DIFF_CLIP_MASK_SHIFT 11

/* RFM_BBE_L2 :: CPU_MASK_STATUS :: AUDIO_SUM_CLIP_MASK [10:10] */
#define BCHP_RFM_BBE_L2_CPU_MASK_STATUS_AUDIO_SUM_CLIP_MASK_MASK   0x00000400
#define BCHP_RFM_BBE_L2_CPU_MASK_STATUS_AUDIO_SUM_CLIP_MASK_SHIFT  10

/* RFM_BBE_L2 :: CPU_MASK_STATUS :: AUDIO_LINE_LOSS_MASK [09:09] */
#define BCHP_RFM_BBE_L2_CPU_MASK_STATUS_AUDIO_LINE_LOSS_MASK_MASK  0x00000200
#define BCHP_RFM_BBE_L2_CPU_MASK_STATUS_AUDIO_LINE_LOSS_MASK_SHIFT 9

/* RFM_BBE_L2 :: CPU_MASK_STATUS :: AUDIO_RATE_CLIP_MASK [08:08] */
#define BCHP_RFM_BBE_L2_CPU_MASK_STATUS_AUDIO_RATE_CLIP_MASK_MASK  0x00000100
#define BCHP_RFM_BBE_L2_CPU_MASK_STATUS_AUDIO_RATE_CLIP_MASK_SHIFT 8

/* RFM_BBE_L2 :: CPU_MASK_STATUS :: AUDIO_RIGHT_CLIP_MASK [07:07] */
#define BCHP_RFM_BBE_L2_CPU_MASK_STATUS_AUDIO_RIGHT_CLIP_MASK_MASK 0x00000080
#define BCHP_RFM_BBE_L2_CPU_MASK_STATUS_AUDIO_RIGHT_CLIP_MASK_SHIFT 7

/* RFM_BBE_L2 :: CPU_MASK_STATUS :: AUDIO_LEFT_CLIP_MASK [06:06] */
#define BCHP_RFM_BBE_L2_CPU_MASK_STATUS_AUDIO_LEFT_CLIP_MASK_MASK  0x00000040
#define BCHP_RFM_BBE_L2_CPU_MASK_STATUS_AUDIO_LEFT_CLIP_MASK_SHIFT 6

/* RFM_BBE_L2 :: CPU_MASK_STATUS :: AUDIO_VIDEO_CLIP_MASK [05:05] */
#define BCHP_RFM_BBE_L2_CPU_MASK_STATUS_AUDIO_VIDEO_CLIP_MASK_MASK 0x00000020
#define BCHP_RFM_BBE_L2_CPU_MASK_STATUS_AUDIO_VIDEO_CLIP_MASK_SHIFT 5

/* RFM_BBE_L2 :: CPU_MASK_STATUS :: reserved1 [04:03] */
#define BCHP_RFM_BBE_L2_CPU_MASK_STATUS_reserved1_MASK             0x00000018
#define BCHP_RFM_BBE_L2_CPU_MASK_STATUS_reserved1_SHIFT            3

/* RFM_BBE_L2 :: CPU_MASK_STATUS :: AUDIO_FIFO_OF_MASK [02:02] */
#define BCHP_RFM_BBE_L2_CPU_MASK_STATUS_AUDIO_FIFO_OF_MASK_MASK    0x00000004
#define BCHP_RFM_BBE_L2_CPU_MASK_STATUS_AUDIO_FIFO_OF_MASK_SHIFT   2

/* RFM_BBE_L2 :: CPU_MASK_STATUS :: AUDIO_FIFO_UF_MASK [01:01] */
#define BCHP_RFM_BBE_L2_CPU_MASK_STATUS_AUDIO_FIFO_UF_MASK_MASK    0x00000002
#define BCHP_RFM_BBE_L2_CPU_MASK_STATUS_AUDIO_FIFO_UF_MASK_SHIFT   1

/* RFM_BBE_L2 :: CPU_MASK_STATUS :: GISB_ERROR_MASK [00:00] */
#define BCHP_RFM_BBE_L2_CPU_MASK_STATUS_GISB_ERROR_MASK_MASK       0x00000001
#define BCHP_RFM_BBE_L2_CPU_MASK_STATUS_GISB_ERROR_MASK_SHIFT      0

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* RFM_BBE_L2 :: CPU_MASK_SET :: reserved0 [31:18] */
#define BCHP_RFM_BBE_L2_CPU_MASK_SET_reserved0_MASK                0xfffc0000
#define BCHP_RFM_BBE_L2_CPU_MASK_SET_reserved0_SHIFT               18

/* RFM_BBE_L2 :: CPU_MASK_SET :: AUDIO_VID_FIFO_OF_MASK [17:17] */
#define BCHP_RFM_BBE_L2_CPU_MASK_SET_AUDIO_VID_FIFO_OF_MASK_MASK   0x00020000
#define BCHP_RFM_BBE_L2_CPU_MASK_SET_AUDIO_VID_FIFO_OF_MASK_SHIFT  17

/* RFM_BBE_L2 :: CPU_MASK_SET :: AUDIO_VID_FIFO_UF_MASK [16:16] */
#define BCHP_RFM_BBE_L2_CPU_MASK_SET_AUDIO_VID_FIFO_UF_MASK_MASK   0x00010000
#define BCHP_RFM_BBE_L2_CPU_MASK_SET_AUDIO_VID_FIFO_UF_MASK_SHIFT  16

/* RFM_BBE_L2 :: CPU_MASK_SET :: RFIFD_FIFO_OF_MASK [15:15] */
#define BCHP_RFM_BBE_L2_CPU_MASK_SET_RFIFD_FIFO_OF_MASK_MASK       0x00008000
#define BCHP_RFM_BBE_L2_CPU_MASK_SET_RFIFD_FIFO_OF_MASK_SHIFT      15

/* RFM_BBE_L2 :: CPU_MASK_SET :: RFIFD_FIFO_UF_MASK [14:14] */
#define BCHP_RFM_BBE_L2_CPU_MASK_SET_RFIFD_FIFO_UF_MASK_MASK       0x00004000
#define BCHP_RFM_BBE_L2_CPU_MASK_SET_RFIFD_FIFO_UF_MASK_SHIFT      14

/* RFM_BBE_L2 :: CPU_MASK_SET :: AUDIO_COMP_CLIP_MASK [13:13] */
#define BCHP_RFM_BBE_L2_CPU_MASK_SET_AUDIO_COMP_CLIP_MASK_MASK     0x00002000
#define BCHP_RFM_BBE_L2_CPU_MASK_SET_AUDIO_COMP_CLIP_MASK_SHIFT    13

/* RFM_BBE_L2 :: CPU_MASK_SET :: AUDIO_SUMDIFF_CLIP_MASK [12:12] */
#define BCHP_RFM_BBE_L2_CPU_MASK_SET_AUDIO_SUMDIFF_CLIP_MASK_MASK  0x00001000
#define BCHP_RFM_BBE_L2_CPU_MASK_SET_AUDIO_SUMDIFF_CLIP_MASK_SHIFT 12

/* RFM_BBE_L2 :: CPU_MASK_SET :: AUDIO_DIFF_CLIP_MASK [11:11] */
#define BCHP_RFM_BBE_L2_CPU_MASK_SET_AUDIO_DIFF_CLIP_MASK_MASK     0x00000800
#define BCHP_RFM_BBE_L2_CPU_MASK_SET_AUDIO_DIFF_CLIP_MASK_SHIFT    11

/* RFM_BBE_L2 :: CPU_MASK_SET :: AUDIO_SUM_CLIP_MASK [10:10] */
#define BCHP_RFM_BBE_L2_CPU_MASK_SET_AUDIO_SUM_CLIP_MASK_MASK      0x00000400
#define BCHP_RFM_BBE_L2_CPU_MASK_SET_AUDIO_SUM_CLIP_MASK_SHIFT     10

/* RFM_BBE_L2 :: CPU_MASK_SET :: AUDIO_LINE_LOSS_MASK [09:09] */
#define BCHP_RFM_BBE_L2_CPU_MASK_SET_AUDIO_LINE_LOSS_MASK_MASK     0x00000200
#define BCHP_RFM_BBE_L2_CPU_MASK_SET_AUDIO_LINE_LOSS_MASK_SHIFT    9

/* RFM_BBE_L2 :: CPU_MASK_SET :: AUDIO_RATE_CLIP_MASK [08:08] */
#define BCHP_RFM_BBE_L2_CPU_MASK_SET_AUDIO_RATE_CLIP_MASK_MASK     0x00000100
#define BCHP_RFM_BBE_L2_CPU_MASK_SET_AUDIO_RATE_CLIP_MASK_SHIFT    8

/* RFM_BBE_L2 :: CPU_MASK_SET :: AUDIO_RIGHT_CLIP_MASK [07:07] */
#define BCHP_RFM_BBE_L2_CPU_MASK_SET_AUDIO_RIGHT_CLIP_MASK_MASK    0x00000080
#define BCHP_RFM_BBE_L2_CPU_MASK_SET_AUDIO_RIGHT_CLIP_MASK_SHIFT   7

/* RFM_BBE_L2 :: CPU_MASK_SET :: AUDIO_LEFT_CLIP_MASK [06:06] */
#define BCHP_RFM_BBE_L2_CPU_MASK_SET_AUDIO_LEFT_CLIP_MASK_MASK     0x00000040
#define BCHP_RFM_BBE_L2_CPU_MASK_SET_AUDIO_LEFT_CLIP_MASK_SHIFT    6

/* RFM_BBE_L2 :: CPU_MASK_SET :: AUDIO_VIDEO_CLIP_MASK [05:05] */
#define BCHP_RFM_BBE_L2_CPU_MASK_SET_AUDIO_VIDEO_CLIP_MASK_MASK    0x00000020
#define BCHP_RFM_BBE_L2_CPU_MASK_SET_AUDIO_VIDEO_CLIP_MASK_SHIFT   5

/* RFM_BBE_L2 :: CPU_MASK_SET :: reserved1 [04:03] */
#define BCHP_RFM_BBE_L2_CPU_MASK_SET_reserved1_MASK                0x00000018
#define BCHP_RFM_BBE_L2_CPU_MASK_SET_reserved1_SHIFT               3

/* RFM_BBE_L2 :: CPU_MASK_SET :: AUDIO_FIFO_OF_MASK [02:02] */
#define BCHP_RFM_BBE_L2_CPU_MASK_SET_AUDIO_FIFO_OF_MASK_MASK       0x00000004
#define BCHP_RFM_BBE_L2_CPU_MASK_SET_AUDIO_FIFO_OF_MASK_SHIFT      2

/* RFM_BBE_L2 :: CPU_MASK_SET :: AUDIO_FIFO_UF_MASK [01:01] */
#define BCHP_RFM_BBE_L2_CPU_MASK_SET_AUDIO_FIFO_UF_MASK_MASK       0x00000002
#define BCHP_RFM_BBE_L2_CPU_MASK_SET_AUDIO_FIFO_UF_MASK_SHIFT      1

/* RFM_BBE_L2 :: CPU_MASK_SET :: GISB_ERROR_MASK [00:00] */
#define BCHP_RFM_BBE_L2_CPU_MASK_SET_GISB_ERROR_MASK_MASK          0x00000001
#define BCHP_RFM_BBE_L2_CPU_MASK_SET_GISB_ERROR_MASK_SHIFT         0

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* RFM_BBE_L2 :: CPU_MASK_CLEAR :: reserved0 [31:18] */
#define BCHP_RFM_BBE_L2_CPU_MASK_CLEAR_reserved0_MASK              0xfffc0000
#define BCHP_RFM_BBE_L2_CPU_MASK_CLEAR_reserved0_SHIFT             18

/* RFM_BBE_L2 :: CPU_MASK_CLEAR :: AUDIO_VID_FIFO_OF_MASK [17:17] */
#define BCHP_RFM_BBE_L2_CPU_MASK_CLEAR_AUDIO_VID_FIFO_OF_MASK_MASK 0x00020000
#define BCHP_RFM_BBE_L2_CPU_MASK_CLEAR_AUDIO_VID_FIFO_OF_MASK_SHIFT 17

/* RFM_BBE_L2 :: CPU_MASK_CLEAR :: AUDIO_VID_FIFO_UF_MASK [16:16] */
#define BCHP_RFM_BBE_L2_CPU_MASK_CLEAR_AUDIO_VID_FIFO_UF_MASK_MASK 0x00010000
#define BCHP_RFM_BBE_L2_CPU_MASK_CLEAR_AUDIO_VID_FIFO_UF_MASK_SHIFT 16

/* RFM_BBE_L2 :: CPU_MASK_CLEAR :: RFIFD_FIFO_OF_MASK [15:15] */
#define BCHP_RFM_BBE_L2_CPU_MASK_CLEAR_RFIFD_FIFO_OF_MASK_MASK     0x00008000
#define BCHP_RFM_BBE_L2_CPU_MASK_CLEAR_RFIFD_FIFO_OF_MASK_SHIFT    15

/* RFM_BBE_L2 :: CPU_MASK_CLEAR :: RFIFD_FIFO_UF_MASK [14:14] */
#define BCHP_RFM_BBE_L2_CPU_MASK_CLEAR_RFIFD_FIFO_UF_MASK_MASK     0x00004000
#define BCHP_RFM_BBE_L2_CPU_MASK_CLEAR_RFIFD_FIFO_UF_MASK_SHIFT    14

/* RFM_BBE_L2 :: CPU_MASK_CLEAR :: AUDIO_COMP_CLIP_MASK [13:13] */
#define BCHP_RFM_BBE_L2_CPU_MASK_CLEAR_AUDIO_COMP_CLIP_MASK_MASK   0x00002000
#define BCHP_RFM_BBE_L2_CPU_MASK_CLEAR_AUDIO_COMP_CLIP_MASK_SHIFT  13

/* RFM_BBE_L2 :: CPU_MASK_CLEAR :: AUDIO_SUMDIFF_CLIP_MASK [12:12] */
#define BCHP_RFM_BBE_L2_CPU_MASK_CLEAR_AUDIO_SUMDIFF_CLIP_MASK_MASK 0x00001000
#define BCHP_RFM_BBE_L2_CPU_MASK_CLEAR_AUDIO_SUMDIFF_CLIP_MASK_SHIFT 12

/* RFM_BBE_L2 :: CPU_MASK_CLEAR :: AUDIO_DIFF_CLIP_MASK [11:11] */
#define BCHP_RFM_BBE_L2_CPU_MASK_CLEAR_AUDIO_DIFF_CLIP_MASK_MASK   0x00000800
#define BCHP_RFM_BBE_L2_CPU_MASK_CLEAR_AUDIO_DIFF_CLIP_MASK_SHIFT  11

/* RFM_BBE_L2 :: CPU_MASK_CLEAR :: AUDIO_SUM_CLIP_MASK [10:10] */
#define BCHP_RFM_BBE_L2_CPU_MASK_CLEAR_AUDIO_SUM_CLIP_MASK_MASK    0x00000400
#define BCHP_RFM_BBE_L2_CPU_MASK_CLEAR_AUDIO_SUM_CLIP_MASK_SHIFT   10

/* RFM_BBE_L2 :: CPU_MASK_CLEAR :: AUDIO_LINE_LOSS_MASK [09:09] */
#define BCHP_RFM_BBE_L2_CPU_MASK_CLEAR_AUDIO_LINE_LOSS_MASK_MASK   0x00000200
#define BCHP_RFM_BBE_L2_CPU_MASK_CLEAR_AUDIO_LINE_LOSS_MASK_SHIFT  9

/* RFM_BBE_L2 :: CPU_MASK_CLEAR :: AUDIO_RATE_CLIP_MASK [08:08] */
#define BCHP_RFM_BBE_L2_CPU_MASK_CLEAR_AUDIO_RATE_CLIP_MASK_MASK   0x00000100
#define BCHP_RFM_BBE_L2_CPU_MASK_CLEAR_AUDIO_RATE_CLIP_MASK_SHIFT  8

/* RFM_BBE_L2 :: CPU_MASK_CLEAR :: AUDIO_RIGHT_CLIP_MASK [07:07] */
#define BCHP_RFM_BBE_L2_CPU_MASK_CLEAR_AUDIO_RIGHT_CLIP_MASK_MASK  0x00000080
#define BCHP_RFM_BBE_L2_CPU_MASK_CLEAR_AUDIO_RIGHT_CLIP_MASK_SHIFT 7

/* RFM_BBE_L2 :: CPU_MASK_CLEAR :: AUDIO_LEFT_CLIP_MASK [06:06] */
#define BCHP_RFM_BBE_L2_CPU_MASK_CLEAR_AUDIO_LEFT_CLIP_MASK_MASK   0x00000040
#define BCHP_RFM_BBE_L2_CPU_MASK_CLEAR_AUDIO_LEFT_CLIP_MASK_SHIFT  6

/* RFM_BBE_L2 :: CPU_MASK_CLEAR :: AUDIO_VIDEO_CLIP_MASK [05:05] */
#define BCHP_RFM_BBE_L2_CPU_MASK_CLEAR_AUDIO_VIDEO_CLIP_MASK_MASK  0x00000020
#define BCHP_RFM_BBE_L2_CPU_MASK_CLEAR_AUDIO_VIDEO_CLIP_MASK_SHIFT 5

/* RFM_BBE_L2 :: CPU_MASK_CLEAR :: reserved1 [04:03] */
#define BCHP_RFM_BBE_L2_CPU_MASK_CLEAR_reserved1_MASK              0x00000018
#define BCHP_RFM_BBE_L2_CPU_MASK_CLEAR_reserved1_SHIFT             3

/* RFM_BBE_L2 :: CPU_MASK_CLEAR :: AUDIO_FIFO_OF_MASK [02:02] */
#define BCHP_RFM_BBE_L2_CPU_MASK_CLEAR_AUDIO_FIFO_OF_MASK_MASK     0x00000004
#define BCHP_RFM_BBE_L2_CPU_MASK_CLEAR_AUDIO_FIFO_OF_MASK_SHIFT    2

/* RFM_BBE_L2 :: CPU_MASK_CLEAR :: AUDIO_FIFO_UF_MASK [01:01] */
#define BCHP_RFM_BBE_L2_CPU_MASK_CLEAR_AUDIO_FIFO_UF_MASK_MASK     0x00000002
#define BCHP_RFM_BBE_L2_CPU_MASK_CLEAR_AUDIO_FIFO_UF_MASK_SHIFT    1

/* RFM_BBE_L2 :: CPU_MASK_CLEAR :: GISB_ERROR_MASK [00:00] */
#define BCHP_RFM_BBE_L2_CPU_MASK_CLEAR_GISB_ERROR_MASK_MASK        0x00000001
#define BCHP_RFM_BBE_L2_CPU_MASK_CLEAR_GISB_ERROR_MASK_SHIFT       0

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* RFM_BBE_L2 :: PCI_STATUS :: reserved0 [31:18] */
#define BCHP_RFM_BBE_L2_PCI_STATUS_reserved0_MASK                  0xfffc0000
#define BCHP_RFM_BBE_L2_PCI_STATUS_reserved0_SHIFT                 18

/* RFM_BBE_L2 :: PCI_STATUS :: AUDIO_VID_FIFO_OF_INTR [17:17] */
#define BCHP_RFM_BBE_L2_PCI_STATUS_AUDIO_VID_FIFO_OF_INTR_MASK     0x00020000
#define BCHP_RFM_BBE_L2_PCI_STATUS_AUDIO_VID_FIFO_OF_INTR_SHIFT    17

/* RFM_BBE_L2 :: PCI_STATUS :: AUDIO_VID_FIFO_UF_INTR [16:16] */
#define BCHP_RFM_BBE_L2_PCI_STATUS_AUDIO_VID_FIFO_UF_INTR_MASK     0x00010000
#define BCHP_RFM_BBE_L2_PCI_STATUS_AUDIO_VID_FIFO_UF_INTR_SHIFT    16

/* RFM_BBE_L2 :: PCI_STATUS :: reserved1 [15:14] */
#define BCHP_RFM_BBE_L2_PCI_STATUS_reserved1_MASK                  0x0000c000
#define BCHP_RFM_BBE_L2_PCI_STATUS_reserved1_SHIFT                 14

/* RFM_BBE_L2 :: PCI_STATUS :: AUDIO_COMP_CLIP_INTR [13:13] */
#define BCHP_RFM_BBE_L2_PCI_STATUS_AUDIO_COMP_CLIP_INTR_MASK       0x00002000
#define BCHP_RFM_BBE_L2_PCI_STATUS_AUDIO_COMP_CLIP_INTR_SHIFT      13

/* RFM_BBE_L2 :: PCI_STATUS :: AUDIO_SUMDIFF_CLIP_INTR [12:12] */
#define BCHP_RFM_BBE_L2_PCI_STATUS_AUDIO_SUMDIFF_CLIP_INTR_MASK    0x00001000
#define BCHP_RFM_BBE_L2_PCI_STATUS_AUDIO_SUMDIFF_CLIP_INTR_SHIFT   12

/* RFM_BBE_L2 :: PCI_STATUS :: AUDIO_DIFF_CLIP_INTR [11:11] */
#define BCHP_RFM_BBE_L2_PCI_STATUS_AUDIO_DIFF_CLIP_INTR_MASK       0x00000800
#define BCHP_RFM_BBE_L2_PCI_STATUS_AUDIO_DIFF_CLIP_INTR_SHIFT      11

/* RFM_BBE_L2 :: PCI_STATUS :: AUDIO_SUM_CLIP_INTR [10:10] */
#define BCHP_RFM_BBE_L2_PCI_STATUS_AUDIO_SUM_CLIP_INTR_MASK        0x00000400
#define BCHP_RFM_BBE_L2_PCI_STATUS_AUDIO_SUM_CLIP_INTR_SHIFT       10

/* RFM_BBE_L2 :: PCI_STATUS :: AUDIO_LINE_LOSS_INTR [09:09] */
#define BCHP_RFM_BBE_L2_PCI_STATUS_AUDIO_LINE_LOSS_INTR_MASK       0x00000200
#define BCHP_RFM_BBE_L2_PCI_STATUS_AUDIO_LINE_LOSS_INTR_SHIFT      9

/* RFM_BBE_L2 :: PCI_STATUS :: AUDIO_RATE_CLIP_INTR [08:08] */
#define BCHP_RFM_BBE_L2_PCI_STATUS_AUDIO_RATE_CLIP_INTR_MASK       0x00000100
#define BCHP_RFM_BBE_L2_PCI_STATUS_AUDIO_RATE_CLIP_INTR_SHIFT      8

/* RFM_BBE_L2 :: PCI_STATUS :: AUDIO_RIGHT_CLIP_INTR [07:07] */
#define BCHP_RFM_BBE_L2_PCI_STATUS_AUDIO_RIGHT_CLIP_INTR_MASK      0x00000080
#define BCHP_RFM_BBE_L2_PCI_STATUS_AUDIO_RIGHT_CLIP_INTR_SHIFT     7

/* RFM_BBE_L2 :: PCI_STATUS :: AUDIO_LEFT_CLIP_INTR [06:06] */
#define BCHP_RFM_BBE_L2_PCI_STATUS_AUDIO_LEFT_CLIP_INTR_MASK       0x00000040
#define BCHP_RFM_BBE_L2_PCI_STATUS_AUDIO_LEFT_CLIP_INTR_SHIFT      6

/* RFM_BBE_L2 :: PCI_STATUS :: AUDIO_VIDEO_CLIP_INTR [05:05] */
#define BCHP_RFM_BBE_L2_PCI_STATUS_AUDIO_VIDEO_CLIP_INTR_MASK      0x00000020
#define BCHP_RFM_BBE_L2_PCI_STATUS_AUDIO_VIDEO_CLIP_INTR_SHIFT     5

/* RFM_BBE_L2 :: PCI_STATUS :: reserved2 [04:03] */
#define BCHP_RFM_BBE_L2_PCI_STATUS_reserved2_MASK                  0x00000018
#define BCHP_RFM_BBE_L2_PCI_STATUS_reserved2_SHIFT                 3

/* RFM_BBE_L2 :: PCI_STATUS :: AUDIO_FIFO_OF_INTR [02:02] */
#define BCHP_RFM_BBE_L2_PCI_STATUS_AUDIO_FIFO_OF_INTR_MASK         0x00000004
#define BCHP_RFM_BBE_L2_PCI_STATUS_AUDIO_FIFO_OF_INTR_SHIFT        2

/* RFM_BBE_L2 :: PCI_STATUS :: AUDIO_FIFO_UF_INTR [01:01] */
#define BCHP_RFM_BBE_L2_PCI_STATUS_AUDIO_FIFO_UF_INTR_MASK         0x00000002
#define BCHP_RFM_BBE_L2_PCI_STATUS_AUDIO_FIFO_UF_INTR_SHIFT        1

/* RFM_BBE_L2 :: PCI_STATUS :: GISB_ERROR_INTR [00:00] */
#define BCHP_RFM_BBE_L2_PCI_STATUS_GISB_ERROR_INTR_MASK            0x00000001
#define BCHP_RFM_BBE_L2_PCI_STATUS_GISB_ERROR_INTR_SHIFT           0

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* RFM_BBE_L2 :: PCI_SET :: reserved0 [31:18] */
#define BCHP_RFM_BBE_L2_PCI_SET_reserved0_MASK                     0xfffc0000
#define BCHP_RFM_BBE_L2_PCI_SET_reserved0_SHIFT                    18

/* RFM_BBE_L2 :: PCI_SET :: AUDIO_VID_FIFO_OF_INTR [17:17] */
#define BCHP_RFM_BBE_L2_PCI_SET_AUDIO_VID_FIFO_OF_INTR_MASK        0x00020000
#define BCHP_RFM_BBE_L2_PCI_SET_AUDIO_VID_FIFO_OF_INTR_SHIFT       17

/* RFM_BBE_L2 :: PCI_SET :: AUDIO_VID_FIFO_UF_INTR [16:16] */
#define BCHP_RFM_BBE_L2_PCI_SET_AUDIO_VID_FIFO_UF_INTR_MASK        0x00010000
#define BCHP_RFM_BBE_L2_PCI_SET_AUDIO_VID_FIFO_UF_INTR_SHIFT       16

/* RFM_BBE_L2 :: PCI_SET :: reserved1 [15:14] */
#define BCHP_RFM_BBE_L2_PCI_SET_reserved1_MASK                     0x0000c000
#define BCHP_RFM_BBE_L2_PCI_SET_reserved1_SHIFT                    14

/* RFM_BBE_L2 :: PCI_SET :: AUDIO_COMP_CLIP_INTR [13:13] */
#define BCHP_RFM_BBE_L2_PCI_SET_AUDIO_COMP_CLIP_INTR_MASK          0x00002000
#define BCHP_RFM_BBE_L2_PCI_SET_AUDIO_COMP_CLIP_INTR_SHIFT         13

/* RFM_BBE_L2 :: PCI_SET :: AUDIO_SUMDIFF_CLIP_INTR [12:12] */
#define BCHP_RFM_BBE_L2_PCI_SET_AUDIO_SUMDIFF_CLIP_INTR_MASK       0x00001000
#define BCHP_RFM_BBE_L2_PCI_SET_AUDIO_SUMDIFF_CLIP_INTR_SHIFT      12

/* RFM_BBE_L2 :: PCI_SET :: AUDIO_DIFF_CLIP_INTR [11:11] */
#define BCHP_RFM_BBE_L2_PCI_SET_AUDIO_DIFF_CLIP_INTR_MASK          0x00000800
#define BCHP_RFM_BBE_L2_PCI_SET_AUDIO_DIFF_CLIP_INTR_SHIFT         11

/* RFM_BBE_L2 :: PCI_SET :: AUDIO_SUM_CLIP_INTR [10:10] */
#define BCHP_RFM_BBE_L2_PCI_SET_AUDIO_SUM_CLIP_INTR_MASK           0x00000400
#define BCHP_RFM_BBE_L2_PCI_SET_AUDIO_SUM_CLIP_INTR_SHIFT          10

/* RFM_BBE_L2 :: PCI_SET :: AUDIO_LINE_LOSS_INTR [09:09] */
#define BCHP_RFM_BBE_L2_PCI_SET_AUDIO_LINE_LOSS_INTR_MASK          0x00000200
#define BCHP_RFM_BBE_L2_PCI_SET_AUDIO_LINE_LOSS_INTR_SHIFT         9

/* RFM_BBE_L2 :: PCI_SET :: AUDIO_RATE_CLIP_INTR [08:08] */
#define BCHP_RFM_BBE_L2_PCI_SET_AUDIO_RATE_CLIP_INTR_MASK          0x00000100
#define BCHP_RFM_BBE_L2_PCI_SET_AUDIO_RATE_CLIP_INTR_SHIFT         8

/* RFM_BBE_L2 :: PCI_SET :: AUDIO_RIGHT_CLIP_INTR [07:07] */
#define BCHP_RFM_BBE_L2_PCI_SET_AUDIO_RIGHT_CLIP_INTR_MASK         0x00000080
#define BCHP_RFM_BBE_L2_PCI_SET_AUDIO_RIGHT_CLIP_INTR_SHIFT        7

/* RFM_BBE_L2 :: PCI_SET :: AUDIO_LEFT_CLIP_INTR [06:06] */
#define BCHP_RFM_BBE_L2_PCI_SET_AUDIO_LEFT_CLIP_INTR_MASK          0x00000040
#define BCHP_RFM_BBE_L2_PCI_SET_AUDIO_LEFT_CLIP_INTR_SHIFT         6

/* RFM_BBE_L2 :: PCI_SET :: AUDIO_VIDEO_CLIP_INTR [05:05] */
#define BCHP_RFM_BBE_L2_PCI_SET_AUDIO_VIDEO_CLIP_INTR_MASK         0x00000020
#define BCHP_RFM_BBE_L2_PCI_SET_AUDIO_VIDEO_CLIP_INTR_SHIFT        5

/* RFM_BBE_L2 :: PCI_SET :: reserved2 [04:03] */
#define BCHP_RFM_BBE_L2_PCI_SET_reserved2_MASK                     0x00000018
#define BCHP_RFM_BBE_L2_PCI_SET_reserved2_SHIFT                    3

/* RFM_BBE_L2 :: PCI_SET :: AUDIO_FIFO_OF_INTR [02:02] */
#define BCHP_RFM_BBE_L2_PCI_SET_AUDIO_FIFO_OF_INTR_MASK            0x00000004
#define BCHP_RFM_BBE_L2_PCI_SET_AUDIO_FIFO_OF_INTR_SHIFT           2

/* RFM_BBE_L2 :: PCI_SET :: AUDIO_FIFO_UF_INTR [01:01] */
#define BCHP_RFM_BBE_L2_PCI_SET_AUDIO_FIFO_UF_INTR_MASK            0x00000002
#define BCHP_RFM_BBE_L2_PCI_SET_AUDIO_FIFO_UF_INTR_SHIFT           1

/* RFM_BBE_L2 :: PCI_SET :: GISB_ERROR_INTR [00:00] */
#define BCHP_RFM_BBE_L2_PCI_SET_GISB_ERROR_INTR_MASK               0x00000001
#define BCHP_RFM_BBE_L2_PCI_SET_GISB_ERROR_INTR_SHIFT              0

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* RFM_BBE_L2 :: PCI_CLEAR :: reserved0 [31:18] */
#define BCHP_RFM_BBE_L2_PCI_CLEAR_reserved0_MASK                   0xfffc0000
#define BCHP_RFM_BBE_L2_PCI_CLEAR_reserved0_SHIFT                  18

/* RFM_BBE_L2 :: PCI_CLEAR :: AUDIO_VID_FIFO_OF_INTR [17:17] */
#define BCHP_RFM_BBE_L2_PCI_CLEAR_AUDIO_VID_FIFO_OF_INTR_MASK      0x00020000
#define BCHP_RFM_BBE_L2_PCI_CLEAR_AUDIO_VID_FIFO_OF_INTR_SHIFT     17

/* RFM_BBE_L2 :: PCI_CLEAR :: AUDIO_VID_FIFO_UF_INTR [16:16] */
#define BCHP_RFM_BBE_L2_PCI_CLEAR_AUDIO_VID_FIFO_UF_INTR_MASK      0x00010000
#define BCHP_RFM_BBE_L2_PCI_CLEAR_AUDIO_VID_FIFO_UF_INTR_SHIFT     16

/* RFM_BBE_L2 :: PCI_CLEAR :: reserved1 [15:14] */
#define BCHP_RFM_BBE_L2_PCI_CLEAR_reserved1_MASK                   0x0000c000
#define BCHP_RFM_BBE_L2_PCI_CLEAR_reserved1_SHIFT                  14

/* RFM_BBE_L2 :: PCI_CLEAR :: AUDIO_COMP_CLIP_INTR [13:13] */
#define BCHP_RFM_BBE_L2_PCI_CLEAR_AUDIO_COMP_CLIP_INTR_MASK        0x00002000
#define BCHP_RFM_BBE_L2_PCI_CLEAR_AUDIO_COMP_CLIP_INTR_SHIFT       13

/* RFM_BBE_L2 :: PCI_CLEAR :: AUDIO_SUMDIFF_CLIP_INTR [12:12] */
#define BCHP_RFM_BBE_L2_PCI_CLEAR_AUDIO_SUMDIFF_CLIP_INTR_MASK     0x00001000
#define BCHP_RFM_BBE_L2_PCI_CLEAR_AUDIO_SUMDIFF_CLIP_INTR_SHIFT    12

/* RFM_BBE_L2 :: PCI_CLEAR :: AUDIO_DIFF_CLIP_INTR [11:11] */
#define BCHP_RFM_BBE_L2_PCI_CLEAR_AUDIO_DIFF_CLIP_INTR_MASK        0x00000800
#define BCHP_RFM_BBE_L2_PCI_CLEAR_AUDIO_DIFF_CLIP_INTR_SHIFT       11

/* RFM_BBE_L2 :: PCI_CLEAR :: AUDIO_SUM_CLIP_INTR [10:10] */
#define BCHP_RFM_BBE_L2_PCI_CLEAR_AUDIO_SUM_CLIP_INTR_MASK         0x00000400
#define BCHP_RFM_BBE_L2_PCI_CLEAR_AUDIO_SUM_CLIP_INTR_SHIFT        10

/* RFM_BBE_L2 :: PCI_CLEAR :: AUDIO_LINE_LOSS_INTR [09:09] */
#define BCHP_RFM_BBE_L2_PCI_CLEAR_AUDIO_LINE_LOSS_INTR_MASK        0x00000200
#define BCHP_RFM_BBE_L2_PCI_CLEAR_AUDIO_LINE_LOSS_INTR_SHIFT       9

/* RFM_BBE_L2 :: PCI_CLEAR :: AUDIO_RATE_CLIP_INTR [08:08] */
#define BCHP_RFM_BBE_L2_PCI_CLEAR_AUDIO_RATE_CLIP_INTR_MASK        0x00000100
#define BCHP_RFM_BBE_L2_PCI_CLEAR_AUDIO_RATE_CLIP_INTR_SHIFT       8

/* RFM_BBE_L2 :: PCI_CLEAR :: AUDIO_RIGHT_CLIP_INTR [07:07] */
#define BCHP_RFM_BBE_L2_PCI_CLEAR_AUDIO_RIGHT_CLIP_INTR_MASK       0x00000080
#define BCHP_RFM_BBE_L2_PCI_CLEAR_AUDIO_RIGHT_CLIP_INTR_SHIFT      7

/* RFM_BBE_L2 :: PCI_CLEAR :: AUDIO_LEFT_CLIP_INTR [06:06] */
#define BCHP_RFM_BBE_L2_PCI_CLEAR_AUDIO_LEFT_CLIP_INTR_MASK        0x00000040
#define BCHP_RFM_BBE_L2_PCI_CLEAR_AUDIO_LEFT_CLIP_INTR_SHIFT       6

/* RFM_BBE_L2 :: PCI_CLEAR :: AUDIO_VIDEO_CLIP_INTR [05:05] */
#define BCHP_RFM_BBE_L2_PCI_CLEAR_AUDIO_VIDEO_CLIP_INTR_MASK       0x00000020
#define BCHP_RFM_BBE_L2_PCI_CLEAR_AUDIO_VIDEO_CLIP_INTR_SHIFT      5

/* RFM_BBE_L2 :: PCI_CLEAR :: reserved2 [04:03] */
#define BCHP_RFM_BBE_L2_PCI_CLEAR_reserved2_MASK                   0x00000018
#define BCHP_RFM_BBE_L2_PCI_CLEAR_reserved2_SHIFT                  3

/* RFM_BBE_L2 :: PCI_CLEAR :: AUDIO_FIFO_OF_INTR [02:02] */
#define BCHP_RFM_BBE_L2_PCI_CLEAR_AUDIO_FIFO_OF_INTR_MASK          0x00000004
#define BCHP_RFM_BBE_L2_PCI_CLEAR_AUDIO_FIFO_OF_INTR_SHIFT         2

/* RFM_BBE_L2 :: PCI_CLEAR :: AUDIO_FIFO_UF_INTR [01:01] */
#define BCHP_RFM_BBE_L2_PCI_CLEAR_AUDIO_FIFO_UF_INTR_MASK          0x00000002
#define BCHP_RFM_BBE_L2_PCI_CLEAR_AUDIO_FIFO_UF_INTR_SHIFT         1

/* RFM_BBE_L2 :: PCI_CLEAR :: GISB_ERROR_INTR [00:00] */
#define BCHP_RFM_BBE_L2_PCI_CLEAR_GISB_ERROR_INTR_MASK             0x00000001
#define BCHP_RFM_BBE_L2_PCI_CLEAR_GISB_ERROR_INTR_SHIFT            0

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* RFM_BBE_L2 :: PCI_MASK_STATUS :: reserved0 [31:18] */
#define BCHP_RFM_BBE_L2_PCI_MASK_STATUS_reserved0_MASK             0xfffc0000
#define BCHP_RFM_BBE_L2_PCI_MASK_STATUS_reserved0_SHIFT            18

/* RFM_BBE_L2 :: PCI_MASK_STATUS :: AUDIO_VID_FIFO_OF_MASK [17:17] */
#define BCHP_RFM_BBE_L2_PCI_MASK_STATUS_AUDIO_VID_FIFO_OF_MASK_MASK 0x00020000
#define BCHP_RFM_BBE_L2_PCI_MASK_STATUS_AUDIO_VID_FIFO_OF_MASK_SHIFT 17

/* RFM_BBE_L2 :: PCI_MASK_STATUS :: AUDIO_VID_FIFO_UF_MASK [16:16] */
#define BCHP_RFM_BBE_L2_PCI_MASK_STATUS_AUDIO_VID_FIFO_UF_MASK_MASK 0x00010000
#define BCHP_RFM_BBE_L2_PCI_MASK_STATUS_AUDIO_VID_FIFO_UF_MASK_SHIFT 16

/* RFM_BBE_L2 :: PCI_MASK_STATUS :: RFIFD_FIFO_OF_MASK [15:15] */
#define BCHP_RFM_BBE_L2_PCI_MASK_STATUS_RFIFD_FIFO_OF_MASK_MASK    0x00008000
#define BCHP_RFM_BBE_L2_PCI_MASK_STATUS_RFIFD_FIFO_OF_MASK_SHIFT   15

/* RFM_BBE_L2 :: PCI_MASK_STATUS :: RFIFD_FIFO_UF_MASK [14:14] */
#define BCHP_RFM_BBE_L2_PCI_MASK_STATUS_RFIFD_FIFO_UF_MASK_MASK    0x00004000
#define BCHP_RFM_BBE_L2_PCI_MASK_STATUS_RFIFD_FIFO_UF_MASK_SHIFT   14

/* RFM_BBE_L2 :: PCI_MASK_STATUS :: AUDIO_COMP_CLIP_MASK [13:13] */
#define BCHP_RFM_BBE_L2_PCI_MASK_STATUS_AUDIO_COMP_CLIP_MASK_MASK  0x00002000
#define BCHP_RFM_BBE_L2_PCI_MASK_STATUS_AUDIO_COMP_CLIP_MASK_SHIFT 13

/* RFM_BBE_L2 :: PCI_MASK_STATUS :: AUDIO_SUMDIFF_CLIP_MASK [12:12] */
#define BCHP_RFM_BBE_L2_PCI_MASK_STATUS_AUDIO_SUMDIFF_CLIP_MASK_MASK 0x00001000
#define BCHP_RFM_BBE_L2_PCI_MASK_STATUS_AUDIO_SUMDIFF_CLIP_MASK_SHIFT 12

/* RFM_BBE_L2 :: PCI_MASK_STATUS :: AUDIO_DIFF_CLIP_MASK [11:11] */
#define BCHP_RFM_BBE_L2_PCI_MASK_STATUS_AUDIO_DIFF_CLIP_MASK_MASK  0x00000800
#define BCHP_RFM_BBE_L2_PCI_MASK_STATUS_AUDIO_DIFF_CLIP_MASK_SHIFT 11

/* RFM_BBE_L2 :: PCI_MASK_STATUS :: AUDIO_SUM_CLIP_MASK [10:10] */
#define BCHP_RFM_BBE_L2_PCI_MASK_STATUS_AUDIO_SUM_CLIP_MASK_MASK   0x00000400
#define BCHP_RFM_BBE_L2_PCI_MASK_STATUS_AUDIO_SUM_CLIP_MASK_SHIFT  10

/* RFM_BBE_L2 :: PCI_MASK_STATUS :: AUDIO_LINE_LOSS_MASK [09:09] */
#define BCHP_RFM_BBE_L2_PCI_MASK_STATUS_AUDIO_LINE_LOSS_MASK_MASK  0x00000200
#define BCHP_RFM_BBE_L2_PCI_MASK_STATUS_AUDIO_LINE_LOSS_MASK_SHIFT 9

/* RFM_BBE_L2 :: PCI_MASK_STATUS :: AUDIO_RATE_CLIP_MASK [08:08] */
#define BCHP_RFM_BBE_L2_PCI_MASK_STATUS_AUDIO_RATE_CLIP_MASK_MASK  0x00000100
#define BCHP_RFM_BBE_L2_PCI_MASK_STATUS_AUDIO_RATE_CLIP_MASK_SHIFT 8

/* RFM_BBE_L2 :: PCI_MASK_STATUS :: AUDIO_RIGHT_CLIP_MASK [07:07] */
#define BCHP_RFM_BBE_L2_PCI_MASK_STATUS_AUDIO_RIGHT_CLIP_MASK_MASK 0x00000080
#define BCHP_RFM_BBE_L2_PCI_MASK_STATUS_AUDIO_RIGHT_CLIP_MASK_SHIFT 7

/* RFM_BBE_L2 :: PCI_MASK_STATUS :: AUDIO_LEFT_CLIP_MASK [06:06] */
#define BCHP_RFM_BBE_L2_PCI_MASK_STATUS_AUDIO_LEFT_CLIP_MASK_MASK  0x00000040
#define BCHP_RFM_BBE_L2_PCI_MASK_STATUS_AUDIO_LEFT_CLIP_MASK_SHIFT 6

/* RFM_BBE_L2 :: PCI_MASK_STATUS :: AUDIO_VIDEO_CLIP_MASK [05:05] */
#define BCHP_RFM_BBE_L2_PCI_MASK_STATUS_AUDIO_VIDEO_CLIP_MASK_MASK 0x00000020
#define BCHP_RFM_BBE_L2_PCI_MASK_STATUS_AUDIO_VIDEO_CLIP_MASK_SHIFT 5

/* RFM_BBE_L2 :: PCI_MASK_STATUS :: reserved1 [04:03] */
#define BCHP_RFM_BBE_L2_PCI_MASK_STATUS_reserved1_MASK             0x00000018
#define BCHP_RFM_BBE_L2_PCI_MASK_STATUS_reserved1_SHIFT            3

/* RFM_BBE_L2 :: PCI_MASK_STATUS :: AUDIO_FIFO_OF_MASK [02:02] */
#define BCHP_RFM_BBE_L2_PCI_MASK_STATUS_AUDIO_FIFO_OF_MASK_MASK    0x00000004
#define BCHP_RFM_BBE_L2_PCI_MASK_STATUS_AUDIO_FIFO_OF_MASK_SHIFT   2

/* RFM_BBE_L2 :: PCI_MASK_STATUS :: AUDIO_FIFO_UF_MASK [01:01] */
#define BCHP_RFM_BBE_L2_PCI_MASK_STATUS_AUDIO_FIFO_UF_MASK_MASK    0x00000002
#define BCHP_RFM_BBE_L2_PCI_MASK_STATUS_AUDIO_FIFO_UF_MASK_SHIFT   1

/* RFM_BBE_L2 :: PCI_MASK_STATUS :: GISB_ERROR_MASK [00:00] */
#define BCHP_RFM_BBE_L2_PCI_MASK_STATUS_GISB_ERROR_MASK_MASK       0x00000001
#define BCHP_RFM_BBE_L2_PCI_MASK_STATUS_GISB_ERROR_MASK_SHIFT      0

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* RFM_BBE_L2 :: PCI_MASK_SET :: reserved0 [31:18] */
#define BCHP_RFM_BBE_L2_PCI_MASK_SET_reserved0_MASK                0xfffc0000
#define BCHP_RFM_BBE_L2_PCI_MASK_SET_reserved0_SHIFT               18

/* RFM_BBE_L2 :: PCI_MASK_SET :: AUDIO_VID_FIFO_OF_MASK [17:17] */
#define BCHP_RFM_BBE_L2_PCI_MASK_SET_AUDIO_VID_FIFO_OF_MASK_MASK   0x00020000
#define BCHP_RFM_BBE_L2_PCI_MASK_SET_AUDIO_VID_FIFO_OF_MASK_SHIFT  17

/* RFM_BBE_L2 :: PCI_MASK_SET :: AUDIO_VID_FIFO_UF_MASK [16:16] */
#define BCHP_RFM_BBE_L2_PCI_MASK_SET_AUDIO_VID_FIFO_UF_MASK_MASK   0x00010000
#define BCHP_RFM_BBE_L2_PCI_MASK_SET_AUDIO_VID_FIFO_UF_MASK_SHIFT  16

/* RFM_BBE_L2 :: PCI_MASK_SET :: RFIFD_FIFO_OF_MASK [15:15] */
#define BCHP_RFM_BBE_L2_PCI_MASK_SET_RFIFD_FIFO_OF_MASK_MASK       0x00008000
#define BCHP_RFM_BBE_L2_PCI_MASK_SET_RFIFD_FIFO_OF_MASK_SHIFT      15

/* RFM_BBE_L2 :: PCI_MASK_SET :: RFIFD_FIFO_UF_MASK [14:14] */
#define BCHP_RFM_BBE_L2_PCI_MASK_SET_RFIFD_FIFO_UF_MASK_MASK       0x00004000
#define BCHP_RFM_BBE_L2_PCI_MASK_SET_RFIFD_FIFO_UF_MASK_SHIFT      14

/* RFM_BBE_L2 :: PCI_MASK_SET :: AUDIO_COMP_CLIP_MASK [13:13] */
#define BCHP_RFM_BBE_L2_PCI_MASK_SET_AUDIO_COMP_CLIP_MASK_MASK     0x00002000
#define BCHP_RFM_BBE_L2_PCI_MASK_SET_AUDIO_COMP_CLIP_MASK_SHIFT    13

/* RFM_BBE_L2 :: PCI_MASK_SET :: AUDIO_SUMDIFF_CLIP_MASK [12:12] */
#define BCHP_RFM_BBE_L2_PCI_MASK_SET_AUDIO_SUMDIFF_CLIP_MASK_MASK  0x00001000
#define BCHP_RFM_BBE_L2_PCI_MASK_SET_AUDIO_SUMDIFF_CLIP_MASK_SHIFT 12

/* RFM_BBE_L2 :: PCI_MASK_SET :: AUDIO_DIFF_CLIP_MASK [11:11] */
#define BCHP_RFM_BBE_L2_PCI_MASK_SET_AUDIO_DIFF_CLIP_MASK_MASK     0x00000800
#define BCHP_RFM_BBE_L2_PCI_MASK_SET_AUDIO_DIFF_CLIP_MASK_SHIFT    11

/* RFM_BBE_L2 :: PCI_MASK_SET :: AUDIO_SUM_CLIP_MASK [10:10] */
#define BCHP_RFM_BBE_L2_PCI_MASK_SET_AUDIO_SUM_CLIP_MASK_MASK      0x00000400
#define BCHP_RFM_BBE_L2_PCI_MASK_SET_AUDIO_SUM_CLIP_MASK_SHIFT     10

/* RFM_BBE_L2 :: PCI_MASK_SET :: AUDIO_LINE_LOSS_MASK [09:09] */
#define BCHP_RFM_BBE_L2_PCI_MASK_SET_AUDIO_LINE_LOSS_MASK_MASK     0x00000200
#define BCHP_RFM_BBE_L2_PCI_MASK_SET_AUDIO_LINE_LOSS_MASK_SHIFT    9

/* RFM_BBE_L2 :: PCI_MASK_SET :: AUDIO_RATE_CLIP_MASK [08:08] */
#define BCHP_RFM_BBE_L2_PCI_MASK_SET_AUDIO_RATE_CLIP_MASK_MASK     0x00000100
#define BCHP_RFM_BBE_L2_PCI_MASK_SET_AUDIO_RATE_CLIP_MASK_SHIFT    8

/* RFM_BBE_L2 :: PCI_MASK_SET :: AUDIO_RIGHT_CLIP_MASK [07:07] */
#define BCHP_RFM_BBE_L2_PCI_MASK_SET_AUDIO_RIGHT_CLIP_MASK_MASK    0x00000080
#define BCHP_RFM_BBE_L2_PCI_MASK_SET_AUDIO_RIGHT_CLIP_MASK_SHIFT   7

/* RFM_BBE_L2 :: PCI_MASK_SET :: AUDIO_LEFT_CLIP_MASK [06:06] */
#define BCHP_RFM_BBE_L2_PCI_MASK_SET_AUDIO_LEFT_CLIP_MASK_MASK     0x00000040
#define BCHP_RFM_BBE_L2_PCI_MASK_SET_AUDIO_LEFT_CLIP_MASK_SHIFT    6

/* RFM_BBE_L2 :: PCI_MASK_SET :: AUDIO_VIDEO_CLIP_MASK [05:05] */
#define BCHP_RFM_BBE_L2_PCI_MASK_SET_AUDIO_VIDEO_CLIP_MASK_MASK    0x00000020
#define BCHP_RFM_BBE_L2_PCI_MASK_SET_AUDIO_VIDEO_CLIP_MASK_SHIFT   5

/* RFM_BBE_L2 :: PCI_MASK_SET :: reserved1 [04:03] */
#define BCHP_RFM_BBE_L2_PCI_MASK_SET_reserved1_MASK                0x00000018
#define BCHP_RFM_BBE_L2_PCI_MASK_SET_reserved1_SHIFT               3

/* RFM_BBE_L2 :: PCI_MASK_SET :: AUDIO_FIFO_OF_MASK [02:02] */
#define BCHP_RFM_BBE_L2_PCI_MASK_SET_AUDIO_FIFO_OF_MASK_MASK       0x00000004
#define BCHP_RFM_BBE_L2_PCI_MASK_SET_AUDIO_FIFO_OF_MASK_SHIFT      2

/* RFM_BBE_L2 :: PCI_MASK_SET :: AUDIO_FIFO_UF_MASK [01:01] */
#define BCHP_RFM_BBE_L2_PCI_MASK_SET_AUDIO_FIFO_UF_MASK_MASK       0x00000002
#define BCHP_RFM_BBE_L2_PCI_MASK_SET_AUDIO_FIFO_UF_MASK_SHIFT      1

/* RFM_BBE_L2 :: PCI_MASK_SET :: GISB_ERROR_MASK [00:00] */
#define BCHP_RFM_BBE_L2_PCI_MASK_SET_GISB_ERROR_MASK_MASK          0x00000001
#define BCHP_RFM_BBE_L2_PCI_MASK_SET_GISB_ERROR_MASK_SHIFT         0

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* RFM_BBE_L2 :: PCI_MASK_CLEAR :: reserved0 [31:18] */
#define BCHP_RFM_BBE_L2_PCI_MASK_CLEAR_reserved0_MASK              0xfffc0000
#define BCHP_RFM_BBE_L2_PCI_MASK_CLEAR_reserved0_SHIFT             18

/* RFM_BBE_L2 :: PCI_MASK_CLEAR :: AUDIO_VID_FIFO_OF_MASK [17:17] */
#define BCHP_RFM_BBE_L2_PCI_MASK_CLEAR_AUDIO_VID_FIFO_OF_MASK_MASK 0x00020000
#define BCHP_RFM_BBE_L2_PCI_MASK_CLEAR_AUDIO_VID_FIFO_OF_MASK_SHIFT 17

/* RFM_BBE_L2 :: PCI_MASK_CLEAR :: AUDIO_VID_FIFO_UF_MASK [16:16] */
#define BCHP_RFM_BBE_L2_PCI_MASK_CLEAR_AUDIO_VID_FIFO_UF_MASK_MASK 0x00010000
#define BCHP_RFM_BBE_L2_PCI_MASK_CLEAR_AUDIO_VID_FIFO_UF_MASK_SHIFT 16

/* RFM_BBE_L2 :: PCI_MASK_CLEAR :: RFIFD_FIFO_OF_MASK [15:15] */
#define BCHP_RFM_BBE_L2_PCI_MASK_CLEAR_RFIFD_FIFO_OF_MASK_MASK     0x00008000
#define BCHP_RFM_BBE_L2_PCI_MASK_CLEAR_RFIFD_FIFO_OF_MASK_SHIFT    15

/* RFM_BBE_L2 :: PCI_MASK_CLEAR :: RFIFD_FIFO_UF_MASK [14:14] */
#define BCHP_RFM_BBE_L2_PCI_MASK_CLEAR_RFIFD_FIFO_UF_MASK_MASK     0x00004000
#define BCHP_RFM_BBE_L2_PCI_MASK_CLEAR_RFIFD_FIFO_UF_MASK_SHIFT    14

/* RFM_BBE_L2 :: PCI_MASK_CLEAR :: AUDIO_COMP_CLIP_MASK [13:13] */
#define BCHP_RFM_BBE_L2_PCI_MASK_CLEAR_AUDIO_COMP_CLIP_MASK_MASK   0x00002000
#define BCHP_RFM_BBE_L2_PCI_MASK_CLEAR_AUDIO_COMP_CLIP_MASK_SHIFT  13

/* RFM_BBE_L2 :: PCI_MASK_CLEAR :: AUDIO_SUMDIFF_CLIP_MASK [12:12] */
#define BCHP_RFM_BBE_L2_PCI_MASK_CLEAR_AUDIO_SUMDIFF_CLIP_MASK_MASK 0x00001000
#define BCHP_RFM_BBE_L2_PCI_MASK_CLEAR_AUDIO_SUMDIFF_CLIP_MASK_SHIFT 12

/* RFM_BBE_L2 :: PCI_MASK_CLEAR :: AUDIO_DIFF_CLIP_MASK [11:11] */
#define BCHP_RFM_BBE_L2_PCI_MASK_CLEAR_AUDIO_DIFF_CLIP_MASK_MASK   0x00000800
#define BCHP_RFM_BBE_L2_PCI_MASK_CLEAR_AUDIO_DIFF_CLIP_MASK_SHIFT  11

/* RFM_BBE_L2 :: PCI_MASK_CLEAR :: AUDIO_SUM_CLIP_MASK [10:10] */
#define BCHP_RFM_BBE_L2_PCI_MASK_CLEAR_AUDIO_SUM_CLIP_MASK_MASK    0x00000400
#define BCHP_RFM_BBE_L2_PCI_MASK_CLEAR_AUDIO_SUM_CLIP_MASK_SHIFT   10

/* RFM_BBE_L2 :: PCI_MASK_CLEAR :: AUDIO_LINE_LOSS_MASK [09:09] */
#define BCHP_RFM_BBE_L2_PCI_MASK_CLEAR_AUDIO_LINE_LOSS_MASK_MASK   0x00000200
#define BCHP_RFM_BBE_L2_PCI_MASK_CLEAR_AUDIO_LINE_LOSS_MASK_SHIFT  9

/* RFM_BBE_L2 :: PCI_MASK_CLEAR :: AUDIO_RATE_CLIP_MASK [08:08] */
#define BCHP_RFM_BBE_L2_PCI_MASK_CLEAR_AUDIO_RATE_CLIP_MASK_MASK   0x00000100
#define BCHP_RFM_BBE_L2_PCI_MASK_CLEAR_AUDIO_RATE_CLIP_MASK_SHIFT  8

/* RFM_BBE_L2 :: PCI_MASK_CLEAR :: AUDIO_RIGHT_CLIP_MASK [07:07] */
#define BCHP_RFM_BBE_L2_PCI_MASK_CLEAR_AUDIO_RIGHT_CLIP_MASK_MASK  0x00000080
#define BCHP_RFM_BBE_L2_PCI_MASK_CLEAR_AUDIO_RIGHT_CLIP_MASK_SHIFT 7

/* RFM_BBE_L2 :: PCI_MASK_CLEAR :: AUDIO_LEFT_CLIP_MASK [06:06] */
#define BCHP_RFM_BBE_L2_PCI_MASK_CLEAR_AUDIO_LEFT_CLIP_MASK_MASK   0x00000040
#define BCHP_RFM_BBE_L2_PCI_MASK_CLEAR_AUDIO_LEFT_CLIP_MASK_SHIFT  6

/* RFM_BBE_L2 :: PCI_MASK_CLEAR :: AUDIO_VIDEO_CLIP_MASK [05:05] */
#define BCHP_RFM_BBE_L2_PCI_MASK_CLEAR_AUDIO_VIDEO_CLIP_MASK_MASK  0x00000020
#define BCHP_RFM_BBE_L2_PCI_MASK_CLEAR_AUDIO_VIDEO_CLIP_MASK_SHIFT 5

/* RFM_BBE_L2 :: PCI_MASK_CLEAR :: reserved1 [04:03] */
#define BCHP_RFM_BBE_L2_PCI_MASK_CLEAR_reserved1_MASK              0x00000018
#define BCHP_RFM_BBE_L2_PCI_MASK_CLEAR_reserved1_SHIFT             3

/* RFM_BBE_L2 :: PCI_MASK_CLEAR :: AUDIO_FIFO_OF_MASK [02:02] */
#define BCHP_RFM_BBE_L2_PCI_MASK_CLEAR_AUDIO_FIFO_OF_MASK_MASK     0x00000004
#define BCHP_RFM_BBE_L2_PCI_MASK_CLEAR_AUDIO_FIFO_OF_MASK_SHIFT    2

/* RFM_BBE_L2 :: PCI_MASK_CLEAR :: AUDIO_FIFO_UF_MASK [01:01] */
#define BCHP_RFM_BBE_L2_PCI_MASK_CLEAR_AUDIO_FIFO_UF_MASK_MASK     0x00000002
#define BCHP_RFM_BBE_L2_PCI_MASK_CLEAR_AUDIO_FIFO_UF_MASK_SHIFT    1

/* RFM_BBE_L2 :: PCI_MASK_CLEAR :: GISB_ERROR_MASK [00:00] */
#define BCHP_RFM_BBE_L2_PCI_MASK_CLEAR_GISB_ERROR_MASK_MASK        0x00000001
#define BCHP_RFM_BBE_L2_PCI_MASK_CLEAR_GISB_ERROR_MASK_SHIFT       0

#endif /* #ifndef BCHP_RFM_BBE_L2_H__ */

/* End of File */
