$date
	Wed Apr 10 12:37:22 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fsm_tb $end
$var wire 2 ! state [1:0] $end
$var wire 3 " light [2:0] $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 # clk $end
$var reg 3 % light [2:0] $end
$var reg 3 & next_state [2:0] $end
$var reg 2 ' state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#5
$dumpvars
bx '
b0 &
bx %
0$
1#
bx "
bx !
$end
#10
0#
1$
#15
b100 "
b100 %
b0 !
b0 '
1#
#20
0#
#25
b1 &
1#
#30
0#
0$
#35
b10 "
b10 %
b1 !
b1 '
1#
#40
0#
#45
b10 &
1#
#50
0#
#55
b1 "
b1 %
b10 !
b10 '
1#
#60
0#
#65
b0 &
1#
#70
0#
#75
b100 "
b100 %
b0 !
b0 '
1#
#80
0#
#85
b1 &
1#
#90
0#
#95
b10 "
b10 %
b1 !
b1 '
1#
#100
0#
#105
b10 &
1#
