

================================================================
== Vivado HLS Report for 'xfExtractPixels'
================================================================
* Date:           Mon Jan 13 23:45:38 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        moments
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.479|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.47>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%pos_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %pos_r)" [./include/imgproc/../common/xf_utility.h:64]   --->   Operation 2 'read' 'pos_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%val1_V_read_1 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %val1_V_read)" [./include/imgproc/../common/xf_utility.h:64]   --->   Operation 3 'read' 'val1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp_buf_4_V_read_1 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %tmp_buf_4_V_read)" [./include/imgproc/../common/xf_utility.h:64]   --->   Operation 4 'read' 'tmp_buf_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_buf_3_V_read_1 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %tmp_buf_3_V_read)" [./include/imgproc/../common/xf_utility.h:64]   --->   Operation 5 'read' 'tmp_buf_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_buf_2_V_read_1 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %tmp_buf_2_V_read)" [./include/imgproc/../common/xf_utility.h:64]   --->   Operation 6 'read' 'tmp_buf_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_buf_1_V_read_1 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %tmp_buf_1_V_read)" [./include/imgproc/../common/xf_utility.h:64]   --->   Operation 7 'read' 'tmp_buf_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_buf_0_V_read_1 = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %tmp_buf_0_V_read)" [./include/imgproc/../common/xf_utility.h:64]   --->   Operation 8 'read' 'tmp_buf_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = trunc i4 %pos_read to i3" [./include/imgproc/../common/xf_utility.h:75]   --->   Operation 9 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.47ns)   --->   "%tmp_buf_0_V_write_a = call i24 @_ssdm_op_Mux.ap_auto.8i24.i3(i24 %val1_V_read_1, i24 %tmp_buf_0_V_read_1, i24 %tmp_buf_0_V_read_1, i24 %tmp_buf_0_V_read_1, i24 %tmp_buf_0_V_read_1, i24 %tmp_buf_0_V_read_1, i24 %tmp_buf_0_V_read_1, i24 %tmp_buf_0_V_read_1, i3 %tmp)" [./include/imgproc/../common/xf_utility.h:78]   --->   Operation 10 'mux' 'tmp_buf_0_V_write_a' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (2.47ns)   --->   "%tmp_buf_1_V_write_a = call i24 @_ssdm_op_Mux.ap_auto.8i24.i3(i24 %tmp_buf_1_V_read_1, i24 %val1_V_read_1, i24 %tmp_buf_1_V_read_1, i24 %tmp_buf_1_V_read_1, i24 %tmp_buf_1_V_read_1, i24 %tmp_buf_1_V_read_1, i24 %tmp_buf_1_V_read_1, i24 %tmp_buf_1_V_read_1, i3 %tmp)" [./include/imgproc/../common/xf_utility.h:78]   --->   Operation 11 'mux' 'tmp_buf_1_V_write_a' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (2.47ns)   --->   "%tmp_buf_4_V_write_a = call i24 @_ssdm_op_Mux.ap_auto.8i24.i3(i24 %tmp_buf_4_V_read_1, i24 %tmp_buf_4_V_read_1, i24 %tmp_buf_4_V_read_1, i24 %tmp_buf_4_V_read_1, i24 %val1_V_read_1, i24 %val1_V_read_1, i24 %val1_V_read_1, i24 %val1_V_read_1, i3 %tmp)" [./include/imgproc/../common/xf_utility.h:78]   --->   Operation 12 'mux' 'tmp_buf_4_V_write_a' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (2.47ns)   --->   "%tmp_buf_2_V_write_a = call i24 @_ssdm_op_Mux.ap_auto.8i24.i3(i24 %tmp_buf_2_V_read_1, i24 %tmp_buf_2_V_read_1, i24 %val1_V_read_1, i24 %tmp_buf_2_V_read_1, i24 %tmp_buf_2_V_read_1, i24 %tmp_buf_2_V_read_1, i24 %tmp_buf_2_V_read_1, i24 %tmp_buf_2_V_read_1, i3 %tmp)" [./include/imgproc/../common/xf_utility.h:78]   --->   Operation 13 'mux' 'tmp_buf_2_V_write_a' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (2.47ns)   --->   "%tmp_buf_3_V_write_a = call i24 @_ssdm_op_Mux.ap_auto.8i24.i3(i24 %tmp_buf_3_V_read_1, i24 %tmp_buf_3_V_read_1, i24 %tmp_buf_3_V_read_1, i24 %val1_V_read_1, i24 %tmp_buf_3_V_read_1, i24 %tmp_buf_3_V_read_1, i24 %tmp_buf_3_V_read_1, i24 %tmp_buf_3_V_read_1, i3 %tmp)" [./include/imgproc/../common/xf_utility.h:78]   --->   Operation 14 'mux' 'tmp_buf_3_V_write_a' <Predicate = true> <Delay = 2.47> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i24, i24, i24, i24, i24 } undef, i24 %tmp_buf_0_V_write_a, 0" [./include/imgproc/../common/xf_utility.h:78]   --->   Operation 15 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i24, i24, i24, i24, i24 } %mrv, i24 %tmp_buf_1_V_write_a, 1" [./include/imgproc/../common/xf_utility.h:78]   --->   Operation 16 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i24, i24, i24, i24, i24 } %mrv_1, i24 %tmp_buf_2_V_write_a, 2" [./include/imgproc/../common/xf_utility.h:78]   --->   Operation 17 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i24, i24, i24, i24, i24 } %mrv_2, i24 %tmp_buf_3_V_write_a, 3" [./include/imgproc/../common/xf_utility.h:78]   --->   Operation 18 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i24, i24, i24, i24, i24 } %mrv_3, i24 %tmp_buf_4_V_write_a, 4" [./include/imgproc/../common/xf_utility.h:78]   --->   Operation 19 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "ret { i24, i24, i24, i24, i24 } %mrv_4" [./include/imgproc/../common/xf_utility.h:78]   --->   Operation 20 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tmp_buf_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_buf_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_buf_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_buf_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tmp_buf_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ val1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pos_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pos_read            (read       ) [ 00]
val1_V_read_1       (read       ) [ 00]
tmp_buf_4_V_read_1  (read       ) [ 00]
tmp_buf_3_V_read_1  (read       ) [ 00]
tmp_buf_2_V_read_1  (read       ) [ 00]
tmp_buf_1_V_read_1  (read       ) [ 00]
tmp_buf_0_V_read_1  (read       ) [ 00]
tmp                 (trunc      ) [ 00]
tmp_buf_0_V_write_a (mux        ) [ 00]
tmp_buf_1_V_write_a (mux        ) [ 00]
tmp_buf_4_V_write_a (mux        ) [ 00]
tmp_buf_2_V_write_a (mux        ) [ 00]
tmp_buf_3_V_write_a (mux        ) [ 00]
mrv                 (insertvalue) [ 00]
mrv_1               (insertvalue) [ 00]
mrv_2               (insertvalue) [ 00]
mrv_3               (insertvalue) [ 00]
mrv_4               (insertvalue) [ 00]
StgValue_20         (ret        ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tmp_buf_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_buf_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tmp_buf_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_buf_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tmp_buf_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_buf_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tmp_buf_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_buf_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tmp_buf_4_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_buf_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="val1_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val1_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pos_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pos_r"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i24.i3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1004" name="pos_read_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="4" slack="0"/>
<pin id="24" dir="0" index="1" bw="4" slack="0"/>
<pin id="25" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pos_read/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="val1_V_read_1_read_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="24" slack="0"/>
<pin id="30" dir="0" index="1" bw="24" slack="0"/>
<pin id="31" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val1_V_read_1/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="tmp_buf_4_V_read_1_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="24" slack="0"/>
<pin id="36" dir="0" index="1" bw="24" slack="0"/>
<pin id="37" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_buf_4_V_read_1/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="tmp_buf_3_V_read_1_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="24" slack="0"/>
<pin id="42" dir="0" index="1" bw="24" slack="0"/>
<pin id="43" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_buf_3_V_read_1/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="tmp_buf_2_V_read_1_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="24" slack="0"/>
<pin id="48" dir="0" index="1" bw="24" slack="0"/>
<pin id="49" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_buf_2_V_read_1/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="tmp_buf_1_V_read_1_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="24" slack="0"/>
<pin id="54" dir="0" index="1" bw="24" slack="0"/>
<pin id="55" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_buf_1_V_read_1/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="tmp_buf_0_V_read_1_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="24" slack="0"/>
<pin id="60" dir="0" index="1" bw="24" slack="0"/>
<pin id="61" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_buf_0_V_read_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="tmp_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="4" slack="0"/>
<pin id="66" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_buf_0_V_write_a_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="24" slack="0"/>
<pin id="70" dir="0" index="1" bw="24" slack="0"/>
<pin id="71" dir="0" index="2" bw="24" slack="0"/>
<pin id="72" dir="0" index="3" bw="24" slack="0"/>
<pin id="73" dir="0" index="4" bw="24" slack="0"/>
<pin id="74" dir="0" index="5" bw="24" slack="0"/>
<pin id="75" dir="0" index="6" bw="24" slack="0"/>
<pin id="76" dir="0" index="7" bw="24" slack="0"/>
<pin id="77" dir="0" index="8" bw="24" slack="0"/>
<pin id="78" dir="0" index="9" bw="3" slack="0"/>
<pin id="79" dir="1" index="10" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_buf_0_V_write_a/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_buf_1_V_write_a_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="24" slack="0"/>
<pin id="92" dir="0" index="1" bw="24" slack="0"/>
<pin id="93" dir="0" index="2" bw="24" slack="0"/>
<pin id="94" dir="0" index="3" bw="24" slack="0"/>
<pin id="95" dir="0" index="4" bw="24" slack="0"/>
<pin id="96" dir="0" index="5" bw="24" slack="0"/>
<pin id="97" dir="0" index="6" bw="24" slack="0"/>
<pin id="98" dir="0" index="7" bw="24" slack="0"/>
<pin id="99" dir="0" index="8" bw="24" slack="0"/>
<pin id="100" dir="0" index="9" bw="3" slack="0"/>
<pin id="101" dir="1" index="10" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_buf_1_V_write_a/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="tmp_buf_4_V_write_a_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="24" slack="0"/>
<pin id="114" dir="0" index="1" bw="24" slack="0"/>
<pin id="115" dir="0" index="2" bw="24" slack="0"/>
<pin id="116" dir="0" index="3" bw="24" slack="0"/>
<pin id="117" dir="0" index="4" bw="24" slack="0"/>
<pin id="118" dir="0" index="5" bw="24" slack="0"/>
<pin id="119" dir="0" index="6" bw="24" slack="0"/>
<pin id="120" dir="0" index="7" bw="24" slack="0"/>
<pin id="121" dir="0" index="8" bw="24" slack="0"/>
<pin id="122" dir="0" index="9" bw="3" slack="0"/>
<pin id="123" dir="1" index="10" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_buf_4_V_write_a/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_buf_2_V_write_a_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="24" slack="0"/>
<pin id="136" dir="0" index="1" bw="24" slack="0"/>
<pin id="137" dir="0" index="2" bw="24" slack="0"/>
<pin id="138" dir="0" index="3" bw="24" slack="0"/>
<pin id="139" dir="0" index="4" bw="24" slack="0"/>
<pin id="140" dir="0" index="5" bw="24" slack="0"/>
<pin id="141" dir="0" index="6" bw="24" slack="0"/>
<pin id="142" dir="0" index="7" bw="24" slack="0"/>
<pin id="143" dir="0" index="8" bw="24" slack="0"/>
<pin id="144" dir="0" index="9" bw="3" slack="0"/>
<pin id="145" dir="1" index="10" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_buf_2_V_write_a/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_buf_3_V_write_a_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="24" slack="0"/>
<pin id="158" dir="0" index="1" bw="24" slack="0"/>
<pin id="159" dir="0" index="2" bw="24" slack="0"/>
<pin id="160" dir="0" index="3" bw="24" slack="0"/>
<pin id="161" dir="0" index="4" bw="24" slack="0"/>
<pin id="162" dir="0" index="5" bw="24" slack="0"/>
<pin id="163" dir="0" index="6" bw="24" slack="0"/>
<pin id="164" dir="0" index="7" bw="24" slack="0"/>
<pin id="165" dir="0" index="8" bw="24" slack="0"/>
<pin id="166" dir="0" index="9" bw="3" slack="0"/>
<pin id="167" dir="1" index="10" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_buf_3_V_write_a/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="mrv_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="120" slack="0"/>
<pin id="180" dir="0" index="1" bw="24" slack="0"/>
<pin id="181" dir="1" index="2" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="mrv_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="120" slack="0"/>
<pin id="186" dir="0" index="1" bw="24" slack="0"/>
<pin id="187" dir="1" index="2" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="mrv_2_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="120" slack="0"/>
<pin id="192" dir="0" index="1" bw="24" slack="0"/>
<pin id="193" dir="1" index="2" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="mrv_3_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="120" slack="0"/>
<pin id="198" dir="0" index="1" bw="24" slack="0"/>
<pin id="199" dir="1" index="2" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="mrv_4_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="120" slack="0"/>
<pin id="204" dir="0" index="1" bw="24" slack="0"/>
<pin id="205" dir="1" index="2" bw="120" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="26"><net_src comp="14" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="12" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="32"><net_src comp="16" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="33"><net_src comp="10" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="16" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="8" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="16" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="6" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="16" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="16" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="67"><net_src comp="22" pin="2"/><net_sink comp="64" pin=0"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="81"><net_src comp="28" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="82"><net_src comp="58" pin="2"/><net_sink comp="68" pin=2"/></net>

<net id="83"><net_src comp="58" pin="2"/><net_sink comp="68" pin=3"/></net>

<net id="84"><net_src comp="58" pin="2"/><net_sink comp="68" pin=4"/></net>

<net id="85"><net_src comp="58" pin="2"/><net_sink comp="68" pin=5"/></net>

<net id="86"><net_src comp="58" pin="2"/><net_sink comp="68" pin=6"/></net>

<net id="87"><net_src comp="58" pin="2"/><net_sink comp="68" pin=7"/></net>

<net id="88"><net_src comp="58" pin="2"/><net_sink comp="68" pin=8"/></net>

<net id="89"><net_src comp="64" pin="1"/><net_sink comp="68" pin=9"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="103"><net_src comp="52" pin="2"/><net_sink comp="90" pin=1"/></net>

<net id="104"><net_src comp="28" pin="2"/><net_sink comp="90" pin=2"/></net>

<net id="105"><net_src comp="52" pin="2"/><net_sink comp="90" pin=3"/></net>

<net id="106"><net_src comp="52" pin="2"/><net_sink comp="90" pin=4"/></net>

<net id="107"><net_src comp="52" pin="2"/><net_sink comp="90" pin=5"/></net>

<net id="108"><net_src comp="52" pin="2"/><net_sink comp="90" pin=6"/></net>

<net id="109"><net_src comp="52" pin="2"/><net_sink comp="90" pin=7"/></net>

<net id="110"><net_src comp="52" pin="2"/><net_sink comp="90" pin=8"/></net>

<net id="111"><net_src comp="64" pin="1"/><net_sink comp="90" pin=9"/></net>

<net id="124"><net_src comp="18" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="125"><net_src comp="34" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="126"><net_src comp="34" pin="2"/><net_sink comp="112" pin=2"/></net>

<net id="127"><net_src comp="34" pin="2"/><net_sink comp="112" pin=3"/></net>

<net id="128"><net_src comp="34" pin="2"/><net_sink comp="112" pin=4"/></net>

<net id="129"><net_src comp="28" pin="2"/><net_sink comp="112" pin=5"/></net>

<net id="130"><net_src comp="28" pin="2"/><net_sink comp="112" pin=6"/></net>

<net id="131"><net_src comp="28" pin="2"/><net_sink comp="112" pin=7"/></net>

<net id="132"><net_src comp="28" pin="2"/><net_sink comp="112" pin=8"/></net>

<net id="133"><net_src comp="64" pin="1"/><net_sink comp="112" pin=9"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="147"><net_src comp="46" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="148"><net_src comp="46" pin="2"/><net_sink comp="134" pin=2"/></net>

<net id="149"><net_src comp="28" pin="2"/><net_sink comp="134" pin=3"/></net>

<net id="150"><net_src comp="46" pin="2"/><net_sink comp="134" pin=4"/></net>

<net id="151"><net_src comp="46" pin="2"/><net_sink comp="134" pin=5"/></net>

<net id="152"><net_src comp="46" pin="2"/><net_sink comp="134" pin=6"/></net>

<net id="153"><net_src comp="46" pin="2"/><net_sink comp="134" pin=7"/></net>

<net id="154"><net_src comp="46" pin="2"/><net_sink comp="134" pin=8"/></net>

<net id="155"><net_src comp="64" pin="1"/><net_sink comp="134" pin=9"/></net>

<net id="168"><net_src comp="18" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="169"><net_src comp="40" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="170"><net_src comp="40" pin="2"/><net_sink comp="156" pin=2"/></net>

<net id="171"><net_src comp="40" pin="2"/><net_sink comp="156" pin=3"/></net>

<net id="172"><net_src comp="28" pin="2"/><net_sink comp="156" pin=4"/></net>

<net id="173"><net_src comp="40" pin="2"/><net_sink comp="156" pin=5"/></net>

<net id="174"><net_src comp="40" pin="2"/><net_sink comp="156" pin=6"/></net>

<net id="175"><net_src comp="40" pin="2"/><net_sink comp="156" pin=7"/></net>

<net id="176"><net_src comp="40" pin="2"/><net_sink comp="156" pin=8"/></net>

<net id="177"><net_src comp="64" pin="1"/><net_sink comp="156" pin=9"/></net>

<net id="182"><net_src comp="20" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="68" pin="10"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="90" pin="10"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="184" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="134" pin="10"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="190" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="156" pin="10"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="196" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="112" pin="10"/><net_sink comp="202" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: xfExtractPixels : tmp_buf_0_V_read | {1 }
	Port: xfExtractPixels : tmp_buf_1_V_read | {1 }
	Port: xfExtractPixels : tmp_buf_2_V_read | {1 }
	Port: xfExtractPixels : tmp_buf_3_V_read | {1 }
	Port: xfExtractPixels : tmp_buf_4_V_read | {1 }
	Port: xfExtractPixels : val1_V_read | {1 }
	Port: xfExtractPixels : pos_r | {1 }
  - Chain level:
	State 1
		tmp_buf_0_V_write_a : 1
		tmp_buf_1_V_write_a : 1
		tmp_buf_4_V_write_a : 1
		tmp_buf_2_V_write_a : 1
		tmp_buf_3_V_write_a : 1
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		mrv_3 : 5
		mrv_4 : 6
		StgValue_20 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |   tmp_buf_0_V_write_a_fu_68   |    0    |    45   |
|          |   tmp_buf_1_V_write_a_fu_90   |    0    |    45   |
|    mux   |   tmp_buf_4_V_write_a_fu_112  |    0    |    45   |
|          |   tmp_buf_2_V_write_a_fu_134  |    0    |    45   |
|          |   tmp_buf_3_V_write_a_fu_156  |    0    |    45   |
|----------|-------------------------------|---------|---------|
|          |      pos_read_read_fu_22      |    0    |    0    |
|          |    val1_V_read_1_read_fu_28   |    0    |    0    |
|          | tmp_buf_4_V_read_1_read_fu_34 |    0    |    0    |
|   read   | tmp_buf_3_V_read_1_read_fu_40 |    0    |    0    |
|          | tmp_buf_2_V_read_1_read_fu_46 |    0    |    0    |
|          | tmp_buf_1_V_read_1_read_fu_52 |    0    |    0    |
|          | tmp_buf_0_V_read_1_read_fu_58 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |           tmp_fu_64           |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |           mrv_fu_178          |    0    |    0    |
|          |          mrv_1_fu_184         |    0    |    0    |
|insertvalue|          mrv_2_fu_190         |    0    |    0    |
|          |          mrv_3_fu_196         |    0    |    0    |
|          |          mrv_4_fu_202         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   225   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   225  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   225  |
+-----------+--------+--------+
