{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1644826479556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1644826479572 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 14 13:44:39 2022 " "Processing started: Mon Feb 14 13:44:39 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1644826479572 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644826479572 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALGO -c ALGO " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALGO -c ALGO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644826479572 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1644826480205 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1644826480205 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g first.v(10) " "Verilog HDL Declaration information at first.v(10): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/first.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1644826492016 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I i first.v(12) " "Verilog HDL Declaration information at first.v(12): object \"I\" differs only in case from object \"i\" in the same scope" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/first.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1644826492016 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "J j first.v(13) " "Verilog HDL Declaration information at first.v(13): object \"J\" differs only in case from object \"j\" in the same scope" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/first.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1644826492016 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a first.v(4) " "Verilog HDL Declaration information at first.v(4): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/first.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1644826492016 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c first.v(6) " "Verilog HDL Declaration information at first.v(6): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/first.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1644826492016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "first.v 1 1 " "Found 1 design units, including 1 entities, in source file first.v" { { "Info" "ISGN_ENTITY_NAME" "1 for_loop " "Found entity 1: for_loop" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/first.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644826492016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644826492016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file f_b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 f_b " "Found entity 1: f_b" {  } { { "f_b.bdf" "" { Schematic "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/f_b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644826492016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644826492016 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "f_b " "Elaborating entity \"f_b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1644826492094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "for_loop for_loop:inst " "Elaborating entity \"for_loop\" for hierarchy \"for_loop:inst\"" {  } { { "f_b.bdf" "inst" { Schematic "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/f_b.bdf" { { 128 440 584 464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644826492094 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "previous_node first.v(855) " "Verilog HDL or VHDL warning at first.v(855): object \"previous_node\" assigned a value but never read" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/first.v" 855 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644826492109 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "path first.v(856) " "Verilog HDL or VHDL warning at first.v(856): object \"path\" assigned a value but never read" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/first.v" 856 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644826492109 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "path_final first.v(857) " "Verilog HDL or VHDL warning at first.v(857): object \"path_final\" assigned a value but never read" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/first.v" 857 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644826492109 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "end_node first.v(860) " "Verilog HDL or VHDL warning at first.v(860): object \"end_node\" assigned a value but never read" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/first.v" 860 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644826492109 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "array_l first.v(862) " "Verilog HDL or VHDL warning at first.v(862): object \"array_l\" assigned a value but never read" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/first.v" 862 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1644826492109 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "r_l_1 first.v(874) " "Verilog HDL warning at first.v(874): object r_l_1 used but never assigned" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/first.v" 874 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1644826492109 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "r_l_2 first.v(875) " "Verilog HDL warning at first.v(875): object r_l_2 used but never assigned" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/first.v" 875 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1644826492109 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "r_l_3 first.v(876) " "Verilog HDL warning at first.v(876): object r_l_3 used but never assigned" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/first.v" 876 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1644826492109 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "r_l_4 first.v(877) " "Verilog HDL warning at first.v(877): object r_l_4 used but never assigned" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/first.v" 877 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1644826492109 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 first.v(884) " "Verilog HDL assignment warning at first.v(884): truncated value with size 32 to match size of target (14)" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/first.v" 884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644826492109 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 first.v(901) " "Verilog HDL assignment warning at first.v(901): truncated value with size 32 to match size of target (14)" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/first.v" 901 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644826492125 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 13 first.v(909) " "Verilog HDL assignment warning at first.v(909): truncated value with size 14 to match size of target (13)" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/first.v" 909 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644826492125 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "14 13 first.v(912) " "Verilog HDL assignment warning at first.v(912): truncated value with size 14 to match size of target (13)" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/first.v" 912 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644826492125 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 first.v(910) " "Verilog HDL assignment warning at first.v(910): truncated value with size 32 to match size of target (14)" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/first.v" 910 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644826492125 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 first.v(898) " "Verilog HDL assignment warning at first.v(898): truncated value with size 32 to match size of target (14)" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/first.v" 898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644826492156 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 first.v(896) " "Verilog HDL assignment warning at first.v(896): truncated value with size 32 to match size of target (14)" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/first.v" 896 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1644826492875 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "r_l_1 0 first.v(874) " "Net \"r_l_1\" at first.v(874) has no driver or initial value, using a default initial value '0'" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/first.v" 874 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644826595994 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "r_l_2 0 first.v(875) " "Net \"r_l_2\" at first.v(875) has no driver or initial value, using a default initial value '0'" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/first.v" 875 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644826595994 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "r_l_3 0 first.v(876) " "Net \"r_l_3\" at first.v(876) has no driver or initial value, using a default initial value '0'" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/first.v" 876 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644826595994 "|f_b|for_loop:inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "r_l_4 0 first.v(877) " "Net \"r_l_4\" at first.v(877) has no driver or initial value, using a default initial value '0'" {  } { { "first.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/first.v" 877 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1644826596009 "|f_b|for_loop:inst"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u724.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u724.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u724 " "Found entity 1: altsyncram_u724" {  } { { "db/altsyncram_u724.tdf" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/db/altsyncram_u724.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644826680547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644826680547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644826680844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644826680844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644826680969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644826680969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ii " "Found entity 1: cntr_0ii" {  } { { "db/cntr_0ii.tdf" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/db/cntr_0ii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644826681125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644826681125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/db/cmpr_ugc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644826681219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644826681219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644826681360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644826681360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644826681500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644826681500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644826681578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644826681578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644826681750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644826681750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644826681844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644826681844 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1644826682688 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1644826682891 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.02.14.13:48:07 Progress: Loading sld9cb5a04d/alt_sld_fab_wrapper_hw.tcl " "2022.02.14.13:48:07 Progress: Loading sld9cb5a04d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644826687843 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644826690811 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644826690967 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644826694195 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644826694335 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644826694491 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644826694679 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644826694679 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644826694679 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1644826695398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9cb5a04d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9cb5a04d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld9cb5a04d/alt_sld_fab.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/db/ip/sld9cb5a04d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644826695710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644826695710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644826695835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644826695835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644826695835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644826695835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644826695929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644826695929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644826696054 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644826696054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644826696054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Nipun/Desktop/Eyantra 2/mY_DJ/aaaaa/db/ip/sld9cb5a04d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1644826696147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1644826696147 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "l_4 GND " "Pin