{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602587371746 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602587371761 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 13 19:09:31 2020 " "Processing started: Tue Oct 13 19:09:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602587371761 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602587371761 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4_adder -c lab4_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4_adder -c lab4_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602587371761 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602587372121 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602587372121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench_adder.sv" "" { Text "D:/ece385/lab/lab4/ece385sp16_lab4_adders/testbench_adder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602587380709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602587380709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ripple_adder.sv 3 3 " "Found 3 design units, including 3 entities, in source file ripple_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_adder " "Found entity 1: ripple_adder" {  } { { "ripple_adder.sv" "" { Text "D:/ece385/lab/lab4/ece385sp16_lab4_adders/ripple_adder.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602587380709 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Found entity 2: full_adder" {  } { { "ripple_adder.sv" "" { Text "D:/ece385/lab/lab4/ece385sp16_lab4_adders/ripple_adder.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602587380709 ""} { "Info" "ISGN_ENTITY_NAME" "3 four_bit_adder " "Found entity 3: four_bit_adder" {  } { { "ripple_adder.sv" "" { Text "D:/ece385/lab/lab4/ece385sp16_lab4_adders/ripple_adder.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602587380709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602587380709 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "lab4_adders_toplevel.sv(14) " "Verilog HDL syntax warning at lab4_adders_toplevel.sv(14): extra block comment delimiter characters /* within block comment" {  } { { "lab4_adders_toplevel.sv" "" { Text "D:/ece385/lab/lab4/ece385sp16_lab4_adders/lab4_adders_toplevel.sv" 14 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1602587380709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_adders_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4_adders_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_adders_toplevel " "Found entity 1: lab4_adders_toplevel" {  } { { "lab4_adders_toplevel.sv" "" { Text "D:/ece385/lab/lab4/ece385sp16_lab4_adders/lab4_adders_toplevel.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602587380725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602587380725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "D:/ece385/lab/lab4/ece385sp16_lab4_adders/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602587380725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602587380725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_select_adder.sv 4 4 " "Found 4 design units, including 4 entities, in source file carry_select_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_select_adder " "Found entity 1: carry_select_adder" {  } { { "carry_select_adder.sv" "" { Text "D:/ece385/lab/lab4/ece385sp16_lab4_adders/carry_select_adder.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602587380725 ""} { "Info" "ISGN_ENTITY_NAME" "2 twooneMUX " "Found entity 2: twooneMUX" {  } { { "carry_select_adder.sv" "" { Text "D:/ece385/lab/lab4/ece385sp16_lab4_adders/carry_select_adder.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602587380725 ""} { "Info" "ISGN_ENTITY_NAME" "3 four_bit_CSA " "Found entity 3: four_bit_CSA" {  } { { "carry_select_adder.sv" "" { Text "D:/ece385/lab/lab4/ece385sp16_lab4_adders/carry_select_adder.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602587380725 ""} { "Info" "ISGN_ENTITY_NAME" "4 super_four_bit_CSA " "Found entity 4: super_four_bit_CSA" {  } { { "carry_select_adder.sv" "" { Text "D:/ece385/lab/lab4/ece385sp16_lab4_adders/carry_select_adder.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602587380725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602587380725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_lookahead_adder.sv 3 3 " "Found 3 design units, including 3 entities, in source file carry_lookahead_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 carry_lookahead_adder " "Found entity 1: carry_lookahead_adder" {  } { { "carry_lookahead_adder.sv" "" { Text "D:/ece385/lab/lab4/ece385sp16_lab4_adders/carry_lookahead_adder.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602587380725 ""} { "Info" "ISGN_ENTITY_NAME" "2 new_full_adder " "Found entity 2: new_full_adder" {  } { { "carry_lookahead_adder.sv" "" { Text "D:/ece385/lab/lab4/ece385sp16_lab4_adders/carry_lookahead_adder.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602587380725 ""} { "Info" "ISGN_ENTITY_NAME" "3 new_four_bit_adder " "Found entity 3: new_four_bit_adder" {  } { { "carry_lookahead_adder.sv" "" { Text "D:/ece385/lab/lab4/ece385sp16_lab4_adders/carry_lookahead_adder.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602587380725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602587380725 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4_adders_toplevel " "Elaborating entity \"lab4_adders_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602587380756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_select_adder carry_select_adder:carry_select_adder_inst " "Elaborating entity \"carry_select_adder\" for hierarchy \"carry_select_adder:carry_select_adder_inst\"" {  } { { "lab4_adders_toplevel.sv" "carry_select_adder_inst" { Text "D:/ece385/lab/lab4/ece385sp16_lab4_adders/lab4_adders_toplevel.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602587380771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_CSA carry_select_adder:carry_select_adder_inst\|four_bit_CSA:fbcra1 " "Elaborating entity \"four_bit_CSA\" for hierarchy \"carry_select_adder:carry_select_adder_inst\|four_bit_CSA:fbcra1\"" {  } { { "carry_select_adder.sv" "fbcra1" { Text "D:/ece385/lab/lab4/ece385sp16_lab4_adders/carry_select_adder.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602587380834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder carry_select_adder:carry_select_adder_inst\|four_bit_CSA:fbcra1\|full_adder:FA0 " "Elaborating entity \"full_adder\" for hierarchy \"carry_select_adder:carry_select_adder_inst\|four_bit_CSA:fbcra1\|full_adder:FA0\"" {  } { { "carry_select_adder.sv" "FA0" { Text "D:/ece385/lab/lab4/ece385sp16_lab4_adders/carry_select_adder.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602587380834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "super_four_bit_CSA carry_select_adder:carry_select_adder_inst\|super_four_bit_CSA:sfbcra1 " "Elaborating entity \"super_four_bit_CSA\" for hierarchy \"carry_select_adder:carry_select_adder_inst\|super_four_bit_CSA:sfbcra1\"" {  } { { "carry_select_adder.sv" "sfbcra1" { Text "D:/ece385/lab/lab4/ece385sp16_lab4_adders/carry_select_adder.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602587380834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twooneMUX carry_select_adder:carry_select_adder_inst\|super_four_bit_CSA:sfbcra1\|twooneMUX:TWOBITMUX " "Elaborating entity \"twooneMUX\" for hierarchy \"carry_select_adder:carry_select_adder_inst\|super_four_bit_CSA:sfbcra1\|twooneMUX:TWOBITMUX\"" {  } { { "carry_select_adder.sv" "TWOBITMUX" { Text "D:/ece385/lab/lab4/ece385sp16_lab4_adders/carry_select_adder.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602587380850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:Ahex0_inst " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:Ahex0_inst\"" {  } { { "lab4_adders_toplevel.sv" "Ahex0_inst" { Text "D:/ece385/lab/lab4/ece385sp16_lab4_adders/lab4_adders_toplevel.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602587380884 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1602587381372 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1602587381763 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602587381763 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "248 " "Implemented 248 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1602587381825 ""} { "Info" "ICUT_CUT_TM_OPINS" "73 " "Implemented 73 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1602587381825 ""} { "Info" "ICUT_CUT_TM_LCELLS" "155 " "Implemented 155 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1602587381825 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1602587381825 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602587381841 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 13 19:09:41 2020 " "Processing ended: Tue Oct 13 19:09:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602587381841 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602587381841 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602587381841 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602587381841 ""}
