
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_add.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_add.v' to AST representation.
Generating RTLIL representation for module `\fpu_add'.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_add.v:217.2-399.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_add.v:402.2-442.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_add.v:447.2-549.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: fpu_add             
Automatically selected fpu_add as design top module.

2.2. Analyzing design hierarchy..
Top module:  \fpu_add

2.3. Analyzing design hierarchy..
Top module:  \fpu_add
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 24 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_add.v:447$71 in module fpu_add.
Marked 6 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_add.v:402$57 in module fpu_add.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_add.v:217$2 in module fpu_add.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 10 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\fpu_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_add.v:447$71'.
     1/48: $24\sum[30:0] [30:23]
     2/48: $24\sum[30:0] [22:0]
     3/48: $23\sum[30:0] [30:23]
     4/48: $23\sum[30:0] [22:0]
     5/48: $22\sum[30:0] [30:23]
     6/48: $22\sum[30:0] [22:0]
     7/48: $21\sum[30:0] [30:23]
     8/48: $21\sum[30:0] [22:0]
     9/48: $20\sum[30:0] [30:23]
    10/48: $20\sum[30:0] [22:0]
    11/48: $19\sum[30:0] [30:23]
    12/48: $19\sum[30:0] [22:0]
    13/48: $18\sum[30:0] [30:23]
    14/48: $18\sum[30:0] [22:0]
    15/48: $17\sum[30:0] [30:23]
    16/48: $17\sum[30:0] [22:0]
    17/48: $16\sum[30:0] [30:23]
    18/48: $16\sum[30:0] [22:0]
    19/48: $15\sum[30:0] [30:23]
    20/48: $15\sum[30:0] [22:0]
    21/48: $14\sum[30:0] [30:23]
    22/48: $14\sum[30:0] [22:0]
    23/48: $13\sum[30:0] [30:23]
    24/48: $13\sum[30:0] [22:0]
    25/48: $12\sum[30:0] [30:23]
    26/48: $12\sum[30:0] [22:0]
    27/48: $11\sum[30:0] [30:23]
    28/48: $11\sum[30:0] [22:0]
    29/48: $10\sum[30:0] [30:23]
    30/48: $10\sum[30:0] [22:0]
    31/48: $9\sum[30:0] [30:23]
    32/48: $9\sum[30:0] [22:0]
    33/48: $8\sum[30:0] [30:23]
    34/48: $8\sum[30:0] [22:0]
    35/48: $7\sum[30:0] [30:23]
    36/48: $7\sum[30:0] [22:0]
    37/48: $6\sum[30:0] [30:23]
    38/48: $6\sum[30:0] [22:0]
    39/48: $5\sum[30:0] [30:23]
    40/48: $5\sum[30:0] [22:0]
    41/48: $4\sum[30:0] [30:23]
    42/48: $4\sum[30:0] [22:0]
    43/48: $3\sum[30:0] [30:23]
    44/48: $3\sum[30:0] [22:0]
    45/48: $2\sum[30:0] [30:23]
    46/48: $2\sum[30:0] [22:0]
    47/48: $1\sum[30:0] [30:23]
    48/48: $1\sum[30:0] [22:0]
Creating decoders for process `\fpu_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_add.v:402$57'.
     1/11: $5\sum[31:31]
     2/11: $5\sum_man[24:0]
     3/11: $4\sum[31:31]
     4/11: $4\sum_man[24:0]
     5/11: $3\sum_man[24:0]
     6/11: $3\sum[31:31]
     7/11: $2\sum[31:31]
     8/11: $2\sum_man[24:0]
     9/11: $1\sum[31:31]
    10/11: $1\sum_man[24:0]
    11/11: $1\smaller[0:0]
Creating decoders for process `\fpu_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_add.v:217$2'.
     1/10: $3\b_man[23:0]
     2/10: $2\a_exp[7:0]
     3/10: $2\b_man[23:0]
     4/10: $3\a_man[23:0]
     5/10: $2\temp[7:0]
     6/10: $2\a_man[23:0]
     7/10: $1\a_exp[7:0]
     8/10: $1\b_man[23:0]
     9/10: $1\a_man[23:0]
    10/10: $1\temp[7:0]
Creating decoders for process `\fpu_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_add.v:209$1'.

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\fpu_add.\sum [30:0]' from process `\fpu_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_add.v:447$71'.
No latch inferred for signal `\fpu_add.\sum [31]' from process `\fpu_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_add.v:402$57'.
No latch inferred for signal `\fpu_add.\sum_man' from process `\fpu_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_add.v:402$57'.
No latch inferred for signal `\fpu_add.\smaller' from process `\fpu_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_add.v:402$57'.
No latch inferred for signal `\fpu_add.\a_exp' from process `\fpu_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_add.v:217$2'.
No latch inferred for signal `\fpu_add.\a_man' from process `\fpu_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_add.v:217$2'.
No latch inferred for signal `\fpu_add.\b_man' from process `\fpu_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_add.v:217$2'.
No latch inferred for signal `\fpu_add.\temp' from process `\fpu_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_add.v:217$2'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\fpu_add.\a' using process `\fpu_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_add.v:209$1'.
  created $dff cell `$procdff$2078' with positive edge clock.
Creating register for signal `\fpu_add.\b' using process `\fpu_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_add.v:209$1'.
  created $dff cell `$procdff$2079' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 24 empty switches in `\fpu_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_add.v:447$71'.
Removing empty process `fpu_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_add.v:447$71'.
Found and cleaned up 6 empty switches in `\fpu_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_add.v:402$57'.
Removing empty process `fpu_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_add.v:402$57'.
Found and cleaned up 4 empty switches in `\fpu_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_add.v:217$2'.
Removing empty process `fpu_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_add.v:217$2'.
Removing empty process `fpu_add.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/fpu_add.v:209$1'.
Cleaned up 34 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpu_add.
<suppressed ~50 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpu_add.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpu_add'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpu_add..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$1972.
    dead port 1/2 on $mux $procmux$1966.
    dead port 1/2 on $mux $procmux$1960.
    dead port 1/2 on $mux $procmux$1957.
    dead port 1/2 on $mux $procmux$1951.
    dead port 1/2 on $mux $procmux$1948.
    dead port 1/2 on $mux $procmux$1942.
    dead port 1/2 on $mux $procmux$1939.
    dead port 2/2 on $mux $procmux$1936.
    dead port 1/2 on $mux $procmux$1930.
    dead port 1/2 on $mux $procmux$1927.
    dead port 2/2 on $mux $procmux$1924.
    dead port 1/2 on $mux $procmux$1918.
    dead port 1/2 on $mux $procmux$1915.
    dead port 1/2 on $mux $procmux$1912.
    dead port 1/2 on $mux $procmux$1906.
    dead port 1/2 on $mux $procmux$1903.
    dead port 1/2 on $mux $procmux$1900.
    dead port 1/2 on $mux $procmux$1888.
    dead port 1/2 on $mux $procmux$1882.
    dead port 1/2 on $mux $procmux$1876.
    dead port 1/2 on $mux $procmux$1873.
    dead port 1/2 on $mux $procmux$1867.
    dead port 1/2 on $mux $procmux$1864.
    dead port 1/2 on $mux $procmux$1858.
    dead port 1/2 on $mux $procmux$1855.
    dead port 1/2 on $mux $procmux$1852.
    dead port 1/2 on $mux $procmux$1846.
    dead port 1/2 on $mux $procmux$1843.
    dead port 1/2 on $mux $procmux$1840.
    dead port 1/2 on $mux $procmux$1834.
    dead port 1/2 on $mux $procmux$1831.
    dead port 1/2 on $mux $procmux$1828.
    dead port 1/2 on $mux $procmux$1825.
    dead port 1/2 on $mux $procmux$1819.
    dead port 1/2 on $mux $procmux$1816.
    dead port 1/2 on $mux $procmux$1813.
    dead port 1/2 on $mux $procmux$1810.
    dead port 1/2 on $mux $procmux$1804.
    dead port 1/2 on $mux $procmux$1801.
    dead port 1/2 on $mux $procmux$1798.
    dead port 1/2 on $mux $procmux$1795.
    dead port 1/2 on $mux $procmux$1792.
    dead port 1/2 on $mux $procmux$1786.
    dead port 1/2 on $mux $procmux$1783.
    dead port 1/2 on $mux $procmux$1780.
    dead port 1/2 on $mux $procmux$1777.
    dead port 1/2 on $mux $procmux$1774.
    dead port 1/2 on $mux $procmux$1768.
    dead port 1/2 on $mux $procmux$1765.
    dead port 1/2 on $mux $procmux$1762.
    dead port 1/2 on $mux $procmux$1759.
    dead port 1/2 on $mux $procmux$1756.
    dead port 1/2 on $mux $procmux$1753.
    dead port 1/2 on $mux $procmux$1747.
    dead port 1/2 on $mux $procmux$1744.
    dead port 1/2 on $mux $procmux$1741.
    dead port 1/2 on $mux $procmux$1738.
    dead port 1/2 on $mux $procmux$1735.
    dead port 1/2 on $mux $procmux$1732.
    dead port 1/2 on $mux $procmux$1726.
    dead port 1/2 on $mux $procmux$1723.
    dead port 1/2 on $mux $procmux$1720.
    dead port 1/2 on $mux $procmux$1717.
    dead port 1/2 on $mux $procmux$1714.
    dead port 1/2 on $mux $procmux$1711.
    dead port 1/2 on $mux $procmux$1708.
    dead port 1/2 on $mux $procmux$1702.
    dead port 1/2 on $mux $procmux$1699.
    dead port 1/2 on $mux $procmux$1696.
    dead port 1/2 on $mux $procmux$1693.
    dead port 1/2 on $mux $procmux$1690.
    dead port 1/2 on $mux $procmux$1687.
    dead port 1/2 on $mux $procmux$1684.
    dead port 1/2 on $mux $procmux$1678.
    dead port 1/2 on $mux $procmux$1675.
    dead port 1/2 on $mux $procmux$1672.
    dead port 1/2 on $mux $procmux$1669.
    dead port 1/2 on $mux $procmux$1666.
    dead port 1/2 on $mux $procmux$1663.
    dead port 1/2 on $mux $procmux$1660.
    dead port 1/2 on $mux $procmux$1657.
    dead port 1/2 on $mux $procmux$1651.
    dead port 1/2 on $mux $procmux$1648.
    dead port 1/2 on $mux $procmux$1645.
    dead port 1/2 on $mux $procmux$1642.
    dead port 1/2 on $mux $procmux$1639.
    dead port 1/2 on $mux $procmux$1636.
    dead port 1/2 on $mux $procmux$1633.
    dead port 1/2 on $mux $procmux$1630.
    dead port 1/2 on $mux $procmux$1624.
    dead port 1/2 on $mux $procmux$1621.
    dead port 1/2 on $mux $procmux$1618.
    dead port 1/2 on $mux $procmux$1615.
    dead port 1/2 on $mux $procmux$1612.
    dead port 1/2 on $mux $procmux$1609.
    dead port 1/2 on $mux $procmux$1606.
    dead port 1/2 on $mux $procmux$1603.
    dead port 1/2 on $mux $procmux$1600.
    dead port 1/2 on $mux $procmux$1594.
    dead port 1/2 on $mux $procmux$1591.
    dead port 1/2 on $mux $procmux$1588.
    dead port 1/2 on $mux $procmux$1585.
    dead port 1/2 on $mux $procmux$1582.
    dead port 1/2 on $mux $procmux$1579.
    dead port 1/2 on $mux $procmux$1576.
    dead port 1/2 on $mux $procmux$1573.
    dead port 1/2 on $mux $procmux$1570.
    dead port 1/2 on $mux $procmux$1564.
    dead port 1/2 on $mux $procmux$1561.
    dead port 1/2 on $mux $procmux$1558.
    dead port 1/2 on $mux $procmux$1555.
    dead port 1/2 on $mux $procmux$1552.
    dead port 1/2 on $mux $procmux$1549.
    dead port 1/2 on $mux $procmux$1546.
    dead port 1/2 on $mux $procmux$1543.
    dead port 1/2 on $mux $procmux$1540.
    dead port 1/2 on $mux $procmux$1537.
    dead port 1/2 on $mux $procmux$1531.
    dead port 1/2 on $mux $procmux$1528.
    dead port 1/2 on $mux $procmux$1525.
    dead port 1/2 on $mux $procmux$1522.
    dead port 1/2 on $mux $procmux$1519.
    dead port 1/2 on $mux $procmux$1516.
    dead port 1/2 on $mux $procmux$1513.
    dead port 1/2 on $mux $procmux$1510.
    dead port 1/2 on $mux $procmux$1507.
    dead port 1/2 on $mux $procmux$1504.
    dead port 1/2 on $mux $procmux$1498.
    dead port 1/2 on $mux $procmux$1495.
    dead port 1/2 on $mux $procmux$1492.
    dead port 1/2 on $mux $procmux$1489.
    dead port 1/2 on $mux $procmux$1486.
    dead port 1/2 on $mux $procmux$1483.
    dead port 1/2 on $mux $procmux$1480.
    dead port 1/2 on $mux $procmux$1477.
    dead port 1/2 on $mux $procmux$1474.
    dead port 1/2 on $mux $procmux$1471.
    dead port 1/2 on $mux $procmux$1468.
    dead port 1/2 on $mux $procmux$1462.
    dead port 1/2 on $mux $procmux$1459.
    dead port 1/2 on $mux $procmux$1456.
    dead port 1/2 on $mux $procmux$1453.
    dead port 1/2 on $mux $procmux$1450.
    dead port 1/2 on $mux $procmux$1447.
    dead port 1/2 on $mux $procmux$1444.
    dead port 1/2 on $mux $procmux$1441.
    dead port 1/2 on $mux $procmux$1438.
    dead port 1/2 on $mux $procmux$1435.
    dead port 1/2 on $mux $procmux$1432.
    dead port 1/2 on $mux $procmux$1426.
    dead port 1/2 on $mux $procmux$1423.
    dead port 1/2 on $mux $procmux$1420.
    dead port 1/2 on $mux $procmux$1417.
    dead port 1/2 on $mux $procmux$1414.
    dead port 1/2 on $mux $procmux$1411.
    dead port 1/2 on $mux $procmux$1408.
    dead port 1/2 on $mux $procmux$1405.
    dead port 1/2 on $mux $procmux$1402.
    dead port 1/2 on $mux $procmux$1399.
    dead port 1/2 on $mux $procmux$1396.
    dead port 1/2 on $mux $procmux$1393.
    dead port 1/2 on $mux $procmux$1387.
    dead port 1/2 on $mux $procmux$1384.
    dead port 1/2 on $mux $procmux$1381.
    dead port 1/2 on $mux $procmux$1378.
    dead port 1/2 on $mux $procmux$1375.
    dead port 1/2 on $mux $procmux$1372.
    dead port 1/2 on $mux $procmux$1369.
    dead port 1/2 on $mux $procmux$1366.
    dead port 1/2 on $mux $procmux$1363.
    dead port 1/2 on $mux $procmux$1360.
    dead port 1/2 on $mux $procmux$1357.
    dead port 1/2 on $mux $procmux$1354.
    dead port 1/2 on $mux $procmux$1348.
    dead port 1/2 on $mux $procmux$1345.
    dead port 1/2 on $mux $procmux$1342.
    dead port 1/2 on $mux $procmux$1339.
    dead port 1/2 on $mux $procmux$1336.
    dead port 1/2 on $mux $procmux$1333.
    dead port 1/2 on $mux $procmux$1330.
    dead port 1/2 on $mux $procmux$1327.
    dead port 1/2 on $mux $procmux$1324.
    dead port 1/2 on $mux $procmux$1321.
    dead port 1/2 on $mux $procmux$1318.
    dead port 1/2 on $mux $procmux$1315.
    dead port 1/2 on $mux $procmux$1312.
    dead port 1/2 on $mux $procmux$1306.
    dead port 1/2 on $mux $procmux$1303.
    dead port 1/2 on $mux $procmux$1300.
    dead port 1/2 on $mux $procmux$1297.
    dead port 1/2 on $mux $procmux$1294.
    dead port 1/2 on $mux $procmux$1291.
    dead port 1/2 on $mux $procmux$1288.
    dead port 1/2 on $mux $procmux$1285.
    dead port 1/2 on $mux $procmux$1282.
    dead port 1/2 on $mux $procmux$1279.
    dead port 1/2 on $mux $procmux$1276.
    dead port 1/2 on $mux $procmux$1273.
    dead port 1/2 on $mux $procmux$1270.
    dead port 1/2 on $mux $procmux$1264.
    dead port 1/2 on $mux $procmux$1261.
    dead port 1/2 on $mux $procmux$1258.
    dead port 1/2 on $mux $procmux$1255.
    dead port 1/2 on $mux $procmux$1252.
    dead port 1/2 on $mux $procmux$1249.
    dead port 1/2 on $mux $procmux$1246.
    dead port 1/2 on $mux $procmux$1243.
    dead port 1/2 on $mux $procmux$1240.
    dead port 1/2 on $mux $procmux$1237.
    dead port 1/2 on $mux $procmux$1234.
    dead port 1/2 on $mux $procmux$1231.
    dead port 1/2 on $mux $procmux$1228.
    dead port 1/2 on $mux $procmux$1225.
    dead port 1/2 on $mux $procmux$1219.
    dead port 1/2 on $mux $procmux$1216.
    dead port 1/2 on $mux $procmux$1213.
    dead port 1/2 on $mux $procmux$1210.
    dead port 1/2 on $mux $procmux$1207.
    dead port 1/2 on $mux $procmux$1204.
    dead port 1/2 on $mux $procmux$1201.
    dead port 1/2 on $mux $procmux$1198.
    dead port 1/2 on $mux $procmux$1195.
    dead port 1/2 on $mux $procmux$1192.
    dead port 1/2 on $mux $procmux$1189.
    dead port 1/2 on $mux $procmux$1186.
    dead port 1/2 on $mux $procmux$1183.
    dead port 1/2 on $mux $procmux$1180.
    dead port 1/2 on $mux $procmux$1174.
    dead port 1/2 on $mux $procmux$1171.
    dead port 1/2 on $mux $procmux$1168.
    dead port 1/2 on $mux $procmux$1165.
    dead port 1/2 on $mux $procmux$1162.
    dead port 1/2 on $mux $procmux$1159.
    dead port 1/2 on $mux $procmux$1156.
    dead port 1/2 on $mux $procmux$1153.
    dead port 1/2 on $mux $procmux$1150.
    dead port 1/2 on $mux $procmux$1147.
    dead port 1/2 on $mux $procmux$1144.
    dead port 1/2 on $mux $procmux$1141.
    dead port 1/2 on $mux $procmux$1138.
    dead port 1/2 on $mux $procmux$1135.
    dead port 1/2 on $mux $procmux$1132.
    dead port 1/2 on $mux $procmux$1126.
    dead port 1/2 on $mux $procmux$1123.
    dead port 1/2 on $mux $procmux$1120.
    dead port 1/2 on $mux $procmux$1117.
    dead port 1/2 on $mux $procmux$1114.
    dead port 1/2 on $mux $procmux$1111.
    dead port 1/2 on $mux $procmux$1108.
    dead port 1/2 on $mux $procmux$1105.
    dead port 1/2 on $mux $procmux$1102.
    dead port 1/2 on $mux $procmux$1099.
    dead port 1/2 on $mux $procmux$1096.
    dead port 1/2 on $mux $procmux$1093.
    dead port 1/2 on $mux $procmux$1090.
    dead port 1/2 on $mux $procmux$1087.
    dead port 1/2 on $mux $procmux$1084.
    dead port 1/2 on $mux $procmux$1078.
    dead port 1/2 on $mux $procmux$1075.
    dead port 1/2 on $mux $procmux$1072.
    dead port 1/2 on $mux $procmux$1069.
    dead port 1/2 on $mux $procmux$1066.
    dead port 1/2 on $mux $procmux$1063.
    dead port 1/2 on $mux $procmux$1060.
    dead port 1/2 on $mux $procmux$1057.
    dead port 1/2 on $mux $procmux$1054.
    dead port 1/2 on $mux $procmux$1051.
    dead port 1/2 on $mux $procmux$1048.
    dead port 1/2 on $mux $procmux$1045.
    dead port 1/2 on $mux $procmux$1042.
    dead port 1/2 on $mux $procmux$1039.
    dead port 1/2 on $mux $procmux$1036.
    dead port 1/2 on $mux $procmux$1033.
    dead port 1/2 on $mux $procmux$1027.
    dead port 1/2 on $mux $procmux$1024.
    dead port 1/2 on $mux $procmux$1021.
    dead port 1/2 on $mux $procmux$1018.
    dead port 1/2 on $mux $procmux$1015.
    dead port 1/2 on $mux $procmux$1012.
    dead port 1/2 on $mux $procmux$1009.
    dead port 1/2 on $mux $procmux$1006.
    dead port 1/2 on $mux $procmux$1003.
    dead port 1/2 on $mux $procmux$1000.
    dead port 1/2 on $mux $procmux$997.
    dead port 1/2 on $mux $procmux$994.
    dead port 1/2 on $mux $procmux$991.
    dead port 1/2 on $mux $procmux$988.
    dead port 1/2 on $mux $procmux$985.
    dead port 1/2 on $mux $procmux$982.
    dead port 1/2 on $mux $procmux$976.
    dead port 1/2 on $mux $procmux$973.
    dead port 1/2 on $mux $procmux$970.
    dead port 1/2 on $mux $procmux$967.
    dead port 1/2 on $mux $procmux$964.
    dead port 1/2 on $mux $procmux$961.
    dead port 1/2 on $mux $procmux$958.
    dead port 1/2 on $mux $procmux$955.
    dead port 1/2 on $mux $procmux$952.
    dead port 1/2 on $mux $procmux$949.
    dead port 1/2 on $mux $procmux$946.
    dead port 1/2 on $mux $procmux$943.
    dead port 1/2 on $mux $procmux$940.
    dead port 1/2 on $mux $procmux$937.
    dead port 1/2 on $mux $procmux$934.
    dead port 1/2 on $mux $procmux$931.
    dead port 1/2 on $mux $procmux$928.
    dead port 1/2 on $mux $procmux$922.
    dead port 1/2 on $mux $procmux$919.
    dead port 1/2 on $mux $procmux$916.
    dead port 1/2 on $mux $procmux$913.
    dead port 1/2 on $mux $procmux$910.
    dead port 1/2 on $mux $procmux$907.
    dead port 1/2 on $mux $procmux$904.
    dead port 1/2 on $mux $procmux$901.
    dead port 1/2 on $mux $procmux$898.
    dead port 1/2 on $mux $procmux$895.
    dead port 1/2 on $mux $procmux$892.
    dead port 1/2 on $mux $procmux$889.
    dead port 1/2 on $mux $procmux$886.
    dead port 1/2 on $mux $procmux$883.
    dead port 1/2 on $mux $procmux$880.
    dead port 1/2 on $mux $procmux$877.
    dead port 1/2 on $mux $procmux$874.
    dead port 1/2 on $mux $procmux$868.
    dead port 1/2 on $mux $procmux$865.
    dead port 1/2 on $mux $procmux$862.
    dead port 1/2 on $mux $procmux$859.
    dead port 1/2 on $mux $procmux$856.
    dead port 1/2 on $mux $procmux$853.
    dead port 1/2 on $mux $procmux$850.
    dead port 1/2 on $mux $procmux$847.
    dead port 1/2 on $mux $procmux$844.
    dead port 1/2 on $mux $procmux$841.
    dead port 1/2 on $mux $procmux$838.
    dead port 1/2 on $mux $procmux$835.
    dead port 1/2 on $mux $procmux$832.
    dead port 1/2 on $mux $procmux$829.
    dead port 1/2 on $mux $procmux$826.
    dead port 1/2 on $mux $procmux$823.
    dead port 1/2 on $mux $procmux$820.
    dead port 1/2 on $mux $procmux$817.
    dead port 1/2 on $mux $procmux$811.
    dead port 1/2 on $mux $procmux$808.
    dead port 1/2 on $mux $procmux$805.
    dead port 1/2 on $mux $procmux$802.
    dead port 1/2 on $mux $procmux$799.
    dead port 1/2 on $mux $procmux$796.
    dead port 1/2 on $mux $procmux$793.
    dead port 1/2 on $mux $procmux$790.
    dead port 1/2 on $mux $procmux$787.
    dead port 1/2 on $mux $procmux$784.
    dead port 1/2 on $mux $procmux$781.
    dead port 1/2 on $mux $procmux$778.
    dead port 1/2 on $mux $procmux$775.
    dead port 1/2 on $mux $procmux$772.
    dead port 1/2 on $mux $procmux$769.
    dead port 1/2 on $mux $procmux$766.
    dead port 1/2 on $mux $procmux$763.
    dead port 1/2 on $mux $procmux$760.
    dead port 1/2 on $mux $procmux$754.
    dead port 1/2 on $mux $procmux$751.
    dead port 1/2 on $mux $procmux$748.
    dead port 1/2 on $mux $procmux$745.
    dead port 1/2 on $mux $procmux$742.
    dead port 1/2 on $mux $procmux$739.
    dead port 1/2 on $mux $procmux$736.
    dead port 1/2 on $mux $procmux$733.
    dead port 1/2 on $mux $procmux$730.
    dead port 1/2 on $mux $procmux$727.
    dead port 1/2 on $mux $procmux$724.
    dead port 1/2 on $mux $procmux$721.
    dead port 1/2 on $mux $procmux$718.
    dead port 1/2 on $mux $procmux$715.
    dead port 1/2 on $mux $procmux$712.
    dead port 1/2 on $mux $procmux$709.
    dead port 1/2 on $mux $procmux$706.
    dead port 1/2 on $mux $procmux$703.
    dead port 1/2 on $mux $procmux$700.
    dead port 1/2 on $mux $procmux$694.
    dead port 1/2 on $mux $procmux$691.
    dead port 1/2 on $mux $procmux$688.
    dead port 1/2 on $mux $procmux$685.
    dead port 1/2 on $mux $procmux$682.
    dead port 1/2 on $mux $procmux$679.
    dead port 1/2 on $mux $procmux$676.
    dead port 1/2 on $mux $procmux$673.
    dead port 1/2 on $mux $procmux$670.
    dead port 1/2 on $mux $procmux$667.
    dead port 1/2 on $mux $procmux$664.
    dead port 1/2 on $mux $procmux$661.
    dead port 1/2 on $mux $procmux$658.
    dead port 1/2 on $mux $procmux$655.
    dead port 1/2 on $mux $procmux$652.
    dead port 1/2 on $mux $procmux$649.
    dead port 1/2 on $mux $procmux$646.
    dead port 1/2 on $mux $procmux$643.
    dead port 1/2 on $mux $procmux$640.
    dead port 1/2 on $mux $procmux$634.
    dead port 1/2 on $mux $procmux$631.
    dead port 1/2 on $mux $procmux$628.
    dead port 1/2 on $mux $procmux$625.
    dead port 1/2 on $mux $procmux$622.
    dead port 1/2 on $mux $procmux$619.
    dead port 1/2 on $mux $procmux$616.
    dead port 1/2 on $mux $procmux$613.
    dead port 1/2 on $mux $procmux$610.
    dead port 1/2 on $mux $procmux$607.
    dead port 1/2 on $mux $procmux$604.
    dead port 1/2 on $mux $procmux$601.
    dead port 1/2 on $mux $procmux$598.
    dead port 1/2 on $mux $procmux$595.
    dead port 1/2 on $mux $procmux$592.
    dead port 1/2 on $mux $procmux$589.
    dead port 1/2 on $mux $procmux$586.
    dead port 1/2 on $mux $procmux$583.
    dead port 1/2 on $mux $procmux$580.
    dead port 1/2 on $mux $procmux$577.
    dead port 1/2 on $mux $procmux$571.
    dead port 1/2 on $mux $procmux$568.
    dead port 1/2 on $mux $procmux$565.
    dead port 1/2 on $mux $procmux$562.
    dead port 1/2 on $mux $procmux$559.
    dead port 1/2 on $mux $procmux$556.
    dead port 1/2 on $mux $procmux$553.
    dead port 1/2 on $mux $procmux$550.
    dead port 1/2 on $mux $procmux$547.
    dead port 1/2 on $mux $procmux$544.
    dead port 1/2 on $mux $procmux$541.
    dead port 1/2 on $mux $procmux$538.
    dead port 1/2 on $mux $procmux$535.
    dead port 1/2 on $mux $procmux$532.
    dead port 1/2 on $mux $procmux$529.
    dead port 1/2 on $mux $procmux$526.
    dead port 1/2 on $mux $procmux$523.
    dead port 1/2 on $mux $procmux$520.
    dead port 1/2 on $mux $procmux$517.
    dead port 1/2 on $mux $procmux$514.
    dead port 1/2 on $mux $procmux$508.
    dead port 1/2 on $mux $procmux$505.
    dead port 1/2 on $mux $procmux$502.
    dead port 1/2 on $mux $procmux$499.
    dead port 1/2 on $mux $procmux$496.
    dead port 1/2 on $mux $procmux$493.
    dead port 1/2 on $mux $procmux$490.
    dead port 1/2 on $mux $procmux$487.
    dead port 1/2 on $mux $procmux$484.
    dead port 1/2 on $mux $procmux$481.
    dead port 1/2 on $mux $procmux$478.
    dead port 1/2 on $mux $procmux$475.
    dead port 1/2 on $mux $procmux$472.
    dead port 1/2 on $mux $procmux$469.
    dead port 1/2 on $mux $procmux$466.
    dead port 1/2 on $mux $procmux$463.
    dead port 1/2 on $mux $procmux$460.
    dead port 1/2 on $mux $procmux$457.
    dead port 1/2 on $mux $procmux$454.
    dead port 1/2 on $mux $procmux$451.
    dead port 1/2 on $mux $procmux$448.
    dead port 1/2 on $mux $procmux$442.
    dead port 1/2 on $mux $procmux$439.
    dead port 1/2 on $mux $procmux$436.
    dead port 1/2 on $mux $procmux$433.
    dead port 1/2 on $mux $procmux$430.
    dead port 1/2 on $mux $procmux$427.
    dead port 1/2 on $mux $procmux$424.
    dead port 1/2 on $mux $procmux$421.
    dead port 1/2 on $mux $procmux$418.
    dead port 1/2 on $mux $procmux$415.
    dead port 1/2 on $mux $procmux$412.
    dead port 1/2 on $mux $procmux$409.
    dead port 1/2 on $mux $procmux$406.
    dead port 1/2 on $mux $procmux$403.
    dead port 1/2 on $mux $procmux$400.
    dead port 1/2 on $mux $procmux$397.
    dead port 1/2 on $mux $procmux$394.
    dead port 1/2 on $mux $procmux$391.
    dead port 1/2 on $mux $procmux$388.
    dead port 1/2 on $mux $procmux$385.
    dead port 1/2 on $mux $procmux$382.
    dead port 1/2 on $mux $procmux$376.
    dead port 1/2 on $mux $procmux$373.
    dead port 1/2 on $mux $procmux$370.
    dead port 1/2 on $mux $procmux$367.
    dead port 1/2 on $mux $procmux$364.
    dead port 1/2 on $mux $procmux$361.
    dead port 1/2 on $mux $procmux$358.
    dead port 1/2 on $mux $procmux$355.
    dead port 1/2 on $mux $procmux$352.
    dead port 1/2 on $mux $procmux$349.
    dead port 1/2 on $mux $procmux$346.
    dead port 1/2 on $mux $procmux$343.
    dead port 1/2 on $mux $procmux$340.
    dead port 1/2 on $mux $procmux$337.
    dead port 1/2 on $mux $procmux$334.
    dead port 1/2 on $mux $procmux$331.
    dead port 1/2 on $mux $procmux$328.
    dead port 1/2 on $mux $procmux$325.
    dead port 1/2 on $mux $procmux$322.
    dead port 1/2 on $mux $procmux$319.
    dead port 1/2 on $mux $procmux$316.
    dead port 1/2 on $mux $procmux$313.
    dead port 1/2 on $mux $procmux$307.
    dead port 1/2 on $mux $procmux$304.
    dead port 1/2 on $mux $procmux$301.
    dead port 1/2 on $mux $procmux$298.
    dead port 1/2 on $mux $procmux$295.
    dead port 1/2 on $mux $procmux$292.
    dead port 1/2 on $mux $procmux$289.
    dead port 1/2 on $mux $procmux$286.
    dead port 1/2 on $mux $procmux$283.
    dead port 1/2 on $mux $procmux$280.
    dead port 1/2 on $mux $procmux$277.
    dead port 1/2 on $mux $procmux$274.
    dead port 1/2 on $mux $procmux$271.
    dead port 1/2 on $mux $procmux$268.
    dead port 1/2 on $mux $procmux$265.
    dead port 1/2 on $mux $procmux$262.
    dead port 1/2 on $mux $procmux$259.
    dead port 1/2 on $mux $procmux$256.
    dead port 1/2 on $mux $procmux$253.
    dead port 1/2 on $mux $procmux$250.
    dead port 1/2 on $mux $procmux$247.
    dead port 1/2 on $mux $procmux$244.
    dead port 1/2 on $mux $procmux$238.
    dead port 1/2 on $mux $procmux$235.
    dead port 1/2 on $mux $procmux$232.
    dead port 1/2 on $mux $procmux$229.
    dead port 1/2 on $mux $procmux$226.
    dead port 1/2 on $mux $procmux$223.
    dead port 1/2 on $mux $procmux$220.
    dead port 1/2 on $mux $procmux$217.
    dead port 1/2 on $mux $procmux$214.
    dead port 1/2 on $mux $procmux$211.
    dead port 1/2 on $mux $procmux$208.
    dead port 1/2 on $mux $procmux$205.
    dead port 1/2 on $mux $procmux$202.
    dead port 1/2 on $mux $procmux$199.
    dead port 1/2 on $mux $procmux$196.
    dead port 1/2 on $mux $procmux$193.
    dead port 1/2 on $mux $procmux$190.
    dead port 1/2 on $mux $procmux$187.
    dead port 1/2 on $mux $procmux$184.
    dead port 1/2 on $mux $procmux$181.
    dead port 1/2 on $mux $procmux$178.
    dead port 1/2 on $mux $procmux$175.
    dead port 1/2 on $mux $procmux$172.
    dead port 1/2 on $mux $procmux$166.
    dead port 1/2 on $mux $procmux$163.
    dead port 1/2 on $mux $procmux$160.
    dead port 1/2 on $mux $procmux$157.
    dead port 1/2 on $mux $procmux$154.
    dead port 1/2 on $mux $procmux$151.
    dead port 1/2 on $mux $procmux$148.
    dead port 1/2 on $mux $procmux$145.
    dead port 1/2 on $mux $procmux$142.
    dead port 1/2 on $mux $procmux$139.
    dead port 1/2 on $mux $procmux$136.
    dead port 1/2 on $mux $procmux$133.
    dead port 1/2 on $mux $procmux$130.
    dead port 1/2 on $mux $procmux$127.
    dead port 1/2 on $mux $procmux$124.
    dead port 1/2 on $mux $procmux$121.
    dead port 1/2 on $mux $procmux$118.
    dead port 1/2 on $mux $procmux$115.
    dead port 1/2 on $mux $procmux$112.
    dead port 1/2 on $mux $procmux$109.
    dead port 1/2 on $mux $procmux$106.
    dead port 1/2 on $mux $procmux$103.
    dead port 1/2 on $mux $procmux$100.
    dead port 2/2 on $mux $procmux$2010.
    dead port 1/2 on $mux $procmux$2013.
    dead port 1/2 on $mux $procmux$2018.
    dead port 1/2 on $mux $procmux$2024.
    dead port 1/2 on $mux $procmux$2029.
    dead port 1/2 on $mux $procmux$2032.
    dead port 2/2 on $mux $procmux$2032.
    dead port 1/2 on $mux $procmux$2035.
    dead port 2/2 on $mux $procmux$2035.
    dead port 2/2 on $mux $procmux$2064.
    dead port 1/2 on $mux $procmux$2076.
    dead port 2/2 on $mux $procmux$2076.
Removed 582 multiplexer ports.
<suppressed ~8 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpu_add.
    New ctrl vector for $pmux cell $procmux$1985: { $procmux$2009_CMP $procmux$2008_CMP $procmux$2007_CMP $procmux$2006_CMP $procmux$2005_CMP $procmux$2004_CMP $procmux$2003_CMP $procmux$2002_CMP $procmux$2001_CMP $procmux$2000_CMP $procmux$1999_CMP $procmux$1998_CMP $procmux$1997_CMP $procmux$1996_CMP $procmux$1995_CMP $procmux$1994_CMP $procmux$1993_CMP $procmux$1992_CMP $procmux$1991_CMP $procmux$1990_CMP $procmux$1989_CMP $procmux$1988_CMP $procmux$1987_CMP }
    New ctrl vector for $pmux cell $procmux$2039: { $procmux$2063_CMP $procmux$2062_CMP $procmux$2061_CMP $procmux$2060_CMP $procmux$2059_CMP $procmux$2058_CMP $procmux$2057_CMP $procmux$2056_CMP $procmux$2055_CMP $procmux$2054_CMP $procmux$2053_CMP $procmux$2052_CMP $procmux$2051_CMP $procmux$2050_CMP $procmux$2049_CMP $procmux$2048_CMP $procmux$2047_CMP $procmux$2046_CMP $procmux$2045_CMP $procmux$2044_CMP $procmux$2043_CMP $procmux$2042_CMP $procmux$2041_CMP }
  Optimizing cells in module \fpu_add.
Performed a total of 2 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpu_add'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpu_add..
Removed 2 unused cells and 1365 unused wires.
<suppressed ~4 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpu_add.
<suppressed ~1 debug messages>

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpu_add..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpu_add.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpu_add'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpu_add..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpu_add.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fpu_add..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fpu_add.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fpu_add'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fpu_add..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module fpu_add.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== fpu_add ===

   Number of wires:                126
   Number of wire bits:           1419
   Number of public wires:          11
   Number of public wire bits:     243
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                148
     $add                           33
     $dff                           64
     $eq                           368
     $gt                             8
     $logic_and                      3
     $lt                            32
     $mux                          905
     $not                            2
     $pmux                          48
     $sub                          250

End of script. Logfile hash: 525b2f0e47, CPU: user 0.28s system 0.01s, MEM: 22.31 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 34% 5x opt_expr (0 sec), 11% 3x opt_muxtree (0 sec), ...
