<?xml version="1.0"?>
<regs:peripheral xmlns:regs="http://swtools.freescale.net/XSD/registers/3.0/regsPeripheral.xsd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://swtools.freescale.net/XSD/registers/3.0/regsPeripheral.xsd http://swtools.freescale.net/XSD/registers/3.0/regsPeripheral.xsd">
  <register offset="0" width="32" name="CR0" description="ERM Configuration Register 0">
    <alias type="CMSIS" value="CR0"/>
    <reserved_bit_field offset="0" width="2" reset_value="0"/>
    <reserved_bit_field offset="2" width="2" reset_value="0"/>
    <reserved_bit_field offset="4" width="2" reset_value="0"/>
    <reserved_bit_field offset="6" width="2" reset_value="0"/>
    <reserved_bit_field offset="8" width="2" reset_value="0"/>
    <reserved_bit_field offset="10" width="2" reset_value="0"/>
    <reserved_bit_field offset="12" width="2" reset_value="0"/>
    <reserved_bit_field offset="14" width="2" reset_value="0"/>
    <reserved_bit_field offset="16" width="2" reset_value="0"/>
    <reserved_bit_field offset="18" width="2" reset_value="0"/>
    <reserved_bit_field offset="20" width="2" reset_value="0"/>
    <reserved_bit_field offset="22" width="2" reset_value="0"/>
    <reserved_bit_field offset="24" width="2" reset_value="0"/>
    <bit_field offset="26" width="1" name="ENCIE1" access="RW" reset_value="0" description="ENCIE1">
      <alias type="CMSIS" value="ERM_CR0_ENCIE1(x)"/>
      <bit_field_value name="CR0_ENCIE1_0b0" value="0b0" description="Interrupt notification of Memory 1 non-correctable error events is disabled."/>
      <bit_field_value name="CR0_ENCIE1_0b1" value="0b1" description="Interrupt notification of Memory 1 non-correctable error events is enabled."/>
    </bit_field>
    <bit_field offset="27" width="1" name="ESCIE1" access="RW" reset_value="0" description="ESCIE1">
      <alias type="CMSIS" value="ERM_CR0_ESCIE1(x)"/>
      <bit_field_value name="CR0_ESCIE1_0b0" value="0b0" description="Interrupt notification of Memory 1 single-bit correction events is disabled."/>
      <bit_field_value name="CR0_ESCIE1_0b1" value="0b1" description="Interrupt notification of Memory 1 single-bit correction events is enabled."/>
    </bit_field>
    <reserved_bit_field offset="28" width="2" reset_value="0"/>
    <bit_field offset="30" width="1" name="ENCIE0" access="RW" reset_value="0" description="ENCIE0">
      <alias type="CMSIS" value="ERM_CR0_ENCIE0(x)"/>
      <bit_field_value name="CR0_ENCIE0_0b0" value="0b0" description="Interrupt notification of Memory 0 non-correctable error events is disabled."/>
      <bit_field_value name="CR0_ENCIE0_0b1" value="0b1" description="Interrupt notification of Memory 0 non-correctable error events is enabled."/>
    </bit_field>
    <bit_field offset="31" width="1" name="ESCIE0" access="RW" reset_value="0" description="ESCIE0">
      <alias type="CMSIS" value="ERM_CR0_ESCIE0(x)"/>
      <bit_field_value name="CR0_ESCIE0_0b0" value="0b0" description="Interrupt notification of Memory 0 single-bit correction events is disabled."/>
      <bit_field_value name="CR0_ESCIE0_0b1" value="0b1" description="Interrupt notification of Memory 0 single-bit correction events is enabled."/>
    </bit_field>
  </register>
  <register offset="0x10" width="32" name="SR0" description="ERM Status Register 0">
    <alias type="CMSIS" value="SR0"/>
    <reserved_bit_field offset="0" width="4" reset_value="0"/>
    <reserved_bit_field offset="4" width="4" reset_value="0"/>
    <reserved_bit_field offset="8" width="4" reset_value="0"/>
    <reserved_bit_field offset="12" width="4" reset_value="0"/>
    <reserved_bit_field offset="16" width="4" reset_value="0"/>
    <reserved_bit_field offset="20" width="4" reset_value="0"/>
    <reserved_bit_field offset="24" width="2" reset_value="0"/>
    <bit_field offset="26" width="1" name="NCE1" access="W1C" reset_value="0" description="NCE1">
      <alias type="CMSIS" value="ERM_SR0_NCE1(x)"/>
      <bit_field_value name="SR0_NCE1_0b0" value="0b0" description="No non-correctable error event on Memory 1 detected"/>
      <bit_field_value name="SR0_NCE1_0b1" value="0b1" description="Non-correctable error event on Memory 1 detected"/>
    </bit_field>
    <bit_field offset="27" width="1" name="SBC1" access="W1C" reset_value="0" description="SBC1">
      <alias type="CMSIS" value="ERM_SR0_SBC1(x)"/>
      <bit_field_value name="SR0_SBC1_0b0" value="0b0" description="No single-bit correction event on Memory 1 detected"/>
      <bit_field_value name="SR0_SBC1_0b1" value="0b1" description="Single-bit correction event on Memory 1 detected"/>
    </bit_field>
    <reserved_bit_field offset="28" width="2" reset_value="0"/>
    <bit_field offset="30" width="1" name="NCE0" access="W1C" reset_value="0" description="NCE0">
      <alias type="CMSIS" value="ERM_SR0_NCE0(x)"/>
      <bit_field_value name="SR0_NCE0_0b0" value="0b0" description="No non-correctable error event on Memory 0 detected"/>
      <bit_field_value name="SR0_NCE0_0b1" value="0b1" description="Non-correctable error event on Memory 0 detected"/>
    </bit_field>
    <bit_field offset="31" width="1" name="SBC0" access="W1C" reset_value="0" description="SBC0">
      <alias type="CMSIS" value="ERM_SR0_SBC0(x)"/>
      <bit_field_value name="SR0_SBC0_0b0" value="0b0" description="No single-bit correction event on Memory 0 detected"/>
      <bit_field_value name="SR0_SBC0_0b1" value="0b1" description="Single-bit correction event on Memory 0 detected"/>
    </bit_field>
  </register>
  <register offset="0x100" width="32" name="EAR0" description="ERM Memory n Error Address Register">
    <alias type="CMSIS" value="EAR0"/>
    <bit_field offset="0" width="32" name="EAR" access="RO" reset_value="0" description="EAR">
      <alias type="CMSIS" value="ERM_EAR0_EAR(x)"/>
    </bit_field>
  </register>
  <register offset="0x110" width="32" name="EAR1" description="ERM Memory n Error Address Register">
    <alias type="CMSIS" value="EAR1"/>
    <bit_field offset="0" width="32" name="EAR" access="RO" reset_value="0" description="EAR">
      <alias type="CMSIS" value="ERM_EAR1_EAR(x)"/>
    </bit_field>
  </register>
</regs:peripheral>