{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613043549644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613043549644 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 11 17:09:09 2021 " "Processing started: Thu Feb 11 17:09:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613043549644 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613043549644 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCD_ADD -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCD_ADD -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613043549644 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1613043549880 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1613043549880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder-Struct " "Found design unit 1: Full_Adder-Struct" {  } { { "Full_Adder.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCD_ADD/Full_Adder.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043557393 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "Full_Adder.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCD_ADD/Full_Adder.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043557393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613043557393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD-Struct " "Found design unit 1: BCD-Struct" {  } { { "BCD.vhd" "" { Text "S:/EE214_Labs/Lab3/BCD_ADD/BCD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043557394 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.vhd" "" { Text "S:/EE214_Labs/Lab3/BCD_ADD/BCD.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043557394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613043557394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourBitAdder-Struct " "Found design unit 1: FourBitAdder-Struct" {  } { { "FourBitAdder.vhd" "" { Text "S:/EE214_Labs/Lab3/BCD_ADD/FourBitAdder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043557395 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourBitAdder " "Found entity 1: FourBitAdder" {  } { { "FourBitAdder.vhd" "" { Text "S:/EE214_Labs/Lab3/BCD_ADD/FourBitAdder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043557395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613043557395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCD_ADD/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043557396 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCD_ADD/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043557396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613043557396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCD_ADD/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043557397 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCD_ADD/Gates.vhdl" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043557397 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCD_ADD/Gates.vhdl" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043557397 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCD_ADD/Gates.vhdl" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043557397 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCD_ADD/Gates.vhdl" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043557397 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCD_ADD/Gates.vhdl" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043557397 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCD_ADD/Gates.vhdl" 111 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043557397 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCD_ADD/Gates.vhdl" 122 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043557397 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCD_ADD/Gates.vhdl" 133 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043557397 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCD_ADD/Gates.vhdl" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043557397 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCD_ADD/Gates.vhdl" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043557397 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCD_ADD/Gates.vhdl" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043557397 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCD_ADD/Gates.vhdl" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043557397 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCD_ADD/Gates.vhdl" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043557397 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCD_ADD/Gates.vhdl" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043557397 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCD_ADD/Gates.vhdl" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043557397 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCD_ADD/Gates.vhdl" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043557397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613043557397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCD_ADD/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043557398 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "S:/EE214_Labs/Lab3/BCD_ADD/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043557398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613043557398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_ADD-Struct " "Found design unit 1: BCD_ADD-Struct" {  } { { "BCD_ADD.vhd" "" { Text "S:/EE214_Labs/Lab3/BCD_ADD/BCD_ADD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043557399 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_ADD " "Found entity 1: BCD_ADD" {  } { { "BCD_ADD.vhd" "" { Text "S:/EE214_Labs/Lab3/BCD_ADD/BCD_ADD.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043557399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613043557399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitbcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitbcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FourBitBCD-Struct " "Found design unit 1: FourBitBCD-Struct" {  } { { "FourBitBCD.vhd" "" { Text "S:/EE214_Labs/Lab3/BCD_ADD/FourBitBCD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043557400 ""} { "Info" "ISGN_ENTITY_NAME" "1 FourBitBCD " "Found entity 1: FourBitBCD" {  } { { "FourBitBCD.vhd" "" { Text "S:/EE214_Labs/Lab3/BCD_ADD/FourBitBCD.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613043557400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613043557400 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1613043557428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_ADD BCD_ADD:add_instance " "Elaborating entity \"BCD_ADD\" for hierarchy \"BCD_ADD:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "S:/EE214_Labs/Lab3/BCD_ADD/DUT.vhdl" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613043557429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitBCD BCD_ADD:add_instance\|FourBitBCD:f0 " "Elaborating entity \"FourBitBCD\" for hierarchy \"BCD_ADD:add_instance\|FourBitBCD:f0\"" {  } { { "BCD_ADD.vhd" "f0" { Text "S:/EE214_Labs/Lab3/BCD_ADD/BCD_ADD.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613043557429 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp1 FourBitBCD.vhd(12) " "Verilog HDL or VHDL warning at FourBitBCD.vhd(12): object \"temp1\" assigned a value but never read" {  } { { "FourBitBCD.vhd" "" { Text "S:/EE214_Labs/Lab3/BCD_ADD/FourBitBCD.vhd" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1613043557430 "|DUT|BCD_ADD:add_instance|FourBitBCD:f0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourBitAdder BCD_ADD:add_instance\|FourBitBCD:f0\|FourBitAdder:f0 " "Elaborating entity \"FourBitAdder\" for hierarchy \"BCD_ADD:add_instance\|FourBitBCD:f0\|FourBitAdder:f0\"" {  } { { "FourBitBCD.vhd" "f0" { Text "S:/EE214_Labs/Lab3/BCD_ADD/FourBitBCD.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613043557430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder BCD_ADD:add_instance\|FourBitBCD:f0\|FourBitAdder:f0\|Full_Adder:f0 " "Elaborating entity \"Full_Adder\" for hierarchy \"BCD_ADD:add_instance\|FourBitBCD:f0\|FourBitAdder:f0\|Full_Adder:f0\"" {  } { { "FourBitAdder.vhd" "f0" { Text "S:/EE214_Labs/Lab3/BCD_ADD/FourBitAdder.vhd" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613043557431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HALF_ADDER BCD_ADD:add_instance\|FourBitBCD:f0\|FourBitAdder:f0\|Full_Adder:f0\|HALF_ADDER:ha " "Elaborating entity \"HALF_ADDER\" for hierarchy \"BCD_ADD:add_instance\|FourBitBCD:f0\|FourBitAdder:f0\|Full_Adder:f0\|HALF_ADDER:ha\"" {  } { { "Full_Adder.vhdl" "ha" { Text "S:/EE214_Labs/Lab3/BCD_ADD/Full_Adder.vhdl" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613043557431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_2 BCD_ADD:add_instance\|FourBitBCD:f0\|FourBitAdder:f0\|Full_Adder:f0\|AND_2:a1 " "Elaborating entity \"AND_2\" for hierarchy \"BCD_ADD:add_instance\|FourBitBCD:f0\|FourBitAdder:f0\|Full_Adder:f0\|AND_2:a1\"" {  } { { "Full_Adder.vhdl" "a1" { Text "S:/EE214_Labs/Lab3/BCD_ADD/Full_Adder.vhdl" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613043557432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OR_2 BCD_ADD:add_instance\|FourBitBCD:f0\|FourBitAdder:f0\|Full_Adder:f0\|OR_2:o1 " "Elaborating entity \"OR_2\" for hierarchy \"BCD_ADD:add_instance\|FourBitBCD:f0\|FourBitAdder:f0\|Full_Adder:f0\|OR_2:o1\"" {  } { { "Full_Adder.vhdl" "o1" { Text "S:/EE214_Labs/Lab3/BCD_ADD/Full_Adder.vhdl" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613043557432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_2 BCD_ADD:add_instance\|FourBitBCD:f0\|FourBitAdder:f0\|Full_Adder:f0\|XOR_2:x1 " "Elaborating entity \"XOR_2\" for hierarchy \"BCD_ADD:add_instance\|FourBitBCD:f0\|FourBitAdder:f0\|Full_Adder:f0\|XOR_2:x1\"" {  } { { "Full_Adder.vhdl" "x1" { Text "S:/EE214_Labs/Lab3/BCD_ADD/Full_Adder.vhdl" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613043557433 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1613043557774 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1613043557774 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22 " "Implemented 22 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1613043557774 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1613043557774 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613043557919 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 11 17:09:17 2021 " "Processing ended: Thu Feb 11 17:09:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613043557919 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613043557919 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613043557919 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613043557919 ""}
