# Design: Design RadiantSim already active.
# DESIGN: Default Design Language: VERILOG
# DESIGN: Default BDE Language: VERILOG
# DESIGN: Flow Manager: Not Defined
alog -O2 -sve -msg 5 -sv2k12 -work RadiantSim $dsn/src/codeCheck.v $dsn/src/easySerialOut.v $dsn/src/MainModule.v $dsn/src/MainTestBench.v $dsn/src/serialOut.v $dsn/src/timer.v
# Pass 1. Scanning modules hierarchy.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Unit top modules: Test.
# $root top modules: Test.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
alog -O2 -sve -msg 5 -sv2k12 -work RadiantSim $dsn/src/MainTestBench.v $dsn/src/MainModule.v $dsn/src/codeCheck.v $dsn/src/easySerialOut.v $dsn/src/serialOut.v $dsn/src/timer.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Test.
# $root top modules: Test.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+Test Test
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 18 (100.00%) other processes in SLP
# SLP: 66 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5530 kB (elbread=1280 elab2=4117 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location D:\Users\nicob\Desktop\TP2_E3-G2\NextSim\RadiantSim\src\wave.asdb
#  23:35, jueves, 18 de noviembre de 2021
#  Simulation has been initialized
run
# RUNTIME: Info: RUNTIME_0068 MainTestBench.v (36): $finish called.
# KERNEL: Time: 105 ns,  Iteration: 0,  Instance: /Test,  Process: @INITIAL#21_0@.
# KERNEL: stopped at time: 105 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# 9 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'D:/Users/nicob/Desktop/TP2_E3-G2/NextSim/RadiantSim/src/wave.asdb'.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+Test Test
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 0 primitives and 18 (100.00%) other processes in SLP
# SLP: 66 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5530 kB (elbread=1280 elab2=4117 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location D:\Users\nicob\Desktop\TP2_E3-G2\NextSim\RadiantSim\src\wave.asdb
#  23:36, jueves, 18 de noviembre de 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/Users/nicob/Desktop/TP2_E3-G2/NextSim/RadiantSim/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 MainTestBench.v (36): $finish called.
# KERNEL: Time: 105 ns,  Iteration: 0,  Instance: /Test,  Process: @INITIAL#21_0@.
# KERNEL: stopped at time: 105 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+Test Test
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work RadiantSim $dsn/src/MainTestBench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module MainModule found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Test.
# $root top modules: Test.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.4 [s]
# SLP: 0 primitives and 18 (100.00%) other processes in SLP
# SLP: 66 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5530 kB (elbread=1280 elab2=4117 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location D:\Users\nicob\Desktop\TP2_E3-G2\NextSim\RadiantSim\src\wave.asdb
#  23:36, jueves, 18 de noviembre de 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/Users/nicob/Desktop/TP2_E3-G2/NextSim/RadiantSim/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 MainTestBench.v (36): $finish called.
# KERNEL: Time: 195 ns,  Iteration: 0,  Instance: /Test,  Process: @INITIAL#21_0@.
# KERNEL: stopped at time: 195 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
alog -O2 -sve -msg 5 -sv2k12 -work RadiantSim $dsn/src/MainTestBench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module MainModule found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Test.
# $root top modules: Test.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 18 (100.00%) other processes in SLP
# SLP: 66 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5530 kB (elbread=1280 elab2=4117 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location D:\Users\nicob\Desktop\TP2_E3-G2\NextSim\RadiantSim\src\wave.asdb
#  23:37, jueves, 18 de noviembre de 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/Users/nicob/Desktop/TP2_E3-G2/NextSim/RadiantSim/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 MainTestBench.v (38): $finish called.
# KERNEL: Time: 205 ns,  Iteration: 0,  Instance: /Test,  Process: @INITIAL#21_0@.
# KERNEL: stopped at time: 205 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+Test Test
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work RadiantSim $dsn/src/MainTestBench.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Info: VCP2113 Module MainModule found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: Test.
# $root top modules: Test.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.4 [s]
# SLP: Finished : 0.5 [s]
# SLP: 0 primitives and 18 (100.00%) other processes in SLP
# SLP: 66 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.5 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5530 kB (elbread=1280 elab2=4117 kernel=133 sdf=0)
# KERNEL: ASDB file was created in location D:\Users\nicob\Desktop\TP2_E3-G2\NextSim\RadiantSim\src\wave.asdb
#  23:38, jueves, 18 de noviembre de 2021
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'D:/Users/nicob/Desktop/TP2_E3-G2/NextSim/RadiantSim/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 MainTestBench.v (38): $finish called.
# KERNEL: Time: 205 ns,  Iteration: 0,  Instance: /Test,  Process: @INITIAL#21_0@.
# KERNEL: stopped at time: 205 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# Adding file D:\Users\nicob\Desktop\TP2_E3-G2\NextSim\RadiantSim\src\SimOut.awc ... Done
# Adding file D:\Users\nicob\Desktop\TP2_E3-G2\NextSim\RadiantSim\src\SimOut.awc ... Done
