{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1574347481092 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1574347481093 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 21 09:44:40 2019 " "Processing started: Thu Nov 21 09:44:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1574347481093 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1574347481093 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --generate_functional_sim_netlist lab9 -c lab9 " "Command: quartus_map --generate_functional_sim_netlist lab9 -c lab9" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1574347481093 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1574347481824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hwy.v 1 1 " "Found 1 design units, including 1 entities, in source file hwy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hwy " "Found entity 1: hwy" {  } { { "hwy.v" "" { Text "C:/GitHubRepo/Quartos/lab9/hwy.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574347481902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574347481902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file tflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 tflipflop " "Found entity 1: tflipflop" {  } { { "tflipflop.v" "" { Text "C:/GitHubRepo/Quartos/lab9/tflipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574347481910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574347481910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pedestrian.v 1 1 " "Found 1 design units, including 1 entities, in source file pedestrian.v" { { "Info" "ISGN_ENTITY_NAME" "1 pedestrian " "Found entity 1: pedestrian" {  } { { "pedestrian.v" "" { Text "C:/GitHubRepo/Quartos/lab9/pedestrian.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574347481918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574347481918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.v" "" { Text "C:/GitHubRepo/Quartos/lab9/Timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574347481927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574347481927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "secondary.v 1 1 " "Found 1 design units, including 1 entities, in source file secondary.v" { { "Info" "ISGN_ENTITY_NAME" "1 secondary " "Found entity 1: secondary" {  } { { "secondary.v" "" { Text "C:/GitHubRepo/Quartos/lab9/secondary.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574347481937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574347481937 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "t_secondary secondary.v(8) " "Verilog HDL Implicit Net warning at secondary.v(8): created implicit net for \"t_secondary\"" {  } { { "secondary.v" "" { Text "C:/GitHubRepo/Quartos/lab9/secondary.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1574347481938 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Timer " "Elaborating entity \"Timer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1574347481988 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Timer.v(11) " "Verilog HDL assignment warning at Timer.v(11): truncated value with size 32 to match size of target (1)" {  } { { "Timer.v" "" { Text "C:/GitHubRepo/Quartos/lab9/Timer.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1574347481990 "|Timer"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4596 " "Peak virtual memory: 4596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1574347482179 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 21 09:44:42 2019 " "Processing ended: Thu Nov 21 09:44:42 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1574347482179 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1574347482179 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1574347482179 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1574347482179 ""}
