

================================================================
== Vitis HLS Report for 'srcnn'
================================================================
* Date:           Mon Oct 20 14:44:31 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.774 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_344_1    |     6720|     6720|       105|          -|          -|    64|        no|
        |- VITIS_LOOP_356_4    |    22880|    22880|       715|          -|          -|    32|        no|
        | + VITIS_LOOP_359_5   |      704|      704|        11|          -|          -|    64|        no|
        |- VITIS_LOOP_398_11   |        ?|        ?|         ?|          -|          -|    16|        no|
        | + VITIS_LOOP_400_12  |        ?|        ?|         ?|          -|          -|    16|        no|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 49
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 46 2 
2 --> 3 15 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 2 
15 --> 16 36 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 15 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 25 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 47 
49 --> 48 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%spectopmodule_ln233 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_31" [src/srcnn.cpp:233]   --->   Operation 50 'spectopmodule' 'spectopmodule_ln233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_in, void @empty_0, i32 0, i32 0, void @empty_34, i32 0, i32 65025, void @empty_7, void @empty_36, void @empty_34, i32 16, i32 16, i32 16, i32 16, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_in"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_w1, void @empty_0, i32 0, i32 0, void @empty_34, i32 0, i32 5184, void @empty_37, void @empty_36, void @empty_34, i32 16, i32 16, i32 16, i32 16, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_w1"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_w2, void @empty_0, i32 0, i32 0, void @empty_34, i32 0, i32 2048, void @empty_38, void @empty_36, void @empty_34, i32 16, i32 16, i32 16, i32 16, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_w2"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_w3, void @empty_0, i32 0, i32 0, void @empty_34, i32 0, i32 800, void @empty_39, void @empty_36, void @empty_34, i32 16, i32 16, i32 16, i32 16, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_w3"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_out, void @empty_0, i32 0, i32 0, void @empty_34, i32 0, i32 65025, void @empty_8, void @empty_36, void @empty_34, i32 16, i32 16, i32 16, i32 16, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_out"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_ftmap, void @empty_17, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_33, void @empty_10, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_1, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_ftmap, void @empty_12, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_1, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_weights, void @empty_17, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_33, void @empty_13, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_1, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_weights, void @empty_12, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_1, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_biases, void @empty_17, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_33, void @empty_4, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_1, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_biases, void @empty_12, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_1, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_weights, void @empty_17, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_33, void @empty_5, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_1, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_weights, void @empty_12, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_1, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_biases, void @empty_17, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_33, void @empty_6, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_1, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_biases, void @empty_12, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_1, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_weights, void @empty_17, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_33, void @empty_27, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_1, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_weights, void @empty_12, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_1, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_biases, void @empty_17, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_33, void @empty_28, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_1, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_biases, void @empty_12, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_1, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_ftmap, void @empty_17, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_33, void @empty_29, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_1, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_ftmap, void @empty_12, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_34, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_1, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_17, i32 0, i32 0, void @empty_34, i32 0, i32 0, void @empty_33, void @empty_34, void @empty_34, i32 0, i32 0, i32 0, i32 0, void @empty_34, void @empty_34, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specmemcore_ln280 = specmemcore void @_ssdm_op_SpecMemCore, i32 %inbuf, i64 666, i64 18, i64 18446744073709551615" [src/srcnn.cpp:280]   --->   Operation 78 'specmemcore' 'specmemcore_ln280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specmemcore_ln281 = specmemcore void @_ssdm_op_SpecMemCore, i32 %outbuf, i64 666, i64 18, i64 18446744073709551615" [src/srcnn.cpp:281]   --->   Operation 79 'specmemcore' 'specmemcore_ln281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln301 = specmemcore void @_ssdm_op_SpecMemCore, i32 %w1_loc, i64 666, i64 19, i64 18446744073709551615" [src/srcnn.cpp:301]   --->   Operation 80 'specmemcore' 'specmemcore_ln301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specmemcore_ln306 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i64 666, i64 18, i64 18446744073709551615" [src/srcnn.cpp:306]   --->   Operation 81 'specmemcore' 'specmemcore_ln306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specmemcore_ln306 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i64 666, i64 18, i64 18446744073709551615" [src/srcnn.cpp:306]   --->   Operation 82 'specmemcore' 'specmemcore_ln306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specmemcore_ln306 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i64 666, i64 18, i64 18446744073709551615" [src/srcnn.cpp:306]   --->   Operation 83 'specmemcore' 'specmemcore_ln306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specmemcore_ln306 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i64 666, i64 18, i64 18446744073709551615" [src/srcnn.cpp:306]   --->   Operation 84 'specmemcore' 'specmemcore_ln306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specmemcore_ln306 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i64 666, i64 18, i64 18446744073709551615" [src/srcnn.cpp:306]   --->   Operation 85 'specmemcore' 'specmemcore_ln306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specmemcore_ln306 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i64 666, i64 18, i64 18446744073709551615" [src/srcnn.cpp:306]   --->   Operation 86 'specmemcore' 'specmemcore_ln306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specmemcore_ln306 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i64 666, i64 18, i64 18446744073709551615" [src/srcnn.cpp:306]   --->   Operation 87 'specmemcore' 'specmemcore_ln306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specmemcore_ln306 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i64 666, i64 18, i64 18446744073709551615" [src/srcnn.cpp:306]   --->   Operation 88 'specmemcore' 'specmemcore_ln306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specmemcore_ln311 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i64 666, i64 18, i64 18446744073709551615" [src/srcnn.cpp:311]   --->   Operation 89 'specmemcore' 'specmemcore_ln311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specmemcore_ln311 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i64 666, i64 18, i64 18446744073709551615" [src/srcnn.cpp:311]   --->   Operation 90 'specmemcore' 'specmemcore_ln311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specmemcore_ln311 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i64 666, i64 18, i64 18446744073709551615" [src/srcnn.cpp:311]   --->   Operation 91 'specmemcore' 'specmemcore_ln311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specmemcore_ln311 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i64 666, i64 18, i64 18446744073709551615" [src/srcnn.cpp:311]   --->   Operation 92 'specmemcore' 'specmemcore_ln311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specmemcore_ln311 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i64 666, i64 18, i64 18446744073709551615" [src/srcnn.cpp:311]   --->   Operation 93 'specmemcore' 'specmemcore_ln311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specmemcore_ln311 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i64 666, i64 18, i64 18446744073709551615" [src/srcnn.cpp:311]   --->   Operation 94 'specmemcore' 'specmemcore_ln311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specmemcore_ln311 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i64 666, i64 18, i64 18446744073709551615" [src/srcnn.cpp:311]   --->   Operation 95 'specmemcore' 'specmemcore_ln311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specmemcore_ln311 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i64 666, i64 18, i64 18446744073709551615" [src/srcnn.cpp:311]   --->   Operation 96 'specmemcore' 'specmemcore_ln311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specreset_ln333 = specreset void @_ssdm_op_SpecReset, i1 %weights_loaded, i64 1, void @empty_34" [src/srcnn.cpp:333]   --->   Operation 97 'specreset' 'specreset_ln333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (1.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_ftmap" [src/srcnn.cpp:234]   --->   Operation 98 'read' 'output_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 99 [1/1] (1.00ns)   --->   "%conv3_biases_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv3_biases" [src/srcnn.cpp:234]   --->   Operation 99 'read' 'conv3_biases_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 100 [1/1] (1.00ns)   --->   "%conv3_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv3_weights" [src/srcnn.cpp:234]   --->   Operation 100 'read' 'conv3_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 101 [1/1] (1.00ns)   --->   "%conv2_biases_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_biases" [src/srcnn.cpp:234]   --->   Operation 101 'read' 'conv2_biases_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 102 [1/1] (1.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_weights" [src/srcnn.cpp:234]   --->   Operation 102 'read' 'conv2_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 103 [1/1] (1.00ns)   --->   "%conv1_biases_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv1_biases" [src/srcnn.cpp:234]   --->   Operation 103 'read' 'conv1_biases_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 104 [1/1] (1.00ns)   --->   "%conv1_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv1_weights" [src/srcnn.cpp:234]   --->   Operation 104 'read' 'conv1_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 105 [1/1] (1.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_ftmap" [src/srcnn.cpp:234]   --->   Operation 105 'read' 'input_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%weights_loaded_load = load i1 %weights_loaded" [src/srcnn.cpp:335]   --->   Operation 106 'load' 'weights_loaded_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln335 = br i1 %weights_loaded_load, void %VITIS_LOOP_344_1, void %if.end" [src/srcnn.cpp:335]   --->   Operation 107 'br' 'br_ln335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 108 'alloca' 'phi_mul' <Predicate = (!weights_loaded_load)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%c1 = alloca i32 1"   --->   Operation 109 'alloca' 'c1' <Predicate = (!weights_loaded_load)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln344_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv1_weights_read, i32 2, i32 63" [src/srcnn.cpp:344]   --->   Operation 110 'partselect' 'trunc_ln344_1' <Predicate = (!weights_loaded_load)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln344_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv1_biases_read, i32 2, i32 63" [src/srcnn.cpp:344]   --->   Operation 111 'partselect' 'trunc_ln344_2' <Predicate = (!weights_loaded_load)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln344 = sext i62 %trunc_ln344_2" [src/srcnn.cpp:344]   --->   Operation 112 'sext' 'sext_ln344' <Predicate = (!weights_loaded_load)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.42ns)   --->   "%store_ln344 = store i7 0, i7 %c1" [src/srcnn.cpp:344]   --->   Operation 113 'store' 'store_ln344' <Predicate = (!weights_loaded_load)> <Delay = 0.42>
ST_1 : Operation 114 [1/1] (0.42ns)   --->   "%store_ln344 = store i13 0, i13 %phi_mul" [src/srcnn.cpp:344]   --->   Operation 114 'store' 'store_ln344' <Predicate = (!weights_loaded_load)> <Delay = 0.42>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln344 = br void %VITIS_LOOP_346_2" [src/srcnn.cpp:344]   --->   Operation 115 'br' 'br_ln344' <Predicate = (!weights_loaded_load)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.20>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%phi_mul_load = load i13 %phi_mul" [src/srcnn.cpp:344]   --->   Operation 116 'load' 'phi_mul_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%c1_1 = load i7 %c1" [src/srcnn.cpp:344]   --->   Operation 117 'load' 'c1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.82ns)   --->   "%add_ln344_1 = add i13 %phi_mul_load, i13 81" [src/srcnn.cpp:344]   --->   Operation 118 'add' 'add_ln344_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.77ns)   --->   "%icmp_ln344 = icmp_eq  i7 %c1_1, i7 64" [src/srcnn.cpp:344]   --->   Operation 119 'icmp' 'icmp_ln344' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.77ns)   --->   "%add_ln344 = add i7 %c1_1, i7 1" [src/srcnn.cpp:344]   --->   Operation 120 'add' 'add_ln344' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln344 = br i1 %icmp_ln344, void %VITIS_LOOP_346_2.split, void %VITIS_LOOP_356_4" [src/srcnn.cpp:344]   --->   Operation 121 'br' 'br_ln344' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln344 = zext i7 %c1_1" [src/srcnn.cpp:344]   --->   Operation 122 'zext' 'zext_ln344' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (1.08ns)   --->   "%add_ln345 = add i63 %sext_ln344, i63 %zext_ln344" [src/srcnn.cpp:345]   --->   Operation 123 'add' 'add_ln345' <Predicate = (!icmp_ln344)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln345 = sext i63 %add_ln345" [src/srcnn.cpp:345]   --->   Operation 124 'sext' 'sext_ln345' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%gmem_w1_addr = getelementptr i32 %gmem_w1, i64 %sext_ln345" [src/srcnn.cpp:345]   --->   Operation 125 'getelementptr' 'gmem_w1_addr' <Predicate = (!icmp_ln344)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%c2 = alloca i32 1"   --->   Operation 126 'alloca' 'c2' <Predicate = (icmp_ln344)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv2_weights_read, i32 2, i32 63" [src/srcnn.cpp:356]   --->   Operation 127 'partselect' 'trunc_ln' <Predicate = (icmp_ln344)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln356 = sext i62 %trunc_ln" [src/srcnn.cpp:356]   --->   Operation 128 'sext' 'sext_ln356' <Predicate = (icmp_ln344)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln356_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv2_biases_read, i32 2, i32 63" [src/srcnn.cpp:356]   --->   Operation 129 'partselect' 'trunc_ln356_1' <Predicate = (icmp_ln344)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln356_1 = sext i62 %trunc_ln356_1" [src/srcnn.cpp:356]   --->   Operation 130 'sext' 'sext_ln356_1' <Predicate = (icmp_ln344)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.42ns)   --->   "%store_ln356 = store i6 0, i6 %c2" [src/srcnn.cpp:356]   --->   Operation 131 'store' 'store_ln356' <Predicate = (icmp_ln344)> <Delay = 0.42>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln356 = br void %VITIS_LOOP_359_5" [src/srcnn.cpp:356]   --->   Operation 132 'br' 'br_ln356' <Predicate = (icmp_ln344)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 133 [8/8] (7.30ns)   --->   "%gmem_w1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w1_addr, i32 1" [src/srcnn.cpp:345]   --->   Operation 133 'readreq' 'gmem_w1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 134 [7/8] (7.30ns)   --->   "%gmem_w1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w1_addr, i32 1" [src/srcnn.cpp:345]   --->   Operation 134 'readreq' 'gmem_w1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 135 [6/8] (7.30ns)   --->   "%gmem_w1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w1_addr, i32 1" [src/srcnn.cpp:345]   --->   Operation 135 'readreq' 'gmem_w1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 136 [5/8] (7.30ns)   --->   "%gmem_w1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w1_addr, i32 1" [src/srcnn.cpp:345]   --->   Operation 136 'readreq' 'gmem_w1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 137 [4/8] (7.30ns)   --->   "%gmem_w1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w1_addr, i32 1" [src/srcnn.cpp:345]   --->   Operation 137 'readreq' 'gmem_w1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 138 [3/8] (7.30ns)   --->   "%gmem_w1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w1_addr, i32 1" [src/srcnn.cpp:345]   --->   Operation 138 'readreq' 'gmem_w1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 139 [2/8] (7.30ns)   --->   "%gmem_w1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w1_addr, i32 1" [src/srcnn.cpp:345]   --->   Operation 139 'readreq' 'gmem_w1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 140 [1/8] (7.30ns)   --->   "%gmem_w1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w1_addr, i32 1" [src/srcnn.cpp:345]   --->   Operation 140 'readreq' 'gmem_w1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln350 = zext i7 %c1_1" [src/srcnn.cpp:350]   --->   Operation 141 'zext' 'zext_ln350' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %c1_1, i3 0" [src/srcnn.cpp:350]   --->   Operation 142 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln350_5 = zext i10 %tmp" [src/srcnn.cpp:350]   --->   Operation 143 'zext' 'zext_ln350_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.78ns)   --->   "%add_ln350_3 = add i11 %zext_ln350_5, i11 %zext_ln350" [src/srcnn.cpp:350]   --->   Operation 144 'add' 'add_ln350_3' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%speclooptripcount_ln344 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/srcnn.cpp:344]   --->   Operation 145 'speclooptripcount' 'speclooptripcount_ln344' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%specloopname_ln344 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [src/srcnn.cpp:344]   --->   Operation 146 'specloopname' 'specloopname_ln344' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (7.30ns)   --->   "%gmem_w1_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_w1_addr" [src/srcnn.cpp:345]   --->   Operation 147 'read' 'gmem_w1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%bitcast_ln345 = bitcast i32 %gmem_w1_addr_read" [src/srcnn.cpp:345]   --->   Operation 148 'bitcast' 'bitcast_ln345' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln344 = trunc i7 %c1_1" [src/srcnn.cpp:344]   --->   Operation 149 'trunc' 'trunc_ln344' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.74ns)   --->   "%switch_ln345 = switch i6 %trunc_ln344, void %arrayidx2.case.63, i6 0, void %arrayidx2.case.0, i6 1, void %arrayidx2.case.1, i6 2, void %arrayidx2.case.2, i6 3, void %arrayidx2.case.3, i6 4, void %arrayidx2.case.4, i6 5, void %arrayidx2.case.5, i6 6, void %arrayidx2.case.6, i6 7, void %arrayidx2.case.7, i6 8, void %arrayidx2.case.8, i6 9, void %arrayidx2.case.9, i6 10, void %arrayidx2.case.10, i6 11, void %arrayidx2.case.11, i6 12, void %arrayidx2.case.12, i6 13, void %arrayidx2.case.13, i6 14, void %arrayidx2.case.14, i6 15, void %arrayidx2.case.15, i6 16, void %arrayidx2.case.16, i6 17, void %arrayidx2.case.17, i6 18, void %arrayidx2.case.18, i6 19, void %arrayidx2.case.19, i6 20, void %arrayidx2.case.20, i6 21, void %arrayidx2.case.21, i6 22, void %arrayidx2.case.22, i6 23, void %arrayidx2.case.23, i6 24, void %arrayidx2.case.24, i6 25, void %arrayidx2.case.25, i6 26, void %arrayidx2.case.26, i6 27, void %arrayidx2.case.27, i6 28, void %arrayidx2.case.28, i6 29, void %arrayidx2.case.29, i6 30, void %arrayidx2.case.30, i6 31, void %arrayidx2.case.31, i6 32, void %arrayidx2.case.32, i6 33, void %arrayidx2.case.33, i6 34, void %arrayidx2.case.34, i6 35, void %arrayidx2.case.35, i6 36, void %arrayidx2.case.36, i6 37, void %arrayidx2.case.37, i6 38, void %arrayidx2.case.38, i6 39, void %arrayidx2.case.39, i6 40, void %arrayidx2.case.40, i6 41, void %arrayidx2.case.41, i6 42, void %arrayidx2.case.42, i6 43, void %arrayidx2.case.43, i6 44, void %arrayidx2.case.44, i6 45, void %arrayidx2.case.45, i6 46, void %arrayidx2.case.46, i6 47, void %arrayidx2.case.47, i6 48, void %arrayidx2.case.48, i6 49, void %arrayidx2.case.49, i6 50, void %arrayidx2.case.50, i6 51, void %arrayidx2.case.51, i6 52, void %arrayidx2.case.52, i6 53, void %arrayidx2.case.53, i6 54, void %arrayidx2.case.54, i6 55, void %arrayidx2.case.55, i6 56, void %arrayidx2.case.56, i6 57, void %arrayidx2.case.57, i6 58, void %arrayidx2.case.58, i6 59, void %arrayidx2.case.59, i6 60, void %arrayidx2.case.60, i6 61, void %arrayidx2.case.61, i6 62, void %arrayidx2.case.62" [src/srcnn.cpp:345]   --->   Operation 150 'switch' 'switch_ln345' <Predicate = true> <Delay = 0.74>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_62" [src/srcnn.cpp:345]   --->   Operation 151 'store' 'store_ln345' <Predicate = (trunc_ln344 == 62)> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 152 'br' 'br_ln345' <Predicate = (trunc_ln344 == 62)> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_61" [src/srcnn.cpp:345]   --->   Operation 153 'store' 'store_ln345' <Predicate = (trunc_ln344 == 61)> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 154 'br' 'br_ln345' <Predicate = (trunc_ln344 == 61)> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_60" [src/srcnn.cpp:345]   --->   Operation 155 'store' 'store_ln345' <Predicate = (trunc_ln344 == 60)> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 156 'br' 'br_ln345' <Predicate = (trunc_ln344 == 60)> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_59" [src/srcnn.cpp:345]   --->   Operation 157 'store' 'store_ln345' <Predicate = (trunc_ln344 == 59)> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 158 'br' 'br_ln345' <Predicate = (trunc_ln344 == 59)> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_58" [src/srcnn.cpp:345]   --->   Operation 159 'store' 'store_ln345' <Predicate = (trunc_ln344 == 58)> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 160 'br' 'br_ln345' <Predicate = (trunc_ln344 == 58)> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_57" [src/srcnn.cpp:345]   --->   Operation 161 'store' 'store_ln345' <Predicate = (trunc_ln344 == 57)> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 162 'br' 'br_ln345' <Predicate = (trunc_ln344 == 57)> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_56" [src/srcnn.cpp:345]   --->   Operation 163 'store' 'store_ln345' <Predicate = (trunc_ln344 == 56)> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 164 'br' 'br_ln345' <Predicate = (trunc_ln344 == 56)> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_55" [src/srcnn.cpp:345]   --->   Operation 165 'store' 'store_ln345' <Predicate = (trunc_ln344 == 55)> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 166 'br' 'br_ln345' <Predicate = (trunc_ln344 == 55)> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_54" [src/srcnn.cpp:345]   --->   Operation 167 'store' 'store_ln345' <Predicate = (trunc_ln344 == 54)> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 168 'br' 'br_ln345' <Predicate = (trunc_ln344 == 54)> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_53" [src/srcnn.cpp:345]   --->   Operation 169 'store' 'store_ln345' <Predicate = (trunc_ln344 == 53)> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 170 'br' 'br_ln345' <Predicate = (trunc_ln344 == 53)> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_52" [src/srcnn.cpp:345]   --->   Operation 171 'store' 'store_ln345' <Predicate = (trunc_ln344 == 52)> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 172 'br' 'br_ln345' <Predicate = (trunc_ln344 == 52)> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_51" [src/srcnn.cpp:345]   --->   Operation 173 'store' 'store_ln345' <Predicate = (trunc_ln344 == 51)> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 174 'br' 'br_ln345' <Predicate = (trunc_ln344 == 51)> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_50" [src/srcnn.cpp:345]   --->   Operation 175 'store' 'store_ln345' <Predicate = (trunc_ln344 == 50)> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 176 'br' 'br_ln345' <Predicate = (trunc_ln344 == 50)> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_49" [src/srcnn.cpp:345]   --->   Operation 177 'store' 'store_ln345' <Predicate = (trunc_ln344 == 49)> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 178 'br' 'br_ln345' <Predicate = (trunc_ln344 == 49)> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_48" [src/srcnn.cpp:345]   --->   Operation 179 'store' 'store_ln345' <Predicate = (trunc_ln344 == 48)> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 180 'br' 'br_ln345' <Predicate = (trunc_ln344 == 48)> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_47" [src/srcnn.cpp:345]   --->   Operation 181 'store' 'store_ln345' <Predicate = (trunc_ln344 == 47)> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 182 'br' 'br_ln345' <Predicate = (trunc_ln344 == 47)> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_46" [src/srcnn.cpp:345]   --->   Operation 183 'store' 'store_ln345' <Predicate = (trunc_ln344 == 46)> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 184 'br' 'br_ln345' <Predicate = (trunc_ln344 == 46)> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_45" [src/srcnn.cpp:345]   --->   Operation 185 'store' 'store_ln345' <Predicate = (trunc_ln344 == 45)> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 186 'br' 'br_ln345' <Predicate = (trunc_ln344 == 45)> <Delay = 0.00>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_44" [src/srcnn.cpp:345]   --->   Operation 187 'store' 'store_ln345' <Predicate = (trunc_ln344 == 44)> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 188 'br' 'br_ln345' <Predicate = (trunc_ln344 == 44)> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_43" [src/srcnn.cpp:345]   --->   Operation 189 'store' 'store_ln345' <Predicate = (trunc_ln344 == 43)> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 190 'br' 'br_ln345' <Predicate = (trunc_ln344 == 43)> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_42" [src/srcnn.cpp:345]   --->   Operation 191 'store' 'store_ln345' <Predicate = (trunc_ln344 == 42)> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 192 'br' 'br_ln345' <Predicate = (trunc_ln344 == 42)> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_41" [src/srcnn.cpp:345]   --->   Operation 193 'store' 'store_ln345' <Predicate = (trunc_ln344 == 41)> <Delay = 0.00>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 194 'br' 'br_ln345' <Predicate = (trunc_ln344 == 41)> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_40" [src/srcnn.cpp:345]   --->   Operation 195 'store' 'store_ln345' <Predicate = (trunc_ln344 == 40)> <Delay = 0.00>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 196 'br' 'br_ln345' <Predicate = (trunc_ln344 == 40)> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_39" [src/srcnn.cpp:345]   --->   Operation 197 'store' 'store_ln345' <Predicate = (trunc_ln344 == 39)> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 198 'br' 'br_ln345' <Predicate = (trunc_ln344 == 39)> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_38" [src/srcnn.cpp:345]   --->   Operation 199 'store' 'store_ln345' <Predicate = (trunc_ln344 == 38)> <Delay = 0.00>
ST_11 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 200 'br' 'br_ln345' <Predicate = (trunc_ln344 == 38)> <Delay = 0.00>
ST_11 : Operation 201 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_37" [src/srcnn.cpp:345]   --->   Operation 201 'store' 'store_ln345' <Predicate = (trunc_ln344 == 37)> <Delay = 0.00>
ST_11 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 202 'br' 'br_ln345' <Predicate = (trunc_ln344 == 37)> <Delay = 0.00>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_36" [src/srcnn.cpp:345]   --->   Operation 203 'store' 'store_ln345' <Predicate = (trunc_ln344 == 36)> <Delay = 0.00>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 204 'br' 'br_ln345' <Predicate = (trunc_ln344 == 36)> <Delay = 0.00>
ST_11 : Operation 205 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_35" [src/srcnn.cpp:345]   --->   Operation 205 'store' 'store_ln345' <Predicate = (trunc_ln344 == 35)> <Delay = 0.00>
ST_11 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 206 'br' 'br_ln345' <Predicate = (trunc_ln344 == 35)> <Delay = 0.00>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_34" [src/srcnn.cpp:345]   --->   Operation 207 'store' 'store_ln345' <Predicate = (trunc_ln344 == 34)> <Delay = 0.00>
ST_11 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 208 'br' 'br_ln345' <Predicate = (trunc_ln344 == 34)> <Delay = 0.00>
ST_11 : Operation 209 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_33" [src/srcnn.cpp:345]   --->   Operation 209 'store' 'store_ln345' <Predicate = (trunc_ln344 == 33)> <Delay = 0.00>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 210 'br' 'br_ln345' <Predicate = (trunc_ln344 == 33)> <Delay = 0.00>
ST_11 : Operation 211 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_32" [src/srcnn.cpp:345]   --->   Operation 211 'store' 'store_ln345' <Predicate = (trunc_ln344 == 32)> <Delay = 0.00>
ST_11 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 212 'br' 'br_ln345' <Predicate = (trunc_ln344 == 32)> <Delay = 0.00>
ST_11 : Operation 213 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_31" [src/srcnn.cpp:345]   --->   Operation 213 'store' 'store_ln345' <Predicate = (trunc_ln344 == 31)> <Delay = 0.00>
ST_11 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 214 'br' 'br_ln345' <Predicate = (trunc_ln344 == 31)> <Delay = 0.00>
ST_11 : Operation 215 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_30" [src/srcnn.cpp:345]   --->   Operation 215 'store' 'store_ln345' <Predicate = (trunc_ln344 == 30)> <Delay = 0.00>
ST_11 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 216 'br' 'br_ln345' <Predicate = (trunc_ln344 == 30)> <Delay = 0.00>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_29" [src/srcnn.cpp:345]   --->   Operation 217 'store' 'store_ln345' <Predicate = (trunc_ln344 == 29)> <Delay = 0.00>
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 218 'br' 'br_ln345' <Predicate = (trunc_ln344 == 29)> <Delay = 0.00>
ST_11 : Operation 219 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_28" [src/srcnn.cpp:345]   --->   Operation 219 'store' 'store_ln345' <Predicate = (trunc_ln344 == 28)> <Delay = 0.00>
ST_11 : Operation 220 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 220 'br' 'br_ln345' <Predicate = (trunc_ln344 == 28)> <Delay = 0.00>
ST_11 : Operation 221 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_27" [src/srcnn.cpp:345]   --->   Operation 221 'store' 'store_ln345' <Predicate = (trunc_ln344 == 27)> <Delay = 0.00>
ST_11 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 222 'br' 'br_ln345' <Predicate = (trunc_ln344 == 27)> <Delay = 0.00>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_26" [src/srcnn.cpp:345]   --->   Operation 223 'store' 'store_ln345' <Predicate = (trunc_ln344 == 26)> <Delay = 0.00>
ST_11 : Operation 224 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 224 'br' 'br_ln345' <Predicate = (trunc_ln344 == 26)> <Delay = 0.00>
ST_11 : Operation 225 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_25" [src/srcnn.cpp:345]   --->   Operation 225 'store' 'store_ln345' <Predicate = (trunc_ln344 == 25)> <Delay = 0.00>
ST_11 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 226 'br' 'br_ln345' <Predicate = (trunc_ln344 == 25)> <Delay = 0.00>
ST_11 : Operation 227 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_24" [src/srcnn.cpp:345]   --->   Operation 227 'store' 'store_ln345' <Predicate = (trunc_ln344 == 24)> <Delay = 0.00>
ST_11 : Operation 228 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 228 'br' 'br_ln345' <Predicate = (trunc_ln344 == 24)> <Delay = 0.00>
ST_11 : Operation 229 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_23" [src/srcnn.cpp:345]   --->   Operation 229 'store' 'store_ln345' <Predicate = (trunc_ln344 == 23)> <Delay = 0.00>
ST_11 : Operation 230 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 230 'br' 'br_ln345' <Predicate = (trunc_ln344 == 23)> <Delay = 0.00>
ST_11 : Operation 231 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_22" [src/srcnn.cpp:345]   --->   Operation 231 'store' 'store_ln345' <Predicate = (trunc_ln344 == 22)> <Delay = 0.00>
ST_11 : Operation 232 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 232 'br' 'br_ln345' <Predicate = (trunc_ln344 == 22)> <Delay = 0.00>
ST_11 : Operation 233 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_21" [src/srcnn.cpp:345]   --->   Operation 233 'store' 'store_ln345' <Predicate = (trunc_ln344 == 21)> <Delay = 0.00>
ST_11 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 234 'br' 'br_ln345' <Predicate = (trunc_ln344 == 21)> <Delay = 0.00>
ST_11 : Operation 235 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_20" [src/srcnn.cpp:345]   --->   Operation 235 'store' 'store_ln345' <Predicate = (trunc_ln344 == 20)> <Delay = 0.00>
ST_11 : Operation 236 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 236 'br' 'br_ln345' <Predicate = (trunc_ln344 == 20)> <Delay = 0.00>
ST_11 : Operation 237 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_19" [src/srcnn.cpp:345]   --->   Operation 237 'store' 'store_ln345' <Predicate = (trunc_ln344 == 19)> <Delay = 0.00>
ST_11 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 238 'br' 'br_ln345' <Predicate = (trunc_ln344 == 19)> <Delay = 0.00>
ST_11 : Operation 239 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_18" [src/srcnn.cpp:345]   --->   Operation 239 'store' 'store_ln345' <Predicate = (trunc_ln344 == 18)> <Delay = 0.00>
ST_11 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 240 'br' 'br_ln345' <Predicate = (trunc_ln344 == 18)> <Delay = 0.00>
ST_11 : Operation 241 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_17" [src/srcnn.cpp:345]   --->   Operation 241 'store' 'store_ln345' <Predicate = (trunc_ln344 == 17)> <Delay = 0.00>
ST_11 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 242 'br' 'br_ln345' <Predicate = (trunc_ln344 == 17)> <Delay = 0.00>
ST_11 : Operation 243 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_16" [src/srcnn.cpp:345]   --->   Operation 243 'store' 'store_ln345' <Predicate = (trunc_ln344 == 16)> <Delay = 0.00>
ST_11 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 244 'br' 'br_ln345' <Predicate = (trunc_ln344 == 16)> <Delay = 0.00>
ST_11 : Operation 245 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_15" [src/srcnn.cpp:345]   --->   Operation 245 'store' 'store_ln345' <Predicate = (trunc_ln344 == 15)> <Delay = 0.00>
ST_11 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 246 'br' 'br_ln345' <Predicate = (trunc_ln344 == 15)> <Delay = 0.00>
ST_11 : Operation 247 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_14" [src/srcnn.cpp:345]   --->   Operation 247 'store' 'store_ln345' <Predicate = (trunc_ln344 == 14)> <Delay = 0.00>
ST_11 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 248 'br' 'br_ln345' <Predicate = (trunc_ln344 == 14)> <Delay = 0.00>
ST_11 : Operation 249 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_13" [src/srcnn.cpp:345]   --->   Operation 249 'store' 'store_ln345' <Predicate = (trunc_ln344 == 13)> <Delay = 0.00>
ST_11 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 250 'br' 'br_ln345' <Predicate = (trunc_ln344 == 13)> <Delay = 0.00>
ST_11 : Operation 251 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_12" [src/srcnn.cpp:345]   --->   Operation 251 'store' 'store_ln345' <Predicate = (trunc_ln344 == 12)> <Delay = 0.00>
ST_11 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 252 'br' 'br_ln345' <Predicate = (trunc_ln344 == 12)> <Delay = 0.00>
ST_11 : Operation 253 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_11" [src/srcnn.cpp:345]   --->   Operation 253 'store' 'store_ln345' <Predicate = (trunc_ln344 == 11)> <Delay = 0.00>
ST_11 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 254 'br' 'br_ln345' <Predicate = (trunc_ln344 == 11)> <Delay = 0.00>
ST_11 : Operation 255 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_10" [src/srcnn.cpp:345]   --->   Operation 255 'store' 'store_ln345' <Predicate = (trunc_ln344 == 10)> <Delay = 0.00>
ST_11 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 256 'br' 'br_ln345' <Predicate = (trunc_ln344 == 10)> <Delay = 0.00>
ST_11 : Operation 257 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27" [src/srcnn.cpp:345]   --->   Operation 257 'store' 'store_ln345' <Predicate = (trunc_ln344 == 9)> <Delay = 0.00>
ST_11 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 258 'br' 'br_ln345' <Predicate = (trunc_ln344 == 9)> <Delay = 0.00>
ST_11 : Operation 259 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28" [src/srcnn.cpp:345]   --->   Operation 259 'store' 'store_ln345' <Predicate = (trunc_ln344 == 8)> <Delay = 0.00>
ST_11 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 260 'br' 'br_ln345' <Predicate = (trunc_ln344 == 8)> <Delay = 0.00>
ST_11 : Operation 261 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29" [src/srcnn.cpp:345]   --->   Operation 261 'store' 'store_ln345' <Predicate = (trunc_ln344 == 7)> <Delay = 0.00>
ST_11 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 262 'br' 'br_ln345' <Predicate = (trunc_ln344 == 7)> <Delay = 0.00>
ST_11 : Operation 263 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30" [src/srcnn.cpp:345]   --->   Operation 263 'store' 'store_ln345' <Predicate = (trunc_ln344 == 6)> <Delay = 0.00>
ST_11 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 264 'br' 'br_ln345' <Predicate = (trunc_ln344 == 6)> <Delay = 0.00>
ST_11 : Operation 265 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31" [src/srcnn.cpp:345]   --->   Operation 265 'store' 'store_ln345' <Predicate = (trunc_ln344 == 5)> <Delay = 0.00>
ST_11 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 266 'br' 'br_ln345' <Predicate = (trunc_ln344 == 5)> <Delay = 0.00>
ST_11 : Operation 267 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32" [src/srcnn.cpp:345]   --->   Operation 267 'store' 'store_ln345' <Predicate = (trunc_ln344 == 4)> <Delay = 0.00>
ST_11 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 268 'br' 'br_ln345' <Predicate = (trunc_ln344 == 4)> <Delay = 0.00>
ST_11 : Operation 269 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33" [src/srcnn.cpp:345]   --->   Operation 269 'store' 'store_ln345' <Predicate = (trunc_ln344 == 3)> <Delay = 0.00>
ST_11 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 270 'br' 'br_ln345' <Predicate = (trunc_ln344 == 3)> <Delay = 0.00>
ST_11 : Operation 271 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34" [src/srcnn.cpp:345]   --->   Operation 271 'store' 'store_ln345' <Predicate = (trunc_ln344 == 2)> <Delay = 0.00>
ST_11 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 272 'br' 'br_ln345' <Predicate = (trunc_ln344 == 2)> <Delay = 0.00>
ST_11 : Operation 273 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35" [src/srcnn.cpp:345]   --->   Operation 273 'store' 'store_ln345' <Predicate = (trunc_ln344 == 1)> <Delay = 0.00>
ST_11 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 274 'br' 'br_ln345' <Predicate = (trunc_ln344 == 1)> <Delay = 0.00>
ST_11 : Operation 275 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36" [src/srcnn.cpp:345]   --->   Operation 275 'store' 'store_ln345' <Predicate = (trunc_ln344 == 0)> <Delay = 0.00>
ST_11 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 276 'br' 'br_ln345' <Predicate = (trunc_ln344 == 0)> <Delay = 0.00>
ST_11 : Operation 277 [1/1] (0.00ns)   --->   "%store_ln345 = store i32 %bitcast_ln345, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_63" [src/srcnn.cpp:345]   --->   Operation 277 'store' 'store_ln345' <Predicate = (trunc_ln344 == 63)> <Delay = 0.00>
ST_11 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln345 = br void %arrayidx2.exit" [src/srcnn.cpp:345]   --->   Operation 278 'br' 'br_ln345' <Predicate = (trunc_ln344 == 63)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 0.42>
ST_12 : Operation 279 [1/1] (0.42ns)   --->   "%store_ln344 = store i7 %add_ln344, i7 %c1" [src/srcnn.cpp:344]   --->   Operation 279 'store' 'store_ln344' <Predicate = true> <Delay = 0.42>
ST_12 : Operation 280 [1/1] (0.42ns)   --->   "%store_ln344 = store i13 %add_ln344_1, i13 %phi_mul" [src/srcnn.cpp:344]   --->   Operation 280 'store' 'store_ln344' <Predicate = true> <Delay = 0.42>

State 13 <SV = 12> <Delay = 0.81>
ST_13 : Operation 281 [2/2] (0.81ns)   --->   "%call_ln350 = call void @srcnn_Pipeline_VITIS_LOOP_346_2_VITIS_LOOP_348_3, i32 %gmem_w1, i11 %add_ln350_3, i62 %trunc_ln344_1, i13 %phi_mul_load, i32 %w1_loc" [src/srcnn.cpp:350]   --->   Operation 281 'call' 'call_ln350' <Predicate = true> <Delay = 0.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 282 [1/2] (0.00ns)   --->   "%call_ln350 = call void @srcnn_Pipeline_VITIS_LOOP_346_2_VITIS_LOOP_348_3, i32 %gmem_w1, i11 %add_ln350_3, i62 %trunc_ln344_1, i13 %phi_mul_load, i32 %w1_loc" [src/srcnn.cpp:350]   --->   Operation 282 'call' 'call_ln350' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 283 [1/1] (0.00ns)   --->   "%br_ln344 = br void %VITIS_LOOP_346_2" [src/srcnn.cpp:344]   --->   Operation 283 'br' 'br_ln344' <Predicate = true> <Delay = 0.00>

State 15 <SV = 2> <Delay = 1.08>
ST_15 : Operation 284 [1/1] (0.00ns)   --->   "%c2_1 = load i6 %c2" [src/srcnn.cpp:356]   --->   Operation 284 'load' 'c2_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln356 = trunc i6 %c2_1" [src/srcnn.cpp:356]   --->   Operation 285 'trunc' 'trunc_ln356' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 286 [1/1] (0.00ns)   --->   "%trunc_ln356_2 = trunc i6 %c2_1" [src/srcnn.cpp:356]   --->   Operation 286 'trunc' 'trunc_ln356_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln356 = zext i6 %c2_1" [src/srcnn.cpp:356]   --->   Operation 287 'zext' 'zext_ln356' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 288 [1/1] (0.78ns)   --->   "%icmp_ln356 = icmp_eq  i6 %c2_1, i6 32" [src/srcnn.cpp:356]   --->   Operation 288 'icmp' 'icmp_ln356' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 289 [1/1] (0.78ns)   --->   "%add_ln356 = add i6 %c2_1, i6 1" [src/srcnn.cpp:356]   --->   Operation 289 'add' 'add_ln356' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln356 = br i1 %icmp_ln356, void %VITIS_LOOP_359_5.split, void %for.end80" [src/srcnn.cpp:356]   --->   Operation 290 'br' 'br_ln356' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 291 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %c2_1, i32 3, i32 4" [src/srcnn.cpp:356]   --->   Operation 291 'partselect' 'lshr_ln' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_15 : Operation 292 [1/1] (1.08ns)   --->   "%add_ln358 = add i63 %sext_ln356_1, i63 %zext_ln356" [src/srcnn.cpp:358]   --->   Operation 292 'add' 'add_ln358' <Predicate = (!icmp_ln356)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln358 = sext i63 %add_ln358" [src/srcnn.cpp:358]   --->   Operation 293 'sext' 'sext_ln358' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_15 : Operation 294 [1/1] (0.00ns)   --->   "%gmem_w2_addr = getelementptr i32 %gmem_w2, i64 %sext_ln358" [src/srcnn.cpp:358]   --->   Operation 294 'getelementptr' 'gmem_w2_addr' <Predicate = (!icmp_ln356)> <Delay = 0.00>
ST_15 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv3_biases_read, i32 2, i32 63" [src/srcnn.cpp:373]   --->   Operation 295 'partselect' 'trunc_ln3' <Predicate = (icmp_ln356)> <Delay = 0.00>
ST_15 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln373 = sext i62 %trunc_ln3" [src/srcnn.cpp:373]   --->   Operation 296 'sext' 'sext_ln373' <Predicate = (icmp_ln356)> <Delay = 0.00>
ST_15 : Operation 297 [1/1] (0.00ns)   --->   "%gmem_w3_addr = getelementptr i32 %gmem_w3, i64 %sext_ln373" [src/srcnn.cpp:373]   --->   Operation 297 'getelementptr' 'gmem_w3_addr' <Predicate = (icmp_ln356)> <Delay = 0.00>
ST_15 : Operation 298 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv3_weights_read, i32 2, i32 63" [src/srcnn.cpp:374]   --->   Operation 298 'partselect' 'trunc_ln4' <Predicate = (icmp_ln356)> <Delay = 0.00>

State 16 <SV = 3> <Delay = 7.30>
ST_16 : Operation 299 [8/8] (7.30ns)   --->   "%gmem_w2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:358]   --->   Operation 299 'readreq' 'gmem_w2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 4> <Delay = 7.30>
ST_17 : Operation 300 [7/8] (7.30ns)   --->   "%gmem_w2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:358]   --->   Operation 300 'readreq' 'gmem_w2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 5> <Delay = 7.30>
ST_18 : Operation 301 [6/8] (7.30ns)   --->   "%gmem_w2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:358]   --->   Operation 301 'readreq' 'gmem_w2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 6> <Delay = 7.30>
ST_19 : Operation 302 [5/8] (7.30ns)   --->   "%gmem_w2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:358]   --->   Operation 302 'readreq' 'gmem_w2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 7> <Delay = 7.30>
ST_20 : Operation 303 [4/8] (7.30ns)   --->   "%gmem_w2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:358]   --->   Operation 303 'readreq' 'gmem_w2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 8> <Delay = 7.30>
ST_21 : Operation 304 [3/8] (7.30ns)   --->   "%gmem_w2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:358]   --->   Operation 304 'readreq' 'gmem_w2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 9> <Delay = 7.30>
ST_22 : Operation 305 [2/8] (7.30ns)   --->   "%gmem_w2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:358]   --->   Operation 305 'readreq' 'gmem_w2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 10> <Delay = 7.30>
ST_23 : Operation 306 [1/8] (7.30ns)   --->   "%gmem_w2_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr, i32 1" [src/srcnn.cpp:358]   --->   Operation 306 'readreq' 'gmem_w2_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 11> <Delay = 7.30>
ST_24 : Operation 307 [1/1] (0.00ns)   --->   "%speclooptripcount_ln356 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/srcnn.cpp:356]   --->   Operation 307 'speclooptripcount' 'speclooptripcount_ln356' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 308 [1/1] (0.00ns)   --->   "%specloopname_ln356 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [src/srcnn.cpp:356]   --->   Operation 308 'specloopname' 'specloopname_ln356' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 309 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %trunc_ln356, i6 0" [src/srcnn.cpp:356]   --->   Operation 309 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln356_1 = zext i11 %shl_ln" [src/srcnn.cpp:356]   --->   Operation 310 'zext' 'zext_ln356_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %lshr_ln, i6 0" [src/srcnn.cpp:364]   --->   Operation 311 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 312 [1/1] (7.30ns)   --->   "%gmem_w2_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_w2_addr" [src/srcnn.cpp:358]   --->   Operation 312 'read' 'gmem_w2_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 313 [1/1] (0.00ns)   --->   "%bitcast_ln358 = bitcast i32 %gmem_w2_addr_read" [src/srcnn.cpp:358]   --->   Operation 313 'bitcast' 'bitcast_ln358' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 314 [1/1] (0.74ns)   --->   "%switch_ln358 = switch i5 %trunc_ln356, void %arrayidx38.case.31, i5 0, void %arrayidx38.case.0, i5 1, void %arrayidx38.case.1, i5 2, void %arrayidx38.case.2, i5 3, void %arrayidx38.case.3, i5 4, void %arrayidx38.case.4, i5 5, void %arrayidx38.case.5, i5 6, void %arrayidx38.case.6, i5 7, void %arrayidx38.case.7, i5 8, void %arrayidx38.case.8, i5 9, void %arrayidx38.case.9, i5 10, void %arrayidx38.case.10, i5 11, void %arrayidx38.case.11, i5 12, void %arrayidx38.case.12, i5 13, void %arrayidx38.case.13, i5 14, void %arrayidx38.case.14, i5 15, void %arrayidx38.case.15, i5 16, void %arrayidx38.case.16, i5 17, void %arrayidx38.case.17, i5 18, void %arrayidx38.case.18, i5 19, void %arrayidx38.case.19, i5 20, void %arrayidx38.case.20, i5 21, void %arrayidx38.case.21, i5 22, void %arrayidx38.case.22, i5 23, void %arrayidx38.case.23, i5 24, void %arrayidx38.case.24, i5 25, void %arrayidx38.case.25, i5 26, void %arrayidx38.case.26, i5 27, void %arrayidx38.case.27, i5 28, void %arrayidx38.case.28, i5 29, void %arrayidx38.case.29, i5 30, void %arrayidx38.case.30" [src/srcnn.cpp:358]   --->   Operation 314 'switch' 'switch_ln358' <Predicate = true> <Delay = 0.74>
ST_24 : Operation 315 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %bitcast_ln358, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_30" [src/srcnn.cpp:358]   --->   Operation 315 'store' 'store_ln358' <Predicate = (trunc_ln356 == 30)> <Delay = 0.00>
ST_24 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln358 = br void %arrayidx38.exit" [src/srcnn.cpp:358]   --->   Operation 316 'br' 'br_ln358' <Predicate = (trunc_ln356 == 30)> <Delay = 0.00>
ST_24 : Operation 317 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %bitcast_ln358, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_29" [src/srcnn.cpp:358]   --->   Operation 317 'store' 'store_ln358' <Predicate = (trunc_ln356 == 29)> <Delay = 0.00>
ST_24 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln358 = br void %arrayidx38.exit" [src/srcnn.cpp:358]   --->   Operation 318 'br' 'br_ln358' <Predicate = (trunc_ln356 == 29)> <Delay = 0.00>
ST_24 : Operation 319 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %bitcast_ln358, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_28" [src/srcnn.cpp:358]   --->   Operation 319 'store' 'store_ln358' <Predicate = (trunc_ln356 == 28)> <Delay = 0.00>
ST_24 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln358 = br void %arrayidx38.exit" [src/srcnn.cpp:358]   --->   Operation 320 'br' 'br_ln358' <Predicate = (trunc_ln356 == 28)> <Delay = 0.00>
ST_24 : Operation 321 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %bitcast_ln358, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_27" [src/srcnn.cpp:358]   --->   Operation 321 'store' 'store_ln358' <Predicate = (trunc_ln356 == 27)> <Delay = 0.00>
ST_24 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln358 = br void %arrayidx38.exit" [src/srcnn.cpp:358]   --->   Operation 322 'br' 'br_ln358' <Predicate = (trunc_ln356 == 27)> <Delay = 0.00>
ST_24 : Operation 323 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %bitcast_ln358, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_26" [src/srcnn.cpp:358]   --->   Operation 323 'store' 'store_ln358' <Predicate = (trunc_ln356 == 26)> <Delay = 0.00>
ST_24 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln358 = br void %arrayidx38.exit" [src/srcnn.cpp:358]   --->   Operation 324 'br' 'br_ln358' <Predicate = (trunc_ln356 == 26)> <Delay = 0.00>
ST_24 : Operation 325 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %bitcast_ln358, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_25" [src/srcnn.cpp:358]   --->   Operation 325 'store' 'store_ln358' <Predicate = (trunc_ln356 == 25)> <Delay = 0.00>
ST_24 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln358 = br void %arrayidx38.exit" [src/srcnn.cpp:358]   --->   Operation 326 'br' 'br_ln358' <Predicate = (trunc_ln356 == 25)> <Delay = 0.00>
ST_24 : Operation 327 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %bitcast_ln358, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_24" [src/srcnn.cpp:358]   --->   Operation 327 'store' 'store_ln358' <Predicate = (trunc_ln356 == 24)> <Delay = 0.00>
ST_24 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln358 = br void %arrayidx38.exit" [src/srcnn.cpp:358]   --->   Operation 328 'br' 'br_ln358' <Predicate = (trunc_ln356 == 24)> <Delay = 0.00>
ST_24 : Operation 329 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %bitcast_ln358, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_23" [src/srcnn.cpp:358]   --->   Operation 329 'store' 'store_ln358' <Predicate = (trunc_ln356 == 23)> <Delay = 0.00>
ST_24 : Operation 330 [1/1] (0.00ns)   --->   "%br_ln358 = br void %arrayidx38.exit" [src/srcnn.cpp:358]   --->   Operation 330 'br' 'br_ln358' <Predicate = (trunc_ln356 == 23)> <Delay = 0.00>
ST_24 : Operation 331 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %bitcast_ln358, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_22" [src/srcnn.cpp:358]   --->   Operation 331 'store' 'store_ln358' <Predicate = (trunc_ln356 == 22)> <Delay = 0.00>
ST_24 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln358 = br void %arrayidx38.exit" [src/srcnn.cpp:358]   --->   Operation 332 'br' 'br_ln358' <Predicate = (trunc_ln356 == 22)> <Delay = 0.00>
ST_24 : Operation 333 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %bitcast_ln358, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_21" [src/srcnn.cpp:358]   --->   Operation 333 'store' 'store_ln358' <Predicate = (trunc_ln356 == 21)> <Delay = 0.00>
ST_24 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln358 = br void %arrayidx38.exit" [src/srcnn.cpp:358]   --->   Operation 334 'br' 'br_ln358' <Predicate = (trunc_ln356 == 21)> <Delay = 0.00>
ST_24 : Operation 335 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %bitcast_ln358, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_20" [src/srcnn.cpp:358]   --->   Operation 335 'store' 'store_ln358' <Predicate = (trunc_ln356 == 20)> <Delay = 0.00>
ST_24 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln358 = br void %arrayidx38.exit" [src/srcnn.cpp:358]   --->   Operation 336 'br' 'br_ln358' <Predicate = (trunc_ln356 == 20)> <Delay = 0.00>
ST_24 : Operation 337 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %bitcast_ln358, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_19" [src/srcnn.cpp:358]   --->   Operation 337 'store' 'store_ln358' <Predicate = (trunc_ln356 == 19)> <Delay = 0.00>
ST_24 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln358 = br void %arrayidx38.exit" [src/srcnn.cpp:358]   --->   Operation 338 'br' 'br_ln358' <Predicate = (trunc_ln356 == 19)> <Delay = 0.00>
ST_24 : Operation 339 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %bitcast_ln358, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_18" [src/srcnn.cpp:358]   --->   Operation 339 'store' 'store_ln358' <Predicate = (trunc_ln356 == 18)> <Delay = 0.00>
ST_24 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln358 = br void %arrayidx38.exit" [src/srcnn.cpp:358]   --->   Operation 340 'br' 'br_ln358' <Predicate = (trunc_ln356 == 18)> <Delay = 0.00>
ST_24 : Operation 341 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %bitcast_ln358, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_17" [src/srcnn.cpp:358]   --->   Operation 341 'store' 'store_ln358' <Predicate = (trunc_ln356 == 17)> <Delay = 0.00>
ST_24 : Operation 342 [1/1] (0.00ns)   --->   "%br_ln358 = br void %arrayidx38.exit" [src/srcnn.cpp:358]   --->   Operation 342 'br' 'br_ln358' <Predicate = (trunc_ln356 == 17)> <Delay = 0.00>
ST_24 : Operation 343 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %bitcast_ln358, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_16" [src/srcnn.cpp:358]   --->   Operation 343 'store' 'store_ln358' <Predicate = (trunc_ln356 == 16)> <Delay = 0.00>
ST_24 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln358 = br void %arrayidx38.exit" [src/srcnn.cpp:358]   --->   Operation 344 'br' 'br_ln358' <Predicate = (trunc_ln356 == 16)> <Delay = 0.00>
ST_24 : Operation 345 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %bitcast_ln358, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_15" [src/srcnn.cpp:358]   --->   Operation 345 'store' 'store_ln358' <Predicate = (trunc_ln356 == 15)> <Delay = 0.00>
ST_24 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln358 = br void %arrayidx38.exit" [src/srcnn.cpp:358]   --->   Operation 346 'br' 'br_ln358' <Predicate = (trunc_ln356 == 15)> <Delay = 0.00>
ST_24 : Operation 347 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %bitcast_ln358, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_14" [src/srcnn.cpp:358]   --->   Operation 347 'store' 'store_ln358' <Predicate = (trunc_ln356 == 14)> <Delay = 0.00>
ST_24 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln358 = br void %arrayidx38.exit" [src/srcnn.cpp:358]   --->   Operation 348 'br' 'br_ln358' <Predicate = (trunc_ln356 == 14)> <Delay = 0.00>
ST_24 : Operation 349 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %bitcast_ln358, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_13" [src/srcnn.cpp:358]   --->   Operation 349 'store' 'store_ln358' <Predicate = (trunc_ln356 == 13)> <Delay = 0.00>
ST_24 : Operation 350 [1/1] (0.00ns)   --->   "%br_ln358 = br void %arrayidx38.exit" [src/srcnn.cpp:358]   --->   Operation 350 'br' 'br_ln358' <Predicate = (trunc_ln356 == 13)> <Delay = 0.00>
ST_24 : Operation 351 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %bitcast_ln358, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_12" [src/srcnn.cpp:358]   --->   Operation 351 'store' 'store_ln358' <Predicate = (trunc_ln356 == 12)> <Delay = 0.00>
ST_24 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln358 = br void %arrayidx38.exit" [src/srcnn.cpp:358]   --->   Operation 352 'br' 'br_ln358' <Predicate = (trunc_ln356 == 12)> <Delay = 0.00>
ST_24 : Operation 353 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %bitcast_ln358, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_11" [src/srcnn.cpp:358]   --->   Operation 353 'store' 'store_ln358' <Predicate = (trunc_ln356 == 11)> <Delay = 0.00>
ST_24 : Operation 354 [1/1] (0.00ns)   --->   "%br_ln358 = br void %arrayidx38.exit" [src/srcnn.cpp:358]   --->   Operation 354 'br' 'br_ln358' <Predicate = (trunc_ln356 == 11)> <Delay = 0.00>
ST_24 : Operation 355 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %bitcast_ln358, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_10" [src/srcnn.cpp:358]   --->   Operation 355 'store' 'store_ln358' <Predicate = (trunc_ln356 == 10)> <Delay = 0.00>
ST_24 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln358 = br void %arrayidx38.exit" [src/srcnn.cpp:358]   --->   Operation 356 'br' 'br_ln358' <Predicate = (trunc_ln356 == 10)> <Delay = 0.00>
ST_24 : Operation 357 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %bitcast_ln358, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17" [src/srcnn.cpp:358]   --->   Operation 357 'store' 'store_ln358' <Predicate = (trunc_ln356 == 9)> <Delay = 0.00>
ST_24 : Operation 358 [1/1] (0.00ns)   --->   "%br_ln358 = br void %arrayidx38.exit" [src/srcnn.cpp:358]   --->   Operation 358 'br' 'br_ln358' <Predicate = (trunc_ln356 == 9)> <Delay = 0.00>
ST_24 : Operation 359 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %bitcast_ln358, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18" [src/srcnn.cpp:358]   --->   Operation 359 'store' 'store_ln358' <Predicate = (trunc_ln356 == 8)> <Delay = 0.00>
ST_24 : Operation 360 [1/1] (0.00ns)   --->   "%br_ln358 = br void %arrayidx38.exit" [src/srcnn.cpp:358]   --->   Operation 360 'br' 'br_ln358' <Predicate = (trunc_ln356 == 8)> <Delay = 0.00>
ST_24 : Operation 361 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %bitcast_ln358, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19" [src/srcnn.cpp:358]   --->   Operation 361 'store' 'store_ln358' <Predicate = (trunc_ln356 == 7)> <Delay = 0.00>
ST_24 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln358 = br void %arrayidx38.exit" [src/srcnn.cpp:358]   --->   Operation 362 'br' 'br_ln358' <Predicate = (trunc_ln356 == 7)> <Delay = 0.00>
ST_24 : Operation 363 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %bitcast_ln358, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20" [src/srcnn.cpp:358]   --->   Operation 363 'store' 'store_ln358' <Predicate = (trunc_ln356 == 6)> <Delay = 0.00>
ST_24 : Operation 364 [1/1] (0.00ns)   --->   "%br_ln358 = br void %arrayidx38.exit" [src/srcnn.cpp:358]   --->   Operation 364 'br' 'br_ln358' <Predicate = (trunc_ln356 == 6)> <Delay = 0.00>
ST_24 : Operation 365 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %bitcast_ln358, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21" [src/srcnn.cpp:358]   --->   Operation 365 'store' 'store_ln358' <Predicate = (trunc_ln356 == 5)> <Delay = 0.00>
ST_24 : Operation 366 [1/1] (0.00ns)   --->   "%br_ln358 = br void %arrayidx38.exit" [src/srcnn.cpp:358]   --->   Operation 366 'br' 'br_ln358' <Predicate = (trunc_ln356 == 5)> <Delay = 0.00>
ST_24 : Operation 367 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %bitcast_ln358, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22" [src/srcnn.cpp:358]   --->   Operation 367 'store' 'store_ln358' <Predicate = (trunc_ln356 == 4)> <Delay = 0.00>
ST_24 : Operation 368 [1/1] (0.00ns)   --->   "%br_ln358 = br void %arrayidx38.exit" [src/srcnn.cpp:358]   --->   Operation 368 'br' 'br_ln358' <Predicate = (trunc_ln356 == 4)> <Delay = 0.00>
ST_24 : Operation 369 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %bitcast_ln358, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23" [src/srcnn.cpp:358]   --->   Operation 369 'store' 'store_ln358' <Predicate = (trunc_ln356 == 3)> <Delay = 0.00>
ST_24 : Operation 370 [1/1] (0.00ns)   --->   "%br_ln358 = br void %arrayidx38.exit" [src/srcnn.cpp:358]   --->   Operation 370 'br' 'br_ln358' <Predicate = (trunc_ln356 == 3)> <Delay = 0.00>
ST_24 : Operation 371 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %bitcast_ln358, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24" [src/srcnn.cpp:358]   --->   Operation 371 'store' 'store_ln358' <Predicate = (trunc_ln356 == 2)> <Delay = 0.00>
ST_24 : Operation 372 [1/1] (0.00ns)   --->   "%br_ln358 = br void %arrayidx38.exit" [src/srcnn.cpp:358]   --->   Operation 372 'br' 'br_ln358' <Predicate = (trunc_ln356 == 2)> <Delay = 0.00>
ST_24 : Operation 373 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %bitcast_ln358, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25" [src/srcnn.cpp:358]   --->   Operation 373 'store' 'store_ln358' <Predicate = (trunc_ln356 == 1)> <Delay = 0.00>
ST_24 : Operation 374 [1/1] (0.00ns)   --->   "%br_ln358 = br void %arrayidx38.exit" [src/srcnn.cpp:358]   --->   Operation 374 'br' 'br_ln358' <Predicate = (trunc_ln356 == 1)> <Delay = 0.00>
ST_24 : Operation 375 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %bitcast_ln358, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26" [src/srcnn.cpp:358]   --->   Operation 375 'store' 'store_ln358' <Predicate = (trunc_ln356 == 0)> <Delay = 0.00>
ST_24 : Operation 376 [1/1] (0.00ns)   --->   "%br_ln358 = br void %arrayidx38.exit" [src/srcnn.cpp:358]   --->   Operation 376 'br' 'br_ln358' <Predicate = (trunc_ln356 == 0)> <Delay = 0.00>
ST_24 : Operation 377 [1/1] (0.00ns)   --->   "%store_ln358 = store i32 %bitcast_ln358, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_31" [src/srcnn.cpp:358]   --->   Operation 377 'store' 'store_ln358' <Predicate = (trunc_ln356 == 31)> <Delay = 0.00>
ST_24 : Operation 378 [1/1] (0.00ns)   --->   "%br_ln358 = br void %arrayidx38.exit" [src/srcnn.cpp:358]   --->   Operation 378 'br' 'br_ln358' <Predicate = (trunc_ln356 == 31)> <Delay = 0.00>
ST_24 : Operation 379 [1/1] (0.42ns)   --->   "%br_ln359 = br void %VITIS_LOOP_360_6" [src/srcnn.cpp:359]   --->   Operation 379 'br' 'br_ln359' <Predicate = true> <Delay = 0.42>

State 25 <SV = 12> <Delay = 1.88>
ST_25 : Operation 380 [1/1] (0.00ns)   --->   "%i2 = phi i7 %add_ln359, void %arrayidx6816.exit, i7 0, void %arrayidx38.exit" [src/srcnn.cpp:359]   --->   Operation 380 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln359 = zext i7 %i2" [src/srcnn.cpp:359]   --->   Operation 381 'zext' 'zext_ln359' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln364_1 = zext i7 %i2" [src/srcnn.cpp:364]   --->   Operation 382 'zext' 'zext_ln364_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 383 [1/1] (0.76ns)   --->   "%add_ln364_2 = add i8 %tmp_5, i8 %zext_ln364_1" [src/srcnn.cpp:364]   --->   Operation 383 'add' 'add_ln364_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln364_2 = zext i8 %add_ln364_2" [src/srcnn.cpp:364]   --->   Operation 384 'zext' 'zext_ln364_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 385 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i64 0, i64 %zext_ln364_2" [src/srcnn.cpp:364]   --->   Operation 385 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 386 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i64 0, i64 %zext_ln364_2" [src/srcnn.cpp:364]   --->   Operation 386 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 387 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i64 0, i64 %zext_ln364_2" [src/srcnn.cpp:364]   --->   Operation 387 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 388 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i64 0, i64 %zext_ln364_2" [src/srcnn.cpp:364]   --->   Operation 388 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 389 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i64 0, i64 %zext_ln364_2" [src/srcnn.cpp:364]   --->   Operation 389 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 390 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i64 0, i64 %zext_ln364_2" [src/srcnn.cpp:364]   --->   Operation 390 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 391 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_51 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i64 0, i64 %zext_ln364_2" [src/srcnn.cpp:364]   --->   Operation 391 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_51' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 392 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_52 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i64 0, i64 %zext_ln364_2" [src/srcnn.cpp:364]   --->   Operation 392 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_52' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 393 [1/1] (0.77ns)   --->   "%icmp_ln359 = icmp_eq  i7 %i2, i7 64" [src/srcnn.cpp:359]   --->   Operation 393 'icmp' 'icmp_ln359' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 394 [1/1] (0.77ns)   --->   "%add_ln359 = add i7 %i2, i7 1" [src/srcnn.cpp:359]   --->   Operation 394 'add' 'add_ln359' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 395 [1/1] (0.00ns)   --->   "%br_ln359 = br i1 %icmp_ln359, void %VITIS_LOOP_360_6.split, void %for.inc78" [src/srcnn.cpp:359]   --->   Operation 395 'br' 'br_ln359' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 396 [1/1] (0.79ns)   --->   "%add_ln364 = add i12 %zext_ln356_1, i12 %zext_ln359" [src/srcnn.cpp:364]   --->   Operation 396 'add' 'add_ln364' <Predicate = (!icmp_ln359)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln364 = zext i12 %add_ln364" [src/srcnn.cpp:364]   --->   Operation 397 'zext' 'zext_ln364' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_25 : Operation 398 [1/1] (1.08ns)   --->   "%add_ln364_1 = add i63 %zext_ln364, i63 %sext_ln356" [src/srcnn.cpp:364]   --->   Operation 398 'add' 'add_ln364_1' <Predicate = (!icmp_ln359)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 399 [1/1] (0.00ns)   --->   "%sext_ln364 = sext i63 %add_ln364_1" [src/srcnn.cpp:364]   --->   Operation 399 'sext' 'sext_ln364' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_25 : Operation 400 [1/1] (0.00ns)   --->   "%gmem_w2_addr_1 = getelementptr i32 %gmem_w2, i64 %sext_ln364" [src/srcnn.cpp:364]   --->   Operation 400 'getelementptr' 'gmem_w2_addr_1' <Predicate = (!icmp_ln359)> <Delay = 0.00>
ST_25 : Operation 401 [1/1] (0.42ns)   --->   "%store_ln356 = store i6 %add_ln356, i6 %c2" [src/srcnn.cpp:356]   --->   Operation 401 'store' 'store_ln356' <Predicate = (icmp_ln359)> <Delay = 0.42>
ST_25 : Operation 402 [1/1] (0.00ns)   --->   "%br_ln356 = br void %VITIS_LOOP_359_5" [src/srcnn.cpp:356]   --->   Operation 402 'br' 'br_ln356' <Predicate = (icmp_ln359)> <Delay = 0.00>

State 26 <SV = 13> <Delay = 7.30>
ST_26 : Operation 403 [8/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr_1, i32 1" [src/srcnn.cpp:364]   --->   Operation 403 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 14> <Delay = 7.30>
ST_27 : Operation 404 [7/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr_1, i32 1" [src/srcnn.cpp:364]   --->   Operation 404 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 15> <Delay = 7.30>
ST_28 : Operation 405 [6/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr_1, i32 1" [src/srcnn.cpp:364]   --->   Operation 405 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 16> <Delay = 7.30>
ST_29 : Operation 406 [5/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr_1, i32 1" [src/srcnn.cpp:364]   --->   Operation 406 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 17> <Delay = 7.30>
ST_30 : Operation 407 [4/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr_1, i32 1" [src/srcnn.cpp:364]   --->   Operation 407 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 18> <Delay = 7.30>
ST_31 : Operation 408 [3/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr_1, i32 1" [src/srcnn.cpp:364]   --->   Operation 408 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 19> <Delay = 7.30>
ST_32 : Operation 409 [2/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr_1, i32 1" [src/srcnn.cpp:364]   --->   Operation 409 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 20> <Delay = 7.30>
ST_33 : Operation 410 [1/8] (7.30ns)   --->   "%gmem_w2_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w2_addr_1, i32 1" [src/srcnn.cpp:364]   --->   Operation 410 'readreq' 'gmem_w2_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 21> <Delay = 7.30>
ST_34 : Operation 411 [1/1] (0.00ns)   --->   "%speclooptripcount_ln359 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/srcnn.cpp:359]   --->   Operation 411 'speclooptripcount' 'speclooptripcount_ln359' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 412 [1/1] (0.00ns)   --->   "%specloopname_ln359 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [src/srcnn.cpp:359]   --->   Operation 412 'specloopname' 'specloopname_ln359' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 413 [1/1] (7.30ns)   --->   "%gmem_w2_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_w2_addr_1" [src/srcnn.cpp:364]   --->   Operation 413 'read' 'gmem_w2_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 414 [1/1] (0.00ns)   --->   "%bitcast_ln364 = bitcast i32 %gmem_w2_addr_1_read" [src/srcnn.cpp:364]   --->   Operation 414 'bitcast' 'bitcast_ln364' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 415 [1/1] (0.73ns)   --->   "%switch_ln364 = switch i3 %trunc_ln356_2, void %arrayidx6816.case.7, i3 0, void %arrayidx6816.case.0, i3 1, void %arrayidx6816.case.1, i3 2, void %arrayidx6816.case.2, i3 3, void %arrayidx6816.case.3, i3 4, void %arrayidx6816.case.4, i3 5, void %arrayidx6816.case.5, i3 6, void %arrayidx6816.case.6" [src/srcnn.cpp:364]   --->   Operation 415 'switch' 'switch_ln364' <Predicate = true> <Delay = 0.73>

State 35 <SV = 22> <Delay = 1.23>
ST_35 : Operation 416 [1/1] (1.23ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_51" [src/srcnn.cpp:364]   --->   Operation 416 'store' 'store_ln364' <Predicate = (trunc_ln356_2 == 6)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_35 : Operation 417 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx6816.exit" [src/srcnn.cpp:364]   --->   Operation 417 'br' 'br_ln364' <Predicate = (trunc_ln356_2 == 6)> <Delay = 0.00>
ST_35 : Operation 418 [1/1] (1.23ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_50" [src/srcnn.cpp:364]   --->   Operation 418 'store' 'store_ln364' <Predicate = (trunc_ln356_2 == 5)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_35 : Operation 419 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx6816.exit" [src/srcnn.cpp:364]   --->   Operation 419 'br' 'br_ln364' <Predicate = (trunc_ln356_2 == 5)> <Delay = 0.00>
ST_35 : Operation 420 [1/1] (1.23ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_49" [src/srcnn.cpp:364]   --->   Operation 420 'store' 'store_ln364' <Predicate = (trunc_ln356_2 == 4)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_35 : Operation 421 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx6816.exit" [src/srcnn.cpp:364]   --->   Operation 421 'br' 'br_ln364' <Predicate = (trunc_ln356_2 == 4)> <Delay = 0.00>
ST_35 : Operation 422 [1/1] (1.23ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_48" [src/srcnn.cpp:364]   --->   Operation 422 'store' 'store_ln364' <Predicate = (trunc_ln356_2 == 3)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_35 : Operation 423 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx6816.exit" [src/srcnn.cpp:364]   --->   Operation 423 'br' 'br_ln364' <Predicate = (trunc_ln356_2 == 3)> <Delay = 0.00>
ST_35 : Operation 424 [1/1] (1.23ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_47" [src/srcnn.cpp:364]   --->   Operation 424 'store' 'store_ln364' <Predicate = (trunc_ln356_2 == 2)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_35 : Operation 425 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx6816.exit" [src/srcnn.cpp:364]   --->   Operation 425 'br' 'br_ln364' <Predicate = (trunc_ln356_2 == 2)> <Delay = 0.00>
ST_35 : Operation 426 [1/1] (1.23ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_46" [src/srcnn.cpp:364]   --->   Operation 426 'store' 'store_ln364' <Predicate = (trunc_ln356_2 == 1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_35 : Operation 427 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx6816.exit" [src/srcnn.cpp:364]   --->   Operation 427 'br' 'br_ln364' <Predicate = (trunc_ln356_2 == 1)> <Delay = 0.00>
ST_35 : Operation 428 [1/1] (1.23ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_45" [src/srcnn.cpp:364]   --->   Operation 428 'store' 'store_ln364' <Predicate = (trunc_ln356_2 == 0)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_35 : Operation 429 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx6816.exit" [src/srcnn.cpp:364]   --->   Operation 429 'br' 'br_ln364' <Predicate = (trunc_ln356_2 == 0)> <Delay = 0.00>
ST_35 : Operation 430 [1/1] (1.23ns)   --->   "%store_ln364 = store i32 %bitcast_ln364, i8 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_52" [src/srcnn.cpp:364]   --->   Operation 430 'store' 'store_ln364' <Predicate = (trunc_ln356_2 == 7)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 256> <RAM>
ST_35 : Operation 431 [1/1] (0.00ns)   --->   "%br_ln364 = br void %arrayidx6816.exit" [src/srcnn.cpp:364]   --->   Operation 431 'br' 'br_ln364' <Predicate = (trunc_ln356_2 == 7)> <Delay = 0.00>
ST_35 : Operation 432 [1/1] (0.00ns)   --->   "%br_ln359 = br void %VITIS_LOOP_360_6" [src/srcnn.cpp:359]   --->   Operation 432 'br' 'br_ln359' <Predicate = true> <Delay = 0.00>

State 36 <SV = 3> <Delay = 7.30>
ST_36 : Operation 433 [8/8] (7.30ns)   --->   "%gmem_w3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w3_addr, i32 1" [src/srcnn.cpp:373]   --->   Operation 433 'readreq' 'gmem_w3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 4> <Delay = 7.30>
ST_37 : Operation 434 [7/8] (7.30ns)   --->   "%gmem_w3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w3_addr, i32 1" [src/srcnn.cpp:373]   --->   Operation 434 'readreq' 'gmem_w3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 435 [1/1] (0.00ns)   --->   "%sext_ln374 = sext i62 %trunc_ln4" [src/srcnn.cpp:374]   --->   Operation 435 'sext' 'sext_ln374' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 436 [1/1] (0.00ns)   --->   "%gmem_w3_addr_1 = getelementptr i32 %gmem_w3, i64 %sext_ln374" [src/srcnn.cpp:374]   --->   Operation 436 'getelementptr' 'gmem_w3_addr_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 437 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_w3_addr_1, i32 800" [src/srcnn.cpp:374]   --->   Operation 437 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 5> <Delay = 7.30>
ST_38 : Operation 438 [6/8] (7.30ns)   --->   "%gmem_w3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w3_addr, i32 1" [src/srcnn.cpp:373]   --->   Operation 438 'readreq' 'gmem_w3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 439 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_w3_addr_1, i32 800" [src/srcnn.cpp:374]   --->   Operation 439 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 6> <Delay = 7.30>
ST_39 : Operation 440 [5/8] (7.30ns)   --->   "%gmem_w3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w3_addr, i32 1" [src/srcnn.cpp:373]   --->   Operation 440 'readreq' 'gmem_w3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 441 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_w3_addr_1, i32 800" [src/srcnn.cpp:374]   --->   Operation 441 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 7> <Delay = 7.30>
ST_40 : Operation 442 [4/8] (7.30ns)   --->   "%gmem_w3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w3_addr, i32 1" [src/srcnn.cpp:373]   --->   Operation 442 'readreq' 'gmem_w3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 443 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_w3_addr_1, i32 800" [src/srcnn.cpp:374]   --->   Operation 443 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 8> <Delay = 7.30>
ST_41 : Operation 444 [3/8] (7.30ns)   --->   "%gmem_w3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w3_addr, i32 1" [src/srcnn.cpp:373]   --->   Operation 444 'readreq' 'gmem_w3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_41 : Operation 445 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_w3_addr_1, i32 800" [src/srcnn.cpp:374]   --->   Operation 445 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 9> <Delay = 7.30>
ST_42 : Operation 446 [2/8] (7.30ns)   --->   "%gmem_w3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w3_addr, i32 1" [src/srcnn.cpp:373]   --->   Operation 446 'readreq' 'gmem_w3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 447 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_w3_addr_1, i32 800" [src/srcnn.cpp:374]   --->   Operation 447 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 10> <Delay = 7.30>
ST_43 : Operation 448 [1/8] (7.30ns)   --->   "%gmem_w3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w3_addr, i32 1" [src/srcnn.cpp:373]   --->   Operation 448 'readreq' 'gmem_w3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 449 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_w3_addr_1, i32 800" [src/srcnn.cpp:374]   --->   Operation 449 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 11> <Delay = 7.30>
ST_44 : Operation 450 [1/1] (7.30ns)   --->   "%gmem_w3_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_w3_addr" [src/srcnn.cpp:373]   --->   Operation 450 'read' 'gmem_w3_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 451 [1/1] (0.00ns)   --->   "%bitcast_ln373 = bitcast i32 %gmem_w3_addr_read" [src/srcnn.cpp:373]   --->   Operation 451 'bitcast' 'bitcast_ln373' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 452 [1/1] (0.00ns)   --->   "%store_ln373 = store i32 %bitcast_ln373, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16" [src/srcnn.cpp:373]   --->   Operation 452 'store' 'store_ln373' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 453 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_w3_addr_1, i32 800" [src/srcnn.cpp:374]   --->   Operation 453 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 12> <Delay = 0.00>
ST_45 : Operation 454 [2/2] (0.00ns)   --->   "%call_ln374 = call void @srcnn_Pipeline_VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10, i32 %gmem_w3, i62 %trunc_ln4, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2" [src/srcnn.cpp:374]   --->   Operation 454 'call' 'call_ln374' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 13> <Delay = 0.42>
ST_46 : Operation 455 [1/2] (0.00ns)   --->   "%call_ln374 = call void @srcnn_Pipeline_VITIS_LOOP_374_8_VITIS_LOOP_375_9_VITIS_LOOP_377_10, i32 %gmem_w3, i62 %trunc_ln4, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2" [src/srcnn.cpp:374]   --->   Operation 455 'call' 'call_ln374' <Predicate = (!weights_loaded_load)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_46 : Operation 456 [1/1] (0.00ns)   --->   "%store_ln384 = store i1 1, i1 %weights_loaded" [src/srcnn.cpp:384]   --->   Operation 456 'store' 'store_ln384' <Predicate = (!weights_loaded_load)> <Delay = 0.00>
ST_46 : Operation 457 [1/1] (0.00ns)   --->   "%br_ln385 = br void %if.end" [src/srcnn.cpp:385]   --->   Operation 457 'br' 'br_ln385' <Predicate = (!weights_loaded_load)> <Delay = 0.00>
ST_46 : Operation 458 [1/1] (0.00ns)   --->   "%h0 = alloca i32 1"   --->   Operation 458 'alloca' 'h0' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 459 [1/1] (0.00ns)   --->   "%specstablecontent_ln389 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %w1_loc, void " [src/srcnn.cpp:389]   --->   Operation 459 'specstablecontent' 'specstablecontent_ln389' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 460 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_63, void " [src/srcnn.cpp:390]   --->   Operation 460 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 461 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_62, void " [src/srcnn.cpp:390]   --->   Operation 461 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 462 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_61, void " [src/srcnn.cpp:390]   --->   Operation 462 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 463 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_60, void " [src/srcnn.cpp:390]   --->   Operation 463 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 464 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_59, void " [src/srcnn.cpp:390]   --->   Operation 464 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 465 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_58, void " [src/srcnn.cpp:390]   --->   Operation 465 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 466 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_57, void " [src/srcnn.cpp:390]   --->   Operation 466 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 467 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_56, void " [src/srcnn.cpp:390]   --->   Operation 467 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 468 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_55, void " [src/srcnn.cpp:390]   --->   Operation 468 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 469 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_54, void " [src/srcnn.cpp:390]   --->   Operation 469 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 470 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_53, void " [src/srcnn.cpp:390]   --->   Operation 470 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 471 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_52, void " [src/srcnn.cpp:390]   --->   Operation 471 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 472 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_51, void " [src/srcnn.cpp:390]   --->   Operation 472 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 473 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_50, void " [src/srcnn.cpp:390]   --->   Operation 473 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 474 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_49, void " [src/srcnn.cpp:390]   --->   Operation 474 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 475 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_48, void " [src/srcnn.cpp:390]   --->   Operation 475 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 476 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_47, void " [src/srcnn.cpp:390]   --->   Operation 476 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 477 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_46, void " [src/srcnn.cpp:390]   --->   Operation 477 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 478 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_45, void " [src/srcnn.cpp:390]   --->   Operation 478 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 479 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_44, void " [src/srcnn.cpp:390]   --->   Operation 479 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 480 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_43, void " [src/srcnn.cpp:390]   --->   Operation 480 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 481 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_42, void " [src/srcnn.cpp:390]   --->   Operation 481 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 482 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_41, void " [src/srcnn.cpp:390]   --->   Operation 482 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 483 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_40, void " [src/srcnn.cpp:390]   --->   Operation 483 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 484 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_39, void " [src/srcnn.cpp:390]   --->   Operation 484 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 485 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_38, void " [src/srcnn.cpp:390]   --->   Operation 485 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 486 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_37, void " [src/srcnn.cpp:390]   --->   Operation 486 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 487 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_36, void " [src/srcnn.cpp:390]   --->   Operation 487 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 488 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_35, void " [src/srcnn.cpp:390]   --->   Operation 488 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 489 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_34, void " [src/srcnn.cpp:390]   --->   Operation 489 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 490 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_33, void " [src/srcnn.cpp:390]   --->   Operation 490 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 491 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_32, void " [src/srcnn.cpp:390]   --->   Operation 491 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 492 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_31, void " [src/srcnn.cpp:390]   --->   Operation 492 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 493 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_30, void " [src/srcnn.cpp:390]   --->   Operation 493 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 494 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_29, void " [src/srcnn.cpp:390]   --->   Operation 494 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 495 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_28, void " [src/srcnn.cpp:390]   --->   Operation 495 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 496 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_27, void " [src/srcnn.cpp:390]   --->   Operation 496 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 497 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_26, void " [src/srcnn.cpp:390]   --->   Operation 497 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 498 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_25, void " [src/srcnn.cpp:390]   --->   Operation 498 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 499 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_24, void " [src/srcnn.cpp:390]   --->   Operation 499 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 500 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_23, void " [src/srcnn.cpp:390]   --->   Operation 500 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 501 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_22, void " [src/srcnn.cpp:390]   --->   Operation 501 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 502 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_21, void " [src/srcnn.cpp:390]   --->   Operation 502 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 503 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_20, void " [src/srcnn.cpp:390]   --->   Operation 503 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 504 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_19, void " [src/srcnn.cpp:390]   --->   Operation 504 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 505 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_18, void " [src/srcnn.cpp:390]   --->   Operation 505 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 506 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_17, void " [src/srcnn.cpp:390]   --->   Operation 506 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 507 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_16, void " [src/srcnn.cpp:390]   --->   Operation 507 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 508 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_15, void " [src/srcnn.cpp:390]   --->   Operation 508 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 509 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_14, void " [src/srcnn.cpp:390]   --->   Operation 509 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 510 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_13, void " [src/srcnn.cpp:390]   --->   Operation 510 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 511 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_12, void " [src/srcnn.cpp:390]   --->   Operation 511 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 512 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_11, void " [src/srcnn.cpp:390]   --->   Operation 512 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 513 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_10, void " [src/srcnn.cpp:390]   --->   Operation 513 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 514 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27, void " [src/srcnn.cpp:390]   --->   Operation 514 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 515 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28, void " [src/srcnn.cpp:390]   --->   Operation 515 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 516 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29, void " [src/srcnn.cpp:390]   --->   Operation 516 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 517 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30, void " [src/srcnn.cpp:390]   --->   Operation 517 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 518 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31, void " [src/srcnn.cpp:390]   --->   Operation 518 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 519 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32, void " [src/srcnn.cpp:390]   --->   Operation 519 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 520 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33, void " [src/srcnn.cpp:390]   --->   Operation 520 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 521 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34, void " [src/srcnn.cpp:390]   --->   Operation 521 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 522 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35, void " [src/srcnn.cpp:390]   --->   Operation 522 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 523 [1/1] (0.00ns)   --->   "%specstablecontent_ln390 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36, void " [src/srcnn.cpp:390]   --->   Operation 523 'specstablecontent' 'specstablecontent_ln390' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 524 [1/1] (0.00ns)   --->   "%specstablecontent_ln391 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, void " [src/srcnn.cpp:391]   --->   Operation 524 'specstablecontent' 'specstablecontent_ln391' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 525 [1/1] (0.00ns)   --->   "%specstablecontent_ln391 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, void " [src/srcnn.cpp:391]   --->   Operation 525 'specstablecontent' 'specstablecontent_ln391' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 526 [1/1] (0.00ns)   --->   "%specstablecontent_ln391 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, void " [src/srcnn.cpp:391]   --->   Operation 526 'specstablecontent' 'specstablecontent_ln391' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 527 [1/1] (0.00ns)   --->   "%specstablecontent_ln391 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, void " [src/srcnn.cpp:391]   --->   Operation 527 'specstablecontent' 'specstablecontent_ln391' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 528 [1/1] (0.00ns)   --->   "%specstablecontent_ln391 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, void " [src/srcnn.cpp:391]   --->   Operation 528 'specstablecontent' 'specstablecontent_ln391' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 529 [1/1] (0.00ns)   --->   "%specstablecontent_ln391 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, void " [src/srcnn.cpp:391]   --->   Operation 529 'specstablecontent' 'specstablecontent_ln391' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 530 [1/1] (0.00ns)   --->   "%specstablecontent_ln391 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, void " [src/srcnn.cpp:391]   --->   Operation 530 'specstablecontent' 'specstablecontent_ln391' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 531 [1/1] (0.00ns)   --->   "%specstablecontent_ln391 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, void " [src/srcnn.cpp:391]   --->   Operation 531 'specstablecontent' 'specstablecontent_ln391' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 532 [1/1] (0.00ns)   --->   "%specstablecontent_ln392 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_31, void " [src/srcnn.cpp:392]   --->   Operation 532 'specstablecontent' 'specstablecontent_ln392' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 533 [1/1] (0.00ns)   --->   "%specstablecontent_ln392 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_30, void " [src/srcnn.cpp:392]   --->   Operation 533 'specstablecontent' 'specstablecontent_ln392' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 534 [1/1] (0.00ns)   --->   "%specstablecontent_ln392 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_29, void " [src/srcnn.cpp:392]   --->   Operation 534 'specstablecontent' 'specstablecontent_ln392' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 535 [1/1] (0.00ns)   --->   "%specstablecontent_ln392 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_28, void " [src/srcnn.cpp:392]   --->   Operation 535 'specstablecontent' 'specstablecontent_ln392' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 536 [1/1] (0.00ns)   --->   "%specstablecontent_ln392 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_27, void " [src/srcnn.cpp:392]   --->   Operation 536 'specstablecontent' 'specstablecontent_ln392' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 537 [1/1] (0.00ns)   --->   "%specstablecontent_ln392 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_26, void " [src/srcnn.cpp:392]   --->   Operation 537 'specstablecontent' 'specstablecontent_ln392' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 538 [1/1] (0.00ns)   --->   "%specstablecontent_ln392 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_25, void " [src/srcnn.cpp:392]   --->   Operation 538 'specstablecontent' 'specstablecontent_ln392' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 539 [1/1] (0.00ns)   --->   "%specstablecontent_ln392 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_24, void " [src/srcnn.cpp:392]   --->   Operation 539 'specstablecontent' 'specstablecontent_ln392' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 540 [1/1] (0.00ns)   --->   "%specstablecontent_ln392 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_23, void " [src/srcnn.cpp:392]   --->   Operation 540 'specstablecontent' 'specstablecontent_ln392' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 541 [1/1] (0.00ns)   --->   "%specstablecontent_ln392 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_22, void " [src/srcnn.cpp:392]   --->   Operation 541 'specstablecontent' 'specstablecontent_ln392' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 542 [1/1] (0.00ns)   --->   "%specstablecontent_ln392 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_21, void " [src/srcnn.cpp:392]   --->   Operation 542 'specstablecontent' 'specstablecontent_ln392' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 543 [1/1] (0.00ns)   --->   "%specstablecontent_ln392 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_20, void " [src/srcnn.cpp:392]   --->   Operation 543 'specstablecontent' 'specstablecontent_ln392' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 544 [1/1] (0.00ns)   --->   "%specstablecontent_ln392 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_19, void " [src/srcnn.cpp:392]   --->   Operation 544 'specstablecontent' 'specstablecontent_ln392' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 545 [1/1] (0.00ns)   --->   "%specstablecontent_ln392 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_18, void " [src/srcnn.cpp:392]   --->   Operation 545 'specstablecontent' 'specstablecontent_ln392' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 546 [1/1] (0.00ns)   --->   "%specstablecontent_ln392 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_17, void " [src/srcnn.cpp:392]   --->   Operation 546 'specstablecontent' 'specstablecontent_ln392' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 547 [1/1] (0.00ns)   --->   "%specstablecontent_ln392 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_16, void " [src/srcnn.cpp:392]   --->   Operation 547 'specstablecontent' 'specstablecontent_ln392' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 548 [1/1] (0.00ns)   --->   "%specstablecontent_ln392 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_15, void " [src/srcnn.cpp:392]   --->   Operation 548 'specstablecontent' 'specstablecontent_ln392' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 549 [1/1] (0.00ns)   --->   "%specstablecontent_ln392 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_14, void " [src/srcnn.cpp:392]   --->   Operation 549 'specstablecontent' 'specstablecontent_ln392' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 550 [1/1] (0.00ns)   --->   "%specstablecontent_ln392 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_13, void " [src/srcnn.cpp:392]   --->   Operation 550 'specstablecontent' 'specstablecontent_ln392' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 551 [1/1] (0.00ns)   --->   "%specstablecontent_ln392 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_12, void " [src/srcnn.cpp:392]   --->   Operation 551 'specstablecontent' 'specstablecontent_ln392' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 552 [1/1] (0.00ns)   --->   "%specstablecontent_ln392 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_11, void " [src/srcnn.cpp:392]   --->   Operation 552 'specstablecontent' 'specstablecontent_ln392' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 553 [1/1] (0.00ns)   --->   "%specstablecontent_ln392 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_10, void " [src/srcnn.cpp:392]   --->   Operation 553 'specstablecontent' 'specstablecontent_ln392' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 554 [1/1] (0.00ns)   --->   "%specstablecontent_ln392 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17, void " [src/srcnn.cpp:392]   --->   Operation 554 'specstablecontent' 'specstablecontent_ln392' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 555 [1/1] (0.00ns)   --->   "%specstablecontent_ln392 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18, void " [src/srcnn.cpp:392]   --->   Operation 555 'specstablecontent' 'specstablecontent_ln392' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 556 [1/1] (0.00ns)   --->   "%specstablecontent_ln392 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19, void " [src/srcnn.cpp:392]   --->   Operation 556 'specstablecontent' 'specstablecontent_ln392' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 557 [1/1] (0.00ns)   --->   "%specstablecontent_ln392 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20, void " [src/srcnn.cpp:392]   --->   Operation 557 'specstablecontent' 'specstablecontent_ln392' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 558 [1/1] (0.00ns)   --->   "%specstablecontent_ln392 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21, void " [src/srcnn.cpp:392]   --->   Operation 558 'specstablecontent' 'specstablecontent_ln392' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 559 [1/1] (0.00ns)   --->   "%specstablecontent_ln392 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22, void " [src/srcnn.cpp:392]   --->   Operation 559 'specstablecontent' 'specstablecontent_ln392' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 560 [1/1] (0.00ns)   --->   "%specstablecontent_ln392 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23, void " [src/srcnn.cpp:392]   --->   Operation 560 'specstablecontent' 'specstablecontent_ln392' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 561 [1/1] (0.00ns)   --->   "%specstablecontent_ln392 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24, void " [src/srcnn.cpp:392]   --->   Operation 561 'specstablecontent' 'specstablecontent_ln392' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 562 [1/1] (0.00ns)   --->   "%specstablecontent_ln392 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25, void " [src/srcnn.cpp:392]   --->   Operation 562 'specstablecontent' 'specstablecontent_ln392' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 563 [1/1] (0.00ns)   --->   "%specstablecontent_ln392 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26, void " [src/srcnn.cpp:392]   --->   Operation 563 'specstablecontent' 'specstablecontent_ln392' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 564 [1/1] (0.00ns)   --->   "%specstablecontent_ln393 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, void " [src/srcnn.cpp:393]   --->   Operation 564 'specstablecontent' 'specstablecontent_ln393' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 565 [1/1] (0.00ns)   --->   "%specstablecontent_ln393 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, void " [src/srcnn.cpp:393]   --->   Operation 565 'specstablecontent' 'specstablecontent_ln393' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 566 [1/1] (0.00ns)   --->   "%specstablecontent_ln393 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, void " [src/srcnn.cpp:393]   --->   Operation 566 'specstablecontent' 'specstablecontent_ln393' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 567 [1/1] (0.00ns)   --->   "%specstablecontent_ln393 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, void " [src/srcnn.cpp:393]   --->   Operation 567 'specstablecontent' 'specstablecontent_ln393' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 568 [1/1] (0.00ns)   --->   "%specstablecontent_ln393 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, void " [src/srcnn.cpp:393]   --->   Operation 568 'specstablecontent' 'specstablecontent_ln393' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 569 [1/1] (0.00ns)   --->   "%specstablecontent_ln393 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, void " [src/srcnn.cpp:393]   --->   Operation 569 'specstablecontent' 'specstablecontent_ln393' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 570 [1/1] (0.00ns)   --->   "%specstablecontent_ln393 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, void " [src/srcnn.cpp:393]   --->   Operation 570 'specstablecontent' 'specstablecontent_ln393' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 571 [1/1] (0.00ns)   --->   "%specstablecontent_ln393 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, void " [src/srcnn.cpp:393]   --->   Operation 571 'specstablecontent' 'specstablecontent_ln393' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 572 [1/1] (0.00ns)   --->   "%specstablecontent_ln394 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16, void " [src/srcnn.cpp:394]   --->   Operation 572 'specstablecontent' 'specstablecontent_ln394' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 573 [1/1] (0.42ns)   --->   "%store_ln398 = store i9 0, i9 %h0" [src/srcnn.cpp:398]   --->   Operation 573 'store' 'store_ln398' <Predicate = true> <Delay = 0.42>
ST_46 : Operation 574 [1/1] (0.00ns)   --->   "%br_ln398 = br void %for.body121" [src/srcnn.cpp:398]   --->   Operation 574 'br' 'br_ln398' <Predicate = true> <Delay = 0.00>

State 47 <SV = 14> <Delay = 0.77>
ST_47 : Operation 575 [1/1] (0.00ns)   --->   "%h0_2 = load i9 %h0" [src/srcnn.cpp:399]   --->   Operation 575 'load' 'h0_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 576 [1/1] (0.77ns)   --->   "%icmp_ln398 = icmp_ult  i9 %h0_2, i9 255" [src/srcnn.cpp:398]   --->   Operation 576 'icmp' 'icmp_ln398' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 577 [1/1] (0.00ns)   --->   "%br_ln398 = br i1 %icmp_ln398, void %for.end152, void %for.body121.split" [src/srcnn.cpp:398]   --->   Operation 577 'br' 'br_ln398' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 578 [1/1] (0.00ns)   --->   "%speclooptripcount_ln396 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [src/srcnn.cpp:396]   --->   Operation 578 'speclooptripcount' 'speclooptripcount_ln396' <Predicate = (icmp_ln398)> <Delay = 0.00>
ST_47 : Operation 579 [1/1] (0.00ns)   --->   "%specloopname_ln398 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/srcnn.cpp:398]   --->   Operation 579 'specloopname' 'specloopname_ln398' <Predicate = (icmp_ln398)> <Delay = 0.00>
ST_47 : Operation 580 [1/1] (0.77ns)   --->   "%h0_3 = add i9 %h0_2, i9 16" [src/srcnn.cpp:399]   --->   Operation 580 'add' 'h0_3' <Predicate = (icmp_ln398)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 581 [1/1] (0.42ns)   --->   "%br_ln400 = br void %for.cond123" [src/srcnn.cpp:400]   --->   Operation 581 'br' 'br_ln400' <Predicate = (icmp_ln398)> <Delay = 0.42>
ST_47 : Operation 582 [1/1] (0.00ns)   --->   "%ret_ln427 = ret" [src/srcnn.cpp:427]   --->   Operation 582 'ret' 'ret_ln427' <Predicate = (!icmp_ln398)> <Delay = 0.00>

State 48 <SV = 15> <Delay = 5.33>
ST_48 : Operation 583 [1/1] (0.00ns)   --->   "%phase = phi i1 0, void %for.body121.split, i1 %phase_1, void %for.body126"   --->   Operation 583 'phi' 'phase' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 584 [1/1] (0.00ns)   --->   "%w0 = phi i9 0, void %for.body121.split, i9 %w0_1, void %for.body126"   --->   Operation 584 'phi' 'w0' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 585 [1/1] (0.77ns)   --->   "%icmp_ln400 = icmp_ult  i9 %w0, i9 255" [src/srcnn.cpp:400]   --->   Operation 585 'icmp' 'icmp_ln400' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 586 [1/1] (0.00ns)   --->   "%br_ln400 = br i1 %icmp_ln400, void %for.inc150, void %for.body126" [src/srcnn.cpp:400]   --->   Operation 586 'br' 'br_ln400' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 587 [1/1] (0.77ns)   --->   "%w0_1 = add i9 %w0, i9 16" [src/srcnn.cpp:401]   --->   Operation 587 'add' 'w0_1' <Predicate = (icmp_ln400)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 588 [1/1] (0.28ns)   --->   "%phase_1 = xor i1 %phase, i1 1" [src/srcnn.cpp:417]   --->   Operation 588 'xor' 'phase_1' <Predicate = (icmp_ln400)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 589 [1/1] (0.00ns)   --->   "%trunc_ln400 = trunc i9 %w0" [src/srcnn.cpp:400]   --->   Operation 589 'trunc' 'trunc_ln400' <Predicate = (icmp_ln400)> <Delay = 0.00>
ST_48 : Operation 590 [2/2] (4.56ns)   --->   "%call_ln422 = call void @dataflow_in_loop_VITIS_LOOP_400_12, i32 %gmem_in, i64 %input_ftmap_read, i9 %h0_2, i8 %trunc_ln400, i1 %phase, i32 %gmem_out, i64 %output_ftmap_read, i32 %inbuf, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_16, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_24, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_17, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_25, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_10, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_18, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_26, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_11, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_19, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_27, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_12, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_20, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_28, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_13, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_21, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_29, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_14, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_22, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_30, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_15, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_23, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_31, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_10, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_11, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_12, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_13, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_14, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_15, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_16, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_17, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_18, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_19, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_20, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_21, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_22, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_23, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_24, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_25, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_26, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_27, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_28, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_29, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_30, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_31, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_32, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_33, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_34, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_35, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_36, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_37, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_38, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_39, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_40, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_41, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_42, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_43, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_44, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_45, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_46, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_47, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_48, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_49, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_50, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_51, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_52, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_53, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_54, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_55, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_56, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_57, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_58, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_59, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_60, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_61, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_62, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_63, i32 %w1_loc, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i32 %outbuf" [src/srcnn.cpp:422]   --->   Operation 590 'call' 'call_ln422' <Predicate = (icmp_ln400)> <Delay = 4.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_48 : Operation 591 [1/1] (0.42ns)   --->   "%store_ln398 = store i9 %h0_3, i9 %h0" [src/srcnn.cpp:398]   --->   Operation 591 'store' 'store_ln398' <Predicate = (!icmp_ln400)> <Delay = 0.42>
ST_48 : Operation 592 [1/1] (0.00ns)   --->   "%br_ln398 = br void %for.body121" [src/srcnn.cpp:398]   --->   Operation 592 'br' 'br_ln398' <Predicate = (!icmp_ln400)> <Delay = 0.00>

State 49 <SV = 16> <Delay = 0.00>
ST_49 : Operation 593 [1/1] (0.00ns)   --->   "%speclooptripcount_ln401 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [src/srcnn.cpp:401]   --->   Operation 593 'speclooptripcount' 'speclooptripcount_ln401' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 594 [1/1] (0.00ns)   --->   "%specloopname_ln400 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/srcnn.cpp:400]   --->   Operation 594 'specloopname' 'specloopname_ln400' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 595 [1/2] (0.00ns)   --->   "%call_ln422 = call void @dataflow_in_loop_VITIS_LOOP_400_12, i32 %gmem_in, i64 %input_ftmap_read, i9 %h0_2, i8 %trunc_ln400, i1 %phase, i32 %gmem_out, i64 %output_ftmap_read, i32 %inbuf, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_16, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_24, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_17, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_25, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_10, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_18, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_26, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_11, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_19, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_27, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_12, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_20, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_28, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_13, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_21, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_29, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_14, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_22, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_30, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_15, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_23, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_31, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_36, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_35, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_34, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_33, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_32, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_31, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_30, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_29, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_10, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_11, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_12, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_13, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_14, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_15, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_16, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_17, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_18, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_19, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_20, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_21, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_22, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_23, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_24, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_25, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_26, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_27, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_28, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_29, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_30, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_31, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_32, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_33, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_34, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_35, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_36, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_37, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_38, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_39, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_40, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_41, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_42, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_43, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_44, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_45, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_46, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_47, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_48, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_49, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_50, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_51, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_52, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_53, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_54, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_55, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_56, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_57, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_58, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_59, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_60, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_61, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_62, i32 %p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_63, i32 %w1_loc, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2, i32 %outbuf" [src/srcnn.cpp:422]   --->   Operation 595 'call' 'call_ln422' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_49 : Operation 596 [1/1] (0.00ns)   --->   "%br_ln400 = br void %for.cond123" [src/srcnn.cpp:400]   --->   Operation 596 'br' 'br_ln400' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('conv1_weights_read', src/srcnn.cpp:234) on port 'conv1_weights' (src/srcnn.cpp:234) [185]  (1.000 ns)

 <State 2>: 1.200ns
The critical path consists of the following:
	'load' operation ('c1', src/srcnn.cpp:344) on local variable 'c1' [200]  (0.000 ns)
	'add' operation ('add_ln345', src/srcnn.cpp:345) [213]  (1.088 ns)
	blocking operation 0.11225 ns on control path)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w1_load_req', src/srcnn.cpp:345) on port 'gmem_w1' (src/srcnn.cpp:345) [216]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w1_load_req', src/srcnn.cpp:345) on port 'gmem_w1' (src/srcnn.cpp:345) [216]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w1_load_req', src/srcnn.cpp:345) on port 'gmem_w1' (src/srcnn.cpp:345) [216]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w1_load_req', src/srcnn.cpp:345) on port 'gmem_w1' (src/srcnn.cpp:345) [216]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w1_load_req', src/srcnn.cpp:345) on port 'gmem_w1' (src/srcnn.cpp:345) [216]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w1_load_req', src/srcnn.cpp:345) on port 'gmem_w1' (src/srcnn.cpp:345) [216]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w1_load_req', src/srcnn.cpp:345) on port 'gmem_w1' (src/srcnn.cpp:345) [216]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w1_load_req', src/srcnn.cpp:345) on port 'gmem_w1' (src/srcnn.cpp:345) [216]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_w1_addr_read', src/srcnn.cpp:345) on port 'gmem_w1' (src/srcnn.cpp:345) [217]  (7.300 ns)
	'store' operation ('store_ln345', src/srcnn.cpp:345) of variable 'bitcast_ln345', src/srcnn.cpp:345 on static variable 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b1_loc_62' [222]  (0.000 ns)

 <State 12>: 0.427ns
The critical path consists of the following:
	'store' operation ('store_ln344', src/srcnn.cpp:344) of variable 'add_ln344', src/srcnn.cpp:344 on local variable 'c1' [415]  (0.427 ns)

 <State 13>: 0.816ns
The critical path consists of the following:
	'call' operation ('call_ln350', src/srcnn.cpp:350) to 'srcnn_Pipeline_VITIS_LOOP_346_2_VITIS_LOOP_348_3' [414]  (0.816 ns)

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 1.088ns
The critical path consists of the following:
	'load' operation ('c2', src/srcnn.cpp:356) on local variable 'c2' [427]  (0.000 ns)
	'add' operation ('add_ln358', src/srcnn.cpp:358) [441]  (1.088 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_req', src/srcnn.cpp:358) on port 'gmem_w2' (src/srcnn.cpp:358) [444]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_req', src/srcnn.cpp:358) on port 'gmem_w2' (src/srcnn.cpp:358) [444]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_req', src/srcnn.cpp:358) on port 'gmem_w2' (src/srcnn.cpp:358) [444]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_req', src/srcnn.cpp:358) on port 'gmem_w2' (src/srcnn.cpp:358) [444]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_req', src/srcnn.cpp:358) on port 'gmem_w2' (src/srcnn.cpp:358) [444]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_req', src/srcnn.cpp:358) on port 'gmem_w2' (src/srcnn.cpp:358) [444]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_req', src/srcnn.cpp:358) on port 'gmem_w2' (src/srcnn.cpp:358) [444]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_req', src/srcnn.cpp:358) on port 'gmem_w2' (src/srcnn.cpp:358) [444]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_w2_addr_read', src/srcnn.cpp:358) on port 'gmem_w2' (src/srcnn.cpp:358) [445]  (7.300 ns)
	'store' operation ('store_ln358', src/srcnn.cpp:358) of variable 'bitcast_ln358', src/srcnn.cpp:358 on static variable 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_E6b2_loc_30' [449]  (0.000 ns)

 <State 25>: 1.886ns
The critical path consists of the following:
	'phi' operation ('i2', src/srcnn.cpp:359) with incoming values : ('add_ln359', src/srcnn.cpp:359) [547]  (0.000 ns)
	'add' operation ('add_ln364', src/srcnn.cpp:364) [566]  (0.798 ns)
	'add' operation ('add_ln364_1', src/srcnn.cpp:364) [568]  (1.088 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_1_req', src/srcnn.cpp:364) on port 'gmem_w2' (src/srcnn.cpp:364) [571]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_1_req', src/srcnn.cpp:364) on port 'gmem_w2' (src/srcnn.cpp:364) [571]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_1_req', src/srcnn.cpp:364) on port 'gmem_w2' (src/srcnn.cpp:364) [571]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_1_req', src/srcnn.cpp:364) on port 'gmem_w2' (src/srcnn.cpp:364) [571]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_1_req', src/srcnn.cpp:364) on port 'gmem_w2' (src/srcnn.cpp:364) [571]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_1_req', src/srcnn.cpp:364) on port 'gmem_w2' (src/srcnn.cpp:364) [571]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_1_req', src/srcnn.cpp:364) on port 'gmem_w2' (src/srcnn.cpp:364) [571]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w2_load_1_req', src/srcnn.cpp:364) on port 'gmem_w2' (src/srcnn.cpp:364) [571]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_w2_addr_1_read', src/srcnn.cpp:364) on port 'gmem_w2' (src/srcnn.cpp:364) [572]  (7.300 ns)

 <State 35>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln364', src/srcnn.cpp:364) of variable 'bitcast_ln364', src/srcnn.cpp:364 on array 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11' [582]  (1.237 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w3_load_req', src/srcnn.cpp:373) on port 'gmem_w3' (src/srcnn.cpp:373) [608]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w3_load_req', src/srcnn.cpp:373) on port 'gmem_w3' (src/srcnn.cpp:373) [608]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w3_load_req', src/srcnn.cpp:373) on port 'gmem_w3' (src/srcnn.cpp:373) [608]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w3_load_req', src/srcnn.cpp:373) on port 'gmem_w3' (src/srcnn.cpp:373) [608]  (7.300 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w3_load_req', src/srcnn.cpp:373) on port 'gmem_w3' (src/srcnn.cpp:373) [608]  (7.300 ns)

 <State 41>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w3_load_req', src/srcnn.cpp:373) on port 'gmem_w3' (src/srcnn.cpp:373) [608]  (7.300 ns)

 <State 42>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w3_load_req', src/srcnn.cpp:373) on port 'gmem_w3' (src/srcnn.cpp:373) [608]  (7.300 ns)

 <State 43>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w3_load_req', src/srcnn.cpp:373) on port 'gmem_w3' (src/srcnn.cpp:373) [608]  (7.300 ns)

 <State 44>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_w3_addr_read', src/srcnn.cpp:373) on port 'gmem_w3' (src/srcnn.cpp:373) [609]  (7.300 ns)

 <State 45>: 0.000ns
The critical path consists of the following:

 <State 46>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('h0') [620]  (0.000 ns)
	'store' operation ('store_ln398', src/srcnn.cpp:398) of constant 0 on local variable 'h0' [735]  (0.427 ns)

 <State 47>: 0.776ns
The critical path consists of the following:
	'load' operation ('h0', src/srcnn.cpp:399) on local variable 'h0' [738]  (0.000 ns)
	'icmp' operation ('icmp_ln398', src/srcnn.cpp:398) [739]  (0.776 ns)

 <State 48>: 5.337ns
The critical path consists of the following:
	'phi' operation ('phase') with incoming values : ('phase', src/srcnn.cpp:417) [747]  (0.000 ns)
	'call' operation ('call_ln422', src/srcnn.cpp:422) to 'dataflow_in_loop_VITIS_LOOP_400_12' [757]  (4.561 ns)
	blocking operation 0.776 ns on control path)

 <State 49>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
