sclk_parents	,	V_9
SCLK_BURST_POLICY	,	V_12
tegra_clk_hclk	,	V_16
CONFIG_ARCH_TEGRA_210_SOC	,	V_37
__iomem	,	T_2
pmc_base	,	V_21
tegra_clk_register_pllc_tegra210	,	F_8
tegra_super_gen_info	,	V_4
"pclk"	,	L_6
tegra_sclk_init	,	F_1
cclk_lp_parents	,	V_31
tegra_clk_cclk_lp	,	V_30
"cclk_g"	,	L_7
tegra_clks	,	V_3
defined	,	F_7
tegra_clk_pclk	,	V_20
clk	,	V_6
"hclk"	,	L_4
CCLKLP_BURST_POLICY	,	V_33
tegra_clk_cclk_g	,	V_24
params	,	V_23
"pll_x"	,	L_9
tegra_clk	,	V_2
tegra_clk_register_super_mux	,	F_3
num_sclk_parents	,	V_10
CONFIG_ARCH_TEGRA_114_SOC	,	V_35
gen_info	,	V_5
tegra_super_clk_gen5_init	,	F_12
sysrate_lock	,	V_15
CLK_IGNORE_UNUSED	,	V_18
tegra_super_gen_info_gen5	,	V_41
tegra_super_gen_info_gen4	,	V_40
CLK_GATE_SET_TO_DISABLE	,	V_19
dt_clk	,	V_7
tegra_clk_pll_x	,	V_38
SYSTEM_CLK_RATE	,	V_17
CCLKG_BURST_POLICY	,	V_29
num_cclk_g_parents	,	V_28
clk_register_divider	,	F_4
tegra_clk_pll_x_out0	,	V_39
TEGRA_DIVIDER_2	,	V_34
gen	,	V_25
clk_register_gate	,	F_5
tegra_super_clk_init	,	F_6
gen5	,	V_26
"sclk"	,	L_2
"sclk_mux"	,	L_1
cclk_g_parents	,	V_27
"pclk_div"	,	L_5
clk_register_fixed_factor	,	F_10
"pll_x_out0"	,	L_11
tegra_clk_sclk_mux	,	V_8
CONFIG_ARCH_TEGRA_124_SOC	,	V_36
tegra_lookup_dt_id	,	F_2
"cclk_lp"	,	L_8
tegra_clk_sclk	,	V_13
CLK_SET_RATE_PARENT	,	V_11
tegra_clk_pll_params	,	V_22
"pll_ref"	,	L_10
tegra_super_clk_gen4_init	,	F_11
"hclk_div"	,	L_3
__init	,	T_1
num_cclk_lp_parents	,	V_32
clk_base	,	V_1
SCLK_DIVIDER	,	V_14
tegra_clk_register_pllxc	,	F_9
