{
  "Top": "myproject",
  "RtlTop": "myproject",
  "RtlPrefix": "",
  "RtlSubPrefix": "myproject_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z007s",
    "Package": "-clg225",
    "Speed": "-2",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "fc1_input": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<8, 2, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "fc1_input",
          "name": "fc1_input",
          "usage": "data",
          "direction": "in"
        }]
    },
    "layer7_out": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "layer7_out_0",
          "name": "layer7_out_0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer7_out_0_ap_vld",
          "name": "layer7_out_0_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer7_out_1",
          "name": "layer7_out_1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer7_out_1_ap_vld",
          "name": "layer7_out_1_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer7_out_2",
          "name": "layer7_out_2",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer7_out_2_ap_vld",
          "name": "layer7_out_2_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_compile -name_max_length=80",
      "config_compile -complex-mul-dsp=0",
      "config_schedule -enable_dsp_full_reg=0",
      "config_op -impl=fabric mul"
    ],
    "DirectiveTcl": ["set_directive_top myproject -name myproject"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "myproject"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "3.33",
    "Uncertainty": "0.416",
    "IsCombinational": "0",
    "II": "2",
    "Latency": "20"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 3.330 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "myproject",
    "Version": "1.0",
    "DisplayName": "Myproject",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_myproject_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/firmware\/myproject.cpp"],
    "Vhdl": [
      "impl\/vhdl\/myproject_dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s.vhd",
      "impl\/vhdl\/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s.vhd",
      "impl\/vhdl\/myproject_mul_8ns_8ns_15_1_0.vhd",
      "impl\/vhdl\/myproject_mul_8ns_8ns_15_1_1.vhd",
      "impl\/vhdl\/myproject_mul_8s_5ns_13_1_0.vhd",
      "impl\/vhdl\/myproject_mul_8s_5ns_13_1_1.vhd",
      "impl\/vhdl\/myproject_mul_8s_6ns_14_1_0.vhd",
      "impl\/vhdl\/myproject_mul_8s_6ns_14_1_1.vhd",
      "impl\/vhdl\/myproject_mul_8s_6s_14_1_0.vhd",
      "impl\/vhdl\/myproject_mul_8s_6s_14_1_1.vhd",
      "impl\/vhdl\/myproject_mul_8s_7ns_15_1_0.vhd",
      "impl\/vhdl\/myproject_mul_8s_7ns_15_1_1.vhd",
      "impl\/vhdl\/myproject_mul_8s_7s_15_1_0.vhd",
      "impl\/vhdl\/myproject_mul_8s_7s_15_1_1.vhd",
      "impl\/vhdl\/myproject_mul_8s_8ns_16_1_0.vhd",
      "impl\/vhdl\/myproject_mul_8s_8ns_16_1_1.vhd",
      "impl\/vhdl\/myproject_mul_8s_8s_16_1_0.vhd",
      "impl\/vhdl\/myproject_mul_8s_8s_16_1_1.vhd",
      "impl\/vhdl\/myproject_mul_18s_18s_30_1_1.vhd",
      "impl\/vhdl\/myproject_relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_s.vhd",
      "impl\/vhdl\/myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s.vhd",
      "impl\/vhdl\/myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_exp_table.vhd",
      "impl\/vhdl\/myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_invert_table.vhd",
      "impl\/vhdl\/myproject.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/myproject_dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s.v",
      "impl\/verilog\/myproject_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s.v",
      "impl\/verilog\/myproject_mul_8ns_8ns_15_1_0.v",
      "impl\/verilog\/myproject_mul_8ns_8ns_15_1_1.v",
      "impl\/verilog\/myproject_mul_8s_5ns_13_1_0.v",
      "impl\/verilog\/myproject_mul_8s_5ns_13_1_1.v",
      "impl\/verilog\/myproject_mul_8s_6ns_14_1_0.v",
      "impl\/verilog\/myproject_mul_8s_6ns_14_1_1.v",
      "impl\/verilog\/myproject_mul_8s_6s_14_1_0.v",
      "impl\/verilog\/myproject_mul_8s_6s_14_1_1.v",
      "impl\/verilog\/myproject_mul_8s_7ns_15_1_0.v",
      "impl\/verilog\/myproject_mul_8s_7ns_15_1_1.v",
      "impl\/verilog\/myproject_mul_8s_7s_15_1_0.v",
      "impl\/verilog\/myproject_mul_8s_7s_15_1_1.v",
      "impl\/verilog\/myproject_mul_8s_8ns_16_1_0.v",
      "impl\/verilog\/myproject_mul_8s_8ns_16_1_1.v",
      "impl\/verilog\/myproject_mul_8s_8s_16_1_0.v",
      "impl\/verilog\/myproject_mul_8s_8s_16_1_1.v",
      "impl\/verilog\/myproject_mul_18s_18s_30_1_1.v",
      "impl\/verilog\/myproject_relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_s.v",
      "impl\/verilog\/myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s.v",
      "impl\/verilog\/myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_exp_table.dat",
      "impl\/verilog\/myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_exp_table.v",
      "impl\/verilog\/myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_invert_table.dat",
      "impl\/verilog\/myproject_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_invert_table.v",
      "impl\/verilog\/myproject.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/myproject.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "fc1_input": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "168",
      "portMap": {"fc1_input": "DATA"},
      "ports": ["fc1_input"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "fc1_input"
        }]
    },
    "layer7_out_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"layer7_out_0": "DATA"},
      "ports": ["layer7_out_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "layer7_out"
        }]
    },
    "layer7_out_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"layer7_out_1": "DATA"},
      "ports": ["layer7_out_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "layer7_out"
        }]
    },
    "layer7_out_2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "16",
      "portMap": {"layer7_out_2": "DATA"},
      "ports": ["layer7_out_2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "layer7_out"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "fc1_input": {
      "dir": "in",
      "width": "168"
    },
    "layer7_out_0": {
      "dir": "out",
      "width": "16"
    },
    "layer7_out_0_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "layer7_out_1": {
      "dir": "out",
      "width": "16"
    },
    "layer7_out_1_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "layer7_out_2": {
      "dir": "out",
      "width": "16"
    },
    "layer7_out_2_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "myproject",
      "Instances": [
        {
          "ModuleName": "dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s",
          "InstanceName": "grp_dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s_fu_69"
        },
        {
          "ModuleName": "relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_s",
          "InstanceName": "grp_relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_s_fu_75"
        },
        {
          "ModuleName": "dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s",
          "InstanceName": "grp_dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s_fu_82"
        },
        {
          "ModuleName": "softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s",
          "InstanceName": "grp_softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s_fu_89"
        }
      ]
    },
    "Info": {
      "dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "myproject": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "2",
          "PipelineDepth": "5",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.42",
          "Estimate": "5.282"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "66",
          "UTIL_DSP": "0",
          "FF": "1169",
          "AVAIL_FF": "28800",
          "UTIL_FF": "4",
          "LUT": "3222",
          "AVAIL_LUT": "14400",
          "UTIL_LUT": "22",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config4_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.42",
          "Estimate": "2.587"
        },
        "Area": {
          "FF": "103",
          "AVAIL_FF": "28800",
          "UTIL_FF": "~0",
          "LUT": "168",
          "AVAIL_LUT": "14400",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "66",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "2",
          "PipelineDepth": "3",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.42",
          "Estimate": "5.282"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "66",
          "UTIL_DSP": "0",
          "FF": "166",
          "AVAIL_FF": "28800",
          "UTIL_FF": "~0",
          "LUT": "335",
          "AVAIL_LUT": "14400",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "softmax_stable_ap_fixed_ap_fixed_16_6_5_3_0_softmax_config7_s": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "10",
          "LatencyWorst": "10",
          "PipelineII": "1",
          "PipelineDepth": "11",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.42",
          "Estimate": "7.947"
        },
        "Area": {
          "BRAM_18K": "3",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "3",
          "DSP": "0",
          "AVAIL_DSP": "66",
          "UTIL_DSP": "0",
          "FF": "605",
          "AVAIL_FF": "28800",
          "UTIL_FF": "2",
          "LUT": "1504",
          "AVAIL_LUT": "14400",
          "UTIL_LUT": "10",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "myproject": {
        "Latency": {
          "LatencyBest": "20",
          "LatencyAvg": "20",
          "LatencyWorst": "20",
          "PipelineII": "2",
          "PipelineDepth": "21",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "3.33",
          "Uncertainty": "0.42",
          "Estimate": "7.947"
        },
        "Area": {
          "BRAM_18K": "3",
          "AVAIL_BRAM": "100",
          "UTIL_BRAM": "3",
          "DSP": "0",
          "AVAIL_DSP": "66",
          "UTIL_DSP": "0",
          "FF": "2178",
          "AVAIL_FF": "28800",
          "UTIL_FF": "7",
          "LUT": "5262",
          "AVAIL_LUT": "14400",
          "UTIL_LUT": "36",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2023-07-22 14:11:41 EEST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.1"
  }
}
