\doxysection{IPOS\+\_\+071125/\+Core/\+Inc/main.h File Reference}
\hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h}{}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h}\index{main.h@{main.h}}


\+: Header for main.\+c file. This file contains the common defines of the application.  


{\ttfamily \#include "{}stm32f4xx\+\_\+hal.\+h"{}}\newline
Include dependency graph for IPOS\+\_\+071125/\+Core/\+Inc/main.h\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{_i_p_o_s__071125_2_core_2_inc_2main_8h__incl}
\end{center}
\end{figure}
This graph shows which files directly or indirectly include this file\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{_i_p_o_s__071125_2_core_2_inc_2main_8h__dep__incl}
\end{center}
\end{figure}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a94789bdf688bea21fdd7e441629b057c}{MCU\+\_\+\+LATCH\+\_\+\+DATA\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga6eee38b797a7268f04357dfa2759efd2}{GPIO\+\_\+\+PIN\+\_\+2}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a66a98801e6f3c4e634bcb78a3c3cd378}{MCU\+\_\+\+LATCH\+\_\+\+DATA\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_af523dfdd5254b7b8b51f9cc30687889a}{MCU\+\_\+\+LATCH\+\_\+\+CLK\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_gadcaf899c018a0dde572b5af783565c62}{GPIO\+\_\+\+PIN\+\_\+3}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_aff1182cd0220ba7abe3c2fb626e0d861}{MCU\+\_\+\+LATCH\+\_\+\+CLK\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a9b5ed1bb4eb36abb58c1c2626b96eddf}{LASER\+\_\+\+RELAY\+\_\+\+LATCH\+\_\+\+DATA\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_gab3871e35868deecd260e586ad70d4b83}{GPIO\+\_\+\+PIN\+\_\+4}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a76f3a5b700340bbdcacb64218138931a}{LASER\+\_\+\+RELAY\+\_\+\+LATCH\+\_\+\+DATA\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a753cf5a08ff8e1a60d616134800c5c5d}{LASER\+\_\+\+RELAY\+\_\+\+LATCH\+\_\+\+CLK\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga01cc9ed93f6fd12fd3403362779aaa18}{GPIO\+\_\+\+PIN\+\_\+5}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_ab8c03f85c681d58d1f333642e4db0392}{LASER\+\_\+\+RELAY\+\_\+\+LATCH\+\_\+\+CLK\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a8970f5f471b99bb0799b664d5508ad61}{ILOCK\+\_\+\+DOOR\+\_\+\+SW\+\_\+\+ON\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga9089f18f20ec88ee38ce6f27389e6d7e}{GPIO\+\_\+\+PIN\+\_\+6}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_ae707d4900546788f6ba2114c7008e7c0}{ILOCK\+\_\+\+DOOR\+\_\+\+SW\+\_\+\+ON\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a6eff34015a2021110f6c96c0e1450e92}{LD1\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga173023dced8f9692ade0f1176558ef70}{GPIO\+\_\+\+PIN\+\_\+13}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a3f6e18ed6195e2cc7716cc40013791ac}{LD1\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a43642cb5760ec64f5a0e3ff3c0feb3c2}{PORTB\+\_\+\+IN9\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga77be5756e80bcdf18e1aa39b35d1d640}{GPIO\+\_\+\+PIN\+\_\+15}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a25c33126382821eaf367271371b7fdbb}{PORTB\+\_\+\+IN9\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a0343632183de469a82193727c7d00414}{SPICE\+\_\+\+JOB\+\_\+\+SEL2\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga176efbf43a259b7bb0a85a47401505be}{GPIO\+\_\+\+PIN\+\_\+0}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_ad59e186f1c9c2bb5cf9067e51ba0a924}{SPICE\+\_\+\+JOB\+\_\+\+SEL2\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a8a3fbe80a7396fb8ac4483b7e699f2e5}{SPICE\+\_\+\+JOB\+\_\+\+SEL0\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga6c35af4e75c3cb57bb650feaa7a136b5}{GPIO\+\_\+\+PIN\+\_\+1}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_acf0f3546ff27caf10c95c89eec257f3f}{SPICE\+\_\+\+JOB\+\_\+\+SEL0\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a5c3dd546143f1a9ae36f1efb936139b0}{PWR\+\_\+\+GOOD\+\_\+12\+V\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga6eee38b797a7268f04357dfa2759efd2}{GPIO\+\_\+\+PIN\+\_\+2}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a834168fc6c0b733f55abeb653657aad7}{PWR\+\_\+\+GOOD\+\_\+12\+V\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a218d819a957d465dda3d6ca5ccf5b886}{PWR\+\_\+\+GOOD\+\_\+24\+V\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_gadcaf899c018a0dde572b5af783565c62}{GPIO\+\_\+\+PIN\+\_\+3}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_ab43acf9751ca523e6e0ae184ed7fc553}{PWR\+\_\+\+GOOD\+\_\+24\+V\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a4ccf4bb0514130e5c7856eb07efdd138}{LASER\+\_\+\+LATCH\+\_\+\+OUT\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_gab3871e35868deecd260e586ad70d4b83}{GPIO\+\_\+\+PIN\+\_\+4}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a655fa9e67e5dc1063abece1beddb3d6d}{LASER\+\_\+\+LATCH\+\_\+\+OUT\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a5ff826872359ebefce67eca110934ca2}{LASER\+\_\+\+LATCH\+\_\+\+ERROR\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga01cc9ed93f6fd12fd3403362779aaa18}{GPIO\+\_\+\+PIN\+\_\+5}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a2799b4f8185764e78c28ac3433fda9cb}{LASER\+\_\+\+LATCH\+\_\+\+ERROR\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a23d4b0af2a7dd72139f2e0e6de2bdb47}{FUSE\+\_\+48\+V\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga9089f18f20ec88ee38ce6f27389e6d7e}{GPIO\+\_\+\+PIN\+\_\+6}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a67f89170b953ec842169f6f3b9cf7a23}{FUSE\+\_\+48\+V\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a4636561af8b1bcb501e1e9ba4a314a9e}{MCU\+\_\+\+IN\+\_\+\+JOB\+\_\+\+SEL7\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_gaf5eb6a42a4428e236bd4fd08ade71e7a}{GPIO\+\_\+\+PIN\+\_\+8}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_ac1a140812c1de15a04071faa2efc9567}{MCU\+\_\+\+IN\+\_\+\+JOB\+\_\+\+SEL7\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a4c61bc12ec7adb81829a1d0226278f4e}{MCU\+\_\+\+IN\+\_\+\+JOB\+\_\+\+SEL6\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga4c503cb4a0dc0d18261080051d9c2daf}{GPIO\+\_\+\+PIN\+\_\+9}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a1a2c72046a7a42c8d988fe05a49a51eb}{MCU\+\_\+\+IN\+\_\+\+JOB\+\_\+\+SEL6\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_acb71701fcc9f4ab4f2065c8cdaa11a84}{MCU\+\_\+\+IN\+\_\+\+JOB\+\_\+\+SEL5\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_gac102c0123cb8bcadc5b590cd940b9e20}{GPIO\+\_\+\+PIN\+\_\+10}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a0caa9faeae4bf20be055cce7623bf349}{MCU\+\_\+\+IN\+\_\+\+JOB\+\_\+\+SEL5\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a3226ac0bc088f6ffe205090d6d6b2c18}{SPICE\+\_\+\+PORTA0\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga176efbf43a259b7bb0a85a47401505be}{GPIO\+\_\+\+PIN\+\_\+0}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a37858926b272615a90f091421c75558c}{SPICE\+\_\+\+PORTA0\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_aa5378b003d87d0d3d9ff1e94f05b39ac}{NO\+\_\+1\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga176efbf43a259b7bb0a85a47401505be}{GPIO\+\_\+\+PIN\+\_\+0}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a763fc5199dcf76e0405c47127dd27ab5}{NO\+\_\+1\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a245fd94e2d6b56131ecc7a9cae992762}{FUSE\+\_\+12\+V\+\_\+\+GOOD\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_gadcaf899c018a0dde572b5af783565c62}{GPIO\+\_\+\+PIN\+\_\+3}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_aa646f2f95dc37ad488f4472cb28a3edc}{FUSE\+\_\+12\+V\+\_\+\+GOOD\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_aa5963b9275a02eca62dfd58355ee19e2}{F1\+\_\+\+CS\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_gab3871e35868deecd260e586ad70d4b83}{GPIO\+\_\+\+PIN\+\_\+4}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a0f6718554730820577f2c1cb24a717cc}{F1\+\_\+\+CS\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_ab1f60dbdca30f90ed4ab09fb63e83a50}{HEARTBEAT\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga176efbf43a259b7bb0a85a47401505be}{GPIO\+\_\+\+PIN\+\_\+0}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a5a1bec8475d2774ce7a82559f9644f09}{HEARTBEAT\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a7736833ac912fdfb955a3fe87c2e13d5}{TC\+\_\+\+CS\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga6c35af4e75c3cb57bb650feaa7a136b5}{GPIO\+\_\+\+PIN\+\_\+1}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_ae7fe0ef0c096f4ea8e425f64f962e5f3}{TC\+\_\+\+CS\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a1773a1b04320a795d4a6872741fbe49b}{NC\+\_\+1\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga6eee38b797a7268f04357dfa2759efd2}{GPIO\+\_\+\+PIN\+\_\+2}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a417f46dbf75eada0de77b0c4d8720387}{NC\+\_\+1\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a20dc5c084fa1d8db80d0e8506c01825a}{MCU\+\_\+\+IN\+\_\+\+JOB\+\_\+\+SEL4\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga79f6797ea82c1fb25cd6c0e14e44d312}{GPIO\+\_\+\+PIN\+\_\+11}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a119ee35770bea547bf02ff41303a1fcf}{MCU\+\_\+\+IN\+\_\+\+JOB\+\_\+\+SEL4\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_ae2ab8de661e880b9ba71cacebb178164}{MCU\+\_\+\+IN\+\_\+\+JOB\+\_\+\+SEL3\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga95f9ce5911fa8b209defb969db93ced3}{GPIO\+\_\+\+PIN\+\_\+12}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a455f56b9a45aac4f7ffe0e26f58e40da}{MCU\+\_\+\+IN\+\_\+\+JOB\+\_\+\+SEL3\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_ab51d104d96c7a4b31c30eac5450c8051}{MCU\+\_\+\+IN\+\_\+\+JOB\+\_\+\+SEL2\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga173023dced8f9692ade0f1176558ef70}{GPIO\+\_\+\+PIN\+\_\+13}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_ae25861a6fdeb44237419d3e27334e3bd}{MCU\+\_\+\+IN\+\_\+\+JOB\+\_\+\+SEL2\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_acb3c1d0093180234b11d5d605913c636}{MCU\+\_\+\+IN\+\_\+\+JOB\+\_\+\+SEL1\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga315b4dc1a0c1f9021b3d3a8fe9ccc0c3}{GPIO\+\_\+\+PIN\+\_\+14}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a3d4e699a2402915011a6af7926636766}{MCU\+\_\+\+IN\+\_\+\+JOB\+\_\+\+SEL1\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a133900349a130fda3192a9e75c1747ed}{MCU\+\_\+\+IN\+\_\+\+JOB\+\_\+\+SEL0\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga77be5756e80bcdf18e1aa39b35d1d640}{GPIO\+\_\+\+PIN\+\_\+15}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_ab1b611fb6f8c9d9f9f2916371e887d16}{MCU\+\_\+\+IN\+\_\+\+JOB\+\_\+\+SEL0\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_ac5a0886b42fdbbad38572a42b45c979c}{TRU\+\_\+\+LAS\+\_\+\+DEACTIVATED\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga176efbf43a259b7bb0a85a47401505be}{GPIO\+\_\+\+PIN\+\_\+0}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_abc251fe00dcda22e352c40299fd7b384}{TRU\+\_\+\+LAS\+\_\+\+DEACTIVATED\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}{GPIOG}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_ab24e0e3e8ca90419d6cecdb0ae2a23e3}{TRU\+\_\+\+SYSTEM\+\_\+\+FAULT\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga6c35af4e75c3cb57bb650feaa7a136b5}{GPIO\+\_\+\+PIN\+\_\+1}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_ae094f57137cac540c99d2fad8078c611}{TRU\+\_\+\+SYSTEM\+\_\+\+FAULT\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}{GPIOG}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_ac806956d988949b37ff4767f84565400}{ILOCK\+\_\+\+ESTOP\+\_\+\+SW\+\_\+\+ON\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga482cb86c2f036e630661a41e8986bcfe}{GPIO\+\_\+\+PIN\+\_\+7}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a8a58eaf7040a4f1200ad08a7724f9816}{ILOCK\+\_\+\+ESTOP\+\_\+\+SW\+\_\+\+ON\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a61d6c9b9bbf26bdf4312b1c3c86d99b5}{ILOCK\+\_\+\+KEY\+\_\+\+SW\+\_\+\+ON\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_gaf5eb6a42a4428e236bd4fd08ade71e7a}{GPIO\+\_\+\+PIN\+\_\+8}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a8badb9ebf84208dcd2814751094e61bd}{ILOCK\+\_\+\+KEY\+\_\+\+SW\+\_\+\+ON\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a7dae0c18ef5bf54b278e0de9c273b73e}{ILOCK\+\_\+\+BDO\+\_\+\+SW\+\_\+\+ON\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga4c503cb4a0dc0d18261080051d9c2daf}{GPIO\+\_\+\+PIN\+\_\+9}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a061a78c26180ed487c1a1ab0ea4547b1}{ILOCK\+\_\+\+BDO\+\_\+\+SW\+\_\+\+ON\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a0614fe0930ec9d03754bf3b5e2a6d3de}{ILOCK\+\_\+\+DOOR\+\_\+\+LATCH\+\_\+\+ERROR\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_gac102c0123cb8bcadc5b590cd940b9e20}{GPIO\+\_\+\+PIN\+\_\+10}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a55642c0ff8baad11acccb892e9969f4f}{ILOCK\+\_\+\+DOOR\+\_\+\+LATCH\+\_\+\+ERROR\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_ae16ea1a4870e5023dc74f90dcbf555bf}{ILOCK\+\_\+\+ESTOP\+\_\+\+LATCH\+\_\+\+ERROR\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga79f6797ea82c1fb25cd6c0e14e44d312}{GPIO\+\_\+\+PIN\+\_\+11}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a85404b341ea06827bcc7c497d69a4639}{ILOCK\+\_\+\+ESTOP\+\_\+\+LATCH\+\_\+\+ERROR\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_afba0f96c10faf67de22ed48c01805265}{ILOCK\+\_\+\+KEY\+\_\+\+LATCH\+\_\+\+ERROR\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga95f9ce5911fa8b209defb969db93ced3}{GPIO\+\_\+\+PIN\+\_\+12}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a607529a3eeed0931e004049f3de873c0}{ILOCK\+\_\+\+KEY\+\_\+\+LATCH\+\_\+\+ERROR\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a71e9ff9e583ce7280ce76ac16bce2a15}{ILOCK\+\_\+\+BDO\+\_\+\+LATCH\+\_\+\+ERROR\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga173023dced8f9692ade0f1176558ef70}{GPIO\+\_\+\+PIN\+\_\+13}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_af6c8b247564474aec3eaf294da8889cd}{ILOCK\+\_\+\+BDO\+\_\+\+LATCH\+\_\+\+ERROR\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a4847789d3584d777eea933f6cd084bf6}{LASER\+\_\+\+RELAY1\+\_\+\+ON\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga315b4dc1a0c1f9021b3d3a8fe9ccc0c3}{GPIO\+\_\+\+PIN\+\_\+14}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_ad2838f00dabfdb75fa9dccd8f4d874ec}{LASER\+\_\+\+RELAY1\+\_\+\+ON\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_aff5c806124636ab16fcdbc30ffe81aa5}{LASER\+\_\+\+RELAY2\+\_\+\+ON\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga77be5756e80bcdf18e1aa39b35d1d640}{GPIO\+\_\+\+PIN\+\_\+15}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a40c7e6342a291af72cec882ae2cc2eba}{LASER\+\_\+\+RELAY2\+\_\+\+ON\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a3b11846cbabf07a82170647d1452f7d8}{SPICE\+\_\+\+JOB\+\_\+\+SEL1\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga79f6797ea82c1fb25cd6c0e14e44d312}{GPIO\+\_\+\+PIN\+\_\+11}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a2ad517701d0440f16bc412d4a53ab1e8}{SPICE\+\_\+\+JOB\+\_\+\+SEL1\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_adea277b49828227a9e91e4f410640cf0}{SPICE\+\_\+\+JOB\+\_\+\+SEL7\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga315b4dc1a0c1f9021b3d3a8fe9ccc0c3}{GPIO\+\_\+\+PIN\+\_\+14}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a54a73905c342e64f6eec6ba79c9c538d}{SPICE\+\_\+\+JOB\+\_\+\+SEL7\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_aee7b888dd4dbc9a801963f319ed98b11}{LD5\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga77be5756e80bcdf18e1aa39b35d1d640}{GPIO\+\_\+\+PIN\+\_\+15}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a58b48323bdbf7421c8d6e9e3e050ebad}{LD5\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_aa585fcca8c8e505aea982c7c3c839fc9}{SPICE\+\_\+\+PORTA2\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_gaf5eb6a42a4428e236bd4fd08ade71e7a}{GPIO\+\_\+\+PIN\+\_\+8}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a8ad417e6fc676d24c3458cef4641d6bd}{SPICE\+\_\+\+PORTA2\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_ac1426b6c4a89986b89008837cb0bacdf}{SPICE\+\_\+\+PORTA3\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga4c503cb4a0dc0d18261080051d9c2daf}{GPIO\+\_\+\+PIN\+\_\+9}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a6077ee001ae32e71d0f802dd7a9b60db}{SPICE\+\_\+\+PORTA3\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_ae35c04edda9168899cccb1891a215ed3}{SPICE\+\_\+\+PORTA4\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_gac102c0123cb8bcadc5b590cd940b9e20}{GPIO\+\_\+\+PIN\+\_\+10}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_afac231378cdfe7b5cd2761e2a53b004d}{SPICE\+\_\+\+PORTA4\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a69034a79e4f762305b8c697bfcd62e2e}{SPICE\+\_\+\+PORTA5\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga79f6797ea82c1fb25cd6c0e14e44d312}{GPIO\+\_\+\+PIN\+\_\+11}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a58a79aa3685fa2755a0ba5841d0b1c2a}{SPICE\+\_\+\+PORTA5\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_ac74a7fd13866628f9c3189521b3c1027}{SPICE\+\_\+\+PORTA6\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga95f9ce5911fa8b209defb969db93ced3}{GPIO\+\_\+\+PIN\+\_\+12}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a5cb4274cd429b6187e5553e031700a66}{SPICE\+\_\+\+PORTA6\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_ad8f77c2df030c2ed1d1fde134821e63e}{SPICE\+\_\+\+PORTA7\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga173023dced8f9692ade0f1176558ef70}{GPIO\+\_\+\+PIN\+\_\+13}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a7f51c0183dd9c73811e5657abd1743e4}{SPICE\+\_\+\+PORTA7\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_ab804a770da48972731a355e832b5cb73}{SPICE\+\_\+\+PORTA8\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga315b4dc1a0c1f9021b3d3a8fe9ccc0c3}{GPIO\+\_\+\+PIN\+\_\+14}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_ab560bbaad6698c2645b21dc3a3ee1788}{SPICE\+\_\+\+PORTA8\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a88ee7b03f8413f117257a9107e38bbb0}{SPICE\+\_\+\+PORTA9\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga77be5756e80bcdf18e1aa39b35d1d640}{GPIO\+\_\+\+PIN\+\_\+15}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_af52425e1e10d01dba8d609d61d376035}{SPICE\+\_\+\+PORTA9\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_abdcf10acedb82a60244f5986a24e2fe7}{TRU\+\_\+\+BEAM\+\_\+\+DELIVERY\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga6eee38b797a7268f04357dfa2759efd2}{GPIO\+\_\+\+PIN\+\_\+2}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a4b9b1a880bc094f87310467fef3de406}{TRU\+\_\+\+BEAM\+\_\+\+DELIVERY\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}{GPIOG}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a241019ddc251d1448f1a384fd88fb757}{TRU\+\_\+\+EMM\+\_\+\+WARN\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_gadcaf899c018a0dde572b5af783565c62}{GPIO\+\_\+\+PIN\+\_\+3}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a8963dd8c520268fda0402dfb8331ea4a}{TRU\+\_\+\+EMM\+\_\+\+WARN\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}{GPIOG}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a3d6cd3ff181c3e7327f90f9e028d9dd1}{TRU\+\_\+\+ALARM\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_gab3871e35868deecd260e586ad70d4b83}{GPIO\+\_\+\+PIN\+\_\+4}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_ac595e4cb65281f75b5bc7c42007a75e6}{TRU\+\_\+\+ALARM\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}{GPIOG}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a7dcccc6976f1d3de967a7719352ebe17}{TRU\+\_\+\+MONITOR\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga01cc9ed93f6fd12fd3403362779aaa18}{GPIO\+\_\+\+PIN\+\_\+5}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a74554ffe6fc4b69feeb2331722c964c8}{TRU\+\_\+\+MONITOR\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}{GPIOG}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a7244409ddbbcb83af932da9b9b5c8d07}{TRU\+\_\+\+TEMPERATURE\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_gaf5eb6a42a4428e236bd4fd08ade71e7a}{GPIO\+\_\+\+PIN\+\_\+8}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_aaca23d6a3c0bcfbbd0d95db108de4c11}{TRU\+\_\+\+TEMPERATURE\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}{GPIOG}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a34cf0c94e53aa44143301c8958c29399}{PORTB\+\_\+\+IN0\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga9089f18f20ec88ee38ce6f27389e6d7e}{GPIO\+\_\+\+PIN\+\_\+6}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_aa46971914e9d43ad0e313e67873b7f39}{PORTB\+\_\+\+IN0\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_aafd26a25c7151a5c9ade113bbf4f4f12}{PORTB\+\_\+\+IN1\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga482cb86c2f036e630661a41e8986bcfe}{GPIO\+\_\+\+PIN\+\_\+7}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a20c867b7f89a6ceb49bbaa3798b08ebf}{PORTB\+\_\+\+IN1\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_aef9d7a850b3815be43d14e9488e15819}{PORTB\+\_\+\+IN2\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_gaf5eb6a42a4428e236bd4fd08ade71e7a}{GPIO\+\_\+\+PIN\+\_\+8}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_af27502cd762d2704370fad5caab8a123}{PORTB\+\_\+\+IN2\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a8fef8fa2abd9ee1f4ab0ef46938db144}{PORTB\+\_\+\+IN3\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga4c503cb4a0dc0d18261080051d9c2daf}{GPIO\+\_\+\+PIN\+\_\+9}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a1d0a34471cde4d9559c195bc1266f7b1}{PORTB\+\_\+\+IN3\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a2f4692aba1ef6b10716a37372404dfdb}{RESET\+\_\+\+RELAY\+\_\+\+LATCH\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga77be5756e80bcdf18e1aa39b35d1d640}{GPIO\+\_\+\+PIN\+\_\+15}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a02be9a04947c7ccb3344350dffa31a1a}{RESET\+\_\+\+RELAY\+\_\+\+LATCH\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a768263a79bdaf30a4336d8beb025caad}{RESET\+\_\+\+RELAY\+\_\+\+LATCH\+\_\+\+EXTI\+\_\+\+IRQn}}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\+\_\+10\+\_\+\+IRQn}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a6664d0311f9f672b321e0daff34b7ad4}{LD4\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_gac102c0123cb8bcadc5b590cd940b9e20}{GPIO\+\_\+\+PIN\+\_\+10}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a4cc05543336aab13c54fd6aa62fd4523}{LD4\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a71154fae0eacbdf882bd1481164f0652}{LD3\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga79f6797ea82c1fb25cd6c0e14e44d312}{GPIO\+\_\+\+PIN\+\_\+11}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_ae851c2d6146e6d4fac9f4a9983f5cf1f}{LD3\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_af17a94dd613cff35c699b06c7c6a2820}{LD2\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga95f9ce5911fa8b209defb969db93ced3}{GPIO\+\_\+\+PIN\+\_\+12}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a5aff6ddf7fe557e53b048115ad322aa0}{LD2\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_aed8a086a129b6f8a5d30e613f2ee4b53}{PORTB\+\_\+\+IN4\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga176efbf43a259b7bb0a85a47401505be}{GPIO\+\_\+\+PIN\+\_\+0}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a2fa1643f6a27187e1d8377064be2969b}{PORTB\+\_\+\+IN4\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_aec527ac9dc1444cb450368c72bf90e6d}{PORTB\+\_\+\+IN5\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga6c35af4e75c3cb57bb650feaa7a136b5}{GPIO\+\_\+\+PIN\+\_\+1}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a3b3407d5b9363f733646090962f6f846}{PORTB\+\_\+\+IN5\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_ab10bcd48f7749460080f5b1401077f52}{PORTB\+\_\+\+IN6\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga6eee38b797a7268f04357dfa2759efd2}{GPIO\+\_\+\+PIN\+\_\+2}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a3294d47283f98337a4ddfc5c5926f06d}{PORTB\+\_\+\+IN6\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a3c853a67dc7696f21edf188e966c240d}{PORTB\+\_\+\+IN7\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_gadcaf899c018a0dde572b5af783565c62}{GPIO\+\_\+\+PIN\+\_\+3}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_af128bf15c214eeda03d8e06a0f06c17a}{PORTB\+\_\+\+IN7\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_ae398e1c7ae4809dcf5a8c638bec97683}{PORTB\+\_\+\+IN8\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_gab3871e35868deecd260e586ad70d4b83}{GPIO\+\_\+\+PIN\+\_\+4}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_ac9a8bb5f159efd1baba6e022a697fa9c}{PORTB\+\_\+\+IN8\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a30dce04f64022d3ddd9fe8060b0b8b54}{SPICE\+\_\+\+PORTA1\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga482cb86c2f036e630661a41e8986bcfe}{GPIO\+\_\+\+PIN\+\_\+7}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_aebc19cfc869a37105531b8afa990f785}{SPICE\+\_\+\+PORTA1\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a90759071a17d02814591fab96f912fa4}{EMISSION\+\_\+\+FAULT\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga4c503cb4a0dc0d18261080051d9c2daf}{GPIO\+\_\+\+PIN\+\_\+9}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a620f7e752faa10fdc1f4d6feef3094ea}{EMISSION\+\_\+\+FAULT\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}{GPIOG}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_aeabbf67284e5df32d705e103dae0955a}{LASER\+\_\+\+DISABLE\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_gac102c0123cb8bcadc5b590cd940b9e20}{GPIO\+\_\+\+PIN\+\_\+10}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_ae6a85a24b5e03e45f7576a8776633437}{LASER\+\_\+\+DISABLE\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}{GPIOG}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a433955cb2b891470b62b9284b4c337ad}{SPICE\+\_\+\+JOB\+\_\+\+SEL6\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_gadcaf899c018a0dde572b5af783565c62}{GPIO\+\_\+\+PIN\+\_\+3}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a7dc09c7844d113fe5bbe0f485d484f12}{SPICE\+\_\+\+JOB\+\_\+\+SEL6\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_abb23a5d59d3bfa238622f2c8d49e40ac}{SPICE\+\_\+\+JOB\+\_\+\+SEL3\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_gab3871e35868deecd260e586ad70d4b83}{GPIO\+\_\+\+PIN\+\_\+4}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a537d7714828c6eb4a5de7fc9062d99a6}{SPICE\+\_\+\+JOB\+\_\+\+SEL3\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a440d818388c8e7446ad92438e8282cd8}{TC\+\_\+\+SCK\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga9089f18f20ec88ee38ce6f27389e6d7e}{GPIO\+\_\+\+PIN\+\_\+6}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a8158b9ede68d3a7ac4aa0b68146d74e9}{TC\+\_\+\+SCK\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_afb57f2ca57070879af7d17cf8b835625}{SPICE\+\_\+\+JOB\+\_\+\+SEL5\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga482cb86c2f036e630661a41e8986bcfe}{GPIO\+\_\+\+PIN\+\_\+7}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_ad48fbbbf05b74e6a2e806a894d182b37}{SPICE\+\_\+\+JOB\+\_\+\+SEL5\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a8ba211394add3cc8c5a7b46f7976473f}{SPICE\+\_\+\+JOB\+\_\+\+SEL4\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_gaf5eb6a42a4428e236bd4fd08ade71e7a}{GPIO\+\_\+\+PIN\+\_\+8}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a4b744f73ed2243f35652da7c4ca3ea69}{SPICE\+\_\+\+JOB\+\_\+\+SEL4\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_ab6f610a7f6f278e578b748cbb93ecfb0}{TC\+\_\+\+MISO\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga4c503cb4a0dc0d18261080051d9c2daf}{GPIO\+\_\+\+PIN\+\_\+9}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a33e7ece6ec83f5af4c45b3abbb31d7a5}{TC\+\_\+\+MISO\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_af4ee9041831daaaa97e9d269e093c5a3}{MCU\+\_\+\+DOOR\+\_\+\+LATCH\+\_\+\+DATA\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga176efbf43a259b7bb0a85a47401505be}{GPIO\+\_\+\+PIN\+\_\+0}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_aa314e95536c22d794a6cdecb7523b8b3}{MCU\+\_\+\+DOOR\+\_\+\+LATCH\+\_\+\+DATA\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a796c75362674b4ff421c8675a2f6ec48}{MCU\+\_\+\+DOOR\+\_\+\+LATCH\+\_\+\+CLK\+\_\+\+Pin}}~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga6c35af4e75c3cb57bb650feaa7a136b5}{GPIO\+\_\+\+PIN\+\_\+1}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a79047b207ddb2d45baea19b55c971085}{MCU\+\_\+\+DOOR\+\_\+\+LATCH\+\_\+\+CLK\+\_\+\+GPIO\+\_\+\+Port}}~\mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}
\item 
\#define \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_abb51675b100c68d4729acede2f0cc7b6}{DBG\+\_\+\+PRINTF}}(...)~do \{\} while(0)
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a1730ffe1e560465665eb47d9264826f9}{Error\+\_\+\+Handler}} (void)
\begin{DoxyCompactList}\small\item\em This function is executed in case of error occurrence. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{_i_p_o_s__071125_2_core_2_inc_2main_8h_a140157eae5df1e75700d8c394b0ac2af}{usb\+\_\+tx\+\_\+data}} (uint8\+\_\+t \texorpdfstring{$\ast$}{*}Buf, uint32\+\_\+t Len)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
\+: Header for main.\+c file. This file contains the common defines of the application. 

\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2025 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 

\doxysubsection{Macro Definition Documentation}
\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_abb51675b100c68d4729acede2f0cc7b6}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_abb51675b100c68d4729acede2f0cc7b6} 
\index{main.h@{main.h}!DBG\_PRINTF@{DBG\_PRINTF}}
\index{DBG\_PRINTF@{DBG\_PRINTF}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{DBG\_PRINTF}{DBG\_PRINTF}}
{\footnotesize\ttfamily \#define DBG\+\_\+\+PRINTF(\begin{DoxyParamCaption}\item[{}]{... }\end{DoxyParamCaption})~do \{\} while(0)}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a620f7e752faa10fdc1f4d6feef3094ea}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a620f7e752faa10fdc1f4d6feef3094ea} 
\index{main.h@{main.h}!EMISSION\_FAULT\_GPIO\_Port@{EMISSION\_FAULT\_GPIO\_Port}}
\index{EMISSION\_FAULT\_GPIO\_Port@{EMISSION\_FAULT\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{EMISSION\_FAULT\_GPIO\_Port}{EMISSION\_FAULT\_GPIO\_Port}}
{\footnotesize\ttfamily \#define EMISSION\+\_\+\+FAULT\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}{GPIOG}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a90759071a17d02814591fab96f912fa4}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a90759071a17d02814591fab96f912fa4} 
\index{main.h@{main.h}!EMISSION\_FAULT\_Pin@{EMISSION\_FAULT\_Pin}}
\index{EMISSION\_FAULT\_Pin@{EMISSION\_FAULT\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{EMISSION\_FAULT\_Pin}{EMISSION\_FAULT\_Pin}}
{\footnotesize\ttfamily \#define EMISSION\+\_\+\+FAULT\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga4c503cb4a0dc0d18261080051d9c2daf}{GPIO\+\_\+\+PIN\+\_\+9}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a0f6718554730820577f2c1cb24a717cc}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a0f6718554730820577f2c1cb24a717cc} 
\index{main.h@{main.h}!F1\_CS\_GPIO\_Port@{F1\_CS\_GPIO\_Port}}
\index{F1\_CS\_GPIO\_Port@{F1\_CS\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{F1\_CS\_GPIO\_Port}{F1\_CS\_GPIO\_Port}}
{\footnotesize\ttfamily \#define F1\+\_\+\+CS\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_aa5963b9275a02eca62dfd58355ee19e2}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_aa5963b9275a02eca62dfd58355ee19e2} 
\index{main.h@{main.h}!F1\_CS\_Pin@{F1\_CS\_Pin}}
\index{F1\_CS\_Pin@{F1\_CS\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{F1\_CS\_Pin}{F1\_CS\_Pin}}
{\footnotesize\ttfamily \#define F1\+\_\+\+CS\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_gab3871e35868deecd260e586ad70d4b83}{GPIO\+\_\+\+PIN\+\_\+4}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_aa646f2f95dc37ad488f4472cb28a3edc}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_aa646f2f95dc37ad488f4472cb28a3edc} 
\index{main.h@{main.h}!FUSE\_12V\_GOOD\_GPIO\_Port@{FUSE\_12V\_GOOD\_GPIO\_Port}}
\index{FUSE\_12V\_GOOD\_GPIO\_Port@{FUSE\_12V\_GOOD\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{FUSE\_12V\_GOOD\_GPIO\_Port}{FUSE\_12V\_GOOD\_GPIO\_Port}}
{\footnotesize\ttfamily \#define FUSE\+\_\+12\+V\+\_\+\+GOOD\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a245fd94e2d6b56131ecc7a9cae992762}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a245fd94e2d6b56131ecc7a9cae992762} 
\index{main.h@{main.h}!FUSE\_12V\_GOOD\_Pin@{FUSE\_12V\_GOOD\_Pin}}
\index{FUSE\_12V\_GOOD\_Pin@{FUSE\_12V\_GOOD\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{FUSE\_12V\_GOOD\_Pin}{FUSE\_12V\_GOOD\_Pin}}
{\footnotesize\ttfamily \#define FUSE\+\_\+12\+V\+\_\+\+GOOD\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_gadcaf899c018a0dde572b5af783565c62}{GPIO\+\_\+\+PIN\+\_\+3}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a67f89170b953ec842169f6f3b9cf7a23}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a67f89170b953ec842169f6f3b9cf7a23} 
\index{main.h@{main.h}!FUSE\_48V\_GPIO\_Port@{FUSE\_48V\_GPIO\_Port}}
\index{FUSE\_48V\_GPIO\_Port@{FUSE\_48V\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{FUSE\_48V\_GPIO\_Port}{FUSE\_48V\_GPIO\_Port}}
{\footnotesize\ttfamily \#define FUSE\+\_\+48\+V\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a23d4b0af2a7dd72139f2e0e6de2bdb47}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a23d4b0af2a7dd72139f2e0e6de2bdb47} 
\index{main.h@{main.h}!FUSE\_48V\_Pin@{FUSE\_48V\_Pin}}
\index{FUSE\_48V\_Pin@{FUSE\_48V\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{FUSE\_48V\_Pin}{FUSE\_48V\_Pin}}
{\footnotesize\ttfamily \#define FUSE\+\_\+48\+V\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga9089f18f20ec88ee38ce6f27389e6d7e}{GPIO\+\_\+\+PIN\+\_\+6}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a5a1bec8475d2774ce7a82559f9644f09}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a5a1bec8475d2774ce7a82559f9644f09} 
\index{main.h@{main.h}!HEARTBEAT\_GPIO\_Port@{HEARTBEAT\_GPIO\_Port}}
\index{HEARTBEAT\_GPIO\_Port@{HEARTBEAT\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{HEARTBEAT\_GPIO\_Port}{HEARTBEAT\_GPIO\_Port}}
{\footnotesize\ttfamily \#define HEARTBEAT\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_ab1f60dbdca30f90ed4ab09fb63e83a50}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_ab1f60dbdca30f90ed4ab09fb63e83a50} 
\index{main.h@{main.h}!HEARTBEAT\_Pin@{HEARTBEAT\_Pin}}
\index{HEARTBEAT\_Pin@{HEARTBEAT\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{HEARTBEAT\_Pin}{HEARTBEAT\_Pin}}
{\footnotesize\ttfamily \#define HEARTBEAT\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga176efbf43a259b7bb0a85a47401505be}{GPIO\+\_\+\+PIN\+\_\+0}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_af6c8b247564474aec3eaf294da8889cd}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_af6c8b247564474aec3eaf294da8889cd} 
\index{main.h@{main.h}!ILOCK\_BDO\_LATCH\_ERROR\_GPIO\_Port@{ILOCK\_BDO\_LATCH\_ERROR\_GPIO\_Port}}
\index{ILOCK\_BDO\_LATCH\_ERROR\_GPIO\_Port@{ILOCK\_BDO\_LATCH\_ERROR\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{ILOCK\_BDO\_LATCH\_ERROR\_GPIO\_Port}{ILOCK\_BDO\_LATCH\_ERROR\_GPIO\_Port}}
{\footnotesize\ttfamily \#define ILOCK\+\_\+\+BDO\+\_\+\+LATCH\+\_\+\+ERROR\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a71e9ff9e583ce7280ce76ac16bce2a15}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a71e9ff9e583ce7280ce76ac16bce2a15} 
\index{main.h@{main.h}!ILOCK\_BDO\_LATCH\_ERROR\_Pin@{ILOCK\_BDO\_LATCH\_ERROR\_Pin}}
\index{ILOCK\_BDO\_LATCH\_ERROR\_Pin@{ILOCK\_BDO\_LATCH\_ERROR\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{ILOCK\_BDO\_LATCH\_ERROR\_Pin}{ILOCK\_BDO\_LATCH\_ERROR\_Pin}}
{\footnotesize\ttfamily \#define ILOCK\+\_\+\+BDO\+\_\+\+LATCH\+\_\+\+ERROR\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga173023dced8f9692ade0f1176558ef70}{GPIO\+\_\+\+PIN\+\_\+13}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a061a78c26180ed487c1a1ab0ea4547b1}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a061a78c26180ed487c1a1ab0ea4547b1} 
\index{main.h@{main.h}!ILOCK\_BDO\_SW\_ON\_GPIO\_Port@{ILOCK\_BDO\_SW\_ON\_GPIO\_Port}}
\index{ILOCK\_BDO\_SW\_ON\_GPIO\_Port@{ILOCK\_BDO\_SW\_ON\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{ILOCK\_BDO\_SW\_ON\_GPIO\_Port}{ILOCK\_BDO\_SW\_ON\_GPIO\_Port}}
{\footnotesize\ttfamily \#define ILOCK\+\_\+\+BDO\+\_\+\+SW\+\_\+\+ON\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a7dae0c18ef5bf54b278e0de9c273b73e}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a7dae0c18ef5bf54b278e0de9c273b73e} 
\index{main.h@{main.h}!ILOCK\_BDO\_SW\_ON\_Pin@{ILOCK\_BDO\_SW\_ON\_Pin}}
\index{ILOCK\_BDO\_SW\_ON\_Pin@{ILOCK\_BDO\_SW\_ON\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{ILOCK\_BDO\_SW\_ON\_Pin}{ILOCK\_BDO\_SW\_ON\_Pin}}
{\footnotesize\ttfamily \#define ILOCK\+\_\+\+BDO\+\_\+\+SW\+\_\+\+ON\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga4c503cb4a0dc0d18261080051d9c2daf}{GPIO\+\_\+\+PIN\+\_\+9}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a55642c0ff8baad11acccb892e9969f4f}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a55642c0ff8baad11acccb892e9969f4f} 
\index{main.h@{main.h}!ILOCK\_DOOR\_LATCH\_ERROR\_GPIO\_Port@{ILOCK\_DOOR\_LATCH\_ERROR\_GPIO\_Port}}
\index{ILOCK\_DOOR\_LATCH\_ERROR\_GPIO\_Port@{ILOCK\_DOOR\_LATCH\_ERROR\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{ILOCK\_DOOR\_LATCH\_ERROR\_GPIO\_Port}{ILOCK\_DOOR\_LATCH\_ERROR\_GPIO\_Port}}
{\footnotesize\ttfamily \#define ILOCK\+\_\+\+DOOR\+\_\+\+LATCH\+\_\+\+ERROR\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a0614fe0930ec9d03754bf3b5e2a6d3de}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a0614fe0930ec9d03754bf3b5e2a6d3de} 
\index{main.h@{main.h}!ILOCK\_DOOR\_LATCH\_ERROR\_Pin@{ILOCK\_DOOR\_LATCH\_ERROR\_Pin}}
\index{ILOCK\_DOOR\_LATCH\_ERROR\_Pin@{ILOCK\_DOOR\_LATCH\_ERROR\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{ILOCK\_DOOR\_LATCH\_ERROR\_Pin}{ILOCK\_DOOR\_LATCH\_ERROR\_Pin}}
{\footnotesize\ttfamily \#define ILOCK\+\_\+\+DOOR\+\_\+\+LATCH\+\_\+\+ERROR\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_gac102c0123cb8bcadc5b590cd940b9e20}{GPIO\+\_\+\+PIN\+\_\+10}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_ae707d4900546788f6ba2114c7008e7c0}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_ae707d4900546788f6ba2114c7008e7c0} 
\index{main.h@{main.h}!ILOCK\_DOOR\_SW\_ON\_GPIO\_Port@{ILOCK\_DOOR\_SW\_ON\_GPIO\_Port}}
\index{ILOCK\_DOOR\_SW\_ON\_GPIO\_Port@{ILOCK\_DOOR\_SW\_ON\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{ILOCK\_DOOR\_SW\_ON\_GPIO\_Port}{ILOCK\_DOOR\_SW\_ON\_GPIO\_Port}}
{\footnotesize\ttfamily \#define ILOCK\+\_\+\+DOOR\+\_\+\+SW\+\_\+\+ON\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a8970f5f471b99bb0799b664d5508ad61}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a8970f5f471b99bb0799b664d5508ad61} 
\index{main.h@{main.h}!ILOCK\_DOOR\_SW\_ON\_Pin@{ILOCK\_DOOR\_SW\_ON\_Pin}}
\index{ILOCK\_DOOR\_SW\_ON\_Pin@{ILOCK\_DOOR\_SW\_ON\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{ILOCK\_DOOR\_SW\_ON\_Pin}{ILOCK\_DOOR\_SW\_ON\_Pin}}
{\footnotesize\ttfamily \#define ILOCK\+\_\+\+DOOR\+\_\+\+SW\+\_\+\+ON\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga9089f18f20ec88ee38ce6f27389e6d7e}{GPIO\+\_\+\+PIN\+\_\+6}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a85404b341ea06827bcc7c497d69a4639}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a85404b341ea06827bcc7c497d69a4639} 
\index{main.h@{main.h}!ILOCK\_ESTOP\_LATCH\_ERROR\_GPIO\_Port@{ILOCK\_ESTOP\_LATCH\_ERROR\_GPIO\_Port}}
\index{ILOCK\_ESTOP\_LATCH\_ERROR\_GPIO\_Port@{ILOCK\_ESTOP\_LATCH\_ERROR\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{ILOCK\_ESTOP\_LATCH\_ERROR\_GPIO\_Port}{ILOCK\_ESTOP\_LATCH\_ERROR\_GPIO\_Port}}
{\footnotesize\ttfamily \#define ILOCK\+\_\+\+ESTOP\+\_\+\+LATCH\+\_\+\+ERROR\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_ae16ea1a4870e5023dc74f90dcbf555bf}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_ae16ea1a4870e5023dc74f90dcbf555bf} 
\index{main.h@{main.h}!ILOCK\_ESTOP\_LATCH\_ERROR\_Pin@{ILOCK\_ESTOP\_LATCH\_ERROR\_Pin}}
\index{ILOCK\_ESTOP\_LATCH\_ERROR\_Pin@{ILOCK\_ESTOP\_LATCH\_ERROR\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{ILOCK\_ESTOP\_LATCH\_ERROR\_Pin}{ILOCK\_ESTOP\_LATCH\_ERROR\_Pin}}
{\footnotesize\ttfamily \#define ILOCK\+\_\+\+ESTOP\+\_\+\+LATCH\+\_\+\+ERROR\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga79f6797ea82c1fb25cd6c0e14e44d312}{GPIO\+\_\+\+PIN\+\_\+11}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a8a58eaf7040a4f1200ad08a7724f9816}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a8a58eaf7040a4f1200ad08a7724f9816} 
\index{main.h@{main.h}!ILOCK\_ESTOP\_SW\_ON\_GPIO\_Port@{ILOCK\_ESTOP\_SW\_ON\_GPIO\_Port}}
\index{ILOCK\_ESTOP\_SW\_ON\_GPIO\_Port@{ILOCK\_ESTOP\_SW\_ON\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{ILOCK\_ESTOP\_SW\_ON\_GPIO\_Port}{ILOCK\_ESTOP\_SW\_ON\_GPIO\_Port}}
{\footnotesize\ttfamily \#define ILOCK\+\_\+\+ESTOP\+\_\+\+SW\+\_\+\+ON\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_ac806956d988949b37ff4767f84565400}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_ac806956d988949b37ff4767f84565400} 
\index{main.h@{main.h}!ILOCK\_ESTOP\_SW\_ON\_Pin@{ILOCK\_ESTOP\_SW\_ON\_Pin}}
\index{ILOCK\_ESTOP\_SW\_ON\_Pin@{ILOCK\_ESTOP\_SW\_ON\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{ILOCK\_ESTOP\_SW\_ON\_Pin}{ILOCK\_ESTOP\_SW\_ON\_Pin}}
{\footnotesize\ttfamily \#define ILOCK\+\_\+\+ESTOP\+\_\+\+SW\+\_\+\+ON\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga482cb86c2f036e630661a41e8986bcfe}{GPIO\+\_\+\+PIN\+\_\+7}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a607529a3eeed0931e004049f3de873c0}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a607529a3eeed0931e004049f3de873c0} 
\index{main.h@{main.h}!ILOCK\_KEY\_LATCH\_ERROR\_GPIO\_Port@{ILOCK\_KEY\_LATCH\_ERROR\_GPIO\_Port}}
\index{ILOCK\_KEY\_LATCH\_ERROR\_GPIO\_Port@{ILOCK\_KEY\_LATCH\_ERROR\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{ILOCK\_KEY\_LATCH\_ERROR\_GPIO\_Port}{ILOCK\_KEY\_LATCH\_ERROR\_GPIO\_Port}}
{\footnotesize\ttfamily \#define ILOCK\+\_\+\+KEY\+\_\+\+LATCH\+\_\+\+ERROR\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_afba0f96c10faf67de22ed48c01805265}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_afba0f96c10faf67de22ed48c01805265} 
\index{main.h@{main.h}!ILOCK\_KEY\_LATCH\_ERROR\_Pin@{ILOCK\_KEY\_LATCH\_ERROR\_Pin}}
\index{ILOCK\_KEY\_LATCH\_ERROR\_Pin@{ILOCK\_KEY\_LATCH\_ERROR\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{ILOCK\_KEY\_LATCH\_ERROR\_Pin}{ILOCK\_KEY\_LATCH\_ERROR\_Pin}}
{\footnotesize\ttfamily \#define ILOCK\+\_\+\+KEY\+\_\+\+LATCH\+\_\+\+ERROR\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga95f9ce5911fa8b209defb969db93ced3}{GPIO\+\_\+\+PIN\+\_\+12}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a8badb9ebf84208dcd2814751094e61bd}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a8badb9ebf84208dcd2814751094e61bd} 
\index{main.h@{main.h}!ILOCK\_KEY\_SW\_ON\_GPIO\_Port@{ILOCK\_KEY\_SW\_ON\_GPIO\_Port}}
\index{ILOCK\_KEY\_SW\_ON\_GPIO\_Port@{ILOCK\_KEY\_SW\_ON\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{ILOCK\_KEY\_SW\_ON\_GPIO\_Port}{ILOCK\_KEY\_SW\_ON\_GPIO\_Port}}
{\footnotesize\ttfamily \#define ILOCK\+\_\+\+KEY\+\_\+\+SW\+\_\+\+ON\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a61d6c9b9bbf26bdf4312b1c3c86d99b5}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a61d6c9b9bbf26bdf4312b1c3c86d99b5} 
\index{main.h@{main.h}!ILOCK\_KEY\_SW\_ON\_Pin@{ILOCK\_KEY\_SW\_ON\_Pin}}
\index{ILOCK\_KEY\_SW\_ON\_Pin@{ILOCK\_KEY\_SW\_ON\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{ILOCK\_KEY\_SW\_ON\_Pin}{ILOCK\_KEY\_SW\_ON\_Pin}}
{\footnotesize\ttfamily \#define ILOCK\+\_\+\+KEY\+\_\+\+SW\+\_\+\+ON\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_gaf5eb6a42a4428e236bd4fd08ade71e7a}{GPIO\+\_\+\+PIN\+\_\+8}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_ae6a85a24b5e03e45f7576a8776633437}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_ae6a85a24b5e03e45f7576a8776633437} 
\index{main.h@{main.h}!LASER\_DISABLE\_GPIO\_Port@{LASER\_DISABLE\_GPIO\_Port}}
\index{LASER\_DISABLE\_GPIO\_Port@{LASER\_DISABLE\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{LASER\_DISABLE\_GPIO\_Port}{LASER\_DISABLE\_GPIO\_Port}}
{\footnotesize\ttfamily \#define LASER\+\_\+\+DISABLE\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}{GPIOG}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_aeabbf67284e5df32d705e103dae0955a}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_aeabbf67284e5df32d705e103dae0955a} 
\index{main.h@{main.h}!LASER\_DISABLE\_Pin@{LASER\_DISABLE\_Pin}}
\index{LASER\_DISABLE\_Pin@{LASER\_DISABLE\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{LASER\_DISABLE\_Pin}{LASER\_DISABLE\_Pin}}
{\footnotesize\ttfamily \#define LASER\+\_\+\+DISABLE\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_gac102c0123cb8bcadc5b590cd940b9e20}{GPIO\+\_\+\+PIN\+\_\+10}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a2799b4f8185764e78c28ac3433fda9cb}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a2799b4f8185764e78c28ac3433fda9cb} 
\index{main.h@{main.h}!LASER\_LATCH\_ERROR\_GPIO\_Port@{LASER\_LATCH\_ERROR\_GPIO\_Port}}
\index{LASER\_LATCH\_ERROR\_GPIO\_Port@{LASER\_LATCH\_ERROR\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{LASER\_LATCH\_ERROR\_GPIO\_Port}{LASER\_LATCH\_ERROR\_GPIO\_Port}}
{\footnotesize\ttfamily \#define LASER\+\_\+\+LATCH\+\_\+\+ERROR\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a5ff826872359ebefce67eca110934ca2}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a5ff826872359ebefce67eca110934ca2} 
\index{main.h@{main.h}!LASER\_LATCH\_ERROR\_Pin@{LASER\_LATCH\_ERROR\_Pin}}
\index{LASER\_LATCH\_ERROR\_Pin@{LASER\_LATCH\_ERROR\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{LASER\_LATCH\_ERROR\_Pin}{LASER\_LATCH\_ERROR\_Pin}}
{\footnotesize\ttfamily \#define LASER\+\_\+\+LATCH\+\_\+\+ERROR\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga01cc9ed93f6fd12fd3403362779aaa18}{GPIO\+\_\+\+PIN\+\_\+5}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a655fa9e67e5dc1063abece1beddb3d6d}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a655fa9e67e5dc1063abece1beddb3d6d} 
\index{main.h@{main.h}!LASER\_LATCH\_OUT\_GPIO\_Port@{LASER\_LATCH\_OUT\_GPIO\_Port}}
\index{LASER\_LATCH\_OUT\_GPIO\_Port@{LASER\_LATCH\_OUT\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{LASER\_LATCH\_OUT\_GPIO\_Port}{LASER\_LATCH\_OUT\_GPIO\_Port}}
{\footnotesize\ttfamily \#define LASER\+\_\+\+LATCH\+\_\+\+OUT\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a4ccf4bb0514130e5c7856eb07efdd138}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a4ccf4bb0514130e5c7856eb07efdd138} 
\index{main.h@{main.h}!LASER\_LATCH\_OUT\_Pin@{LASER\_LATCH\_OUT\_Pin}}
\index{LASER\_LATCH\_OUT\_Pin@{LASER\_LATCH\_OUT\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{LASER\_LATCH\_OUT\_Pin}{LASER\_LATCH\_OUT\_Pin}}
{\footnotesize\ttfamily \#define LASER\+\_\+\+LATCH\+\_\+\+OUT\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_gab3871e35868deecd260e586ad70d4b83}{GPIO\+\_\+\+PIN\+\_\+4}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_ad2838f00dabfdb75fa9dccd8f4d874ec}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_ad2838f00dabfdb75fa9dccd8f4d874ec} 
\index{main.h@{main.h}!LASER\_RELAY1\_ON\_GPIO\_Port@{LASER\_RELAY1\_ON\_GPIO\_Port}}
\index{LASER\_RELAY1\_ON\_GPIO\_Port@{LASER\_RELAY1\_ON\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{LASER\_RELAY1\_ON\_GPIO\_Port}{LASER\_RELAY1\_ON\_GPIO\_Port}}
{\footnotesize\ttfamily \#define LASER\+\_\+\+RELAY1\+\_\+\+ON\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a4847789d3584d777eea933f6cd084bf6}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a4847789d3584d777eea933f6cd084bf6} 
\index{main.h@{main.h}!LASER\_RELAY1\_ON\_Pin@{LASER\_RELAY1\_ON\_Pin}}
\index{LASER\_RELAY1\_ON\_Pin@{LASER\_RELAY1\_ON\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{LASER\_RELAY1\_ON\_Pin}{LASER\_RELAY1\_ON\_Pin}}
{\footnotesize\ttfamily \#define LASER\+\_\+\+RELAY1\+\_\+\+ON\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga315b4dc1a0c1f9021b3d3a8fe9ccc0c3}{GPIO\+\_\+\+PIN\+\_\+14}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a40c7e6342a291af72cec882ae2cc2eba}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a40c7e6342a291af72cec882ae2cc2eba} 
\index{main.h@{main.h}!LASER\_RELAY2\_ON\_GPIO\_Port@{LASER\_RELAY2\_ON\_GPIO\_Port}}
\index{LASER\_RELAY2\_ON\_GPIO\_Port@{LASER\_RELAY2\_ON\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{LASER\_RELAY2\_ON\_GPIO\_Port}{LASER\_RELAY2\_ON\_GPIO\_Port}}
{\footnotesize\ttfamily \#define LASER\+\_\+\+RELAY2\+\_\+\+ON\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_aff5c806124636ab16fcdbc30ffe81aa5}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_aff5c806124636ab16fcdbc30ffe81aa5} 
\index{main.h@{main.h}!LASER\_RELAY2\_ON\_Pin@{LASER\_RELAY2\_ON\_Pin}}
\index{LASER\_RELAY2\_ON\_Pin@{LASER\_RELAY2\_ON\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{LASER\_RELAY2\_ON\_Pin}{LASER\_RELAY2\_ON\_Pin}}
{\footnotesize\ttfamily \#define LASER\+\_\+\+RELAY2\+\_\+\+ON\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga77be5756e80bcdf18e1aa39b35d1d640}{GPIO\+\_\+\+PIN\+\_\+15}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_ab8c03f85c681d58d1f333642e4db0392}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_ab8c03f85c681d58d1f333642e4db0392} 
\index{main.h@{main.h}!LASER\_RELAY\_LATCH\_CLK\_GPIO\_Port@{LASER\_RELAY\_LATCH\_CLK\_GPIO\_Port}}
\index{LASER\_RELAY\_LATCH\_CLK\_GPIO\_Port@{LASER\_RELAY\_LATCH\_CLK\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{LASER\_RELAY\_LATCH\_CLK\_GPIO\_Port}{LASER\_RELAY\_LATCH\_CLK\_GPIO\_Port}}
{\footnotesize\ttfamily \#define LASER\+\_\+\+RELAY\+\_\+\+LATCH\+\_\+\+CLK\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a753cf5a08ff8e1a60d616134800c5c5d}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a753cf5a08ff8e1a60d616134800c5c5d} 
\index{main.h@{main.h}!LASER\_RELAY\_LATCH\_CLK\_Pin@{LASER\_RELAY\_LATCH\_CLK\_Pin}}
\index{LASER\_RELAY\_LATCH\_CLK\_Pin@{LASER\_RELAY\_LATCH\_CLK\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{LASER\_RELAY\_LATCH\_CLK\_Pin}{LASER\_RELAY\_LATCH\_CLK\_Pin}}
{\footnotesize\ttfamily \#define LASER\+\_\+\+RELAY\+\_\+\+LATCH\+\_\+\+CLK\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga01cc9ed93f6fd12fd3403362779aaa18}{GPIO\+\_\+\+PIN\+\_\+5}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a76f3a5b700340bbdcacb64218138931a}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a76f3a5b700340bbdcacb64218138931a} 
\index{main.h@{main.h}!LASER\_RELAY\_LATCH\_DATA\_GPIO\_Port@{LASER\_RELAY\_LATCH\_DATA\_GPIO\_Port}}
\index{LASER\_RELAY\_LATCH\_DATA\_GPIO\_Port@{LASER\_RELAY\_LATCH\_DATA\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{LASER\_RELAY\_LATCH\_DATA\_GPIO\_Port}{LASER\_RELAY\_LATCH\_DATA\_GPIO\_Port}}
{\footnotesize\ttfamily \#define LASER\+\_\+\+RELAY\+\_\+\+LATCH\+\_\+\+DATA\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a9b5ed1bb4eb36abb58c1c2626b96eddf}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a9b5ed1bb4eb36abb58c1c2626b96eddf} 
\index{main.h@{main.h}!LASER\_RELAY\_LATCH\_DATA\_Pin@{LASER\_RELAY\_LATCH\_DATA\_Pin}}
\index{LASER\_RELAY\_LATCH\_DATA\_Pin@{LASER\_RELAY\_LATCH\_DATA\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{LASER\_RELAY\_LATCH\_DATA\_Pin}{LASER\_RELAY\_LATCH\_DATA\_Pin}}
{\footnotesize\ttfamily \#define LASER\+\_\+\+RELAY\+\_\+\+LATCH\+\_\+\+DATA\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_gab3871e35868deecd260e586ad70d4b83}{GPIO\+\_\+\+PIN\+\_\+4}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a3f6e18ed6195e2cc7716cc40013791ac}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a3f6e18ed6195e2cc7716cc40013791ac} 
\index{main.h@{main.h}!LD1\_GPIO\_Port@{LD1\_GPIO\_Port}}
\index{LD1\_GPIO\_Port@{LD1\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{LD1\_GPIO\_Port}{LD1\_GPIO\_Port}}
{\footnotesize\ttfamily \#define LD1\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a6eff34015a2021110f6c96c0e1450e92}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a6eff34015a2021110f6c96c0e1450e92} 
\index{main.h@{main.h}!LD1\_Pin@{LD1\_Pin}}
\index{LD1\_Pin@{LD1\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{LD1\_Pin}{LD1\_Pin}}
{\footnotesize\ttfamily \#define LD1\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga173023dced8f9692ade0f1176558ef70}{GPIO\+\_\+\+PIN\+\_\+13}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a5aff6ddf7fe557e53b048115ad322aa0}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a5aff6ddf7fe557e53b048115ad322aa0} 
\index{main.h@{main.h}!LD2\_GPIO\_Port@{LD2\_GPIO\_Port}}
\index{LD2\_GPIO\_Port@{LD2\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{LD2\_GPIO\_Port}{LD2\_GPIO\_Port}}
{\footnotesize\ttfamily \#define LD2\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_af17a94dd613cff35c699b06c7c6a2820}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_af17a94dd613cff35c699b06c7c6a2820} 
\index{main.h@{main.h}!LD2\_Pin@{LD2\_Pin}}
\index{LD2\_Pin@{LD2\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{LD2\_Pin}{LD2\_Pin}}
{\footnotesize\ttfamily \#define LD2\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga95f9ce5911fa8b209defb969db93ced3}{GPIO\+\_\+\+PIN\+\_\+12}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_ae851c2d6146e6d4fac9f4a9983f5cf1f}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_ae851c2d6146e6d4fac9f4a9983f5cf1f} 
\index{main.h@{main.h}!LD3\_GPIO\_Port@{LD3\_GPIO\_Port}}
\index{LD3\_GPIO\_Port@{LD3\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{LD3\_GPIO\_Port}{LD3\_GPIO\_Port}}
{\footnotesize\ttfamily \#define LD3\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a71154fae0eacbdf882bd1481164f0652}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a71154fae0eacbdf882bd1481164f0652} 
\index{main.h@{main.h}!LD3\_Pin@{LD3\_Pin}}
\index{LD3\_Pin@{LD3\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{LD3\_Pin}{LD3\_Pin}}
{\footnotesize\ttfamily \#define LD3\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga79f6797ea82c1fb25cd6c0e14e44d312}{GPIO\+\_\+\+PIN\+\_\+11}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a4cc05543336aab13c54fd6aa62fd4523}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a4cc05543336aab13c54fd6aa62fd4523} 
\index{main.h@{main.h}!LD4\_GPIO\_Port@{LD4\_GPIO\_Port}}
\index{LD4\_GPIO\_Port@{LD4\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{LD4\_GPIO\_Port}{LD4\_GPIO\_Port}}
{\footnotesize\ttfamily \#define LD4\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a6664d0311f9f672b321e0daff34b7ad4}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a6664d0311f9f672b321e0daff34b7ad4} 
\index{main.h@{main.h}!LD4\_Pin@{LD4\_Pin}}
\index{LD4\_Pin@{LD4\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{LD4\_Pin}{LD4\_Pin}}
{\footnotesize\ttfamily \#define LD4\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_gac102c0123cb8bcadc5b590cd940b9e20}{GPIO\+\_\+\+PIN\+\_\+10}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a58b48323bdbf7421c8d6e9e3e050ebad}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a58b48323bdbf7421c8d6e9e3e050ebad} 
\index{main.h@{main.h}!LD5\_GPIO\_Port@{LD5\_GPIO\_Port}}
\index{LD5\_GPIO\_Port@{LD5\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{LD5\_GPIO\_Port}{LD5\_GPIO\_Port}}
{\footnotesize\ttfamily \#define LD5\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_aee7b888dd4dbc9a801963f319ed98b11}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_aee7b888dd4dbc9a801963f319ed98b11} 
\index{main.h@{main.h}!LD5\_Pin@{LD5\_Pin}}
\index{LD5\_Pin@{LD5\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{LD5\_Pin}{LD5\_Pin}}
{\footnotesize\ttfamily \#define LD5\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga77be5756e80bcdf18e1aa39b35d1d640}{GPIO\+\_\+\+PIN\+\_\+15}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a79047b207ddb2d45baea19b55c971085}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a79047b207ddb2d45baea19b55c971085} 
\index{main.h@{main.h}!MCU\_DOOR\_LATCH\_CLK\_GPIO\_Port@{MCU\_DOOR\_LATCH\_CLK\_GPIO\_Port}}
\index{MCU\_DOOR\_LATCH\_CLK\_GPIO\_Port@{MCU\_DOOR\_LATCH\_CLK\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{MCU\_DOOR\_LATCH\_CLK\_GPIO\_Port}{MCU\_DOOR\_LATCH\_CLK\_GPIO\_Port}}
{\footnotesize\ttfamily \#define MCU\+\_\+\+DOOR\+\_\+\+LATCH\+\_\+\+CLK\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a796c75362674b4ff421c8675a2f6ec48}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a796c75362674b4ff421c8675a2f6ec48} 
\index{main.h@{main.h}!MCU\_DOOR\_LATCH\_CLK\_Pin@{MCU\_DOOR\_LATCH\_CLK\_Pin}}
\index{MCU\_DOOR\_LATCH\_CLK\_Pin@{MCU\_DOOR\_LATCH\_CLK\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{MCU\_DOOR\_LATCH\_CLK\_Pin}{MCU\_DOOR\_LATCH\_CLK\_Pin}}
{\footnotesize\ttfamily \#define MCU\+\_\+\+DOOR\+\_\+\+LATCH\+\_\+\+CLK\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga6c35af4e75c3cb57bb650feaa7a136b5}{GPIO\+\_\+\+PIN\+\_\+1}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_aa314e95536c22d794a6cdecb7523b8b3}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_aa314e95536c22d794a6cdecb7523b8b3} 
\index{main.h@{main.h}!MCU\_DOOR\_LATCH\_DATA\_GPIO\_Port@{MCU\_DOOR\_LATCH\_DATA\_GPIO\_Port}}
\index{MCU\_DOOR\_LATCH\_DATA\_GPIO\_Port@{MCU\_DOOR\_LATCH\_DATA\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{MCU\_DOOR\_LATCH\_DATA\_GPIO\_Port}{MCU\_DOOR\_LATCH\_DATA\_GPIO\_Port}}
{\footnotesize\ttfamily \#define MCU\+\_\+\+DOOR\+\_\+\+LATCH\+\_\+\+DATA\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_af4ee9041831daaaa97e9d269e093c5a3}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_af4ee9041831daaaa97e9d269e093c5a3} 
\index{main.h@{main.h}!MCU\_DOOR\_LATCH\_DATA\_Pin@{MCU\_DOOR\_LATCH\_DATA\_Pin}}
\index{MCU\_DOOR\_LATCH\_DATA\_Pin@{MCU\_DOOR\_LATCH\_DATA\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{MCU\_DOOR\_LATCH\_DATA\_Pin}{MCU\_DOOR\_LATCH\_DATA\_Pin}}
{\footnotesize\ttfamily \#define MCU\+\_\+\+DOOR\+\_\+\+LATCH\+\_\+\+DATA\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga176efbf43a259b7bb0a85a47401505be}{GPIO\+\_\+\+PIN\+\_\+0}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_ab1b611fb6f8c9d9f9f2916371e887d16}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_ab1b611fb6f8c9d9f9f2916371e887d16} 
\index{main.h@{main.h}!MCU\_IN\_JOB\_SEL0\_GPIO\_Port@{MCU\_IN\_JOB\_SEL0\_GPIO\_Port}}
\index{MCU\_IN\_JOB\_SEL0\_GPIO\_Port@{MCU\_IN\_JOB\_SEL0\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{MCU\_IN\_JOB\_SEL0\_GPIO\_Port}{MCU\_IN\_JOB\_SEL0\_GPIO\_Port}}
{\footnotesize\ttfamily \#define MCU\+\_\+\+IN\+\_\+\+JOB\+\_\+\+SEL0\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a133900349a130fda3192a9e75c1747ed}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a133900349a130fda3192a9e75c1747ed} 
\index{main.h@{main.h}!MCU\_IN\_JOB\_SEL0\_Pin@{MCU\_IN\_JOB\_SEL0\_Pin}}
\index{MCU\_IN\_JOB\_SEL0\_Pin@{MCU\_IN\_JOB\_SEL0\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{MCU\_IN\_JOB\_SEL0\_Pin}{MCU\_IN\_JOB\_SEL0\_Pin}}
{\footnotesize\ttfamily \#define MCU\+\_\+\+IN\+\_\+\+JOB\+\_\+\+SEL0\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga77be5756e80bcdf18e1aa39b35d1d640}{GPIO\+\_\+\+PIN\+\_\+15}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a3d4e699a2402915011a6af7926636766}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a3d4e699a2402915011a6af7926636766} 
\index{main.h@{main.h}!MCU\_IN\_JOB\_SEL1\_GPIO\_Port@{MCU\_IN\_JOB\_SEL1\_GPIO\_Port}}
\index{MCU\_IN\_JOB\_SEL1\_GPIO\_Port@{MCU\_IN\_JOB\_SEL1\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{MCU\_IN\_JOB\_SEL1\_GPIO\_Port}{MCU\_IN\_JOB\_SEL1\_GPIO\_Port}}
{\footnotesize\ttfamily \#define MCU\+\_\+\+IN\+\_\+\+JOB\+\_\+\+SEL1\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_acb3c1d0093180234b11d5d605913c636}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_acb3c1d0093180234b11d5d605913c636} 
\index{main.h@{main.h}!MCU\_IN\_JOB\_SEL1\_Pin@{MCU\_IN\_JOB\_SEL1\_Pin}}
\index{MCU\_IN\_JOB\_SEL1\_Pin@{MCU\_IN\_JOB\_SEL1\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{MCU\_IN\_JOB\_SEL1\_Pin}{MCU\_IN\_JOB\_SEL1\_Pin}}
{\footnotesize\ttfamily \#define MCU\+\_\+\+IN\+\_\+\+JOB\+\_\+\+SEL1\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga315b4dc1a0c1f9021b3d3a8fe9ccc0c3}{GPIO\+\_\+\+PIN\+\_\+14}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_ae25861a6fdeb44237419d3e27334e3bd}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_ae25861a6fdeb44237419d3e27334e3bd} 
\index{main.h@{main.h}!MCU\_IN\_JOB\_SEL2\_GPIO\_Port@{MCU\_IN\_JOB\_SEL2\_GPIO\_Port}}
\index{MCU\_IN\_JOB\_SEL2\_GPIO\_Port@{MCU\_IN\_JOB\_SEL2\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{MCU\_IN\_JOB\_SEL2\_GPIO\_Port}{MCU\_IN\_JOB\_SEL2\_GPIO\_Port}}
{\footnotesize\ttfamily \#define MCU\+\_\+\+IN\+\_\+\+JOB\+\_\+\+SEL2\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_ab51d104d96c7a4b31c30eac5450c8051}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_ab51d104d96c7a4b31c30eac5450c8051} 
\index{main.h@{main.h}!MCU\_IN\_JOB\_SEL2\_Pin@{MCU\_IN\_JOB\_SEL2\_Pin}}
\index{MCU\_IN\_JOB\_SEL2\_Pin@{MCU\_IN\_JOB\_SEL2\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{MCU\_IN\_JOB\_SEL2\_Pin}{MCU\_IN\_JOB\_SEL2\_Pin}}
{\footnotesize\ttfamily \#define MCU\+\_\+\+IN\+\_\+\+JOB\+\_\+\+SEL2\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga173023dced8f9692ade0f1176558ef70}{GPIO\+\_\+\+PIN\+\_\+13}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a455f56b9a45aac4f7ffe0e26f58e40da}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a455f56b9a45aac4f7ffe0e26f58e40da} 
\index{main.h@{main.h}!MCU\_IN\_JOB\_SEL3\_GPIO\_Port@{MCU\_IN\_JOB\_SEL3\_GPIO\_Port}}
\index{MCU\_IN\_JOB\_SEL3\_GPIO\_Port@{MCU\_IN\_JOB\_SEL3\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{MCU\_IN\_JOB\_SEL3\_GPIO\_Port}{MCU\_IN\_JOB\_SEL3\_GPIO\_Port}}
{\footnotesize\ttfamily \#define MCU\+\_\+\+IN\+\_\+\+JOB\+\_\+\+SEL3\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_ae2ab8de661e880b9ba71cacebb178164}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_ae2ab8de661e880b9ba71cacebb178164} 
\index{main.h@{main.h}!MCU\_IN\_JOB\_SEL3\_Pin@{MCU\_IN\_JOB\_SEL3\_Pin}}
\index{MCU\_IN\_JOB\_SEL3\_Pin@{MCU\_IN\_JOB\_SEL3\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{MCU\_IN\_JOB\_SEL3\_Pin}{MCU\_IN\_JOB\_SEL3\_Pin}}
{\footnotesize\ttfamily \#define MCU\+\_\+\+IN\+\_\+\+JOB\+\_\+\+SEL3\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga95f9ce5911fa8b209defb969db93ced3}{GPIO\+\_\+\+PIN\+\_\+12}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a119ee35770bea547bf02ff41303a1fcf}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a119ee35770bea547bf02ff41303a1fcf} 
\index{main.h@{main.h}!MCU\_IN\_JOB\_SEL4\_GPIO\_Port@{MCU\_IN\_JOB\_SEL4\_GPIO\_Port}}
\index{MCU\_IN\_JOB\_SEL4\_GPIO\_Port@{MCU\_IN\_JOB\_SEL4\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{MCU\_IN\_JOB\_SEL4\_GPIO\_Port}{MCU\_IN\_JOB\_SEL4\_GPIO\_Port}}
{\footnotesize\ttfamily \#define MCU\+\_\+\+IN\+\_\+\+JOB\+\_\+\+SEL4\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a20dc5c084fa1d8db80d0e8506c01825a}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a20dc5c084fa1d8db80d0e8506c01825a} 
\index{main.h@{main.h}!MCU\_IN\_JOB\_SEL4\_Pin@{MCU\_IN\_JOB\_SEL4\_Pin}}
\index{MCU\_IN\_JOB\_SEL4\_Pin@{MCU\_IN\_JOB\_SEL4\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{MCU\_IN\_JOB\_SEL4\_Pin}{MCU\_IN\_JOB\_SEL4\_Pin}}
{\footnotesize\ttfamily \#define MCU\+\_\+\+IN\+\_\+\+JOB\+\_\+\+SEL4\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga79f6797ea82c1fb25cd6c0e14e44d312}{GPIO\+\_\+\+PIN\+\_\+11}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a0caa9faeae4bf20be055cce7623bf349}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a0caa9faeae4bf20be055cce7623bf349} 
\index{main.h@{main.h}!MCU\_IN\_JOB\_SEL5\_GPIO\_Port@{MCU\_IN\_JOB\_SEL5\_GPIO\_Port}}
\index{MCU\_IN\_JOB\_SEL5\_GPIO\_Port@{MCU\_IN\_JOB\_SEL5\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{MCU\_IN\_JOB\_SEL5\_GPIO\_Port}{MCU\_IN\_JOB\_SEL5\_GPIO\_Port}}
{\footnotesize\ttfamily \#define MCU\+\_\+\+IN\+\_\+\+JOB\+\_\+\+SEL5\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_acb71701fcc9f4ab4f2065c8cdaa11a84}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_acb71701fcc9f4ab4f2065c8cdaa11a84} 
\index{main.h@{main.h}!MCU\_IN\_JOB\_SEL5\_Pin@{MCU\_IN\_JOB\_SEL5\_Pin}}
\index{MCU\_IN\_JOB\_SEL5\_Pin@{MCU\_IN\_JOB\_SEL5\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{MCU\_IN\_JOB\_SEL5\_Pin}{MCU\_IN\_JOB\_SEL5\_Pin}}
{\footnotesize\ttfamily \#define MCU\+\_\+\+IN\+\_\+\+JOB\+\_\+\+SEL5\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_gac102c0123cb8bcadc5b590cd940b9e20}{GPIO\+\_\+\+PIN\+\_\+10}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a1a2c72046a7a42c8d988fe05a49a51eb}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a1a2c72046a7a42c8d988fe05a49a51eb} 
\index{main.h@{main.h}!MCU\_IN\_JOB\_SEL6\_GPIO\_Port@{MCU\_IN\_JOB\_SEL6\_GPIO\_Port}}
\index{MCU\_IN\_JOB\_SEL6\_GPIO\_Port@{MCU\_IN\_JOB\_SEL6\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{MCU\_IN\_JOB\_SEL6\_GPIO\_Port}{MCU\_IN\_JOB\_SEL6\_GPIO\_Port}}
{\footnotesize\ttfamily \#define MCU\+\_\+\+IN\+\_\+\+JOB\+\_\+\+SEL6\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a4c61bc12ec7adb81829a1d0226278f4e}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a4c61bc12ec7adb81829a1d0226278f4e} 
\index{main.h@{main.h}!MCU\_IN\_JOB\_SEL6\_Pin@{MCU\_IN\_JOB\_SEL6\_Pin}}
\index{MCU\_IN\_JOB\_SEL6\_Pin@{MCU\_IN\_JOB\_SEL6\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{MCU\_IN\_JOB\_SEL6\_Pin}{MCU\_IN\_JOB\_SEL6\_Pin}}
{\footnotesize\ttfamily \#define MCU\+\_\+\+IN\+\_\+\+JOB\+\_\+\+SEL6\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga4c503cb4a0dc0d18261080051d9c2daf}{GPIO\+\_\+\+PIN\+\_\+9}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_ac1a140812c1de15a04071faa2efc9567}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_ac1a140812c1de15a04071faa2efc9567} 
\index{main.h@{main.h}!MCU\_IN\_JOB\_SEL7\_GPIO\_Port@{MCU\_IN\_JOB\_SEL7\_GPIO\_Port}}
\index{MCU\_IN\_JOB\_SEL7\_GPIO\_Port@{MCU\_IN\_JOB\_SEL7\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{MCU\_IN\_JOB\_SEL7\_GPIO\_Port}{MCU\_IN\_JOB\_SEL7\_GPIO\_Port}}
{\footnotesize\ttfamily \#define MCU\+\_\+\+IN\+\_\+\+JOB\+\_\+\+SEL7\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a4636561af8b1bcb501e1e9ba4a314a9e}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a4636561af8b1bcb501e1e9ba4a314a9e} 
\index{main.h@{main.h}!MCU\_IN\_JOB\_SEL7\_Pin@{MCU\_IN\_JOB\_SEL7\_Pin}}
\index{MCU\_IN\_JOB\_SEL7\_Pin@{MCU\_IN\_JOB\_SEL7\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{MCU\_IN\_JOB\_SEL7\_Pin}{MCU\_IN\_JOB\_SEL7\_Pin}}
{\footnotesize\ttfamily \#define MCU\+\_\+\+IN\+\_\+\+JOB\+\_\+\+SEL7\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_gaf5eb6a42a4428e236bd4fd08ade71e7a}{GPIO\+\_\+\+PIN\+\_\+8}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_aff1182cd0220ba7abe3c2fb626e0d861}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_aff1182cd0220ba7abe3c2fb626e0d861} 
\index{main.h@{main.h}!MCU\_LATCH\_CLK\_GPIO\_Port@{MCU\_LATCH\_CLK\_GPIO\_Port}}
\index{MCU\_LATCH\_CLK\_GPIO\_Port@{MCU\_LATCH\_CLK\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{MCU\_LATCH\_CLK\_GPIO\_Port}{MCU\_LATCH\_CLK\_GPIO\_Port}}
{\footnotesize\ttfamily \#define MCU\+\_\+\+LATCH\+\_\+\+CLK\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_af523dfdd5254b7b8b51f9cc30687889a}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_af523dfdd5254b7b8b51f9cc30687889a} 
\index{main.h@{main.h}!MCU\_LATCH\_CLK\_Pin@{MCU\_LATCH\_CLK\_Pin}}
\index{MCU\_LATCH\_CLK\_Pin@{MCU\_LATCH\_CLK\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{MCU\_LATCH\_CLK\_Pin}{MCU\_LATCH\_CLK\_Pin}}
{\footnotesize\ttfamily \#define MCU\+\_\+\+LATCH\+\_\+\+CLK\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_gadcaf899c018a0dde572b5af783565c62}{GPIO\+\_\+\+PIN\+\_\+3}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a66a98801e6f3c4e634bcb78a3c3cd378}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a66a98801e6f3c4e634bcb78a3c3cd378} 
\index{main.h@{main.h}!MCU\_LATCH\_DATA\_GPIO\_Port@{MCU\_LATCH\_DATA\_GPIO\_Port}}
\index{MCU\_LATCH\_DATA\_GPIO\_Port@{MCU\_LATCH\_DATA\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{MCU\_LATCH\_DATA\_GPIO\_Port}{MCU\_LATCH\_DATA\_GPIO\_Port}}
{\footnotesize\ttfamily \#define MCU\+\_\+\+LATCH\+\_\+\+DATA\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_gae04bdb5e8acc47cab1d0532e6b0d0763}{GPIOE}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a94789bdf688bea21fdd7e441629b057c}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a94789bdf688bea21fdd7e441629b057c} 
\index{main.h@{main.h}!MCU\_LATCH\_DATA\_Pin@{MCU\_LATCH\_DATA\_Pin}}
\index{MCU\_LATCH\_DATA\_Pin@{MCU\_LATCH\_DATA\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{MCU\_LATCH\_DATA\_Pin}{MCU\_LATCH\_DATA\_Pin}}
{\footnotesize\ttfamily \#define MCU\+\_\+\+LATCH\+\_\+\+DATA\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga6eee38b797a7268f04357dfa2759efd2}{GPIO\+\_\+\+PIN\+\_\+2}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a417f46dbf75eada0de77b0c4d8720387}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a417f46dbf75eada0de77b0c4d8720387} 
\index{main.h@{main.h}!NC\_1\_GPIO\_Port@{NC\_1\_GPIO\_Port}}
\index{NC\_1\_GPIO\_Port@{NC\_1\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{NC\_1\_GPIO\_Port}{NC\_1\_GPIO\_Port}}
{\footnotesize\ttfamily \#define NC\+\_\+1\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a1773a1b04320a795d4a6872741fbe49b}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a1773a1b04320a795d4a6872741fbe49b} 
\index{main.h@{main.h}!NC\_1\_Pin@{NC\_1\_Pin}}
\index{NC\_1\_Pin@{NC\_1\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{NC\_1\_Pin}{NC\_1\_Pin}}
{\footnotesize\ttfamily \#define NC\+\_\+1\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga6eee38b797a7268f04357dfa2759efd2}{GPIO\+\_\+\+PIN\+\_\+2}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a763fc5199dcf76e0405c47127dd27ab5}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a763fc5199dcf76e0405c47127dd27ab5} 
\index{main.h@{main.h}!NO\_1\_GPIO\_Port@{NO\_1\_GPIO\_Port}}
\index{NO\_1\_GPIO\_Port@{NO\_1\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{NO\_1\_GPIO\_Port}{NO\_1\_GPIO\_Port}}
{\footnotesize\ttfamily \#define NO\+\_\+1\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_aa5378b003d87d0d3d9ff1e94f05b39ac}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_aa5378b003d87d0d3d9ff1e94f05b39ac} 
\index{main.h@{main.h}!NO\_1\_Pin@{NO\_1\_Pin}}
\index{NO\_1\_Pin@{NO\_1\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{NO\_1\_Pin}{NO\_1\_Pin}}
{\footnotesize\ttfamily \#define NO\+\_\+1\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga176efbf43a259b7bb0a85a47401505be}{GPIO\+\_\+\+PIN\+\_\+0}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_aa46971914e9d43ad0e313e67873b7f39}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_aa46971914e9d43ad0e313e67873b7f39} 
\index{main.h@{main.h}!PORTB\_IN0\_GPIO\_Port@{PORTB\_IN0\_GPIO\_Port}}
\index{PORTB\_IN0\_GPIO\_Port@{PORTB\_IN0\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{PORTB\_IN0\_GPIO\_Port}{PORTB\_IN0\_GPIO\_Port}}
{\footnotesize\ttfamily \#define PORTB\+\_\+\+IN0\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a34cf0c94e53aa44143301c8958c29399}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a34cf0c94e53aa44143301c8958c29399} 
\index{main.h@{main.h}!PORTB\_IN0\_Pin@{PORTB\_IN0\_Pin}}
\index{PORTB\_IN0\_Pin@{PORTB\_IN0\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{PORTB\_IN0\_Pin}{PORTB\_IN0\_Pin}}
{\footnotesize\ttfamily \#define PORTB\+\_\+\+IN0\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga9089f18f20ec88ee38ce6f27389e6d7e}{GPIO\+\_\+\+PIN\+\_\+6}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a20c867b7f89a6ceb49bbaa3798b08ebf}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a20c867b7f89a6ceb49bbaa3798b08ebf} 
\index{main.h@{main.h}!PORTB\_IN1\_GPIO\_Port@{PORTB\_IN1\_GPIO\_Port}}
\index{PORTB\_IN1\_GPIO\_Port@{PORTB\_IN1\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{PORTB\_IN1\_GPIO\_Port}{PORTB\_IN1\_GPIO\_Port}}
{\footnotesize\ttfamily \#define PORTB\+\_\+\+IN1\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_aafd26a25c7151a5c9ade113bbf4f4f12}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_aafd26a25c7151a5c9ade113bbf4f4f12} 
\index{main.h@{main.h}!PORTB\_IN1\_Pin@{PORTB\_IN1\_Pin}}
\index{PORTB\_IN1\_Pin@{PORTB\_IN1\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{PORTB\_IN1\_Pin}{PORTB\_IN1\_Pin}}
{\footnotesize\ttfamily \#define PORTB\+\_\+\+IN1\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga482cb86c2f036e630661a41e8986bcfe}{GPIO\+\_\+\+PIN\+\_\+7}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_af27502cd762d2704370fad5caab8a123}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_af27502cd762d2704370fad5caab8a123} 
\index{main.h@{main.h}!PORTB\_IN2\_GPIO\_Port@{PORTB\_IN2\_GPIO\_Port}}
\index{PORTB\_IN2\_GPIO\_Port@{PORTB\_IN2\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{PORTB\_IN2\_GPIO\_Port}{PORTB\_IN2\_GPIO\_Port}}
{\footnotesize\ttfamily \#define PORTB\+\_\+\+IN2\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_aef9d7a850b3815be43d14e9488e15819}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_aef9d7a850b3815be43d14e9488e15819} 
\index{main.h@{main.h}!PORTB\_IN2\_Pin@{PORTB\_IN2\_Pin}}
\index{PORTB\_IN2\_Pin@{PORTB\_IN2\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{PORTB\_IN2\_Pin}{PORTB\_IN2\_Pin}}
{\footnotesize\ttfamily \#define PORTB\+\_\+\+IN2\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_gaf5eb6a42a4428e236bd4fd08ade71e7a}{GPIO\+\_\+\+PIN\+\_\+8}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a1d0a34471cde4d9559c195bc1266f7b1}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a1d0a34471cde4d9559c195bc1266f7b1} 
\index{main.h@{main.h}!PORTB\_IN3\_GPIO\_Port@{PORTB\_IN3\_GPIO\_Port}}
\index{PORTB\_IN3\_GPIO\_Port@{PORTB\_IN3\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{PORTB\_IN3\_GPIO\_Port}{PORTB\_IN3\_GPIO\_Port}}
{\footnotesize\ttfamily \#define PORTB\+\_\+\+IN3\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a8fef8fa2abd9ee1f4ab0ef46938db144}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a8fef8fa2abd9ee1f4ab0ef46938db144} 
\index{main.h@{main.h}!PORTB\_IN3\_Pin@{PORTB\_IN3\_Pin}}
\index{PORTB\_IN3\_Pin@{PORTB\_IN3\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{PORTB\_IN3\_Pin}{PORTB\_IN3\_Pin}}
{\footnotesize\ttfamily \#define PORTB\+\_\+\+IN3\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga4c503cb4a0dc0d18261080051d9c2daf}{GPIO\+\_\+\+PIN\+\_\+9}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a2fa1643f6a27187e1d8377064be2969b}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a2fa1643f6a27187e1d8377064be2969b} 
\index{main.h@{main.h}!PORTB\_IN4\_GPIO\_Port@{PORTB\_IN4\_GPIO\_Port}}
\index{PORTB\_IN4\_GPIO\_Port@{PORTB\_IN4\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{PORTB\_IN4\_GPIO\_Port}{PORTB\_IN4\_GPIO\_Port}}
{\footnotesize\ttfamily \#define PORTB\+\_\+\+IN4\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_aed8a086a129b6f8a5d30e613f2ee4b53}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_aed8a086a129b6f8a5d30e613f2ee4b53} 
\index{main.h@{main.h}!PORTB\_IN4\_Pin@{PORTB\_IN4\_Pin}}
\index{PORTB\_IN4\_Pin@{PORTB\_IN4\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{PORTB\_IN4\_Pin}{PORTB\_IN4\_Pin}}
{\footnotesize\ttfamily \#define PORTB\+\_\+\+IN4\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga176efbf43a259b7bb0a85a47401505be}{GPIO\+\_\+\+PIN\+\_\+0}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a3b3407d5b9363f733646090962f6f846}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a3b3407d5b9363f733646090962f6f846} 
\index{main.h@{main.h}!PORTB\_IN5\_GPIO\_Port@{PORTB\_IN5\_GPIO\_Port}}
\index{PORTB\_IN5\_GPIO\_Port@{PORTB\_IN5\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{PORTB\_IN5\_GPIO\_Port}{PORTB\_IN5\_GPIO\_Port}}
{\footnotesize\ttfamily \#define PORTB\+\_\+\+IN5\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_aec527ac9dc1444cb450368c72bf90e6d}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_aec527ac9dc1444cb450368c72bf90e6d} 
\index{main.h@{main.h}!PORTB\_IN5\_Pin@{PORTB\_IN5\_Pin}}
\index{PORTB\_IN5\_Pin@{PORTB\_IN5\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{PORTB\_IN5\_Pin}{PORTB\_IN5\_Pin}}
{\footnotesize\ttfamily \#define PORTB\+\_\+\+IN5\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga6c35af4e75c3cb57bb650feaa7a136b5}{GPIO\+\_\+\+PIN\+\_\+1}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a3294d47283f98337a4ddfc5c5926f06d}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a3294d47283f98337a4ddfc5c5926f06d} 
\index{main.h@{main.h}!PORTB\_IN6\_GPIO\_Port@{PORTB\_IN6\_GPIO\_Port}}
\index{PORTB\_IN6\_GPIO\_Port@{PORTB\_IN6\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{PORTB\_IN6\_GPIO\_Port}{PORTB\_IN6\_GPIO\_Port}}
{\footnotesize\ttfamily \#define PORTB\+\_\+\+IN6\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_ab10bcd48f7749460080f5b1401077f52}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_ab10bcd48f7749460080f5b1401077f52} 
\index{main.h@{main.h}!PORTB\_IN6\_Pin@{PORTB\_IN6\_Pin}}
\index{PORTB\_IN6\_Pin@{PORTB\_IN6\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{PORTB\_IN6\_Pin}{PORTB\_IN6\_Pin}}
{\footnotesize\ttfamily \#define PORTB\+\_\+\+IN6\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga6eee38b797a7268f04357dfa2759efd2}{GPIO\+\_\+\+PIN\+\_\+2}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_af128bf15c214eeda03d8e06a0f06c17a}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_af128bf15c214eeda03d8e06a0f06c17a} 
\index{main.h@{main.h}!PORTB\_IN7\_GPIO\_Port@{PORTB\_IN7\_GPIO\_Port}}
\index{PORTB\_IN7\_GPIO\_Port@{PORTB\_IN7\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{PORTB\_IN7\_GPIO\_Port}{PORTB\_IN7\_GPIO\_Port}}
{\footnotesize\ttfamily \#define PORTB\+\_\+\+IN7\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a3c853a67dc7696f21edf188e966c240d}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a3c853a67dc7696f21edf188e966c240d} 
\index{main.h@{main.h}!PORTB\_IN7\_Pin@{PORTB\_IN7\_Pin}}
\index{PORTB\_IN7\_Pin@{PORTB\_IN7\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{PORTB\_IN7\_Pin}{PORTB\_IN7\_Pin}}
{\footnotesize\ttfamily \#define PORTB\+\_\+\+IN7\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_gadcaf899c018a0dde572b5af783565c62}{GPIO\+\_\+\+PIN\+\_\+3}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_ac9a8bb5f159efd1baba6e022a697fa9c}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_ac9a8bb5f159efd1baba6e022a697fa9c} 
\index{main.h@{main.h}!PORTB\_IN8\_GPIO\_Port@{PORTB\_IN8\_GPIO\_Port}}
\index{PORTB\_IN8\_GPIO\_Port@{PORTB\_IN8\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{PORTB\_IN8\_GPIO\_Port}{PORTB\_IN8\_GPIO\_Port}}
{\footnotesize\ttfamily \#define PORTB\+\_\+\+IN8\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_ae398e1c7ae4809dcf5a8c638bec97683}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_ae398e1c7ae4809dcf5a8c638bec97683} 
\index{main.h@{main.h}!PORTB\_IN8\_Pin@{PORTB\_IN8\_Pin}}
\index{PORTB\_IN8\_Pin@{PORTB\_IN8\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{PORTB\_IN8\_Pin}{PORTB\_IN8\_Pin}}
{\footnotesize\ttfamily \#define PORTB\+\_\+\+IN8\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_gab3871e35868deecd260e586ad70d4b83}{GPIO\+\_\+\+PIN\+\_\+4}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a25c33126382821eaf367271371b7fdbb}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a25c33126382821eaf367271371b7fdbb} 
\index{main.h@{main.h}!PORTB\_IN9\_GPIO\_Port@{PORTB\_IN9\_GPIO\_Port}}
\index{PORTB\_IN9\_GPIO\_Port@{PORTB\_IN9\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{PORTB\_IN9\_GPIO\_Port}{PORTB\_IN9\_GPIO\_Port}}
{\footnotesize\ttfamily \#define PORTB\+\_\+\+IN9\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a43642cb5760ec64f5a0e3ff3c0feb3c2}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a43642cb5760ec64f5a0e3ff3c0feb3c2} 
\index{main.h@{main.h}!PORTB\_IN9\_Pin@{PORTB\_IN9\_Pin}}
\index{PORTB\_IN9\_Pin@{PORTB\_IN9\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{PORTB\_IN9\_Pin}{PORTB\_IN9\_Pin}}
{\footnotesize\ttfamily \#define PORTB\+\_\+\+IN9\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga77be5756e80bcdf18e1aa39b35d1d640}{GPIO\+\_\+\+PIN\+\_\+15}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a834168fc6c0b733f55abeb653657aad7}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a834168fc6c0b733f55abeb653657aad7} 
\index{main.h@{main.h}!PWR\_GOOD\_12V\_GPIO\_Port@{PWR\_GOOD\_12V\_GPIO\_Port}}
\index{PWR\_GOOD\_12V\_GPIO\_Port@{PWR\_GOOD\_12V\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{PWR\_GOOD\_12V\_GPIO\_Port}{PWR\_GOOD\_12V\_GPIO\_Port}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+GOOD\+\_\+12\+V\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a5c3dd546143f1a9ae36f1efb936139b0}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a5c3dd546143f1a9ae36f1efb936139b0} 
\index{main.h@{main.h}!PWR\_GOOD\_12V\_Pin@{PWR\_GOOD\_12V\_Pin}}
\index{PWR\_GOOD\_12V\_Pin@{PWR\_GOOD\_12V\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{PWR\_GOOD\_12V\_Pin}{PWR\_GOOD\_12V\_Pin}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+GOOD\+\_\+12\+V\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga6eee38b797a7268f04357dfa2759efd2}{GPIO\+\_\+\+PIN\+\_\+2}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_ab43acf9751ca523e6e0ae184ed7fc553}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_ab43acf9751ca523e6e0ae184ed7fc553} 
\index{main.h@{main.h}!PWR\_GOOD\_24V\_GPIO\_Port@{PWR\_GOOD\_24V\_GPIO\_Port}}
\index{PWR\_GOOD\_24V\_GPIO\_Port@{PWR\_GOOD\_24V\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{PWR\_GOOD\_24V\_GPIO\_Port}{PWR\_GOOD\_24V\_GPIO\_Port}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+GOOD\+\_\+24\+V\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a218d819a957d465dda3d6ca5ccf5b886}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a218d819a957d465dda3d6ca5ccf5b886} 
\index{main.h@{main.h}!PWR\_GOOD\_24V\_Pin@{PWR\_GOOD\_24V\_Pin}}
\index{PWR\_GOOD\_24V\_Pin@{PWR\_GOOD\_24V\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{PWR\_GOOD\_24V\_Pin}{PWR\_GOOD\_24V\_Pin}}
{\footnotesize\ttfamily \#define PWR\+\_\+\+GOOD\+\_\+24\+V\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_gadcaf899c018a0dde572b5af783565c62}{GPIO\+\_\+\+PIN\+\_\+3}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a768263a79bdaf30a4336d8beb025caad}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a768263a79bdaf30a4336d8beb025caad} 
\index{main.h@{main.h}!RESET\_RELAY\_LATCH\_EXTI\_IRQn@{RESET\_RELAY\_LATCH\_EXTI\_IRQn}}
\index{RESET\_RELAY\_LATCH\_EXTI\_IRQn@{RESET\_RELAY\_LATCH\_EXTI\_IRQn}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{RESET\_RELAY\_LATCH\_EXTI\_IRQn}{RESET\_RELAY\_LATCH\_EXTI\_IRQn}}
{\footnotesize\ttfamily \#define RESET\+\_\+\+RELAY\+\_\+\+LATCH\+\_\+\+EXTI\+\_\+\+IRQn~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\+\_\+10\+\_\+\+IRQn}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a02be9a04947c7ccb3344350dffa31a1a}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a02be9a04947c7ccb3344350dffa31a1a} 
\index{main.h@{main.h}!RESET\_RELAY\_LATCH\_GPIO\_Port@{RESET\_RELAY\_LATCH\_GPIO\_Port}}
\index{RESET\_RELAY\_LATCH\_GPIO\_Port@{RESET\_RELAY\_LATCH\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{RESET\_RELAY\_LATCH\_GPIO\_Port}{RESET\_RELAY\_LATCH\_GPIO\_Port}}
{\footnotesize\ttfamily \#define RESET\+\_\+\+RELAY\+\_\+\+LATCH\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_gac485358099728ddae050db37924dd6b7}{GPIOA}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a2f4692aba1ef6b10716a37372404dfdb}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a2f4692aba1ef6b10716a37372404dfdb} 
\index{main.h@{main.h}!RESET\_RELAY\_LATCH\_Pin@{RESET\_RELAY\_LATCH\_Pin}}
\index{RESET\_RELAY\_LATCH\_Pin@{RESET\_RELAY\_LATCH\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{RESET\_RELAY\_LATCH\_Pin}{RESET\_RELAY\_LATCH\_Pin}}
{\footnotesize\ttfamily \#define RESET\+\_\+\+RELAY\+\_\+\+LATCH\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga77be5756e80bcdf18e1aa39b35d1d640}{GPIO\+\_\+\+PIN\+\_\+15}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_acf0f3546ff27caf10c95c89eec257f3f}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_acf0f3546ff27caf10c95c89eec257f3f} 
\index{main.h@{main.h}!SPICE\_JOB\_SEL0\_GPIO\_Port@{SPICE\_JOB\_SEL0\_GPIO\_Port}}
\index{SPICE\_JOB\_SEL0\_GPIO\_Port@{SPICE\_JOB\_SEL0\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SPICE\_JOB\_SEL0\_GPIO\_Port}{SPICE\_JOB\_SEL0\_GPIO\_Port}}
{\footnotesize\ttfamily \#define SPICE\+\_\+\+JOB\+\_\+\+SEL0\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a8a3fbe80a7396fb8ac4483b7e699f2e5}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a8a3fbe80a7396fb8ac4483b7e699f2e5} 
\index{main.h@{main.h}!SPICE\_JOB\_SEL0\_Pin@{SPICE\_JOB\_SEL0\_Pin}}
\index{SPICE\_JOB\_SEL0\_Pin@{SPICE\_JOB\_SEL0\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SPICE\_JOB\_SEL0\_Pin}{SPICE\_JOB\_SEL0\_Pin}}
{\footnotesize\ttfamily \#define SPICE\+\_\+\+JOB\+\_\+\+SEL0\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga6c35af4e75c3cb57bb650feaa7a136b5}{GPIO\+\_\+\+PIN\+\_\+1}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a2ad517701d0440f16bc412d4a53ab1e8}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a2ad517701d0440f16bc412d4a53ab1e8} 
\index{main.h@{main.h}!SPICE\_JOB\_SEL1\_GPIO\_Port@{SPICE\_JOB\_SEL1\_GPIO\_Port}}
\index{SPICE\_JOB\_SEL1\_GPIO\_Port@{SPICE\_JOB\_SEL1\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SPICE\_JOB\_SEL1\_GPIO\_Port}{SPICE\_JOB\_SEL1\_GPIO\_Port}}
{\footnotesize\ttfamily \#define SPICE\+\_\+\+JOB\+\_\+\+SEL1\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a3b11846cbabf07a82170647d1452f7d8}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a3b11846cbabf07a82170647d1452f7d8} 
\index{main.h@{main.h}!SPICE\_JOB\_SEL1\_Pin@{SPICE\_JOB\_SEL1\_Pin}}
\index{SPICE\_JOB\_SEL1\_Pin@{SPICE\_JOB\_SEL1\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SPICE\_JOB\_SEL1\_Pin}{SPICE\_JOB\_SEL1\_Pin}}
{\footnotesize\ttfamily \#define SPICE\+\_\+\+JOB\+\_\+\+SEL1\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga79f6797ea82c1fb25cd6c0e14e44d312}{GPIO\+\_\+\+PIN\+\_\+11}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_ad59e186f1c9c2bb5cf9067e51ba0a924}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_ad59e186f1c9c2bb5cf9067e51ba0a924} 
\index{main.h@{main.h}!SPICE\_JOB\_SEL2\_GPIO\_Port@{SPICE\_JOB\_SEL2\_GPIO\_Port}}
\index{SPICE\_JOB\_SEL2\_GPIO\_Port@{SPICE\_JOB\_SEL2\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SPICE\_JOB\_SEL2\_GPIO\_Port}{SPICE\_JOB\_SEL2\_GPIO\_Port}}
{\footnotesize\ttfamily \#define SPICE\+\_\+\+JOB\+\_\+\+SEL2\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga43c3022dede7c9db7a58d3c3409dbc8d}{GPIOF}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a0343632183de469a82193727c7d00414}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a0343632183de469a82193727c7d00414} 
\index{main.h@{main.h}!SPICE\_JOB\_SEL2\_Pin@{SPICE\_JOB\_SEL2\_Pin}}
\index{SPICE\_JOB\_SEL2\_Pin@{SPICE\_JOB\_SEL2\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SPICE\_JOB\_SEL2\_Pin}{SPICE\_JOB\_SEL2\_Pin}}
{\footnotesize\ttfamily \#define SPICE\+\_\+\+JOB\+\_\+\+SEL2\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga176efbf43a259b7bb0a85a47401505be}{GPIO\+\_\+\+PIN\+\_\+0}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a537d7714828c6eb4a5de7fc9062d99a6}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a537d7714828c6eb4a5de7fc9062d99a6} 
\index{main.h@{main.h}!SPICE\_JOB\_SEL3\_GPIO\_Port@{SPICE\_JOB\_SEL3\_GPIO\_Port}}
\index{SPICE\_JOB\_SEL3\_GPIO\_Port@{SPICE\_JOB\_SEL3\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SPICE\_JOB\_SEL3\_GPIO\_Port}{SPICE\_JOB\_SEL3\_GPIO\_Port}}
{\footnotesize\ttfamily \#define SPICE\+\_\+\+JOB\+\_\+\+SEL3\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_abb23a5d59d3bfa238622f2c8d49e40ac}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_abb23a5d59d3bfa238622f2c8d49e40ac} 
\index{main.h@{main.h}!SPICE\_JOB\_SEL3\_Pin@{SPICE\_JOB\_SEL3\_Pin}}
\index{SPICE\_JOB\_SEL3\_Pin@{SPICE\_JOB\_SEL3\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SPICE\_JOB\_SEL3\_Pin}{SPICE\_JOB\_SEL3\_Pin}}
{\footnotesize\ttfamily \#define SPICE\+\_\+\+JOB\+\_\+\+SEL3\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_gab3871e35868deecd260e586ad70d4b83}{GPIO\+\_\+\+PIN\+\_\+4}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a4b744f73ed2243f35652da7c4ca3ea69}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a4b744f73ed2243f35652da7c4ca3ea69} 
\index{main.h@{main.h}!SPICE\_JOB\_SEL4\_GPIO\_Port@{SPICE\_JOB\_SEL4\_GPIO\_Port}}
\index{SPICE\_JOB\_SEL4\_GPIO\_Port@{SPICE\_JOB\_SEL4\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SPICE\_JOB\_SEL4\_GPIO\_Port}{SPICE\_JOB\_SEL4\_GPIO\_Port}}
{\footnotesize\ttfamily \#define SPICE\+\_\+\+JOB\+\_\+\+SEL4\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a8ba211394add3cc8c5a7b46f7976473f}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a8ba211394add3cc8c5a7b46f7976473f} 
\index{main.h@{main.h}!SPICE\_JOB\_SEL4\_Pin@{SPICE\_JOB\_SEL4\_Pin}}
\index{SPICE\_JOB\_SEL4\_Pin@{SPICE\_JOB\_SEL4\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SPICE\_JOB\_SEL4\_Pin}{SPICE\_JOB\_SEL4\_Pin}}
{\footnotesize\ttfamily \#define SPICE\+\_\+\+JOB\+\_\+\+SEL4\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_gaf5eb6a42a4428e236bd4fd08ade71e7a}{GPIO\+\_\+\+PIN\+\_\+8}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_ad48fbbbf05b74e6a2e806a894d182b37}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_ad48fbbbf05b74e6a2e806a894d182b37} 
\index{main.h@{main.h}!SPICE\_JOB\_SEL5\_GPIO\_Port@{SPICE\_JOB\_SEL5\_GPIO\_Port}}
\index{SPICE\_JOB\_SEL5\_GPIO\_Port@{SPICE\_JOB\_SEL5\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SPICE\_JOB\_SEL5\_GPIO\_Port}{SPICE\_JOB\_SEL5\_GPIO\_Port}}
{\footnotesize\ttfamily \#define SPICE\+\_\+\+JOB\+\_\+\+SEL5\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_afb57f2ca57070879af7d17cf8b835625}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_afb57f2ca57070879af7d17cf8b835625} 
\index{main.h@{main.h}!SPICE\_JOB\_SEL5\_Pin@{SPICE\_JOB\_SEL5\_Pin}}
\index{SPICE\_JOB\_SEL5\_Pin@{SPICE\_JOB\_SEL5\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SPICE\_JOB\_SEL5\_Pin}{SPICE\_JOB\_SEL5\_Pin}}
{\footnotesize\ttfamily \#define SPICE\+\_\+\+JOB\+\_\+\+SEL5\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga482cb86c2f036e630661a41e8986bcfe}{GPIO\+\_\+\+PIN\+\_\+7}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a7dc09c7844d113fe5bbe0f485d484f12}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a7dc09c7844d113fe5bbe0f485d484f12} 
\index{main.h@{main.h}!SPICE\_JOB\_SEL6\_GPIO\_Port@{SPICE\_JOB\_SEL6\_GPIO\_Port}}
\index{SPICE\_JOB\_SEL6\_GPIO\_Port@{SPICE\_JOB\_SEL6\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SPICE\_JOB\_SEL6\_GPIO\_Port}{SPICE\_JOB\_SEL6\_GPIO\_Port}}
{\footnotesize\ttfamily \#define SPICE\+\_\+\+JOB\+\_\+\+SEL6\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a433955cb2b891470b62b9284b4c337ad}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a433955cb2b891470b62b9284b4c337ad} 
\index{main.h@{main.h}!SPICE\_JOB\_SEL6\_Pin@{SPICE\_JOB\_SEL6\_Pin}}
\index{SPICE\_JOB\_SEL6\_Pin@{SPICE\_JOB\_SEL6\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SPICE\_JOB\_SEL6\_Pin}{SPICE\_JOB\_SEL6\_Pin}}
{\footnotesize\ttfamily \#define SPICE\+\_\+\+JOB\+\_\+\+SEL6\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_gadcaf899c018a0dde572b5af783565c62}{GPIO\+\_\+\+PIN\+\_\+3}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a54a73905c342e64f6eec6ba79c9c538d}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a54a73905c342e64f6eec6ba79c9c538d} 
\index{main.h@{main.h}!SPICE\_JOB\_SEL7\_GPIO\_Port@{SPICE\_JOB\_SEL7\_GPIO\_Port}}
\index{SPICE\_JOB\_SEL7\_GPIO\_Port@{SPICE\_JOB\_SEL7\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SPICE\_JOB\_SEL7\_GPIO\_Port}{SPICE\_JOB\_SEL7\_GPIO\_Port}}
{\footnotesize\ttfamily \#define SPICE\+\_\+\+JOB\+\_\+\+SEL7\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_adea277b49828227a9e91e4f410640cf0}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_adea277b49828227a9e91e4f410640cf0} 
\index{main.h@{main.h}!SPICE\_JOB\_SEL7\_Pin@{SPICE\_JOB\_SEL7\_Pin}}
\index{SPICE\_JOB\_SEL7\_Pin@{SPICE\_JOB\_SEL7\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SPICE\_JOB\_SEL7\_Pin}{SPICE\_JOB\_SEL7\_Pin}}
{\footnotesize\ttfamily \#define SPICE\+\_\+\+JOB\+\_\+\+SEL7\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga315b4dc1a0c1f9021b3d3a8fe9ccc0c3}{GPIO\+\_\+\+PIN\+\_\+14}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a37858926b272615a90f091421c75558c}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a37858926b272615a90f091421c75558c} 
\index{main.h@{main.h}!SPICE\_PORTA0\_GPIO\_Port@{SPICE\_PORTA0\_GPIO\_Port}}
\index{SPICE\_PORTA0\_GPIO\_Port@{SPICE\_PORTA0\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SPICE\_PORTA0\_GPIO\_Port}{SPICE\_PORTA0\_GPIO\_Port}}
{\footnotesize\ttfamily \#define SPICE\+\_\+\+PORTA0\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga2dca03332d620196ba943bc2346eaa08}{GPIOC}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a3226ac0bc088f6ffe205090d6d6b2c18}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a3226ac0bc088f6ffe205090d6d6b2c18} 
\index{main.h@{main.h}!SPICE\_PORTA0\_Pin@{SPICE\_PORTA0\_Pin}}
\index{SPICE\_PORTA0\_Pin@{SPICE\_PORTA0\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SPICE\_PORTA0\_Pin}{SPICE\_PORTA0\_Pin}}
{\footnotesize\ttfamily \#define SPICE\+\_\+\+PORTA0\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga176efbf43a259b7bb0a85a47401505be}{GPIO\+\_\+\+PIN\+\_\+0}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_aebc19cfc869a37105531b8afa990f785}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_aebc19cfc869a37105531b8afa990f785} 
\index{main.h@{main.h}!SPICE\_PORTA1\_GPIO\_Port@{SPICE\_PORTA1\_GPIO\_Port}}
\index{SPICE\_PORTA1\_GPIO\_Port@{SPICE\_PORTA1\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SPICE\_PORTA1\_GPIO\_Port}{SPICE\_PORTA1\_GPIO\_Port}}
{\footnotesize\ttfamily \#define SPICE\+\_\+\+PORTA1\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a30dce04f64022d3ddd9fe8060b0b8b54}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a30dce04f64022d3ddd9fe8060b0b8b54} 
\index{main.h@{main.h}!SPICE\_PORTA1\_Pin@{SPICE\_PORTA1\_Pin}}
\index{SPICE\_PORTA1\_Pin@{SPICE\_PORTA1\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SPICE\_PORTA1\_Pin}{SPICE\_PORTA1\_Pin}}
{\footnotesize\ttfamily \#define SPICE\+\_\+\+PORTA1\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga482cb86c2f036e630661a41e8986bcfe}{GPIO\+\_\+\+PIN\+\_\+7}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a8ad417e6fc676d24c3458cef4641d6bd}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a8ad417e6fc676d24c3458cef4641d6bd} 
\index{main.h@{main.h}!SPICE\_PORTA2\_GPIO\_Port@{SPICE\_PORTA2\_GPIO\_Port}}
\index{SPICE\_PORTA2\_GPIO\_Port@{SPICE\_PORTA2\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SPICE\_PORTA2\_GPIO\_Port}{SPICE\_PORTA2\_GPIO\_Port}}
{\footnotesize\ttfamily \#define SPICE\+\_\+\+PORTA2\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_aa585fcca8c8e505aea982c7c3c839fc9}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_aa585fcca8c8e505aea982c7c3c839fc9} 
\index{main.h@{main.h}!SPICE\_PORTA2\_Pin@{SPICE\_PORTA2\_Pin}}
\index{SPICE\_PORTA2\_Pin@{SPICE\_PORTA2\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SPICE\_PORTA2\_Pin}{SPICE\_PORTA2\_Pin}}
{\footnotesize\ttfamily \#define SPICE\+\_\+\+PORTA2\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_gaf5eb6a42a4428e236bd4fd08ade71e7a}{GPIO\+\_\+\+PIN\+\_\+8}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a6077ee001ae32e71d0f802dd7a9b60db}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a6077ee001ae32e71d0f802dd7a9b60db} 
\index{main.h@{main.h}!SPICE\_PORTA3\_GPIO\_Port@{SPICE\_PORTA3\_GPIO\_Port}}
\index{SPICE\_PORTA3\_GPIO\_Port@{SPICE\_PORTA3\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SPICE\_PORTA3\_GPIO\_Port}{SPICE\_PORTA3\_GPIO\_Port}}
{\footnotesize\ttfamily \#define SPICE\+\_\+\+PORTA3\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_ac1426b6c4a89986b89008837cb0bacdf}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_ac1426b6c4a89986b89008837cb0bacdf} 
\index{main.h@{main.h}!SPICE\_PORTA3\_Pin@{SPICE\_PORTA3\_Pin}}
\index{SPICE\_PORTA3\_Pin@{SPICE\_PORTA3\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SPICE\_PORTA3\_Pin}{SPICE\_PORTA3\_Pin}}
{\footnotesize\ttfamily \#define SPICE\+\_\+\+PORTA3\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga4c503cb4a0dc0d18261080051d9c2daf}{GPIO\+\_\+\+PIN\+\_\+9}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_afac231378cdfe7b5cd2761e2a53b004d}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_afac231378cdfe7b5cd2761e2a53b004d} 
\index{main.h@{main.h}!SPICE\_PORTA4\_GPIO\_Port@{SPICE\_PORTA4\_GPIO\_Port}}
\index{SPICE\_PORTA4\_GPIO\_Port@{SPICE\_PORTA4\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SPICE\_PORTA4\_GPIO\_Port}{SPICE\_PORTA4\_GPIO\_Port}}
{\footnotesize\ttfamily \#define SPICE\+\_\+\+PORTA4\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_ae35c04edda9168899cccb1891a215ed3}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_ae35c04edda9168899cccb1891a215ed3} 
\index{main.h@{main.h}!SPICE\_PORTA4\_Pin@{SPICE\_PORTA4\_Pin}}
\index{SPICE\_PORTA4\_Pin@{SPICE\_PORTA4\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SPICE\_PORTA4\_Pin}{SPICE\_PORTA4\_Pin}}
{\footnotesize\ttfamily \#define SPICE\+\_\+\+PORTA4\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_gac102c0123cb8bcadc5b590cd940b9e20}{GPIO\+\_\+\+PIN\+\_\+10}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a58a79aa3685fa2755a0ba5841d0b1c2a}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a58a79aa3685fa2755a0ba5841d0b1c2a} 
\index{main.h@{main.h}!SPICE\_PORTA5\_GPIO\_Port@{SPICE\_PORTA5\_GPIO\_Port}}
\index{SPICE\_PORTA5\_GPIO\_Port@{SPICE\_PORTA5\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SPICE\_PORTA5\_GPIO\_Port}{SPICE\_PORTA5\_GPIO\_Port}}
{\footnotesize\ttfamily \#define SPICE\+\_\+\+PORTA5\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a69034a79e4f762305b8c697bfcd62e2e}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a69034a79e4f762305b8c697bfcd62e2e} 
\index{main.h@{main.h}!SPICE\_PORTA5\_Pin@{SPICE\_PORTA5\_Pin}}
\index{SPICE\_PORTA5\_Pin@{SPICE\_PORTA5\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SPICE\_PORTA5\_Pin}{SPICE\_PORTA5\_Pin}}
{\footnotesize\ttfamily \#define SPICE\+\_\+\+PORTA5\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga79f6797ea82c1fb25cd6c0e14e44d312}{GPIO\+\_\+\+PIN\+\_\+11}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a5cb4274cd429b6187e5553e031700a66}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a5cb4274cd429b6187e5553e031700a66} 
\index{main.h@{main.h}!SPICE\_PORTA6\_GPIO\_Port@{SPICE\_PORTA6\_GPIO\_Port}}
\index{SPICE\_PORTA6\_GPIO\_Port@{SPICE\_PORTA6\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SPICE\_PORTA6\_GPIO\_Port}{SPICE\_PORTA6\_GPIO\_Port}}
{\footnotesize\ttfamily \#define SPICE\+\_\+\+PORTA6\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_ac74a7fd13866628f9c3189521b3c1027}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_ac74a7fd13866628f9c3189521b3c1027} 
\index{main.h@{main.h}!SPICE\_PORTA6\_Pin@{SPICE\_PORTA6\_Pin}}
\index{SPICE\_PORTA6\_Pin@{SPICE\_PORTA6\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SPICE\_PORTA6\_Pin}{SPICE\_PORTA6\_Pin}}
{\footnotesize\ttfamily \#define SPICE\+\_\+\+PORTA6\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga95f9ce5911fa8b209defb969db93ced3}{GPIO\+\_\+\+PIN\+\_\+12}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a7f51c0183dd9c73811e5657abd1743e4}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a7f51c0183dd9c73811e5657abd1743e4} 
\index{main.h@{main.h}!SPICE\_PORTA7\_GPIO\_Port@{SPICE\_PORTA7\_GPIO\_Port}}
\index{SPICE\_PORTA7\_GPIO\_Port@{SPICE\_PORTA7\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SPICE\_PORTA7\_GPIO\_Port}{SPICE\_PORTA7\_GPIO\_Port}}
{\footnotesize\ttfamily \#define SPICE\+\_\+\+PORTA7\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_ad8f77c2df030c2ed1d1fde134821e63e}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_ad8f77c2df030c2ed1d1fde134821e63e} 
\index{main.h@{main.h}!SPICE\_PORTA7\_Pin@{SPICE\_PORTA7\_Pin}}
\index{SPICE\_PORTA7\_Pin@{SPICE\_PORTA7\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SPICE\_PORTA7\_Pin}{SPICE\_PORTA7\_Pin}}
{\footnotesize\ttfamily \#define SPICE\+\_\+\+PORTA7\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga173023dced8f9692ade0f1176558ef70}{GPIO\+\_\+\+PIN\+\_\+13}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_ab560bbaad6698c2645b21dc3a3ee1788}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_ab560bbaad6698c2645b21dc3a3ee1788} 
\index{main.h@{main.h}!SPICE\_PORTA8\_GPIO\_Port@{SPICE\_PORTA8\_GPIO\_Port}}
\index{SPICE\_PORTA8\_GPIO\_Port@{SPICE\_PORTA8\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SPICE\_PORTA8\_GPIO\_Port}{SPICE\_PORTA8\_GPIO\_Port}}
{\footnotesize\ttfamily \#define SPICE\+\_\+\+PORTA8\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_ab804a770da48972731a355e832b5cb73}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_ab804a770da48972731a355e832b5cb73} 
\index{main.h@{main.h}!SPICE\_PORTA8\_Pin@{SPICE\_PORTA8\_Pin}}
\index{SPICE\_PORTA8\_Pin@{SPICE\_PORTA8\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SPICE\_PORTA8\_Pin}{SPICE\_PORTA8\_Pin}}
{\footnotesize\ttfamily \#define SPICE\+\_\+\+PORTA8\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga315b4dc1a0c1f9021b3d3a8fe9ccc0c3}{GPIO\+\_\+\+PIN\+\_\+14}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_af52425e1e10d01dba8d609d61d376035}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_af52425e1e10d01dba8d609d61d376035} 
\index{main.h@{main.h}!SPICE\_PORTA9\_GPIO\_Port@{SPICE\_PORTA9\_GPIO\_Port}}
\index{SPICE\_PORTA9\_GPIO\_Port@{SPICE\_PORTA9\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SPICE\_PORTA9\_GPIO\_Port}{SPICE\_PORTA9\_GPIO\_Port}}
{\footnotesize\ttfamily \#define SPICE\+\_\+\+PORTA9\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga7580b1a929ea9df59725ba9c18eba6ac}{GPIOD}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a88ee7b03f8413f117257a9107e38bbb0}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a88ee7b03f8413f117257a9107e38bbb0} 
\index{main.h@{main.h}!SPICE\_PORTA9\_Pin@{SPICE\_PORTA9\_Pin}}
\index{SPICE\_PORTA9\_Pin@{SPICE\_PORTA9\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{SPICE\_PORTA9\_Pin}{SPICE\_PORTA9\_Pin}}
{\footnotesize\ttfamily \#define SPICE\+\_\+\+PORTA9\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga77be5756e80bcdf18e1aa39b35d1d640}{GPIO\+\_\+\+PIN\+\_\+15}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_ae7fe0ef0c096f4ea8e425f64f962e5f3}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_ae7fe0ef0c096f4ea8e425f64f962e5f3} 
\index{main.h@{main.h}!TC\_CS\_GPIO\_Port@{TC\_CS\_GPIO\_Port}}
\index{TC\_CS\_GPIO\_Port@{TC\_CS\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{TC\_CS\_GPIO\_Port}{TC\_CS\_GPIO\_Port}}
{\footnotesize\ttfamily \#define TC\+\_\+\+CS\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a7736833ac912fdfb955a3fe87c2e13d5}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a7736833ac912fdfb955a3fe87c2e13d5} 
\index{main.h@{main.h}!TC\_CS\_Pin@{TC\_CS\_Pin}}
\index{TC\_CS\_Pin@{TC\_CS\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{TC\_CS\_Pin}{TC\_CS\_Pin}}
{\footnotesize\ttfamily \#define TC\+\_\+\+CS\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga6c35af4e75c3cb57bb650feaa7a136b5}{GPIO\+\_\+\+PIN\+\_\+1}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a33e7ece6ec83f5af4c45b3abbb31d7a5}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a33e7ece6ec83f5af4c45b3abbb31d7a5} 
\index{main.h@{main.h}!TC\_MISO\_GPIO\_Port@{TC\_MISO\_GPIO\_Port}}
\index{TC\_MISO\_GPIO\_Port@{TC\_MISO\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{TC\_MISO\_GPIO\_Port}{TC\_MISO\_GPIO\_Port}}
{\footnotesize\ttfamily \#define TC\+\_\+\+MISO\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_ab6f610a7f6f278e578b748cbb93ecfb0}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_ab6f610a7f6f278e578b748cbb93ecfb0} 
\index{main.h@{main.h}!TC\_MISO\_Pin@{TC\_MISO\_Pin}}
\index{TC\_MISO\_Pin@{TC\_MISO\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{TC\_MISO\_Pin}{TC\_MISO\_Pin}}
{\footnotesize\ttfamily \#define TC\+\_\+\+MISO\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga4c503cb4a0dc0d18261080051d9c2daf}{GPIO\+\_\+\+PIN\+\_\+9}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a8158b9ede68d3a7ac4aa0b68146d74e9}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a8158b9ede68d3a7ac4aa0b68146d74e9} 
\index{main.h@{main.h}!TC\_SCK\_GPIO\_Port@{TC\_SCK\_GPIO\_Port}}
\index{TC\_SCK\_GPIO\_Port@{TC\_SCK\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{TC\_SCK\_GPIO\_Port}{TC\_SCK\_GPIO\_Port}}
{\footnotesize\ttfamily \#define TC\+\_\+\+SCK\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga68b66ac73be4c836db878a42e1fea3cd}{GPIOB}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a440d818388c8e7446ad92438e8282cd8}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a440d818388c8e7446ad92438e8282cd8} 
\index{main.h@{main.h}!TC\_SCK\_Pin@{TC\_SCK\_Pin}}
\index{TC\_SCK\_Pin@{TC\_SCK\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{TC\_SCK\_Pin}{TC\_SCK\_Pin}}
{\footnotesize\ttfamily \#define TC\+\_\+\+SCK\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga9089f18f20ec88ee38ce6f27389e6d7e}{GPIO\+\_\+\+PIN\+\_\+6}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_ac595e4cb65281f75b5bc7c42007a75e6}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_ac595e4cb65281f75b5bc7c42007a75e6} 
\index{main.h@{main.h}!TRU\_ALARM\_GPIO\_Port@{TRU\_ALARM\_GPIO\_Port}}
\index{TRU\_ALARM\_GPIO\_Port@{TRU\_ALARM\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{TRU\_ALARM\_GPIO\_Port}{TRU\_ALARM\_GPIO\_Port}}
{\footnotesize\ttfamily \#define TRU\+\_\+\+ALARM\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}{GPIOG}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a3d6cd3ff181c3e7327f90f9e028d9dd1}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a3d6cd3ff181c3e7327f90f9e028d9dd1} 
\index{main.h@{main.h}!TRU\_ALARM\_Pin@{TRU\_ALARM\_Pin}}
\index{TRU\_ALARM\_Pin@{TRU\_ALARM\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{TRU\_ALARM\_Pin}{TRU\_ALARM\_Pin}}
{\footnotesize\ttfamily \#define TRU\+\_\+\+ALARM\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_gab3871e35868deecd260e586ad70d4b83}{GPIO\+\_\+\+PIN\+\_\+4}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a4b9b1a880bc094f87310467fef3de406}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a4b9b1a880bc094f87310467fef3de406} 
\index{main.h@{main.h}!TRU\_BEAM\_DELIVERY\_GPIO\_Port@{TRU\_BEAM\_DELIVERY\_GPIO\_Port}}
\index{TRU\_BEAM\_DELIVERY\_GPIO\_Port@{TRU\_BEAM\_DELIVERY\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{TRU\_BEAM\_DELIVERY\_GPIO\_Port}{TRU\_BEAM\_DELIVERY\_GPIO\_Port}}
{\footnotesize\ttfamily \#define TRU\+\_\+\+BEAM\+\_\+\+DELIVERY\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}{GPIOG}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_abdcf10acedb82a60244f5986a24e2fe7}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_abdcf10acedb82a60244f5986a24e2fe7} 
\index{main.h@{main.h}!TRU\_BEAM\_DELIVERY\_Pin@{TRU\_BEAM\_DELIVERY\_Pin}}
\index{TRU\_BEAM\_DELIVERY\_Pin@{TRU\_BEAM\_DELIVERY\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{TRU\_BEAM\_DELIVERY\_Pin}{TRU\_BEAM\_DELIVERY\_Pin}}
{\footnotesize\ttfamily \#define TRU\+\_\+\+BEAM\+\_\+\+DELIVERY\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga6eee38b797a7268f04357dfa2759efd2}{GPIO\+\_\+\+PIN\+\_\+2}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a8963dd8c520268fda0402dfb8331ea4a}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a8963dd8c520268fda0402dfb8331ea4a} 
\index{main.h@{main.h}!TRU\_EMM\_WARN\_GPIO\_Port@{TRU\_EMM\_WARN\_GPIO\_Port}}
\index{TRU\_EMM\_WARN\_GPIO\_Port@{TRU\_EMM\_WARN\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{TRU\_EMM\_WARN\_GPIO\_Port}{TRU\_EMM\_WARN\_GPIO\_Port}}
{\footnotesize\ttfamily \#define TRU\+\_\+\+EMM\+\_\+\+WARN\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}{GPIOG}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a241019ddc251d1448f1a384fd88fb757}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a241019ddc251d1448f1a384fd88fb757} 
\index{main.h@{main.h}!TRU\_EMM\_WARN\_Pin@{TRU\_EMM\_WARN\_Pin}}
\index{TRU\_EMM\_WARN\_Pin@{TRU\_EMM\_WARN\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{TRU\_EMM\_WARN\_Pin}{TRU\_EMM\_WARN\_Pin}}
{\footnotesize\ttfamily \#define TRU\+\_\+\+EMM\+\_\+\+WARN\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_gadcaf899c018a0dde572b5af783565c62}{GPIO\+\_\+\+PIN\+\_\+3}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_abc251fe00dcda22e352c40299fd7b384}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_abc251fe00dcda22e352c40299fd7b384} 
\index{main.h@{main.h}!TRU\_LAS\_DEACTIVATED\_GPIO\_Port@{TRU\_LAS\_DEACTIVATED\_GPIO\_Port}}
\index{TRU\_LAS\_DEACTIVATED\_GPIO\_Port@{TRU\_LAS\_DEACTIVATED\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{TRU\_LAS\_DEACTIVATED\_GPIO\_Port}{TRU\_LAS\_DEACTIVATED\_GPIO\_Port}}
{\footnotesize\ttfamily \#define TRU\+\_\+\+LAS\+\_\+\+DEACTIVATED\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}{GPIOG}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_ac5a0886b42fdbbad38572a42b45c979c}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_ac5a0886b42fdbbad38572a42b45c979c} 
\index{main.h@{main.h}!TRU\_LAS\_DEACTIVATED\_Pin@{TRU\_LAS\_DEACTIVATED\_Pin}}
\index{TRU\_LAS\_DEACTIVATED\_Pin@{TRU\_LAS\_DEACTIVATED\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{TRU\_LAS\_DEACTIVATED\_Pin}{TRU\_LAS\_DEACTIVATED\_Pin}}
{\footnotesize\ttfamily \#define TRU\+\_\+\+LAS\+\_\+\+DEACTIVATED\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga176efbf43a259b7bb0a85a47401505be}{GPIO\+\_\+\+PIN\+\_\+0}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a74554ffe6fc4b69feeb2331722c964c8}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a74554ffe6fc4b69feeb2331722c964c8} 
\index{main.h@{main.h}!TRU\_MONITOR\_GPIO\_Port@{TRU\_MONITOR\_GPIO\_Port}}
\index{TRU\_MONITOR\_GPIO\_Port@{TRU\_MONITOR\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{TRU\_MONITOR\_GPIO\_Port}{TRU\_MONITOR\_GPIO\_Port}}
{\footnotesize\ttfamily \#define TRU\+\_\+\+MONITOR\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}{GPIOG}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a7dcccc6976f1d3de967a7719352ebe17}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a7dcccc6976f1d3de967a7719352ebe17} 
\index{main.h@{main.h}!TRU\_MONITOR\_Pin@{TRU\_MONITOR\_Pin}}
\index{TRU\_MONITOR\_Pin@{TRU\_MONITOR\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{TRU\_MONITOR\_Pin}{TRU\_MONITOR\_Pin}}
{\footnotesize\ttfamily \#define TRU\+\_\+\+MONITOR\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga01cc9ed93f6fd12fd3403362779aaa18}{GPIO\+\_\+\+PIN\+\_\+5}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_ae094f57137cac540c99d2fad8078c611}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_ae094f57137cac540c99d2fad8078c611} 
\index{main.h@{main.h}!TRU\_SYSTEM\_FAULT\_GPIO\_Port@{TRU\_SYSTEM\_FAULT\_GPIO\_Port}}
\index{TRU\_SYSTEM\_FAULT\_GPIO\_Port@{TRU\_SYSTEM\_FAULT\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{TRU\_SYSTEM\_FAULT\_GPIO\_Port}{TRU\_SYSTEM\_FAULT\_GPIO\_Port}}
{\footnotesize\ttfamily \#define TRU\+\_\+\+SYSTEM\+\_\+\+FAULT\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}{GPIOG}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_ab24e0e3e8ca90419d6cecdb0ae2a23e3}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_ab24e0e3e8ca90419d6cecdb0ae2a23e3} 
\index{main.h@{main.h}!TRU\_SYSTEM\_FAULT\_Pin@{TRU\_SYSTEM\_FAULT\_Pin}}
\index{TRU\_SYSTEM\_FAULT\_Pin@{TRU\_SYSTEM\_FAULT\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{TRU\_SYSTEM\_FAULT\_Pin}{TRU\_SYSTEM\_FAULT\_Pin}}
{\footnotesize\ttfamily \#define TRU\+\_\+\+SYSTEM\+\_\+\+FAULT\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_ga6c35af4e75c3cb57bb650feaa7a136b5}{GPIO\+\_\+\+PIN\+\_\+1}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_aaca23d6a3c0bcfbbd0d95db108de4c11}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_aaca23d6a3c0bcfbbd0d95db108de4c11} 
\index{main.h@{main.h}!TRU\_TEMPERATURE\_GPIO\_Port@{TRU\_TEMPERATURE\_GPIO\_Port}}
\index{TRU\_TEMPERATURE\_GPIO\_Port@{TRU\_TEMPERATURE\_GPIO\_Port}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{TRU\_TEMPERATURE\_GPIO\_Port}{TRU\_TEMPERATURE\_GPIO\_Port}}
{\footnotesize\ttfamily \#define TRU\+\_\+\+TEMPERATURE\+\_\+\+GPIO\+\_\+\+Port~\mbox{\hyperlink{group___peripheral__declaration_ga02a2a23a32f9b02166a8c64012842414}{GPIOG}}}

\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a7244409ddbbcb83af932da9b9b5c8d07}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a7244409ddbbcb83af932da9b9b5c8d07} 
\index{main.h@{main.h}!TRU\_TEMPERATURE\_Pin@{TRU\_TEMPERATURE\_Pin}}
\index{TRU\_TEMPERATURE\_Pin@{TRU\_TEMPERATURE\_Pin}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{TRU\_TEMPERATURE\_Pin}{TRU\_TEMPERATURE\_Pin}}
{\footnotesize\ttfamily \#define TRU\+\_\+\+TEMPERATURE\+\_\+\+Pin~\mbox{\hyperlink{group___g_p_i_o__pins__define_gaf5eb6a42a4428e236bd4fd08ade71e7a}{GPIO\+\_\+\+PIN\+\_\+8}}}



\doxysubsection{Function Documentation}
\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a1730ffe1e560465665eb47d9264826f9}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a1730ffe1e560465665eb47d9264826f9} 
\index{main.h@{main.h}!Error\_Handler@{Error\_Handler}}
\index{Error\_Handler@{Error\_Handler}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{Error\_Handler()}{Error\_Handler()}}
{\footnotesize\ttfamily void Error\+\_\+\+Handler (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}



This function is executed in case of error occurrence. 


\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{_i_p_o_s__071125_2_core_2_inc_2main_8h_a140157eae5df1e75700d8c394b0ac2af}\label{_i_p_o_s__071125_2_core_2_inc_2main_8h_a140157eae5df1e75700d8c394b0ac2af} 
\index{main.h@{main.h}!usb\_tx\_data@{usb\_tx\_data}}
\index{usb\_tx\_data@{usb\_tx\_data}!main.h@{main.h}}
\doxysubsubsection{\texorpdfstring{usb\_tx\_data()}{usb\_tx\_data()}}
{\footnotesize\ttfamily void usb\+\_\+tx\+\_\+data (\begin{DoxyParamCaption}\item[{uint8\+\_\+t \texorpdfstring{$\ast$}{*}}]{Buf,  }\item[{uint32\+\_\+t}]{Len }\end{DoxyParamCaption})}

