# compile vhdl design source files
vhdl xil_defaultlib  \
"FullAdderSim_func_synth.vhd" \
"../../../../../Lab-2-FullAdder.srcs/sim_1/new/fulladdersim.vhd" \

# Do not sort compile order
nosort
