>1
>2
17
0:18:mux_reg_1896737193
1:7:mux_reg
2:4:work
3:62:D:/GitHub/DigitalDesign_Diploma/Projects/DSP_Project/mux_reg.v
4:7:genblk1
5:5:32'b0
6:3:REG
7:12:32'h53594e43
8:7:RSTTYPE
9:6:32'h12
10:5:WIDTH
11:2:ce
12:3:clk
13:2:in
14:6:in_reg
15:3:out
16:3:rst
<2
>3
4
0:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
1:127:10 "scalar[31:0]" "<zin_internal>" 0 36 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
2:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
3:126:10 "scalar[17:0]" "<zin_internal>" 0 4 1 7 "integer[17:0]" "<zin_internal>" 0 10 32 17 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
e1b2f3l1.34t0C1B4P3S31E31c3p6v5F0L4T0U0p8v7F0L3T1U0p10v9F0L2T0U0;
<4
>5
b6@11l6knt2;
@12l6knt2;
@13l5knt3;
@14l9knt3;
@15l7knt3;
@16l6knt2;
<5
>6
b5@13l9x3t3;
@15l9d1x5t3;
@12l9x2t2;
@11l9x1t2;
@16l9x6t2;
<6
>7
c0
<7
<1
>1
>2
17
0:18:mux_reg_1756744529
1:7:mux_reg
2:4:work
3:62:D:/GitHub/DigitalDesign_Diploma/Projects/DSP_Project/mux_reg.v
4:7:genblk1
5:5:32'b1
6:3:REG
7:12:32'h53594e43
8:7:RSTTYPE
9:6:32'h12
10:5:WIDTH
11:2:ce
12:3:clk
13:2:in
14:6:in_reg
15:3:out
16:3:rst
<2
>3
4
0:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
1:127:10 "scalar[31:0]" "<zin_internal>" 0 36 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
2:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
3:126:10 "scalar[17:0]" "<zin_internal>" 0 4 1 7 "integer[17:0]" "<zin_internal>" 0 10 32 17 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#1e1b2f3l1.34t0C2B4P3S12E30B4P3S13E20c3p6v5F0L4T0U0p8v7F0L3T1U0p10v9F0L2T0U0;
<4
>5
b6@11l6knt2;
@12l6knt2;
@13l5knt3;
@14l9knt3;
@15l7knt3;
@16l6knt2;
<5
>6
b5@13l9x3t3;
@15l9d1x5t3;
@12l9x2t2;
@11l9x1t2;
@16l9x6t2;
<6
>7
c0
<7
<1
>1
>2
17
0:17:mux_reg_472132756
1:7:mux_reg
2:4:work
3:62:D:/GitHub/DigitalDesign_Diploma/Projects/DSP_Project/mux_reg.v
4:7:genblk1
5:5:32'b1
6:3:REG
7:12:32'h53594e43
8:7:RSTTYPE
9:5:32'h8
10:5:WIDTH
11:2:ce
12:3:clk
13:2:in
14:6:in_reg
15:3:out
16:3:rst
<2
>3
4
0:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
1:127:10 "scalar[31:0]" "<zin_internal>" 0 36 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
2:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
3:123:10 "scalar[7:0]" "<zin_internal>" 0 4 1 7 "integer[7:0]" "<zin_internal>" 0 10 32 7 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#2e1b2f3l1.34t0C2B4P3S12E30B4P3S13E20c3p6v5F0L4T0U0p8v7F0L3T1U0p10v9F0L2T0U0;
<4
>5
b6@11l6knt2;
@12l6knt2;
@13l5knt3;
@14l9knt3;
@15l7knt3;
@16l6knt2;
<5
>6
b5@13l9x3t3;
@15l9d1x5t3;
@12l9x2t2;
@11l9x1t2;
@16l9x6t2;
<6
>7
c0
<7
<1
>1
>2
17
0:18:mux_reg_1055854352
1:7:mux_reg
2:4:work
3:62:D:/GitHub/DigitalDesign_Diploma/Projects/DSP_Project/mux_reg.v
4:7:genblk1
5:5:32'b1
6:3:REG
7:12:32'h53594e43
8:7:RSTTYPE
9:6:32'h30
10:5:WIDTH
11:2:ce
12:3:clk
13:2:in
14:6:in_reg
15:3:out
16:3:rst
<2
>3
4
0:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
1:127:10 "scalar[31:0]" "<zin_internal>" 0 36 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
2:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
3:126:10 "scalar[47:0]" "<zin_internal>" 0 4 1 7 "integer[47:0]" "<zin_internal>" 0 10 32 47 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#3e1b2f3l1.34t0C2B4P3S12E30B4P3S13E20c3p6v5F0L4T0U0p8v7F0L3T1U0p10v9F0L2T0U0;
<4
>5
b6@11l6knt2;
@12l6knt2;
@13l5knt3;
@14l9knt3;
@15l7knt3;
@16l6knt2;
<5
>6
b5@13l9x3t3;
@15l9d1x5t3;
@12l9x2t2;
@11l9x1t2;
@16l9x6t2;
<6
>7
c0
<7
<1
>1
>2
17
0:18:mux_reg_1129442441
1:7:mux_reg
2:4:work
3:62:D:/GitHub/DigitalDesign_Diploma/Projects/DSP_Project/mux_reg.v
4:7:genblk1
5:5:32'b1
6:3:REG
7:12:32'h53594e43
8:7:RSTTYPE
9:6:32'h24
10:5:WIDTH
11:2:ce
12:3:clk
13:2:in
14:6:in_reg
15:3:out
16:3:rst
<2
>3
4
0:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
1:127:10 "scalar[31:0]" "<zin_internal>" 0 36 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
2:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
3:126:10 "scalar[35:0]" "<zin_internal>" 0 4 1 7 "integer[35:0]" "<zin_internal>" 0 10 32 35 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#4e1b2f3l1.34t0C2B4P3S12E30B4P3S13E20c3p6v5F0L4T0U0p8v7F0L3T1U0p10v9F0L2T0U0;
<4
>5
b6@11l6knt2;
@12l6knt2;
@13l5knt3;
@14l9knt3;
@15l7knt3;
@16l6knt2;
<5
>6
b5@13l9x3t3;
@15l9d1x5t3;
@12l9x2t2;
@11l9x1t2;
@16l9x6t2;
<6
>7
c0
<7
<1
>1
>2
16
0:17:mux_reg_960667340
1:7:mux_reg
2:4:work
3:62:D:/GitHub/DigitalDesign_Diploma/Projects/DSP_Project/mux_reg.v
4:7:genblk1
5:5:32'b1
6:3:REG
7:12:32'h53594e43
8:7:RSTTYPE
9:5:WIDTH
10:2:ce
11:3:clk
12:2:in
13:6:in_reg
14:3:out
15:3:rst
<2
>3
4
0:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
1:127:10 "scalar[31:0]" "<zin_internal>" 0 36 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
2:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
3:123:10 "scalar[0:0]" "<zin_internal>" 0 4 1 7 "integer[0:0]" "<zin_internal>" 0 10 32 0 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#5e1b2f3l1.34t0C2B4P3S12E30B4P3S13E20c3p6v5F0L4T0U0p8v7F0L3T1U0p9v5F0L2T0U0;
<4
>5
b6@10l6knt2;
@11l6knt2;
@12l5knt3;
@13l9knt3;
@14l7knt3;
@15l6knt2;
<5
>6
b5@12l9x3t3;
@14l9d1x5t3;
@11l9x2t2;
@10l9x1t2;
@15l9x6t2;
<6
>7
c0
<7
<1
>1
>2
85
0:7:dsp48a1
1:4:work
2:62:D:/GitHub/DigitalDesign_Diploma/Projects/DSP_Project/DSP48A1.v
3:7:genblk1
4:7:genblk2
5:5:32'b0
6:5:A0REG
7:5:32'b1
8:5:A1REG
9:5:B0REG
10:5:B1REG
11:16:48'h444952454354
12:7:B_INPUT
13:10:CARRYINREG
14:18:56'h4f504d4f444535
15:10:CARRYINSEL
16:11:CARRYOUTREG
17:4:CREG
18:4:DREG
19:4:MREG
20:9:OPMODEREG
21:4:PREG
22:12:32'h53594e43
23:7:RSTTYPE
24:1:A
25:6:A0_out
26:6:A1_out
27:1:B
28:5:B0_in
29:6:B0_out
30:5:B1_in
31:6:B1_out
32:4:BCIN
33:5:BCOUT
34:1:C
35:5:C_out
36:7:CARRYIN
37:8:CARRYOUT
38:9:CARRYOUTF
39:3:CEA
40:3:CEB
41:3:CEC
42:9:CECARRYIN
43:3:CED
44:3:CEM
45:8:CEOPMODE
46:3:CEP
47:3:CLK
48:6:CYI_in
49:7:CYI_out
50:6:CYO_in
51:1:D
52:5:D_out
53:1:M
54:5:M_out
55:14:multiplier_out
56:6:OPMODE
57:10:opmode_out
58:1:P
59:4:P_in
60:4:PCIN
61:5:PCOUT
62:25:post_adder_subtractor_out
63:24:pre_adder_subtractor_out
64:4:RSTA
65:4:RSTB
66:4:RSTC
67:10:RSTCARRYIN
68:4:RSTD
69:4:RSTM
70:9:RSTOPMODE
71:4:RSTP
72:5:x_out
73:5:z_out
74:6:A0_REG
75:6:A1_REG
76:6:B0_REG
77:6:B1_REG
78:5:C_REG
79:7:CYI_REG
80:7:CYO_REG
81:5:D_REG
82:5:M_REG
83:10:OPMODE_REG
84:5:P_REG
<2
>3
9
0:140:10 "scalar signed[31:0]" "<zin_internal>" 0 6 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar signed" "<zin_internal>" 0 2 1 0 0
1:127:10 "scalar[47:0]" "<zin_internal>" 0 36 1 7 "integer[47:0]" "<zin_internal>" 0 10 32 47 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
2:127:10 "scalar[55:0]" "<zin_internal>" 0 36 1 7 "integer[55:0]" "<zin_internal>" 0 10 32 55 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
3:127:10 "scalar[31:0]" "<zin_internal>" 0 36 1 7 "integer[31:0]" "<zin_internal>" 0 10 32 31 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
4:126:10 "scalar[17:0]" "<zin_internal>" 0 4 1 7 "integer[17:0]" "<zin_internal>" 0 10 32 17 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
5:126:10 "scalar[47:0]" "<zin_internal>" 0 4 1 7 "integer[47:0]" "<zin_internal>" 0 10 32 47 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
6:37:7 "scalar" "<zin_internal>" 0 0 1 0 0
7:126:10 "scalar[35:0]" "<zin_internal>" 0 4 1 7 "integer[35:0]" "<zin_internal>" 0 10 32 35 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
8:123:10 "scalar[7:0]" "<zin_internal>" 0 4 1 7 "integer[7:0]" "<zin_internal>" 0 10 32 7 0 7 "scalar" "<zin_internal>" 0 0 1 0 0
<3
>4
#6b1f2l1.244t0C2B3P2S93E95B4P2S203E203c14p6v5F0L2T0U0p8v7F0L3T0U0p9v5F0L4T0U0p10v7F0L5T0U0p12v11F0L14T1U0p13v7F0L10T0U0p15v14F0L13T2U0p16v7F0L11T0U0p17v7F0L6T0U0p18v7F0L7T0U0p19v7F0L8T0U0p20v7F0L12T0U0p21v7F0L9T0U0p23v22F0L15T3U0;
<4
>5
b50@24l17knt4;
@25l49knt4;
@26l54knt4;
@27l18knt4;
@28l51knt4;
@29l52knt4;
@30l53knt4;
@31l55knt4;
@32l20knt4;
@33l42knt4;
@34l22knt5;
@35l59knt5;
@36l25knt6;
@37l46knt6;
@38l47knt6;
@39l34knt6;
@40l35knt6;
@41l38knt6;
@42l40knt6;
@43l39knt6;
@44l36knt6;
@45l41knt6;
@46l37knt6;
@47l24knt6;
@48l65knt6;
@49l66knt6;
@50l67knt6;
@51l19knt4;
@52l50knt4;
@53l45knt7;
@54l63knt7;
@55l62knt7;
@56l21knt8;
@57l64knt8;
@58l44knt5;
@59l61knt5;
@60l23knt5;
@61l43knt5;
@62l60knt5;
@63l56knt4;
@64l26knt6;
@65l27knt6;
@66l30knt6;
@67l32knt6;
@68l31knt6;
@69l28knt6;
@70l33knt6;
@71l29knt6;
@72l57knt5;
@73l58knt5;
<5
>6
b31@24x1t4;
@27x4t4;
@51x28t4;
@32x9t4;
@56x33t8;
@34x11t5;
@60x37t5;
@47x24t6;
@36x13t6;
@64x41t6;
@65x42t6;
@69x46t6;
@71x48t6;
@66x43t6;
@68x45t6;
@67x44t6;
@70x47t6;
@39x16t6;
@40x17t6;
@44x21t6;
@46x23t6;
@41x18t6;
@43x20t6;
@42x19t6;
@45x22t6;
@33d1x10t4;
@61d1x38t5;
@58d1x35t5;
@53d1x30t7;
@37d1x14t6;
@38d1x15t6;
<6
>7
c11
@74i82l73x3 7 0 16;
#1@75i87l147x3 7 0 16;
@76i84l106x3 7 0 16;
#1@77i88l157x3 7 0 16;
#3@78i86l126x3 7 0 16;
#5@79i90l209x3 7 0 16;
#5@80i92l235x3 7 0 16;
#1@81i83l83x3 7 0 16;
#4@82i89l170x3 7 0 16;
#2@83i85l116x3 7 0 16;
#3@84i91l223x3 7 0 16;
<7
<1
