// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fiat_25519_carry_square_fiat_25519_carry_square,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=58,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=4092,HLS_SYN_LUT=6927,HLS_VERSION=2023_1_1}" *)

module fiat_25519_carry_square (
        ap_clk,
        ap_rst_n,
        m_axi_mem_AWVALID,
        m_axi_mem_AWREADY,
        m_axi_mem_AWADDR,
        m_axi_mem_AWID,
        m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT,
        m_axi_mem_AWQOS,
        m_axi_mem_AWREGION,
        m_axi_mem_AWUSER,
        m_axi_mem_WVALID,
        m_axi_mem_WREADY,
        m_axi_mem_WDATA,
        m_axi_mem_WSTRB,
        m_axi_mem_WLAST,
        m_axi_mem_WID,
        m_axi_mem_WUSER,
        m_axi_mem_ARVALID,
        m_axi_mem_ARREADY,
        m_axi_mem_ARADDR,
        m_axi_mem_ARID,
        m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT,
        m_axi_mem_ARQOS,
        m_axi_mem_ARREGION,
        m_axi_mem_ARUSER,
        m_axi_mem_RVALID,
        m_axi_mem_RREADY,
        m_axi_mem_RDATA,
        m_axi_mem_RLAST,
        m_axi_mem_RID,
        m_axi_mem_RUSER,
        m_axi_mem_RRESP,
        m_axi_mem_BVALID,
        m_axi_mem_BREADY,
        m_axi_mem_BRESP,
        m_axi_mem_BID,
        m_axi_mem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 25'd1;
parameter    ap_ST_fsm_state2 = 25'd2;
parameter    ap_ST_fsm_state3 = 25'd4;
parameter    ap_ST_fsm_state4 = 25'd8;
parameter    ap_ST_fsm_state5 = 25'd16;
parameter    ap_ST_fsm_state6 = 25'd32;
parameter    ap_ST_fsm_state7 = 25'd64;
parameter    ap_ST_fsm_state8 = 25'd128;
parameter    ap_ST_fsm_state9 = 25'd256;
parameter    ap_ST_fsm_state10 = 25'd512;
parameter    ap_ST_fsm_state11 = 25'd1024;
parameter    ap_ST_fsm_state12 = 25'd2048;
parameter    ap_ST_fsm_state13 = 25'd4096;
parameter    ap_ST_fsm_state14 = 25'd8192;
parameter    ap_ST_fsm_state15 = 25'd16384;
parameter    ap_ST_fsm_state16 = 25'd32768;
parameter    ap_ST_fsm_state17 = 25'd65536;
parameter    ap_ST_fsm_state18 = 25'd131072;
parameter    ap_ST_fsm_state19 = 25'd262144;
parameter    ap_ST_fsm_state20 = 25'd524288;
parameter    ap_ST_fsm_state21 = 25'd1048576;
parameter    ap_ST_fsm_state22 = 25'd2097152;
parameter    ap_ST_fsm_state23 = 25'd4194304;
parameter    ap_ST_fsm_state24 = 25'd8388608;
parameter    ap_ST_fsm_state25 = 25'd16777216;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_ID_WIDTH = 1;
parameter    C_M_AXI_MEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_MEM_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_USER_VALUE = 0;
parameter    C_M_AXI_MEM_PROT_VALUE = 0;
parameter    C_M_AXI_MEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_mem_AWVALID;
input   m_axi_mem_AWREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_AWADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_AWID;
output  [7:0] m_axi_mem_AWLEN;
output  [2:0] m_axi_mem_AWSIZE;
output  [1:0] m_axi_mem_AWBURST;
output  [1:0] m_axi_mem_AWLOCK;
output  [3:0] m_axi_mem_AWCACHE;
output  [2:0] m_axi_mem_AWPROT;
output  [3:0] m_axi_mem_AWQOS;
output  [3:0] m_axi_mem_AWREGION;
output  [C_M_AXI_MEM_AWUSER_WIDTH - 1:0] m_axi_mem_AWUSER;
output   m_axi_mem_WVALID;
input   m_axi_mem_WREADY;
output  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_WDATA;
output  [C_M_AXI_MEM_WSTRB_WIDTH - 1:0] m_axi_mem_WSTRB;
output   m_axi_mem_WLAST;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_WID;
output  [C_M_AXI_MEM_WUSER_WIDTH - 1:0] m_axi_mem_WUSER;
output   m_axi_mem_ARVALID;
input   m_axi_mem_ARREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_ARADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_ARID;
output  [7:0] m_axi_mem_ARLEN;
output  [2:0] m_axi_mem_ARSIZE;
output  [1:0] m_axi_mem_ARBURST;
output  [1:0] m_axi_mem_ARLOCK;
output  [3:0] m_axi_mem_ARCACHE;
output  [2:0] m_axi_mem_ARPROT;
output  [3:0] m_axi_mem_ARQOS;
output  [3:0] m_axi_mem_ARREGION;
output  [C_M_AXI_MEM_ARUSER_WIDTH - 1:0] m_axi_mem_ARUSER;
input   m_axi_mem_RVALID;
output   m_axi_mem_RREADY;
input  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_RDATA;
input   m_axi_mem_RLAST;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_RID;
input  [C_M_AXI_MEM_RUSER_WIDTH - 1:0] m_axi_mem_RUSER;
input  [1:0] m_axi_mem_RRESP;
input   m_axi_mem_BVALID;
output   m_axi_mem_BREADY;
input  [1:0] m_axi_mem_BRESP;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_BID;
input  [C_M_AXI_MEM_BUSER_WIDTH - 1:0] m_axi_mem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [24:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] out1;
wire   [63:0] arg1;
reg    mem_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    mem_blk_n_AW;
wire    ap_CS_fsm_state18;
reg    mem_blk_n_B;
wire    ap_CS_fsm_state25;
wire   [31:0] grp_fu_360_p2;
reg   [31:0] reg_381;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state15;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_ap_done;
reg   [61:0] trunc_ln22_1_reg_1703;
reg   [61:0] trunc_ln97_1_reg_1709;
reg   [31:0] mul_ln27_reg_1726;
wire    ap_CS_fsm_state13;
wire   [63:0] zext_ln30_1_fu_438_p1;
reg   [63:0] zext_ln30_1_reg_1733;
wire   [63:0] grp_fu_280_p2;
reg   [63:0] arr_13_reg_1745;
wire   [63:0] grp_fu_284_p2;
reg   [63:0] arr_14_reg_1750;
wire   [31:0] mul_ln65_fu_366_p2;
reg   [31:0] mul_ln65_reg_1776;
wire   [31:0] mul_ln75_fu_371_p2;
reg   [31:0] mul_ln75_reg_1782;
wire   [63:0] zext_ln52_1_fu_486_p1;
reg   [63:0] zext_ln52_1_reg_1787;
wire    ap_CS_fsm_state16;
wire   [63:0] zext_ln55_2_fu_496_p1;
reg   [63:0] zext_ln55_2_reg_1795;
wire   [63:0] zext_ln59_fu_501_p1;
reg   [63:0] zext_ln59_reg_1801;
wire   [63:0] zext_ln61_1_fu_510_p1;
reg   [63:0] zext_ln61_1_reg_1807;
wire   [62:0] grp_fu_264_p2;
reg   [62:0] mul_ln68_reg_1812;
wire   [62:0] mul_ln70_fu_268_p2;
reg   [62:0] mul_ln70_reg_1817;
wire   [25:0] add_ln84_10_fu_658_p2;
reg   [25:0] add_ln84_10_reg_1822;
wire   [63:0] add_ln71_1_fu_678_p2;
reg   [63:0] add_ln71_1_reg_1828;
wire   [23:0] trunc_ln71_fu_684_p1;
reg   [23:0] trunc_ln71_reg_1833;
wire   [24:0] trunc_ln71_1_fu_688_p1;
reg   [24:0] trunc_ln71_1_reg_1838;
wire   [63:0] add_ln84_12_fu_706_p2;
reg   [63:0] add_ln84_12_reg_1843;
wire   [63:0] add_ln66_fu_718_p2;
reg   [63:0] add_ln66_reg_1848;
wire   [24:0] trunc_ln67_fu_724_p1;
reg   [24:0] trunc_ln67_reg_1853;
wire   [25:0] trunc_ln67_1_fu_728_p1;
reg   [25:0] trunc_ln67_1_reg_1858;
wire   [63:0] add_ln62_fu_738_p2;
reg   [63:0] add_ln62_reg_1863;
wire   [24:0] trunc_ln63_1_fu_744_p1;
reg   [24:0] trunc_ln63_1_reg_1868;
wire   [24:0] add_ln85_1_fu_748_p2;
reg   [24:0] add_ln85_1_reg_1873;
reg   [38:0] lshr_ln84_5_reg_1878;
wire    ap_CS_fsm_state17;
wire   [63:0] add_ln54_fu_1161_p2;
reg   [63:0] add_ln54_reg_1883;
wire   [63:0] add_ln54_1_fu_1167_p2;
reg   [63:0] add_ln54_1_reg_1888;
wire   [25:0] trunc_ln54_fu_1173_p1;
reg   [25:0] trunc_ln54_reg_1893;
wire   [25:0] trunc_ln54_1_fu_1177_p1;
reg   [25:0] trunc_ln54_1_reg_1898;
reg   [25:0] trunc_ln84_6_reg_1903;
wire   [63:0] add_ln53_fu_1191_p2;
reg   [63:0] add_ln53_reg_1908;
wire   [63:0] add_ln53_1_fu_1197_p2;
reg   [63:0] add_ln53_1_reg_1913;
wire   [24:0] trunc_ln53_fu_1203_p1;
reg   [24:0] trunc_ln53_reg_1918;
wire   [24:0] trunc_ln53_1_fu_1207_p1;
reg   [24:0] trunc_ln53_1_reg_1923;
wire   [63:0] add_ln59_1_fu_1217_p2;
reg   [63:0] add_ln59_1_reg_1928;
wire   [63:0] add_ln59_3_fu_1229_p2;
reg   [63:0] add_ln59_3_reg_1933;
wire   [25:0] trunc_ln59_fu_1235_p1;
reg   [25:0] trunc_ln59_reg_1938;
wire   [25:0] trunc_ln59_1_fu_1239_p1;
reg   [25:0] trunc_ln59_1_reg_1943;
wire   [24:0] add_ln85_2_fu_1243_p2;
reg   [24:0] add_ln85_2_reg_1948;
wire   [25:0] add_ln86_1_fu_1259_p2;
reg   [25:0] add_ln86_1_reg_1954;
wire   [24:0] out1_w_3_fu_1271_p2;
reg   [24:0] out1_w_3_reg_1959;
wire   [25:0] out1_w_4_fu_1282_p2;
reg   [25:0] out1_w_4_reg_1964;
wire   [24:0] out1_w_5_fu_1294_p2;
reg   [24:0] out1_w_5_reg_1969;
reg   [38:0] trunc_ln84_1_reg_1974;
wire   [25:0] out1_w_6_fu_1471_p2;
reg   [25:0] out1_w_6_reg_1979;
wire   [24:0] out1_w_7_fu_1483_p2;
reg   [24:0] out1_w_7_reg_1984;
wire   [25:0] out1_w_8_fu_1489_p2;
reg   [25:0] out1_w_8_reg_1989;
wire   [24:0] out1_w_9_fu_1495_p2;
reg   [24:0] out1_w_9_reg_1994;
wire   [25:0] out1_w_fu_1519_p2;
reg   [25:0] out1_w_reg_2004;
wire    ap_CS_fsm_state19;
wire   [24:0] out1_w_1_fu_1552_p2;
reg   [24:0] out1_w_1_reg_2009;
wire   [26:0] out1_w_2_fu_1582_p2;
reg   [26:0] out1_w_2_reg_2014;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_BREADY;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_9_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_9_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_8_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_8_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_7_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_7_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_6_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_6_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_5_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_5_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_4_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_4_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_3_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_3_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_2_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_2_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_1_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_1_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_out;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_ap_ready;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_12_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_12_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_11_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_11_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_10_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_10_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_9_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_9_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_8_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_8_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_7_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_7_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_6_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_6_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_5_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_5_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_4_out;
wire    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_4_out_ap_vld;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_ap_start;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_ap_done;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_ap_idle;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_ap_ready;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_BREADY;
reg    mem_AWVALID;
wire    mem_AWREADY;
reg   [63:0] mem_AWADDR;
reg   [31:0] mem_AWLEN;
reg    mem_WVALID;
wire    mem_WREADY;
reg    mem_ARVALID;
wire    mem_ARREADY;
reg   [63:0] mem_ARADDR;
reg   [31:0] mem_ARLEN;
wire    mem_RVALID;
reg    mem_RREADY;
wire   [31:0] mem_RDATA;
wire   [8:0] mem_RFIFONUM;
wire    mem_BVALID;
reg    mem_BREADY;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
reg    grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_ap_start_reg;
wire    ap_CS_fsm_state14;
reg    grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_ap_start_reg;
wire    ap_CS_fsm_state20;
wire  signed [63:0] sext_ln22_fu_406_p1;
wire  signed [63:0] sext_ln97_fu_1501_p1;
reg   [31:0] grp_fu_264_p0;
wire   [62:0] zext_ln68_1_fu_546_p1;
wire   [62:0] zext_ln54_1_fu_827_p1;
reg   [31:0] grp_fu_264_p1;
wire   [62:0] zext_ln68_2_fu_552_p1;
wire   [62:0] zext_ln54_2_fu_831_p1;
wire   [31:0] mul_ln70_fu_268_p0;
wire   [62:0] zext_ln70_fu_557_p1;
wire   [31:0] mul_ln70_fu_268_p1;
wire   [31:0] mul_ln74_fu_272_p0;
wire   [31:0] mul_ln74_fu_272_p1;
wire   [31:0] mul_ln77_fu_276_p0;
wire   [31:0] mul_ln77_fu_276_p1;
reg   [31:0] grp_fu_280_p0;
wire   [63:0] zext_ln30_fu_433_p1;
wire   [63:0] zext_ln42_fu_754_p1;
reg   [31:0] grp_fu_280_p1;
wire   [63:0] zext_ln61_fu_505_p1;
wire   [63:0] zext_ln27_fu_770_p1;
reg   [31:0] grp_fu_284_p0;
wire   [63:0] zext_ln31_1_fu_447_p1;
wire   [63:0] zext_ln52_fu_779_p1;
reg   [31:0] grp_fu_284_p1;
wire   [63:0] zext_ln31_fu_443_p1;
reg   [31:0] grp_fu_288_p0;
wire   [63:0] zext_ln63_fu_521_p1;
wire   [63:0] zext_ln53_fu_789_p1;
reg   [31:0] grp_fu_288_p1;
reg   [31:0] grp_fu_292_p0;
wire   [63:0] zext_ln65_fu_527_p1;
wire   [63:0] zext_ln54_fu_799_p1;
reg   [31:0] grp_fu_292_p1;
reg   [31:0] grp_fu_296_p0;
wire   [63:0] zext_ln55_fu_811_p1;
wire   [31:0] grp_fu_296_p1;
reg   [31:0] grp_fu_300_p0;
wire   [63:0] zext_ln67_fu_536_p1;
wire   [63:0] zext_ln52_2_fu_822_p1;
reg   [31:0] grp_fu_300_p1;
reg   [31:0] grp_fu_304_p0;
reg   [31:0] grp_fu_304_p1;
reg   [31:0] grp_fu_308_p0;
wire   [63:0] zext_ln55_1_fu_849_p1;
reg   [31:0] grp_fu_308_p1;
reg   [31:0] grp_fu_312_p0;
wire   [63:0] zext_ln75_fu_574_p1;
reg   [31:0] grp_fu_312_p1;
wire   [63:0] zext_ln68_fu_542_p1;
wire   [63:0] zext_ln52_3_fu_857_p1;
reg   [31:0] grp_fu_316_p0;
reg   [31:0] grp_fu_316_p1;
wire   [31:0] mul_ln54_2_fu_320_p0;
wire   [31:0] mul_ln54_2_fu_320_p1;
wire   [31:0] mul_ln55_2_fu_324_p0;
wire   [31:0] mul_ln55_2_fu_324_p1;
wire   [31:0] mul_ln52_3_fu_328_p0;
wire   [31:0] mul_ln52_3_fu_328_p1;
wire   [63:0] zext_ln52_4_fu_866_p1;
wire   [31:0] mul_ln53_3_fu_332_p0;
wire   [31:0] mul_ln53_3_fu_332_p1;
wire   [31:0] mul_ln54_3_fu_336_p0;
wire   [31:0] mul_ln54_3_fu_336_p1;
wire   [31:0] mul_ln59_fu_340_p0;
wire   [31:0] mul_ln59_fu_340_p1;
wire   [31:0] mul_ln79_fu_344_p0;
wire   [31:0] mul_ln79_fu_344_p1;
wire   [31:0] mul_ln80_fu_348_p0;
wire   [31:0] mul_ln80_fu_348_p1;
wire   [31:0] mul_ln81_fu_352_p0;
wire   [31:0] mul_ln81_fu_352_p1;
wire   [31:0] mul_ln82_fu_356_p0;
wire   [31:0] mul_ln82_fu_356_p1;
reg  signed [31:0] grp_fu_360_p0;
reg   [6:0] grp_fu_360_p1;
wire   [5:0] mul_ln65_fu_366_p1;
wire   [6:0] mul_ln75_fu_371_p1;
wire   [38:0] mul_ln84_fu_376_p0;
wire   [5:0] mul_ln84_fu_376_p1;
wire  signed [31:0] shl_ln30_fu_427_p0;
wire   [31:0] shl_ln30_fu_427_p2;
wire  signed [31:0] zext_ln31_fu_443_p0;
wire   [31:0] shl_ln55_2_fu_491_p2;
wire  signed [31:0] zext_ln61_fu_505_p0;
wire   [31:0] shl_ln63_fu_516_p2;
wire   [31:0] shl_ln67_fu_531_p2;
wire  signed [31:0] zext_ln68_fu_542_p0;
wire  signed [31:0] zext_ln68_2_fu_552_p0;
wire   [62:0] mul_ln74_fu_272_p2;
wire   [62:0] mul_ln77_fu_276_p2;
wire   [63:0] grp_fu_312_p2;
wire   [63:0] grp_fu_316_p2;
wire   [24:0] trunc_ln75_fu_596_p1;
wire   [63:0] add_ln74_fu_590_p2;
wire   [24:0] trunc_ln76_fu_612_p1;
wire   [63:0] shl_ln9_fu_566_p3;
wire   [63:0] shl_ln_fu_582_p3;
wire   [63:0] add_ln77_1_fu_634_p2;
wire   [63:0] add_ln77_fu_628_p2;
wire   [25:0] trunc_ln_fu_600_p3;
wire   [25:0] trunc_ln1_fu_616_p3;
wire   [25:0] trunc_ln75_1_fu_608_p1;
wire   [25:0] trunc_ln77_fu_624_p1;
wire   [25:0] add_ln84_11_fu_652_p2;
wire   [25:0] add_ln84_9_fu_646_p2;
wire   [63:0] arr_15_fu_640_p2;
wire   [37:0] lshr_ln_fu_664_p4;
wire   [63:0] grp_fu_304_p2;
wire   [63:0] grp_fu_308_p2;
wire   [63:0] zext_ln84_1_fu_674_p1;
wire   [63:0] grp_fu_300_p2;
wire   [63:0] grp_fu_292_p2;
wire   [63:0] add_ln66_1_fu_712_p2;
wire   [63:0] grp_fu_296_p2;
wire   [63:0] grp_fu_288_p2;
wire   [63:0] add_ln62_1_fu_732_p2;
wire   [24:0] trunc_ln72_fu_692_p1;
wire   [24:0] trunc_ln5_fu_696_p4;
wire  signed [31:0] zext_ln27_fu_770_p0;
wire  signed [31:0] shl_ln52_fu_774_p0;
wire   [31:0] shl_ln52_fu_774_p2;
wire  signed [31:0] shl_ln53_fu_784_p0;
wire   [31:0] shl_ln53_fu_784_p2;
wire  signed [31:0] shl_ln54_fu_794_p0;
wire   [31:0] shl_ln54_fu_794_p2;
wire  signed [31:0] shl_ln55_fu_806_p0;
wire   [31:0] shl_ln55_fu_806_p2;
wire  signed [31:0] shl_ln52_1_fu_817_p0;
wire   [31:0] shl_ln52_1_fu_817_p2;
wire   [31:0] shl_ln55_1_fu_844_p2;
wire  signed [31:0] shl_ln52_2_fu_872_p0;
wire   [31:0] shl_ln52_2_fu_872_p2;
wire   [31:0] shl_ln80_fu_896_p2;
wire  signed [31:0] zext_ln82_fu_906_p0;
wire   [63:0] shl_ln8_fu_889_p3;
wire   [24:0] trunc_ln3_fu_910_p3;
wire   [63:0] add_ln71_fu_917_p2;
wire   [63:0] add_ln84_fu_927_p2;
wire   [38:0] lshr_ln84_1_fu_932_p4;
wire   [63:0] shl_ln7_fu_882_p3;
wire   [63:0] zext_ln84_2_fu_942_p1;
wire   [63:0] add_ln84_14_fu_972_p2;
wire   [63:0] add_ln84_13_fu_967_p2;
wire   [63:0] add_ln84_1_fu_978_p2;
wire   [37:0] lshr_ln84_2_fu_984_p4;
wire   [63:0] zext_ln84_3_fu_994_p1;
wire   [63:0] add_ln84_15_fu_1012_p2;
wire   [63:0] add_ln84_2_fu_1018_p2;
wire   [38:0] lshr_ln84_3_fu_1023_p4;
wire   [63:0] mul_ln81_fu_352_p2;
wire   [63:0] mul_ln79_fu_344_p2;
wire   [63:0] mul_ln80_fu_348_p2;
wire   [63:0] mul_ln82_fu_356_p2;
wire   [63:0] add_ln81_1_fu_1037_p2;
wire   [63:0] add_ln81_2_fu_1043_p2;
wire   [25:0] trunc_ln81_1_fu_1053_p1;
wire   [25:0] trunc_ln81_fu_1049_p1;
wire   [63:0] zext_ln84_4_fu_1033_p1;
wire   [63:0] add_ln84_16_fu_1083_p2;
wire   [63:0] add_ln81_fu_1057_p2;
wire   [63:0] add_ln84_3_fu_1089_p2;
wire   [37:0] lshr_ln84_4_fu_1095_p4;
wire   [63:0] mul_ln55_2_fu_324_p2;
wire   [63:0] add_ln55_fu_1109_p2;
wire   [63:0] add_ln55_1_fu_1115_p2;
wire   [63:0] zext_ln84_5_fu_1105_p1;
wire   [63:0] add_ln84_17_fu_1139_p2;
wire   [63:0] add_ln84_4_fu_1145_p2;
wire   [63:0] mul_ln54_3_fu_336_p2;
wire   [63:0] shl_ln54_1_fu_836_p3;
wire   [63:0] mul_ln54_2_fu_320_p2;
wire   [63:0] mul_ln53_3_fu_332_p2;
wire   [63:0] add_ln59_fu_1211_p2;
wire   [63:0] mul_ln52_3_fu_328_p2;
wire   [63:0] add_ln59_2_fu_1223_p2;
wire   [63:0] mul_ln59_fu_340_p2;
wire   [24:0] add_ln72_fu_922_p2;
wire   [25:0] trunc_ln6_fu_946_p3;
wire   [25:0] trunc_ln68_fu_953_p1;
wire   [25:0] trunc_ln84_2_fu_957_p4;
wire   [25:0] add_ln86_3_fu_1253_p2;
wire   [25:0] add_ln86_2_fu_1248_p2;
wire   [24:0] trunc_ln63_fu_998_p1;
wire   [24:0] trunc_ln84_3_fu_1002_p4;
wire   [24:0] add_ln87_fu_1265_p2;
wire   [25:0] trunc_ln82_fu_1063_p1;
wire   [25:0] trunc_ln84_4_fu_1073_p4;
wire   [25:0] add_ln88_fu_1276_p2;
wire   [25:0] add_ln82_fu_1067_p2;
wire   [24:0] trunc_ln55_fu_1121_p1;
wire   [24:0] trunc_ln84_5_fu_1129_p4;
wire   [24:0] add_ln89_fu_1288_p2;
wire   [24:0] trunc_ln55_1_fu_1125_p1;
wire   [63:0] zext_ln84_6_fu_1309_p1;
wire   [63:0] add_ln84_18_fu_1324_p2;
wire   [63:0] add_ln54_2_fu_1312_p2;
wire   [63:0] add_ln84_5_fu_1330_p2;
wire   [37:0] lshr_ln84_6_fu_1336_p4;
wire   [63:0] zext_ln84_7_fu_1346_p1;
wire   [63:0] add_ln84_19_fu_1372_p2;
wire   [63:0] add_ln53_2_fu_1350_p2;
wire   [63:0] add_ln84_6_fu_1378_p2;
wire   [38:0] lshr_ln84_7_fu_1384_p4;
wire   [63:0] arr_fu_1398_p2;
wire   [63:0] zext_ln84_8_fu_1394_p1;
wire   [63:0] add_ln84_7_fu_1416_p2;
wire   [37:0] lshr_ln84_8_fu_1422_p4;
wire   [63:0] zext_ln84_9_fu_1432_p1;
wire   [63:0] add_ln84_8_fu_1450_p2;
wire   [25:0] trunc_ln54_2_fu_1316_p1;
wire   [25:0] add_ln90_fu_1466_p2;
wire   [25:0] add_ln54_3_fu_1320_p2;
wire   [24:0] trunc_ln53_2_fu_1354_p1;
wire   [24:0] trunc_ln84_7_fu_1362_p4;
wire   [24:0] add_ln91_fu_1477_p2;
wire   [24:0] add_ln53_3_fu_1358_p2;
wire   [25:0] add_ln84_20_fu_1412_p2;
wire   [25:0] trunc_ln84_8_fu_1402_p4;
wire   [24:0] trunc_ln84_s_fu_1440_p4;
wire   [24:0] trunc_ln84_fu_1436_p1;
wire   [43:0] mul_ln84_fu_376_p2;
wire   [25:0] trunc_ln84_9_fu_1515_p1;
wire   [43:0] zext_ln85_fu_1525_p1;
wire   [43:0] add_ln85_fu_1528_p2;
wire   [17:0] tmp_s_fu_1534_p4;
wire   [24:0] zext_ln85_2_fu_1548_p1;
wire   [25:0] zext_ln85_1_fu_1544_p1;
wire   [25:0] zext_ln86_fu_1558_p1;
wire   [25:0] add_ln86_fu_1561_p2;
wire   [0:0] tmp_fu_1567_p3;
wire   [26:0] zext_ln86_2_fu_1579_p1;
wire   [26:0] zext_ln86_1_fu_1575_p1;
reg   [24:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
reg    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
reg    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
reg    ap_ST_fsm_state25_blk;
wire   [63:0] mul_ln52_3_fu_328_p00;
wire   [62:0] mul_ln70_fu_268_p10;
wire   [62:0] mul_ln74_fu_272_p10;
wire   [62:0] mul_ln77_fu_276_p00;
wire   [62:0] mul_ln77_fu_276_p10;
wire   [63:0] mul_ln80_fu_348_p00;
wire   [63:0] mul_ln82_fu_356_p10;
wire   [43:0] mul_ln84_fu_376_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 25'd1;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_ap_start_reg = 1'b0;
end

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_1_READ grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(1'b0),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(1'b0),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(mem_ARREADY),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(mem_RVALID),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(mem_RDATA),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(mem_RFIFONUM),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(1'b0),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln22(trunc_ln22_1_reg_1703),
    .arg1_r_9_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_9_out),
    .arg1_r_9_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_9_out_ap_vld),
    .arg1_r_8_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_8_out),
    .arg1_r_8_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_8_out_ap_vld),
    .arg1_r_7_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_7_out),
    .arg1_r_7_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_7_out_ap_vld),
    .arg1_r_6_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_6_out),
    .arg1_r_6_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_6_out_ap_vld),
    .arg1_r_5_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_5_out),
    .arg1_r_5_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_5_out_ap_vld),
    .arg1_r_4_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_4_out),
    .arg1_r_4_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_4_out_ap_vld),
    .arg1_r_3_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_3_out),
    .arg1_r_3_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_3_out_ap_vld),
    .arg1_r_2_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_2_out),
    .arg1_r_2_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_2_out_ap_vld),
    .arg1_r_1_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_1_out),
    .arg1_r_1_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_1_out_ap_vld),
    .arg1_r_out(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_out),
    .arg1_r_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1 grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_ap_ready),
    .arr_23(arr_14_reg_1750),
    .arr_2(arr_13_reg_1745),
    .arg1_r_1_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_1_out),
    .arg1_r_2_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_2_out),
    .arg1_r_3_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_3_out),
    .arg1_r_4_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_4_out),
    .arg1_r_5_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_5_out),
    .arg1_r_6_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_6_out),
    .arg1_r_7_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_7_out),
    .arg1_r_8_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_8_out),
    .arg1_r_9_reload(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_9_out),
    .mul_ln27(mul_ln27_reg_1726),
    .zext_ln30_2(mul_ln27_reg_1726),
    .zext_ln42_1(reg_381),
    .arr_12_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_12_out),
    .arr_12_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_12_out_ap_vld),
    .arr_11_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_11_out),
    .arr_11_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_11_out_ap_vld),
    .arr_10_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_10_out),
    .arr_10_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_10_out_ap_vld),
    .arr_9_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_9_out),
    .arr_9_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_9_out_ap_vld),
    .arr_8_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_8_out),
    .arr_8_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_8_out_ap_vld),
    .arr_7_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_7_out),
    .arr_7_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_7_out_ap_vld),
    .arr_6_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_6_out),
    .arr_6_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_6_out_ap_vld),
    .arr_5_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_5_out),
    .arr_5_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_5_out_ap_vld),
    .arr_4_out(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_4_out),
    .arr_4_out_ap_vld(grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_4_out_ap_vld)
);

fiat_25519_carry_square_fiat_25519_carry_square_Pipeline_ARRAY_WRITE grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_ap_start),
    .ap_done(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_ap_done),
    .ap_idle(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_ap_idle),
    .ap_ready(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(mem_AWREADY),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(mem_WREADY),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(1'b0),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(1'b0),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(32'd0),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(9'd0),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(mem_BVALID),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln97(trunc_ln97_1_reg_1709),
    .zext_ln85(out1_w_reg_2004),
    .zext_ln86(out1_w_1_reg_2009),
    .out1_w_2(out1_w_2_reg_2014),
    .zext_ln88(out1_w_3_reg_1959),
    .zext_ln89(out1_w_4_reg_1964),
    .zext_ln90(out1_w_5_reg_1969),
    .zext_ln91(out1_w_6_reg_1979),
    .zext_ln92(out1_w_7_reg_1984),
    .zext_ln93(out1_w_8_reg_1989),
    .zext_ln13(out1_w_9_reg_1994)
);

fiat_25519_carry_square_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .out1(out1),
    .arg1(arg1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

fiat_25519_carry_square_mem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_MEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_MEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_MEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_MEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_MEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_MEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_MEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_MEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_MEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_MEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_MEM_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
mem_m_axi_U(
    .AWVALID(m_axi_mem_AWVALID),
    .AWREADY(m_axi_mem_AWREADY),
    .AWADDR(m_axi_mem_AWADDR),
    .AWID(m_axi_mem_AWID),
    .AWLEN(m_axi_mem_AWLEN),
    .AWSIZE(m_axi_mem_AWSIZE),
    .AWBURST(m_axi_mem_AWBURST),
    .AWLOCK(m_axi_mem_AWLOCK),
    .AWCACHE(m_axi_mem_AWCACHE),
    .AWPROT(m_axi_mem_AWPROT),
    .AWQOS(m_axi_mem_AWQOS),
    .AWREGION(m_axi_mem_AWREGION),
    .AWUSER(m_axi_mem_AWUSER),
    .WVALID(m_axi_mem_WVALID),
    .WREADY(m_axi_mem_WREADY),
    .WDATA(m_axi_mem_WDATA),
    .WSTRB(m_axi_mem_WSTRB),
    .WLAST(m_axi_mem_WLAST),
    .WID(m_axi_mem_WID),
    .WUSER(m_axi_mem_WUSER),
    .ARVALID(m_axi_mem_ARVALID),
    .ARREADY(m_axi_mem_ARREADY),
    .ARADDR(m_axi_mem_ARADDR),
    .ARID(m_axi_mem_ARID),
    .ARLEN(m_axi_mem_ARLEN),
    .ARSIZE(m_axi_mem_ARSIZE),
    .ARBURST(m_axi_mem_ARBURST),
    .ARLOCK(m_axi_mem_ARLOCK),
    .ARCACHE(m_axi_mem_ARCACHE),
    .ARPROT(m_axi_mem_ARPROT),
    .ARQOS(m_axi_mem_ARQOS),
    .ARREGION(m_axi_mem_ARREGION),
    .ARUSER(m_axi_mem_ARUSER),
    .RVALID(m_axi_mem_RVALID),
    .RREADY(m_axi_mem_RREADY),
    .RDATA(m_axi_mem_RDATA),
    .RLAST(m_axi_mem_RLAST),
    .RID(m_axi_mem_RID),
    .RUSER(m_axi_mem_RUSER),
    .RRESP(m_axi_mem_RRESP),
    .BVALID(m_axi_mem_BVALID),
    .BREADY(m_axi_mem_BREADY),
    .BRESP(m_axi_mem_BRESP),
    .BID(m_axi_mem_BID),
    .BUSER(m_axi_mem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(mem_ARVALID),
    .I_ARREADY(mem_ARREADY),
    .I_ARADDR(mem_ARADDR),
    .I_ARLEN(mem_ARLEN),
    .I_RVALID(mem_RVALID),
    .I_RREADY(mem_RREADY),
    .I_RDATA(mem_RDATA),
    .I_RFIFONUM(mem_RFIFONUM),
    .I_AWVALID(mem_AWVALID),
    .I_AWREADY(mem_AWREADY),
    .I_AWADDR(mem_AWADDR),
    .I_AWLEN(mem_AWLEN),
    .I_WVALID(mem_WVALID),
    .I_WREADY(mem_WREADY),
    .I_WDATA(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_WDATA),
    .I_WSTRB(grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_WSTRB),
    .I_BVALID(mem_BVALID),
    .I_BREADY(mem_BREADY)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U63(
    .din0(grp_fu_264_p0),
    .din1(grp_fu_264_p1),
    .dout(grp_fu_264_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U64(
    .din0(mul_ln70_fu_268_p0),
    .din1(mul_ln70_fu_268_p1),
    .dout(mul_ln70_fu_268_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U65(
    .din0(mul_ln74_fu_272_p0),
    .din1(mul_ln74_fu_272_p1),
    .dout(mul_ln74_fu_272_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 63 ))
mul_32ns_32ns_63_1_1_U66(
    .din0(mul_ln77_fu_276_p0),
    .din1(mul_ln77_fu_276_p1),
    .dout(mul_ln77_fu_276_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U67(
    .din0(grp_fu_280_p0),
    .din1(grp_fu_280_p1),
    .dout(grp_fu_280_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U68(
    .din0(grp_fu_284_p0),
    .din1(grp_fu_284_p1),
    .dout(grp_fu_284_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U69(
    .din0(grp_fu_288_p0),
    .din1(grp_fu_288_p1),
    .dout(grp_fu_288_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U70(
    .din0(grp_fu_292_p0),
    .din1(grp_fu_292_p1),
    .dout(grp_fu_292_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U71(
    .din0(grp_fu_296_p0),
    .din1(grp_fu_296_p1),
    .dout(grp_fu_296_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U72(
    .din0(grp_fu_300_p0),
    .din1(grp_fu_300_p1),
    .dout(grp_fu_300_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U73(
    .din0(grp_fu_304_p0),
    .din1(grp_fu_304_p1),
    .dout(grp_fu_304_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U74(
    .din0(grp_fu_308_p0),
    .din1(grp_fu_308_p1),
    .dout(grp_fu_308_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U75(
    .din0(grp_fu_312_p0),
    .din1(grp_fu_312_p1),
    .dout(grp_fu_312_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U76(
    .din0(grp_fu_316_p0),
    .din1(grp_fu_316_p1),
    .dout(grp_fu_316_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U77(
    .din0(mul_ln54_2_fu_320_p0),
    .din1(mul_ln54_2_fu_320_p1),
    .dout(mul_ln54_2_fu_320_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U78(
    .din0(mul_ln55_2_fu_324_p0),
    .din1(mul_ln55_2_fu_324_p1),
    .dout(mul_ln55_2_fu_324_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U79(
    .din0(mul_ln52_3_fu_328_p0),
    .din1(mul_ln52_3_fu_328_p1),
    .dout(mul_ln52_3_fu_328_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U80(
    .din0(mul_ln53_3_fu_332_p0),
    .din1(mul_ln53_3_fu_332_p1),
    .dout(mul_ln53_3_fu_332_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U81(
    .din0(mul_ln54_3_fu_336_p0),
    .din1(mul_ln54_3_fu_336_p1),
    .dout(mul_ln54_3_fu_336_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U82(
    .din0(mul_ln59_fu_340_p0),
    .din1(mul_ln59_fu_340_p1),
    .dout(mul_ln59_fu_340_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U83(
    .din0(mul_ln79_fu_344_p0),
    .din1(mul_ln79_fu_344_p1),
    .dout(mul_ln79_fu_344_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U84(
    .din0(mul_ln80_fu_348_p0),
    .din1(mul_ln80_fu_348_p1),
    .dout(mul_ln80_fu_348_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U85(
    .din0(mul_ln81_fu_352_p0),
    .din1(mul_ln81_fu_352_p1),
    .dout(mul_ln81_fu_352_p2)
);

fiat_25519_carry_square_mul_32ns_32ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
mul_32ns_32ns_64_1_1_U86(
    .din0(mul_ln82_fu_356_p0),
    .din1(mul_ln82_fu_356_p1),
    .dout(mul_ln82_fu_356_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U87(
    .din0(grp_fu_360_p0),
    .din1(grp_fu_360_p1),
    .dout(grp_fu_360_p2)
);

fiat_25519_carry_square_mul_32s_6ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 32 ))
mul_32s_6ns_32_1_1_U88(
    .din0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_6_out),
    .din1(mul_ln65_fu_366_p1),
    .dout(mul_ln65_fu_366_p2)
);

fiat_25519_carry_square_mul_32s_7ns_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 32 ))
mul_32s_7ns_32_1_1_U89(
    .din0(grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_5_out),
    .din1(mul_ln75_fu_371_p1),
    .dout(mul_ln75_fu_371_p2)
);

fiat_25519_carry_square_mul_39ns_6ns_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 39 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 44 ))
mul_39ns_6ns_44_1_1_U90(
    .din0(mul_ln84_fu_376_p0),
    .din1(mul_ln84_fu_376_p1),
    .dout(mul_ln84_fu_376_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state19)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state14)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        add_ln53_1_reg_1913 <= add_ln53_1_fu_1197_p2;
        add_ln53_reg_1908 <= add_ln53_fu_1191_p2;
        add_ln54_1_reg_1888 <= add_ln54_1_fu_1167_p2;
        add_ln54_reg_1883 <= add_ln54_fu_1161_p2;
        add_ln59_1_reg_1928 <= add_ln59_1_fu_1217_p2;
        add_ln59_3_reg_1933 <= add_ln59_3_fu_1229_p2;
        add_ln85_2_reg_1948 <= add_ln85_2_fu_1243_p2;
        add_ln86_1_reg_1954 <= add_ln86_1_fu_1259_p2;
        lshr_ln84_5_reg_1878 <= {{add_ln84_4_fu_1145_p2[63:25]}};
        out1_w_3_reg_1959 <= out1_w_3_fu_1271_p2;
        out1_w_4_reg_1964 <= out1_w_4_fu_1282_p2;
        out1_w_5_reg_1969 <= out1_w_5_fu_1294_p2;
        trunc_ln53_1_reg_1923 <= trunc_ln53_1_fu_1207_p1;
        trunc_ln53_reg_1918 <= trunc_ln53_fu_1203_p1;
        trunc_ln54_1_reg_1898 <= trunc_ln54_1_fu_1177_p1;
        trunc_ln54_reg_1893 <= trunc_ln54_fu_1173_p1;
        trunc_ln59_1_reg_1943 <= trunc_ln59_1_fu_1239_p1;
        trunc_ln59_reg_1938 <= trunc_ln59_fu_1235_p1;
        trunc_ln84_6_reg_1903 <= {{add_ln84_4_fu_1145_p2[50:25]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        add_ln62_reg_1863 <= add_ln62_fu_738_p2;
        add_ln66_reg_1848 <= add_ln66_fu_718_p2;
        add_ln71_1_reg_1828 <= add_ln71_1_fu_678_p2;
        add_ln84_10_reg_1822 <= add_ln84_10_fu_658_p2;
        add_ln84_12_reg_1843 <= add_ln84_12_fu_706_p2;
        add_ln85_1_reg_1873 <= add_ln85_1_fu_748_p2;
        mul_ln68_reg_1812 <= grp_fu_264_p2;
        mul_ln70_reg_1817 <= mul_ln70_fu_268_p2;
        trunc_ln63_1_reg_1868 <= trunc_ln63_1_fu_744_p1;
        trunc_ln67_1_reg_1858 <= trunc_ln67_1_fu_728_p1;
        trunc_ln67_reg_1853 <= trunc_ln67_fu_724_p1;
        trunc_ln71_1_reg_1838 <= trunc_ln71_1_fu_688_p1;
        trunc_ln71_reg_1833 <= trunc_ln71_fu_684_p1;
        zext_ln52_1_reg_1787[31 : 0] <= zext_ln52_1_fu_486_p1[31 : 0];
        zext_ln55_2_reg_1795[31 : 1] <= zext_ln55_2_fu_496_p1[31 : 1];
        zext_ln59_reg_1801[31 : 0] <= zext_ln59_fu_501_p1[31 : 0];
        zext_ln61_1_reg_1807[31 : 0] <= zext_ln61_1_fu_510_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        arr_13_reg_1745 <= grp_fu_280_p2;
        arr_14_reg_1750 <= grp_fu_284_p2;
        mul_ln27_reg_1726 <= grp_fu_360_p2;
        zext_ln30_1_reg_1733[31 : 0] <= zext_ln30_1_fu_438_p1[31 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        mul_ln65_reg_1776 <= mul_ln65_fu_366_p2;
        mul_ln75_reg_1782 <= mul_ln75_fu_371_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        out1_w_1_reg_2009 <= out1_w_1_fu_1552_p2;
        out1_w_2_reg_2014 <= out1_w_2_fu_1582_p2;
        out1_w_reg_2004 <= out1_w_fu_1519_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        out1_w_6_reg_1979 <= out1_w_6_fu_1471_p2;
        out1_w_7_reg_1984 <= out1_w_7_fu_1483_p2;
        out1_w_8_reg_1989 <= out1_w_8_fu_1489_p2;
        out1_w_9_reg_1994 <= out1_w_9_fu_1495_p2;
        trunc_ln84_1_reg_1974 <= {{add_ln84_8_fu_1450_p2[63:25]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_state15) & (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_ap_done == 1'b1)))) begin
        reg_381 <= grp_fu_360_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln22_1_reg_1703 <= {{arg1[63:2]}};
        trunc_ln97_1_reg_1709 <= {{out1[63:2]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_ap_done == 1'b0)) begin
        ap_ST_fsm_state15_blk = 1'b1;
    end else begin
        ap_ST_fsm_state15_blk = 1'b0;
    end
end

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if ((mem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_ap_done == 1'b0)) begin
        ap_ST_fsm_state20_blk = 1'b1;
    end else begin
        ap_ST_fsm_state20_blk = 1'b0;
    end
end

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

always @ (*) begin
    if ((mem_BVALID == 1'b0)) begin
        ap_ST_fsm_state25_blk = 1'b1;
    end else begin
        ap_ST_fsm_state25_blk = 1'b0;
    end
end

always @ (*) begin
    if ((mem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_264_p0 = zext_ln54_1_fu_827_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_264_p0 = zext_ln68_1_fu_546_p1;
    end else begin
        grp_fu_264_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_264_p1 = zext_ln54_2_fu_831_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_264_p1 = zext_ln68_2_fu_552_p1;
    end else begin
        grp_fu_264_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_280_p0 = zext_ln42_fu_754_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_280_p0 = zext_ln61_1_fu_510_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_280_p0 = zext_ln30_fu_433_p1;
    end else begin
        grp_fu_280_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_280_p1 = zext_ln27_fu_770_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_280_p1 = zext_ln61_fu_505_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_280_p1 = zext_ln30_1_fu_438_p1;
    end else begin
        grp_fu_280_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_284_p0 = zext_ln52_fu_779_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_284_p0 = zext_ln55_2_fu_496_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_284_p0 = zext_ln31_1_fu_447_p1;
    end else begin
        grp_fu_284_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16))) begin
        grp_fu_284_p1 = zext_ln30_1_reg_1733;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_284_p1 = zext_ln31_fu_443_p1;
    end else begin
        grp_fu_284_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_288_p0 = zext_ln53_fu_789_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_288_p0 = zext_ln63_fu_521_p1;
    end else begin
        grp_fu_288_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_288_p1 = zext_ln30_1_reg_1733;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_288_p1 = zext_ln52_1_fu_486_p1;
    end else begin
        grp_fu_288_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_292_p0 = zext_ln54_fu_799_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_292_p0 = zext_ln65_fu_527_p1;
    end else begin
        grp_fu_292_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_292_p1 = zext_ln30_1_reg_1733;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_292_p1 = zext_ln61_fu_505_p1;
    end else begin
        grp_fu_292_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_296_p0 = zext_ln55_fu_811_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_296_p0 = zext_ln63_fu_521_p1;
    end else begin
        grp_fu_296_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_300_p0 = zext_ln52_2_fu_822_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_300_p0 = zext_ln67_fu_536_p1;
    end else begin
        grp_fu_300_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_300_p1 = zext_ln52_1_reg_1787;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_300_p1 = zext_ln52_1_fu_486_p1;
    end else begin
        grp_fu_300_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_304_p0 = zext_ln54_fu_799_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_304_p0 = zext_ln67_fu_536_p1;
    end else begin
        grp_fu_304_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_304_p1 = zext_ln52_1_reg_1787;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_304_p1 = zext_ln30_1_reg_1733;
    end else begin
        grp_fu_304_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_308_p0 = zext_ln55_1_fu_849_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_308_p0 = zext_ln61_1_fu_510_p1;
    end else begin
        grp_fu_308_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_308_p1 = zext_ln52_1_reg_1787;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_308_p1 = zext_ln59_fu_501_p1;
    end else begin
        grp_fu_308_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_312_p0 = zext_ln54_fu_799_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_312_p0 = zext_ln75_fu_574_p1;
    end else begin
        grp_fu_312_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_312_p1 = zext_ln52_3_fu_857_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_312_p1 = zext_ln68_fu_542_p1;
    end else begin
        grp_fu_312_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_316_p0 = zext_ln55_fu_811_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_316_p0 = zext_ln30_1_reg_1733;
    end else begin
        grp_fu_316_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_316_p1 = zext_ln52_3_fu_857_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        grp_fu_316_p1 = zext_ln30_1_reg_1733;
    end else begin
        grp_fu_316_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        grp_fu_360_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_7_out;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_360_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_9_out;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_360_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_8_out;
    end else begin
        grp_fu_360_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state15))) begin
        grp_fu_360_p1 = 32'd38;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_360_p1 = 32'd19;
    end else begin
        grp_fu_360_p1 = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARADDR = sext_ln22_fu_406_p1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_ARADDR;
    end else begin
        mem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_ARLEN;
    end else begin
        mem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_ARVALID;
    end else begin
        mem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
        mem_AWADDR = sext_ln97_fu_1501_p1;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19))) begin
        mem_AWADDR = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_AWADDR;
    end else begin
        mem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
        mem_AWLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19))) begin
        mem_AWLEN = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_AWLEN;
    end else begin
        mem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
        mem_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19))) begin
        mem_AWVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_AWVALID;
    end else begin
        mem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
        mem_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19))) begin
        mem_BREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_BREADY;
    end else begin
        mem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_RREADY = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_m_axi_mem_RREADY;
    end else begin
        mem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19))) begin
        mem_WVALID = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_m_axi_mem_WVALID;
    end else begin
        mem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mem_blk_n_AR = m_axi_mem_ARREADY;
    end else begin
        mem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        mem_blk_n_AW = m_axi_mem_AWREADY;
    end else begin
        mem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        mem_blk_n_B = m_axi_mem_BVALID;
    end else begin
        mem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            if (((grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln53_1_fu_1197_p2 = (grp_fu_316_p2 + grp_fu_288_p2);

assign add_ln53_2_fu_1350_p2 = (add_ln53_1_reg_1913 + add_ln53_reg_1908);

assign add_ln53_3_fu_1358_p2 = (trunc_ln53_1_reg_1923 + trunc_ln53_reg_1918);

assign add_ln53_fu_1191_p2 = (mul_ln53_3_fu_332_p2 + grp_fu_304_p2);

assign add_ln54_1_fu_1167_p2 = (mul_ln54_2_fu_320_p2 + grp_fu_292_p2);

assign add_ln54_2_fu_1312_p2 = (add_ln54_1_reg_1888 + add_ln54_reg_1883);

assign add_ln54_3_fu_1320_p2 = (trunc_ln54_1_reg_1898 + trunc_ln54_reg_1893);

assign add_ln54_fu_1161_p2 = (mul_ln54_3_fu_336_p2 + shl_ln54_1_fu_836_p3);

assign add_ln55_1_fu_1115_p2 = (add_ln55_fu_1109_p2 + grp_fu_308_p2);

assign add_ln55_fu_1109_p2 = (mul_ln55_2_fu_324_p2 + grp_fu_296_p2);

assign add_ln59_1_fu_1217_p2 = (add_ln59_fu_1211_p2 + grp_fu_300_p2);

assign add_ln59_2_fu_1223_p2 = (mul_ln52_3_fu_328_p2 + grp_fu_280_p2);

assign add_ln59_3_fu_1229_p2 = (add_ln59_2_fu_1223_p2 + mul_ln59_fu_340_p2);

assign add_ln59_fu_1211_p2 = (grp_fu_284_p2 + grp_fu_312_p2);

assign add_ln62_1_fu_732_p2 = (grp_fu_288_p2 + grp_fu_280_p2);

assign add_ln62_fu_738_p2 = (add_ln62_1_fu_732_p2 + grp_fu_284_p2);

assign add_ln66_1_fu_712_p2 = (grp_fu_300_p2 + grp_fu_292_p2);

assign add_ln66_fu_718_p2 = (add_ln66_1_fu_712_p2 + grp_fu_296_p2);

assign add_ln71_1_fu_678_p2 = (grp_fu_304_p2 + grp_fu_308_p2);

assign add_ln71_fu_917_p2 = (add_ln71_1_reg_1828 + shl_ln8_fu_889_p3);

assign add_ln72_fu_922_p2 = (trunc_ln71_1_reg_1838 + trunc_ln3_fu_910_p3);

assign add_ln74_fu_590_p2 = (grp_fu_312_p2 + grp_fu_316_p2);

assign add_ln77_1_fu_634_p2 = (shl_ln_fu_582_p3 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_5_out);

assign add_ln77_fu_628_p2 = (add_ln74_fu_590_p2 + shl_ln9_fu_566_p3);

assign add_ln81_1_fu_1037_p2 = (mul_ln81_fu_352_p2 + mul_ln79_fu_344_p2);

assign add_ln81_2_fu_1043_p2 = (mul_ln80_fu_348_p2 + mul_ln82_fu_356_p2);

assign add_ln81_fu_1057_p2 = (add_ln81_2_fu_1043_p2 + add_ln81_1_fu_1037_p2);

assign add_ln82_fu_1067_p2 = (trunc_ln81_1_fu_1053_p1 + trunc_ln81_fu_1049_p1);

assign add_ln84_10_fu_658_p2 = (add_ln84_11_fu_652_p2 + add_ln84_9_fu_646_p2);

assign add_ln84_11_fu_652_p2 = (trunc_ln75_1_fu_608_p1 + trunc_ln77_fu_624_p1);

assign add_ln84_12_fu_706_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_6_out + zext_ln84_1_fu_674_p1);

assign add_ln84_13_fu_967_p2 = (add_ln66_reg_1848 + shl_ln7_fu_882_p3);

assign add_ln84_14_fu_972_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_7_out + zext_ln84_2_fu_942_p1);

assign add_ln84_15_fu_1012_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_8_out + zext_ln84_3_fu_994_p1);

assign add_ln84_16_fu_1083_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_9_out + zext_ln84_4_fu_1033_p1);

assign add_ln84_17_fu_1139_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_10_out + zext_ln84_5_fu_1105_p1);

assign add_ln84_18_fu_1324_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_11_out + zext_ln84_6_fu_1309_p1);

assign add_ln84_19_fu_1372_p2 = (grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_12_out + zext_ln84_7_fu_1346_p1);

assign add_ln84_1_fu_978_p2 = (add_ln84_14_fu_972_p2 + add_ln84_13_fu_967_p2);

assign add_ln84_20_fu_1412_p2 = (trunc_ln59_1_reg_1943 + trunc_ln59_reg_1938);

assign add_ln84_2_fu_1018_p2 = (add_ln84_15_fu_1012_p2 + add_ln62_reg_1863);

assign add_ln84_3_fu_1089_p2 = (add_ln84_16_fu_1083_p2 + add_ln81_fu_1057_p2);

assign add_ln84_4_fu_1145_p2 = (add_ln84_17_fu_1139_p2 + add_ln55_1_fu_1115_p2);

assign add_ln84_5_fu_1330_p2 = (add_ln84_18_fu_1324_p2 + add_ln54_2_fu_1312_p2);

assign add_ln84_6_fu_1378_p2 = (add_ln84_19_fu_1372_p2 + add_ln53_2_fu_1350_p2);

assign add_ln84_7_fu_1416_p2 = (arr_fu_1398_p2 + zext_ln84_8_fu_1394_p1);

assign add_ln84_8_fu_1450_p2 = (zext_ln84_9_fu_1432_p1 + grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_4_out);

assign add_ln84_9_fu_646_p2 = (trunc_ln_fu_600_p3 + trunc_ln1_fu_616_p3);

assign add_ln84_fu_927_p2 = (add_ln84_12_reg_1843 + add_ln71_fu_917_p2);

assign add_ln85_1_fu_748_p2 = (trunc_ln72_fu_692_p1 + trunc_ln5_fu_696_p4);

assign add_ln85_2_fu_1243_p2 = (add_ln85_1_reg_1873 + add_ln72_fu_922_p2);

assign add_ln85_fu_1528_p2 = (mul_ln84_fu_376_p2 + zext_ln85_fu_1525_p1);

assign add_ln86_1_fu_1259_p2 = (add_ln86_3_fu_1253_p2 + add_ln86_2_fu_1248_p2);

assign add_ln86_2_fu_1248_p2 = (trunc_ln67_1_reg_1858 + trunc_ln6_fu_946_p3);

assign add_ln86_3_fu_1253_p2 = (trunc_ln68_fu_953_p1 + trunc_ln84_2_fu_957_p4);

assign add_ln86_fu_1561_p2 = (zext_ln85_1_fu_1544_p1 + zext_ln86_fu_1558_p1);

assign add_ln87_fu_1265_p2 = (trunc_ln63_fu_998_p1 + trunc_ln84_3_fu_1002_p4);

assign add_ln88_fu_1276_p2 = (trunc_ln82_fu_1063_p1 + trunc_ln84_4_fu_1073_p4);

assign add_ln89_fu_1288_p2 = (trunc_ln55_fu_1121_p1 + trunc_ln84_5_fu_1129_p4);

assign add_ln90_fu_1466_p2 = (trunc_ln54_2_fu_1316_p1 + trunc_ln84_6_reg_1903);

assign add_ln91_fu_1477_p2 = (trunc_ln53_2_fu_1354_p1 + trunc_ln84_7_fu_1362_p4);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign arr_15_fu_640_p2 = (add_ln77_1_fu_634_p2 + add_ln77_fu_628_p2);

assign arr_fu_1398_p2 = (add_ln59_3_reg_1933 + add_ln59_1_reg_1928);

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_ap_start = grp_fiat_25519_carry_square_Pipeline_ARRAY_WRITE_fu_247_ap_start_reg;

assign grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_ap_start = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_ap_start_reg;

assign grp_fu_296_p1 = zext_ln30_1_reg_1733;

assign lshr_ln84_1_fu_932_p4 = {{add_ln84_fu_927_p2[63:25]}};

assign lshr_ln84_2_fu_984_p4 = {{add_ln84_1_fu_978_p2[63:26]}};

assign lshr_ln84_3_fu_1023_p4 = {{add_ln84_2_fu_1018_p2[63:25]}};

assign lshr_ln84_4_fu_1095_p4 = {{add_ln84_3_fu_1089_p2[63:26]}};

assign lshr_ln84_6_fu_1336_p4 = {{add_ln84_5_fu_1330_p2[63:26]}};

assign lshr_ln84_7_fu_1384_p4 = {{add_ln84_6_fu_1378_p2[63:25]}};

assign lshr_ln84_8_fu_1422_p4 = {{add_ln84_7_fu_1416_p2[63:26]}};

assign lshr_ln_fu_664_p4 = {{arr_15_fu_640_p2[63:26]}};

assign mul_ln52_3_fu_328_p0 = mul_ln52_3_fu_328_p00;

assign mul_ln52_3_fu_328_p00 = shl_ln52_2_fu_872_p2;

assign mul_ln52_3_fu_328_p1 = zext_ln52_4_fu_866_p1;

assign mul_ln53_3_fu_332_p0 = zext_ln55_1_fu_849_p1;

assign mul_ln53_3_fu_332_p1 = zext_ln52_4_fu_866_p1;

assign mul_ln54_2_fu_320_p0 = zext_ln55_1_fu_849_p1;

assign mul_ln54_2_fu_320_p1 = zext_ln52_3_fu_857_p1;

assign mul_ln54_3_fu_336_p0 = zext_ln55_2_reg_1795;

assign mul_ln54_3_fu_336_p1 = zext_ln52_4_fu_866_p1;

assign mul_ln55_2_fu_324_p0 = zext_ln55_2_reg_1795;

assign mul_ln55_2_fu_324_p1 = zext_ln52_3_fu_857_p1;

assign mul_ln59_fu_340_p0 = zext_ln59_reg_1801;

assign mul_ln59_fu_340_p1 = zext_ln59_reg_1801;

assign mul_ln65_fu_366_p1 = 32'd19;

assign mul_ln70_fu_268_p0 = zext_ln70_fu_557_p1;

assign mul_ln70_fu_268_p1 = mul_ln70_fu_268_p10;

assign mul_ln70_fu_268_p10 = $unsigned(zext_ln68_2_fu_552_p0);

assign mul_ln74_fu_272_p0 = zext_ln70_fu_557_p1;

assign mul_ln74_fu_272_p1 = mul_ln74_fu_272_p10;

assign mul_ln74_fu_272_p10 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_4_out;

assign mul_ln75_fu_371_p1 = 32'd38;

assign mul_ln77_fu_276_p0 = mul_ln77_fu_276_p00;

assign mul_ln77_fu_276_p00 = reg_381;

assign mul_ln77_fu_276_p1 = mul_ln77_fu_276_p10;

assign mul_ln77_fu_276_p10 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_3_out;

assign mul_ln79_fu_344_p0 = zext_ln55_1_fu_849_p1;

assign mul_ln79_fu_344_p1 = zext_ln30_1_reg_1733;

assign mul_ln80_fu_348_p0 = mul_ln80_fu_348_p00;

assign mul_ln80_fu_348_p00 = shl_ln80_fu_896_p2;

assign mul_ln80_fu_348_p1 = zext_ln52_1_reg_1787;

assign mul_ln81_fu_352_p0 = zext_ln52_3_fu_857_p1;

assign mul_ln81_fu_352_p1 = zext_ln52_3_fu_857_p1;

assign mul_ln82_fu_356_p0 = zext_ln61_1_reg_1807;

assign mul_ln82_fu_356_p1 = mul_ln82_fu_356_p10;

assign mul_ln82_fu_356_p10 = $unsigned(zext_ln82_fu_906_p0);

assign mul_ln84_fu_376_p0 = mul_ln84_fu_376_p00;

assign mul_ln84_fu_376_p00 = trunc_ln84_1_reg_1974;

assign mul_ln84_fu_376_p1 = 44'd19;

assign out1_w_1_fu_1552_p2 = (zext_ln85_2_fu_1548_p1 + add_ln85_2_reg_1948);

assign out1_w_2_fu_1582_p2 = (zext_ln86_2_fu_1579_p1 + zext_ln86_1_fu_1575_p1);

assign out1_w_3_fu_1271_p2 = (add_ln87_fu_1265_p2 + trunc_ln63_1_reg_1868);

assign out1_w_4_fu_1282_p2 = (add_ln88_fu_1276_p2 + add_ln82_fu_1067_p2);

assign out1_w_5_fu_1294_p2 = (add_ln89_fu_1288_p2 + trunc_ln55_1_fu_1125_p1);

assign out1_w_6_fu_1471_p2 = (add_ln90_fu_1466_p2 + add_ln54_3_fu_1320_p2);

assign out1_w_7_fu_1483_p2 = (add_ln91_fu_1477_p2 + add_ln53_3_fu_1358_p2);

assign out1_w_8_fu_1489_p2 = (add_ln84_20_fu_1412_p2 + trunc_ln84_8_fu_1402_p4);

assign out1_w_9_fu_1495_p2 = (trunc_ln84_s_fu_1440_p4 + trunc_ln84_fu_1436_p1);

assign out1_w_fu_1519_p2 = (trunc_ln84_9_fu_1515_p1 + add_ln84_10_reg_1822);

assign sext_ln22_fu_406_p1 = $signed(trunc_ln22_1_reg_1703);

assign sext_ln97_fu_1501_p1 = $signed(trunc_ln97_1_reg_1709);

assign shl_ln30_fu_427_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_9_out;

assign shl_ln30_fu_427_p2 = shl_ln30_fu_427_p0 << 32'd1;

assign shl_ln52_1_fu_817_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_7_out;

assign shl_ln52_1_fu_817_p2 = shl_ln52_1_fu_817_p0 << 32'd2;

assign shl_ln52_2_fu_872_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_5_out;

assign shl_ln52_2_fu_872_p2 = shl_ln52_2_fu_872_p0 << 32'd2;

assign shl_ln52_fu_774_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_8_out;

assign shl_ln52_fu_774_p2 = shl_ln52_fu_774_p0 << 32'd1;

assign shl_ln53_fu_784_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_7_out;

assign shl_ln53_fu_784_p2 = shl_ln53_fu_784_p0 << 32'd1;

assign shl_ln54_1_fu_836_p3 = {{grp_fu_264_p2}, {1'd0}};

assign shl_ln54_fu_794_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_6_out;

assign shl_ln54_fu_794_p2 = shl_ln54_fu_794_p0 << 32'd1;

assign shl_ln55_1_fu_844_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_4_out << 32'd1;

assign shl_ln55_2_fu_491_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_3_out << 32'd1;

assign shl_ln55_fu_806_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_5_out;

assign shl_ln55_fu_806_p2 = shl_ln55_fu_806_p0 << 32'd1;

assign shl_ln63_fu_516_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_2_out << 32'd1;

assign shl_ln67_fu_531_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_1_out << 32'd1;

assign shl_ln7_fu_882_p3 = {{mul_ln68_reg_1812}, {1'd0}};

assign shl_ln80_fu_896_p2 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_3_out << 32'd2;

assign shl_ln8_fu_889_p3 = {{mul_ln70_reg_1817}, {1'd0}};

assign shl_ln9_fu_566_p3 = {{mul_ln74_fu_272_p2}, {1'd0}};

assign shl_ln_fu_582_p3 = {{mul_ln77_fu_276_p2}, {1'd0}};

assign tmp_fu_1567_p3 = add_ln86_fu_1561_p2[32'd25];

assign tmp_s_fu_1534_p4 = {{add_ln85_fu_1528_p2[43:26]}};

assign trunc_ln1_fu_616_p3 = {{trunc_ln76_fu_612_p1}, {1'd0}};

assign trunc_ln3_fu_910_p3 = {{trunc_ln71_reg_1833}, {1'd0}};

assign trunc_ln53_1_fu_1207_p1 = add_ln53_1_fu_1197_p2[24:0];

assign trunc_ln53_2_fu_1354_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_12_out[24:0];

assign trunc_ln53_fu_1203_p1 = add_ln53_fu_1191_p2[24:0];

assign trunc_ln54_1_fu_1177_p1 = add_ln54_1_fu_1167_p2[25:0];

assign trunc_ln54_2_fu_1316_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_11_out[25:0];

assign trunc_ln54_fu_1173_p1 = add_ln54_fu_1161_p2[25:0];

assign trunc_ln55_1_fu_1125_p1 = add_ln55_1_fu_1115_p2[24:0];

assign trunc_ln55_fu_1121_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_10_out[24:0];

assign trunc_ln59_1_fu_1239_p1 = add_ln59_3_fu_1229_p2[25:0];

assign trunc_ln59_fu_1235_p1 = add_ln59_1_fu_1217_p2[25:0];

assign trunc_ln5_fu_696_p4 = {{arr_15_fu_640_p2[50:26]}};

assign trunc_ln63_1_fu_744_p1 = add_ln62_fu_738_p2[24:0];

assign trunc_ln63_fu_998_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_8_out[24:0];

assign trunc_ln67_1_fu_728_p1 = add_ln66_fu_718_p2[25:0];

assign trunc_ln67_fu_724_p1 = grp_fu_264_p2[24:0];

assign trunc_ln68_fu_953_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_7_out[25:0];

assign trunc_ln6_fu_946_p3 = {{trunc_ln67_reg_1853}, {1'd0}};

assign trunc_ln71_1_fu_688_p1 = add_ln71_1_fu_678_p2[24:0];

assign trunc_ln71_fu_684_p1 = mul_ln70_fu_268_p2[23:0];

assign trunc_ln72_fu_692_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_6_out[24:0];

assign trunc_ln75_1_fu_608_p1 = add_ln74_fu_590_p2[25:0];

assign trunc_ln75_fu_596_p1 = mul_ln74_fu_272_p2[24:0];

assign trunc_ln76_fu_612_p1 = mul_ln77_fu_276_p2[24:0];

assign trunc_ln77_fu_624_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_5_out[25:0];

assign trunc_ln81_1_fu_1053_p1 = add_ln81_2_fu_1043_p2[25:0];

assign trunc_ln81_fu_1049_p1 = add_ln81_1_fu_1037_p2[25:0];

assign trunc_ln82_fu_1063_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_9_out[25:0];

assign trunc_ln84_2_fu_957_p4 = {{add_ln84_fu_927_p2[50:25]}};

assign trunc_ln84_3_fu_1002_p4 = {{add_ln84_1_fu_978_p2[50:26]}};

assign trunc_ln84_4_fu_1073_p4 = {{add_ln84_2_fu_1018_p2[50:25]}};

assign trunc_ln84_5_fu_1129_p4 = {{add_ln84_3_fu_1089_p2[50:26]}};

assign trunc_ln84_7_fu_1362_p4 = {{add_ln84_5_fu_1330_p2[50:26]}};

assign trunc_ln84_8_fu_1402_p4 = {{add_ln84_6_fu_1378_p2[50:25]}};

assign trunc_ln84_9_fu_1515_p1 = mul_ln84_fu_376_p2[25:0];

assign trunc_ln84_fu_1436_p1 = grp_fiat_25519_carry_square_Pipeline_VITIS_LOOP_33_1_fu_220_arr_4_out[24:0];

assign trunc_ln84_s_fu_1440_p4 = {{add_ln84_7_fu_1416_p2[50:26]}};

assign trunc_ln_fu_600_p3 = {{trunc_ln75_fu_596_p1}, {1'd0}};

assign zext_ln27_fu_770_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_9_out;

assign zext_ln27_fu_770_p1 = $unsigned(zext_ln27_fu_770_p0);

assign zext_ln30_1_fu_438_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_out;

assign zext_ln30_fu_433_p1 = shl_ln30_fu_427_p2;

assign zext_ln31_1_fu_447_p1 = reg_381;

assign zext_ln31_fu_443_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_8_out;

assign zext_ln31_fu_443_p1 = $unsigned(zext_ln31_fu_443_p0);

assign zext_ln42_fu_754_p1 = mul_ln27_reg_1726;

assign zext_ln52_1_fu_486_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_1_out;

assign zext_ln52_2_fu_822_p1 = shl_ln52_1_fu_817_p2;

assign zext_ln52_3_fu_857_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_2_out;

assign zext_ln52_4_fu_866_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_3_out;

assign zext_ln52_fu_779_p1 = shl_ln52_fu_774_p2;

assign zext_ln53_fu_789_p1 = shl_ln53_fu_784_p2;

assign zext_ln54_1_fu_827_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_1_out;

assign zext_ln54_2_fu_831_p1 = shl_ln55_fu_806_p2;

assign zext_ln54_fu_799_p1 = shl_ln54_fu_794_p2;

assign zext_ln55_1_fu_849_p1 = shl_ln55_1_fu_844_p2;

assign zext_ln55_2_fu_496_p1 = shl_ln55_2_fu_491_p2;

assign zext_ln55_fu_811_p1 = shl_ln55_fu_806_p2;

assign zext_ln59_fu_501_p1 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_4_out;

assign zext_ln61_1_fu_510_p1 = reg_381;

assign zext_ln61_fu_505_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_6_out;

assign zext_ln61_fu_505_p1 = $unsigned(zext_ln61_fu_505_p0);

assign zext_ln63_fu_521_p1 = shl_ln63_fu_516_p2;

assign zext_ln65_fu_527_p1 = mul_ln65_reg_1776;

assign zext_ln67_fu_536_p1 = shl_ln67_fu_531_p2;

assign zext_ln68_1_fu_546_p1 = reg_381;

assign zext_ln68_2_fu_552_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_5_out;

assign zext_ln68_2_fu_552_p1 = $unsigned(zext_ln68_2_fu_552_p0);

assign zext_ln68_fu_542_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_5_out;

assign zext_ln68_fu_542_p1 = $unsigned(zext_ln68_fu_542_p0);

assign zext_ln70_fu_557_p1 = mul_ln65_reg_1776;

assign zext_ln75_fu_574_p1 = mul_ln75_reg_1782;

assign zext_ln82_fu_906_p0 = grp_fiat_25519_carry_square_Pipeline_ARRAY_1_READ_fu_203_arg1_r_7_out;

assign zext_ln84_1_fu_674_p1 = lshr_ln_fu_664_p4;

assign zext_ln84_2_fu_942_p1 = lshr_ln84_1_fu_932_p4;

assign zext_ln84_3_fu_994_p1 = lshr_ln84_2_fu_984_p4;

assign zext_ln84_4_fu_1033_p1 = lshr_ln84_3_fu_1023_p4;

assign zext_ln84_5_fu_1105_p1 = lshr_ln84_4_fu_1095_p4;

assign zext_ln84_6_fu_1309_p1 = lshr_ln84_5_reg_1878;

assign zext_ln84_7_fu_1346_p1 = lshr_ln84_6_fu_1336_p4;

assign zext_ln84_8_fu_1394_p1 = lshr_ln84_7_fu_1384_p4;

assign zext_ln84_9_fu_1432_p1 = lshr_ln84_8_fu_1422_p4;

assign zext_ln85_1_fu_1544_p1 = tmp_s_fu_1534_p4;

assign zext_ln85_2_fu_1548_p1 = tmp_s_fu_1534_p4;

assign zext_ln85_fu_1525_p1 = add_ln84_10_reg_1822;

assign zext_ln86_1_fu_1575_p1 = tmp_fu_1567_p3;

assign zext_ln86_2_fu_1579_p1 = add_ln86_1_reg_1954;

assign zext_ln86_fu_1558_p1 = add_ln85_2_reg_1948;

always @ (posedge ap_clk) begin
    zext_ln30_1_reg_1733[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln52_1_reg_1787[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln55_2_reg_1795[0] <= 1'b0;
    zext_ln55_2_reg_1795[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln59_reg_1801[63:32] <= 32'b00000000000000000000000000000000;
    zext_ln61_1_reg_1807[63:32] <= 32'b00000000000000000000000000000000;
end

endmodule //fiat_25519_carry_square
