Lattice Timing Report -  Setup  and Hold, Version Radiant (64-bit) 1.0.0.350.6

Mon Apr 23 15:12:28 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt radiant_proj_impl_1.twr radiant_proj_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock pclk
        2.2  Clock u_HSOSC.osc_inst/CLKHF
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {pclk} -period 41.6666666666667 [get_ports pclk]
            4.1.2  Setup Path Details For Constraint: create_clock -name {u_HSOSC.osc_inst/CLKHF} -period 41.6667 [get_pins {u_HSOSC.osc_inst/CLKHF }] 
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {pclk} -period 41.6666666666667 [get_ports pclk]
            4.2.2  Hold Path Details For Constraint: create_clock -name {u_HSOSC.osc_inst/CLKHF} -period 41.6667 [get_pins {u_HSOSC.osc_inst/CLKHF }] 

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {pclk} -period 41.6666666666667 [get_ports pclk]
create_clock -name {u_HSOSC.osc_inst/CLKHF} -period 41.6667 [get_pins {u_HSOSC.osc_inst/CLKHF }] 

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "pclk"
=======================
create_clock -name {pclk} -period 41.6666666666667 [get_ports pclk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock pclk               |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pclk                              |             Target |          41.666 ns |         24.000 MHz 
                                        | Actual (all paths) |         111.591 ns |          8.961 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock pclk               |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From u_HSOSC.osc_inst/CLKHF            |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "u_HSOSC.osc_inst/CLKHF"
=======================
create_clock -name {u_HSOSC.osc_inst/CLKHF} -period 41.6667 [get_pins {u_HSOSC.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
      Clock u_HSOSC.osc_inst/CLKHF      |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From u_HSOSC.osc_inst/CLKHF            |             Target |          41.666 ns |         24.000 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
      Clock u_HSOSC.osc_inst/CLKHF      |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pclk                              |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 98.1325%

3.1.2  Timing Errors
---------------------
Timing Errors: 44 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 2744.910 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {pclk} -period 41.66                                                                                                    
66666666667 [get_ports pclk]            |   41.666 ns |  -69.925 ns |   47   |  111.592 ns |   8.961 MHz |      2028      |       44       
                                        |             |             |        |             |             |                |                
create_clock -name {u_HSOSC.osc_inst/CL                                                                                                    
KHF} -period 41.6667 [get_pins {u_HSOSC                                                                                                    
.osc_inst/CLKHF }]                      |   41.667 ns |   20.837 ns |    0   |   20.830 ns |  48.008 MHz |       225      |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
je/un5_QNT_DU.QNT_DU_ret_18_Z.ff_inst/D  |  -69.925 ns 
je/un5_QNT_DU.QNT_DU_ret_15_Z.ff_inst/D  |  -69.408 ns 
je/ram_rom/zzdu_ram_zzdu_ram_0_0.ebr_inst/WDATA14              
                                         |  -69.358 ns 
je/un5_QNT_DU.QNT_DU_ret_19_Z.ff_inst/D  |  -69.303 ns 
je/un5_QNT_DU.QNT_DU_ret_16_Z.ff_inst/D  |  -69.303 ns 
je/QNT_DU_ret_416_Z[2].ff_inst/D         |  -68.668 ns 
je/QNT_DU_ret_416_Z[0].ff_inst/D         |  -68.402 ns 
je/ram_rom/zzdu_ram_zzdu_ram_0_0.ebr_inst/WDATA9              
                                         |  -67.677 ns 
je/QNT_DU_ret_416_Z[1].ff_inst/D         |  -67.674 ns 
je/ram_rom/zzdu_ram_zzdu_ram_0_0.ebr_inst/WDATA11              
                                         |  -66.683 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|          44 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {pclk} -period 41.66                                                                                                    
66666666667 [get_ports pclk]            |    0.000 ns |    2.596 ns |    1   |        ---- |        ---- |      2028      |        0       
                                        |             |             |        |             |             |                |                
create_clock -name {u_HSOSC.osc_inst/CL                                                                                                    
KHF} -period 41.6667 [get_pins {u_HSOSC                                                                                                    
.osc_inst/CLKHF }]                      |    0.000 ns |    3.112 ns |    2   |        ---- |        ---- |       225      |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/WADDR8              
                                         |    2.596 ns 
yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/WADDR7              
                                         |    2.596 ns 
yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/WADDR6              
                                         |    2.596 ns 
yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/WADDR5              
                                         |    2.596 ns 
yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/WADDR4              
                                         |    2.596 ns 
yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/WADDR3              
                                         |    2.596 ns 
yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/WADDR2              
                                         |    2.596 ns 
yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/WADDR1              
                                         |    2.596 ns 
yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/WADDR0              
                                         |    2.596 ns 
je/ram_rom/du_ram_du_ram_0_0.ebr_inst/WADDR6              
                                         |    2.596 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
cam_buf/u_spram0.vfb_b_inst/DATAOUT2    |    No arrival or required
cam_buf/u_spram0.vfb_b_inst/DATAOUT10   |    No arrival or required
cam_buf/u_spram2.vfb_b_inst/DATAOUT2    |    No arrival or required
cam_buf/u_spram2.vfb_b_inst/DATAOUT10   |    No arrival or required
cam_buf/u_spram0.vfb_b_inst/DATAOUT3    |    No arrival or required
cam_buf/u_spram0.vfb_b_inst/DATAOUT11   |    No arrival or required
cam_buf/u_spram2.vfb_b_inst/DATAOUT3    |    No arrival or required
cam_buf/u_spram2.vfb_b_inst/DATAOUT11   |    No arrival or required
cam_buf/u_spram0.vfb_b_inst/DATAOUT6    |    No arrival or required
cam_buf/u_spram0.vfb_b_inst/DATAOUT14   |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                       110
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{pix_per_line_Z[14].ff_inst/SR   pix_per_line_Z[15].ff_inst/SR}                           
                                        |           No arrival time
{pix_per_line_Z[12].ff_inst/SR   pix_per_line_Z[13].ff_inst/SR}                           
                                        |           No arrival time
{pix_per_line_Z[10].ff_inst/SR   pix_per_line_Z[11].ff_inst/SR}                           
                                        |           No arrival time
{pix_per_line_Z[8].ff_inst/SR   pix_per_line_Z[9].ff_inst/SR}                           
                                        |           No arrival time
{pix_per_line_Z[6].ff_inst/SR   pix_per_line_Z[7].ff_inst/SR}                           
                                        |           No arrival time
{pix_per_line_Z[4].ff_inst/SR   pix_per_line_Z[5].ff_inst/SR}                           
                                        |           No arrival time
{pix_per_line_Z[2].ff_inst/SR   pix_per_line_Z[3].ff_inst/SR}                           
                                        |           No arrival time
pix_per_line_Z[1].ff_inst/SR            |           No arrival time
pix_per_line_Z[0].ff_inst/SR            |           No arrival time
je/ram_rom/zzidx_rom_data_2_0_0.ebr_inst/RADDR5                           
                                        |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        99
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
ssel                                    |                     input
sclk                                    |                     input
img_req                                 |                     input
pdata[7]                                |                     input
pdata[6]                                |                     input
pdata[5]                                |                     input
pdata[4]                                |                     input
pdata[3]                                |                     input
pdata[2]                                |                     input
pdata[1]                                |                     input
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        21
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {pclk} -period 41.6666666666667 [get_ports pclk]
----------------------------------------------------------------------
2028 endpoints scored, 44 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : SRAM
MPW Pin          : CLOCK
MPW Period       : 0.418 ns
Clock Period     : 41.6667 ns
Period margin    : 41.2487 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/un5_QNT_DU.QNT_DU_ret_18_Z.ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 47
Delay Ratio      : 83.2% (route), 16.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -69.925 ns  (Failed)

  Destination Clock Arrival Time (pclk:R#2)    41.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )                50.334

  Source Clock Arrival Time (pclk:R#1)     0.000
+ Source Clock Source Latency              0.000
+ Source Clock Path Delay                  8.867
+ Data Path Delay                        111.393
--------------------------------------   -------
End-of-path arrival time( ns )           120.260

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  716     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR_EBR_R20C10  RCLK_TO_RDATA_DELAY  1.179        10.046  3       
je/dctdu_ram_do[0]                                        NET DELAY            3.391        13.437  1       
je/dctdu_ram_do_sbtinv[0]/D->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE_R15C8A    D1_TO_F1_DELAY       0.450        13.887  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            3.682        17.569  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE_R16C13A   B0_TO_COUT0_DELAY    0.358        17.927  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.000        17.927  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE_R16C13A   CIN1_TO_COUT1_DELAY  0.278        18.205  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.000        18.205  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE_R16C13B   CIN0_TO_COUT0_DELAY  0.278        18.483  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.000        18.483  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE_R16C13B   CIN1_TO_COUT1_DELAY  0.278        18.761  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.000        18.761  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE_R16C13C   CIN0_TO_COUT0_DELAY  0.278        19.039  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.000        19.039  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE_R16C13C   CIN1_TO_COUT1_DELAY  0.278        19.317  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.000        19.317  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE_R16C13D   CIN0_TO_COUT0_DELAY  0.278        19.595  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.000        19.595  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE_R16C13D   CIN1_TO_COUT1_DELAY  0.278        19.873  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.556        20.429  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE_R16C14A   CIN0_TO_COUT0_DELAY  0.278        20.707  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.000        20.707  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE_R16C14A   CIN1_TO_COUT1_DELAY  0.278        20.985  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.000        20.985  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE_R16C14B   CIN0_TO_COUT0_DELAY  0.278        21.263  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.000        21.263  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE_R16C14B   CIN1_TO_COUT1_DELAY  0.278        21.541  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.000        21.541  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE_R16C14C   CIN0_TO_COUT0_DELAY  0.278        21.819  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.000        21.819  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE_R16C14C   CIN1_TO_COUT1_DELAY  0.278        22.097  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.000        22.097  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE_R16C14D   CIN0_TO_COUT0_DELAY  0.278        22.375  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.000        22.375  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE_R16C14D   CIN1_TO_COUT1_DELAY  0.278        22.653  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.556        23.209  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE_R16C15A   CIN0_TO_COUT0_DELAY  0.278        23.487  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.662        24.149  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE_R16C15A   D1_TO_F1_DELAY       0.450        24.599  9       
je/mult1_inf_abs1_a_0[17]                                 NET DELAY            3.960        28.559  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[17]/D->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[17]/Z
                                          SLICE_R15C8A    D0_TO_F0_DELAY       0.450        29.009  3       
je/mult1_inf_abs1[17]                                     NET DELAY            2.437        31.446  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_4_RNICLDD8/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_4_RNICLDD8/Z
                                          SLICE_R15C8B    C0_TO_F0_DELAY       0.477        31.923  1       
je/mult1_un10_sum_0_axb_2                                 NET DELAY            0.305        32.228  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8/Z
                                          SLICE_R15C8B    C1_TO_F1_DELAY       0.450        32.678  1       
je/fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8
                                                          NET DELAY            3.682        36.360  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI9NEOQ.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI9NEOQ.fa22_inst/CO1
                                          SLICE_R15C13B   B1_TO_COUT1_DELAY    0.358        36.718  2       
je/mult1_un10_sum_0_cry_2                                 NET DELAY            0.000        36.718  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CO0
                                          SLICE_R15C13C   CIN0_TO_COUT0_DELAY  0.278        36.996  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.CO0
                                                          NET DELAY            0.000        36.996  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CO1
                                          SLICE_R15C13C   CIN1_TO_COUT1_DELAY  0.278        37.274  2       
je/mult1_un10_sum_0_cry_4                                 NET DELAY            0.662        37.936  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/D0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/S0
                                          SLICE_R15C13D   D0_TO_F0_DELAY       0.450        38.386  2       
je/mult1_un10_sum0[5]                                     NET DELAY            4.026        42.412  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIO1IAB5/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIO1IAB5/Z
                                          SLICE_R15C7D    B1_TO_F1_DELAY       0.450        42.862  1       
je/fdtbl_rom_data_2_0_dreg_ret_24_RNIO1IAB5
                                                          NET DELAY            3.682        46.544  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIDPOPNJ.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIDPOPNJ.fa22_inst/S1
                                          SLICE_R16C5D    B1_TO_F1_DELAY       0.450        46.994  2       
je/mult1_un17_sum0[6]                                     NET DELAY            2.556        49.550  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIK1HGVR_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIK1HGVR_0/Z
                                          SLICE_R17C5B    A1_TO_F1_DELAY       0.450        50.000  1       
je/fdtbl_rom_data_2_0_dreg_ret_24_RNIK1HGVR_0
                                                          NET DELAY            4.715        54.715  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI2LGTJB2/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI2LGTJB2/Z
                                          SLICE_R25C6C    B0_TO_F0_DELAY       0.450        55.165  4       
je/mult1_un17_sum[6]                                      NET DELAY            3.033        58.198  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI8U66HM/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI8U66HM/Z
                                          SLICE_R23C6B    C0_TO_F0_DELAY       0.450        58.648  1       
je/fdtbl_rom_data_2_0_dreg_ret_15_RNI8U66HM
                                                          NET DELAY            2.490        61.138  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI6LQUKT1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI6LQUKT1.fa22_inst/S0
                                          SLICE_R24C7A    B0_TO_F0_DELAY       0.450        61.588  2       
je/mult1_un24_sum0[7]                                     NET DELAY            3.669        65.257  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNIS02A8J1/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNIS02A8J1/Z
                                          SLICE_R22C9D    A0_TO_F0_DELAY       0.450        65.707  1       
je/mult1_un31_sum_0_axb_8                                 NET DELAY            3.682        69.389  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIIMG3B52.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIIMG3B52.fa22_inst/S1
                                          SLICE_R23C5A    B1_TO_F1_DELAY       0.450        69.839  15      
je/mult1_un31_sum0[8]                                     NET DELAY            4.914        74.753  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNIMFTEIA3_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNIMFTEIA3_0/Z
                                          SLICE_R15C9A    D1_TO_F1_DELAY       0.477        75.230  35      
je/mult1_un31_sum[8]                                      NET DELAY            4.755        79.985  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI2EEA1D2_0/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI2EEA1D2_0/Z
                                          SLICE_R24C8B    B1_TO_F1_DELAY       0.450        80.435  1       
je/fdtbl_rom_data_2_0_dreg_ret_15_RNI2EEA1D2_0
                                                          NET DELAY            4.199        84.634  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNICRQR6B3.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNICRQR6B3.fa22_inst/S0
                                          SLICE_R18C11A   B0_TO_F0_DELAY       0.450        85.084  2       
je/mult1_un38_sum1[7]                                     NET DELAY            3.285        88.369  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5FG8II3/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5FG8II3/Z
                                          SLICE_R22C8A    D0_TO_F0_DELAY       0.450        88.819  1       
je/mult1_un45_sum_0_axb_8                                 NET DELAY            2.490        91.309  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9OOE6B3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9OOE6B3.fa22_inst/S1
                                          SLICE_R22C7A    B1_TO_F1_DELAY       0.450        91.759  16      
je/mult1_un45_sum0[8]                                     NET DELAY            3.364        95.123  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIELU1OT2/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIELU1OT2/Z
                                          SLICE_R24C11C   D0_TO_F0_DELAY       0.450        95.573  2       
je/fdtbl_rom_data_2_0_dreg_ret_15_RNIELU1OT2
                                                          NET DELAY            4.397        99.970  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3RMG0C1/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3RMG0C1/Z
                                          SLICE_R15C9C    D0_TO_F0_DELAY       0.450       100.420  31      
je/mult1_un45_sum[8]                                      NET DELAY            4.437       104.857  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI8QI9NN2/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI8QI9NN2/Z
                                          SLICE_R25C13B   D0_TO_F0_DELAY       0.450       105.307  1       
je/fdtbl_rom_data_2_0_dreg_ret_15_RNI8QI9NN2
                                                          NET DELAY            2.490       107.797  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIALDRJI3.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIALDRJI3.fa22_inst/S0
                                          SLICE_R25C12A   B0_TO_F0_DELAY       0.450       108.247  2       
je/mult1_un52_sum0[7]                                     NET DELAY            3.152       111.399  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI4QPC612/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI4QPC612/Z
                                          SLICE_R25C14A   A1_TO_F1_DELAY       0.450       111.849  1       
je/mult1_un59_sum_0_axb_8                                 NET DELAY            3.603       115.452  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI4N6F5K3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI4N6F5K3.fa22_inst/S1
                                          SLICE_R22C15A   B1_TO_F1_DELAY       0.450       115.902  2       
je/mult1_un59_sum0[8]                                     NET DELAY            3.881       119.783  1       
SLICE_696/D0->SLICE_696/F0                SLICE_R25C8C    D0_TO_F0_DELAY       0.477       120.260  1       
je/mult1_un59_sum0[8]/sig_032/FeedThruLUT
                                                          NET DELAY            0.000       120.260  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  716     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/un5_QNT_DU.QNT_DU_ret_15_Z.ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 47
Delay Ratio      : 83.2% (route), 16.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -69.408 ns  (Failed)

  Destination Clock Arrival Time (pclk:R#2)    41.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )                50.334

  Source Clock Arrival Time (pclk:R#1)     0.000
+ Source Clock Source Latency              0.000
+ Source Clock Path Delay                  8.867
+ Data Path Delay                        110.876
--------------------------------------   -------
End-of-path arrival time( ns )           119.743

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  716     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR_EBR_R20C10  RCLK_TO_RDATA_DELAY  1.179        10.046  3       
je/dctdu_ram_do[0]                                        NET DELAY            3.391        13.437  1       
je/dctdu_ram_do_sbtinv[0]/D->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE_R15C8A    D1_TO_F1_DELAY       0.450        13.887  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            3.682        17.569  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE_R16C13A   B0_TO_COUT0_DELAY    0.358        17.927  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.000        17.927  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE_R16C13A   CIN1_TO_COUT1_DELAY  0.278        18.205  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.000        18.205  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE_R16C13B   CIN0_TO_COUT0_DELAY  0.278        18.483  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.000        18.483  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE_R16C13B   CIN1_TO_COUT1_DELAY  0.278        18.761  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.000        18.761  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE_R16C13C   CIN0_TO_COUT0_DELAY  0.278        19.039  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.000        19.039  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE_R16C13C   CIN1_TO_COUT1_DELAY  0.278        19.317  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.000        19.317  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE_R16C13D   CIN0_TO_COUT0_DELAY  0.278        19.595  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.000        19.595  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE_R16C13D   CIN1_TO_COUT1_DELAY  0.278        19.873  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.556        20.429  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE_R16C14A   CIN0_TO_COUT0_DELAY  0.278        20.707  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.000        20.707  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE_R16C14A   CIN1_TO_COUT1_DELAY  0.278        20.985  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.000        20.985  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE_R16C14B   CIN0_TO_COUT0_DELAY  0.278        21.263  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.000        21.263  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE_R16C14B   CIN1_TO_COUT1_DELAY  0.278        21.541  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.000        21.541  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE_R16C14C   CIN0_TO_COUT0_DELAY  0.278        21.819  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.000        21.819  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE_R16C14C   CIN1_TO_COUT1_DELAY  0.278        22.097  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.000        22.097  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE_R16C14D   CIN0_TO_COUT0_DELAY  0.278        22.375  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.000        22.375  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE_R16C14D   CIN1_TO_COUT1_DELAY  0.278        22.653  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.556        23.209  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE_R16C15A   CIN0_TO_COUT0_DELAY  0.278        23.487  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.662        24.149  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE_R16C15A   D1_TO_F1_DELAY       0.450        24.599  9       
je/mult1_inf_abs1_a_0[17]                                 NET DELAY            3.960        28.559  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[17]/D->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[17]/Z
                                          SLICE_R15C8A    D0_TO_F0_DELAY       0.450        29.009  3       
je/mult1_inf_abs1[17]                                     NET DELAY            2.437        31.446  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_4_RNICLDD8/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_4_RNICLDD8/Z
                                          SLICE_R15C8B    C0_TO_F0_DELAY       0.477        31.923  1       
je/mult1_un10_sum_0_axb_2                                 NET DELAY            0.305        32.228  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8/Z
                                          SLICE_R15C8B    C1_TO_F1_DELAY       0.450        32.678  1       
je/fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8
                                                          NET DELAY            3.682        36.360  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI9NEOQ.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI9NEOQ.fa22_inst/CO1
                                          SLICE_R15C13B   B1_TO_COUT1_DELAY    0.358        36.718  2       
je/mult1_un10_sum_0_cry_2                                 NET DELAY            0.000        36.718  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CO0
                                          SLICE_R15C13C   CIN0_TO_COUT0_DELAY  0.278        36.996  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.CO0
                                                          NET DELAY            0.000        36.996  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CO1
                                          SLICE_R15C13C   CIN1_TO_COUT1_DELAY  0.278        37.274  2       
je/mult1_un10_sum_0_cry_4                                 NET DELAY            0.662        37.936  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/D0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/S0
                                          SLICE_R15C13D   D0_TO_F0_DELAY       0.450        38.386  2       
je/mult1_un10_sum0[5]                                     NET DELAY            4.026        42.412  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIO1IAB5/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIO1IAB5/Z
                                          SLICE_R15C7D    B1_TO_F1_DELAY       0.450        42.862  1       
je/fdtbl_rom_data_2_0_dreg_ret_24_RNIO1IAB5
                                                          NET DELAY            3.682        46.544  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIDPOPNJ.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIDPOPNJ.fa22_inst/S1
                                          SLICE_R16C5D    B1_TO_F1_DELAY       0.450        46.994  2       
je/mult1_un17_sum0[6]                                     NET DELAY            2.556        49.550  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIK1HGVR_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIK1HGVR_0/Z
                                          SLICE_R17C5B    A1_TO_F1_DELAY       0.450        50.000  1       
je/fdtbl_rom_data_2_0_dreg_ret_24_RNIK1HGVR_0
                                                          NET DELAY            4.715        54.715  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI2LGTJB2/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI2LGTJB2/Z
                                          SLICE_R25C6C    B0_TO_F0_DELAY       0.450        55.165  4       
je/mult1_un17_sum[6]                                      NET DELAY            3.033        58.198  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI8U66HM/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI8U66HM/Z
                                          SLICE_R23C6B    C0_TO_F0_DELAY       0.450        58.648  1       
je/fdtbl_rom_data_2_0_dreg_ret_15_RNI8U66HM
                                                          NET DELAY            2.490        61.138  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI6LQUKT1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI6LQUKT1.fa22_inst/S0
                                          SLICE_R24C7A    B0_TO_F0_DELAY       0.450        61.588  2       
je/mult1_un24_sum0[7]                                     NET DELAY            3.669        65.257  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNIS02A8J1/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNIS02A8J1/Z
                                          SLICE_R22C9D    A0_TO_F0_DELAY       0.450        65.707  1       
je/mult1_un31_sum_0_axb_8                                 NET DELAY            3.682        69.389  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIIMG3B52.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIIMG3B52.fa22_inst/S1
                                          SLICE_R23C5A    B1_TO_F1_DELAY       0.450        69.839  15      
je/mult1_un31_sum0[8]                                     NET DELAY            4.914        74.753  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNIMFTEIA3_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNIMFTEIA3_0/Z
                                          SLICE_R15C9A    D1_TO_F1_DELAY       0.477        75.230  35      
je/mult1_un31_sum[8]                                      NET DELAY            4.755        79.985  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI2EEA1D2_0/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI2EEA1D2_0/Z
                                          SLICE_R24C8B    B1_TO_F1_DELAY       0.450        80.435  1       
je/fdtbl_rom_data_2_0_dreg_ret_15_RNI2EEA1D2_0
                                                          NET DELAY            4.199        84.634  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNICRQR6B3.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNICRQR6B3.fa22_inst/S0
                                          SLICE_R18C11A   B0_TO_F0_DELAY       0.450        85.084  2       
je/mult1_un38_sum1[7]                                     NET DELAY            3.285        88.369  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5FG8II3/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5FG8II3/Z
                                          SLICE_R22C8A    D0_TO_F0_DELAY       0.450        88.819  1       
je/mult1_un45_sum_0_axb_8                                 NET DELAY            2.490        91.309  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9OOE6B3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9OOE6B3.fa22_inst/S1
                                          SLICE_R22C7A    B1_TO_F1_DELAY       0.450        91.759  16      
je/mult1_un45_sum0[8]                                     NET DELAY            3.364        95.123  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIELU1OT2/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIELU1OT2/Z
                                          SLICE_R24C11C   D0_TO_F0_DELAY       0.450        95.573  2       
je/fdtbl_rom_data_2_0_dreg_ret_15_RNIELU1OT2
                                                          NET DELAY            4.397        99.970  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3RMG0C1/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3RMG0C1/Z
                                          SLICE_R15C9C    D0_TO_F0_DELAY       0.450       100.420  31      
je/mult1_un45_sum[8]                                      NET DELAY            4.437       104.857  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI8QI9NN2/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI8QI9NN2/Z
                                          SLICE_R25C13B   D0_TO_F0_DELAY       0.450       105.307  1       
je/fdtbl_rom_data_2_0_dreg_ret_15_RNI8QI9NN2
                                                          NET DELAY            2.490       107.797  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIALDRJI3.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIALDRJI3.fa22_inst/S0
                                          SLICE_R25C12A   B0_TO_F0_DELAY       0.450       108.247  2       
je/mult1_un52_sum0[7]                                     NET DELAY            3.152       111.399  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI4QPC612/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI4QPC612/Z
                                          SLICE_R25C14A   A1_TO_F1_DELAY       0.450       111.849  1       
je/mult1_un59_sum_0_axb_8                                 NET DELAY            3.603       115.452  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI4N6F5K3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI4N6F5K3.fa22_inst/S1
                                          SLICE_R22C15A   B1_TO_F1_DELAY       0.450       115.902  2       
je/mult1_un59_sum0[8]                                     NET DELAY            3.364       119.266  1       
SLICE_4143/D1->SLICE_4143/F1              SLICE_R22C10A   D1_TO_F1_DELAY       0.477       119.743  1       
je/mult1_un59_sum0[8]/sig_034/FeedThruLUT
                                                          NET DELAY            0.000       119.743  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  716     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/un5_QNT_DU.QNT_DU_ret_14_Z.ff_inst/Q
Path End         : je/ram_rom/zzdu_ram_zzdu_ram_0_0.ebr_inst/WDATA14
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 39
Delay Ratio      : 84.9% (route), 15.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -69.358 ns  (Failed)

  Destination Clock Arrival Time (pclk:R#2)    41.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
- Setup Time                                    0.305
-------------------------------------------   -------
End-of-path required time( ns )                50.228

  Source Clock Arrival Time (pclk:R#1)     0.000
+ Source Clock Source Latency              0.000
+ Source Clock Path Delay                  8.867
+ Data Path Delay                        110.720
--------------------------------------   -------
End-of-path arrival time( ns )           119.587

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  716     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{je/un5_QNT_DU.QNT_DU_ret_14_Z.ff_inst/CK   je/QNT_DU_ret_15_Z.ff_inst/CK}->je/un5_QNT_DU.QNT_DU_ret_14_Z.ff_inst/Q
                                          SLICE_R19C8D    CLK_TO_Q0_DELAY      1.391        10.258  2       
je/mult1_un52_sum_reto[8]                                 NET DELAY            2.874        13.132  1       
je/un5_QNT_DU.QNT_DU_ret_14_RNILEJH/D->je/un5_QNT_DU.QNT_DU_ret_14_RNILEJH/Z
                                          SLICE_R21C10A   D0_TO_F0_DELAY       0.450        13.582  9       
je/mult1_un59_sum[8]                                      NET DELAY            3.881        17.463  1       
je/un5_QNT_DU.QNT_DU_ret_426_RNI93NR/D->je/un5_QNT_DU.QNT_DU_ret_426_RNI93NR/Z
                                          SLICE_R18C8B    D0_TO_F0_DELAY       0.450        17.913  1       
je/QNT_DU_ret_426_RNI93NR                                 NET DELAY            2.490        20.403  1       
je/un5_QNT_DU.QNT_DU_ret_415_RNIN4I52.fa22_inst/B1->je/un5_QNT_DU.QNT_DU_ret_415_RNIN4I52.fa22_inst/CO1
                                          SLICE_R18C7B    B1_TO_COUT1_DELAY    0.358        20.761  2       
je/mult1_un66_sum_cry_2                                   NET DELAY            0.662        21.423  1       
je/un5_QNT_DU.QNT_DU_ret_3_RNI178Q3.fa22_inst/D0->je/un5_QNT_DU.QNT_DU_ret_3_RNI178Q3.fa22_inst/S0
                                          SLICE_R18C7C    D0_TO_F0_DELAY       0.450        21.873  2       
je/mult1_un66_sum[3]                                      NET DELAY            4.146        26.019  1       
je/un5_QNT_DU.QNT_DU_ret_77_RNI3ARD9.fa22_inst/C1->je/un5_QNT_DU.QNT_DU_ret_77_RNI3ARD9.fa22_inst/CO1
                                          SLICE_R13C9C    C1_TO_COUT1_DELAY    0.344        26.363  2       
je/mult1_un73_sum_1_cry_4                                 NET DELAY            0.000        26.363  1       
je/un5_QNT_DU.QNT_DU_ret_1_RNI03B0K.fa22_inst/CI0->je/un5_QNT_DU.QNT_DU_ret_1_RNI03B0K.fa22_inst/CO0
                                          SLICE_R13C9D    CIN0_TO_COUT0_DELAY  0.278        26.641  2       
je/un5_QNT_DU.QNT_DU_ret_1_RNI03B0K.CO0                   NET DELAY            0.000        26.641  1       
je/un5_QNT_DU.QNT_DU_ret_1_RNI03B0K.fa22_inst/CI1->je/un5_QNT_DU.QNT_DU_ret_1_RNI03B0K.fa22_inst/CO1
                                          SLICE_R13C9D    CIN1_TO_COUT1_DELAY  0.278        26.919  2       
je/mult1_un73_sum_1_cry_6                                 NET DELAY            0.556        27.475  1       
je/un5_QNT_DU.QNT_DU_ret_1_RNI7DM341.fa22_inst/CI0->je/un5_QNT_DU.QNT_DU_ret_1_RNI7DM341.fa22_inst/CO0
                                          SLICE_R13C10A   CIN0_TO_COUT0_DELAY  0.278        27.753  2       
je/un5_QNT_DU.QNT_DU_ret_1_RNI7DM341.CO0                  NET DELAY            0.662        28.415  1       
je/un5_QNT_DU.QNT_DU_ret_1_RNI7DM341.fa22_inst/D1->je/un5_QNT_DU.QNT_DU_ret_1_RNI7DM341.fa22_inst/S1
                                          SLICE_R13C10A   D1_TO_F1_DELAY       0.450        28.865  18      
je/mult1_un73_sum1[8]                                     NET DELAY            4.397        33.262  1       
je/un5_QNT_DU.QNT_DU_ret_416_RNI2CU4J2/D->je/un5_QNT_DU.QNT_DU_ret_416_RNI2CU4J2/Z
                                          SLICE_R21C15A   D0_TO_F0_DELAY       0.477        33.739  34      
je/mult1_un73_sum[8]                                      NET DELAY            5.933        39.672  1       
je/un5_QNT_DU.QNT_DU_ret_25_RNIC8R2A4/C->je/un5_QNT_DU.QNT_DU_ret_25_RNIC8R2A4/Z
                                          SLICE_R11C10B   C0_TO_F0_DELAY       0.477        40.149  1       
je/mult1_un87_sum_0_axb_2                                 NET DELAY            0.305        40.454  1       
SLICE_2807/C1->SLICE_2807/F1              SLICE_R11C10B   C1_TO_F1_DELAY       0.450        40.904  1       
je/QNT_DU_ret_25_RNIDDVIPB                                NET DELAY            4.636        45.540  1       
je/un5_QNT_DU.QNT_DU_ret_26_RNI9HG44U.fa22_inst/B1->je/un5_QNT_DU.QNT_DU_ret_26_RNI9HG44U.fa22_inst/S1
                                          SLICE_R22C11B   B1_TO_F1_DELAY       0.450        45.990  4       
je/mult1_un87_sum0[2]                                     NET DELAY            4.225        50.215  1       
je/un5_QNT_DU.QNT_DU_ret_26_RNI6CVKQ72_1/A->je/un5_QNT_DU.QNT_DU_ret_26_RNI6CVKQ72_1/Z
                                          SLICE_R21C20A   A0_TO_F0_DELAY       0.450        50.665  3       
je/QNT_DU_ret_26_RNI6CVKQ72_1                             NET DELAY            2.556        53.221  1       
SLICE_2749/A1->SLICE_2749/F1              SLICE_R21C20D   A1_TO_F1_DELAY       0.450        53.671  1       
je/QNT_DU_ret_26_RNIO1ODC93                               NET DELAY            2.490        56.161  1       
je/un5_QNT_DU.QNT_DU_ret_RNIHSHI992.fa22_inst/B0->je/un5_QNT_DU.QNT_DU_ret_RNIHSHI992.fa22_inst/S0
                                          SLICE_R22C21C   B0_TO_F0_DELAY       0.450        56.611  4       
je/mult1_un94_sum0[3]                                     NET DELAY            4.199        60.810  1       
je/un5_QNT_DU.QNT_DU_ret_RNIPTSUPK1/B->je/un5_QNT_DU.QNT_DU_ret_RNIPTSUPK1/Z
                                          SLICE_R18C18B   B0_TO_F0_DELAY       0.450        61.260  3       
je/QNT_DU_ret_RNIPTSUPK1                                  NET DELAY            3.682        64.942  1       
SLICE_1925/B1->SLICE_1925/F1              SLICE_R22C22B   B1_TO_F1_DELAY       0.450        65.392  1       
je/QNT_DU_ret_RNISIAVVG1                                  NET DELAY            5.391        70.783  1       
je/un5_QNT_DU.QNT_DU_ret_RNIJUKS7U.fa22_inst/B1->je/un5_QNT_DU.QNT_DU_ret_RNIJUKS7U.fa22_inst/CO1
                                          SLICE_R18C12C   B1_TO_COUT1_DELAY    0.358        71.141  2       
je/mult1_un101_sum_0_cry_4                                NET DELAY            0.662        71.803  1       
je/un5_QNT_DU.QNT_DU_ret_RNIOO3R6D.fa22_inst/D0->je/un5_QNT_DU.QNT_DU_ret_RNIOO3R6D.fa22_inst/S0
                                          SLICE_R18C12D   D0_TO_F0_DELAY       0.450        72.253  4       
je/mult1_un101_sum0[5]                                    NET DELAY            3.550        75.803  1       
je/un5_QNT_DU.QNT_DU_ret_RNIKVDO0L2/C->je/un5_QNT_DU.QNT_DU_ret_RNIKVDO0L2/Z
                                          SLICE_R19C14A   C0_TO_F0_DELAY       0.450        76.253  3       
je/QNT_DU_ret_RNIKVDO0L2                                  NET DELAY            3.152        79.405  1       
SLICE_1917/A1->SLICE_1917/F1              SLICE_R18C11D   A1_TO_F1_DELAY       0.450        79.855  1       
je/QNT_DU_ret_RNIN3B7EP                                   NET DELAY            2.490        82.345  1       
je/un5_QNT_DU.QNT_DU_ret_RNIIMAT7A3.fa22_inst/B1->je/un5_QNT_DU.QNT_DU_ret_RNIIMAT7A3.fa22_inst/CO1
                                          SLICE_R19C12D   B1_TO_COUT1_DELAY    0.358        82.703  2       
je/mult1_un108_sum_0_cry_6                                NET DELAY            0.556        83.259  1       
je/un5_QNT_DU.QNT_DU_ret_RNIIO4JS22.fa22_inst/CI0->je/un5_QNT_DU.QNT_DU_ret_RNIIO4JS22.fa22_inst/CO0
                                          SLICE_R19C13A   CIN0_TO_COUT0_DELAY  0.278        83.537  2       
je/un5_QNT_DU.QNT_DU_ret_RNIIO4JS22.CO0                   NET DELAY            0.662        84.199  1       
je/un5_QNT_DU.QNT_DU_ret_RNIIO4JS22.fa22_inst/D1->je/un5_QNT_DU.QNT_DU_ret_RNIIO4JS22.fa22_inst/S1
                                          SLICE_R19C13A   D1_TO_F1_DELAY       0.450        84.649  19      
je/mult1_un108_sum0[8]                                    NET DELAY            2.768        87.417  1       
je/un5_QNT_DU.QNT_DU_ret_RNIA58DRA2/D->je/un5_QNT_DU.QNT_DU_ret_RNIA58DRA2/Z
                                          SLICE_R19C15B   D1_TO_F1_DELAY       0.450        87.867  1       
je/QNT_DU_ret_RNIA58DRA2                                  NET DELAY            3.669        91.536  1       
je/un5_QNT_DU.QNT_DU_ret_RNIIINUHO2/A->je/un5_QNT_DU.QNT_DU_ret_RNIIINUHO2/Z
                                          SLICE_R21C11B   A0_TO_F0_DELAY       0.450        91.986  18      
je/mult1_un108_sum[8]                                     NET DELAY            4.199        96.185  1       
je/un5_QNT_DU.QNT_DU_ret_RNI4RCM8I3/B->je/un5_QNT_DU.QNT_DU_ret_RNI4RCM8I3/Z
                                          SLICE_R23C18D   B0_TO_F0_DELAY       0.477        96.662  1       
je/mult1_un122_sum_1_axb_3                                NET DELAY            0.305        96.967  1       
SLICE_2593/C1->SLICE_2593/F1              SLICE_R23C18D   C1_TO_F1_DELAY       0.450        97.417  1       
je/QNT_DU_ret_RNIIFET7U3                                  NET DELAY            4.199       101.616  1       
je/un5_QNT_DU.QNT_DU_ret_RNIVS1VN01.fa22_inst/B0->je/un5_QNT_DU.QNT_DU_ret_RNIVS1VN01.fa22_inst/CO0
                                          SLICE_R18C17C   B0_TO_COUT0_DELAY    0.358       101.974  2       
je/un5_QNT_DU.QNT_DU_ret_RNIVS1VN01.CO0                   NET DELAY            0.000       101.974  1       
je/un5_QNT_DU.QNT_DU_ret_RNIVS1VN01.fa22_inst/CI1->je/un5_QNT_DU.QNT_DU_ret_RNIVS1VN01.fa22_inst/CO1
                                          SLICE_R18C17C   CIN1_TO_COUT1_DELAY  0.278       102.252  2       
je/mult1_un122_sum_1_cry_4                                NET DELAY            0.000       102.252  1       
je/un5_QNT_DU.QNT_DU_ret_RNIQOQCUN2.fa22_inst/CI0->je/un5_QNT_DU.QNT_DU_ret_RNIQOQCUN2.fa22_inst/CO0
                                          SLICE_R18C17D   CIN0_TO_COUT0_DELAY  0.278       102.530  2       
je/un5_QNT_DU.QNT_DU_ret_RNIQOQCUN2.CO0                   NET DELAY            0.000       102.530  1       
je/un5_QNT_DU.QNT_DU_ret_RNIQOQCUN2.fa22_inst/CI1->je/un5_QNT_DU.QNT_DU_ret_RNIQOQCUN2.fa22_inst/CO1
                                          SLICE_R18C17D   CIN1_TO_COUT1_DELAY  0.278       102.808  2       
je/mult1_un122_sum_1_cry_6                                NET DELAY            0.556       103.364  1       
je/un5_QNT_DU.QNT_DU_ret_RNIE2HCFT3.fa22_inst/CI0->je/un5_QNT_DU.QNT_DU_ret_RNIE2HCFT3.fa22_inst/CO0
                                          SLICE_R18C18A   CIN0_TO_COUT0_DELAY  0.278       103.642  2       
je/un5_QNT_DU.QNT_DU_ret_RNIE2HCFT3.CO0                   NET DELAY            0.662       104.304  1       
je/un5_QNT_DU.QNT_DU_ret_RNIE2HCFT3.fa22_inst/D1->je/un5_QNT_DU.QNT_DU_ret_RNIE2HCFT3.fa22_inst/S1
                                          SLICE_R18C18A   D1_TO_F1_DELAY       0.450       104.754  2       
je/mult1_un122_sum1[8]                                    NET DELAY            3.960       108.714  1       
je/un5_QNT_DU.QNT_DU_ret_RNISH3CMQ1/D->je/un5_QNT_DU.QNT_DU_ret_RNISH3CMQ1/Z
                                          SLICE_R21C11C   D0_TO_F0_DELAY       0.450       109.164  14      
je/mult1_un122_sum[8]                                     NET DELAY            3.748       112.912  1       
je/un5_QNT_DU.QNT_DU_ret_14_RNIDN5FHQ/A->je/un5_QNT_DU.QNT_DU_ret_14_RNIDN5FHQ/Z
                                          SLICE_R21C16B   A0_TO_F0_DELAY       0.450       113.362  1       
je/mult1_un2_quotient_2s_m[14]                            NET DELAY            2.490       115.852  1       
je/un5_QNT_DU.QNT_DU_ret_14_RNICB98OQ/B->je/un5_QNT_DU.QNT_DU_ret_14_RNICB98OQ/Z
                                          SLICE_R21C16C   B1_TO_F1_DELAY       0.450       116.302  1       
je/DIVIDE_0_i[14]                                         NET DELAY            3.285       119.587  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  716     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/un5_QNT_DU.QNT_DU_ret_19_Z.ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 47
Delay Ratio      : 83.1% (route), 16.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -69.303 ns  (Failed)

  Destination Clock Arrival Time (pclk:R#2)    41.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )                50.334

  Source Clock Arrival Time (pclk:R#1)     0.000
+ Source Clock Source Latency              0.000
+ Source Clock Path Delay                  8.867
+ Data Path Delay                        110.771
--------------------------------------   -------
End-of-path arrival time( ns )           119.638

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  716     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR_EBR_R20C10  RCLK_TO_RDATA_DELAY  1.179        10.046  3       
je/dctdu_ram_do[0]                                        NET DELAY            3.391        13.437  1       
je/dctdu_ram_do_sbtinv[0]/D->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE_R15C8A    D1_TO_F1_DELAY       0.450        13.887  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            3.682        17.569  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE_R16C13A   B0_TO_COUT0_DELAY    0.358        17.927  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.000        17.927  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE_R16C13A   CIN1_TO_COUT1_DELAY  0.278        18.205  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.000        18.205  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE_R16C13B   CIN0_TO_COUT0_DELAY  0.278        18.483  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.000        18.483  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE_R16C13B   CIN1_TO_COUT1_DELAY  0.278        18.761  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.000        18.761  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE_R16C13C   CIN0_TO_COUT0_DELAY  0.278        19.039  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.000        19.039  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE_R16C13C   CIN1_TO_COUT1_DELAY  0.278        19.317  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.000        19.317  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE_R16C13D   CIN0_TO_COUT0_DELAY  0.278        19.595  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.000        19.595  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE_R16C13D   CIN1_TO_COUT1_DELAY  0.278        19.873  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.556        20.429  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE_R16C14A   CIN0_TO_COUT0_DELAY  0.278        20.707  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.000        20.707  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE_R16C14A   CIN1_TO_COUT1_DELAY  0.278        20.985  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.000        20.985  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE_R16C14B   CIN0_TO_COUT0_DELAY  0.278        21.263  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.000        21.263  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE_R16C14B   CIN1_TO_COUT1_DELAY  0.278        21.541  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.000        21.541  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE_R16C14C   CIN0_TO_COUT0_DELAY  0.278        21.819  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.000        21.819  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE_R16C14C   CIN1_TO_COUT1_DELAY  0.278        22.097  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.000        22.097  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE_R16C14D   CIN0_TO_COUT0_DELAY  0.278        22.375  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.000        22.375  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE_R16C14D   CIN1_TO_COUT1_DELAY  0.278        22.653  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.556        23.209  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE_R16C15A   CIN0_TO_COUT0_DELAY  0.278        23.487  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.662        24.149  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE_R16C15A   D1_TO_F1_DELAY       0.450        24.599  9       
je/mult1_inf_abs1_a_0[17]                                 NET DELAY            3.960        28.559  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[17]/D->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[17]/Z
                                          SLICE_R15C8A    D0_TO_F0_DELAY       0.450        29.009  3       
je/mult1_inf_abs1[17]                                     NET DELAY            2.437        31.446  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_4_RNICLDD8/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_4_RNICLDD8/Z
                                          SLICE_R15C8B    C0_TO_F0_DELAY       0.477        31.923  1       
je/mult1_un10_sum_0_axb_2                                 NET DELAY            0.305        32.228  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8/Z
                                          SLICE_R15C8B    C1_TO_F1_DELAY       0.450        32.678  1       
je/fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8
                                                          NET DELAY            3.682        36.360  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI9NEOQ.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI9NEOQ.fa22_inst/CO1
                                          SLICE_R15C13B   B1_TO_COUT1_DELAY    0.358        36.718  2       
je/mult1_un10_sum_0_cry_2                                 NET DELAY            0.000        36.718  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CO0
                                          SLICE_R15C13C   CIN0_TO_COUT0_DELAY  0.278        36.996  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.CO0
                                                          NET DELAY            0.000        36.996  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CO1
                                          SLICE_R15C13C   CIN1_TO_COUT1_DELAY  0.278        37.274  2       
je/mult1_un10_sum_0_cry_4                                 NET DELAY            0.662        37.936  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/D0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/S0
                                          SLICE_R15C13D   D0_TO_F0_DELAY       0.450        38.386  2       
je/mult1_un10_sum0[5]                                     NET DELAY            4.026        42.412  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIO1IAB5/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIO1IAB5/Z
                                          SLICE_R15C7D    B1_TO_F1_DELAY       0.450        42.862  1       
je/fdtbl_rom_data_2_0_dreg_ret_24_RNIO1IAB5
                                                          NET DELAY            3.682        46.544  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIDPOPNJ.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIDPOPNJ.fa22_inst/S1
                                          SLICE_R16C5D    B1_TO_F1_DELAY       0.450        46.994  2       
je/mult1_un17_sum0[6]                                     NET DELAY            2.556        49.550  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIK1HGVR_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIK1HGVR_0/Z
                                          SLICE_R17C5B    A1_TO_F1_DELAY       0.450        50.000  1       
je/fdtbl_rom_data_2_0_dreg_ret_24_RNIK1HGVR_0
                                                          NET DELAY            4.715        54.715  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI2LGTJB2/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI2LGTJB2/Z
                                          SLICE_R25C6C    B0_TO_F0_DELAY       0.450        55.165  4       
je/mult1_un17_sum[6]                                      NET DELAY            3.033        58.198  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI8U66HM/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI8U66HM/Z
                                          SLICE_R23C6B    C0_TO_F0_DELAY       0.450        58.648  1       
je/fdtbl_rom_data_2_0_dreg_ret_15_RNI8U66HM
                                                          NET DELAY            2.490        61.138  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI6LQUKT1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI6LQUKT1.fa22_inst/S0
                                          SLICE_R24C7A    B0_TO_F0_DELAY       0.450        61.588  2       
je/mult1_un24_sum0[7]                                     NET DELAY            3.669        65.257  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNIS02A8J1/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNIS02A8J1/Z
                                          SLICE_R22C9D    A0_TO_F0_DELAY       0.450        65.707  1       
je/mult1_un31_sum_0_axb_8                                 NET DELAY            3.682        69.389  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIIMG3B52.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIIMG3B52.fa22_inst/S1
                                          SLICE_R23C5A    B1_TO_F1_DELAY       0.450        69.839  15      
je/mult1_un31_sum0[8]                                     NET DELAY            4.914        74.753  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNIMFTEIA3_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNIMFTEIA3_0/Z
                                          SLICE_R15C9A    D1_TO_F1_DELAY       0.477        75.230  35      
je/mult1_un31_sum[8]                                      NET DELAY            4.755        79.985  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI2EEA1D2_0/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI2EEA1D2_0/Z
                                          SLICE_R24C8B    B1_TO_F1_DELAY       0.450        80.435  1       
je/fdtbl_rom_data_2_0_dreg_ret_15_RNI2EEA1D2_0
                                                          NET DELAY            4.199        84.634  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNICRQR6B3.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNICRQR6B3.fa22_inst/S0
                                          SLICE_R18C11A   B0_TO_F0_DELAY       0.450        85.084  2       
je/mult1_un38_sum1[7]                                     NET DELAY            3.285        88.369  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5FG8II3/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5FG8II3/Z
                                          SLICE_R22C8A    D0_TO_F0_DELAY       0.450        88.819  1       
je/mult1_un45_sum_0_axb_8                                 NET DELAY            2.490        91.309  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9OOE6B3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9OOE6B3.fa22_inst/S1
                                          SLICE_R22C7A    B1_TO_F1_DELAY       0.450        91.759  16      
je/mult1_un45_sum0[8]                                     NET DELAY            3.364        95.123  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIELU1OT2/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIELU1OT2/Z
                                          SLICE_R24C11C   D0_TO_F0_DELAY       0.450        95.573  2       
je/fdtbl_rom_data_2_0_dreg_ret_15_RNIELU1OT2
                                                          NET DELAY            4.397        99.970  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3RMG0C1/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3RMG0C1/Z
                                          SLICE_R15C9C    D0_TO_F0_DELAY       0.477       100.447  31      
je/mult1_un45_sum[8]                                      NET DELAY            4.808       105.255  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI8QI9NN2_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI8QI9NN2_0/Z
                                          SLICE_R25C13B   A1_TO_F1_DELAY       0.450       105.705  1       
je/fdtbl_rom_data_2_0_dreg_ret_15_RNI8QI9NN2_0
                                                          NET DELAY            2.490       108.195  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNINNABH21.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNINNABH21.fa22_inst/S0
                                          SLICE_R24C14A   B0_TO_F0_DELAY       0.450       108.645  2       
je/mult1_un52_sum1[7]                                     NET DELAY            2.172       110.817  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI48FN512/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI48FN512/Z
                                          SLICE_R25C13D   D1_TO_F1_DELAY       0.450       111.267  1       
je/mult1_un59_sum_1_axb_8                                 NET DELAY            4.199       115.466  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNICKDKI41.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNICKDKI41.fa22_inst/S1
                                          SLICE_R21C6A    B1_TO_F1_DELAY       0.450       115.916  2       
je/mult1_un59_sum1[8]                                     NET DELAY            3.245       119.161  1       
SLICE_695/D0->SLICE_695/F0                SLICE_R21C9B    D0_TO_F0_DELAY       0.477       119.638  1       
je/mult1_un59_sum1[8]/sig_031/FeedThruLUT
                                                          NET DELAY            0.000       119.638  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  716     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/un5_QNT_DU.QNT_DU_ret_16_Z.ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 47
Delay Ratio      : 83.1% (route), 16.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -69.303 ns  (Failed)

  Destination Clock Arrival Time (pclk:R#2)    41.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )                50.334

  Source Clock Arrival Time (pclk:R#1)     0.000
+ Source Clock Source Latency              0.000
+ Source Clock Path Delay                  8.867
+ Data Path Delay                        110.771
--------------------------------------   -------
End-of-path arrival time( ns )           119.638

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  716     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR_EBR_R20C10  RCLK_TO_RDATA_DELAY  1.179        10.046  3       
je/dctdu_ram_do[0]                                        NET DELAY            3.391        13.437  1       
je/dctdu_ram_do_sbtinv[0]/D->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE_R15C8A    D1_TO_F1_DELAY       0.450        13.887  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            3.682        17.569  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE_R16C13A   B0_TO_COUT0_DELAY    0.358        17.927  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.000        17.927  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE_R16C13A   CIN1_TO_COUT1_DELAY  0.278        18.205  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.000        18.205  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE_R16C13B   CIN0_TO_COUT0_DELAY  0.278        18.483  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.000        18.483  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE_R16C13B   CIN1_TO_COUT1_DELAY  0.278        18.761  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.000        18.761  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE_R16C13C   CIN0_TO_COUT0_DELAY  0.278        19.039  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.000        19.039  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE_R16C13C   CIN1_TO_COUT1_DELAY  0.278        19.317  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.000        19.317  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE_R16C13D   CIN0_TO_COUT0_DELAY  0.278        19.595  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.000        19.595  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE_R16C13D   CIN1_TO_COUT1_DELAY  0.278        19.873  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.556        20.429  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE_R16C14A   CIN0_TO_COUT0_DELAY  0.278        20.707  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.000        20.707  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE_R16C14A   CIN1_TO_COUT1_DELAY  0.278        20.985  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.000        20.985  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE_R16C14B   CIN0_TO_COUT0_DELAY  0.278        21.263  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.000        21.263  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE_R16C14B   CIN1_TO_COUT1_DELAY  0.278        21.541  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.000        21.541  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE_R16C14C   CIN0_TO_COUT0_DELAY  0.278        21.819  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.000        21.819  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE_R16C14C   CIN1_TO_COUT1_DELAY  0.278        22.097  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.000        22.097  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE_R16C14D   CIN0_TO_COUT0_DELAY  0.278        22.375  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.000        22.375  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE_R16C14D   CIN1_TO_COUT1_DELAY  0.278        22.653  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.556        23.209  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE_R16C15A   CIN0_TO_COUT0_DELAY  0.278        23.487  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.662        24.149  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE_R16C15A   D1_TO_F1_DELAY       0.450        24.599  9       
je/mult1_inf_abs1_a_0[17]                                 NET DELAY            3.960        28.559  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[17]/D->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[17]/Z
                                          SLICE_R15C8A    D0_TO_F0_DELAY       0.450        29.009  3       
je/mult1_inf_abs1[17]                                     NET DELAY            2.437        31.446  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_4_RNICLDD8/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_4_RNICLDD8/Z
                                          SLICE_R15C8B    C0_TO_F0_DELAY       0.477        31.923  1       
je/mult1_un10_sum_0_axb_2                                 NET DELAY            0.305        32.228  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8/Z
                                          SLICE_R15C8B    C1_TO_F1_DELAY       0.450        32.678  1       
je/fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8
                                                          NET DELAY            3.682        36.360  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI9NEOQ.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI9NEOQ.fa22_inst/CO1
                                          SLICE_R15C13B   B1_TO_COUT1_DELAY    0.358        36.718  2       
je/mult1_un10_sum_0_cry_2                                 NET DELAY            0.000        36.718  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CO0
                                          SLICE_R15C13C   CIN0_TO_COUT0_DELAY  0.278        36.996  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.CO0
                                                          NET DELAY            0.000        36.996  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CO1
                                          SLICE_R15C13C   CIN1_TO_COUT1_DELAY  0.278        37.274  2       
je/mult1_un10_sum_0_cry_4                                 NET DELAY            0.662        37.936  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/D0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/S0
                                          SLICE_R15C13D   D0_TO_F0_DELAY       0.450        38.386  2       
je/mult1_un10_sum0[5]                                     NET DELAY            4.026        42.412  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIO1IAB5/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIO1IAB5/Z
                                          SLICE_R15C7D    B1_TO_F1_DELAY       0.450        42.862  1       
je/fdtbl_rom_data_2_0_dreg_ret_24_RNIO1IAB5
                                                          NET DELAY            3.682        46.544  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIDPOPNJ.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIDPOPNJ.fa22_inst/S1
                                          SLICE_R16C5D    B1_TO_F1_DELAY       0.450        46.994  2       
je/mult1_un17_sum0[6]                                     NET DELAY            2.556        49.550  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIK1HGVR_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIK1HGVR_0/Z
                                          SLICE_R17C5B    A1_TO_F1_DELAY       0.450        50.000  1       
je/fdtbl_rom_data_2_0_dreg_ret_24_RNIK1HGVR_0
                                                          NET DELAY            4.715        54.715  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI2LGTJB2/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI2LGTJB2/Z
                                          SLICE_R25C6C    B0_TO_F0_DELAY       0.450        55.165  4       
je/mult1_un17_sum[6]                                      NET DELAY            3.033        58.198  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI8U66HM/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI8U66HM/Z
                                          SLICE_R23C6B    C0_TO_F0_DELAY       0.450        58.648  1       
je/fdtbl_rom_data_2_0_dreg_ret_15_RNI8U66HM
                                                          NET DELAY            2.490        61.138  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI6LQUKT1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI6LQUKT1.fa22_inst/S0
                                          SLICE_R24C7A    B0_TO_F0_DELAY       0.450        61.588  2       
je/mult1_un24_sum0[7]                                     NET DELAY            3.669        65.257  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNIS02A8J1/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNIS02A8J1/Z
                                          SLICE_R22C9D    A0_TO_F0_DELAY       0.450        65.707  1       
je/mult1_un31_sum_0_axb_8                                 NET DELAY            3.682        69.389  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIIMG3B52.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIIMG3B52.fa22_inst/S1
                                          SLICE_R23C5A    B1_TO_F1_DELAY       0.450        69.839  15      
je/mult1_un31_sum0[8]                                     NET DELAY            4.914        74.753  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNIMFTEIA3_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNIMFTEIA3_0/Z
                                          SLICE_R15C9A    D1_TO_F1_DELAY       0.477        75.230  35      
je/mult1_un31_sum[8]                                      NET DELAY            4.755        79.985  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI2EEA1D2_0/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI2EEA1D2_0/Z
                                          SLICE_R24C8B    B1_TO_F1_DELAY       0.450        80.435  1       
je/fdtbl_rom_data_2_0_dreg_ret_15_RNI2EEA1D2_0
                                                          NET DELAY            4.199        84.634  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNICRQR6B3.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNICRQR6B3.fa22_inst/S0
                                          SLICE_R18C11A   B0_TO_F0_DELAY       0.450        85.084  2       
je/mult1_un38_sum1[7]                                     NET DELAY            3.285        88.369  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5FG8II3/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5FG8II3/Z
                                          SLICE_R22C8A    D0_TO_F0_DELAY       0.450        88.819  1       
je/mult1_un45_sum_0_axb_8                                 NET DELAY            2.490        91.309  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9OOE6B3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9OOE6B3.fa22_inst/S1
                                          SLICE_R22C7A    B1_TO_F1_DELAY       0.450        91.759  16      
je/mult1_un45_sum0[8]                                     NET DELAY            3.364        95.123  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIELU1OT2/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIELU1OT2/Z
                                          SLICE_R24C11C   D0_TO_F0_DELAY       0.450        95.573  2       
je/fdtbl_rom_data_2_0_dreg_ret_15_RNIELU1OT2
                                                          NET DELAY            4.397        99.970  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3RMG0C1/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3RMG0C1/Z
                                          SLICE_R15C9C    D0_TO_F0_DELAY       0.477       100.447  31      
je/mult1_un45_sum[8]                                      NET DELAY            4.808       105.255  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI8QI9NN2_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI8QI9NN2_0/Z
                                          SLICE_R25C13B   A1_TO_F1_DELAY       0.450       105.705  1       
je/fdtbl_rom_data_2_0_dreg_ret_15_RNI8QI9NN2_0
                                                          NET DELAY            2.490       108.195  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNINNABH21.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNINNABH21.fa22_inst/S0
                                          SLICE_R24C14A   B0_TO_F0_DELAY       0.450       108.645  2       
je/mult1_un52_sum1[7]                                     NET DELAY            2.172       110.817  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI48FN512/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI48FN512/Z
                                          SLICE_R25C13D   D1_TO_F1_DELAY       0.450       111.267  1       
je/mult1_un59_sum_1_axb_8                                 NET DELAY            4.199       115.466  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNICKDKI41.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNICKDKI41.fa22_inst/S1
                                          SLICE_R21C6A    B1_TO_F1_DELAY       0.450       115.916  2       
je/mult1_un59_sum1[8]                                     NET DELAY            3.245       119.161  1       
SLICE_695/D1->SLICE_695/F1                SLICE_R21C9B    D1_TO_F1_DELAY       0.477       119.638  1       
je/mult1_un59_sum1[8]/sig_033/FeedThruLUT
                                                          NET DELAY            0.000       119.638  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  716     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/QNT_DU_ret_416_Z[2].ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 47
Delay Ratio      : 83.1% (route), 16.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -68.668 ns  (Failed)

  Destination Clock Arrival Time (pclk:R#2)    41.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )                50.334

  Source Clock Arrival Time (pclk:R#1)     0.000
+ Source Clock Source Latency              0.000
+ Source Clock Path Delay                  8.867
+ Data Path Delay                        110.136
--------------------------------------   -------
End-of-path arrival time( ns )           119.003

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  716     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR_EBR_R20C10  RCLK_TO_RDATA_DELAY  1.179        10.046  3       
je/dctdu_ram_do[0]                                        NET DELAY            3.391        13.437  1       
je/dctdu_ram_do_sbtinv[0]/D->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE_R15C8A    D1_TO_F1_DELAY       0.450        13.887  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            3.682        17.569  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE_R16C13A   B0_TO_COUT0_DELAY    0.358        17.927  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.000        17.927  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE_R16C13A   CIN1_TO_COUT1_DELAY  0.278        18.205  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.000        18.205  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE_R16C13B   CIN0_TO_COUT0_DELAY  0.278        18.483  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.000        18.483  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE_R16C13B   CIN1_TO_COUT1_DELAY  0.278        18.761  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.000        18.761  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE_R16C13C   CIN0_TO_COUT0_DELAY  0.278        19.039  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.000        19.039  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE_R16C13C   CIN1_TO_COUT1_DELAY  0.278        19.317  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.000        19.317  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE_R16C13D   CIN0_TO_COUT0_DELAY  0.278        19.595  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.000        19.595  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE_R16C13D   CIN1_TO_COUT1_DELAY  0.278        19.873  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.556        20.429  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE_R16C14A   CIN0_TO_COUT0_DELAY  0.278        20.707  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.000        20.707  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE_R16C14A   CIN1_TO_COUT1_DELAY  0.278        20.985  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.000        20.985  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE_R16C14B   CIN0_TO_COUT0_DELAY  0.278        21.263  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.000        21.263  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE_R16C14B   CIN1_TO_COUT1_DELAY  0.278        21.541  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.000        21.541  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE_R16C14C   CIN0_TO_COUT0_DELAY  0.278        21.819  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.000        21.819  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE_R16C14C   CIN1_TO_COUT1_DELAY  0.278        22.097  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.000        22.097  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE_R16C14D   CIN0_TO_COUT0_DELAY  0.278        22.375  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.000        22.375  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE_R16C14D   CIN1_TO_COUT1_DELAY  0.278        22.653  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.556        23.209  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE_R16C15A   CIN0_TO_COUT0_DELAY  0.278        23.487  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.662        24.149  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE_R16C15A   D1_TO_F1_DELAY       0.450        24.599  9       
je/mult1_inf_abs1_a_0[17]                                 NET DELAY            3.960        28.559  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[17]/D->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[17]/Z
                                          SLICE_R15C8A    D0_TO_F0_DELAY       0.450        29.009  3       
je/mult1_inf_abs1[17]                                     NET DELAY            2.437        31.446  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_4_RNICLDD8/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_4_RNICLDD8/Z
                                          SLICE_R15C8B    C0_TO_F0_DELAY       0.477        31.923  1       
je/mult1_un10_sum_0_axb_2                                 NET DELAY            0.305        32.228  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8/Z
                                          SLICE_R15C8B    C1_TO_F1_DELAY       0.450        32.678  1       
je/fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8
                                                          NET DELAY            3.682        36.360  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI9NEOQ.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI9NEOQ.fa22_inst/CO1
                                          SLICE_R15C13B   B1_TO_COUT1_DELAY    0.358        36.718  2       
je/mult1_un10_sum_0_cry_2                                 NET DELAY            0.000        36.718  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CO0
                                          SLICE_R15C13C   CIN0_TO_COUT0_DELAY  0.278        36.996  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.CO0
                                                          NET DELAY            0.000        36.996  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CO1
                                          SLICE_R15C13C   CIN1_TO_COUT1_DELAY  0.278        37.274  2       
je/mult1_un10_sum_0_cry_4                                 NET DELAY            0.662        37.936  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/D0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/S0
                                          SLICE_R15C13D   D0_TO_F0_DELAY       0.450        38.386  2       
je/mult1_un10_sum0[5]                                     NET DELAY            4.026        42.412  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIO1IAB5/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIO1IAB5/Z
                                          SLICE_R15C7D    B1_TO_F1_DELAY       0.450        42.862  1       
je/fdtbl_rom_data_2_0_dreg_ret_24_RNIO1IAB5
                                                          NET DELAY            3.682        46.544  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIDPOPNJ.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIDPOPNJ.fa22_inst/S1
                                          SLICE_R16C5D    B1_TO_F1_DELAY       0.450        46.994  2       
je/mult1_un17_sum0[6]                                     NET DELAY            2.556        49.550  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIK1HGVR_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIK1HGVR_0/Z
                                          SLICE_R17C5B    A1_TO_F1_DELAY       0.450        50.000  1       
je/fdtbl_rom_data_2_0_dreg_ret_24_RNIK1HGVR_0
                                                          NET DELAY            4.715        54.715  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI2LGTJB2/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI2LGTJB2/Z
                                          SLICE_R25C6C    B0_TO_F0_DELAY       0.450        55.165  4       
je/mult1_un17_sum[6]                                      NET DELAY            3.033        58.198  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI8U66HM/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI8U66HM/Z
                                          SLICE_R23C6B    C0_TO_F0_DELAY       0.450        58.648  1       
je/fdtbl_rom_data_2_0_dreg_ret_15_RNI8U66HM
                                                          NET DELAY            2.490        61.138  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI6LQUKT1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI6LQUKT1.fa22_inst/S0
                                          SLICE_R24C7A    B0_TO_F0_DELAY       0.450        61.588  2       
je/mult1_un24_sum0[7]                                     NET DELAY            3.669        65.257  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNIS02A8J1/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNIS02A8J1/Z
                                          SLICE_R22C9D    A0_TO_F0_DELAY       0.450        65.707  1       
je/mult1_un31_sum_0_axb_8                                 NET DELAY            3.682        69.389  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIIMG3B52.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIIMG3B52.fa22_inst/S1
                                          SLICE_R23C5A    B1_TO_F1_DELAY       0.450        69.839  15      
je/mult1_un31_sum0[8]                                     NET DELAY            4.914        74.753  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNIMFTEIA3_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNIMFTEIA3_0/Z
                                          SLICE_R15C9A    D1_TO_F1_DELAY       0.477        75.230  35      
je/mult1_un31_sum[8]                                      NET DELAY            4.755        79.985  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI2EEA1D2_0/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI2EEA1D2_0/Z
                                          SLICE_R24C8B    B1_TO_F1_DELAY       0.450        80.435  1       
je/fdtbl_rom_data_2_0_dreg_ret_15_RNI2EEA1D2_0
                                                          NET DELAY            4.199        84.634  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNICRQR6B3.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNICRQR6B3.fa22_inst/S0
                                          SLICE_R18C11A   B0_TO_F0_DELAY       0.450        85.084  2       
je/mult1_un38_sum1[7]                                     NET DELAY            3.285        88.369  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5FG8II3/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5FG8II3/Z
                                          SLICE_R22C8A    D0_TO_F0_DELAY       0.450        88.819  1       
je/mult1_un45_sum_0_axb_8                                 NET DELAY            2.490        91.309  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9OOE6B3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9OOE6B3.fa22_inst/S1
                                          SLICE_R22C7A    B1_TO_F1_DELAY       0.450        91.759  16      
je/mult1_un45_sum0[8]                                     NET DELAY            3.364        95.123  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIELU1OT2/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIELU1OT2/Z
                                          SLICE_R24C11C   D0_TO_F0_DELAY       0.450        95.573  2       
je/fdtbl_rom_data_2_0_dreg_ret_15_RNIELU1OT2
                                                          NET DELAY            4.397        99.970  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3RMG0C1/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3RMG0C1/Z
                                          SLICE_R15C9C    D0_TO_F0_DELAY       0.477       100.447  31      
je/mult1_un45_sum[8]                                      NET DELAY            5.351       105.798  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNIB0J2EC1/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNIB0J2EC1/Z
                                          SLICE_R19C13D   A0_TO_F0_DELAY       0.450       106.248  1       
je/fdtbl_rom_data_2_0_dreg_ret_21_RNIB0J2EC1
                                                          NET DELAY            3.603       109.851  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNII0L14F.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNII0L14F.fa22_inst/CO0
                                          SLICE_R22C14B   B0_TO_COUT0_DELAY    0.358       110.209  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNII0L14F.CO0
                                                          NET DELAY            0.662       110.871  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNII0L14F.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNII0L14F.fa22_inst/S1
                                          SLICE_R22C14B   D1_TO_F1_DELAY       0.450       111.321  2       
je/mult1_un59_sum0[2]                                     NET DELAY            3.669       114.990  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNIM84P9G2_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNIM84P9G2_0/Z
                                          SLICE_R19C10D   A0_TO_F0_DELAY       0.450       115.440  1       
je/fdtbl_rom_data_2_0_dreg_ret_21_RNIM84P9G2_0
                                                          NET DELAY            3.086       118.526  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI56IR6R1/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI56IR6R1/Z
                                          SLICE_R18C8C    B1_TO_F1_DELAY       0.477       119.003  1       
je/mult1_un59_sum[2]                                      NET DELAY            0.000       119.003  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  716     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/QNT_DU_ret_416_Z[0].ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 47
Delay Ratio      : 83.1% (route), 16.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -68.402 ns  (Failed)

  Destination Clock Arrival Time (pclk:R#2)    41.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )                50.334

  Source Clock Arrival Time (pclk:R#1)     0.000
+ Source Clock Source Latency              0.000
+ Source Clock Path Delay                  8.867
+ Data Path Delay                        109.870
--------------------------------------   -------
End-of-path arrival time( ns )           118.737

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  716     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR_EBR_R20C10  RCLK_TO_RDATA_DELAY  1.179        10.046  3       
je/dctdu_ram_do[0]                                        NET DELAY            3.391        13.437  1       
je/dctdu_ram_do_sbtinv[0]/D->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE_R15C8A    D1_TO_F1_DELAY       0.450        13.887  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            3.682        17.569  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE_R16C13A   B0_TO_COUT0_DELAY    0.358        17.927  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.000        17.927  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE_R16C13A   CIN1_TO_COUT1_DELAY  0.278        18.205  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.000        18.205  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE_R16C13B   CIN0_TO_COUT0_DELAY  0.278        18.483  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.000        18.483  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE_R16C13B   CIN1_TO_COUT1_DELAY  0.278        18.761  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.000        18.761  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE_R16C13C   CIN0_TO_COUT0_DELAY  0.278        19.039  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.000        19.039  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE_R16C13C   CIN1_TO_COUT1_DELAY  0.278        19.317  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.000        19.317  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE_R16C13D   CIN0_TO_COUT0_DELAY  0.278        19.595  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.000        19.595  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE_R16C13D   CIN1_TO_COUT1_DELAY  0.278        19.873  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.556        20.429  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE_R16C14A   CIN0_TO_COUT0_DELAY  0.278        20.707  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.000        20.707  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE_R16C14A   CIN1_TO_COUT1_DELAY  0.278        20.985  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.000        20.985  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE_R16C14B   CIN0_TO_COUT0_DELAY  0.278        21.263  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.000        21.263  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE_R16C14B   CIN1_TO_COUT1_DELAY  0.278        21.541  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.000        21.541  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE_R16C14C   CIN0_TO_COUT0_DELAY  0.278        21.819  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.000        21.819  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE_R16C14C   CIN1_TO_COUT1_DELAY  0.278        22.097  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.000        22.097  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE_R16C14D   CIN0_TO_COUT0_DELAY  0.278        22.375  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.000        22.375  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE_R16C14D   CIN1_TO_COUT1_DELAY  0.278        22.653  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.556        23.209  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE_R16C15A   CIN0_TO_COUT0_DELAY  0.278        23.487  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.662        24.149  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE_R16C15A   D1_TO_F1_DELAY       0.450        24.599  9       
je/mult1_inf_abs1_a_0[17]                                 NET DELAY            3.960        28.559  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[17]/D->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[17]/Z
                                          SLICE_R15C8A    D0_TO_F0_DELAY       0.450        29.009  3       
je/mult1_inf_abs1[17]                                     NET DELAY            2.437        31.446  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_4_RNICLDD8/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_4_RNICLDD8/Z
                                          SLICE_R15C8B    C0_TO_F0_DELAY       0.477        31.923  1       
je/mult1_un10_sum_0_axb_2                                 NET DELAY            0.305        32.228  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8/Z
                                          SLICE_R15C8B    C1_TO_F1_DELAY       0.450        32.678  1       
je/fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8
                                                          NET DELAY            3.682        36.360  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI9NEOQ.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI9NEOQ.fa22_inst/CO1
                                          SLICE_R15C13B   B1_TO_COUT1_DELAY    0.358        36.718  2       
je/mult1_un10_sum_0_cry_2                                 NET DELAY            0.000        36.718  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CO0
                                          SLICE_R15C13C   CIN0_TO_COUT0_DELAY  0.278        36.996  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.CO0
                                                          NET DELAY            0.000        36.996  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CO1
                                          SLICE_R15C13C   CIN1_TO_COUT1_DELAY  0.278        37.274  2       
je/mult1_un10_sum_0_cry_4                                 NET DELAY            0.662        37.936  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/D0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/S0
                                          SLICE_R15C13D   D0_TO_F0_DELAY       0.450        38.386  2       
je/mult1_un10_sum0[5]                                     NET DELAY            4.026        42.412  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIO1IAB5/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIO1IAB5/Z
                                          SLICE_R15C7D    B1_TO_F1_DELAY       0.450        42.862  1       
je/fdtbl_rom_data_2_0_dreg_ret_24_RNIO1IAB5
                                                          NET DELAY            3.682        46.544  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIDPOPNJ.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIDPOPNJ.fa22_inst/S1
                                          SLICE_R16C5D    B1_TO_F1_DELAY       0.450        46.994  2       
je/mult1_un17_sum0[6]                                     NET DELAY            2.556        49.550  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIK1HGVR_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIK1HGVR_0/Z
                                          SLICE_R17C5B    A1_TO_F1_DELAY       0.450        50.000  1       
je/fdtbl_rom_data_2_0_dreg_ret_24_RNIK1HGVR_0
                                                          NET DELAY            4.715        54.715  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI2LGTJB2/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI2LGTJB2/Z
                                          SLICE_R25C6C    B0_TO_F0_DELAY       0.450        55.165  4       
je/mult1_un17_sum[6]                                      NET DELAY            3.033        58.198  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI8U66HM/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI8U66HM/Z
                                          SLICE_R23C6B    C0_TO_F0_DELAY       0.450        58.648  1       
je/fdtbl_rom_data_2_0_dreg_ret_15_RNI8U66HM
                                                          NET DELAY            2.490        61.138  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI6LQUKT1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI6LQUKT1.fa22_inst/S0
                                          SLICE_R24C7A    B0_TO_F0_DELAY       0.450        61.588  2       
je/mult1_un24_sum0[7]                                     NET DELAY            3.669        65.257  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNIS02A8J1/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNIS02A8J1/Z
                                          SLICE_R22C9D    A0_TO_F0_DELAY       0.450        65.707  1       
je/mult1_un31_sum_0_axb_8                                 NET DELAY            3.682        69.389  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIIMG3B52.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIIMG3B52.fa22_inst/S1
                                          SLICE_R23C5A    B1_TO_F1_DELAY       0.450        69.839  15      
je/mult1_un31_sum0[8]                                     NET DELAY            4.914        74.753  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNIMFTEIA3_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNIMFTEIA3_0/Z
                                          SLICE_R15C9A    D1_TO_F1_DELAY       0.477        75.230  35      
je/mult1_un31_sum[8]                                      NET DELAY            4.755        79.985  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI2EEA1D2_0/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI2EEA1D2_0/Z
                                          SLICE_R24C8B    B1_TO_F1_DELAY       0.450        80.435  1       
je/fdtbl_rom_data_2_0_dreg_ret_15_RNI2EEA1D2_0
                                                          NET DELAY            4.199        84.634  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNICRQR6B3.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNICRQR6B3.fa22_inst/S0
                                          SLICE_R18C11A   B0_TO_F0_DELAY       0.450        85.084  2       
je/mult1_un38_sum1[7]                                     NET DELAY            3.285        88.369  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5FG8II3/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5FG8II3/Z
                                          SLICE_R22C8A    D0_TO_F0_DELAY       0.450        88.819  1       
je/mult1_un45_sum_0_axb_8                                 NET DELAY            2.490        91.309  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9OOE6B3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9OOE6B3.fa22_inst/S1
                                          SLICE_R22C7A    B1_TO_F1_DELAY       0.450        91.759  16      
je/mult1_un45_sum0[8]                                     NET DELAY            3.364        95.123  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIELU1OT2/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIELU1OT2/Z
                                          SLICE_R24C11C   D0_TO_F0_DELAY       0.450        95.573  2       
je/fdtbl_rom_data_2_0_dreg_ret_15_RNIELU1OT2
                                                          NET DELAY            4.397        99.970  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3RMG0C1/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3RMG0C1/Z
                                          SLICE_R15C9C    D0_TO_F0_DELAY       0.450       100.420  31      
je/mult1_un45_sum[8]                                      NET DELAY            4.437       104.857  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI8QI9NN2/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI8QI9NN2/Z
                                          SLICE_R25C13B   D0_TO_F0_DELAY       0.450       105.307  1       
je/fdtbl_rom_data_2_0_dreg_ret_15_RNI8QI9NN2
                                                          NET DELAY            2.490       107.797  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIALDRJI3.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIALDRJI3.fa22_inst/CO0
                                          SLICE_R25C12A   B0_TO_COUT0_DELAY    0.358       108.155  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIALDRJI3.CO0
                                                          NET DELAY            0.662       108.817  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIALDRJI3.fa22_inst/D1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIALDRJI3.fa22_inst/S1
                                          SLICE_R25C12A   D1_TO_F1_DELAY       0.450       109.267  14      
je/mult1_un52_sum0[8]                                     NET DELAY            4.861       114.128  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI7PO90V/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI7PO90V/Z
                                          SLICE_R21C4A    A0_TO_F0_DELAY       0.450       114.578  1       
je/fdtbl_rom_data_2_0_dreg_ret_15_RNI7PO90V
                                                          NET DELAY            3.682       118.260  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI5ASUH03/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI5ASUH03/Z
                                          SLICE_R21C9C    B1_TO_F1_DELAY       0.477       118.737  1       
je/mult1_un59_sum[0]                                      NET DELAY            0.000       118.737  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  716     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/un5_QNT_DU.QNT_DU_ret_14_Z.ff_inst/Q
Path End         : je/ram_rom/zzdu_ram_zzdu_ram_0_0.ebr_inst/WDATA9
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 39
Delay Ratio      : 84.6% (route), 15.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -67.677 ns  (Failed)

  Destination Clock Arrival Time (pclk:R#2)    41.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
- Setup Time                                    0.305
-------------------------------------------   -------
End-of-path required time( ns )                50.228

  Source Clock Arrival Time (pclk:R#1)     0.000
+ Source Clock Source Latency              0.000
+ Source Clock Path Delay                  8.867
+ Data Path Delay                        109.039
--------------------------------------   -------
End-of-path arrival time( ns )           117.906

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  716     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{je/un5_QNT_DU.QNT_DU_ret_14_Z.ff_inst/CK   je/QNT_DU_ret_15_Z.ff_inst/CK}->je/un5_QNT_DU.QNT_DU_ret_14_Z.ff_inst/Q
                                          SLICE_R19C8D    CLK_TO_Q0_DELAY      1.391        10.258  2       
je/mult1_un52_sum_reto[8]                                 NET DELAY            2.874        13.132  1       
je/un5_QNT_DU.QNT_DU_ret_14_RNILEJH/D->je/un5_QNT_DU.QNT_DU_ret_14_RNILEJH/Z
                                          SLICE_R21C10A   D0_TO_F0_DELAY       0.450        13.582  9       
je/mult1_un59_sum[8]                                      NET DELAY            3.881        17.463  1       
je/un5_QNT_DU.QNT_DU_ret_426_RNI93NR/D->je/un5_QNT_DU.QNT_DU_ret_426_RNI93NR/Z
                                          SLICE_R18C8B    D0_TO_F0_DELAY       0.450        17.913  1       
je/QNT_DU_ret_426_RNI93NR                                 NET DELAY            2.490        20.403  1       
je/un5_QNT_DU.QNT_DU_ret_415_RNIN4I52.fa22_inst/B1->je/un5_QNT_DU.QNT_DU_ret_415_RNIN4I52.fa22_inst/CO1
                                          SLICE_R18C7B    B1_TO_COUT1_DELAY    0.358        20.761  2       
je/mult1_un66_sum_cry_2                                   NET DELAY            0.662        21.423  1       
je/un5_QNT_DU.QNT_DU_ret_3_RNI178Q3.fa22_inst/D0->je/un5_QNT_DU.QNT_DU_ret_3_RNI178Q3.fa22_inst/S0
                                          SLICE_R18C7C    D0_TO_F0_DELAY       0.450        21.873  2       
je/mult1_un66_sum[3]                                      NET DELAY            4.146        26.019  1       
je/un5_QNT_DU.QNT_DU_ret_77_RNI3ARD9.fa22_inst/C1->je/un5_QNT_DU.QNT_DU_ret_77_RNI3ARD9.fa22_inst/CO1
                                          SLICE_R13C9C    C1_TO_COUT1_DELAY    0.344        26.363  2       
je/mult1_un73_sum_1_cry_4                                 NET DELAY            0.000        26.363  1       
je/un5_QNT_DU.QNT_DU_ret_1_RNI03B0K.fa22_inst/CI0->je/un5_QNT_DU.QNT_DU_ret_1_RNI03B0K.fa22_inst/CO0
                                          SLICE_R13C9D    CIN0_TO_COUT0_DELAY  0.278        26.641  2       
je/un5_QNT_DU.QNT_DU_ret_1_RNI03B0K.CO0                   NET DELAY            0.000        26.641  1       
je/un5_QNT_DU.QNT_DU_ret_1_RNI03B0K.fa22_inst/CI1->je/un5_QNT_DU.QNT_DU_ret_1_RNI03B0K.fa22_inst/CO1
                                          SLICE_R13C9D    CIN1_TO_COUT1_DELAY  0.278        26.919  2       
je/mult1_un73_sum_1_cry_6                                 NET DELAY            0.556        27.475  1       
je/un5_QNT_DU.QNT_DU_ret_1_RNI7DM341.fa22_inst/CI0->je/un5_QNT_DU.QNT_DU_ret_1_RNI7DM341.fa22_inst/CO0
                                          SLICE_R13C10A   CIN0_TO_COUT0_DELAY  0.278        27.753  2       
je/un5_QNT_DU.QNT_DU_ret_1_RNI7DM341.CO0                  NET DELAY            0.662        28.415  1       
je/un5_QNT_DU.QNT_DU_ret_1_RNI7DM341.fa22_inst/D1->je/un5_QNT_DU.QNT_DU_ret_1_RNI7DM341.fa22_inst/S1
                                          SLICE_R13C10A   D1_TO_F1_DELAY       0.450        28.865  18      
je/mult1_un73_sum1[8]                                     NET DELAY            4.397        33.262  1       
je/un5_QNT_DU.QNT_DU_ret_416_RNI2CU4J2/D->je/un5_QNT_DU.QNT_DU_ret_416_RNI2CU4J2/Z
                                          SLICE_R21C15A   D0_TO_F0_DELAY       0.477        33.739  34      
je/mult1_un73_sum[8]                                      NET DELAY            5.933        39.672  1       
je/un5_QNT_DU.QNT_DU_ret_25_RNIC8R2A4/C->je/un5_QNT_DU.QNT_DU_ret_25_RNIC8R2A4/Z
                                          SLICE_R11C10B   C0_TO_F0_DELAY       0.477        40.149  1       
je/mult1_un87_sum_0_axb_2                                 NET DELAY            0.305        40.454  1       
SLICE_2807/C1->SLICE_2807/F1              SLICE_R11C10B   C1_TO_F1_DELAY       0.450        40.904  1       
je/QNT_DU_ret_25_RNIDDVIPB                                NET DELAY            4.636        45.540  1       
je/un5_QNT_DU.QNT_DU_ret_26_RNI9HG44U.fa22_inst/B1->je/un5_QNT_DU.QNT_DU_ret_26_RNI9HG44U.fa22_inst/S1
                                          SLICE_R22C11B   B1_TO_F1_DELAY       0.450        45.990  4       
je/mult1_un87_sum0[2]                                     NET DELAY            4.225        50.215  1       
je/un5_QNT_DU.QNT_DU_ret_26_RNI6CVKQ72_1/A->je/un5_QNT_DU.QNT_DU_ret_26_RNI6CVKQ72_1/Z
                                          SLICE_R21C20A   A0_TO_F0_DELAY       0.450        50.665  3       
je/QNT_DU_ret_26_RNI6CVKQ72_1                             NET DELAY            2.556        53.221  1       
SLICE_2749/A1->SLICE_2749/F1              SLICE_R21C20D   A1_TO_F1_DELAY       0.450        53.671  1       
je/QNT_DU_ret_26_RNIO1ODC93                               NET DELAY            2.490        56.161  1       
je/un5_QNT_DU.QNT_DU_ret_RNIHSHI992.fa22_inst/B0->je/un5_QNT_DU.QNT_DU_ret_RNIHSHI992.fa22_inst/S0
                                          SLICE_R22C21C   B0_TO_F0_DELAY       0.450        56.611  4       
je/mult1_un94_sum0[3]                                     NET DELAY            4.199        60.810  1       
je/un5_QNT_DU.QNT_DU_ret_RNIPTSUPK1/B->je/un5_QNT_DU.QNT_DU_ret_RNIPTSUPK1/Z
                                          SLICE_R18C18B   B0_TO_F0_DELAY       0.450        61.260  3       
je/QNT_DU_ret_RNIPTSUPK1                                  NET DELAY            3.682        64.942  1       
SLICE_1925/B1->SLICE_1925/F1              SLICE_R22C22B   B1_TO_F1_DELAY       0.450        65.392  1       
je/QNT_DU_ret_RNISIAVVG1                                  NET DELAY            5.391        70.783  1       
je/un5_QNT_DU.QNT_DU_ret_RNIJUKS7U.fa22_inst/B1->je/un5_QNT_DU.QNT_DU_ret_RNIJUKS7U.fa22_inst/CO1
                                          SLICE_R18C12C   B1_TO_COUT1_DELAY    0.358        71.141  2       
je/mult1_un101_sum_0_cry_4                                NET DELAY            0.662        71.803  1       
je/un5_QNT_DU.QNT_DU_ret_RNIOO3R6D.fa22_inst/D0->je/un5_QNT_DU.QNT_DU_ret_RNIOO3R6D.fa22_inst/S0
                                          SLICE_R18C12D   D0_TO_F0_DELAY       0.450        72.253  4       
je/mult1_un101_sum0[5]                                    NET DELAY            3.550        75.803  1       
je/un5_QNT_DU.QNT_DU_ret_RNIKVDO0L2/C->je/un5_QNT_DU.QNT_DU_ret_RNIKVDO0L2/Z
                                          SLICE_R19C14A   C0_TO_F0_DELAY       0.450        76.253  3       
je/QNT_DU_ret_RNIKVDO0L2                                  NET DELAY            3.152        79.405  1       
SLICE_1917/A1->SLICE_1917/F1              SLICE_R18C11D   A1_TO_F1_DELAY       0.450        79.855  1       
je/QNT_DU_ret_RNIN3B7EP                                   NET DELAY            2.490        82.345  1       
je/un5_QNT_DU.QNT_DU_ret_RNIIMAT7A3.fa22_inst/B1->je/un5_QNT_DU.QNT_DU_ret_RNIIMAT7A3.fa22_inst/CO1
                                          SLICE_R19C12D   B1_TO_COUT1_DELAY    0.358        82.703  2       
je/mult1_un108_sum_0_cry_6                                NET DELAY            0.556        83.259  1       
je/un5_QNT_DU.QNT_DU_ret_RNIIO4JS22.fa22_inst/CI0->je/un5_QNT_DU.QNT_DU_ret_RNIIO4JS22.fa22_inst/CO0
                                          SLICE_R19C13A   CIN0_TO_COUT0_DELAY  0.278        83.537  2       
je/un5_QNT_DU.QNT_DU_ret_RNIIO4JS22.CO0                   NET DELAY            0.662        84.199  1       
je/un5_QNT_DU.QNT_DU_ret_RNIIO4JS22.fa22_inst/D1->je/un5_QNT_DU.QNT_DU_ret_RNIIO4JS22.fa22_inst/S1
                                          SLICE_R19C13A   D1_TO_F1_DELAY       0.450        84.649  19      
je/mult1_un108_sum0[8]                                    NET DELAY            2.768        87.417  1       
je/un5_QNT_DU.QNT_DU_ret_RNIA58DRA2/D->je/un5_QNT_DU.QNT_DU_ret_RNIA58DRA2/Z
                                          SLICE_R19C15B   D1_TO_F1_DELAY       0.450        87.867  1       
je/QNT_DU_ret_RNIA58DRA2                                  NET DELAY            3.669        91.536  1       
je/un5_QNT_DU.QNT_DU_ret_RNIIINUHO2/A->je/un5_QNT_DU.QNT_DU_ret_RNIIINUHO2/Z
                                          SLICE_R21C11B   A0_TO_F0_DELAY       0.450        91.986  18      
je/mult1_un108_sum[8]                                     NET DELAY            4.199        96.185  1       
je/un5_QNT_DU.QNT_DU_ret_RNI4RCM8I3/B->je/un5_QNT_DU.QNT_DU_ret_RNI4RCM8I3/Z
                                          SLICE_R23C18D   B0_TO_F0_DELAY       0.477        96.662  1       
je/mult1_un122_sum_1_axb_3                                NET DELAY            0.305        96.967  1       
SLICE_2593/C1->SLICE_2593/F1              SLICE_R23C18D   C1_TO_F1_DELAY       0.450        97.417  1       
je/QNT_DU_ret_RNIIFET7U3                                  NET DELAY            4.199       101.616  1       
je/un5_QNT_DU.QNT_DU_ret_RNIVS1VN01.fa22_inst/B0->je/un5_QNT_DU.QNT_DU_ret_RNIVS1VN01.fa22_inst/CO0
                                          SLICE_R18C17C   B0_TO_COUT0_DELAY    0.358       101.974  2       
je/un5_QNT_DU.QNT_DU_ret_RNIVS1VN01.CO0                   NET DELAY            0.000       101.974  1       
je/un5_QNT_DU.QNT_DU_ret_RNIVS1VN01.fa22_inst/CI1->je/un5_QNT_DU.QNT_DU_ret_RNIVS1VN01.fa22_inst/CO1
                                          SLICE_R18C17C   CIN1_TO_COUT1_DELAY  0.278       102.252  2       
je/mult1_un122_sum_1_cry_4                                NET DELAY            0.000       102.252  1       
je/un5_QNT_DU.QNT_DU_ret_RNIQOQCUN2.fa22_inst/CI0->je/un5_QNT_DU.QNT_DU_ret_RNIQOQCUN2.fa22_inst/CO0
                                          SLICE_R18C17D   CIN0_TO_COUT0_DELAY  0.278       102.530  2       
je/un5_QNT_DU.QNT_DU_ret_RNIQOQCUN2.CO0                   NET DELAY            0.000       102.530  1       
je/un5_QNT_DU.QNT_DU_ret_RNIQOQCUN2.fa22_inst/CI1->je/un5_QNT_DU.QNT_DU_ret_RNIQOQCUN2.fa22_inst/CO1
                                          SLICE_R18C17D   CIN1_TO_COUT1_DELAY  0.278       102.808  2       
je/mult1_un122_sum_1_cry_6                                NET DELAY            0.556       103.364  1       
je/un5_QNT_DU.QNT_DU_ret_RNIE2HCFT3.fa22_inst/CI0->je/un5_QNT_DU.QNT_DU_ret_RNIE2HCFT3.fa22_inst/CO0
                                          SLICE_R18C18A   CIN0_TO_COUT0_DELAY  0.278       103.642  2       
je/un5_QNT_DU.QNT_DU_ret_RNIE2HCFT3.CO0                   NET DELAY            0.662       104.304  1       
je/un5_QNT_DU.QNT_DU_ret_RNIE2HCFT3.fa22_inst/D1->je/un5_QNT_DU.QNT_DU_ret_RNIE2HCFT3.fa22_inst/S1
                                          SLICE_R18C18A   D1_TO_F1_DELAY       0.450       104.754  2       
je/mult1_un122_sum1[8]                                    NET DELAY            3.960       108.714  1       
je/un5_QNT_DU.QNT_DU_ret_RNISH3CMQ1/D->je/un5_QNT_DU.QNT_DU_ret_RNISH3CMQ1/Z
                                          SLICE_R21C11C   D0_TO_F0_DELAY       0.450       109.164  14      
je/mult1_un122_sum[8]                                     NET DELAY            3.629       112.793  1       
je/un5_QNT_DU.QNT_DU_ret_14_RNIUDQRHQ/C->je/un5_QNT_DU.QNT_DU_ret_14_RNIUDQRHQ/Z
                                          SLICE_R21C16D   C0_TO_F0_DELAY       0.477       113.270  1       
je/mult1_un2_quotient_2s_m[9]                             NET DELAY            0.305       113.575  1       
je/un5_QNT_DU.QNT_DU_ret_14_RNIGCV5PQ/C->je/un5_QNT_DU.QNT_DU_ret_14_RNIGCV5PQ/Z
                                          SLICE_R21C16D   C1_TO_F1_DELAY       0.450       114.025  1       
je/DIVIDE_0_i[9]                                          NET DELAY            3.881       117.906  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  716     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
Path End         : je/QNT_DU_ret_416_Z[1].ff_inst/D
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 46
Delay Ratio      : 83.3% (route), 16.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -67.674 ns  (Failed)

  Destination Clock Arrival Time (pclk:R#2)    41.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
- Setup Time                                    0.199
-------------------------------------------   -------
End-of-path required time( ns )                50.334

  Source Clock Arrival Time (pclk:R#1)     0.000
+ Source Clock Source Latency              0.000
+ Source Clock Path Delay                  8.867
+ Data Path Delay                        109.142
--------------------------------------   -------
End-of-path arrival time( ns )           118.009

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  716     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RCLK->je/ram_rom/dctdu_ram_dctdu_ram_0_0.ebr_inst/RDATA0
                                          EBR_EBR_R20C10  RCLK_TO_RDATA_DELAY  1.179        10.046  3       
je/dctdu_ram_do[0]                                        NET DELAY            3.391        13.437  1       
je/dctdu_ram_do_sbtinv[0]/D->je/dctdu_ram_do_sbtinv[0]/Z
                                          SLICE_R15C8A    D1_TO_F1_DELAY       0.450        13.887  1       
je/dctdu_ram_do_i[0]                                      NET DELAY            3.682        17.569  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/B0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO0
                                          SLICE_R16C13A   B0_TO_COUT0_DELAY    0.358        17.927  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.CO0
                                                          NET DELAY            0.000        17.927  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_0_0.fa22_inst/CO1
                                          SLICE_R16C13A   CIN1_TO_COUT1_DELAY  0.278        18.205  2       
je/mult1_inf_abs1_a_0_cry_1                               NET DELAY            0.000        18.205  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO0
                                          SLICE_R16C13B   CIN0_TO_COUT0_DELAY  0.278        18.483  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.CO0
                                                          NET DELAY            0.000        18.483  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_2_0.fa22_inst/CO1
                                          SLICE_R16C13B   CIN1_TO_COUT1_DELAY  0.278        18.761  2       
je/mult1_inf_abs1_a_0_cry_3                               NET DELAY            0.000        18.761  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO0
                                          SLICE_R16C13C   CIN0_TO_COUT0_DELAY  0.278        19.039  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.CO0
                                                          NET DELAY            0.000        19.039  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_4_0.fa22_inst/CO1
                                          SLICE_R16C13C   CIN1_TO_COUT1_DELAY  0.278        19.317  2       
je/mult1_inf_abs1_a_0_cry_5                               NET DELAY            0.000        19.317  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO0
                                          SLICE_R16C13D   CIN0_TO_COUT0_DELAY  0.278        19.595  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.CO0
                                                          NET DELAY            0.000        19.595  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_6_0.fa22_inst/CO1
                                          SLICE_R16C13D   CIN1_TO_COUT1_DELAY  0.278        19.873  2       
je/mult1_inf_abs1_a_0_cry_7                               NET DELAY            0.556        20.429  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO0
                                          SLICE_R16C14A   CIN0_TO_COUT0_DELAY  0.278        20.707  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.CO0
                                                          NET DELAY            0.000        20.707  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_8_0.fa22_inst/CO1
                                          SLICE_R16C14A   CIN1_TO_COUT1_DELAY  0.278        20.985  2       
je/mult1_inf_abs1_a_0_cry_9                               NET DELAY            0.000        20.985  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO0
                                          SLICE_R16C14B   CIN0_TO_COUT0_DELAY  0.278        21.263  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.CO0
                                                          NET DELAY            0.000        21.263  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_10_0.fa22_inst/CO1
                                          SLICE_R16C14B   CIN1_TO_COUT1_DELAY  0.278        21.541  2       
je/mult1_inf_abs1_a_0_cry_11                              NET DELAY            0.000        21.541  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO0
                                          SLICE_R16C14C   CIN0_TO_COUT0_DELAY  0.278        21.819  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.CO0
                                                          NET DELAY            0.000        21.819  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_12_0.fa22_inst/CO1
                                          SLICE_R16C14C   CIN1_TO_COUT1_DELAY  0.278        22.097  2       
je/mult1_inf_abs1_a_0_cry_13                              NET DELAY            0.000        22.097  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO0
                                          SLICE_R16C14D   CIN0_TO_COUT0_DELAY  0.278        22.375  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.CO0
                                                          NET DELAY            0.000        22.375  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CI1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_14_0.fa22_inst/CO1
                                          SLICE_R16C14D   CIN1_TO_COUT1_DELAY  0.278        22.653  2       
je/mult1_inf_abs1_a_0_cry_15                              NET DELAY            0.556        23.209  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CI0->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/CO0
                                          SLICE_R16C15A   CIN0_TO_COUT0_DELAY  0.278        23.487  2       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.CO0
                                                          NET DELAY            0.662        24.149  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/D1->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1_a_0_cry_16_0.fa22_inst/S1
                                          SLICE_R16C15A   D1_TO_F1_DELAY       0.450        24.599  9       
je/mult1_inf_abs1_a_0[17]                                 NET DELAY            3.960        28.559  1       
je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[17]/D->je/un5_QNT_DU.if_generate_plus.mult1_inf_abs1[17]/Z
                                          SLICE_R15C8A    D0_TO_F0_DELAY       0.450        29.009  3       
je/mult1_inf_abs1[17]                                     NET DELAY            2.437        31.446  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_4_RNICLDD8/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_4_RNICLDD8/Z
                                          SLICE_R15C8B    C0_TO_F0_DELAY       0.477        31.923  1       
je/mult1_un10_sum_0_axb_2                                 NET DELAY            0.305        32.228  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8/Z
                                          SLICE_R15C8B    C1_TO_F1_DELAY       0.450        32.678  1       
je/fdtbl_rom_data_2_0_dreg_ret_22_RNIPD1P8
                                                          NET DELAY            3.682        36.360  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI9NEOQ.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI9NEOQ.fa22_inst/CO1
                                          SLICE_R15C13B   B1_TO_COUT1_DELAY    0.358        36.718  2       
je/mult1_un10_sum_0_cry_2                                 NET DELAY            0.000        36.718  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CI0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CO0
                                          SLICE_R15C13C   CIN0_TO_COUT0_DELAY  0.278        36.996  2       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.CO0
                                                          NET DELAY            0.000        36.996  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CI1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_23_RNIBENKE1.fa22_inst/CO1
                                          SLICE_R15C13C   CIN1_TO_COUT1_DELAY  0.278        37.274  2       
je/mult1_un10_sum_0_cry_4                                 NET DELAY            0.662        37.936  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/D0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNINUOS12.fa22_inst/S0
                                          SLICE_R15C13D   D0_TO_F0_DELAY       0.450        38.386  2       
je/mult1_un10_sum0[5]                                     NET DELAY            4.026        42.412  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIO1IAB5/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIO1IAB5/Z
                                          SLICE_R15C7D    B1_TO_F1_DELAY       0.450        42.862  1       
je/fdtbl_rom_data_2_0_dreg_ret_24_RNIO1IAB5
                                                          NET DELAY            3.682        46.544  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIDPOPNJ.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIDPOPNJ.fa22_inst/S1
                                          SLICE_R16C5D    B1_TO_F1_DELAY       0.450        46.994  2       
je/mult1_un17_sum0[6]                                     NET DELAY            2.556        49.550  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIK1HGVR_0/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIK1HGVR_0/Z
                                          SLICE_R17C5B    A1_TO_F1_DELAY       0.450        50.000  1       
je/fdtbl_rom_data_2_0_dreg_ret_24_RNIK1HGVR_0
                                                          NET DELAY            4.715        54.715  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI2LGTJB2/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_11_RNI2LGTJB2/Z
                                          SLICE_R25C6C    B0_TO_F0_DELAY       0.450        55.165  4       
je/mult1_un17_sum[6]                                      NET DELAY            3.033        58.198  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI8U66HM/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI8U66HM/Z
                                          SLICE_R23C6B    C0_TO_F0_DELAY       0.450        58.648  1       
je/fdtbl_rom_data_2_0_dreg_ret_15_RNI8U66HM
                                                          NET DELAY            2.490        61.138  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI6LQUKT1.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI6LQUKT1.fa22_inst/S0
                                          SLICE_R24C7A    B0_TO_F0_DELAY       0.450        61.588  2       
je/mult1_un24_sum0[7]                                     NET DELAY            3.669        65.257  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNIS02A8J1/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNIS02A8J1/Z
                                          SLICE_R22C9D    A0_TO_F0_DELAY       0.450        65.707  1       
je/mult1_un31_sum_0_axb_8                                 NET DELAY            3.682        69.389  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIIMG3B52.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNIIMG3B52.fa22_inst/S1
                                          SLICE_R23C5A    B1_TO_F1_DELAY       0.450        69.839  15      
je/mult1_un31_sum0[8]                                     NET DELAY            4.914        74.753  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNIMFTEIA3_0/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNIMFTEIA3_0/Z
                                          SLICE_R15C9A    D1_TO_F1_DELAY       0.477        75.230  35      
je/mult1_un31_sum[8]                                      NET DELAY            4.755        79.985  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI2EEA1D2_0/B->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNI2EEA1D2_0/Z
                                          SLICE_R24C8B    B1_TO_F1_DELAY       0.450        80.435  1       
je/fdtbl_rom_data_2_0_dreg_ret_15_RNI2EEA1D2_0
                                                          NET DELAY            4.199        84.634  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNICRQR6B3.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNICRQR6B3.fa22_inst/S0
                                          SLICE_R18C11A   B0_TO_F0_DELAY       0.450        85.084  2       
je/mult1_un38_sum1[7]                                     NET DELAY            3.285        88.369  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5FG8II3/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_5_RNI5FG8II3/Z
                                          SLICE_R22C8A    D0_TO_F0_DELAY       0.450        88.819  1       
je/mult1_un45_sum_0_axb_8                                 NET DELAY            2.490        91.309  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9OOE6B3.fa22_inst/B1->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_24_RNI9OOE6B3.fa22_inst/S1
                                          SLICE_R22C7A    B1_TO_F1_DELAY       0.450        91.759  16      
je/mult1_un45_sum0[8]                                     NET DELAY            3.364        95.123  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIELU1OT2/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_15_RNIELU1OT2/Z
                                          SLICE_R24C11C   D0_TO_F0_DELAY       0.450        95.573  2       
je/fdtbl_rom_data_2_0_dreg_ret_15_RNIELU1OT2
                                                          NET DELAY            4.397        99.970  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3RMG0C1/D->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_14_RNI3RMG0C1/Z
                                          SLICE_R15C9C    D0_TO_F0_DELAY       0.477       100.447  31      
je/mult1_un45_sum[8]                                      NET DELAY            5.351       105.798  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNIB0J2EC1/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNIB0J2EC1/Z
                                          SLICE_R19C13D   A0_TO_F0_DELAY       0.450       106.248  1       
je/fdtbl_rom_data_2_0_dreg_ret_21_RNIB0J2EC1
                                                          NET DELAY            3.603       109.851  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNII0L14F.fa22_inst/B0->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNII0L14F.fa22_inst/S0
                                          SLICE_R22C14B   B0_TO_F0_DELAY       0.450       110.301  2       
je/mult1_un59_sum0[1]                                     NET DELAY            4.225       114.526  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNIO53NB82_0/C->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNIO53NB82_0/Z
                                          SLICE_R21C9D    C0_TO_F0_DELAY       0.450       114.976  1       
je/fdtbl_rom_data_2_0_dreg_ret_21_RNIO53NB82_0
                                                          NET DELAY            2.556       117.532  1       
je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI73HP8J1/A->je/un5_QNT_DU.fdtbl_rom_data_2_0_dreg_ret_21_RNI73HP8J1/Z
                                          SLICE_R21C9C    A0_TO_F0_DELAY       0.477       118.009  1       
je/mult1_un59_sum[1]                                      NET DELAY            0.000       118.009  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  716     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/un5_QNT_DU.QNT_DU_ret_14_Z.ff_inst/Q
Path End         : je/ram_rom/zzdu_ram_zzdu_ram_0_0.ebr_inst/WDATA11
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 39
Delay Ratio      : 84.5% (route), 15.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : -66.683 ns  (Failed)

  Destination Clock Arrival Time (pclk:R#2)    41.666
+ Destination Clock Source Latency              0.000
- Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
- Setup Time                                    0.305
-------------------------------------------   -------
End-of-path required time( ns )                50.228

  Source Clock Arrival Time (pclk:R#1)     0.000
+ Source Clock Source Latency              0.000
+ Source Clock Path Delay                  8.867
+ Data Path Delay                        108.045
--------------------------------------   -------
End-of-path arrival time( ns )           116.912

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  716     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{je/un5_QNT_DU.QNT_DU_ret_14_Z.ff_inst/CK   je/QNT_DU_ret_15_Z.ff_inst/CK}->je/un5_QNT_DU.QNT_DU_ret_14_Z.ff_inst/Q
                                          SLICE_R19C8D    CLK_TO_Q0_DELAY      1.391        10.258  2       
je/mult1_un52_sum_reto[8]                                 NET DELAY            2.874        13.132  1       
je/un5_QNT_DU.QNT_DU_ret_14_RNILEJH/D->je/un5_QNT_DU.QNT_DU_ret_14_RNILEJH/Z
                                          SLICE_R21C10A   D0_TO_F0_DELAY       0.450        13.582  9       
je/mult1_un59_sum[8]                                      NET DELAY            3.881        17.463  1       
je/un5_QNT_DU.QNT_DU_ret_426_RNI93NR/D->je/un5_QNT_DU.QNT_DU_ret_426_RNI93NR/Z
                                          SLICE_R18C8B    D0_TO_F0_DELAY       0.450        17.913  1       
je/QNT_DU_ret_426_RNI93NR                                 NET DELAY            2.490        20.403  1       
je/un5_QNT_DU.QNT_DU_ret_415_RNIN4I52.fa22_inst/B1->je/un5_QNT_DU.QNT_DU_ret_415_RNIN4I52.fa22_inst/CO1
                                          SLICE_R18C7B    B1_TO_COUT1_DELAY    0.358        20.761  2       
je/mult1_un66_sum_cry_2                                   NET DELAY            0.662        21.423  1       
je/un5_QNT_DU.QNT_DU_ret_3_RNI178Q3.fa22_inst/D0->je/un5_QNT_DU.QNT_DU_ret_3_RNI178Q3.fa22_inst/S0
                                          SLICE_R18C7C    D0_TO_F0_DELAY       0.450        21.873  2       
je/mult1_un66_sum[3]                                      NET DELAY            4.146        26.019  1       
je/un5_QNT_DU.QNT_DU_ret_77_RNI3ARD9.fa22_inst/C1->je/un5_QNT_DU.QNT_DU_ret_77_RNI3ARD9.fa22_inst/CO1
                                          SLICE_R13C9C    C1_TO_COUT1_DELAY    0.344        26.363  2       
je/mult1_un73_sum_1_cry_4                                 NET DELAY            0.000        26.363  1       
je/un5_QNT_DU.QNT_DU_ret_1_RNI03B0K.fa22_inst/CI0->je/un5_QNT_DU.QNT_DU_ret_1_RNI03B0K.fa22_inst/CO0
                                          SLICE_R13C9D    CIN0_TO_COUT0_DELAY  0.278        26.641  2       
je/un5_QNT_DU.QNT_DU_ret_1_RNI03B0K.CO0                   NET DELAY            0.000        26.641  1       
je/un5_QNT_DU.QNT_DU_ret_1_RNI03B0K.fa22_inst/CI1->je/un5_QNT_DU.QNT_DU_ret_1_RNI03B0K.fa22_inst/CO1
                                          SLICE_R13C9D    CIN1_TO_COUT1_DELAY  0.278        26.919  2       
je/mult1_un73_sum_1_cry_6                                 NET DELAY            0.556        27.475  1       
je/un5_QNT_DU.QNT_DU_ret_1_RNI7DM341.fa22_inst/CI0->je/un5_QNT_DU.QNT_DU_ret_1_RNI7DM341.fa22_inst/CO0
                                          SLICE_R13C10A   CIN0_TO_COUT0_DELAY  0.278        27.753  2       
je/un5_QNT_DU.QNT_DU_ret_1_RNI7DM341.CO0                  NET DELAY            0.662        28.415  1       
je/un5_QNT_DU.QNT_DU_ret_1_RNI7DM341.fa22_inst/D1->je/un5_QNT_DU.QNT_DU_ret_1_RNI7DM341.fa22_inst/S1
                                          SLICE_R13C10A   D1_TO_F1_DELAY       0.450        28.865  18      
je/mult1_un73_sum1[8]                                     NET DELAY            4.397        33.262  1       
je/un5_QNT_DU.QNT_DU_ret_416_RNI2CU4J2/D->je/un5_QNT_DU.QNT_DU_ret_416_RNI2CU4J2/Z
                                          SLICE_R21C15A   D0_TO_F0_DELAY       0.477        33.739  34      
je/mult1_un73_sum[8]                                      NET DELAY            5.933        39.672  1       
je/un5_QNT_DU.QNT_DU_ret_25_RNIC8R2A4/C->je/un5_QNT_DU.QNT_DU_ret_25_RNIC8R2A4/Z
                                          SLICE_R11C10B   C0_TO_F0_DELAY       0.477        40.149  1       
je/mult1_un87_sum_0_axb_2                                 NET DELAY            0.305        40.454  1       
SLICE_2807/C1->SLICE_2807/F1              SLICE_R11C10B   C1_TO_F1_DELAY       0.450        40.904  1       
je/QNT_DU_ret_25_RNIDDVIPB                                NET DELAY            4.636        45.540  1       
je/un5_QNT_DU.QNT_DU_ret_26_RNI9HG44U.fa22_inst/B1->je/un5_QNT_DU.QNT_DU_ret_26_RNI9HG44U.fa22_inst/S1
                                          SLICE_R22C11B   B1_TO_F1_DELAY       0.450        45.990  4       
je/mult1_un87_sum0[2]                                     NET DELAY            4.225        50.215  1       
je/un5_QNT_DU.QNT_DU_ret_26_RNI6CVKQ72_1/A->je/un5_QNT_DU.QNT_DU_ret_26_RNI6CVKQ72_1/Z
                                          SLICE_R21C20A   A0_TO_F0_DELAY       0.450        50.665  3       
je/QNT_DU_ret_26_RNI6CVKQ72_1                             NET DELAY            2.556        53.221  1       
SLICE_2749/A1->SLICE_2749/F1              SLICE_R21C20D   A1_TO_F1_DELAY       0.450        53.671  1       
je/QNT_DU_ret_26_RNIO1ODC93                               NET DELAY            2.490        56.161  1       
je/un5_QNT_DU.QNT_DU_ret_RNIHSHI992.fa22_inst/B0->je/un5_QNT_DU.QNT_DU_ret_RNIHSHI992.fa22_inst/S0
                                          SLICE_R22C21C   B0_TO_F0_DELAY       0.450        56.611  4       
je/mult1_un94_sum0[3]                                     NET DELAY            4.199        60.810  1       
je/un5_QNT_DU.QNT_DU_ret_RNIPTSUPK1/B->je/un5_QNT_DU.QNT_DU_ret_RNIPTSUPK1/Z
                                          SLICE_R18C18B   B0_TO_F0_DELAY       0.450        61.260  3       
je/QNT_DU_ret_RNIPTSUPK1                                  NET DELAY            3.682        64.942  1       
SLICE_1925/B1->SLICE_1925/F1              SLICE_R22C22B   B1_TO_F1_DELAY       0.450        65.392  1       
je/QNT_DU_ret_RNISIAVVG1                                  NET DELAY            5.391        70.783  1       
je/un5_QNT_DU.QNT_DU_ret_RNIJUKS7U.fa22_inst/B1->je/un5_QNT_DU.QNT_DU_ret_RNIJUKS7U.fa22_inst/CO1
                                          SLICE_R18C12C   B1_TO_COUT1_DELAY    0.358        71.141  2       
je/mult1_un101_sum_0_cry_4                                NET DELAY            0.662        71.803  1       
je/un5_QNT_DU.QNT_DU_ret_RNIOO3R6D.fa22_inst/D0->je/un5_QNT_DU.QNT_DU_ret_RNIOO3R6D.fa22_inst/S0
                                          SLICE_R18C12D   D0_TO_F0_DELAY       0.450        72.253  4       
je/mult1_un101_sum0[5]                                    NET DELAY            3.550        75.803  1       
je/un5_QNT_DU.QNT_DU_ret_RNIKVDO0L2/C->je/un5_QNT_DU.QNT_DU_ret_RNIKVDO0L2/Z
                                          SLICE_R19C14A   C0_TO_F0_DELAY       0.450        76.253  3       
je/QNT_DU_ret_RNIKVDO0L2                                  NET DELAY            3.152        79.405  1       
SLICE_1917/A1->SLICE_1917/F1              SLICE_R18C11D   A1_TO_F1_DELAY       0.450        79.855  1       
je/QNT_DU_ret_RNIN3B7EP                                   NET DELAY            2.490        82.345  1       
je/un5_QNT_DU.QNT_DU_ret_RNIIMAT7A3.fa22_inst/B1->je/un5_QNT_DU.QNT_DU_ret_RNIIMAT7A3.fa22_inst/CO1
                                          SLICE_R19C12D   B1_TO_COUT1_DELAY    0.358        82.703  2       
je/mult1_un108_sum_0_cry_6                                NET DELAY            0.556        83.259  1       
je/un5_QNT_DU.QNT_DU_ret_RNIIO4JS22.fa22_inst/CI0->je/un5_QNT_DU.QNT_DU_ret_RNIIO4JS22.fa22_inst/CO0
                                          SLICE_R19C13A   CIN0_TO_COUT0_DELAY  0.278        83.537  2       
je/un5_QNT_DU.QNT_DU_ret_RNIIO4JS22.CO0                   NET DELAY            0.662        84.199  1       
je/un5_QNT_DU.QNT_DU_ret_RNIIO4JS22.fa22_inst/D1->je/un5_QNT_DU.QNT_DU_ret_RNIIO4JS22.fa22_inst/S1
                                          SLICE_R19C13A   D1_TO_F1_DELAY       0.450        84.649  19      
je/mult1_un108_sum0[8]                                    NET DELAY            2.768        87.417  1       
je/un5_QNT_DU.QNT_DU_ret_RNIA58DRA2/D->je/un5_QNT_DU.QNT_DU_ret_RNIA58DRA2/Z
                                          SLICE_R19C15B   D1_TO_F1_DELAY       0.450        87.867  1       
je/QNT_DU_ret_RNIA58DRA2                                  NET DELAY            3.669        91.536  1       
je/un5_QNT_DU.QNT_DU_ret_RNIIINUHO2/A->je/un5_QNT_DU.QNT_DU_ret_RNIIINUHO2/Z
                                          SLICE_R21C11B   A0_TO_F0_DELAY       0.450        91.986  18      
je/mult1_un108_sum[8]                                     NET DELAY            4.199        96.185  1       
je/un5_QNT_DU.QNT_DU_ret_RNI4RCM8I3/B->je/un5_QNT_DU.QNT_DU_ret_RNI4RCM8I3/Z
                                          SLICE_R23C18D   B0_TO_F0_DELAY       0.477        96.662  1       
je/mult1_un122_sum_1_axb_3                                NET DELAY            0.305        96.967  1       
SLICE_2593/C1->SLICE_2593/F1              SLICE_R23C18D   C1_TO_F1_DELAY       0.450        97.417  1       
je/QNT_DU_ret_RNIIFET7U3                                  NET DELAY            4.199       101.616  1       
je/un5_QNT_DU.QNT_DU_ret_RNIVS1VN01.fa22_inst/B0->je/un5_QNT_DU.QNT_DU_ret_RNIVS1VN01.fa22_inst/CO0
                                          SLICE_R18C17C   B0_TO_COUT0_DELAY    0.358       101.974  2       
je/un5_QNT_DU.QNT_DU_ret_RNIVS1VN01.CO0                   NET DELAY            0.000       101.974  1       
je/un5_QNT_DU.QNT_DU_ret_RNIVS1VN01.fa22_inst/CI1->je/un5_QNT_DU.QNT_DU_ret_RNIVS1VN01.fa22_inst/CO1
                                          SLICE_R18C17C   CIN1_TO_COUT1_DELAY  0.278       102.252  2       
je/mult1_un122_sum_1_cry_4                                NET DELAY            0.000       102.252  1       
je/un5_QNT_DU.QNT_DU_ret_RNIQOQCUN2.fa22_inst/CI0->je/un5_QNT_DU.QNT_DU_ret_RNIQOQCUN2.fa22_inst/CO0
                                          SLICE_R18C17D   CIN0_TO_COUT0_DELAY  0.278       102.530  2       
je/un5_QNT_DU.QNT_DU_ret_RNIQOQCUN2.CO0                   NET DELAY            0.000       102.530  1       
je/un5_QNT_DU.QNT_DU_ret_RNIQOQCUN2.fa22_inst/CI1->je/un5_QNT_DU.QNT_DU_ret_RNIQOQCUN2.fa22_inst/CO1
                                          SLICE_R18C17D   CIN1_TO_COUT1_DELAY  0.278       102.808  2       
je/mult1_un122_sum_1_cry_6                                NET DELAY            0.556       103.364  1       
je/un5_QNT_DU.QNT_DU_ret_RNIE2HCFT3.fa22_inst/CI0->je/un5_QNT_DU.QNT_DU_ret_RNIE2HCFT3.fa22_inst/CO0
                                          SLICE_R18C18A   CIN0_TO_COUT0_DELAY  0.278       103.642  2       
je/un5_QNT_DU.QNT_DU_ret_RNIE2HCFT3.CO0                   NET DELAY            0.662       104.304  1       
je/un5_QNT_DU.QNT_DU_ret_RNIE2HCFT3.fa22_inst/D1->je/un5_QNT_DU.QNT_DU_ret_RNIE2HCFT3.fa22_inst/S1
                                          SLICE_R18C18A   D1_TO_F1_DELAY       0.450       104.754  2       
je/mult1_un122_sum1[8]                                    NET DELAY            3.960       108.714  1       
je/un5_QNT_DU.QNT_DU_ret_RNISH3CMQ1/D->je/un5_QNT_DU.QNT_DU_ret_RNISH3CMQ1/Z
                                          SLICE_R21C11C   D0_TO_F0_DELAY       0.450       109.164  14      
je/mult1_un122_sum[8]                                     NET DELAY            3.152       112.316  1       
je/un5_QNT_DU.QNT_DU_ret_14_RNINI5GHQ/A->je/un5_QNT_DU.QNT_DU_ret_14_RNINI5GHQ/Z
                                          SLICE_R22C13D   A0_TO_F0_DELAY       0.477       112.793  1       
je/mult1_un2_quotient_2s_m[11]                            NET DELAY            0.305       113.098  1       
je/un5_QNT_DU.QNT_DU_ret_14_RNI7ADBOQ/C->je/un5_QNT_DU.QNT_DU_ret_14_RNI7ADBOQ/Z
                                          SLICE_R22C13D   C1_TO_F1_DELAY       0.450       113.548  1       
je/DIVIDE_0_i[11]                                         NET DELAY            3.364       116.912  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  716     
pclk_c                                                    NET DELAY             8.357         8.867  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.1.2  Setup path details for constraint: create_clock -name {u_HSOSC.osc_inst/CLKHF} -period 41.6667 [get_pins {u_HSOSC.osc_inst/CLKHF }] 
----------------------------------------------------------------------
225 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 41.6667 ns
Period margin    : 20.8367 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[7].ff_inst/Q
Path End         : {u_OV7670_Controller/I2C/busy_sr_ess_Z[26].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[25].ff_inst/SP}
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 86.5% (route), 13.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 21.190 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  46.977

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          20.277
--------------------------------------------------------   ------
End-of-path arrival time( ns )                             25.787

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  77      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_OV7670_Controller/I2C/divider_Z[7].ff_inst/CK->u_OV7670_Controller/I2C/divider_Z[7].ff_inst/Q
                                          SLICE_R24C20C   CLK_TO_Q1_DELAY  1.391         6.901  7       
u_OV7670_Controller/I2C/divider[7]                        NET DELAY        2.954         9.855  1       
u_OV7670_Controller/I2C/divider_RNIK32L1[4]/D->u_OV7670_Controller/I2C/divider_RNIK32L1[4]/Z
                                          SLICE_R25C21B   D0_TO_F0_DELAY   0.450        10.305  3       
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_7_3
                                                          NET DELAY        3.086        13.391  1       
u_OV7670_Controller/I2C/busy_sr_RNIGDS74[31]/B->u_OV7670_Controller/I2C/busy_sr_RNIGDS74[31]/Z
                                          SLICE_R25C22A   B1_TO_F1_DELAY   0.450        13.841  18      
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1
                                                          NET DELAY        4.225        18.066  1       
u_OV7670_Controller/I2C/divider_RNI1BHS7[1]/A->u_OV7670_Controller/I2C/divider_RNI1BHS7[1]/Z
                                          SLICE_R24C21B   A0_TO_F0_DELAY   0.450        18.516  15      
u_OV7670_Controller/I2C/un1_N_8_0                         NET DELAY        7.271        25.787  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  77      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[7].ff_inst/Q
Path End         : {u_OV7670_Controller/I2C/busy_sr_ess_Z[24].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[23].ff_inst/SP}
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 86.5% (route), 13.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 21.190 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  46.977

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          20.277
--------------------------------------------------------   ------
End-of-path arrival time( ns )                             25.787

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  77      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_OV7670_Controller/I2C/divider_Z[7].ff_inst/CK->u_OV7670_Controller/I2C/divider_Z[7].ff_inst/Q
                                          SLICE_R24C20C   CLK_TO_Q1_DELAY  1.391         6.901  7       
u_OV7670_Controller/I2C/divider[7]                        NET DELAY        2.954         9.855  1       
u_OV7670_Controller/I2C/divider_RNIK32L1[4]/D->u_OV7670_Controller/I2C/divider_RNIK32L1[4]/Z
                                          SLICE_R25C21B   D0_TO_F0_DELAY   0.450        10.305  3       
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_7_3
                                                          NET DELAY        3.086        13.391  1       
u_OV7670_Controller/I2C/busy_sr_RNIGDS74[31]/B->u_OV7670_Controller/I2C/busy_sr_RNIGDS74[31]/Z
                                          SLICE_R25C22A   B1_TO_F1_DELAY   0.450        13.841  18      
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1
                                                          NET DELAY        4.225        18.066  1       
u_OV7670_Controller/I2C/divider_RNI1BHS7[1]/A->u_OV7670_Controller/I2C/divider_RNI1BHS7[1]/Z
                                          SLICE_R24C21B   A0_TO_F0_DELAY   0.450        18.516  15      
u_OV7670_Controller/I2C/un1_N_8_0                         NET DELAY        7.271        25.787  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  77      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[7].ff_inst/Q
Path End         : {u_OV7670_Controller/I2C/busy_sr_ess_Z[16].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[15].ff_inst/SP}
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 86.5% (route), 13.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 21.190 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  46.977

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          20.277
--------------------------------------------------------   ------
End-of-path arrival time( ns )                             25.787

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  77      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_OV7670_Controller/I2C/divider_Z[7].ff_inst/CK->u_OV7670_Controller/I2C/divider_Z[7].ff_inst/Q
                                          SLICE_R24C20C   CLK_TO_Q1_DELAY  1.391         6.901  7       
u_OV7670_Controller/I2C/divider[7]                        NET DELAY        2.954         9.855  1       
u_OV7670_Controller/I2C/divider_RNIK32L1[4]/D->u_OV7670_Controller/I2C/divider_RNIK32L1[4]/Z
                                          SLICE_R25C21B   D0_TO_F0_DELAY   0.450        10.305  3       
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_7_3
                                                          NET DELAY        3.086        13.391  1       
u_OV7670_Controller/I2C/busy_sr_RNIGDS74[31]/B->u_OV7670_Controller/I2C/busy_sr_RNIGDS74[31]/Z
                                          SLICE_R25C22A   B1_TO_F1_DELAY   0.450        13.841  18      
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1
                                                          NET DELAY        4.225        18.066  1       
u_OV7670_Controller/I2C/divider_RNI1BHS7[1]/A->u_OV7670_Controller/I2C/divider_RNI1BHS7[1]/Z
                                          SLICE_R24C21B   A0_TO_F0_DELAY   0.450        18.516  15      
u_OV7670_Controller/I2C/un1_N_8_0                         NET DELAY        7.271        25.787  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  77      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[7].ff_inst/Q
Path End         : {u_OV7670_Controller/I2C/busy_sr_ess_Z[14].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[13].ff_inst/SP}
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 86.5% (route), 13.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 21.190 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  46.977

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          20.277
--------------------------------------------------------   ------
End-of-path arrival time( ns )                             25.787

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  77      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_OV7670_Controller/I2C/divider_Z[7].ff_inst/CK->u_OV7670_Controller/I2C/divider_Z[7].ff_inst/Q
                                          SLICE_R24C20C   CLK_TO_Q1_DELAY  1.391         6.901  7       
u_OV7670_Controller/I2C/divider[7]                        NET DELAY        2.954         9.855  1       
u_OV7670_Controller/I2C/divider_RNIK32L1[4]/D->u_OV7670_Controller/I2C/divider_RNIK32L1[4]/Z
                                          SLICE_R25C21B   D0_TO_F0_DELAY   0.450        10.305  3       
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_7_3
                                                          NET DELAY        3.086        13.391  1       
u_OV7670_Controller/I2C/busy_sr_RNIGDS74[31]/B->u_OV7670_Controller/I2C/busy_sr_RNIGDS74[31]/Z
                                          SLICE_R25C22A   B1_TO_F1_DELAY   0.450        13.841  18      
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1
                                                          NET DELAY        4.225        18.066  1       
u_OV7670_Controller/I2C/divider_RNI1BHS7[1]/A->u_OV7670_Controller/I2C/divider_RNI1BHS7[1]/Z
                                          SLICE_R24C21B   A0_TO_F0_DELAY   0.450        18.516  15      
u_OV7670_Controller/I2C/un1_N_8_0                         NET DELAY        7.271        25.787  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  77      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[7].ff_inst/Q
Path End         : {u_OV7670_Controller/I2C/busy_sr_ess_Z[30].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[29].ff_inst/SP}
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 86.2% (route), 13.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 21.627 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  46.977

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          19.840
--------------------------------------------------------   ------
End-of-path arrival time( ns )                             25.350

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  77      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_OV7670_Controller/I2C/divider_Z[7].ff_inst/CK->u_OV7670_Controller/I2C/divider_Z[7].ff_inst/Q
                                          SLICE_R24C20C   CLK_TO_Q1_DELAY  1.391         6.901  7       
u_OV7670_Controller/I2C/divider[7]                        NET DELAY        2.954         9.855  1       
u_OV7670_Controller/I2C/divider_RNIK32L1[4]/D->u_OV7670_Controller/I2C/divider_RNIK32L1[4]/Z
                                          SLICE_R25C21B   D0_TO_F0_DELAY   0.450        10.305  3       
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_7_3
                                                          NET DELAY        3.086        13.391  1       
u_OV7670_Controller/I2C/busy_sr_RNIGDS74[31]/B->u_OV7670_Controller/I2C/busy_sr_RNIGDS74[31]/Z
                                          SLICE_R25C22A   B1_TO_F1_DELAY   0.450        13.841  18      
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1
                                                          NET DELAY        4.225        18.066  1       
u_OV7670_Controller/I2C/divider_RNI1BHS7[1]/A->u_OV7670_Controller/I2C/divider_RNI1BHS7[1]/Z
                                          SLICE_R24C21B   A0_TO_F0_DELAY   0.450        18.516  15      
u_OV7670_Controller/I2C/un1_N_8_0                         NET DELAY        6.834        25.350  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  77      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[7].ff_inst/Q
Path End         : {u_OV7670_Controller/I2C/busy_sr_ess_Z[22].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[21].ff_inst/SP}
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 85.8% (route), 14.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 22.223 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  46.977

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          19.244
--------------------------------------------------------   ------
End-of-path arrival time( ns )                             24.754

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  77      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_OV7670_Controller/I2C/divider_Z[7].ff_inst/CK->u_OV7670_Controller/I2C/divider_Z[7].ff_inst/Q
                                          SLICE_R24C20C   CLK_TO_Q1_DELAY  1.391         6.901  7       
u_OV7670_Controller/I2C/divider[7]                        NET DELAY        2.954         9.855  1       
u_OV7670_Controller/I2C/divider_RNIK32L1[4]/D->u_OV7670_Controller/I2C/divider_RNIK32L1[4]/Z
                                          SLICE_R25C21B   D0_TO_F0_DELAY   0.450        10.305  3       
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_7_3
                                                          NET DELAY        3.086        13.391  1       
u_OV7670_Controller/I2C/busy_sr_RNIGDS74[31]/B->u_OV7670_Controller/I2C/busy_sr_RNIGDS74[31]/Z
                                          SLICE_R25C22A   B1_TO_F1_DELAY   0.450        13.841  18      
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1
                                                          NET DELAY        4.225        18.066  1       
u_OV7670_Controller/I2C/divider_RNI1BHS7[1]/A->u_OV7670_Controller/I2C/divider_RNI1BHS7[1]/Z
                                          SLICE_R24C21B   A0_TO_F0_DELAY   0.450        18.516  15      
u_OV7670_Controller/I2C/un1_N_8_0                         NET DELAY        6.238        24.754  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  77      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[7].ff_inst/Q
Path End         : {u_OV7670_Controller/I2C/busy_sr_ess_Z[10].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[9].ff_inst/SP}
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 85.8% (route), 14.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 22.223 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  46.977

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          19.244
--------------------------------------------------------   ------
End-of-path arrival time( ns )                             24.754

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  77      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_OV7670_Controller/I2C/divider_Z[7].ff_inst/CK->u_OV7670_Controller/I2C/divider_Z[7].ff_inst/Q
                                          SLICE_R24C20C   CLK_TO_Q1_DELAY  1.391         6.901  7       
u_OV7670_Controller/I2C/divider[7]                        NET DELAY        2.954         9.855  1       
u_OV7670_Controller/I2C/divider_RNIK32L1[4]/D->u_OV7670_Controller/I2C/divider_RNIK32L1[4]/Z
                                          SLICE_R25C21B   D0_TO_F0_DELAY   0.450        10.305  3       
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_7_3
                                                          NET DELAY        3.086        13.391  1       
u_OV7670_Controller/I2C/busy_sr_RNIGDS74[31]/B->u_OV7670_Controller/I2C/busy_sr_RNIGDS74[31]/Z
                                          SLICE_R25C22A   B1_TO_F1_DELAY   0.450        13.841  18      
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1
                                                          NET DELAY        4.225        18.066  1       
u_OV7670_Controller/I2C/divider_RNI1BHS7[1]/A->u_OV7670_Controller/I2C/divider_RNI1BHS7[1]/Z
                                          SLICE_R24C21B   A0_TO_F0_DELAY   0.450        18.516  15      
u_OV7670_Controller/I2C/un1_N_8_0                         NET DELAY        6.238        24.754  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  77      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[7].ff_inst/Q
Path End         : {u_OV7670_Controller/I2C/busy_sr_ess_Z[8].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[7].ff_inst/SP}
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 85.8% (route), 14.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 22.223 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  46.977

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          19.244
--------------------------------------------------------   ------
End-of-path arrival time( ns )                             24.754

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  77      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_OV7670_Controller/I2C/divider_Z[7].ff_inst/CK->u_OV7670_Controller/I2C/divider_Z[7].ff_inst/Q
                                          SLICE_R24C20C   CLK_TO_Q1_DELAY  1.391         6.901  7       
u_OV7670_Controller/I2C/divider[7]                        NET DELAY        2.954         9.855  1       
u_OV7670_Controller/I2C/divider_RNIK32L1[4]/D->u_OV7670_Controller/I2C/divider_RNIK32L1[4]/Z
                                          SLICE_R25C21B   D0_TO_F0_DELAY   0.450        10.305  3       
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_7_3
                                                          NET DELAY        3.086        13.391  1       
u_OV7670_Controller/I2C/busy_sr_RNIGDS74[31]/B->u_OV7670_Controller/I2C/busy_sr_RNIGDS74[31]/Z
                                          SLICE_R25C22A   B1_TO_F1_DELAY   0.450        13.841  18      
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1
                                                          NET DELAY        4.225        18.066  1       
u_OV7670_Controller/I2C/divider_RNI1BHS7[1]/A->u_OV7670_Controller/I2C/divider_RNI1BHS7[1]/Z
                                          SLICE_R24C21B   A0_TO_F0_DELAY   0.450        18.516  15      
u_OV7670_Controller/I2C/un1_N_8_0                         NET DELAY        6.238        24.754  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  77      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[7].ff_inst/Q
Path End         : {u_OV7670_Controller/I2C/busy_sr_ess_Z[2].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[1].ff_inst/SP}
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 85.8% (route), 14.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 22.223 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  46.977

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          19.244
--------------------------------------------------------   ------
End-of-path arrival time( ns )                             24.754

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  77      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_OV7670_Controller/I2C/divider_Z[7].ff_inst/CK->u_OV7670_Controller/I2C/divider_Z[7].ff_inst/Q
                                          SLICE_R24C20C   CLK_TO_Q1_DELAY  1.391         6.901  7       
u_OV7670_Controller/I2C/divider[7]                        NET DELAY        2.954         9.855  1       
u_OV7670_Controller/I2C/divider_RNIK32L1[4]/D->u_OV7670_Controller/I2C/divider_RNIK32L1[4]/Z
                                          SLICE_R25C21B   D0_TO_F0_DELAY   0.450        10.305  3       
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_7_3
                                                          NET DELAY        3.086        13.391  1       
u_OV7670_Controller/I2C/busy_sr_RNIGDS74[31]/B->u_OV7670_Controller/I2C/busy_sr_RNIGDS74[31]/Z
                                          SLICE_R25C22A   B1_TO_F1_DELAY   0.450        13.841  18      
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1
                                                          NET DELAY        4.225        18.066  1       
u_OV7670_Controller/I2C/divider_RNI1BHS7[1]/A->u_OV7670_Controller/I2C/divider_RNI1BHS7[1]/Z
                                          SLICE_R24C21B   A0_TO_F0_DELAY   0.450        18.516  15      
u_OV7670_Controller/I2C/un1_N_8_0                         NET DELAY        6.238        24.754  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  77      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/divider_Z[7].ff_inst/Q
Path End         : {u_OV7670_Controller/I2C/busy_sr_ess_Z[28].ff_inst/SP   u_OV7670_Controller/I2C/busy_sr_ess_Z[27].ff_inst/SP}
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 4
Delay Ratio      : 85.4% (route), 14.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 22.660 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#2)    41.666
+ Destination Clock Source Latency                                0.000
- Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
- Setup Time                                                      0.199
-------------------------------------------------------------   -------
End-of-path required time( ns )                                  46.977

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)    0.000
+ Source Clock Source Latency                               0.000
+ Source Clock Path Delay                                   5.510
+ Data Path Delay                                          18.807
--------------------------------------------------------   ------
End-of-path arrival time( ns )                             24.317

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  77      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
u_OV7670_Controller/I2C/divider_Z[7].ff_inst/CK->u_OV7670_Controller/I2C/divider_Z[7].ff_inst/Q
                                          SLICE_R24C20C   CLK_TO_Q1_DELAY  1.391         6.901  7       
u_OV7670_Controller/I2C/divider[7]                        NET DELAY        2.954         9.855  1       
u_OV7670_Controller/I2C/divider_RNIK32L1[4]/D->u_OV7670_Controller/I2C/divider_RNIK32L1[4]/Z
                                          SLICE_R25C21B   D0_TO_F0_DELAY   0.450        10.305  3       
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1_7_3
                                                          NET DELAY        3.086        13.391  1       
u_OV7670_Controller/I2C/busy_sr_RNIGDS74[31]/B->u_OV7670_Controller/I2C/busy_sr_RNIGDS74[31]/Z
                                          SLICE_R25C22A   B1_TO_F1_DELAY   0.450        13.841  18      
u_OV7670_Controller/I2C/taken_temp_0_sqmuxa_1
                                                          NET DELAY        4.225        18.066  1       
u_OV7670_Controller/I2C/divider_RNI1BHS7[1]/A->u_OV7670_Controller/I2C/divider_RNI1BHS7[1]/Z
                                          SLICE_R24C21B   A0_TO_F0_DELAY   0.450        18.516  15      
u_OV7670_Controller/I2C/un1_N_8_0                         NET DELAY        5.801        24.317  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  77      
clk_24m                                                      NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {pclk} -period 41.6666666666667 [get_ports pclk]
----------------------------------------------------------------------
2028 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : je/img_col_p_fl2_Z[0].ff_inst/Q
Path End         : je/ram_rom/du_ram_du_ram_0_0.ebr_inst/WADDR6
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
+ Hold Time                                    -0.066
-------------------------------------------   -------
End-of-path required time( ns )                 8.933

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 8.867
+ Data Path Delay                         2.662
--------------------------------------   ------
End-of-path arrival time( ns )           11.529

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  716     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{je/img_col_p_fl2_Z[1].ff_inst/CK   je/img_col_p_fl2_Z[0].ff_inst/CK}->je/img_col_p_fl2_Z[0].ff_inst/Q
                                          SLICE_R19C19A   CLK_TO_Q1_DELAY  1.391        10.258  1       
je/img_col_p_fl2[0]                                       NET DELAY        1.271        11.529  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  716     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : yty/yuv_fifo/write_pointer_Z[8].ff_inst/Q
Path End         : yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/WADDR8
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
+ Hold Time                                    -0.066
-------------------------------------------   -------
End-of-path required time( ns )                 8.933

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 8.867
+ Data Path Delay                         2.662
--------------------------------------   ------
End-of-path arrival time( ns )           11.529

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  716     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{yty/yuv_fifo/write_pointer_Z[7].ff_inst/CK   yty/yuv_fifo/write_pointer_Z[8].ff_inst/CK}->yty/yuv_fifo/write_pointer_Z[8].ff_inst/Q
                                          SLICE_R19C7A    CLK_TO_Q1_DELAY  1.391        10.258  2       
yty/yuv_fifo/write_pointer[8]                             NET DELAY        1.271        11.529  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  716     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : yty/yuv_fifo/write_pointer_Z[7].ff_inst/Q
Path End         : yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/WADDR7
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
+ Hold Time                                    -0.066
-------------------------------------------   -------
End-of-path required time( ns )                 8.933

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 8.867
+ Data Path Delay                         2.662
--------------------------------------   ------
End-of-path arrival time( ns )           11.529

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  716     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{yty/yuv_fifo/write_pointer_Z[7].ff_inst/CK   yty/yuv_fifo/write_pointer_Z[8].ff_inst/CK}->yty/yuv_fifo/write_pointer_Z[7].ff_inst/Q
                                          SLICE_R19C7A    CLK_TO_Q0_DELAY  1.391        10.258  2       
yty/yuv_fifo/write_pointer[7]                             NET DELAY        1.271        11.529  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  716     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : yty/yuv_fifo/write_pointer_Z[6].ff_inst/Q
Path End         : yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/WADDR6
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
+ Hold Time                                    -0.066
-------------------------------------------   -------
End-of-path required time( ns )                 8.933

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 8.867
+ Data Path Delay                         2.662
--------------------------------------   ------
End-of-path arrival time( ns )           11.529

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  716     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{yty/yuv_fifo/write_pointer_Z[5].ff_inst/CK   yty/yuv_fifo/write_pointer_Z[6].ff_inst/CK}->yty/yuv_fifo/write_pointer_Z[6].ff_inst/Q
                                          SLICE_R19C6D    CLK_TO_Q1_DELAY  1.391        10.258  2       
yty/yuv_fifo/write_pointer[6]                             NET DELAY        1.271        11.529  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  716     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : yty/yuv_fifo/write_pointer_Z[5].ff_inst/Q
Path End         : yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/WADDR5
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
+ Hold Time                                    -0.066
-------------------------------------------   -------
End-of-path required time( ns )                 8.933

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 8.867
+ Data Path Delay                         2.662
--------------------------------------   ------
End-of-path arrival time( ns )           11.529

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  716     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{yty/yuv_fifo/write_pointer_Z[5].ff_inst/CK   yty/yuv_fifo/write_pointer_Z[6].ff_inst/CK}->yty/yuv_fifo/write_pointer_Z[5].ff_inst/Q
                                          SLICE_R19C6D    CLK_TO_Q0_DELAY  1.391        10.258  2       
yty/yuv_fifo/write_pointer[5]                             NET DELAY        1.271        11.529  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  716     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : yty/yuv_fifo/write_pointer_Z[4].ff_inst/Q
Path End         : yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/WADDR4
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
+ Hold Time                                    -0.066
-------------------------------------------   -------
End-of-path required time( ns )                 8.933

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 8.867
+ Data Path Delay                         2.662
--------------------------------------   ------
End-of-path arrival time( ns )           11.529

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  716     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{yty/yuv_fifo/write_pointer_Z[3].ff_inst/CK   yty/yuv_fifo/write_pointer_Z[4].ff_inst/CK}->yty/yuv_fifo/write_pointer_Z[4].ff_inst/Q
                                          SLICE_R19C6C    CLK_TO_Q1_DELAY  1.391        10.258  2       
yty/yuv_fifo/write_pointer[4]                             NET DELAY        1.271        11.529  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  716     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : yty/yuv_fifo/write_pointer_Z[3].ff_inst/Q
Path End         : yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/WADDR3
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
+ Hold Time                                    -0.066
-------------------------------------------   -------
End-of-path required time( ns )                 8.933

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 8.867
+ Data Path Delay                         2.662
--------------------------------------   ------
End-of-path arrival time( ns )           11.529

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  716     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{yty/yuv_fifo/write_pointer_Z[3].ff_inst/CK   yty/yuv_fifo/write_pointer_Z[4].ff_inst/CK}->yty/yuv_fifo/write_pointer_Z[3].ff_inst/Q
                                          SLICE_R19C6C    CLK_TO_Q0_DELAY  1.391        10.258  2       
yty/yuv_fifo/write_pointer[3]                             NET DELAY        1.271        11.529  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  716     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : yty/yuv_fifo/write_pointer_Z[2].ff_inst/Q
Path End         : yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/WADDR2
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
+ Hold Time                                    -0.066
-------------------------------------------   -------
End-of-path required time( ns )                 8.933

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 8.867
+ Data Path Delay                         2.662
--------------------------------------   ------
End-of-path arrival time( ns )           11.529

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  716     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{yty/yuv_fifo/write_pointer_Z[1].ff_inst/CK   yty/yuv_fifo/write_pointer_Z[2].ff_inst/CK}->yty/yuv_fifo/write_pointer_Z[2].ff_inst/Q
                                          SLICE_R19C6B    CLK_TO_Q1_DELAY  1.391        10.258  2       
yty/yuv_fifo/write_pointer[2]                             NET DELAY        1.271        11.529  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  716     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : yty/yuv_fifo/write_pointer_Z[1].ff_inst/Q
Path End         : yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/WADDR1
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
+ Hold Time                                    -0.066
-------------------------------------------   -------
End-of-path required time( ns )                 8.933

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 8.867
+ Data Path Delay                         2.662
--------------------------------------   ------
End-of-path arrival time( ns )           11.529

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  716     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{yty/yuv_fifo/write_pointer_Z[1].ff_inst/CK   yty/yuv_fifo/write_pointer_Z[2].ff_inst/CK}->yty/yuv_fifo/write_pointer_Z[1].ff_inst/Q
                                          SLICE_R19C6B    CLK_TO_Q0_DELAY  1.391        10.258  2       
yty/yuv_fifo/write_pointer[1]                             NET DELAY        1.271        11.529  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  716     
pclk_c                                                    NET DELAY             8.357         8.867  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : yty/yuv_fifo/write_pointer_Z[0].ff_inst/Q
Path End         : yty/yuv_fifo/fifo_fifo_0_0_cZ.ebr_inst/WADDR0
Source Clock     : pclk
Destination Clock: pclk
Logic Level      : 1
Delay Ratio      : 47.7% (route), 52.3% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.596 ns  (Passed)

  Destination Clock Arrival Time (pclk:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  8.867
+ Hold Time                                    -0.066
-------------------------------------------   -------
End-of-path required time( ns )                 8.933

  Source Clock Arrival Time (pclk:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 8.867
+ Data Path Delay                         2.662
--------------------------------------   ------
End-of-path arrival time( ns )           11.529

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  716     
pclk_c                                                    NET DELAY             8.357         8.867  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
yty/yuv_fifo/write_pointer_Z[0].ff_inst/CK->yty/yuv_fifo/write_pointer_Z[0].ff_inst/Q
                                          SLICE_R19C6A    CLK_TO_Q1_DELAY  1.391        10.258  2       
yty/yuv_fifo/write_pointer[0]                             NET DELAY        1.271        11.529  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
pclk                                      top             CLOCK LATENCY         0.000         0.000  1       
pclk                                                      NET DELAY             0.000         0.000  1       
pclk_ibuf.bb_inst/B->pclk_ibuf.bb_inst/O  PIO_18          IOPAD_TO_PADDI_DELAY  0.510         0.510  716     
pclk_c                                                    NET DELAY             8.357         8.867  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_clock -name {u_HSOSC.osc_inst/CLKHF} -period 41.6667 [get_pins {u_HSOSC.osc_inst/CLKHF }] 
----------------------------------------------------------------------
225 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/busy_sr_ess_Z[4].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/busy_sr_ess_Z[5].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   5.510

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          3.112
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  77      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/busy_sr_ess_Z[4].ff_inst/CK   u_OV7670_Controller/I2C/busy_sr_ess_Z[3].ff_inst/CK}->u_OV7670_Controller/I2C/busy_sr_ess_Z[4].ff_inst/Q
                                          SLICE_R25C7C    CLK_TO_Q0_DELAY  1.391         6.901  1       
u_OV7670_Controller/I2C/busy_sr[4]                        NET DELAY        1.271         8.172  1       
SLICE_1706/D1->SLICE_1706/F1              SLICE_R25C7A    D1_TO_F1_DELAY   0.450         8.622  1       
u_OV7670_Controller/I2C/busy_sr[4]/sig_250/FeedThruLUT
                                                          NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  77      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/busy_sr_ess_Z[8].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/busy_sr_ess_Z[9].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   5.510

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          3.112
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  77      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/busy_sr_ess_Z[8].ff_inst/CK   u_OV7670_Controller/I2C/busy_sr_ess_Z[7].ff_inst/CK}->u_OV7670_Controller/I2C/busy_sr_ess_Z[8].ff_inst/Q
                                          SLICE_R25C4D    CLK_TO_Q0_DELAY  1.391         6.901  1       
u_OV7670_Controller/I2C/busy_sr[8]                        NET DELAY        1.271         8.172  1       
SLICE_1702/D1->SLICE_1702/F1              SLICE_R25C4C    D1_TO_F1_DELAY   0.450         8.622  1       
u_OV7670_Controller/I2C/busy_sr[8]/sig_246/FeedThruLUT
                                                          NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  77      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/busy_sr_ess_Z[14].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/busy_sr_ess_Z[15].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   5.510

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          3.112
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  77      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/busy_sr_ess_Z[14].ff_inst/CK   u_OV7670_Controller/I2C/busy_sr_ess_Z[13].ff_inst/CK}->u_OV7670_Controller/I2C/busy_sr_ess_Z[14].ff_inst/Q
                                          SLICE_R25C3B    CLK_TO_Q0_DELAY  1.391         6.901  1       
u_OV7670_Controller/I2C/busy_sr[14]                       NET DELAY        1.271         8.172  1       
SLICE_1696/D1->SLICE_1696/F1              SLICE_R25C3A    D1_TO_F1_DELAY   0.450         8.622  1       
u_OV7670_Controller/I2C/busy_sr[14]/sig_240/FeedThruLUT
                                                          NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  77      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/busy_sr_ess_Z[20].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/busy_sr_ess_Z[21].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   5.510

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          3.112
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  77      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/busy_sr_ess_Z[20].ff_inst/CK   u_OV7670_Controller/I2C/busy_sr_ess_Z[19].ff_inst/CK}->u_OV7670_Controller/I2C/busy_sr_ess_Z[20].ff_inst/Q
                                          SLICE_R25C5D    CLK_TO_Q0_DELAY  1.391         6.901  2       
u_OV7670_Controller/I2C/busy_sr[20]                       NET DELAY        1.271         8.172  1       
SLICE_1690/D1->SLICE_1690/F1              SLICE_R25C4B    D1_TO_F1_DELAY   0.450         8.622  1       
u_OV7670_Controller/I2C/busy_sr[20]/sig_234/FeedThruLUT
                                                          NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  77      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/busy_sr_ess_Z[24].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/busy_sr_ess_Z[25].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   5.510

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          3.112
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  77      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/busy_sr_ess_Z[24].ff_inst/CK   u_OV7670_Controller/I2C/busy_sr_ess_Z[23].ff_inst/CK}->u_OV7670_Controller/I2C/busy_sr_ess_Z[24].ff_inst/Q
                                          SLICE_R25C3D    CLK_TO_Q0_DELAY  1.391         6.901  1       
u_OV7670_Controller/I2C/busy_sr[24]                       NET DELAY        1.271         8.172  1       
SLICE_1686/D1->SLICE_1686/F1              SLICE_R25C3C    D1_TO_F1_DELAY   0.450         8.622  1       
u_OV7670_Controller/I2C/busy_sr[24]/sig_230/FeedThruLUT
                                                          NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  77      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/data_sr_Z[8].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/data_sr_Z[9].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   5.510

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          3.112
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  77      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/data_sr_Z[8].ff_inst/CK   u_OV7670_Controller/I2C/data_sr_Z[7].ff_inst/CK}->u_OV7670_Controller/I2C/data_sr_Z[8].ff_inst/Q
                                          SLICE_R6C27D    CLK_TO_Q0_DELAY  1.391         6.901  1       
u_OV7670_Controller/I2C/data_sr[8]                        NET DELAY        1.271         8.172  1       
u_OV7670_Controller/I2C/data_sr_RNO[9]/D->u_OV7670_Controller/I2C/data_sr_RNO[9]/Z
                                          SLICE_R6C26C    D1_TO_F1_DELAY   0.450         8.622  1       
u_OV7670_Controller/I2C/data_sr_8[9]                      NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  77      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/data_sr_Z[12].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/data_sr_Z[13].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   5.510

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          3.112
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  77      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/data_sr_Z[12].ff_inst/CK   u_OV7670_Controller/I2C/data_sr_Z[11].ff_inst/CK}->u_OV7670_Controller/I2C/data_sr_Z[12].ff_inst/Q
                                          SLICE_R6C26B    CLK_TO_Q0_DELAY  1.391         6.901  1       
u_OV7670_Controller/I2C/data_sr[12]                       NET DELAY        1.271         8.172  1       
u_OV7670_Controller/I2C/data_sr_RNO[13]/D->u_OV7670_Controller/I2C/data_sr_RNO[13]/Z
                                          SLICE_R6C27B    D1_TO_F1_DELAY   0.450         8.622  1       
u_OV7670_Controller/I2C/data_sr_8[13]                     NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  77      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/data_sr_Z[22].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/data_sr_Z[23].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   5.510

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          3.112
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  77      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/data_sr_Z[22].ff_inst/CK   u_OV7670_Controller/I2C/data_sr_Z[21].ff_inst/CK}->u_OV7670_Controller/I2C/data_sr_Z[22].ff_inst/Q
                                          SLICE_R10C24C   CLK_TO_Q0_DELAY  1.391         6.901  1       
u_OV7670_Controller/I2C/data_sr[22]                       NET DELAY        1.271         8.172  1       
u_OV7670_Controller/I2C/data_sr_RNO[23]/D->u_OV7670_Controller/I2C/data_sr_RNO[23]/Z
                                          SLICE_R10C24D   D1_TO_F1_DELAY   0.450         8.622  1       
u_OV7670_Controller/I2C/data_sr_8[23]                     NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  77      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/data_sr_Z[29].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/data_sr_Z[30].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   5.510

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          3.112
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  77      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/data_sr_Z[30].ff_inst/CK   u_OV7670_Controller/I2C/data_sr_Z[29].ff_inst/CK}->u_OV7670_Controller/I2C/data_sr_Z[29].ff_inst/Q
                                          SLICE_R25C28B   CLK_TO_Q1_DELAY  1.391         6.901  1       
u_OV7670_Controller/I2C/data_sr[29]                       NET DELAY        1.271         8.172  1       
u_OV7670_Controller/I2C/data_sr_RNO[30]/D->u_OV7670_Controller/I2C/data_sr_RNO[30]/Z
                                          SLICE_R25C28B   D0_TO_F0_DELAY   0.450         8.622  1       
u_OV7670_Controller/I2C/data_sr_8[30]                     NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  77      
clk_24m                                                      NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : u_OV7670_Controller/I2C/busy_sr_Z[31].ff_inst/Q
Path End         : u_OV7670_Controller/I2C/busy_sr_Z[31].ff_inst/D
Source Clock     : u_HSOSC.osc_inst/CLKHF
Destination Clock: u_HSOSC.osc_inst/CLKHF
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)     0.000
+ Destination Clock Source Latency                                0.000
+ Destination Clock Uncertainty                                   0.000
+ Destination Clock Path Delay                                    5.510
+ Hold Time                                                      -0.000
-------------------------------------------------------------   -------
End-of-path required time( ns )                                   5.510

  Source Clock Arrival Time (u_HSOSC.osc_inst/CLKHF:R#1)   0.000
+ Source Clock Source Latency                              0.000
+ Source Clock Path Delay                                  5.510
+ Data Path Delay                                          3.112
--------------------------------------------------------   -----
End-of-path arrival time( ns )                             8.622

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  77      
clk_24m                                                      NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{u_OV7670_Controller/I2C/taken_temp_Z.ff_inst/CK   u_OV7670_Controller/I2C/busy_sr_Z[31].ff_inst/CK}->u_OV7670_Controller/I2C/busy_sr_Z[31].ff_inst/Q
                                          SLICE_R25C21D   CLK_TO_Q1_DELAY  1.391         6.901  8       
u_OV7670_Controller/I2C/busy_sr[31]                       NET DELAY        1.271         8.172  1       
u_OV7670_Controller/I2C/busy_sr_RNO[31]/D->u_OV7670_Controller/I2C/busy_sr_RNO[31]/Z
                                          SLICE_R25C21D   D1_TO_F1_DELAY   0.450         8.622  1       
u_OV7670_Controller/I2C/busy_srd_0[31]                    NET DELAY        0.000         8.622  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
u_HSOSC.osc_inst/CLKHF                    HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  77      
clk_24m                                                      NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

