// Seed: 2419402337
module module_0 (
    output tri0 id_0,
    output wor id_1,
    input supply1 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input wor id_5,
    input supply0 id_6
    , id_12,
    output tri0 id_7,
    output tri0 id_8,
    input wand id_9,
    output uwire id_10
);
  initial id_10 = id_6 - 1'b0 < "";
  reg id_13;
  id_14(
      .id_0(1), .id_1(id_1), .id_2(1)
  );
  tri id_15;
  initial begin
    id_12 <= #1{1, 1'b0 == 1};
    id_13 <= ~id_15 & 1;
    deassign id_15;
  end
  always begin
    $display(id_6, 1 - ~id_3, &id_15);
  end
  wire id_16;
  id_17(
      .id_0(""), .id_1(1)
  );
endmodule
module module_1 (
    input  uwire id_0,
    input  wire  id_1,
    input  wand  id_2,
    output wand  id_3,
    output tri0  id_4,
    input  wand  id_5,
    input  tri1  id_6
);
  wire id_8;
  wire id_9;
  assign id_4 = 1;
  module_0(
      id_3, id_3, id_1, id_0, id_5, id_5, id_6, id_3, id_3, id_2, id_4
  );
  wire id_10, id_11, id_12;
endmodule
