Flow report for dec_7s_cnt
Fri Apr 12 19:42:48 2024
Quartus Prime Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------+
; Flow Summary                                                           ;
+-----------------------+------------------------------------------------+
; Flow Status           ; Successful - Fri Apr 12 19:42:48 2024          ;
; Quartus Prime Version ; 23.1std.0 Build 991 11/28/2023 SC Lite Edition ;
; Revision Name         ; dec_7s_cnt                                     ;
; Top-level Entity Name ; dec_7s_cnt                                     ;
; Family                ; MAX II                                         ;
; Total logic elements  ; 11 / 240 ( 5 % )                               ;
; Total pins            ; 18 / 80 ( 23 % )                               ;
; Total virtual pins    ; 0                                              ;
; UFM blocks            ; 0 / 1 ( 0 % )                                  ;
; Device                ; EPM240T100C3                                   ;
; Timing Models         ; Final                                          ;
+-----------------------+------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 04/12/2024 19:18:10 ;
; Main task         ; Compilation         ;
; Revision Name     ; dec_7s_cnt          ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                         ;
+--------------------------+--------------------------------+---------------+-------------+----------------+
; Assignment Name          ; Value                          ; Default Value ; Entity Name ; Section Id     ;
+--------------------------+--------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID    ; 31032335326579.171296029009664 ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT   ; Vhdl                           ; --            ; --          ; eda_simulation ;
; NUM_PARALLEL_PROCESSORS  ; All                            ; --            ; --          ; --             ;
; PROJECT_OUTPUT_DIRECTORY ; output_files                   ; --            ; --          ; --             ;
+--------------------------+--------------------------------+---------------+-------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:00:17     ; 1.0                     ; 4777 MB             ; 00:00:30                           ;
; Fitter               ; 00:00:03     ; 1.0                     ; 5071 MB             ; 00:00:01                           ;
; Assembler            ; 00:00:01     ; 1.0                     ; 4662 MB             ; 00:00:00                           ;
; Timing Analyzer      ; 00:00:01     ; 1.0                     ; 4655 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4619 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4619 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4619 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4619 MB             ; 00:00:01                           ;
; EDA Netlist Writer   ; 00:00:01     ; 1.0                     ; 4620 MB             ; 00:00:01                           ;
; Total                ; 00:00:27     ; --                      ; --                  ; 00:00:37                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------+
; Flow OS Summary                                                                    ;
+----------------------+------------------+------------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+----------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis ; duotronics       ; Windows 10 ; 10.0       ; x86_64         ;
; Fitter               ; duotronics       ; Windows 10 ; 10.0       ; x86_64         ;
; Assembler            ; duotronics       ; Windows 10 ; 10.0       ; x86_64         ;
; Timing Analyzer      ; duotronics       ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; duotronics       ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; duotronics       ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; duotronics       ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; duotronics       ; Windows 10 ; 10.0       ; x86_64         ;
; EDA Netlist Writer   ; duotronics       ; Windows 10 ; 10.0       ; x86_64         ;
+----------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off dec_7s_cnt -c dec_7s_cnt
quartus_fit --read_settings_files=off --write_settings_files=off dec_7s_cnt -c dec_7s_cnt
quartus_asm --read_settings_files=off --write_settings_files=off dec_7s_cnt -c dec_7s_cnt
quartus_sta dec_7s_cnt -c dec_7s_cnt
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off dec_7s_cnt -c dec_7s_cnt --vector_source=C:/Users/revox/Desktop/pratica3/ex_02/output_files/Waveform.vwf --testbench_file=C:/Users/revox/Desktop/pratica3/ex_02/simulation/qsim/output_files/Waveform.vwf.vht
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off dec_7s_cnt -c dec_7s_cnt --vector_source=C:/Users/revox/Desktop/pratica3/ex_02/output_files/Waveform.vwf --testbench_file=C:/Users/revox/Desktop/pratica3/ex_02/simulation/qsim/output_files/Waveform.vwf.vht
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off dec_7s_cnt -c dec_7s_cnt --vector_source=C:/Users/revox/Desktop/pratica3/ex_02/output_files/Waveform.vwf --testbench_file=C:/Users/revox/Desktop/pratica3/ex_02/simulation/qsim/output_files/Waveform.vwf.vht
quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off dec_7s_cnt -c dec_7s_cnt --vector_source=C:/Users/revox/Desktop/pratica3/ex_02/output_files/Waveform.vwf --testbench_file=C:/Users/revox/Desktop/pratica3/ex_02/simulation/qsim/output_files/Waveform.vwf.vht
quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=C:/Users/revox/Desktop/pratica3/ex_02/simulation/qsim/ dec_7s_cnt -c dec_7s_cnt



