Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date              : Wed Aug 27 11:28:55 2025
| Host              : xylo running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file Feature_Extraction_Layer_timing_summary_routed.rpt -pb Feature_Extraction_Layer_timing_summary_routed.pb -rpx Feature_Extraction_Layer_timing_summary_routed.rpx -warn_on_violation
| Design            : Feature_Extraction_Layer
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.30 05-15-2022
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1818)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (17634)
5. checking no_input_delay (11)
6. checking no_output_delay (132)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1818)
---------------------------
 There are 1818 register/latch pins with no clock driven by root clock pin: axi_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (17634)
----------------------------------------------------
 There are 17634 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (132)
---------------------------------
 There are 132 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 3715          inf        0.000                      0                 3715           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.887ns  (logic 0.600ns (31.799%)  route 1.287ns (68.201%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE9                                               0.000     0.000 f  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    AE9                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.503     0.503 f  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.503    axi_reset_n_IBUF_inst/OUT
    AE9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.503 f  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=26, routed)          1.186     1.689    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aresetn
    SLICE_X95Y103        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     1.786 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst_i_1/O
                         net (fo=1, routed)           0.101     1.887    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X95Y103        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.731ns  (logic 0.178ns (24.369%)  route 0.553ns (75.631%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE9                                               0.000     0.000 f  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    AE9                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.138     0.138 f  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.138    axi_reset_n_IBUF_inst/OUT
    AE9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.138 f  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=26, routed)          0.522     0.660    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aresetn
    SLICE_X95Y103        LUT1 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     0.700 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst_i_1/O
                         net (fo=1, routed)           0.031     0.731    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X95Y103        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          3714 Endpoints
Min Delay          3714 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            Line_Buffer/rdBase_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.105ns  (logic 0.603ns (19.416%)  route 2.502ns (80.584%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE9                                               0.000     0.000 f  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    AE9                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.503     0.503 f  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.503    axi_reset_n_IBUF_inst/OUT
    AE9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.503 f  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=26, routed)          1.467     1.970    Line_Buffer/axi_reset_n_IBUF
    SLICE_X91Y115        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.070 r  Line_Buffer/FSM_sequential_state_WRITE[2]_i_1/O
                         net (fo=63, routed)          1.035     3.105    Line_Buffer/o_valid0
    SLICE_X92Y106        FDRE                                         r  Line_Buffer/rdBase_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            Line_Buffer/rdBase_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.105ns  (logic 0.603ns (19.416%)  route 2.502ns (80.584%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE9                                               0.000     0.000 f  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    AE9                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.503     0.503 f  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.503    axi_reset_n_IBUF_inst/OUT
    AE9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.503 f  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=26, routed)          1.467     1.970    Line_Buffer/axi_reset_n_IBUF
    SLICE_X91Y115        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.070 r  Line_Buffer/FSM_sequential_state_WRITE[2]_i_1/O
                         net (fo=63, routed)          1.035     3.105    Line_Buffer/o_valid0
    SLICE_X92Y106        FDRE                                         r  Line_Buffer/rdBase_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            Line_Buffer/rdBase_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.105ns  (logic 0.603ns (19.416%)  route 2.502ns (80.584%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE9                                               0.000     0.000 f  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    AE9                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.503     0.503 f  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.503    axi_reset_n_IBUF_inst/OUT
    AE9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.503 f  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=26, routed)          1.467     1.970    Line_Buffer/axi_reset_n_IBUF
    SLICE_X91Y115        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.070 r  Line_Buffer/FSM_sequential_state_WRITE[2]_i_1/O
                         net (fo=63, routed)          1.035     3.105    Line_Buffer/o_valid0
    SLICE_X92Y106        FDRE                                         r  Line_Buffer/rdBase_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            Line_Buffer/rdYCnt_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.026ns  (logic 0.603ns (19.927%)  route 2.423ns (80.073%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE9                                               0.000     0.000 f  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    AE9                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.503     0.503 f  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.503    axi_reset_n_IBUF_inst/OUT
    AE9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.503 f  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=26, routed)          1.467     1.970    Line_Buffer/axi_reset_n_IBUF
    SLICE_X91Y115        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.070 r  Line_Buffer/FSM_sequential_state_WRITE[2]_i_1/O
                         net (fo=63, routed)          0.955     3.026    Line_Buffer/o_valid0
    SLICE_X93Y108        FDRE                                         r  Line_Buffer/rdYCnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            Line_Buffer/rdYCnt_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.026ns  (logic 0.603ns (19.927%)  route 2.423ns (80.073%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE9                                               0.000     0.000 f  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    AE9                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.503     0.503 f  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.503    axi_reset_n_IBUF_inst/OUT
    AE9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.503 f  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=26, routed)          1.467     1.970    Line_Buffer/axi_reset_n_IBUF
    SLICE_X91Y115        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.070 r  Line_Buffer/FSM_sequential_state_WRITE[2]_i_1/O
                         net (fo=63, routed)          0.955     3.026    Line_Buffer/o_valid0
    SLICE_X93Y108        FDRE                                         r  Line_Buffer/rdYCnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            Line_Buffer/rdYCnt_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.026ns  (logic 0.603ns (19.927%)  route 2.423ns (80.073%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE9                                               0.000     0.000 f  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    AE9                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.503     0.503 f  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.503    axi_reset_n_IBUF_inst/OUT
    AE9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.503 f  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=26, routed)          1.467     1.970    Line_Buffer/axi_reset_n_IBUF
    SLICE_X91Y115        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.070 r  Line_Buffer/FSM_sequential_state_WRITE[2]_i_1/O
                         net (fo=63, routed)          0.955     3.026    Line_Buffer/o_valid0
    SLICE_X93Y108        FDRE                                         r  Line_Buffer/rdYCnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            Line_Buffer/rdYCnt_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.018ns  (logic 0.603ns (19.975%)  route 2.415ns (80.025%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE9                                               0.000     0.000 f  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    AE9                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.503     0.503 f  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.503    axi_reset_n_IBUF_inst/OUT
    AE9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.503 f  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=26, routed)          1.467     1.970    Line_Buffer/axi_reset_n_IBUF
    SLICE_X91Y115        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.070 r  Line_Buffer/FSM_sequential_state_WRITE[2]_i_1/O
                         net (fo=63, routed)          0.948     3.018    Line_Buffer/o_valid0
    SLICE_X93Y107        FDRE                                         r  Line_Buffer/rdYCnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            Line_Buffer/rdYCnt_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.018ns  (logic 0.603ns (19.975%)  route 2.415ns (80.025%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE9                                               0.000     0.000 f  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    AE9                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.503     0.503 f  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.503    axi_reset_n_IBUF_inst/OUT
    AE9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.503 f  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=26, routed)          1.467     1.970    Line_Buffer/axi_reset_n_IBUF
    SLICE_X91Y115        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.070 r  Line_Buffer/FSM_sequential_state_WRITE[2]_i_1/O
                         net (fo=63, routed)          0.948     3.018    Line_Buffer/o_valid0
    SLICE_X93Y107        FDRE                                         r  Line_Buffer/rdYCnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            Line_Buffer/rdYCnt_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.018ns  (logic 0.603ns (19.975%)  route 2.415ns (80.025%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE9                                               0.000     0.000 f  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    AE9                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.503     0.503 f  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.503    axi_reset_n_IBUF_inst/OUT
    AE9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.503 f  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=26, routed)          1.467     1.970    Line_Buffer/axi_reset_n_IBUF
    SLICE_X91Y115        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.070 r  Line_Buffer/FSM_sequential_state_WRITE[2]_i_1/O
                         net (fo=63, routed)          0.948     3.018    Line_Buffer/o_valid0
    SLICE_X93Y107        FDRE                                         r  Line_Buffer/rdYCnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_reset_n
                            (input port)
  Destination:            Line_Buffer/rdYCnt_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.018ns  (logic 0.603ns (19.975%)  route 2.415ns (80.025%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE9                                               0.000     0.000 f  axi_reset_n (IN)
                         net (fo=0)                   0.000     0.000    axi_reset_n_IBUF_inst/I
    AE9                  INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.503     0.503 f  axi_reset_n_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.503    axi_reset_n_IBUF_inst/OUT
    AE9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.503 f  axi_reset_n_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=26, routed)          1.467     1.970    Line_Buffer/axi_reset_n_IBUF
    SLICE_X91Y115        LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.070 r  Line_Buffer/FSM_sequential_state_WRITE[2]_i_1/O
                         net (fo=63, routed)          0.948     3.018    Line_Buffer/o_valid0
    SLICE_X93Y107        FDRE                                         r  Line_Buffer/rdYCnt_reg[4]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Line_Buffer/WrNum_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Line_Buffer/WrNum_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.094ns  (logic 0.059ns (63.072%)  route 0.035ns (36.928%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y107        FDRE                         0.000     0.000 r  Line_Buffer/WrNum_reg[0]/C
    SLICE_X95Y107        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  Line_Buffer/WrNum_reg[0]/Q
                         net (fo=9, routed)           0.029     0.068    Line_Buffer/WrNum_reg_n_0_[0]
    SLICE_X95Y107        LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.020     0.088 r  Line_Buffer/WrNum[1]_i_1/O
                         net (fo=1, routed)           0.006     0.094    Line_Buffer/WrNum[1]_i_1_n_0
    SLICE_X95Y107        FDSE                                         r  Line_Buffer/WrNum_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Line_Buffer/WrNum_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Line_Buffer/WrNum_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.094ns  (logic 0.059ns (63.072%)  route 0.035ns (36.928%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y107        FDRE                         0.000     0.000 r  Line_Buffer/WrNum_reg[0]/C
    SLICE_X95Y107        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  Line_Buffer/WrNum_reg[0]/Q
                         net (fo=9, routed)           0.029     0.068    Line_Buffer/WrNum_reg_n_0_[0]
    SLICE_X95Y107        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     0.088 r  Line_Buffer/WrNum[2]_i_2/O
                         net (fo=1, routed)           0.006     0.094    Line_Buffer/WrNum[2]_i_2_n_0
    SLICE_X95Y107        FDRE                                         r  Line_Buffer/WrNum_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outXcnt_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            outXcnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.096ns  (logic 0.053ns (55.296%)  route 0.043ns (44.704%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y90         FDRE                         0.000     0.000 r  outXcnt_reg[5]/C
    SLICE_X95Y90         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.039 r  outXcnt_reg[5]/Q
                         net (fo=2, routed)           0.026     0.065    outXcnt_reg_n_0_[5]
    SLICE_X95Y90         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     0.079 r  outXcnt[5]_i_1/O
                         net (fo=1, routed)           0.017     0.096    outXcnt[5]
    SLICE_X95Y90         FDRE                                         r  outXcnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_calculator/valid_dealy_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core_calculator/valid_dealy_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y113        FDRE                         0.000     0.000 r  core_calculator/valid_dealy_reg[0]/C
    SLICE_X94Y113        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.039 r  core_calculator/valid_dealy_reg[0]/Q
                         net (fo=1, routed)           0.058     0.097    core_calculator/valid_dealy[0]
    SLICE_X94Y113        FDRE                                         r  core_calculator/valid_dealy_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.097ns  (logic 0.059ns (60.691%)  route 0.038ns (39.309%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y124        FDRE                         0.000     0.000 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/C
    SLICE_X94Y124        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.039 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[6]/Q
                         net (fo=8, routed)           0.032     0.071    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[6]
    SLICE_X94Y124        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.020     0.091 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[7]_i_1/O
                         net (fo=1, routed)           0.006     0.097    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__1[7]
    SLICE_X94Y124        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core_calculator/valid_dealy_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            core_calculator/first_valid_mask_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.100ns  (logic 0.061ns (61.000%)  route 0.039ns (39.000%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y113        FDRE                         0.000     0.000 r  core_calculator/valid_dealy_reg[4]/C
    SLICE_X94Y113        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.039 r  core_calculator/valid_dealy_reg[4]/Q
                         net (fo=1, routed)           0.023     0.062    core_calculator/valid_dealy[4]
    SLICE_X94Y113        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.022     0.084 r  core_calculator/first_valid_mask_i_1/O
                         net (fo=1, routed)           0.016     0.100    core_calculator/first_valid_mask_i_1_n_0
    SLICE_X94Y113        FDRE                                         r  core_calculator/first_valid_mask_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Line_Buffer/WrLineNum_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Line_Buffer/WrLineNum_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.102ns  (logic 0.052ns (51.010%)  route 0.050ns (48.990%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y110        FDRE                         0.000     0.000 r  Line_Buffer/WrLineNum_reg[5]/C
    SLICE_X96Y110        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.038 r  Line_Buffer/WrLineNum_reg[5]/Q
                         net (fo=3, routed)           0.029     0.067    Line_Buffer/WrLineNum_reg[5]
    SLICE_X96Y110        LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.014     0.081 r  Line_Buffer/WrLineNum[5]_i_1/O
                         net (fo=1, routed)           0.021     0.102    Line_Buffer/p_0_in__0[5]
    SLICE_X96Y110        FDRE                                         r  Line_Buffer/WrLineNum_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.103ns  (logic 0.039ns (37.947%)  route 0.064ns (62.053%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y128        FDRE                         0.000     0.000 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
    SLICE_X95Y128        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.039 r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/Q
                         net (fo=6, routed)           0.064     0.103    backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_plus1[3]
    SLICE_X95Y128        FDRE                                         r  backBuffer/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Line_Buffer/s_axis_tready_origin_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Line_Buffer/s_axis_tready_origin_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.103ns  (logic 0.061ns (59.311%)  route 0.042ns (40.689%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y109        FDRE                         0.000     0.000 r  Line_Buffer/s_axis_tready_origin_reg/C
    SLICE_X95Y109        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.039 r  Line_Buffer/s_axis_tready_origin_reg/Q
                         net (fo=5, routed)           0.026     0.065    Line_Buffer/s_axis_tready_origin_reg_n_0
    SLICE_X95Y109        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.022     0.087 r  Line_Buffer/s_axis_tready_origin_i_1/O
                         net (fo=1, routed)           0.016     0.103    Line_Buffer/s_axis_tready_origin_i_1_n_0
    SLICE_X95Y109        FDRE                                         r  Line_Buffer/s_axis_tready_origin_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Line_Buffer/rdCnt_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            Line_Buffer/rdCnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.103ns  (logic 0.053ns (51.350%)  route 0.050ns (48.650%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y111        FDSE                         0.000     0.000 r  Line_Buffer/rdCnt_reg[5]/C
    SLICE_X94Y111        FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.039 r  Line_Buffer/rdCnt_reg[5]/Q
                         net (fo=8, routed)           0.033     0.072    Line_Buffer/rdCnt_reg_n_0_[5]
    SLICE_X94Y111        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     0.086 r  Line_Buffer/rdCnt[5]_i_1/O
                         net (fo=1, routed)           0.017     0.103    Line_Buffer/rdCnt[5]_i_1_n_0
    SLICE_X94Y111        FDSE                                         r  Line_Buffer/rdCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------





