#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5602bb4cd280 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5602bb4be430 .scope module, "testbench" "testbench" 3 1;
 .timescale 0 0;
v0x5602bb4f2be0_0 .var "clk", 0 0;
v0x5602bb4f2ca0_0 .net "leds", 9 0, v0x5602bb4f1940_0;  1 drivers
S_0x5602bb4a9450 .scope module, "dut" "top" 3 5, 4 1 0, S_0x5602bb4be430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLOCK_50";
    .port_info 1 /INPUT 4 "KEY";
    .port_info 2 /OUTPUT 10 "LEDR";
    .port_info 3 /INPUT 10 "SW";
    .port_info 4 /OUTPUT 7 "HEX5";
    .port_info 5 /OUTPUT 7 "HEX4";
    .port_info 6 /OUTPUT 7 "HEX3";
    .port_info 7 /OUTPUT 7 "HEX2";
    .port_info 8 /OUTPUT 7 "HEX1";
    .port_info 9 /OUTPUT 7 "HEX0";
P_0x5602bb4ccd80 .param/l "IO_HEX_bit" 1 4 29, +C4<00000000000000000000000000000011>;
P_0x5602bb4ccdc0 .param/l "IO_KEY_bit" 1 4 30, +C4<00000000000000000000000000000100>;
P_0x5602bb4cce00 .param/l "IO_LEDS_bit" 1 4 28, +C4<00000000000000000000000000000010>;
P_0x5602bb4cce40 .param/l "IO_SW_bit" 1 4 31, +C4<00000000000000000000000000000101>;
L_0x5602bb4cc4c0 .functor NOT 1, L_0x5602bb4f2e40, C4<0>, C4<0>, C4<0>;
L_0x5602bb50a6f0 .functor AND 1, L_0x5602bb504d50, L_0x5602bb50b410, C4<1>, C4<1>;
v0x5602bb4f11c0_0 .net "CLOCK_50", 0 0, v0x5602bb4f2be0_0;  1 drivers
v0x5602bb4f12a0_0 .net "HEX0", 6 0, v0x5602bb4ef360_0;  1 drivers
v0x5602bb4f1360_0 .net "HEX1", 6 0, v0x5602bb4ef690_0;  1 drivers
v0x5602bb4f1460_0 .net "HEX2", 6 0, v0x5602bb4ef9e0_0;  1 drivers
v0x5602bb4f1530_0 .net "HEX3", 6 0, v0x5602bb4eff10_0;  1 drivers
v0x5602bb4f1620_0 .net "HEX4", 6 0, v0x5602bb4f03f0_0;  1 drivers
v0x5602bb4f16f0_0 .net "HEX5", 6 0, v0x5602bb4f08d0_0;  1 drivers
v0x5602bb4f17c0_0 .net "IO_readdata", 31 0, L_0x5602bb50c370;  1 drivers
o0x7f462e0b7658 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x5602bb4f1860_0 .net "KEY", 3 0, o0x7f462e0b7658;  0 drivers
v0x5602bb4f1940_0 .var "LEDR", 9 0;
v0x5602bb4f1a20_0 .net "MEM_readdata", 31 0, v0x5602bb4f0ec0_0;  1 drivers
o0x7f462e0b76b8 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x5602bb4f1b10_0 .net "SW", 9 0, o0x7f462e0b76b8;  0 drivers
v0x5602bb4f1bd0_0 .net *"_ivl_25", 0 0, L_0x5602bb50bf00;  1 drivers
v0x5602bb4f1cb0_0 .net *"_ivl_3", 0 0, L_0x5602bb4f2e40;  1 drivers
L_0x7f462dca9a38 .functor BUFT 1, C4<00000000000000000000000000000000000000zzzz>, C4<0>, C4<0>, C4<0>;
v0x5602bb4f1d90_0 .net *"_ivl_30", 41 0, L_0x7f462dca9a38;  1 drivers
v0x5602bb4f1e70_0 .net *"_ivl_35", 0 0, L_0x5602bb50bfa0;  1 drivers
L_0x7f462dca9a80 .functor BUFT 1, C4<00000000000000000000000000000000zzzzzzzzzz>, C4<0>, C4<0>, C4<0>;
v0x5602bb4f1f50_0 .net *"_ivl_38", 41 0, L_0x7f462dca9a80;  1 drivers
L_0x7f462dca99f0 .functor BUFT 1, C4<000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5602bb4f2030_0 .net/2u *"_ivl_40", 41 0, L_0x7f462dca99f0;  1 drivers
v0x5602bb4f2110_0 .net *"_ivl_42", 41 0, L_0x5602bb50c0e0;  1 drivers
v0x5602bb4f21f0_0 .net *"_ivl_44", 41 0, L_0x5602bb50c1b0;  1 drivers
v0x5602bb4f22d0_0 .net "addr", 31 0, L_0x5602bb504ad0;  1 drivers
v0x5602bb4f2390_0 .net "clk", 0 0, L_0x5602bb4f2d70;  1 drivers
v0x5602bb4f2480_0 .var/i "counter", 31 0;
v0x5602bb4f2560_0 .var "hex_digits", 23 0;
v0x5602bb4f2640_0 .net "isIO", 0 0, L_0x5602bb50b370;  1 drivers
v0x5602bb4f2700_0 .net "isRAM", 0 0, L_0x5602bb50b410;  1 drivers
v0x5602bb4f27c0_0 .net "memwrite", 0 0, L_0x5602bb504d50;  1 drivers
v0x5602bb4f2860_0 .net "readdata", 31 0, L_0x5602bb50c460;  1 drivers
v0x5602bb4f2900_0 .net "reset", 0 0, L_0x5602bb4cc4c0;  1 drivers
v0x5602bb4f29d0_0 .net "writedata", 31 0, L_0x5602bb504b70;  1 drivers
E_0x5602bb41ff00 .event posedge, v0x5602bb4f11c0_0;
L_0x5602bb4f2d70 .part v0x5602bb4f2480_0, 21, 1;
L_0x5602bb4f2e40 .part o0x7f462e0b7658, 0, 1;
L_0x5602bb50b370 .part L_0x5602bb504ad0, 8, 1;
L_0x5602bb50b410 .reduce/nor L_0x5602bb50b370;
L_0x5602bb50b500 .part v0x5602bb4f2560_0, 0, 4;
L_0x5602bb50bb40 .part v0x5602bb4f2560_0, 4, 4;
L_0x5602bb50bc30 .part v0x5602bb4f2560_0, 8, 4;
L_0x5602bb50bcd0 .part v0x5602bb4f2560_0, 12, 4;
L_0x5602bb50bdc0 .part v0x5602bb4f2560_0, 16, 4;
L_0x5602bb50be60 .part v0x5602bb4f2560_0, 20, 4;
L_0x5602bb50bf00 .part L_0x5602bb504ad0, 4, 1;
L_0x5602bb50bfa0 .part L_0x5602bb504ad0, 5, 1;
L_0x5602bb50c0e0 .functor MUXZ 42, L_0x7f462dca99f0, L_0x7f462dca9a80, L_0x5602bb50bfa0, C4<>;
L_0x5602bb50c1b0 .functor MUXZ 42, L_0x5602bb50c0e0, L_0x7f462dca9a38, L_0x5602bb50bf00, C4<>;
L_0x5602bb50c370 .part L_0x5602bb50c1b0, 0, 32;
L_0x5602bb50c460 .functor MUXZ 32, v0x5602bb4f0ec0_0, L_0x5602bb50c370, L_0x5602bb50b370, C4<>;
S_0x5602bb4aac90 .scope module, "cpu" "riscvmulti" 4 17, 5 1 0, S_0x5602bb4a9450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "Address";
    .port_info 3 /OUTPUT 32 "WriteData";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /INPUT 32 "ReadData";
P_0x5602bb4cadf0 .param/l "EXECUTE" 1 5 129, +C4<00000000000000000000000000000011>;
P_0x5602bb4cae30 .param/l "FETCH_INSTR" 1 5 126, +C4<00000000000000000000000000000000>;
P_0x5602bb4cae70 .param/l "FETCH_REGS" 1 5 128, +C4<00000000000000000000000000000010>;
P_0x5602bb4caeb0 .param/l "LOAD" 1 5 130, +C4<00000000000000000000000000000100>;
P_0x5602bb4caef0 .param/l "STORE" 1 5 132, +C4<00000000000000000000000000000110>;
P_0x5602bb4caf30 .param/l "WAIT_DATA" 1 5 131, +C4<00000000000000000000000000000101>;
P_0x5602bb4caf70 .param/l "WAIT_INSTR" 1 5 127, +C4<00000000000000000000000000000001>;
L_0x5602bb4ca1b0 .functor OR 1, L_0x5602bb503140, L_0x5602bb5033f0, C4<0>, C4<0>;
L_0x5602bb4c9410 .functor OR 1, L_0x5602bb5055a0, L_0x5602bb5063c0, C4<0>, C4<0>;
L_0x5602bb4c90e0 .functor OR 1, L_0x5602bb4c9410, L_0x5602bb5065f0, C4<0>, C4<0>;
L_0x5602bb5037d0 .functor AND 1, L_0x5602bb4ca1b0, L_0x5602bb5036b0, C4<1>, C4<1>;
L_0x5602bb503c00 .functor OR 1, L_0x5602bb503ee0, L_0x5602bb504120, C4<0>, C4<0>;
L_0x5602bb504240 .functor OR 1, L_0x5602bb504440, L_0x5602bb5046a0, C4<0>, C4<0>;
L_0x5602bb504b70 .functor BUFZ 32, v0x5602bb4ee960_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5602bb5088d0 .functor BUFZ 32, v0x5602bb4ee7a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5602bb508d20 .functor OR 1, L_0x5602bb505030, L_0x5602bb5055a0, C4<0>, C4<0>;
L_0x5602bb509170 .functor NOT 32, L_0x5602bb508de0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5602bb509590 .functor XOR 1, L_0x5602bb509280, L_0x5602bb509320, C4<0>, C4<0>;
L_0x5602bb50a5e0 .functor AND 1, L_0x5602bb50a040, L_0x5602bb50a0e0, C4<1>, C4<1>;
L_0x5602bb50a940 .functor AND 1, L_0x5602bb5055a0, v0x5602bb4eeea0_0, C4<1>, C4<1>;
L_0x5602bb50ac90 .functor OR 1, L_0x5602bb50a940, L_0x5602bb5059f0, C4<0>, C4<0>;
v0x5602bb4c9d70_0 .var "ALUResult", 31 0;
v0x5602bb4c94a0_0 .net "Address", 31 0, L_0x5602bb504ad0;  alias, 1 drivers
v0x5602bb4c8d30_0 .net "Bimm", 31 0, L_0x5602bb508010;  1 drivers
v0x5602bb4e5940_0 .net "EQ", 0 0, L_0x5602bb509e60;  1 drivers
v0x5602bb4e5a00_0 .net "Iimm", 31 0, L_0x5602bb506ac0;  1 drivers
v0x5602bb4e5b30_0 .net "Jimm", 31 0, L_0x5602bb508620;  1 drivers
v0x5602bb4e5c10_0 .net "LT", 0 0, L_0x5602bb5097e0;  1 drivers
v0x5602bb4e5cd0_0 .net "LTU", 0 0, L_0x5602bb509970;  1 drivers
v0x5602bb4e5d90_0 .net "LoadStoreAddress", 31 0, L_0x5602bb503b60;  1 drivers
v0x5602bb4e5e70_0 .net "MemWrite", 0 0, L_0x5602bb504d50;  alias, 1 drivers
v0x5602bb4e5f30_0 .var "PC", 31 0;
v0x5602bb4e6010_0 .net "PCNext", 31 0, L_0x5602bb50b750;  1 drivers
v0x5602bb4e60f0_0 .net "PCTarget", 31 0, L_0x5602bb50b190;  1 drivers
v0x5602bb4e61d0_0 .net "PCplus4", 31 0, L_0x5602bb50a8a0;  1 drivers
v0x5602bb4e62b0_0 .net "ReadData", 31 0, L_0x5602bb50c460;  alias, 1 drivers
v0x5602bb4e6390 .array "RegisterBank", 31 0, 31 0;
v0x5602bb4e6450_0 .net "Simm", 31 0, L_0x5602bb5070f0;  1 drivers
v0x5602bb4e6530_0 .net "SrcA", 31 0, L_0x5602bb5088d0;  1 drivers
v0x5602bb4e6610_0 .net "SrcB", 31 0, L_0x5602bb508de0;  1 drivers
v0x5602bb4e66f0_0 .net "Uimm", 31 0, L_0x5602bb506890;  1 drivers
v0x5602bb4e67d0_0 .net "WriteData", 31 0, L_0x5602bb504b70;  alias, 1 drivers
v0x5602bb4e68b0_0 .net *"_ivl_0", 31 0, L_0x5602bb4f2fe0;  1 drivers
v0x5602bb4e6990_0 .net *"_ivl_103", 6 0, L_0x5602bb5054d0;  1 drivers
L_0x7f462dca9528 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x5602bb4e6a70_0 .net/2u *"_ivl_104", 6 0, L_0x7f462dca9528;  1 drivers
v0x5602bb4e6b50_0 .net *"_ivl_109", 6 0, L_0x5602bb505730;  1 drivers
L_0x7f462dca90a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5602bb4e6c30_0 .net *"_ivl_11", 28 0, L_0x7f462dca90a8;  1 drivers
L_0x7f462dca9570 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x5602bb4e6d10_0 .net/2u *"_ivl_110", 6 0, L_0x7f462dca9570;  1 drivers
v0x5602bb4e6df0_0 .net *"_ivl_115", 6 0, L_0x5602bb505900;  1 drivers
L_0x7f462dca95b8 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x5602bb4e6ed0_0 .net/2u *"_ivl_116", 6 0, L_0x7f462dca95b8;  1 drivers
L_0x7f462dca90f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5602bb4e6fb0_0 .net/2u *"_ivl_12", 31 0, L_0x7f462dca90f0;  1 drivers
v0x5602bb4e7090_0 .net *"_ivl_121", 6 0, L_0x5602bb505b30;  1 drivers
L_0x7f462dca9600 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x5602bb4e7170_0 .net/2u *"_ivl_122", 6 0, L_0x7f462dca9600;  1 drivers
v0x5602bb4e7250_0 .net *"_ivl_127", 6 0, L_0x5602bb505d20;  1 drivers
L_0x7f462dca9648 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x5602bb4e7540_0 .net/2u *"_ivl_128", 6 0, L_0x7f462dca9648;  1 drivers
v0x5602bb4e7620_0 .net *"_ivl_133", 6 0, L_0x5602bb505f20;  1 drivers
L_0x7f462dca9690 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x5602bb4e7700_0 .net/2u *"_ivl_134", 6 0, L_0x7f462dca9690;  1 drivers
v0x5602bb4e77e0_0 .net *"_ivl_139", 6 0, L_0x5602bb506290;  1 drivers
v0x5602bb4e78c0_0 .net *"_ivl_14", 0 0, L_0x5602bb5033f0;  1 drivers
L_0x7f462dca96d8 .functor BUFT 1, C4<1110011>, C4<0>, C4<0>, C4<0>;
v0x5602bb4e7980_0 .net/2u *"_ivl_140", 6 0, L_0x7f462dca96d8;  1 drivers
v0x5602bb4e7a60_0 .net *"_ivl_145", 0 0, L_0x5602bb5064b0;  1 drivers
v0x5602bb4e7b40_0 .net *"_ivl_147", 18 0, L_0x5602bb506550;  1 drivers
L_0x7f462dca9720 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x5602bb4e7c20_0 .net/2u *"_ivl_148", 11 0, L_0x7f462dca9720;  1 drivers
v0x5602bb4e7d00_0 .net *"_ivl_153", 0 0, L_0x5602bb506a20;  1 drivers
v0x5602bb4e7de0_0 .net *"_ivl_154", 20 0, L_0x5602bb506730;  1 drivers
v0x5602bb4e7ec0_0 .net *"_ivl_157", 10 0, L_0x5602bb506d90;  1 drivers
v0x5602bb4e7fa0_0 .net *"_ivl_16", 0 0, L_0x5602bb4ca1b0;  1 drivers
v0x5602bb4e8080_0 .net *"_ivl_161", 0 0, L_0x5602bb506fb0;  1 drivers
v0x5602bb4e8160_0 .net *"_ivl_162", 20 0, L_0x5602bb506e30;  1 drivers
v0x5602bb4e8240_0 .net *"_ivl_165", 5 0, L_0x5602bb507440;  1 drivers
v0x5602bb4e8320_0 .net *"_ivl_167", 4 0, L_0x5602bb507050;  1 drivers
v0x5602bb4e8400_0 .net *"_ivl_171", 0 0, L_0x5602bb5076f0;  1 drivers
v0x5602bb4e84e0_0 .net *"_ivl_172", 19 0, L_0x5602bb507790;  1 drivers
v0x5602bb4e85c0_0 .net *"_ivl_175", 0 0, L_0x5602bb507930;  1 drivers
v0x5602bb4e86a0_0 .net *"_ivl_177", 5 0, L_0x5602bb5079d0;  1 drivers
v0x5602bb4e8780_0 .net *"_ivl_179", 3 0, L_0x5602bb507f70;  1 drivers
v0x5602bb4e8860_0 .net *"_ivl_18", 0 0, L_0x5602bb4c9410;  1 drivers
L_0x7f462dca9768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5602bb4e8940_0 .net/2u *"_ivl_180", 0 0, L_0x7f462dca9768;  1 drivers
v0x5602bb4e8a20_0 .net *"_ivl_185", 0 0, L_0x5602bb507da0;  1 drivers
v0x5602bb4e8b00_0 .net *"_ivl_186", 11 0, L_0x5602bb507e40;  1 drivers
v0x5602bb4e8be0_0 .net *"_ivl_189", 7 0, L_0x5602bb5081f0;  1 drivers
v0x5602bb4e8cc0_0 .net *"_ivl_191", 0 0, L_0x5602bb508290;  1 drivers
v0x5602bb4e8da0_0 .net *"_ivl_193", 9 0, L_0x5602bb508330;  1 drivers
L_0x7f462dca97b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5602bb4e8e80_0 .net/2u *"_ivl_194", 0 0, L_0x7f462dca97b0;  1 drivers
v0x5602bb4e8f60_0 .net *"_ivl_20", 0 0, L_0x5602bb4c90e0;  1 drivers
v0x5602bb4e9040_0 .net *"_ivl_210", 0 0, L_0x5602bb508d20;  1 drivers
v0x5602bb4e9530_0 .net *"_ivl_215", 4 0, L_0x5602bb508af0;  1 drivers
v0x5602bb4e9610_0 .net *"_ivl_217", 4 0, L_0x5602bb508b90;  1 drivers
L_0x7f462dca97f8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5602bb4e96f0_0 .net/2u *"_ivl_222", 0 0, L_0x7f462dca97f8;  1 drivers
v0x5602bb4e97d0_0 .net *"_ivl_224", 31 0, L_0x5602bb509170;  1 drivers
v0x5602bb4e98b0_0 .net *"_ivl_226", 32 0, L_0x5602bb508ee0;  1 drivers
L_0x7f462dca9840 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5602bb4e9990_0 .net/2u *"_ivl_228", 0 0, L_0x7f462dca9840;  1 drivers
v0x5602bb4e9a70_0 .net *"_ivl_23", 0 0, L_0x5602bb5036b0;  1 drivers
v0x5602bb4e9b30_0 .net *"_ivl_230", 32 0, L_0x5602bb508fd0;  1 drivers
v0x5602bb4e9c10_0 .net *"_ivl_232", 32 0, L_0x5602bb5094f0;  1 drivers
L_0x7f462dca9888 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5602bb4e9cf0_0 .net/2u *"_ivl_234", 32 0, L_0x7f462dca9888;  1 drivers
v0x5602bb4e9dd0_0 .net *"_ivl_239", 0 0, L_0x5602bb509280;  1 drivers
v0x5602bb4e9eb0_0 .net *"_ivl_241", 0 0, L_0x5602bb509320;  1 drivers
v0x5602bb4e9f90_0 .net *"_ivl_242", 0 0, L_0x5602bb509590;  1 drivers
v0x5602bb4ea070_0 .net *"_ivl_245", 0 0, L_0x5602bb5093c0;  1 drivers
v0x5602bb4ea150_0 .net *"_ivl_247", 0 0, L_0x5602bb509a70;  1 drivers
v0x5602bb4ea230_0 .net *"_ivl_253", 31 0, L_0x5602bb509dc0;  1 drivers
L_0x7f462dca98d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5602bb4ea310_0 .net/2u *"_ivl_254", 31 0, L_0x7f462dca98d0;  1 drivers
L_0x7f462dca9918 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5602bb4ea3f0_0 .net/2u *"_ivl_258", 2 0, L_0x7f462dca9918;  1 drivers
v0x5602bb4ea4d0_0 .net *"_ivl_260", 0 0, L_0x5602bb509d20;  1 drivers
v0x5602bb4ea590_0 .net *"_ivl_263", 31 0, L_0x5602bb50a260;  1 drivers
v0x5602bb4ea670_0 .net *"_ivl_267", 0 0, L_0x5602bb50a040;  1 drivers
v0x5602bb4ea750_0 .net *"_ivl_269", 0 0, L_0x5602bb50a0e0;  1 drivers
v0x5602bb4ea830_0 .net *"_ivl_270", 0 0, L_0x5602bb50a5e0;  1 drivers
v0x5602bb4ea910_0 .net *"_ivl_272", 32 0, L_0x5602bb50a760;  1 drivers
v0x5602bb4ea9f0_0 .net *"_ivl_275", 4 0, L_0x5602bb50a300;  1 drivers
v0x5602bb4eaad0_0 .net *"_ivl_276", 32 0, L_0x5602bb50a3a0;  1 drivers
v0x5602bb4eabb0_0 .net *"_ivl_28", 31 0, L_0x5602bb503a40;  1 drivers
L_0x7f462dca9960 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5602bb4eac90_0 .net/2u *"_ivl_282", 31 0, L_0x7f462dca9960;  1 drivers
v0x5602bb4ead70_0 .net *"_ivl_286", 31 0, L_0x5602bb50aa50;  1 drivers
v0x5602bb4eae50_0 .net *"_ivl_288", 31 0, L_0x5602bb50b000;  1 drivers
v0x5602bb4eaf30_0 .net *"_ivl_293", 0 0, L_0x5602bb50a940;  1 drivers
v0x5602bb4eaff0_0 .net *"_ivl_295", 0 0, L_0x5602bb50ac90;  1 drivers
v0x5602bb4eb0b0_0 .net *"_ivl_297", 30 0, L_0x5602bb50ad80;  1 drivers
L_0x7f462dca99a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5602bb4eb190_0 .net/2u *"_ivl_298", 0 0, L_0x7f462dca99a8;  1 drivers
L_0x7f462dca9018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5602bb4eb270_0 .net *"_ivl_3", 28 0, L_0x7f462dca9018;  1 drivers
v0x5602bb4eb350_0 .net *"_ivl_300", 31 0, L_0x5602bb50ae70;  1 drivers
v0x5602bb4eb430_0 .net *"_ivl_302", 31 0, L_0x5602bb50b5c0;  1 drivers
v0x5602bb4eb510_0 .net *"_ivl_32", 31 0, L_0x5602bb503d70;  1 drivers
L_0x7f462dca9138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5602bb4eb5f0_0 .net *"_ivl_35", 28 0, L_0x7f462dca9138;  1 drivers
L_0x7f462dca9180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5602bb4eb6d0_0 .net/2u *"_ivl_36", 31 0, L_0x7f462dca9180;  1 drivers
v0x5602bb4eb7b0_0 .net *"_ivl_38", 0 0, L_0x5602bb503ee0;  1 drivers
L_0x7f462dca9060 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5602bb4eb870_0 .net/2u *"_ivl_4", 31 0, L_0x7f462dca9060;  1 drivers
v0x5602bb4eb950_0 .net *"_ivl_40", 31 0, L_0x5602bb504080;  1 drivers
L_0x7f462dca91c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5602bb4eba30_0 .net *"_ivl_43", 28 0, L_0x7f462dca91c8;  1 drivers
L_0x7f462dca9210 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5602bb4ebb10_0 .net/2u *"_ivl_44", 31 0, L_0x7f462dca9210;  1 drivers
v0x5602bb4ebbf0_0 .net *"_ivl_46", 0 0, L_0x5602bb504120;  1 drivers
v0x5602bb4ebcb0_0 .net *"_ivl_48", 0 0, L_0x5602bb503c00;  1 drivers
v0x5602bb4ebd90_0 .net *"_ivl_50", 31 0, L_0x5602bb504350;  1 drivers
L_0x7f462dca9258 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5602bb4ebe70_0 .net *"_ivl_53", 28 0, L_0x7f462dca9258;  1 drivers
L_0x7f462dca92a0 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x5602bb4ebf50_0 .net/2u *"_ivl_54", 31 0, L_0x7f462dca92a0;  1 drivers
v0x5602bb4ec030_0 .net *"_ivl_56", 0 0, L_0x5602bb504440;  1 drivers
v0x5602bb4ec0f0_0 .net *"_ivl_58", 31 0, L_0x5602bb5045b0;  1 drivers
v0x5602bb4ec1d0_0 .net *"_ivl_6", 0 0, L_0x5602bb503140;  1 drivers
L_0x7f462dca92e8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5602bb4ec290_0 .net *"_ivl_61", 28 0, L_0x7f462dca92e8;  1 drivers
L_0x7f462dca9330 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5602bb4ec370_0 .net/2u *"_ivl_62", 31 0, L_0x7f462dca9330;  1 drivers
v0x5602bb4ec450_0 .net *"_ivl_64", 0 0, L_0x5602bb5046a0;  1 drivers
v0x5602bb4ec510_0 .net *"_ivl_66", 0 0, L_0x5602bb504240;  1 drivers
L_0x7f462dca9378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5602bb4ec5f0_0 .net/2u *"_ivl_68", 31 0, L_0x7f462dca9378;  1 drivers
v0x5602bb4ec6d0_0 .net *"_ivl_70", 31 0, L_0x5602bb504940;  1 drivers
v0x5602bb4ec7b0_0 .net *"_ivl_74", 31 0, L_0x5602bb504c60;  1 drivers
L_0x7f462dca93c0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5602bb4ec890_0 .net *"_ivl_77", 28 0, L_0x7f462dca93c0;  1 drivers
L_0x7f462dca9408 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x5602bb4ec970_0 .net/2u *"_ivl_78", 31 0, L_0x7f462dca9408;  1 drivers
v0x5602bb4eca50_0 .net *"_ivl_8", 31 0, L_0x5602bb5032b0;  1 drivers
v0x5602bb4ecb30_0 .net *"_ivl_85", 6 0, L_0x5602bb504f90;  1 drivers
L_0x7f462dca9450 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x5602bb4ed420_0 .net/2u *"_ivl_86", 6 0, L_0x7f462dca9450;  1 drivers
v0x5602bb4ed500_0 .net *"_ivl_91", 6 0, L_0x5602bb504ee0;  1 drivers
L_0x7f462dca9498 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x5602bb4ed5e0_0 .net/2u *"_ivl_92", 6 0, L_0x7f462dca9498;  1 drivers
v0x5602bb4ed6c0_0 .net *"_ivl_97", 6 0, L_0x5602bb505170;  1 drivers
L_0x7f462dca94e0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x5602bb4ed7a0_0 .net/2u *"_ivl_98", 6 0, L_0x7f462dca94e0;  1 drivers
v0x5602bb4ed880_0 .net "aluMinus", 32 0, L_0x5602bb5096a0;  1 drivers
v0x5602bb4ed960_0 .net "aluPlus", 31 0, L_0x5602bb5090d0;  1 drivers
v0x5602bb4eda40_0 .net "clk", 0 0, L_0x5602bb4f2d70;  alias, 1 drivers
v0x5602bb4edb00_0 .net "funct3", 2 0, L_0x5602bb508a50;  1 drivers
v0x5602bb4edbe0_0 .net "funct7", 6 0, L_0x5602bb508830;  1 drivers
v0x5602bb4edcc0_0 .var "instr", 31 0;
v0x5602bb4edda0_0 .net "isALUimm", 0 0, L_0x5602bb505390;  1 drivers
v0x5602bb4ede60_0 .net "isALUreg", 0 0, L_0x5602bb505030;  1 drivers
v0x5602bb4edf20_0 .net "isAUIPC", 0 0, L_0x5602bb505c30;  1 drivers
v0x5602bb4edfe0_0 .net "isBranch", 0 0, L_0x5602bb5055a0;  1 drivers
v0x5602bb4ee0a0_0 .net "isJAL", 0 0, L_0x5602bb5059f0;  1 drivers
v0x5602bb4ee160_0 .net "isJALR", 0 0, L_0x5602bb505810;  1 drivers
v0x5602bb4ee220_0 .net "isLUI", 0 0, L_0x5602bb505e30;  1 drivers
v0x5602bb4ee2e0_0 .net "isLoad", 0 0, L_0x5602bb506150;  1 drivers
v0x5602bb4ee3a0_0 .net "isSYSTEM", 0 0, L_0x5602bb5065f0;  1 drivers
v0x5602bb4ee460_0 .net "isStore", 0 0, L_0x5602bb5063c0;  1 drivers
v0x5602bb4ee520_0 .net "leftshift", 31 0, L_0x5602bb50aba0;  1 drivers
v0x5602bb4ee600_0 .net "rdId_A3", 4 0, L_0x5602bb508560;  1 drivers
v0x5602bb4ee6e0_0 .net "reset", 0 0, L_0x5602bb4cc4c0;  alias, 1 drivers
v0x5602bb4ee7a0_0 .var "rs1", 31 0;
v0x5602bb4ee880_0 .net "rs1Id_A1", 4 0, L_0x5602bb508420;  1 drivers
v0x5602bb4ee960_0 .var "rs2", 31 0;
v0x5602bb4eea40_0 .net "rs2Id_A2", 4 0, L_0x5602bb5084c0;  1 drivers
v0x5602bb4eeb20_0 .net "shamt", 4 0, L_0x5602bb508c30;  1 drivers
v0x5602bb4eec00_0 .net "shifter", 31 0, L_0x5602bb50a4e0;  1 drivers
v0x5602bb4eece0_0 .net "shifter_in", 31 0, L_0x5602bb509f00;  1 drivers
v0x5602bb4eedc0_0 .var "state", 2 0;
v0x5602bb4eeea0_0 .var "takeBranch", 0 0;
v0x5602bb4eef60_0 .net "writeBackData", 31 0, L_0x5602bb503910;  1 drivers
v0x5602bb4ef040_0 .net "writeBackEn", 0 0, L_0x5602bb5037d0;  1 drivers
E_0x5602bb4cd090 .event posedge, v0x5602bb4eda40_0;
E_0x5602bb4cd0d0 .event anyedge, v0x5602bb4edb00_0, v0x5602bb4e5940_0, v0x5602bb4e5c10_0, v0x5602bb4e5cd0_0;
E_0x5602bb4cd050/0 .event anyedge, v0x5602bb4edb00_0, v0x5602bb4edbe0_0, v0x5602bb4edcc0_0, v0x5602bb4ed880_0;
E_0x5602bb4cd050/1 .event anyedge, v0x5602bb4ed960_0, v0x5602bb4ee520_0, v0x5602bb4e5c10_0, v0x5602bb4e5cd0_0;
E_0x5602bb4cd050/2 .event anyedge, v0x5602bb4e6530_0, v0x5602bb4e6610_0, v0x5602bb4eec00_0;
E_0x5602bb4cd050 .event/or E_0x5602bb4cd050/0, E_0x5602bb4cd050/1, E_0x5602bb4cd050/2;
L_0x5602bb4f2fe0 .concat [ 3 29 0 0], v0x5602bb4eedc0_0, L_0x7f462dca9018;
L_0x5602bb503140 .cmp/eq 32, L_0x5602bb4f2fe0, L_0x7f462dca9060;
L_0x5602bb5032b0 .concat [ 3 29 0 0], v0x5602bb4eedc0_0, L_0x7f462dca90a8;
L_0x5602bb5033f0 .cmp/eq 32, L_0x5602bb5032b0, L_0x7f462dca90f0;
L_0x5602bb5036b0 .reduce/nor L_0x5602bb4c90e0;
L_0x5602bb503910 .functor MUXZ 32, v0x5602bb4c9d70_0, L_0x5602bb50c460, L_0x5602bb506150, C4<>;
L_0x5602bb503a40 .functor MUXZ 32, L_0x5602bb506ac0, L_0x5602bb5070f0, L_0x5602bb5063c0, C4<>;
L_0x5602bb503b60 .arith/sum 32, v0x5602bb4ee7a0_0, L_0x5602bb503a40;
L_0x5602bb503d70 .concat [ 3 29 0 0], v0x5602bb4eedc0_0, L_0x7f462dca9138;
L_0x5602bb503ee0 .cmp/eq 32, L_0x5602bb503d70, L_0x7f462dca9180;
L_0x5602bb504080 .concat [ 3 29 0 0], v0x5602bb4eedc0_0, L_0x7f462dca91c8;
L_0x5602bb504120 .cmp/eq 32, L_0x5602bb504080, L_0x7f462dca9210;
L_0x5602bb504350 .concat [ 3 29 0 0], v0x5602bb4eedc0_0, L_0x7f462dca9258;
L_0x5602bb504440 .cmp/eq 32, L_0x5602bb504350, L_0x7f462dca92a0;
L_0x5602bb5045b0 .concat [ 3 29 0 0], v0x5602bb4eedc0_0, L_0x7f462dca92e8;
L_0x5602bb5046a0 .cmp/eq 32, L_0x5602bb5045b0, L_0x7f462dca9330;
L_0x5602bb504940 .functor MUXZ 32, L_0x7f462dca9378, L_0x5602bb503b60, L_0x5602bb504240, C4<>;
L_0x5602bb504ad0 .functor MUXZ 32, L_0x5602bb504940, v0x5602bb4e5f30_0, L_0x5602bb503c00, C4<>;
L_0x5602bb504c60 .concat [ 3 29 0 0], v0x5602bb4eedc0_0, L_0x7f462dca93c0;
L_0x5602bb504d50 .cmp/eq 32, L_0x5602bb504c60, L_0x7f462dca9408;
L_0x5602bb504f90 .part v0x5602bb4edcc0_0, 0, 7;
L_0x5602bb505030 .cmp/eq 7, L_0x5602bb504f90, L_0x7f462dca9450;
L_0x5602bb504ee0 .part v0x5602bb4edcc0_0, 0, 7;
L_0x5602bb505390 .cmp/eq 7, L_0x5602bb504ee0, L_0x7f462dca9498;
L_0x5602bb505170 .part v0x5602bb4edcc0_0, 0, 7;
L_0x5602bb5055a0 .cmp/eq 7, L_0x5602bb505170, L_0x7f462dca94e0;
L_0x5602bb5054d0 .part v0x5602bb4edcc0_0, 0, 7;
L_0x5602bb505810 .cmp/eq 7, L_0x5602bb5054d0, L_0x7f462dca9528;
L_0x5602bb505730 .part v0x5602bb4edcc0_0, 0, 7;
L_0x5602bb5059f0 .cmp/eq 7, L_0x5602bb505730, L_0x7f462dca9570;
L_0x5602bb505900 .part v0x5602bb4edcc0_0, 0, 7;
L_0x5602bb505c30 .cmp/eq 7, L_0x5602bb505900, L_0x7f462dca95b8;
L_0x5602bb505b30 .part v0x5602bb4edcc0_0, 0, 7;
L_0x5602bb505e30 .cmp/eq 7, L_0x5602bb505b30, L_0x7f462dca9600;
L_0x5602bb505d20 .part v0x5602bb4edcc0_0, 0, 7;
L_0x5602bb506150 .cmp/eq 7, L_0x5602bb505d20, L_0x7f462dca9648;
L_0x5602bb505f20 .part v0x5602bb4edcc0_0, 0, 7;
L_0x5602bb5063c0 .cmp/eq 7, L_0x5602bb505f20, L_0x7f462dca9690;
L_0x5602bb506290 .part v0x5602bb4edcc0_0, 0, 7;
L_0x5602bb5065f0 .cmp/eq 7, L_0x5602bb506290, L_0x7f462dca96d8;
L_0x5602bb5064b0 .part v0x5602bb4edcc0_0, 31, 1;
L_0x5602bb506550 .part v0x5602bb4edcc0_0, 12, 19;
L_0x5602bb506890 .concat [ 12 19 1 0], L_0x7f462dca9720, L_0x5602bb506550, L_0x5602bb5064b0;
L_0x5602bb506a20 .part v0x5602bb4edcc0_0, 31, 1;
LS_0x5602bb506730_0_0 .concat [ 1 1 1 1], L_0x5602bb506a20, L_0x5602bb506a20, L_0x5602bb506a20, L_0x5602bb506a20;
LS_0x5602bb506730_0_4 .concat [ 1 1 1 1], L_0x5602bb506a20, L_0x5602bb506a20, L_0x5602bb506a20, L_0x5602bb506a20;
LS_0x5602bb506730_0_8 .concat [ 1 1 1 1], L_0x5602bb506a20, L_0x5602bb506a20, L_0x5602bb506a20, L_0x5602bb506a20;
LS_0x5602bb506730_0_12 .concat [ 1 1 1 1], L_0x5602bb506a20, L_0x5602bb506a20, L_0x5602bb506a20, L_0x5602bb506a20;
LS_0x5602bb506730_0_16 .concat [ 1 1 1 1], L_0x5602bb506a20, L_0x5602bb506a20, L_0x5602bb506a20, L_0x5602bb506a20;
LS_0x5602bb506730_0_20 .concat [ 1 0 0 0], L_0x5602bb506a20;
LS_0x5602bb506730_1_0 .concat [ 4 4 4 4], LS_0x5602bb506730_0_0, LS_0x5602bb506730_0_4, LS_0x5602bb506730_0_8, LS_0x5602bb506730_0_12;
LS_0x5602bb506730_1_4 .concat [ 4 1 0 0], LS_0x5602bb506730_0_16, LS_0x5602bb506730_0_20;
L_0x5602bb506730 .concat [ 16 5 0 0], LS_0x5602bb506730_1_0, LS_0x5602bb506730_1_4;
L_0x5602bb506d90 .part v0x5602bb4edcc0_0, 20, 11;
L_0x5602bb506ac0 .concat [ 11 21 0 0], L_0x5602bb506d90, L_0x5602bb506730;
L_0x5602bb506fb0 .part v0x5602bb4edcc0_0, 31, 1;
LS_0x5602bb506e30_0_0 .concat [ 1 1 1 1], L_0x5602bb506fb0, L_0x5602bb506fb0, L_0x5602bb506fb0, L_0x5602bb506fb0;
LS_0x5602bb506e30_0_4 .concat [ 1 1 1 1], L_0x5602bb506fb0, L_0x5602bb506fb0, L_0x5602bb506fb0, L_0x5602bb506fb0;
LS_0x5602bb506e30_0_8 .concat [ 1 1 1 1], L_0x5602bb506fb0, L_0x5602bb506fb0, L_0x5602bb506fb0, L_0x5602bb506fb0;
LS_0x5602bb506e30_0_12 .concat [ 1 1 1 1], L_0x5602bb506fb0, L_0x5602bb506fb0, L_0x5602bb506fb0, L_0x5602bb506fb0;
LS_0x5602bb506e30_0_16 .concat [ 1 1 1 1], L_0x5602bb506fb0, L_0x5602bb506fb0, L_0x5602bb506fb0, L_0x5602bb506fb0;
LS_0x5602bb506e30_0_20 .concat [ 1 0 0 0], L_0x5602bb506fb0;
LS_0x5602bb506e30_1_0 .concat [ 4 4 4 4], LS_0x5602bb506e30_0_0, LS_0x5602bb506e30_0_4, LS_0x5602bb506e30_0_8, LS_0x5602bb506e30_0_12;
LS_0x5602bb506e30_1_4 .concat [ 4 1 0 0], LS_0x5602bb506e30_0_16, LS_0x5602bb506e30_0_20;
L_0x5602bb506e30 .concat [ 16 5 0 0], LS_0x5602bb506e30_1_0, LS_0x5602bb506e30_1_4;
L_0x5602bb507440 .part v0x5602bb4edcc0_0, 25, 6;
L_0x5602bb507050 .part v0x5602bb4edcc0_0, 7, 5;
L_0x5602bb5070f0 .concat [ 5 6 21 0], L_0x5602bb507050, L_0x5602bb507440, L_0x5602bb506e30;
L_0x5602bb5076f0 .part v0x5602bb4edcc0_0, 31, 1;
LS_0x5602bb507790_0_0 .concat [ 1 1 1 1], L_0x5602bb5076f0, L_0x5602bb5076f0, L_0x5602bb5076f0, L_0x5602bb5076f0;
LS_0x5602bb507790_0_4 .concat [ 1 1 1 1], L_0x5602bb5076f0, L_0x5602bb5076f0, L_0x5602bb5076f0, L_0x5602bb5076f0;
LS_0x5602bb507790_0_8 .concat [ 1 1 1 1], L_0x5602bb5076f0, L_0x5602bb5076f0, L_0x5602bb5076f0, L_0x5602bb5076f0;
LS_0x5602bb507790_0_12 .concat [ 1 1 1 1], L_0x5602bb5076f0, L_0x5602bb5076f0, L_0x5602bb5076f0, L_0x5602bb5076f0;
LS_0x5602bb507790_0_16 .concat [ 1 1 1 1], L_0x5602bb5076f0, L_0x5602bb5076f0, L_0x5602bb5076f0, L_0x5602bb5076f0;
LS_0x5602bb507790_1_0 .concat [ 4 4 4 4], LS_0x5602bb507790_0_0, LS_0x5602bb507790_0_4, LS_0x5602bb507790_0_8, LS_0x5602bb507790_0_12;
LS_0x5602bb507790_1_4 .concat [ 4 0 0 0], LS_0x5602bb507790_0_16;
L_0x5602bb507790 .concat [ 16 4 0 0], LS_0x5602bb507790_1_0, LS_0x5602bb507790_1_4;
L_0x5602bb507930 .part v0x5602bb4edcc0_0, 7, 1;
L_0x5602bb5079d0 .part v0x5602bb4edcc0_0, 25, 6;
L_0x5602bb507f70 .part v0x5602bb4edcc0_0, 8, 4;
LS_0x5602bb508010_0_0 .concat [ 1 4 6 1], L_0x7f462dca9768, L_0x5602bb507f70, L_0x5602bb5079d0, L_0x5602bb507930;
LS_0x5602bb508010_0_4 .concat [ 20 0 0 0], L_0x5602bb507790;
L_0x5602bb508010 .concat [ 12 20 0 0], LS_0x5602bb508010_0_0, LS_0x5602bb508010_0_4;
L_0x5602bb507da0 .part v0x5602bb4edcc0_0, 31, 1;
LS_0x5602bb507e40_0_0 .concat [ 1 1 1 1], L_0x5602bb507da0, L_0x5602bb507da0, L_0x5602bb507da0, L_0x5602bb507da0;
LS_0x5602bb507e40_0_4 .concat [ 1 1 1 1], L_0x5602bb507da0, L_0x5602bb507da0, L_0x5602bb507da0, L_0x5602bb507da0;
LS_0x5602bb507e40_0_8 .concat [ 1 1 1 1], L_0x5602bb507da0, L_0x5602bb507da0, L_0x5602bb507da0, L_0x5602bb507da0;
L_0x5602bb507e40 .concat [ 4 4 4 0], LS_0x5602bb507e40_0_0, LS_0x5602bb507e40_0_4, LS_0x5602bb507e40_0_8;
L_0x5602bb5081f0 .part v0x5602bb4edcc0_0, 12, 8;
L_0x5602bb508290 .part v0x5602bb4edcc0_0, 20, 1;
L_0x5602bb508330 .part v0x5602bb4edcc0_0, 21, 10;
LS_0x5602bb508620_0_0 .concat [ 1 10 1 8], L_0x7f462dca97b0, L_0x5602bb508330, L_0x5602bb508290, L_0x5602bb5081f0;
LS_0x5602bb508620_0_4 .concat [ 12 0 0 0], L_0x5602bb507e40;
L_0x5602bb508620 .concat [ 20 12 0 0], LS_0x5602bb508620_0_0, LS_0x5602bb508620_0_4;
L_0x5602bb508420 .part v0x5602bb4edcc0_0, 15, 5;
L_0x5602bb5084c0 .part v0x5602bb4edcc0_0, 20, 5;
L_0x5602bb508560 .part v0x5602bb4edcc0_0, 7, 5;
L_0x5602bb508a50 .part v0x5602bb4edcc0_0, 12, 3;
L_0x5602bb508830 .part v0x5602bb4edcc0_0, 25, 7;
L_0x5602bb508de0 .functor MUXZ 32, L_0x5602bb506ac0, v0x5602bb4ee960_0, L_0x5602bb508d20, C4<>;
L_0x5602bb508af0 .part v0x5602bb4ee960_0, 0, 5;
L_0x5602bb508b90 .part v0x5602bb4edcc0_0, 20, 5;
L_0x5602bb508c30 .functor MUXZ 5, L_0x5602bb508b90, L_0x5602bb508af0, L_0x5602bb505030, C4<>;
L_0x5602bb5090d0 .arith/sum 32, L_0x5602bb5088d0, L_0x5602bb508de0;
L_0x5602bb508ee0 .concat [ 32 1 0 0], L_0x5602bb509170, L_0x7f462dca97f8;
L_0x5602bb508fd0 .concat [ 32 1 0 0], L_0x5602bb5088d0, L_0x7f462dca9840;
L_0x5602bb5094f0 .arith/sum 33, L_0x5602bb508ee0, L_0x5602bb508fd0;
L_0x5602bb5096a0 .arith/sum 33, L_0x5602bb5094f0, L_0x7f462dca9888;
L_0x5602bb509280 .part L_0x5602bb5088d0, 31, 1;
L_0x5602bb509320 .part L_0x5602bb508de0, 31, 1;
L_0x5602bb5093c0 .part L_0x5602bb5088d0, 31, 1;
L_0x5602bb509a70 .part L_0x5602bb5096a0, 32, 1;
L_0x5602bb5097e0 .functor MUXZ 1, L_0x5602bb509a70, L_0x5602bb5093c0, L_0x5602bb509590, C4<>;
L_0x5602bb509970 .part L_0x5602bb5096a0, 32, 1;
L_0x5602bb509dc0 .part L_0x5602bb5096a0, 0, 32;
L_0x5602bb509e60 .cmp/eq 32, L_0x5602bb509dc0, L_0x7f462dca98d0;
L_0x5602bb509d20 .cmp/eq 3, L_0x5602bb508a50, L_0x7f462dca9918;
L_0x5602bb50a260 .ufunc/vec4 TD_testbench.dut.cpu.flip32, 32, L_0x5602bb5088d0 (v0x5602bb45b410_0) S_0x5602bb4aeed0;
L_0x5602bb509f00 .functor MUXZ 32, L_0x5602bb5088d0, L_0x5602bb50a260, L_0x5602bb509d20, C4<>;
L_0x5602bb50a040 .part v0x5602bb4edcc0_0, 30, 1;
L_0x5602bb50a0e0 .part L_0x5602bb5088d0, 31, 1;
L_0x5602bb50a760 .concat [ 32 1 0 0], L_0x5602bb509f00, L_0x5602bb50a5e0;
L_0x5602bb50a300 .part L_0x5602bb508de0, 0, 5;
L_0x5602bb50a3a0 .shift/rs 33, L_0x5602bb50a760, L_0x5602bb50a300;
L_0x5602bb50a4e0 .part L_0x5602bb50a3a0, 0, 32;
L_0x5602bb50aba0 .ufunc/vec4 TD_testbench.dut.cpu.flip32, 32, L_0x5602bb50a4e0 (v0x5602bb45b410_0) S_0x5602bb4aeed0;
L_0x5602bb50a8a0 .arith/sum 32, v0x5602bb4e5f30_0, L_0x7f462dca9960;
L_0x5602bb50aa50 .functor MUXZ 32, L_0x5602bb508010, L_0x5602bb506890, L_0x5602bb505c30, C4<>;
L_0x5602bb50b000 .functor MUXZ 32, L_0x5602bb50aa50, L_0x5602bb508620, L_0x5602bb5059f0, C4<>;
L_0x5602bb50b190 .arith/sum 32, v0x5602bb4e5f30_0, L_0x5602bb50b000;
L_0x5602bb50ad80 .part L_0x5602bb5090d0, 1, 31;
L_0x5602bb50ae70 .concat [ 1 31 0 0], L_0x7f462dca99a8, L_0x5602bb50ad80;
L_0x5602bb50b5c0 .functor MUXZ 32, L_0x5602bb50a8a0, L_0x5602bb50ae70, L_0x5602bb505810, C4<>;
L_0x5602bb50b750 .functor MUXZ 32, L_0x5602bb50b5c0, L_0x5602bb50b190, L_0x5602bb50ac90, C4<>;
S_0x5602bb4aeed0 .scope function.vec4.s32, "flip32" "flip32" 5 68, 5 68 0, S_0x5602bb4aac90;
 .timescale 0 0;
; Variable flip32 is vec4 return value of scope S_0x5602bb4aeed0
v0x5602bb45b410_0 .var "x", 31 0;
TD_testbench.dut.cpu.flip32 ;
    %load/vec4 v0x5602bb45b410_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5602bb45b410_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5602bb45b410_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5602bb45b410_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5602bb45b410_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5602bb45b410_0;
    %parti/s 1, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5602bb45b410_0;
    %parti/s 1, 6, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5602bb45b410_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5602bb45b410_0;
    %parti/s 1, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5602bb45b410_0;
    %parti/s 1, 9, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5602bb45b410_0;
    %parti/s 1, 10, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5602bb45b410_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5602bb45b410_0;
    %parti/s 1, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5602bb45b410_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5602bb45b410_0;
    %parti/s 1, 14, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5602bb45b410_0;
    %parti/s 1, 15, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5602bb45b410_0;
    %parti/s 1, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5602bb45b410_0;
    %parti/s 1, 17, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5602bb45b410_0;
    %parti/s 1, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5602bb45b410_0;
    %parti/s 1, 19, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5602bb45b410_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5602bb45b410_0;
    %parti/s 1, 21, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5602bb45b410_0;
    %parti/s 1, 22, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5602bb45b410_0;
    %parti/s 1, 23, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5602bb45b410_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5602bb45b410_0;
    %parti/s 1, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5602bb45b410_0;
    %parti/s 1, 26, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5602bb45b410_0;
    %parti/s 1, 27, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5602bb45b410_0;
    %parti/s 1, 28, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5602bb45b410_0;
    %parti/s 1, 29, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5602bb45b410_0;
    %parti/s 1, 30, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5602bb45b410_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to flip32 (store_vec4_to_lval)
    %end;
S_0x5602bb4b2ea0 .scope module, "hex0" "dec7seg" 4 33, 6 1 0, S_0x5602bb4a9450;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "hex";
    .port_info 1 /OUTPUT 7 "segs";
v0x5602bb4ef260_0 .net "hex", 3 0, L_0x5602bb50b500;  1 drivers
v0x5602bb4ef360_0 .var "segs", 6 0;
E_0x5602bb4ef1e0 .event anyedge, v0x5602bb4ef260_0;
S_0x5602bb4984e0 .scope module, "hex1" "dec7seg" 4 34, 6 1 0, S_0x5602bb4a9450;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "hex";
    .port_info 1 /OUTPUT 7 "segs";
v0x5602bb4ef590_0 .net "hex", 3 0, L_0x5602bb50bb40;  1 drivers
v0x5602bb4ef690_0 .var "segs", 6 0;
E_0x5602bb4ef530 .event anyedge, v0x5602bb4ef590_0;
S_0x5602bb453f50 .scope module, "hex2" "dec7seg" 4 35, 6 1 0, S_0x5602bb4a9450;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "hex";
    .port_info 1 /OUTPUT 7 "segs";
v0x5602bb4ef8e0_0 .net "hex", 3 0, L_0x5602bb50bc30;  1 drivers
v0x5602bb4ef9e0_0 .var "segs", 6 0;
E_0x5602bb4ef860 .event anyedge, v0x5602bb4ef8e0_0;
S_0x5602bb4efb20 .scope module, "hex3" "dec7seg" 4 36, 6 1 0, S_0x5602bb4a9450;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "hex";
    .port_info 1 /OUTPUT 7 "segs";
v0x5602bb4efe10_0 .net "hex", 3 0, L_0x5602bb50bcd0;  1 drivers
v0x5602bb4eff10_0 .var "segs", 6 0;
E_0x5602bb4efd90 .event anyedge, v0x5602bb4efe10_0;
S_0x5602bb4f0050 .scope module, "hex4" "dec7seg" 4 37, 6 1 0, S_0x5602bb4a9450;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "hex";
    .port_info 1 /OUTPUT 7 "segs";
v0x5602bb4f02f0_0 .net "hex", 3 0, L_0x5602bb50bdc0;  1 drivers
v0x5602bb4f03f0_0 .var "segs", 6 0;
E_0x5602bb4f0270 .event anyedge, v0x5602bb4f02f0_0;
S_0x5602bb4f0530 .scope module, "hex5" "dec7seg" 4 38, 6 1 0, S_0x5602bb4a9450;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "hex";
    .port_info 1 /OUTPUT 7 "segs";
v0x5602bb4f07d0_0 .net "hex", 3 0, L_0x5602bb50be60;  1 drivers
v0x5602bb4f08d0_0 .var "segs", 6 0;
E_0x5602bb4f0750 .event anyedge, v0x5602bb4f07d0_0;
S_0x5602bb4f0a10 .scope module, "ram" "mem" 4 23, 7 1 0, S_0x5602bb4a9450;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
v0x5602bb4f0c70 .array "RAM", 255 0, 31 0;
v0x5602bb4f0d30_0 .net "a", 31 0, L_0x5602bb504ad0;  alias, 1 drivers
v0x5602bb4f0df0_0 .net "clk", 0 0, L_0x5602bb4f2d70;  alias, 1 drivers
v0x5602bb4f0ec0_0 .var "rd", 31 0;
v0x5602bb4f0f60_0 .net "wd", 31 0, L_0x5602bb504b70;  alias, 1 drivers
v0x5602bb4f1050_0 .net "we", 0 0, L_0x5602bb50a6f0;  1 drivers
    .scope S_0x5602bb4aac90;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5602bb4e5f30_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5602bb4eedc0_0, 0, 3;
    %end;
    .thread T_1, $init;
    .scope S_0x5602bb4aac90;
T_2 ;
    %wait E_0x5602bb4cd050;
    %load/vec4 v0x5602bb4edb00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %jmp T_2.8;
T_2.0 ;
    %load/vec4 v0x5602bb4edbe0_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x5602bb4edcc0_0;
    %parti/s 1, 5, 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0x5602bb4ed880_0;
    %parti/s 32, 0, 2;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v0x5602bb4ed960_0;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %store/vec4 v0x5602bb4c9d70_0, 0, 32;
    %jmp T_2.8;
T_2.1 ;
    %load/vec4 v0x5602bb4ee520_0;
    %store/vec4 v0x5602bb4c9d70_0, 0, 32;
    %jmp T_2.8;
T_2.2 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x5602bb4e5c10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5602bb4c9d70_0, 0, 32;
    %jmp T_2.8;
T_2.3 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x5602bb4e5cd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5602bb4c9d70_0, 0, 32;
    %jmp T_2.8;
T_2.4 ;
    %load/vec4 v0x5602bb4e6530_0;
    %load/vec4 v0x5602bb4e6610_0;
    %xor;
    %store/vec4 v0x5602bb4c9d70_0, 0, 32;
    %jmp T_2.8;
T_2.5 ;
    %load/vec4 v0x5602bb4eec00_0;
    %store/vec4 v0x5602bb4c9d70_0, 0, 32;
    %jmp T_2.8;
T_2.6 ;
    %load/vec4 v0x5602bb4e6530_0;
    %load/vec4 v0x5602bb4e6610_0;
    %or;
    %store/vec4 v0x5602bb4c9d70_0, 0, 32;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v0x5602bb4e6530_0;
    %load/vec4 v0x5602bb4e6610_0;
    %and;
    %store/vec4 v0x5602bb4c9d70_0, 0, 32;
    %jmp T_2.8;
T_2.8 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5602bb4aac90;
T_3 ;
    %wait E_0x5602bb4cd0d0;
    %load/vec4 v0x5602bb4edb00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5602bb4eeea0_0, 0, 1;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x5602bb4e5940_0;
    %store/vec4 v0x5602bb4eeea0_0, 0, 1;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x5602bb4e5940_0;
    %nor/r;
    %store/vec4 v0x5602bb4eeea0_0, 0, 1;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x5602bb4e5c10_0;
    %store/vec4 v0x5602bb4eeea0_0, 0, 1;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x5602bb4e5c10_0;
    %nor/r;
    %store/vec4 v0x5602bb4eeea0_0, 0, 1;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x5602bb4e5cd0_0;
    %store/vec4 v0x5602bb4eeea0_0, 0, 1;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x5602bb4e5cd0_0;
    %nor/r;
    %store/vec4 v0x5602bb4eeea0_0, 0, 1;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5602bb4aac90;
T_4 ;
    %wait E_0x5602bb4cd090;
    %load/vec4 v0x5602bb4ee6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5602bb4e5f30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5602bb4eedc0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5602bb4ef040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5602bb4eef60_0;
    %load/vec4 v0x5602bb4ee600_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5602bb4e6390, 0, 4;
T_4.2 ;
    %load/vec4 v0x5602bb4eedc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %jmp T_4.11;
T_4.4 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5602bb4eedc0_0, 0;
    %jmp T_4.11;
T_4.5 ;
    %load/vec4 v0x5602bb4e62b0_0;
    %assign/vec4 v0x5602bb4edcc0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5602bb4eedc0_0, 0;
    %jmp T_4.11;
T_4.6 ;
    %load/vec4 v0x5602bb4ee880_0;
    %cmpi/ne 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_4.12, 8;
    %load/vec4 v0x5602bb4ee880_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5602bb4e6390, 4;
    %jmp/1 T_4.13, 8;
T_4.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.13, 8;
 ; End of false expr.
    %blend;
T_4.13;
    %assign/vec4 v0x5602bb4ee7a0_0, 0;
    %load/vec4 v0x5602bb4eea40_0;
    %cmpi/ne 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_4.14, 8;
    %load/vec4 v0x5602bb4eea40_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x5602bb4e6390, 4;
    %jmp/1 T_4.15, 8;
T_4.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.15, 8;
 ; End of false expr.
    %blend;
T_4.15;
    %assign/vec4 v0x5602bb4ee960_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x5602bb4eedc0_0, 0;
    %jmp T_4.11;
T_4.7 ;
    %load/vec4 v0x5602bb4ee3a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.16, 8;
    %load/vec4 v0x5602bb4e6010_0;
    %assign/vec4 v0x5602bb4e5f30_0, 0;
T_4.16 ;
    %load/vec4 v0x5602bb4ee2e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_4.18, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_4.19, 8;
T_4.18 ; End of true expr.
    %load/vec4 v0x5602bb4ee460_0;
    %flag_set/vec4 9;
    %jmp/0 T_4.20, 9;
    %pushi/vec4 6, 0, 32;
    %jmp/1 T_4.21, 9;
T_4.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.21, 9;
 ; End of false expr.
    %blend;
T_4.21;
    %jmp/0 T_4.19, 8;
 ; End of false expr.
    %blend;
T_4.19;
    %pad/s 3;
    %assign/vec4 v0x5602bb4eedc0_0, 0;
    %jmp T_4.11;
T_4.8 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x5602bb4eedc0_0, 0;
    %jmp T_4.11;
T_4.9 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5602bb4eedc0_0, 0;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5602bb4eedc0_0, 0;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5602bb4f0a10;
T_5 ;
    %vpi_call/w 7 11 "$readmemh", "riscv.hex", v0x5602bb4f0c70 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x5602bb4b2ea0;
T_6 ;
    %wait E_0x5602bb4ef1e0;
    %load/vec4 v0x5602bb4ef260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %jmp T_6.16;
T_6.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x5602bb4ef360_0, 0, 7;
    %jmp T_6.16;
T_6.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x5602bb4ef360_0, 0, 7;
    %jmp T_6.16;
T_6.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x5602bb4ef360_0, 0, 7;
    %jmp T_6.16;
T_6.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x5602bb4ef360_0, 0, 7;
    %jmp T_6.16;
T_6.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0x5602bb4ef360_0, 0, 7;
    %jmp T_6.16;
T_6.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0x5602bb4ef360_0, 0, 7;
    %jmp T_6.16;
T_6.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x5602bb4ef360_0, 0, 7;
    %jmp T_6.16;
T_6.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0x5602bb4ef360_0, 0, 7;
    %jmp T_6.16;
T_6.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5602bb4ef360_0, 0, 7;
    %jmp T_6.16;
T_6.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0x5602bb4ef360_0, 0, 7;
    %jmp T_6.16;
T_6.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v0x5602bb4ef360_0, 0, 7;
    %jmp T_6.16;
T_6.11 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x5602bb4ef360_0, 0, 7;
    %jmp T_6.16;
T_6.12 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v0x5602bb4ef360_0, 0, 7;
    %jmp T_6.16;
T_6.13 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v0x5602bb4ef360_0, 0, 7;
    %jmp T_6.16;
T_6.14 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0x5602bb4ef360_0, 0, 7;
    %jmp T_6.16;
T_6.15 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v0x5602bb4ef360_0, 0, 7;
    %jmp T_6.16;
T_6.16 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5602bb4984e0;
T_7 ;
    %wait E_0x5602bb4ef530;
    %load/vec4 v0x5602bb4ef590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %jmp T_7.16;
T_7.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x5602bb4ef690_0, 0, 7;
    %jmp T_7.16;
T_7.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x5602bb4ef690_0, 0, 7;
    %jmp T_7.16;
T_7.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x5602bb4ef690_0, 0, 7;
    %jmp T_7.16;
T_7.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x5602bb4ef690_0, 0, 7;
    %jmp T_7.16;
T_7.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0x5602bb4ef690_0, 0, 7;
    %jmp T_7.16;
T_7.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0x5602bb4ef690_0, 0, 7;
    %jmp T_7.16;
T_7.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x5602bb4ef690_0, 0, 7;
    %jmp T_7.16;
T_7.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0x5602bb4ef690_0, 0, 7;
    %jmp T_7.16;
T_7.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5602bb4ef690_0, 0, 7;
    %jmp T_7.16;
T_7.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0x5602bb4ef690_0, 0, 7;
    %jmp T_7.16;
T_7.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v0x5602bb4ef690_0, 0, 7;
    %jmp T_7.16;
T_7.11 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x5602bb4ef690_0, 0, 7;
    %jmp T_7.16;
T_7.12 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v0x5602bb4ef690_0, 0, 7;
    %jmp T_7.16;
T_7.13 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v0x5602bb4ef690_0, 0, 7;
    %jmp T_7.16;
T_7.14 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0x5602bb4ef690_0, 0, 7;
    %jmp T_7.16;
T_7.15 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v0x5602bb4ef690_0, 0, 7;
    %jmp T_7.16;
T_7.16 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5602bb453f50;
T_8 ;
    %wait E_0x5602bb4ef860;
    %load/vec4 v0x5602bb4ef8e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_8.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_8.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %jmp T_8.16;
T_8.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x5602bb4ef9e0_0, 0, 7;
    %jmp T_8.16;
T_8.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x5602bb4ef9e0_0, 0, 7;
    %jmp T_8.16;
T_8.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x5602bb4ef9e0_0, 0, 7;
    %jmp T_8.16;
T_8.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x5602bb4ef9e0_0, 0, 7;
    %jmp T_8.16;
T_8.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0x5602bb4ef9e0_0, 0, 7;
    %jmp T_8.16;
T_8.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0x5602bb4ef9e0_0, 0, 7;
    %jmp T_8.16;
T_8.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x5602bb4ef9e0_0, 0, 7;
    %jmp T_8.16;
T_8.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0x5602bb4ef9e0_0, 0, 7;
    %jmp T_8.16;
T_8.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5602bb4ef9e0_0, 0, 7;
    %jmp T_8.16;
T_8.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0x5602bb4ef9e0_0, 0, 7;
    %jmp T_8.16;
T_8.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v0x5602bb4ef9e0_0, 0, 7;
    %jmp T_8.16;
T_8.11 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x5602bb4ef9e0_0, 0, 7;
    %jmp T_8.16;
T_8.12 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v0x5602bb4ef9e0_0, 0, 7;
    %jmp T_8.16;
T_8.13 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v0x5602bb4ef9e0_0, 0, 7;
    %jmp T_8.16;
T_8.14 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0x5602bb4ef9e0_0, 0, 7;
    %jmp T_8.16;
T_8.15 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v0x5602bb4ef9e0_0, 0, 7;
    %jmp T_8.16;
T_8.16 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5602bb4efb20;
T_9 ;
    %wait E_0x5602bb4efd90;
    %load/vec4 v0x5602bb4efe10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %jmp T_9.16;
T_9.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x5602bb4eff10_0, 0, 7;
    %jmp T_9.16;
T_9.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x5602bb4eff10_0, 0, 7;
    %jmp T_9.16;
T_9.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x5602bb4eff10_0, 0, 7;
    %jmp T_9.16;
T_9.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x5602bb4eff10_0, 0, 7;
    %jmp T_9.16;
T_9.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0x5602bb4eff10_0, 0, 7;
    %jmp T_9.16;
T_9.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0x5602bb4eff10_0, 0, 7;
    %jmp T_9.16;
T_9.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x5602bb4eff10_0, 0, 7;
    %jmp T_9.16;
T_9.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0x5602bb4eff10_0, 0, 7;
    %jmp T_9.16;
T_9.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5602bb4eff10_0, 0, 7;
    %jmp T_9.16;
T_9.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0x5602bb4eff10_0, 0, 7;
    %jmp T_9.16;
T_9.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v0x5602bb4eff10_0, 0, 7;
    %jmp T_9.16;
T_9.11 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x5602bb4eff10_0, 0, 7;
    %jmp T_9.16;
T_9.12 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v0x5602bb4eff10_0, 0, 7;
    %jmp T_9.16;
T_9.13 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v0x5602bb4eff10_0, 0, 7;
    %jmp T_9.16;
T_9.14 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0x5602bb4eff10_0, 0, 7;
    %jmp T_9.16;
T_9.15 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v0x5602bb4eff10_0, 0, 7;
    %jmp T_9.16;
T_9.16 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5602bb4f0050;
T_10 ;
    %wait E_0x5602bb4f0270;
    %load/vec4 v0x5602bb4f02f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %jmp T_10.16;
T_10.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x5602bb4f03f0_0, 0, 7;
    %jmp T_10.16;
T_10.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x5602bb4f03f0_0, 0, 7;
    %jmp T_10.16;
T_10.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x5602bb4f03f0_0, 0, 7;
    %jmp T_10.16;
T_10.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x5602bb4f03f0_0, 0, 7;
    %jmp T_10.16;
T_10.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0x5602bb4f03f0_0, 0, 7;
    %jmp T_10.16;
T_10.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0x5602bb4f03f0_0, 0, 7;
    %jmp T_10.16;
T_10.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x5602bb4f03f0_0, 0, 7;
    %jmp T_10.16;
T_10.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0x5602bb4f03f0_0, 0, 7;
    %jmp T_10.16;
T_10.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5602bb4f03f0_0, 0, 7;
    %jmp T_10.16;
T_10.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0x5602bb4f03f0_0, 0, 7;
    %jmp T_10.16;
T_10.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v0x5602bb4f03f0_0, 0, 7;
    %jmp T_10.16;
T_10.11 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x5602bb4f03f0_0, 0, 7;
    %jmp T_10.16;
T_10.12 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v0x5602bb4f03f0_0, 0, 7;
    %jmp T_10.16;
T_10.13 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v0x5602bb4f03f0_0, 0, 7;
    %jmp T_10.16;
T_10.14 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0x5602bb4f03f0_0, 0, 7;
    %jmp T_10.16;
T_10.15 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v0x5602bb4f03f0_0, 0, 7;
    %jmp T_10.16;
T_10.16 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5602bb4f0530;
T_11 ;
    %wait E_0x5602bb4f0750;
    %load/vec4 v0x5602bb4f07d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %jmp T_11.16;
T_11.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x5602bb4f08d0_0, 0, 7;
    %jmp T_11.16;
T_11.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x5602bb4f08d0_0, 0, 7;
    %jmp T_11.16;
T_11.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x5602bb4f08d0_0, 0, 7;
    %jmp T_11.16;
T_11.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x5602bb4f08d0_0, 0, 7;
    %jmp T_11.16;
T_11.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0x5602bb4f08d0_0, 0, 7;
    %jmp T_11.16;
T_11.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0x5602bb4f08d0_0, 0, 7;
    %jmp T_11.16;
T_11.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x5602bb4f08d0_0, 0, 7;
    %jmp T_11.16;
T_11.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0x5602bb4f08d0_0, 0, 7;
    %jmp T_11.16;
T_11.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5602bb4f08d0_0, 0, 7;
    %jmp T_11.16;
T_11.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v0x5602bb4f08d0_0, 0, 7;
    %jmp T_11.16;
T_11.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v0x5602bb4f08d0_0, 0, 7;
    %jmp T_11.16;
T_11.11 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x5602bb4f08d0_0, 0, 7;
    %jmp T_11.16;
T_11.12 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v0x5602bb4f08d0_0, 0, 7;
    %jmp T_11.16;
T_11.13 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v0x5602bb4f08d0_0, 0, 7;
    %jmp T_11.16;
T_11.14 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0x5602bb4f08d0_0, 0, 7;
    %jmp T_11.16;
T_11.15 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v0x5602bb4f08d0_0, 0, 7;
    %jmp T_11.16;
T_11.16 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5602bb4a9450;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5602bb4f2480_0, 0, 32;
    %end;
    .thread T_12, $init;
    .scope S_0x5602bb4a9450;
T_13 ;
    %wait E_0x5602bb41ff00;
    %load/vec4 v0x5602bb4f2480_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x5602bb4f2480_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5602bb4a9450;
T_14 ;
    %wait E_0x5602bb4cd090;
    %load/vec4 v0x5602bb4f27c0_0;
    %load/vec4 v0x5602bb4f2640_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x5602bb4f22d0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x5602bb4f29d0_0;
    %pad/u 10;
    %assign/vec4 v0x5602bb4f1940_0, 0;
T_14.2 ;
    %load/vec4 v0x5602bb4f22d0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x5602bb4f29d0_0;
    %pad/u 24;
    %assign/vec4 v0x5602bb4f2560_0, 0;
T_14.4 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5602bb4be430;
T_15 ;
    %vpi_call/w 3 13 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 3 13 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %delay 1500, 0;
    %vpi_call/w 3 16 "$writememh", "riscv.out", v0x5602bb4f0c70 {0 0 0};
    %vpi_call/w 3 17 "$writememh", "cpu_regs.out", v0x5602bb4e6390 {0 0 0};
    %vpi_call/w 3 18 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x5602bb4be430;
T_16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5602bb4f2be0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5602bb4f2be0_0, 0;
    %delay 5, 0;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "testbench.sv";
    "top.sv";
    "riscvmulti.sv";
    "dec7seg.sv";
    "mem.sv";
