============================================================
   Tang Dynasty, V5.0.30786
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = E:/TD/bin/td.exe
   Run by =     ASUS
   Run Date =   Wed Apr  5 20:29:00 2023

   Run on =     DESKTOP-BICF4SF
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db CortexM0_SOC_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.0.30786.
RUN-1001 : Database version number 46126.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter place:timing_factor.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:least_critical_net_perc.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:most_critical_net_perc.
RUN-6014 WARNING: Importing design, skipped an obsolete step parameter route:tactics.
RUN-1001 : Import flow parameters
RUN-1003 : finish command "import_db CortexM0_SOC_pr.db" in  7.152570s wall, 6.796875s user + 0.500000s system = 7.296875s CPU (102.0%)

RUN-1004 : used memory is 508 MB, reserved memory is 480 MB, peak memory is 508 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(92)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(320)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(377)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 1 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  4.451564s wall, 4.406250s user + 0.187500s system = 4.593750s CPU (103.2%)

RUN-1004 : used memory is 317 MB, reserved memory is 277 MB, peak memory is 530 MB
RUN-1002 : start command "read_adc ../../week1/M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[0]   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 38 instances.
SYN-1014 : Optimize round 1
SYN-1032 : 22519/253 useful/useless nets, 22019/118 useful/useless insts
SYN-1021 : Optimized 66 onehot mux instances.
SYN-1020 : Optimized 25 distributor mux.
SYN-1016 : Merged 77 instances.
SYN-1015 : Optimize round 1, 613 better
SYN-1014 : Optimize round 2
SYN-1032 : 22442/38 useful/useless nets, 21943/100 useful/useless insts
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 2, 143 better
SYN-1014 : Optimize round 3
SYN-1032 : 22440/2 useful/useless nets, 21941/0 useful/useless insts
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 146 inv instances.
SYN-1032 : 20872/408 useful/useless nets, 20638/354 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     K7vpw6_reg
SYN-1002 :     Xbopw6_reg
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 1, 4064 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 5 inv instances.
SYN-1032 : 19859/22 useful/useless nets, 19625/14 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 27 better
SYN-1014 : Optimize round 3
SYN-1032 : 19853/0 useful/useless nets, 19619/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  6.017164s wall, 6.078125s user + 0.468750s system = 6.546875s CPU (108.8%)

RUN-1004 : used memory is 427 MB, reserved memory is 391 MB, peak memory is 530 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Gate Statistics
#Basic gates            19759
  #and                   9433
  #nand                     0
  #or                    1942
  #nor                      0
  #xor                     72
  #xnor                     0
  #buf                      0
  #not                   6404
  #bufif1                   1
  #MX21                   503
  #FADD                     0
  #DFF                   1404
  #LATCH                    0
#MACRO_ADD                  8
#MACRO_EQ                  41
#MACRO_MULT                 1
#MACRO_MUX                128

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |18355  |1404   |58     |
|  u_logic |cortexm0ds_logic |18277  |1297   |14     |
+----------------------------------------------------+

RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.959855s wall, 2.703125s user + 0.156250s system = 2.859375s CPU (96.6%)

RUN-1004 : used memory is 526 MB, reserved memory is 493 MB, peak memory is 530 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 20 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 114 instances.
SYN-2501 : Optimize round 1, 406 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 1 macro adder
SYN-1019 : Optimized 236 mux instances.
SYN-1016 : Merged 1 instances.
SYN-1032 : 20810/236 useful/useless nets, 20438/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 19946/68 useful/useless nets, 19624/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20380/2 useful/useless nets, 20126/0 useful/useless insts
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21017/4 useful/useless nets, 20763/4 useful/useless insts
SYN-1032 : 21284/48 useful/useless nets, 20892/48 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 65598, tnet num: 21291, tinst num: 20892, tnode num: 89576, tedge num: 100332.
TMR-2508 : Levelizing timing graph completed, there are 279 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.375929s wall, 1.328125s user + 0.078125s system = 1.406250s CPU (102.2%)

RUN-1004 : used memory is 670 MB, reserved memory is 640 MB, peak memory is 670 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 21291 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 184 (3.52), #lev = 5 (3.15)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 187 (3.46), #lev = 5 (3.19)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 600 instances into 189 LUTs, name keeping = 67%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5122 (4.00), #lev = 21 (8.13)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5174 (3.88), #lev = 18 (7.70)
SYN-3001 : Logic optimization runtime opt =   1.50 sec, map = 106.52 sec
SYN-3001 : Mapper mapped 18626 instances into 5174 LUTs, name keeping = 30%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

LUT Statistics
#Total_luts              5569
  #lut4                  3629
  #lut5                  1734
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             206

Utilization Statistics
#lut                     5569   out of  19600   28.41%
#reg                     1399   out of  19600    7.14%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       20   out of    188   10.64%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |5363   |206    |1403   |32     |3      |
|  u_logic |cortexm0ds_logic |5174   |173    |1296   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 103 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1296 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  26.845221s wall, 27.218750s user + 1.015625s system = 28.234375s CPU (105.2%)

RUN-1004 : used memory is 589 MB, reserved memory is 587 MB, peak memory is 854 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 6 instances.
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  3.848371s wall, 3.750000s user + 0.281250s system = 4.031250s CPU (104.8%)

RUN-1004 : used memory is 600 MB, reserved memory is 575 MB, peak memory is 854 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "System_clk_pad" drive clk pins.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 6890 instances
RUN-1001 : 5357 luts, 1399 seqs, 40 mslices, 34 lslices, 20 pads, 32 brams, 3 dsps
RUN-1001 : There are total 7172 nets
RUN-1001 : 3633 nets have 2 pins
RUN-1001 : 2560 nets have [3 - 5] pins
RUN-1001 : 607 nets have [6 - 10] pins
RUN-1001 : 198 nets have [11 - 20] pins
RUN-1001 : 160 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6888 instances, 5357 luts, 1399 seqs, 74 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 28%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 33468, tnet num: 7170, tinst num: 6888, tnode num: 37852, tedge num: 54479.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.267363s wall, 1.218750s user + 0.203125s system = 1.421875s CPU (112.2%)

RUN-1004 : used memory is 680 MB, reserved memory is 655 MB, peak memory is 854 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7170 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.728888s wall, 1.671875s user + 0.234375s system = 1.906250s CPU (110.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.7094e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6888.
PHY-3001 : End clustering;  0.000026s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.51138e+06, overlap = 78.75
PHY-3002 : Step(2): len = 1.32005e+06, overlap = 78.75
PHY-3002 : Step(3): len = 1.21444e+06, overlap = 78.75
PHY-3002 : Step(4): len = 1.12933e+06, overlap = 74.75
PHY-3002 : Step(5): len = 1.11467e+06, overlap = 79.4375
PHY-3002 : Step(6): len = 1.09949e+06, overlap = 79.9375
PHY-3002 : Step(7): len = 1.08393e+06, overlap = 78.4063
PHY-3002 : Step(8): len = 987407, overlap = 101.219
PHY-3002 : Step(9): len = 893288, overlap = 110.688
PHY-3002 : Step(10): len = 873083, overlap = 108.375
PHY-3002 : Step(11): len = 858474, overlap = 114.563
PHY-3002 : Step(12): len = 845759, overlap = 119.813
PHY-3002 : Step(13): len = 821976, overlap = 127.031
PHY-3002 : Step(14): len = 811155, overlap = 131.156
PHY-3002 : Step(15): len = 803732, overlap = 132.688
PHY-3002 : Step(16): len = 756625, overlap = 157.531
PHY-3002 : Step(17): len = 739202, overlap = 165.406
PHY-3002 : Step(18): len = 728627, overlap = 167.469
PHY-3002 : Step(19): len = 723900, overlap = 167.5
PHY-3002 : Step(20): len = 706757, overlap = 176.531
PHY-3002 : Step(21): len = 698911, overlap = 181.844
PHY-3002 : Step(22): len = 694384, overlap = 183.031
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.09848e-05
PHY-3002 : Step(23): len = 713922, overlap = 178.094
PHY-3002 : Step(24): len = 714595, overlap = 169.5
PHY-3002 : Step(25): len = 703118, overlap = 165
PHY-3002 : Step(26): len = 700846, overlap = 165.25
PHY-3002 : Step(27): len = 696803, overlap = 162.031
PHY-3002 : Step(28): len = 691113, overlap = 155.406
PHY-3002 : Step(29): len = 688439, overlap = 159.406
PHY-3002 : Step(30): len = 685417, overlap = 160.406
PHY-3002 : Step(31): len = 681166, overlap = 158.219
PHY-3002 : Step(32): len = 678161, overlap = 162.094
PHY-3002 : Step(33): len = 675053, overlap = 159.281
PHY-3002 : Step(34): len = 668061, overlap = 164.781
PHY-3002 : Step(35): len = 663595, overlap = 168.313
PHY-3002 : Step(36): len = 661710, overlap = 168.344
PHY-3002 : Step(37): len = 656209, overlap = 166.813
PHY-3002 : Step(38): len = 648844, overlap = 169.063
PHY-3002 : Step(39): len = 645823, overlap = 165.688
PHY-3002 : Step(40): len = 643213, overlap = 170.906
PHY-3002 : Step(41): len = 636722, overlap = 167.531
PHY-3002 : Step(42): len = 632805, overlap = 169.375
PHY-3002 : Step(43): len = 630009, overlap = 166.594
PHY-3002 : Step(44): len = 627805, overlap = 166.656
PHY-3002 : Step(45): len = 623306, overlap = 162.656
PHY-3002 : Step(46): len = 619090, overlap = 165.688
PHY-3002 : Step(47): len = 616359, overlap = 164.625
PHY-3002 : Step(48): len = 612920, overlap = 166.875
PHY-3002 : Step(49): len = 606563, overlap = 168.031
PHY-3002 : Step(50): len = 603336, overlap = 169.313
PHY-3002 : Step(51): len = 601295, overlap = 167.625
PHY-3002 : Step(52): len = 597008, overlap = 168.094
PHY-3002 : Step(53): len = 592776, overlap = 169.156
PHY-3002 : Step(54): len = 589784, overlap = 171.563
PHY-3002 : Step(55): len = 587015, overlap = 168.813
PHY-3002 : Step(56): len = 583090, overlap = 169.875
PHY-3002 : Step(57): len = 577722, overlap = 171.313
PHY-3002 : Step(58): len = 575135, overlap = 172.781
PHY-3002 : Step(59): len = 572906, overlap = 175.25
PHY-3002 : Step(60): len = 565888, overlap = 167.656
PHY-3002 : Step(61): len = 562537, overlap = 167.656
PHY-3002 : Step(62): len = 560438, overlap = 163.469
PHY-3002 : Step(63): len = 556029, overlap = 170.844
PHY-3002 : Step(64): len = 553724, overlap = 166.625
PHY-3002 : Step(65): len = 550398, overlap = 165.094
PHY-3002 : Step(66): len = 547301, overlap = 161.281
PHY-3002 : Step(67): len = 544333, overlap = 166.469
PHY-3002 : Step(68): len = 540785, overlap = 157.094
PHY-3002 : Step(69): len = 538295, overlap = 158
PHY-3002 : Step(70): len = 535527, overlap = 154.844
PHY-3002 : Step(71): len = 529789, overlap = 155.844
PHY-3002 : Step(72): len = 526000, overlap = 156.781
PHY-3002 : Step(73): len = 524651, overlap = 156.719
PHY-3002 : Step(74): len = 520158, overlap = 160.188
PHY-3002 : Step(75): len = 511546, overlap = 173.688
PHY-3002 : Step(76): len = 508898, overlap = 174.563
PHY-3002 : Step(77): len = 507876, overlap = 167.938
PHY-3002 : Step(78): len = 505400, overlap = 166.531
PHY-3002 : Step(79): len = 501559, overlap = 164.281
PHY-3002 : Step(80): len = 496695, overlap = 164.906
PHY-3002 : Step(81): len = 493853, overlap = 162.219
PHY-3002 : Step(82): len = 491539, overlap = 166.094
PHY-3002 : Step(83): len = 490102, overlap = 163.594
PHY-3002 : Step(84): len = 485461, overlap = 161.531
PHY-3002 : Step(85): len = 481729, overlap = 157.625
PHY-3002 : Step(86): len = 477975, overlap = 164.531
PHY-3002 : Step(87): len = 476876, overlap = 161.5
PHY-3002 : Step(88): len = 473582, overlap = 156.969
PHY-3002 : Step(89): len = 471053, overlap = 152
PHY-3002 : Step(90): len = 469824, overlap = 147.063
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.19696e-05
PHY-3002 : Step(91): len = 470883, overlap = 146.844
PHY-3002 : Step(92): len = 474634, overlap = 147.344
PHY-3002 : Step(93): len = 479740, overlap = 148.375
PHY-3002 : Step(94): len = 482221, overlap = 133.531
PHY-3002 : Step(95): len = 483644, overlap = 138.469
PHY-3002 : Step(96): len = 486404, overlap = 138.938
PHY-3002 : Step(97): len = 489947, overlap = 130.813
PHY-3002 : Step(98): len = 491945, overlap = 128.844
PHY-3002 : Step(99): len = 493034, overlap = 126.688
PHY-3002 : Step(100): len = 495422, overlap = 125.156
PHY-3002 : Step(101): len = 498689, overlap = 121.531
PHY-3002 : Step(102): len = 499571, overlap = 121.094
PHY-3002 : Step(103): len = 500120, overlap = 118.125
PHY-3002 : Step(104): len = 510206, overlap = 106.156
PHY-3002 : Step(105): len = 512941, overlap = 103.719
PHY-3002 : Step(106): len = 512592, overlap = 101.438
PHY-3002 : Step(107): len = 511328, overlap = 104.156
PHY-3002 : Step(108): len = 511249, overlap = 104.813
PHY-3002 : Step(109): len = 510861, overlap = 101.656
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000156501
PHY-3002 : Step(110): len = 513348, overlap = 104.281
PHY-3002 : Step(111): len = 515873, overlap = 97.1875
PHY-3002 : Step(112): len = 519765, overlap = 98.9375
PHY-3002 : Step(113): len = 523666, overlap = 98.0938
PHY-3002 : Step(114): len = 526970, overlap = 93.7813
PHY-3002 : Step(115): len = 528595, overlap = 91.6875
PHY-3002 : Step(116): len = 530667, overlap = 93.125
PHY-3002 : Step(117): len = 534449, overlap = 92.2188
PHY-3002 : Step(118): len = 538862, overlap = 89.625
PHY-3002 : Step(119): len = 540413, overlap = 90.375
PHY-3002 : Step(120): len = 552109, overlap = 90.0938
PHY-3002 : Step(121): len = 554868, overlap = 86.625
PHY-3002 : Step(122): len = 554120, overlap = 87
PHY-3002 : Step(123): len = 553695, overlap = 86.875
PHY-3002 : Step(124): len = 553590, overlap = 86.5625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000258786
PHY-3002 : Step(125): len = 554508, overlap = 86.4375
PHY-3002 : Step(126): len = 558629, overlap = 83.125
PHY-3002 : Step(127): len = 570374, overlap = 72.5
PHY-3002 : Step(128): len = 571366, overlap = 74.7813
PHY-3002 : Step(129): len = 572006, overlap = 76.6563
PHY-3002 : Step(130): len = 572552, overlap = 75.8438
PHY-3002 : Step(131): len = 574345, overlap = 81.5938
PHY-3002 : Step(132): len = 577657, overlap = 81.3438
PHY-3002 : Step(133): len = 582412, overlap = 75.3125
PHY-3002 : Step(134): len = 583325, overlap = 74.75
PHY-3002 : Step(135): len = 584307, overlap = 71.8125
PHY-3002 : Step(136): len = 586473, overlap = 74.875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.043761s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (178.5%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36782e+06, over cnt = 1278(3%), over = 1848, worst = 12
PHY-1002 : len = 1.3724e+06, over cnt = 1126(3%), over = 1529, worst = 12
PHY-1002 : len = 1.3805e+06, over cnt = 874(2%), over = 1148, worst = 11
PHY-1002 : len = 1.39886e+06, over cnt = 523(1%), over = 707, worst = 11
PHY-1002 : len = 1.40637e+06, over cnt = 359(1%), over = 507, worst = 11
PHY-1001 : End global iterations;  2.273207s wall, 3.375000s user + 0.187500s system = 3.562500s CPU (156.7%)

PHY-1001 : Congestion index: top1 = 90.63, top5 = 81.25, top10 = 73.13, top15 = 65.00.
PHY-3001 : End congestion estimation;  3.314780s wall, 4.484375s user + 0.296875s system = 4.781250s CPU (144.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7170 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.721010s wall, 0.765625s user + 0.046875s system = 0.812500s CPU (112.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.96164e-05
PHY-3002 : Step(137): len = 556914, overlap = 63.2188
PHY-3002 : Step(138): len = 526011, overlap = 90.625
PHY-3002 : Step(139): len = 503480, overlap = 112.031
PHY-3002 : Step(140): len = 481237, overlap = 131.281
PHY-3002 : Step(141): len = 459436, overlap = 143.531
PHY-3002 : Step(142): len = 437963, overlap = 158.125
PHY-3002 : Step(143): len = 414524, overlap = 174.813
PHY-3002 : Step(144): len = 397305, overlap = 185.469
PHY-3002 : Step(145): len = 386114, overlap = 189.031
PHY-3002 : Step(146): len = 371374, overlap = 195.938
PHY-3002 : Step(147): len = 361409, overlap = 200.125
PHY-3002 : Step(148): len = 352849, overlap = 201.656
PHY-3002 : Step(149): len = 344563, overlap = 206.813
PHY-3002 : Step(150): len = 340494, overlap = 206.375
PHY-3002 : Step(151): len = 335479, overlap = 208.313
PHY-3002 : Step(152): len = 332240, overlap = 209.906
PHY-3002 : Step(153): len = 329294, overlap = 212.438
PHY-3002 : Step(154): len = 327342, overlap = 213.031
PHY-3002 : Step(155): len = 325454, overlap = 210.781
PHY-3002 : Step(156): len = 324621, overlap = 210.531
PHY-3002 : Step(157): len = 322876, overlap = 209.063
PHY-3002 : Step(158): len = 322297, overlap = 203.031
PHY-3002 : Step(159): len = 320212, overlap = 201.938
PHY-3002 : Step(160): len = 318039, overlap = 200.031
PHY-3002 : Step(161): len = 317202, overlap = 200.844
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.92327e-05
PHY-3002 : Step(162): len = 325574, overlap = 189.625
PHY-3002 : Step(163): len = 341700, overlap = 165.438
PHY-3002 : Step(164): len = 345405, overlap = 150.813
PHY-3002 : Step(165): len = 348855, overlap = 144.969
PHY-3002 : Step(166): len = 355180, overlap = 137.563
PHY-3002 : Step(167): len = 361302, overlap = 125.563
PHY-3002 : Step(168): len = 365646, overlap = 114.594
PHY-3002 : Step(169): len = 368152, overlap = 108.5
PHY-3002 : Step(170): len = 368830, overlap = 102.406
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000118465
PHY-3002 : Step(171): len = 381928, overlap = 84.5313
PHY-3002 : Step(172): len = 400314, overlap = 65.7813
PHY-3002 : Step(173): len = 401146, overlap = 60.0313
PHY-3002 : Step(174): len = 403990, overlap = 55.0313
PHY-3002 : Step(175): len = 406428, overlap = 50.5
PHY-3002 : Step(176): len = 410135, overlap = 44.875
PHY-3002 : Step(177): len = 414439, overlap = 39.8125
PHY-3002 : Step(178): len = 416757, overlap = 35
PHY-3002 : Step(179): len = 417678, overlap = 34.2813
PHY-3002 : Step(180): len = 417865, overlap = 32.0938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000236931
PHY-3002 : Step(181): len = 432838, overlap = 24.0313
PHY-3002 : Step(182): len = 443767, overlap = 19.3125
PHY-3002 : Step(183): len = 452284, overlap = 14.8125
PHY-3002 : Step(184): len = 456638, overlap = 12.5938
PHY-3002 : Step(185): len = 459669, overlap = 11.1563
PHY-3002 : Step(186): len = 462121, overlap = 10.0625
PHY-3002 : Step(187): len = 464092, overlap = 9.65625
PHY-3002 : Step(188): len = 465285, overlap = 9.28125
PHY-3002 : Step(189): len = 465029, overlap = 8.03125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000473862
PHY-3002 : Step(190): len = 478002, overlap = 2.5
PHY-3002 : Step(191): len = 486522, overlap = 0.375
PHY-3002 : Step(192): len = 494605, overlap = 0.25
PHY-3002 : Step(193): len = 497270, overlap = 0.25
PHY-3002 : Step(194): len = 501712, overlap = 0.8125
PHY-3002 : Step(195): len = 502953, overlap = 1.03125
PHY-3002 : Step(196): len = 503964, overlap = 0.125
PHY-3002 : Step(197): len = 505126, overlap = 0.0625
PHY-3002 : Step(198): len = 503873, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.2907e+06, over cnt = 454(1%), over = 624, worst = 6
PHY-1002 : len = 1.29358e+06, over cnt = 263(0%), over = 359, worst = 6
PHY-1002 : len = 1.29542e+06, over cnt = 120(0%), over = 175, worst = 6
PHY-1002 : len = 1.29478e+06, over cnt = 68(0%), over = 107, worst = 6
PHY-1002 : len = 1.29426e+06, over cnt = 50(0%), over = 88, worst = 6
PHY-1001 : End global iterations;  1.677451s wall, 2.656250s user + 0.046875s system = 2.703125s CPU (161.1%)

PHY-1001 : Congestion index: top1 = 61.25, top5 = 51.25, top10 = 46.25, top15 = 43.75.
PHY-3001 : End congestion estimation;  2.703614s wall, 3.687500s user + 0.046875s system = 3.734375s CPU (138.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7170 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.795369s wall, 0.796875s user + 0.015625s system = 0.812500s CPU (102.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000544725
PHY-3002 : Step(199): len = 498325, overlap = 14.9063
PHY-3002 : Step(200): len = 488849, overlap = 13.3438
PHY-3002 : Step(201): len = 479663, overlap = 12.1875
PHY-3002 : Step(202): len = 469603, overlap = 12.5313
PHY-3002 : Step(203): len = 462148, overlap = 14.5625
PHY-3002 : Step(204): len = 456614, overlap = 16.5625
PHY-3002 : Step(205): len = 450707, overlap = 19.4688
PHY-3002 : Step(206): len = 444092, overlap = 21.8438
PHY-3002 : Step(207): len = 439502, overlap = 22.3438
PHY-3002 : Step(208): len = 435767, overlap = 25.9688
PHY-3002 : Step(209): len = 432595, overlap = 25.3438
PHY-3002 : Step(210): len = 430064, overlap = 25.125
PHY-3002 : Step(211): len = 428251, overlap = 24.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00108945
PHY-3002 : Step(212): len = 438054, overlap = 17.3438
PHY-3002 : Step(213): len = 444490, overlap = 21.2813
PHY-3002 : Step(214): len = 449818, overlap = 15.6563
PHY-3002 : Step(215): len = 453567, overlap = 14.8125
PHY-3002 : Step(216): len = 457704, overlap = 14.1875
PHY-3002 : Step(217): len = 459338, overlap = 12.0313
PHY-3002 : Step(218): len = 460659, overlap = 10.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0021789
PHY-3002 : Step(219): len = 466058, overlap = 10.3125
PHY-3002 : Step(220): len = 471005, overlap = 12.2813
PHY-3002 : Step(221): len = 475543, overlap = 9.34375
PHY-3002 : Step(222): len = 480691, overlap = 8.75
PHY-3002 : Step(223): len = 483816, overlap = 8.3125
PHY-3002 : Step(224): len = 486699, overlap = 6.9375
PHY-3002 : Step(225): len = 490912, overlap = 8.875
PHY-3002 : Step(226): len = 494492, overlap = 7.1875
PHY-3002 : Step(227): len = 496087, overlap = 7.46875
PHY-3002 : Step(228): len = 497580, overlap = 6.78125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00413092
PHY-3002 : Step(229): len = 499882, overlap = 6.6875
PHY-3002 : Step(230): len = 503280, overlap = 5.875
PHY-3002 : Step(231): len = 506972, overlap = 6.09375
PHY-3002 : Step(232): len = 511312, overlap = 5.1875
PHY-3002 : Step(233): len = 514480, overlap = 4.59375
PHY-3002 : Step(234): len = 516708, overlap = 2.6875
PHY-3002 : Step(235): len = 519299, overlap = 4.3125
PHY-3002 : Step(236): len = 521150, overlap = 3.90625
PHY-3002 : Step(237): len = 523948, overlap = 4.75
PHY-3002 : Step(238): len = 525524, overlap = 4.375
PHY-3002 : Step(239): len = 526658, overlap = 4.78125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00789497
PHY-3002 : Step(240): len = 528369, overlap = 3.3125
PHY-3002 : Step(241): len = 531044, overlap = 2.84375
PHY-3002 : Step(242): len = 533428, overlap = 2.71875
PHY-3002 : Step(243): len = 535291, overlap = 2.8125
PHY-3002 : Step(244): len = 537901, overlap = 3
PHY-3002 : Step(245): len = 540054, overlap = 2.6875
PHY-3002 : Step(246): len = 541754, overlap = 2.53125
PHY-3002 : Step(247): len = 544093, overlap = 2.5625
PHY-3002 : Step(248): len = 545882, overlap = 2.8125
PHY-3002 : Step(249): len = 546633, overlap = 2.625
PHY-3002 : Step(250): len = 548044, overlap = 3.34375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0129513
PHY-3002 : Step(251): len = 548833, overlap = 2.46875
PHY-3002 : Step(252): len = 551609, overlap = 2.375
PHY-3002 : Step(253): len = 553775, overlap = 2.0625
PHY-3002 : Step(254): len = 554404, overlap = 2.4375
PHY-3002 : Step(255): len = 555083, overlap = 2.3125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 72.06 peak overflow 1.16
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.45161e+06, over cnt = 234(0%), over = 288, worst = 4
PHY-1002 : len = 1.45262e+06, over cnt = 140(0%), over = 167, worst = 4
PHY-1002 : len = 1.45272e+06, over cnt = 103(0%), over = 121, worst = 4
PHY-1002 : len = 1.45141e+06, over cnt = 63(0%), over = 74, worst = 4
PHY-1002 : len = 1.45005e+06, over cnt = 52(0%), over = 61, worst = 4
PHY-1001 : End global iterations;  1.328585s wall, 2.093750s user + 0.031250s system = 2.125000s CPU (159.9%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 50.63, top10 = 45.00, top15 = 41.25.
PHY-1001 : End incremental global routing;  2.078781s wall, 2.859375s user + 0.031250s system = 2.890625s CPU (139.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7170 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.572030s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (103.8%)

OPT-1001 : 20 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 6845 has valid locations, 147 needs to be replaced
PHY-3001 : design contains 7015 instances, 5367 luts, 1516 seqs, 74 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 572533
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.3548e+06, over cnt = 301(0%), over = 364, worst = 4
PHY-1002 : len = 1.35629e+06, over cnt = 172(0%), over = 203, worst = 4
PHY-1002 : len = 1.35598e+06, over cnt = 126(0%), over = 149, worst = 4
PHY-1002 : len = 1.35424e+06, over cnt = 69(0%), over = 82, worst = 4
PHY-1002 : len = 1.35314e+06, over cnt = 46(0%), over = 54, worst = 4
PHY-1001 : End global iterations;  1.414032s wall, 2.500000s user + 0.046875s system = 2.546875s CPU (180.1%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 48.75, top10 = 43.75, top15 = 40.63.
PHY-3001 : End congestion estimation;  3.274564s wall, 4.421875s user + 0.125000s system = 4.546875s CPU (138.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7297 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.620539s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (100.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(256): len = 571726, overlap = 0
PHY-3002 : Step(257): len = 571722, overlap = 0
PHY-3002 : Step(258): len = 571575, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36002e+06, over cnt = 103(0%), over = 111, worst = 4
PHY-1002 : len = 1.36008e+06, over cnt = 72(0%), over = 79, worst = 4
PHY-1002 : len = 1.35948e+06, over cnt = 53(0%), over = 60, worst = 4
PHY-1002 : len = 1.35937e+06, over cnt = 49(0%), over = 56, worst = 4
PHY-1002 : len = 1.3593e+06, over cnt = 47(0%), over = 54, worst = 4
PHY-1001 : End global iterations;  0.966560s wall, 1.093750s user + 0.046875s system = 1.140625s CPU (118.0%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 48.75, top10 = 44.38, top15 = 40.63.
PHY-3001 : End congestion estimation;  1.668245s wall, 1.781250s user + 0.093750s system = 1.875000s CPU (112.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7297 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.646054s wall, 0.656250s user + 0.031250s system = 0.687500s CPU (106.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0122445
PHY-3002 : Step(259): len = 571427, overlap = 2.375
PHY-3002 : Step(260): len = 571427, overlap = 2.375
PHY-3002 : Step(261): len = 571278, overlap = 2.46875
PHY-3001 : Final: Len = 571278, Over = 2.46875
PHY-3001 : End incremental placement;  6.824197s wall, 8.359375s user + 0.484375s system = 8.843750s CPU (129.6%)

OPT-1001 : End high-fanout net optimization;  10.327292s wall, 12.703125s user + 0.578125s system = 13.281250s CPU (128.6%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36274e+06, over cnt = 296(0%), over = 366, worst = 4
PHY-1002 : len = 1.36389e+06, over cnt = 183(0%), over = 215, worst = 4
PHY-1002 : len = 1.36287e+06, over cnt = 121(0%), over = 144, worst = 4
PHY-1002 : len = 1.36095e+06, over cnt = 65(0%), over = 79, worst = 4
PHY-1002 : len = 1.35962e+06, over cnt = 48(0%), over = 59, worst = 4
PHY-1001 : End global iterations;  1.665751s wall, 2.531250s user + 0.031250s system = 2.562500s CPU (153.8%)

PHY-1001 : Congestion index: top1 = 59.38, top5 = 49.38, top10 = 43.75, top15 = 40.63.
OPT-1001 : End congestion update;  2.701868s wall, 3.609375s user + 0.109375s system = 3.718750s CPU (137.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7297 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.525191s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (98.2%)

OPT-1001 : Start: WNS 1390 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 1634 TNS 0 NUM_FEPS 0 with 11 cells processed and 12616 slack improved
OPT-1001 : Iter 2: improved WNS 2029 TNS 0 NUM_FEPS 0 with 4 cells processed and 4500 slack improved
OPT-1001 : Iter 3: improved WNS 2442 TNS 0 NUM_FEPS 0 with 10 cells processed and 5216 slack improved
OPT-1001 : Iter 4: improved WNS 2619 TNS 0 NUM_FEPS 0 with 13 cells processed and 9335 slack improved
OPT-1001 : Iter 5: improved WNS 2849 TNS 0 NUM_FEPS 0 with 16 cells processed and 5532 slack improved
OPT-1001 : Iter 6: improved WNS 2952 TNS 0 NUM_FEPS 0 with 8 cells processed and 3458 slack improved
OPT-1001 : Iter 7: improved WNS 2998 TNS 0 NUM_FEPS 0 with 15 cells processed and 4766 slack improved
OPT-1001 : Iter 8: improved WNS 2998 TNS 0 NUM_FEPS 0 with 12 cells processed and 4600 slack improved
OPT-1001 : Iter 9: improved WNS 2998 TNS 0 NUM_FEPS 0 with 11 cells processed and 3100 slack improved
OPT-1001 : End global optimization;  5.781632s wall, 6.671875s user + 0.187500s system = 6.859375s CPU (118.6%)

OPT-1001 : End physical optimization;  16.122000s wall, 19.468750s user + 0.781250s system = 20.250000s CPU (125.6%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5367 LUT to BLE ...
SYN-4008 : Packed 5367 LUT and 575 SEQ to BLE.
SYN-4003 : Packing 941 remaining SEQ's ...
SYN-4005 : Packed 937 SEQ with LUT/SLICE
SYN-4006 : 3857 single LUT's are left
SYN-4006 : 4 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5371/5505 primitive instances ...
PHY-3001 : End packing;  2.115668s wall, 2.515625s user + 0.109375s system = 2.625000s CPU (124.1%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3318 instances
RUN-1001 : 1629 mslices, 1629 lslices, 20 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6901 nets
RUN-1001 : 2643 nets have 2 pins
RUN-1001 : 2978 nets have [3 - 5] pins
RUN-1001 : 723 nets have [6 - 10] pins
RUN-1001 : 304 nets have [11 - 20] pins
RUN-1001 : 251 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 3316 instances, 3258 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 39%
PHY-3001 : After packing: Len = 606484, Over = 20.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.41276e+06, over cnt = 207(0%), over = 254, worst = 3
PHY-1002 : len = 1.41349e+06, over cnt = 125(0%), over = 150, worst = 3
PHY-1002 : len = 1.41354e+06, over cnt = 65(0%), over = 76, worst = 2
PHY-1002 : len = 1.4135e+06, over cnt = 40(0%), over = 47, worst = 2
PHY-1002 : len = 1.41186e+06, over cnt = 32(0%), over = 39, worst = 2
PHY-1001 : End global iterations;  2.044927s wall, 3.250000s user + 0.156250s system = 3.406250s CPU (166.6%)

PHY-1001 : Congestion index: top1 = 61.88, top5 = 50.63, top10 = 45.63, top15 = 41.88.
PHY-3001 : End congestion estimation;  5.407150s wall, 6.640625s user + 0.546875s system = 7.187500s CPU (132.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6899 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.001391s wall, 1.109375s user + 0.156250s system = 1.265625s CPU (126.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000252402
PHY-3002 : Step(262): len = 586595, overlap = 25.25
PHY-3002 : Step(263): len = 575185, overlap = 22
PHY-3002 : Step(264): len = 568027, overlap = 25.25
PHY-3002 : Step(265): len = 561157, overlap = 27.5
PHY-3002 : Step(266): len = 555701, overlap = 31.5
PHY-3002 : Step(267): len = 549622, overlap = 41
PHY-3002 : Step(268): len = 545214, overlap = 38.75
PHY-3002 : Step(269): len = 540125, overlap = 42.5
PHY-3002 : Step(270): len = 536524, overlap = 44.75
PHY-3002 : Step(271): len = 533186, overlap = 47.75
PHY-3002 : Step(272): len = 528992, overlap = 56
PHY-3002 : Step(273): len = 526374, overlap = 53.75
PHY-3002 : Step(274): len = 523908, overlap = 52.5
PHY-3002 : Step(275): len = 521583, overlap = 54
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000504805
PHY-3002 : Step(276): len = 535580, overlap = 44.5
PHY-3002 : Step(277): len = 538706, overlap = 40
PHY-3002 : Step(278): len = 542195, overlap = 40.25
PHY-3002 : Step(279): len = 548675, overlap = 33.5
PHY-3002 : Step(280): len = 552493, overlap = 31.75
PHY-3002 : Step(281): len = 555802, overlap = 27.25
PHY-3002 : Step(282): len = 559282, overlap = 25.5
PHY-3002 : Step(283): len = 562249, overlap = 22.25
PHY-3002 : Step(284): len = 564684, overlap = 21.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000987043
PHY-3002 : Step(285): len = 576311, overlap = 12.75
PHY-3002 : Step(286): len = 579090, overlap = 13.75
PHY-3002 : Step(287): len = 582001, overlap = 12.75
PHY-3002 : Step(288): len = 586981, overlap = 13.25
PHY-3002 : Step(289): len = 591670, overlap = 14.25
PHY-3002 : Step(290): len = 594325, overlap = 10.5
PHY-3002 : Step(291): len = 596366, overlap = 11
PHY-3002 : Step(292): len = 601060, overlap = 7.25
PHY-3002 : Step(293): len = 602985, overlap = 8.5
PHY-3002 : Step(294): len = 603833, overlap = 9
PHY-3002 : Step(295): len = 605944, overlap = 9.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00192332
PHY-3002 : Step(296): len = 613410, overlap = 6.75
PHY-3002 : Step(297): len = 615799, overlap = 5.75
PHY-3002 : Step(298): len = 618517, overlap = 5.75
PHY-3002 : Step(299): len = 622611, overlap = 6
PHY-3002 : Step(300): len = 625309, overlap = 5.25
PHY-3002 : Step(301): len = 626932, overlap = 5.5
PHY-3002 : Step(302): len = 628841, overlap = 4.5
PHY-3002 : Step(303): len = 630798, overlap = 4.75
PHY-3002 : Step(304): len = 631683, overlap = 3.75
PHY-3002 : Step(305): len = 633164, overlap = 4.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00367655
PHY-3002 : Step(306): len = 636735, overlap = 3.25
PHY-3002 : Step(307): len = 639368, overlap = 2.75
PHY-3002 : Step(308): len = 641628, overlap = 3.5
PHY-3002 : Step(309): len = 643764, overlap = 3.25
PHY-3002 : Step(310): len = 645508, overlap = 3.75
PHY-3002 : Step(311): len = 647118, overlap = 4
PHY-3002 : Step(312): len = 648303, overlap = 4.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00645521
PHY-3002 : Step(313): len = 650482, overlap = 4.75
PHY-3002 : Step(314): len = 652437, overlap = 4.5
PHY-3002 : Step(315): len = 654191, overlap = 4.5
PHY-3002 : Step(316): len = 655706, overlap = 4.25
PHY-3002 : Step(317): len = 656939, overlap = 4
PHY-3002 : Step(318): len = 657956, overlap = 4.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  2.654253s wall, 2.781250s user + 3.140625s system = 5.921875s CPU (223.1%)

PHY-3001 : Trial Legalized: Len = 667828
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.56556e+06, over cnt = 239(0%), over = 274, worst = 3
PHY-1002 : len = 1.56598e+06, over cnt = 160(0%), over = 178, worst = 2
PHY-1002 : len = 1.56558e+06, over cnt = 101(0%), over = 113, worst = 2
PHY-1002 : len = 1.5617e+06, over cnt = 58(0%), over = 64, worst = 2
PHY-1002 : len = 1.56063e+06, over cnt = 29(0%), over = 34, worst = 2
PHY-1001 : End global iterations;  1.484937s wall, 2.453125s user + 0.140625s system = 2.593750s CPU (174.7%)

PHY-1001 : Congestion index: top1 = 72.50, top5 = 55.63, top10 = 48.75, top15 = 43.13.
PHY-3001 : End congestion estimation;  2.505756s wall, 3.562500s user + 0.203125s system = 3.765625s CPU (150.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6899 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.822197s wall, 0.843750s user + 0.031250s system = 0.875000s CPU (106.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000639926
PHY-3002 : Step(319): len = 640993, overlap = 4
PHY-3002 : Step(320): len = 631608, overlap = 4.5
PHY-3002 : Step(321): len = 623513, overlap = 8.5
PHY-3002 : Step(322): len = 616798, overlap = 8
PHY-3002 : Step(323): len = 610714, overlap = 13.25
PHY-3002 : Step(324): len = 606431, overlap = 11
PHY-3002 : Step(325): len = 602064, overlap = 12.75
PHY-3002 : Step(326): len = 598882, overlap = 10.25
PHY-3002 : Step(327): len = 597063, overlap = 14.25
PHY-3002 : Step(328): len = 595577, overlap = 16.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.083188s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (112.7%)

PHY-3001 : Legalized: Len = 602215, Over = 0
PHY-3001 : Spreading special nets. 10 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.041759s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (74.8%)

PHY-3001 : 16 instances has been re-located, deltaX = 3, deltaY = 11, maxDist = 2.
PHY-3001 : Final: Len = 602397, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43414e+06, over cnt = 250(0%), over = 288, worst = 3
PHY-1002 : len = 1.43507e+06, over cnt = 151(0%), over = 165, worst = 2
PHY-1002 : len = 1.43492e+06, over cnt = 102(0%), over = 106, worst = 2
PHY-1002 : len = 1.4327e+06, over cnt = 55(0%), over = 57, worst = 2
PHY-1002 : len = 1.43002e+06, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : End global iterations;  2.206132s wall, 4.265625s user + 0.218750s system = 4.484375s CPU (203.3%)

PHY-1001 : Congestion index: top1 = 70.63, top5 = 56.88, top10 = 48.13, top15 = 43.13.
PHY-1001 : End incremental global routing;  3.507658s wall, 5.890625s user + 0.390625s system = 6.281250s CPU (179.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6899 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.896954s wall, 0.984375s user + 0.125000s system = 1.109375s CPU (123.7%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3292 has valid locations, 6 needs to be replaced
PHY-3001 : design contains 3321 instances, 3263 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 603676
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43574e+06, over cnt = 250(0%), over = 287, worst = 3
PHY-1002 : len = 1.43667e+06, over cnt = 154(0%), over = 168, worst = 2
PHY-1002 : len = 1.43642e+06, over cnt = 103(0%), over = 107, worst = 2
PHY-1002 : len = 1.43487e+06, over cnt = 65(0%), over = 66, worst = 2
PHY-1002 : len = 1.4289e+06, over cnt = 38(0%), over = 38, worst = 1
PHY-1001 : End global iterations;  1.359853s wall, 2.328125s user + 0.015625s system = 2.343750s CPU (172.4%)

PHY-1001 : Congestion index: top1 = 70.63, top5 = 56.25, top10 = 48.13, top15 = 43.13.
PHY-3001 : End congestion estimation;  3.358155s wall, 4.359375s user + 0.015625s system = 4.375000s CPU (130.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6904 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.725845s wall, 0.828125s user + 0.125000s system = 0.953125s CPU (131.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(329): len = 603162, overlap = 0
PHY-3002 : Step(330): len = 603162, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42776e+06, over cnt = 39(0%), over = 39, worst = 1
PHY-1002 : len = 1.42784e+06, over cnt = 29(0%), over = 29, worst = 1
PHY-1002 : len = 1.42778e+06, over cnt = 23(0%), over = 23, worst = 1
PHY-1002 : len = 1.42644e+06, over cnt = 14(0%), over = 14, worst = 1
PHY-1002 : len = 1.42553e+06, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End global iterations;  0.820147s wall, 0.859375s user + 0.109375s system = 0.968750s CPU (118.1%)

PHY-1001 : Congestion index: top1 = 70.00, top5 = 56.88, top10 = 47.50, top15 = 43.13.
PHY-3001 : End congestion estimation;  1.616659s wall, 1.718750s user + 0.218750s system = 1.937500s CPU (119.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6904 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.875725s wall, 0.984375s user + 0.031250s system = 1.015625s CPU (116.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000926474
PHY-3002 : Step(331): len = 603140, overlap = 0
PHY-3002 : Step(332): len = 603140, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014854s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (105.2%)

PHY-3001 : Legalized: Len = 603162, Over = 0
PHY-3001 : End spreading;  0.030502s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (102.5%)

PHY-3001 : Final: Len = 603162, Over = 0
PHY-3001 : End incremental placement;  7.014357s wall, 8.484375s user + 0.578125s system = 9.062500s CPU (129.2%)

OPT-1001 : End high-fanout net optimization;  12.810174s wall, 16.859375s user + 1.125000s system = 17.984375s CPU (140.4%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43412e+06, over cnt = 254(0%), over = 291, worst = 3
PHY-1002 : len = 1.43506e+06, over cnt = 158(0%), over = 172, worst = 2
PHY-1002 : len = 1.43475e+06, over cnt = 106(0%), over = 110, worst = 2
PHY-1002 : len = 1.4329e+06, over cnt = 67(0%), over = 68, worst = 2
PHY-1002 : len = 1.4269e+06, over cnt = 39(0%), over = 39, worst = 1
PHY-1001 : End global iterations;  1.843667s wall, 2.640625s user + 0.078125s system = 2.718750s CPU (147.5%)

PHY-1001 : Congestion index: top1 = 70.63, top5 = 56.25, top10 = 48.75, top15 = 43.13.
OPT-1001 : End congestion update;  2.959195s wall, 3.843750s user + 0.265625s system = 4.109375s CPU (138.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6904 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.569516s wall, 0.609375s user + 0.031250s system = 0.640625s CPU (112.5%)

OPT-1001 : Start: WNS 1526 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3298 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3321 instances, 3263 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Initial: Len = 605491, Over = 0
PHY-3001 : End spreading;  0.029080s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (107.5%)

PHY-3001 : Final: Len = 605491, Over = 0
PHY-3001 : End incremental legalization;  0.294333s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (127.4%)

OPT-1001 : Iter 1: improved WNS 2159 TNS 0 NUM_FEPS 0 with 12 cells processed and 3515 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3298 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3321 instances, 3263 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Initial: Len = 606325, Over = 0
PHY-3001 : End spreading;  0.031487s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (99.2%)

PHY-3001 : Final: Len = 606325, Over = 0
PHY-3001 : End incremental legalization;  0.347182s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (108.0%)

OPT-1001 : Iter 2: improved WNS 2568 TNS 0 NUM_FEPS 0 with 4 cells processed and 2734 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3298 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3321 instances, 3263 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Initial: Len = 608553, Over = 0
PHY-3001 : End spreading;  0.029491s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (106.0%)

PHY-3001 : Final: Len = 608553, Over = 0
PHY-3001 : End incremental legalization;  0.331883s wall, 0.375000s user + 0.015625s system = 0.390625s CPU (117.7%)

OPT-1001 : Iter 3: improved WNS 2857 TNS 0 NUM_FEPS 0 with 10 cells processed and 4025 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 20 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3298 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3321 instances, 3263 slices, 9 macros(74 instances: 40 mslices 34 lslices)
PHY-3001 : Cell area utilization is 39%
PHY-3001 : Initial: Len = 611075, Over = 0
PHY-3001 : End spreading;  0.025379s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (123.1%)

PHY-3001 : Final: Len = 611075, Over = 0
PHY-3001 : End incremental legalization;  0.289350s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (102.6%)

OPT-1001 : Iter 4: improved WNS 3041 TNS 0 NUM_FEPS 0 with 8 cells processed and 3519 slack improved
OPT-1001 : End path based optimization;  12.750491s wall, 14.875000s user + 0.671875s system = 15.546875s CPU (121.9%)

OPT-1001 : End physical optimization;  25.568599s wall, 31.765625s user + 1.796875s system = 33.562500s CPU (131.3%)

RUN-1003 : finish command "place" in  94.418343s wall, 158.453125s user + 17.062500s system = 175.515625s CPU (185.9%)

RUN-1004 : used memory is 829 MB, reserved memory is 830 MB, peak memory is 945 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Utilization Statistics
#lut                     6170   out of  19600   31.48%
#reg                     1521   out of  19600    7.76%
#le                      6174
  #lut only              4653   out of   6174   75.36%
  #reg only                 4   out of   6174    0.06%
  #lut&reg               1517   out of   6174   24.57%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       20   out of    188   10.64%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]        INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]        INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]        INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]        INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk      INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]       OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    LED[6]       OUTPUT        E16        LVCMOS33           8            NONE       NONE    
    LED[5]       OUTPUT        E13        LVCMOS33           8            NONE       NONE    
    LED[4]       OUTPUT        C16        LVCMOS33           8            NONE       NONE    
    LED[3]       OUTPUT        C15        LVCMOS33           8            NONE       NONE    
    LED[2]       OUTPUT        B16        LVCMOS33           8            NONE       NONE    
    LED[1]       OUTPUT        B15        LVCMOS33           8            NONE       NONE    
    LED[0]       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
    Row[3]       OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]       OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]       OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]       OUTPUT        E10        LVCMOS33           8            NONE       OREG    
    SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6174  |6096   |74     |1525   |32     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3323 instances
RUN-1001 : 1634 mslices, 1629 lslices, 20 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6906 nets
RUN-1001 : 2644 nets have 2 pins
RUN-1001 : 2976 nets have [3 - 5] pins
RUN-1001 : 725 nets have [6 - 10] pins
RUN-1001 : 307 nets have [11 - 20] pins
RUN-1001 : 252 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.4436e+06, over cnt = 258(0%), over = 301, worst = 2
PHY-1002 : len = 1.44457e+06, over cnt = 154(0%), over = 172, worst = 2
PHY-1002 : len = 1.44326e+06, over cnt = 76(0%), over = 82, worst = 2
PHY-1002 : len = 1.44069e+06, over cnt = 49(0%), over = 55, worst = 2
PHY-1002 : len = 1.42426e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.629974s wall, 2.546875s user + 0.125000s system = 2.671875s CPU (163.9%)

PHY-1001 : Congestion index: top1 = 68.75, top5 = 55.63, top10 = 48.13, top15 = 43.75.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6904 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 25 out of 6906 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6904 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 622 to 6
PHY-1001 : End pin swap;  0.727071s wall, 0.734375s user + 0.031250s system = 0.765625s CPU (105.3%)

PHY-1001 : End global routing;  6.351669s wall, 7.515625s user + 0.265625s system = 7.781250s CPU (122.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 75880, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.310828s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (186.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 98528, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 2.149914s wall, 2.406250s user + 0.171875s system = 2.578125s CPU (119.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 98424, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.008976s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (348.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 98% nets.
PHY-1002 : len = 1.11636e+06, over cnt = 661(0%), over = 667, worst = 2
PHY-1001 : End Routed; 59.306592s wall, 89.812500s user + 1.343750s system = 91.156250s CPU (153.7%)

PHY-1001 : Update timing.....
PHY-1001 : 2840/6819(41%) critical/total net(s), WNS -3.344ns, TNS -584.836ns, False end point 563.
PHY-1001 : End update timing;  2.403351s wall, 2.437500s user + 0.015625s system = 2.453125s CPU (102.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.12282e+06, over cnt = 220(0%), over = 222, worst = 2
PHY-1001 : End DR Iter 1; 3.526292s wall, 4.437500s user + 0.062500s system = 4.500000s CPU (127.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.12445e+06, over cnt = 96(0%), over = 97, worst = 2
PHY-1001 : End DR Iter 2; 1.544143s wall, 1.750000s user + 0.031250s system = 1.781250s CPU (115.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.12566e+06, over cnt = 13(0%), over = 13, worst = 1
PHY-1001 : End DR Iter 3; 0.846244s wall, 0.906250s user + 0.015625s system = 0.921875s CPU (108.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.12589e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.12589e+06
PHY-1001 : End DR Iter 4; 0.190653s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (114.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  85.301517s wall, 118.531250s user + 2.312500s system = 120.843750s CPU (141.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  92.780792s wall, 126.984375s user + 2.625000s system = 129.609375s CPU (139.7%)

RUN-1004 : used memory is 1005 MB, reserved memory is 993 MB, peak memory is 1396 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        20
  #input                    7
  #output                  12
  #inout                    1

Utilization Statistics
#lut                     6170   out of  19600   31.48%
#reg                     1521   out of  19600    7.76%
#le                      6174
  #lut only              4653   out of   6174   75.36%
  #reg only                 4   out of   6174    0.06%
  #lut&reg               1517   out of   6174   24.57%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       20   out of    188   10.64%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]        INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]        INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]        INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]        INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk      INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]       OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    LED[6]       OUTPUT        E16        LVCMOS33           8            NONE       NONE    
    LED[5]       OUTPUT        E13        LVCMOS33           8            NONE       NONE    
    LED[4]       OUTPUT        C16        LVCMOS33           8            NONE       NONE    
    LED[3]       OUTPUT        C15        LVCMOS33           8            NONE       NONE    
    LED[2]       OUTPUT        B16        LVCMOS33           8            NONE       NONE    
    LED[1]       OUTPUT        B15        LVCMOS33           8            NONE       NONE    
    LED[0]       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
    Row[3]       OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]       OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]       OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]       OUTPUT        E10        LVCMOS33           8            NONE       OREG    
    SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6174  |6096   |74     |1525   |32     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       2624  
    #2         2       1893  
    #3         3       675   
    #4         4       408   
    #5        5-10     779   
    #6       11-50     486   
    #7       51-100     16   
  Average     3.91           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  4.516498s wall, 4.265625s user + 0.218750s system = 4.484375s CPU (99.3%)

RUN-1004 : used memory is 1005 MB, reserved memory is 993 MB, peak memory is 1396 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 35231, tnet num: 6904, tinst num: 3321, tnode num: 39554, tedge num: 59772.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.334326s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (103.0%)

RUN-1004 : used memory is 1009 MB, reserved memory is 1001 MB, peak memory is 1396 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 6904 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 1. Number of clock nets = 3 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
	LED_Interface/light_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  3.539820s wall, 3.546875s user + 0.156250s system = 3.703125s CPU (104.6%)

RUN-1004 : used memory is 1431 MB, reserved memory is 1419 MB, peak memory is 1431 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:101000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3323
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 6906, pip num: 87605
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2831 valid insts, and 230038 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:101000000000000000000000" in  17.338636s wall, 117.671875s user + 0.593750s system = 118.265625s CPU (682.1%)

RUN-1004 : used memory is 1532 MB, reserved memory is 1519 MB, peak memory is 1646 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1322, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  2.420172s wall, 2.421875s user + 0.078125s system = 2.500000s CPU (103.3%)

RUN-1004 : used memory is 1643 MB, reserved memory is 1630 MB, peak memory is 1646 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.912581s wall, 0.578125s user + 0.156250s system = 0.734375s CPU (10.6%)

RUN-1004 : used memory is 1673 MB, reserved memory is 1661 MB, peak memory is 1673 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.943239s wall, 3.328125s user + 0.265625s system = 3.593750s CPU (36.1%)

RUN-1004 : used memory is 1631 MB, reserved memory is 1619 MB, peak memory is 1673 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
Oops! 'Signal Segmentation Violation' raised. The backtrace:
[bt] (4)_chkstk
[bt] (5)RtlRestoreContext
[bt] (6)KiUserExceptionDispatcher
[bt] (7)QListData::size

