#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x12475ba80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x124755800 .scope module, "JR_tb" "JR_tb" 3 9;
 .timescale 0 0;
v0x12476fd40_0 .net "active", 0 0, v0x12476e0d0_0;  1 drivers
v0x12476fdf0_0 .var "clk", 0 0;
v0x12476fe80_0 .var "clk_enable", 0 0;
v0x12476ff10_0 .net "data_address", 31 0, L_0x124773720;  1 drivers
v0x12476ffa0_0 .net "data_read", 0 0, L_0x124772360;  1 drivers
v0x124770070_0 .var "data_readdata", 31 0;
v0x124770100_0 .net "data_write", 0 0, L_0x1247722f0;  1 drivers
v0x1247701b0_0 .net "data_writedata", 31 0, L_0x1247730d0;  1 drivers
v0x124770260_0 .net "instr_address", 31 0, L_0x1247745c0;  1 drivers
v0x124770390_0 .var "instr_readdata", 31 0;
v0x124770420_0 .net "register_v0", 31 0, L_0x124773060;  1 drivers
v0x1247704f0_0 .var "reset", 0 0;
S_0x124743010 .scope module, "dut" "mips_cpu_harvard" 3 71, 4 1 0, S_0x124755800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x1247722f0 .functor BUFZ 1, L_0x124771e80, C4<0>, C4<0>, C4<0>;
L_0x124772360 .functor BUFZ 1, L_0x124771de0, C4<0>, C4<0>, C4<0>;
L_0x124772a50 .functor BUFZ 1, L_0x124771cb0, C4<0>, C4<0>, C4<0>;
L_0x1247730d0 .functor BUFZ 32, L_0x124772f70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124773260 .functor BUFZ 32, L_0x124772cc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124773720 .functor BUFZ 32, v0x124769e80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124773f20 .functor OR 1, L_0x124773bc0, L_0x124773e40, C4<0>, C4<0>;
L_0x1247740f0 .functor AND 1, L_0x1247741c0, L_0x1247744a0, C4<1>, C4<1>;
L_0x1247745c0 .functor BUFZ 32, v0x12476bb70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12476d2b0_0 .net *"_ivl_11", 4 0, L_0x124772650;  1 drivers
v0x12476d340_0 .net *"_ivl_13", 4 0, L_0x1247726f0;  1 drivers
L_0x118068208 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12476d3d0_0 .net/2u *"_ivl_26", 15 0, L_0x118068208;  1 drivers
v0x12476d460_0 .net *"_ivl_29", 15 0, L_0x124773310;  1 drivers
L_0x118068298 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12476d4f0_0 .net/2u *"_ivl_36", 31 0, L_0x118068298;  1 drivers
v0x12476d5a0_0 .net *"_ivl_40", 31 0, L_0x124773a70;  1 drivers
L_0x1180682e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12476d650_0 .net *"_ivl_43", 25 0, L_0x1180682e0;  1 drivers
L_0x118068328 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x12476d700_0 .net/2u *"_ivl_44", 31 0, L_0x118068328;  1 drivers
v0x12476d7b0_0 .net *"_ivl_46", 0 0, L_0x124773bc0;  1 drivers
v0x12476d8c0_0 .net *"_ivl_48", 31 0, L_0x124773ca0;  1 drivers
L_0x118068370 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12476d960_0 .net *"_ivl_51", 25 0, L_0x118068370;  1 drivers
L_0x1180683b8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12476da10_0 .net/2u *"_ivl_52", 31 0, L_0x1180683b8;  1 drivers
v0x12476dac0_0 .net *"_ivl_54", 0 0, L_0x124773e40;  1 drivers
v0x12476db60_0 .net *"_ivl_58", 31 0, L_0x124774050;  1 drivers
L_0x118068400 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12476dc10_0 .net *"_ivl_61", 25 0, L_0x118068400;  1 drivers
L_0x118068448 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12476dcc0_0 .net/2u *"_ivl_62", 31 0, L_0x118068448;  1 drivers
v0x12476dd70_0 .net *"_ivl_64", 0 0, L_0x1247741c0;  1 drivers
v0x12476df00_0 .net *"_ivl_67", 5 0, L_0x124774260;  1 drivers
L_0x118068490 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x12476df90_0 .net/2u *"_ivl_68", 5 0, L_0x118068490;  1 drivers
v0x12476e030_0 .net *"_ivl_70", 0 0, L_0x1247744a0;  1 drivers
v0x12476e0d0_0 .var "active", 0 0;
v0x12476e170_0 .net "alu_control_out", 3 0, v0x12476a2d0_0;  1 drivers
v0x12476e250_0 .net "alu_fcode", 5 0, L_0x124773180;  1 drivers
v0x12476e2e0_0 .net "alu_op", 1 0, L_0x124772150;  1 drivers
v0x12476e370_0 .net "alu_op1", 31 0, L_0x124773260;  1 drivers
v0x12476e400_0 .net "alu_op2", 31 0, L_0x1247735a0;  1 drivers
v0x12476e490_0 .net "alu_out", 31 0, v0x124769e80_0;  1 drivers
v0x12476e540_0 .net "alu_src", 0 0, L_0x124771ad0;  1 drivers
v0x12476e5f0_0 .net "alu_z_flag", 0 0, L_0x124773810;  1 drivers
v0x12476e6a0_0 .net "branch", 0 0, L_0x124771f30;  1 drivers
v0x12476e750_0 .net "clk", 0 0, v0x12476fdf0_0;  1 drivers
v0x12476e820_0 .net "clk_enable", 0 0, v0x12476fe80_0;  1 drivers
v0x12476e8b0_0 .net "curr_addr", 31 0, v0x12476bb70_0;  1 drivers
v0x12476de20_0 .net "curr_addr_p4", 31 0, L_0x124773930;  1 drivers
v0x12476eb40_0 .net "data_address", 31 0, L_0x124773720;  alias, 1 drivers
v0x12476ebd0_0 .net "data_read", 0 0, L_0x124772360;  alias, 1 drivers
v0x12476ec60_0 .net "data_readdata", 31 0, v0x124770070_0;  1 drivers
v0x12476ecf0_0 .net "data_write", 0 0, L_0x1247722f0;  alias, 1 drivers
v0x12476ed80_0 .net "data_writedata", 31 0, L_0x1247730d0;  alias, 1 drivers
v0x12476ee10_0 .net "instr_address", 31 0, L_0x1247745c0;  alias, 1 drivers
v0x12476eec0_0 .net "instr_opcode", 5 0, L_0x1247712c0;  1 drivers
v0x12476ef80_0 .net "instr_readdata", 31 0, v0x124770390_0;  1 drivers
v0x12476f020_0 .net "j_type", 0 0, L_0x124773f20;  1 drivers
v0x12476f0c0_0 .net "jr_type", 0 0, L_0x1247740f0;  1 drivers
v0x12476f160_0 .net "mem_read", 0 0, L_0x124771de0;  1 drivers
v0x12476f210_0 .net "mem_to_reg", 0 0, L_0x124771c00;  1 drivers
v0x12476f2c0_0 .net "mem_write", 0 0, L_0x124771e80;  1 drivers
v0x12476f370_0 .var "next_instr_addr", 31 0;
v0x12476f420_0 .net "offset", 31 0, L_0x124773500;  1 drivers
v0x12476f4b0_0 .net "reg_a_read_data", 31 0, L_0x124772cc0;  1 drivers
v0x12476f560_0 .net "reg_a_read_index", 4 0, L_0x124772410;  1 drivers
v0x12476f610_0 .net "reg_b_read_data", 31 0, L_0x124772f70;  1 drivers
v0x12476f6c0_0 .net "reg_b_read_index", 4 0, L_0x1247724f0;  1 drivers
v0x12476f770_0 .net "reg_dst", 0 0, L_0x1247719e0;  1 drivers
v0x12476f820_0 .net "reg_write", 0 0, L_0x124771cb0;  1 drivers
v0x12476f8d0_0 .net "reg_write_data", 31 0, L_0x1247728b0;  1 drivers
v0x12476f980_0 .net "reg_write_enable", 0 0, L_0x124772a50;  1 drivers
v0x12476fa30_0 .net "reg_write_index", 4 0, L_0x124772790;  1 drivers
v0x12476fae0_0 .net "register_v0", 31 0, L_0x124773060;  alias, 1 drivers
v0x12476fb90_0 .net "reset", 0 0, v0x1247704f0_0;  1 drivers
E_0x12474d690/0 .event edge, v0x12476b060_0, v0x124769f70_0, v0x12476de20_0, v0x12476f420_0;
E_0x12474d690/1 .event edge, v0x12476f020_0, v0x12476ef80_0, v0x12476f0c0_0, v0x12476c6b0_0;
E_0x12474d690 .event/or E_0x12474d690/0, E_0x12474d690/1;
L_0x1247712c0 .part v0x124770390_0, 26, 6;
L_0x124772410 .part v0x124770390_0, 21, 5;
L_0x1247724f0 .part v0x124770390_0, 16, 5;
L_0x124772650 .part v0x124770390_0, 11, 5;
L_0x1247726f0 .part v0x124770390_0, 16, 5;
L_0x124772790 .functor MUXZ 5, L_0x1247726f0, L_0x124772650, L_0x1247719e0, C4<>;
L_0x1247728b0 .functor MUXZ 32, v0x124769e80_0, v0x124770070_0, L_0x124771c00, C4<>;
L_0x124773180 .part v0x124770390_0, 0, 6;
L_0x124773310 .part v0x124770390_0, 0, 16;
L_0x124773500 .concat [ 16 16 0 0], L_0x124773310, L_0x118068208;
L_0x1247735a0 .functor MUXZ 32, L_0x124772f70, L_0x124773500, L_0x124771ad0, C4<>;
L_0x124773930 .arith/sum 32, v0x12476bb70_0, L_0x118068298;
L_0x124773a70 .concat [ 6 26 0 0], L_0x1247712c0, L_0x1180682e0;
L_0x124773bc0 .cmp/eq 32, L_0x124773a70, L_0x118068328;
L_0x124773ca0 .concat [ 6 26 0 0], L_0x1247712c0, L_0x118068370;
L_0x124773e40 .cmp/eq 32, L_0x124773ca0, L_0x1180683b8;
L_0x124774050 .concat [ 6 26 0 0], L_0x1247712c0, L_0x118068400;
L_0x1247741c0 .cmp/eq 32, L_0x124774050, L_0x118068448;
L_0x124774260 .part v0x124770390_0, 0, 6;
L_0x1247744a0 .cmp/ne 6, L_0x124774260, L_0x118068490;
S_0x124742cd0 .scope module, "cpu_alu" "alu" 4 112, 5 1 0, S_0x124743010;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x118068250 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x124710860_0 .net/2u *"_ivl_0", 31 0, L_0x118068250;  1 drivers
v0x124769c60_0 .net "control", 3 0, v0x12476a2d0_0;  alias, 1 drivers
v0x124769d10_0 .net "op1", 31 0, L_0x124773260;  alias, 1 drivers
v0x124769dd0_0 .net "op2", 31 0, L_0x1247735a0;  alias, 1 drivers
v0x124769e80_0 .var "result", 31 0;
v0x124769f70_0 .net "z_flag", 0 0, L_0x124773810;  alias, 1 drivers
E_0x124744b50 .event edge, v0x124769dd0_0, v0x124769d10_0, v0x124769c60_0;
L_0x124773810 .cmp/eq 32, v0x124769e80_0, L_0x118068250;
S_0x12476a090 .scope module, "cpu_alu_control" "alu_control" 4 97, 6 1 0, S_0x124743010;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x12476a2d0_0 .var "alu_control_out", 3 0;
v0x12476a390_0 .net "alu_fcode", 5 0, L_0x124773180;  alias, 1 drivers
v0x12476a430_0 .net "alu_opcode", 1 0, L_0x124772150;  alias, 1 drivers
E_0x12476a2a0 .event edge, v0x12476a430_0, v0x12476a390_0;
S_0x12476a540 .scope module, "cpu_control" "control" 4 36, 7 1 0, S_0x124743010;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x1247719e0 .functor BUFZ 1, L_0x124771510, C4<0>, C4<0>, C4<0>;
L_0x124771ad0 .functor OR 1, L_0x124771630, L_0x124771790, C4<0>, C4<0>;
L_0x124771c00 .functor BUFZ 1, L_0x124771630, C4<0>, C4<0>, C4<0>;
L_0x124771cb0 .functor OR 1, L_0x124771510, L_0x124771630, C4<0>, C4<0>;
L_0x124771de0 .functor BUFZ 1, L_0x124771630, C4<0>, C4<0>, C4<0>;
L_0x124771e80 .functor BUFZ 1, L_0x124771790, C4<0>, C4<0>, C4<0>;
L_0x124771f30 .functor BUFZ 1, L_0x1247718d0, C4<0>, C4<0>, C4<0>;
L_0x124772060 .functor BUFZ 1, L_0x124771510, C4<0>, C4<0>, C4<0>;
L_0x1247721f0 .functor BUFZ 1, L_0x1247718d0, C4<0>, C4<0>, C4<0>;
v0x12476a840_0 .net *"_ivl_0", 31 0, L_0x1247713e0;  1 drivers
L_0x1180680e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x12476a8f0_0 .net/2u *"_ivl_12", 5 0, L_0x1180680e8;  1 drivers
L_0x118068130 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x12476a9a0_0 .net/2u *"_ivl_16", 5 0, L_0x118068130;  1 drivers
L_0x118068010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12476aa60_0 .net *"_ivl_3", 25 0, L_0x118068010;  1 drivers
v0x12476ab10_0 .net *"_ivl_37", 0 0, L_0x124772060;  1 drivers
L_0x118068058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12476ac00_0 .net/2u *"_ivl_4", 31 0, L_0x118068058;  1 drivers
v0x12476acb0_0 .net *"_ivl_42", 0 0, L_0x1247721f0;  1 drivers
L_0x1180680a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x12476ad60_0 .net/2u *"_ivl_8", 5 0, L_0x1180680a0;  1 drivers
v0x12476ae10_0 .net "alu_op", 1 0, L_0x124772150;  alias, 1 drivers
v0x12476af40_0 .net "alu_src", 0 0, L_0x124771ad0;  alias, 1 drivers
v0x12476afd0_0 .net "beq", 0 0, L_0x1247718d0;  1 drivers
v0x12476b060_0 .net "branch", 0 0, L_0x124771f30;  alias, 1 drivers
v0x12476b0f0_0 .net "instr_opcode", 5 0, L_0x1247712c0;  alias, 1 drivers
v0x12476b180_0 .var "jump", 0 0;
v0x12476b210_0 .net "lw", 0 0, L_0x124771630;  1 drivers
v0x12476b2b0_0 .net "mem_read", 0 0, L_0x124771de0;  alias, 1 drivers
v0x12476b350_0 .net "mem_to_reg", 0 0, L_0x124771c00;  alias, 1 drivers
v0x12476b4f0_0 .net "mem_write", 0 0, L_0x124771e80;  alias, 1 drivers
v0x12476b590_0 .net "r_format", 0 0, L_0x124771510;  1 drivers
v0x12476b630_0 .net "reg_dst", 0 0, L_0x1247719e0;  alias, 1 drivers
v0x12476b6d0_0 .net "reg_write", 0 0, L_0x124771cb0;  alias, 1 drivers
v0x12476b770_0 .net "sw", 0 0, L_0x124771790;  1 drivers
L_0x1247713e0 .concat [ 6 26 0 0], L_0x1247712c0, L_0x118068010;
L_0x124771510 .cmp/eq 32, L_0x1247713e0, L_0x118068058;
L_0x124771630 .cmp/eq 6, L_0x1247712c0, L_0x1180680a0;
L_0x124771790 .cmp/eq 6, L_0x1247712c0, L_0x1180680e8;
L_0x1247718d0 .cmp/eq 6, L_0x1247712c0, L_0x118068130;
L_0x124772150 .concat8 [ 1 1 0 0], L_0x1247721f0, L_0x124772060;
S_0x12476b900 .scope module, "cpu_pc" "pc" 4 150, 8 1 0, S_0x124743010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x12476bac0_0 .net "clk", 0 0, v0x12476fdf0_0;  alias, 1 drivers
v0x12476bb70_0 .var "curr_addr", 31 0;
v0x12476bc20_0 .net "next_addr", 31 0, v0x12476f370_0;  1 drivers
v0x12476bce0_0 .net "reset", 0 0, v0x1247704f0_0;  alias, 1 drivers
E_0x12476ba70 .event posedge, v0x12476bac0_0;
S_0x12476bde0 .scope module, "register" "regfile" 4 69, 9 1 0, S_0x124743010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x124772cc0 .functor BUFZ 32, L_0x124772b00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x124772f70 .functor BUFZ 32, L_0x124772db0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12476caa0_2 .array/port v0x12476caa0, 2;
L_0x124773060 .functor BUFZ 32, v0x12476caa0_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12476c150_0 .net *"_ivl_0", 31 0, L_0x124772b00;  1 drivers
v0x12476c1f0_0 .net *"_ivl_10", 6 0, L_0x124772e50;  1 drivers
L_0x1180681c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12476c290_0 .net *"_ivl_13", 1 0, L_0x1180681c0;  1 drivers
v0x12476c340_0 .net *"_ivl_2", 6 0, L_0x124772ba0;  1 drivers
L_0x118068178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12476c3f0_0 .net *"_ivl_5", 1 0, L_0x118068178;  1 drivers
v0x12476c4e0_0 .net *"_ivl_8", 31 0, L_0x124772db0;  1 drivers
v0x12476c590_0 .net "r_clk", 0 0, v0x12476fdf0_0;  alias, 1 drivers
v0x12476c620_0 .net "r_clk_enable", 0 0, v0x12476fe80_0;  alias, 1 drivers
v0x12476c6b0_0 .net "read_data1", 31 0, L_0x124772cc0;  alias, 1 drivers
v0x12476c7e0_0 .net "read_data2", 31 0, L_0x124772f70;  alias, 1 drivers
v0x12476c890_0 .net "read_reg1", 4 0, L_0x124772410;  alias, 1 drivers
v0x12476c940_0 .net "read_reg2", 4 0, L_0x1247724f0;  alias, 1 drivers
v0x12476c9f0_0 .net "register_v0", 31 0, L_0x124773060;  alias, 1 drivers
v0x12476caa0 .array "registers", 0 31, 31 0;
v0x12476ce40_0 .net "reset", 0 0, v0x1247704f0_0;  alias, 1 drivers
v0x12476cef0_0 .net "write_control", 0 0, L_0x124772a50;  alias, 1 drivers
v0x12476cf80_0 .net "write_data", 31 0, L_0x1247728b0;  alias, 1 drivers
v0x12476d110_0 .net "write_reg", 4 0, L_0x124772790;  alias, 1 drivers
L_0x124772b00 .array/port v0x12476caa0, L_0x124772ba0;
L_0x124772ba0 .concat [ 5 2 0 0], L_0x124772410, L_0x118068178;
L_0x124772db0 .array/port v0x12476caa0, L_0x124772e50;
L_0x124772e50 .concat [ 5 2 0 0], L_0x1247724f0, L_0x1180681c0;
S_0x124746350 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x124774760 .functor BUFZ 32, L_0x1247746c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1247705b0_0 .net *"_ivl_0", 31 0, L_0x1247746c0;  1 drivers
o0x118031db0 .functor BUFZ 1, C4<z>; HiZ drive
v0x124770650_0 .net "clk", 0 0, o0x118031db0;  0 drivers
o0x118031de0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1247706f0_0 .net "data_address", 31 0, o0x118031de0;  0 drivers
o0x118031e10 .functor BUFZ 1, C4<z>; HiZ drive
v0x124770790_0 .net "data_read", 0 0, o0x118031e10;  0 drivers
v0x124770830_0 .net "data_readdata", 31 0, L_0x124774760;  1 drivers
o0x118031e70 .functor BUFZ 1, C4<z>; HiZ drive
v0x124770920_0 .net "data_write", 0 0, o0x118031e70;  0 drivers
o0x118031ea0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1247709c0_0 .net "data_writedata", 31 0, o0x118031ea0;  0 drivers
v0x124770a70_0 .var/i "i", 31 0;
v0x124770b20 .array "ram", 0 65535, 31 0;
E_0x124770580 .event posedge, v0x124770650_0;
L_0x1247746c0 .array/port v0x124770b20, o0x118031de0;
S_0x1247436b0 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x124744a40 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x124774950 .functor BUFZ 32, L_0x1247747d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x124770f00_0 .net *"_ivl_0", 31 0, L_0x1247747d0;  1 drivers
v0x124770fc0_0 .net *"_ivl_3", 29 0, L_0x124774870;  1 drivers
o0x1180320b0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x124771060_0 .net "instr_address", 31 0, o0x1180320b0;  0 drivers
v0x124771100_0 .net "instr_readdata", 31 0, L_0x124774950;  1 drivers
v0x1247711b0 .array "memory1", 0 65535, 31 0;
L_0x1247747d0 .array/port v0x1247711b0, L_0x124774870;
L_0x124774870 .part o0x1180320b0, 0, 30;
S_0x124770cb0 .scope begin, "$unm_blk_14" "$unm_blk_14" 11 9, 11 9 0, S_0x1247436b0;
 .timescale 0 0;
v0x124770e70_0 .var/i "i", 31 0;
    .scope S_0x12476bde0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12476caa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12476caa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12476caa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12476caa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12476caa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12476caa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12476caa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12476caa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12476caa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12476caa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12476caa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12476caa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12476caa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12476caa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12476caa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12476caa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12476caa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12476caa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12476caa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12476caa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12476caa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12476caa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12476caa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12476caa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12476caa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12476caa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12476caa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12476caa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12476caa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12476caa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12476caa0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12476caa0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x12476bde0;
T_1 ;
    %wait E_0x12476ba70;
    %load/vec4 v0x12476ce40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12476caa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12476caa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12476caa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12476caa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12476caa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12476caa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12476caa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12476caa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12476caa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12476caa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12476caa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12476caa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12476caa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12476caa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12476caa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12476caa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12476caa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12476caa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12476caa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12476caa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12476caa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12476caa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12476caa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12476caa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12476caa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12476caa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12476caa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12476caa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12476caa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12476caa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12476caa0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12476caa0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x12476c620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x12476cef0_0;
    %load/vec4 v0x12476d110_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x12476cf80_0;
    %load/vec4 v0x12476d110_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12476caa0, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12476a090;
T_2 ;
    %wait E_0x12476a2a0;
    %load/vec4 v0x12476a430_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12476a2d0_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x12476a430_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x12476a2d0_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x12476a430_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x12476a390_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x12476a2d0_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x12476a2d0_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x12476a2d0_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x12476a2d0_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x12476a2d0_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x124742cd0;
T_3 ;
    %wait E_0x124744b50;
    %load/vec4 v0x124769c60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x124769e80_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x124769d10_0;
    %load/vec4 v0x124769dd0_0;
    %and;
    %assign/vec4 v0x124769e80_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x124769d10_0;
    %load/vec4 v0x124769dd0_0;
    %or;
    %assign/vec4 v0x124769e80_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x124769d10_0;
    %load/vec4 v0x124769dd0_0;
    %add;
    %assign/vec4 v0x124769e80_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x124769d10_0;
    %load/vec4 v0x124769dd0_0;
    %sub;
    %assign/vec4 v0x124769e80_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x124769d10_0;
    %load/vec4 v0x124769dd0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x124769e80_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x124769d10_0;
    %load/vec4 v0x124769dd0_0;
    %or;
    %inv;
    %assign/vec4 v0x124769e80_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x12476b900;
T_4 ;
    %wait E_0x12476ba70;
    %load/vec4 v0x12476bce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x12476bb70_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x12476bc20_0;
    %assign/vec4 v0x12476bb70_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x124743010;
T_5 ;
    %wait E_0x12474d690;
    %load/vec4 v0x12476e6a0_0;
    %load/vec4 v0x12476e5f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x12476de20_0;
    %load/vec4 v0x12476f420_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12476f370_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x12476f020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x12476de20_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x12476ef80_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x12476f370_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x12476f0c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x12476f4b0_0;
    %store/vec4 v0x12476f370_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x12476de20_0;
    %store/vec4 v0x12476f370_0, 0, 32;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x124755800;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12476fdf0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1000, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12476fdf0_0;
    %inv;
    %store/vec4 v0x12476fdf0_0, 0, 1;
    %delay 1, 0;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 43 "$fatal", 32'sb00000000000000000000000000000010, "clock ran to the end" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x124755800;
T_7 ;
    %wait E_0x12476ba70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1247704f0_0, 0, 1;
    %wait E_0x12476ba70;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1247704f0_0, 0, 1;
    %wait E_0x12476ba70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1247704f0_0, 0, 1;
    %wait E_0x12476ba70;
    %delay 1, 0;
    %pushi/vec4 2349596672, 0, 32;
    %store/vec4 v0x124770390_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x124770070_0, 0, 32;
    %wait E_0x12476ba70;
    %delay 1, 0;
    %pushi/vec4 25165832, 0, 32;
    %store/vec4 v0x124770390_0, 0, 32;
    %wait E_0x12476ba70;
    %delay 1, 0;
    %vpi_call/w 3 65 "$display", v0x124770260_0 {0 0 0};
    %vpi_call/w 3 67 "$display", "succ" {0 0 0};
    %vpi_call/w 3 68 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x124746350;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124770a70_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x124770a70_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x124770a70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124770b20, 0, 4;
    %load/vec4 v0x124770a70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x124770a70_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x124746350;
T_9 ;
    %wait E_0x124770580;
    %load/vec4 v0x124770920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1247709c0_0;
    %ix/getv 3, v0x1247706f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x124770b20, 0, 4;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1247436b0;
T_10 ;
    %fork t_1, S_0x124770cb0;
    %jmp t_0;
    .scope S_0x124770cb0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x124770e70_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x124770e70_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x124770e70_0;
    %store/vec4a v0x1247711b0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x124770e70_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x124770e70_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1247711b0, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1247711b0, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1247711b0, 4, 0;
    %end;
    .scope S_0x1247436b0;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/jr_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
