# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tb_uart_func_impl.v" \
"../../../../../TP2.srcs/sources_1/new/UART.v" \
"../../../../../TP2.srcs/sources_1/new/alu.v" \
"../../../../../TP2.srcs/sources_1/new/counter.v" \
"../../../../../TP2.srcs/sources_1/new/rx_interface.v" \
"../../../../../TP2.srcs/sources_1/new/rx_uart.v" \
"../../../../../TP2.srcs/sources_1/new/tx_uart.v" \
"../../../../../TP2.srcs/sim_1/new/uart_tb.v" \

# Do not sort compile order
nosort
