// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

#ifndef __conv_layer2_conv_CeG_H__
#define __conv_layer2_conv_CeG_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct conv_layer2_conv_CeG_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 19;
  static const unsigned AddressRange = 16;
  static const unsigned AddressWidth = 4;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(conv_layer2_conv_CeG_ram) {
        ram[0] = "0b0101101010001001011";
        ram[1] = "0b1111111010101010111";
        ram[2] = "0b1011000110011011111";
        ram[3] = "0b1000001001001010010";
        ram[4] = "0b1101100110000000011";
        ram[5] = "0b0000111011011011101";
        ram[6] = "0b1011000010010011001";
        ram[7] = "0b0010010010100010011";
        ram[8] = "0b1100000001001101100";
        ram[9] = "0b1111110011011101101";
        ram[10] = "0b1111100011010101110";
        ram[11] = "0b1100001101100110000";
        ram[12] = "0b1111001111110111100";
        ram[13] = "0b0001010010100100001";
        ram[14] = "0b0000000001011101111";
        ram[15] = "0b0000011011010001101";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(conv_layer2_conv_CeG) {


static const unsigned DataWidth = 19;
static const unsigned AddressRange = 16;
static const unsigned AddressWidth = 4;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


conv_layer2_conv_CeG_ram* meminst;


SC_CTOR(conv_layer2_conv_CeG) {
meminst = new conv_layer2_conv_CeG_ram("conv_layer2_conv_CeG_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~conv_layer2_conv_CeG() {
    delete meminst;
}


};//endmodule
#endif
