===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.2921 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2490 ( 12.1%)    0.2490 ( 19.3%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.2091 ( 10.2%)    0.2091 ( 16.2%)    Parse modules
    0.0363 (  1.8%)    0.0363 (  2.8%)    Verify circuit
    1.7004 ( 82.5%)    0.9326 ( 72.2%)  'firrtl.circuit' Pipeline
    0.0324 (  1.6%)    0.0324 (  2.5%)    LowerFIRRTLAnnotations
    0.1741 (  8.5%)    0.0916 (  7.1%)    'firrtl.module' Pipeline
    0.0661 (  3.2%)    0.0371 (  2.9%)      DropName
    0.1080 (  5.2%)    0.0545 (  4.2%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0083 (  0.4%)    0.0083 (  0.6%)    'firrtl.module' Pipeline
    0.0083 (  0.4%)    0.0083 (  0.6%)      LowerCHIRRTLPass
    0.0184 (  0.9%)    0.0184 (  1.4%)    InferWidths
    0.0377 (  1.8%)    0.0377 (  2.9%)    MemToRegOfVec
    0.0555 (  2.7%)    0.0555 (  4.3%)    InferResets
    0.0047 (  0.2%)    0.0047 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0084 (  0.4%)    0.0084 (  0.7%)    WireDFT
    0.1214 (  5.9%)    0.1214 (  9.4%)    LowerFIRRTLTypes
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0627 (  3.0%)    0.0342 (  2.6%)    'firrtl.module' Pipeline
    0.0612 (  3.0%)    0.0333 (  2.6%)      ExpandWhens
    0.0015 (  0.1%)    0.0008 (  0.1%)      SFCCompat
    0.0150 (  0.7%)    0.0150 (  1.2%)    CheckCombCycles
    0.0045 (  0.2%)    0.0045 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.5228 ( 25.4%)    0.2758 ( 21.3%)    'firrtl.module' Pipeline
    0.4963 ( 24.1%)    0.2617 ( 20.3%)      Canonicalizer
    0.0264 (  1.3%)    0.0141 (  1.1%)      InferReadWrite
    0.0115 (  0.6%)    0.0115 (  0.9%)    PrefixModules
    0.0036 (  0.2%)    0.0036 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0198 (  1.0%)    0.0198 (  1.5%)    Inliner
    0.0258 (  1.3%)    0.0258 (  2.0%)    IMConstProp
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0010 (  0.0%)    0.0010 (  0.1%)    AddSeqMemPorts
    0.0010 (  0.0%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0097 (  0.5%)    0.0097 (  0.7%)    CreateSiFiveMetadata
    0.0004 (  0.0%)    0.0004 (  0.0%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1108 (  5.4%)    0.1108 (  8.6%)    'firrtl.module' Pipeline
    0.0074 (  0.4%)    0.0074 (  0.6%)      DropName
    0.1034 (  5.0%)    0.1034 (  8.0%)      Canonicalizer
    0.0119 (  0.6%)    0.0119 (  0.9%)    IMDeadCodeElim
    0.0010 (  0.0%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0417 (  2.0%)    0.0417 (  3.2%)  LowerFIRRTLToHW
    0.0006 (  0.0%)    0.0006 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0362 (  1.8%)    0.0362 (  2.8%)  'hw.module' Pipeline
    0.0097 (  0.5%)    0.0097 (  0.8%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0177 (  0.9%)    0.0177 (  1.4%)    Canonicalizer
    0.0065 (  0.3%)    0.0065 (  0.5%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0023 (  0.1%)    0.0023 (  0.2%)    HWCleanup
    0.0041 (  0.2%)    0.0041 (  0.3%)  'hw.module' Pipeline
    0.0002 (  0.0%)    0.0002 (  0.0%)    HWLegalizeModules
    0.0039 (  0.2%)    0.0039 (  0.3%)    PrettifyVerilog
    0.0033 (  0.2%)    0.0033 (  0.3%)  StripDebugInfoWithPred
    0.0232 (  1.1%)    0.0232 (  1.8%)  ExportVerilog
    0.0011 (  0.1%)    0.0011 (  0.1%)  Rest
    2.0599 (100.0%)    1.2921 (100.0%)  Total

{
  totalTime: 1.302,
  maxMemory: 74846208
}
