# Reading pref.tcl
# do TopModule_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying D:/Quartus/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Quartus/intelFPGA_lite/p4 {D:/Quartus/intelFPGA_lite/p4/TopModule.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:17 on Mar 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Quartus/intelFPGA_lite/p4" D:/Quartus/intelFPGA_lite/p4/TopModule.v 
# -- Compiling module TopModule
# 
# Top level modules:
# 	TopModule
# End time: 18:07:17 on Mar 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Quartus/intelFPGA_lite/p4 {D:/Quartus/intelFPGA_lite/p4/Debouncing.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:17 on Mar 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Quartus/intelFPGA_lite/p4" D:/Quartus/intelFPGA_lite/p4/Debouncing.v 
# -- Compiling module Debouncing
# 
# Top level modules:
# 	Debouncing
# End time: 18:07:17 on Mar 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Quartus/intelFPGA_lite/p4 {D:/Quartus/intelFPGA_lite/p4/DivF.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:17 on Mar 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Quartus/intelFPGA_lite/p4" D:/Quartus/intelFPGA_lite/p4/DivF.v 
# -- Compiling module DivF
# 
# Top level modules:
# 	DivF
# End time: 18:07:17 on Mar 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Quartus/intelFPGA_lite/p4 {D:/Quartus/intelFPGA_lite/p4/PeriodCounter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:17 on Mar 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Quartus/intelFPGA_lite/p4" D:/Quartus/intelFPGA_lite/p4/PeriodCounter.v 
# -- Compiling module PeriodCounter
# ** Warning: D:/Quartus/intelFPGA_lite/p4/PeriodCounter.v(38): (vlog-2182) 'rCycles_D' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	PeriodCounter
# End time: 18:07:17 on Mar 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -vlog01compat -work work +incdir+D:/Quartus/intelFPGA_lite/p4 {D:/Quartus/intelFPGA_lite/p4/TopModule_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:07:18 on Mar 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Quartus/intelFPGA_lite/p4" D:/Quartus/intelFPGA_lite/p4/TopModule_tb.v 
# -- Compiling module TopModule_tb
# 
# Top level modules:
# 	TopModule_tb
# End time: 18:07:18 on Mar 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  TopModule_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" TopModule_tb 
# Start time: 18:07:18 on Mar 05,2021
# Loading work.TopModule_tb
# ** Error: (vsim-3033) Instantiation of 'MagicModule' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /TopModule_tb File: D:/Quartus/intelFPGA_lite/p4/TopModule_tb.v Line: 9
#         Searched libraries:
#             D:/Quartus/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera
#             D:/Quartus/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/220model
#             D:/Quartus/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/sgate
#             D:/Quartus/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_mf
#             D:/Quartus/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_lnsim
#             D:/Quartus/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/fiftyfivenm
#             D:/Quartus/intelFPGA_lite/p4/simulation/modelsim/rtl_work
#             D:/Quartus/intelFPGA_lite/p4/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./TopModule_run_msim_rtl_verilog.do PAUSED at line 15
vsim work.TopModule
# vsim work.TopModule 
# Start time: 18:07:18 on Mar 05,2021
# Loading work.TopModule
# Loading work.Debouncing
# Loading work.DivF
# Loading work.PeriodCounter
# ** Warning: (vsim-3015) [PCDPC] - Port size (14) does not match connection size (4) for port 'oCycles'. The port definition is at: D:/Quartus/intelFPGA_lite/p4/PeriodCounter.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /TopModule/TCounter File: D:/Quartus/intelFPGA_lite/p4/TopModule.v Line: 33
add wave -position end  sim:/TopModule/iClk
add wave -position end  sim:/TopModule/iSignal
add wave -position end  sim:/TopModule/iRst
add wave -position end  sim:/TopModule/oUnidades
force -freeze sim:/TopModule/iClk 1 0, 0 {50 ps} -r 100
force -freeze sim:/TopModule/iSignal 1 0, 0 {150 ps} -r 300
force -freeze sim:/TopModule/iRst 1 0
run
run
run
run
run
# End time: 18:08:31 on Mar 05,2021, Elapsed time: 0:01:13
# Errors: 1, Warnings: 1
