{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 33,
   "id": "57b4ad23",
   "metadata": {},
   "outputs": [],
   "source": [
    "from pdfminer.pdfparser import PDFParser\n",
    "from pdfminer.pdfdocument import PDFDocument\n",
    "from pdfminer.pdfpage import PDFPage\n",
    "from pdfminer.pdfpage import PDFTextExtractionNotAllowed\n",
    "from pdfminer.pdfinterp import PDFResourceManager\n",
    "from pdfminer.pdfinterp import PDFPageInterpreter\n",
    "from pdfminer.pdfdevice import PDFDevice\n",
    "from pdfminer.layout import LAParams\n",
    "from pdfminer.converter import PDFPageAggregator\n",
    "from pdfminer.layout import LTTextBoxHorizontal as LTTBH\n",
    "import re\n",
    "import os\n",
    "import pandas as pd"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 63,
   "id": "188d45a4",
   "metadata": {},
   "outputs": [],
   "source": [
    "pdf = 'E:/proj_Enoch/leaps_local/sch_ll/mini_receiverii_v_09a.pdf'"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 64,
   "id": "6a3f57ba",
   "metadata": {},
   "outputs": [],
   "source": [
    "password = ''\n",
    "\n",
    "#打开pdf文件\n",
    "fp = open(pdf,'rb')\n",
    "\n",
    "#从文件句柄创建一个pdf解析对象\n",
    "parser = PDFParser(fp)\n",
    "\n",
    "#创建pdf文档对象，存储文档结构\n",
    "document = PDFDocument(parser,password)\n",
    "\n",
    "#创建一个pdf资源管理对象，存储共享资源\n",
    "rsrcmgr = PDFResourceManager()\n",
    "\n",
    "laparams = LAParams()\n",
    "\n",
    "#创建一个device对象\n",
    "device = PDFPageAggregator(rsrcmgr, laparams=laparams)\n",
    "\n",
    "#创建一个解释对象\n",
    "interpreter = PDFPageInterpreter(rsrcmgr, device)\n",
    "\n",
    "res = []\n",
    "#处理包含在文档中的每一页\n",
    "for page in PDFPage.create_pages(document):\n",
    "    interpreter.process_page(page)\n",
    "    layout = device.get_result()\n",
    "    res.append(layout)\n",
    "fp.close()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 65,
   "id": "bb386e03",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "5"
      ]
     },
     "execution_count": 65,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "len(res)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 69,
   "id": "f2938059",
   "metadata": {},
   "outputs": [],
   "source": [
    "m1 = re.compile(r'[A-Z]\\d+$')\n",
    "raw = []\n",
    "gps = []\n",
    "pins = []\n",
    "pin_sdram = []\n",
    "for x in res[1]:\n",
    "    #print(type(x))\n",
    "    if type(x) == LTTBH:\n",
    "        raw.append([e for e in x.get_text().split('\\n') if e])\n",
    "        tx = [e for e in x.get_text().split('\\n') if e and len(e.split(' ')) == 1]\n",
    "        #z = m1.findall(tx)\n",
    "        if tx:\n",
    "            gps.append(tx)\n",
    "        #if 'RAM_' in x.get_text():\n",
    "        #    pins.append(x.get_text())\n",
    "    #print(x,type(x))\n",
    "for gp in gps:\n",
    "    sd = []\n",
    "    for x in gp:\n",
    "        if 'RAM_' in x:\n",
    "            sd.append(x)\n",
    "    if sd:\n",
    "        pin_sdram.append(sd)\n",
    "\n",
    "for gp in gps:\n",
    "    for x in gp:\n",
    "        if m1.match(x):\n",
    "            pins.append(gp)\n",
    "            break"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 67,
   "id": "46944e0c",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "1"
      ]
     },
     "execution_count": 67,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "len('K13'.split(' '))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "30ef02d4",
   "metadata": {},
   "outputs": [],
   "source": [
    "[for e in raw if len(e.split(' ')) == 1]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 70,
   "id": "c1735d76",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "[['RAMA0_150M',\n",
       "  'RAMA1_150M',\n",
       "  'RAMA2_150M',\n",
       "  'RAMA3_150M',\n",
       "  'RAMA4_150M',\n",
       "  'RAMA5_150M',\n",
       "  'RAMA6_150M',\n",
       "  'RAMA7_150M',\n",
       "  'RAMA8_150M',\n",
       "  'RAMA9_150M',\n",
       "  'RAMA10_150M'],\n",
       " ['RAM_BA0_150M', 'RAM_BA1_150M'],\n",
       " ['RAM_CSN_150M', 'RAM_RASN_150M', 'RAM_CASN_150M', 'RAM_WEN_150M'],\n",
       " ['RAMDM0_150M'],\n",
       " ['RAMDM1_150M'],\n",
       " ['RAMCKE_150M'],\n",
       " ['25', '26', '27', '60', '61', '62', '63', '64', '65', '66', '24'],\n",
       " ['22', '23'],\n",
       " ['20', '19', '18', '17'],\n",
       " ['U3', 'A0', 'A1', 'A2', 'A3', 'A4', 'A5', 'A6', 'A7', 'A8', 'A9', 'A10/AP'],\n",
       " ['BA0', 'BA1'],\n",
       " ['CS', 'RAS', 'CAS', 'WE'],\n",
       " ['16', 'DQM0', '71', '28 DQM1', 'DQM2', '59', 'DQM3'],\n",
       " ['DQ0',\n",
       "  'DQ1',\n",
       "  'DQ2',\n",
       "  'DQ3',\n",
       "  'DQ4',\n",
       "  'DQ5',\n",
       "  'DQ6',\n",
       "  'DQ7',\n",
       "  'DQ8',\n",
       "  'DQ9',\n",
       "  'DQ10',\n",
       "  'DQ11',\n",
       "  'DQ12',\n",
       "  'DQ13',\n",
       "  'DQ14',\n",
       "  'DQ15',\n",
       "  'DQ16',\n",
       "  'DQ17',\n",
       "  'DQ18',\n",
       "  'DQ19',\n",
       "  'DQ20',\n",
       "  'DQ21',\n",
       "  'DQ22',\n",
       "  'DQ23',\n",
       "  'DQ24',\n",
       "  'DQ25',\n",
       "  'DQ26',\n",
       "  'DQ27',\n",
       "  'DQ28',\n",
       "  'DQ29',\n",
       "  'DQ30',\n",
       "  'DQ31'],\n",
       " ['VDD', 'VDD', 'VDD', 'VDD'],\n",
       " ['2',\n",
       "  '4',\n",
       "  '5',\n",
       "  '7',\n",
       "  '8',\n",
       "  '10',\n",
       "  '11',\n",
       "  '13',\n",
       "  '74',\n",
       "  '76',\n",
       "  '77',\n",
       "  '79',\n",
       "  '80',\n",
       "  '82',\n",
       "  '83',\n",
       "  '85',\n",
       "  '31',\n",
       "  '33',\n",
       "  '34',\n",
       "  '36',\n",
       "  '37',\n",
       "  '39',\n",
       "  '40',\n",
       "  '42',\n",
       "  '45',\n",
       "  '47',\n",
       "  '48',\n",
       "  '50',\n",
       "  '51',\n",
       "  '53',\n",
       "  '54',\n",
       "  '56'],\n",
       " ['1', '15', '29', '43'],\n",
       " ['3', '9', '35', '41', '49', '55', '75', '81'],\n",
       " ['RAMD0_150M',\n",
       "  'RAMD1_150M',\n",
       "  'RAMD2_150M',\n",
       "  'RAMD3_150M',\n",
       "  'RAMD4_150M',\n",
       "  'RAMD5_150M',\n",
       "  'RAMD6_150M',\n",
       "  'RAMD7_150M',\n",
       "  'RAMD8_150M',\n",
       "  'RAMD9_150M',\n",
       "  'RAMD10_150M',\n",
       "  'RAMD11_150M',\n",
       "  'RAMD12_150M',\n",
       "  'RAMD13_150M',\n",
       "  'RAMD14_150M',\n",
       "  'RAMD15_150M',\n",
       "  'RAMD16_150M',\n",
       "  'RAMD17_150M',\n",
       "  'RAMD18_150M',\n",
       "  'RAMD19_150M',\n",
       "  'RAMD20_150M',\n",
       "  'RAMD21_150M',\n",
       "  'RAMD22_150M',\n",
       "  'RAMD23_150M',\n",
       "  'RAMD24_150M',\n",
       "  'RAMD25_150M',\n",
       "  'RAMD26_150M',\n",
       "  'RAMD27_150M',\n",
       "  'RAMD28_150M',\n",
       "  'RAMD29_150M',\n",
       "  'RAMD30_150M',\n",
       "  'RAMD31_150M'],\n",
       " ['VCC3.3'],\n",
       " ['PC21', '0.01', 'PC22', '0.1', 'PC23', '0.1', 'PC24', '0.1'],\n",
       " ['C19'],\n",
       " ['22/6.3'],\n",
       " ['R66'],\n",
       " ['47'],\n",
       " ['R65', '47'],\n",
       " ['SDCK_150M'],\n",
       " ['RAMD7_150M',\n",
       "  'RAMD5_150M',\n",
       "  'RAMD0_150M',\n",
       "  'RAMD1_150M',\n",
       "  'RAMD13_150M',\n",
       "  'RAMD14_150M',\n",
       "  'RAMD2_150M',\n",
       "  'RAMD4_150M',\n",
       "  'RAMD10_150M',\n",
       "  'RAMD15_150M',\n",
       "  'RAMD3_150M',\n",
       "  'RAMD6_150M'],\n",
       " ['RAMA9_150M',\n",
       "  'RAMA8_150M',\n",
       "  'RAMDM0_150M',\n",
       "  'RAM_WEN_150M',\n",
       "  'RAMD12_150M',\n",
       "  'RAMD11_150M',\n",
       "  'RAMD8_150M',\n",
       "  'RAMD9_150M'],\n",
       " ['RAM_CASN_150M',\n",
       "  'RAMCKE_150M',\n",
       "  'RAMA7_150M',\n",
       "  'RAM_BA1_150M',\n",
       "  'RAM_BA0_150M',\n",
       "  'RAMA0_150M',\n",
       "  'RAMA10_150M',\n",
       "  'RAMA2_150M',\n",
       "  'RAMA1_150M'],\n",
       " ['RAMD28_150M'],\n",
       " ['RAMDM1_150M'],\n",
       " ['RAMD17_150M',\n",
       "  'RAMD16_150M',\n",
       "  'RAMD19_150M',\n",
       "  'RAMD18_150M',\n",
       "  'RAMD26_150M',\n",
       "  'RAMD27_150M',\n",
       "  'RAMD22_150M',\n",
       "  'RAMD20_150M',\n",
       "  'RAMD23_150M',\n",
       "  'RAMD21_150M',\n",
       "  'RAMD24_150M',\n",
       "  'RAMD25_150M',\n",
       "  'RAMD30_150M',\n",
       "  'RAMD29_150M'],\n",
       " ['RAMA3_150M'],\n",
       " ['RAMD31_150M'],\n",
       " ['RAMA6_150M'],\n",
       " ['RAMA5_150M', 'RAMA4_150M', 'RAM_CSN_150M', 'RAM_RASN_150M'],\n",
       " ['F15',\n",
       "  'F16',\n",
       "  'C17',\n",
       "  'C18',\n",
       "  'F14',\n",
       "  'G14',\n",
       "  'D17',\n",
       "  'D18',\n",
       "  'H12',\n",
       "  'G13',\n",
       "  'E16',\n",
       "  'E18',\n",
       "  'K12',\n",
       "  'K13',\n",
       "  'F17',\n",
       "  'F18',\n",
       "  'H13',\n",
       "  'H14',\n",
       "  'H15',\n",
       "  'H16',\n",
       "  'G16',\n",
       "  'G18',\n",
       "  'J13',\n",
       "  'K14',\n",
       "  'J16',\n",
       "  'J18',\n",
       "  'K17',\n",
       "  'K18',\n",
       "  'L17',\n",
       "  'L18',\n",
       "  'M16',\n",
       "  'M18',\n",
       "  'N17',\n",
       "  'N18',\n",
       "  'P17',\n",
       "  'P18',\n",
       "  'N15',\n",
       "  'N16',\n",
       "  'T17',\n",
       "  'T18',\n",
       "  'U17',\n",
       "  'U18',\n",
       "  'M14',\n",
       "  'N14',\n",
       "  'L14',\n",
       "  'M13'],\n",
       " ['L12', 'L13', 'K15', 'K16', 'L15', 'L16', 'H17', 'H18'],\n",
       " ['CKE'],\n",
       " ['CLK'],\n",
       " ['NC', 'NC', 'NC', 'NC', 'NC', 'NC', 'NC'],\n",
       " ['VSS', 'VSS', 'VSS', 'VSS'],\n",
       " ['67'],\n",
       " ['68'],\n",
       " ['14', '21', '30', '57', '69', '70', '73'],\n",
       " ['44', '58', '72', '86'],\n",
       " ['6', '12', '32', '38', '46', '52', '78', '84'],\n",
       " ['VSSQ',\n",
       "  'VDDQ',\n",
       "  'VSSQ',\n",
       "  'VDDQ',\n",
       "  'VSSQ',\n",
       "  'VDDQ',\n",
       "  'VSSQ',\n",
       "  'VDDQ',\n",
       "  'VSSQ',\n",
       "  'VDDQ',\n",
       "  'VSSQ',\n",
       "  'VDDQ',\n",
       "  'VSSQ',\n",
       "  'VDDQ',\n",
       "  'VSSQ',\n",
       "  'VDDQ',\n",
       "  'M12L64322A-7T'],\n",
       " ['U4A'],\n",
       " ['IO_1P/A25_1',\n",
       "  'IO_1N/A24/VREF_1',\n",
       "  'IO_29P/A23/M1A13_1',\n",
       "  'IO_29N/A22/M1A14_1',\n",
       "  'IO_30P/A21/M1RESET_1',\n",
       "  'IO_30N/A20/M1A11_1',\n",
       "  'IO_31P/A19/M1CKE_1',\n",
       "  'IO_31N/A18/M1A12_1',\n",
       "  'IO_32P/A17/M1A8_1',\n",
       "  'IO_32N/A16/M1A9_1',\n",
       "  'IO_33P/A15/M1A10_1',\n",
       "  'IO_33N/A14/M1A4_1',\n",
       "  'IO_34P/A13/M1WE_1',\n",
       "  'IO_34N/A12/M1BA2_1',\n",
       "  'IO_35P/A11/M1A7_1',\n",
       "  'IO_35N/A10/M1A2_1',\n",
       "  'IO_36P/A9/M1BA0_1',\n",
       "  'IO_36N/A8/M1BA1_1',\n",
       "  'IO_37P/A7/M1A0_1',\n",
       "  'IO_37N/A6/M1A1_1',\n",
       "  'IO_38P/A5/M1CLK_1',\n",
       "  'IO_38N/A4/M1CLKN_1',\n",
       "  'IO_39P/M1A3_1',\n",
       "  'IO_39N/M1ODT_1',\n",
       "  'IO_44P/A3/M1DQ6_1',\n",
       "  'IO_44N/A2/M1DQ7_1',\n",
       "  'IO_45P/A1/M1LDQS_1',\n",
       "  'IO_45N/A0/M1LDQSN_1',\n",
       "  'IO_46P/FCS_B/M1DQ2_1',\n",
       "  'IO_46N/FOE_B/M1DQ3_1',\n",
       "  'IO_47P/FWE_B/M1DQ0_1',\n",
       "  'IO_47N/LDC/M1DQ1_1',\n",
       "  'IO_48P/HDC/M1DQ8_1',\n",
       "  'IO_48N/M1DQ9_1',\n",
       "  'IO_49P/M1DQ10_1',\n",
       "  'IO_49N/M1DQ11_1',\n",
       "  'IO_50P/M1UDQS_1',\n",
       "  'IO_50N/M1UDQSN_1',\n",
       "  'IO_51P/M1DQ12_1',\n",
       "  'IO_51N/M1DQ13_1',\n",
       "  'IO_52P/M1DQ14_1',\n",
       "  'IO_52N/M1DQ15_1',\n",
       "  'IO_53P_1',\n",
       "  'IO_53N/VREF_1',\n",
       "  'IO_61P_1',\n",
       "  'IO_61N_1'],\n",
       " ['IO_1P_3',\n",
       "  'IO_1N/VREF_3',\n",
       "  'IO_2P_3',\n",
       "  'IO_2N_3',\n",
       "  'IO_31P_3',\n",
       "  'IO_31N/VREF_3',\n",
       "  'IO_32P/M3DQ14_3',\n",
       "  'IO_32N/M3DQ15_3',\n",
       "  'IO_33P/M3DQ12_3',\n",
       "  'IO_33N/M3DQ13_3',\n",
       "  'IO_34P/M3UDQS_3',\n",
       "  'IO_34N/M3UDQSN_3',\n",
       "  'IO_35P/M3DQ10_3',\n",
       "  'IO_35N/M3DQ11_3',\n",
       "  'IO_36P/M3DQ8_3',\n",
       "  'IO_36N/M3DQ9_3',\n",
       "  'IO_37P/M3DQ0_3',\n",
       "  'IO_37N/M3DQ1_3',\n",
       "  'IO_38P/M3DQ2_3',\n",
       "  'IO_38N/M3DQ3_3',\n",
       "  'IO_39P/M3LDQS_3',\n",
       "  'IO_39N/M3LDQSN_3',\n",
       "  'IO_40P/M3DQ6_3',\n",
       "  'IO_40N/M3DQ7_3',\n",
       "  'IO_45P/M3A3_3',\n",
       "  'IO_45N/M3ODT_3',\n",
       "  'IO_46P/M3CLK_3',\n",
       "  'IO_46N/M3CLKN_3',\n",
       "  'IO_47P/M3A0_3',\n",
       "  'IO_47N/M3A1_3',\n",
       "  'IO_48P/M3BA0_3',\n",
       "  'IO_48N/M3BA1_3',\n",
       "  'IO_49P/M3A7_3',\n",
       "  'IO_49N/M3A2_3',\n",
       "  'IO_50P/M3WE_3',\n",
       "  'IO_50N/M3BA2_3',\n",
       "  'IO_51P/M3A10_3',\n",
       "  'IO_51N/M3A4_3',\n",
       "  'IO_52P/M3A8_3',\n",
       "  'IO_52N/M3A9_3',\n",
       "  'IO_53P/M3CKE_3',\n",
       "  'IO_53N/M3A12_3',\n",
       "  'IO_54P/M3RESET_3',\n",
       "  'IO_54N/M3A11_3',\n",
       "  'IO_55P/M3A13_3',\n",
       "  'IO_55N/M3A14_3',\n",
       "  'IO_83P_3',\n",
       "  'IO_83N/VREF_3'],\n",
       " ['VCC3.3'],\n",
       " ['R51'],\n",
       " ['47K'],\n",
       " ['R52'],\n",
       " ['47K'],\n",
       " ['RXD0B_250M 1'],\n",
       " ['CN2_CTRL'],\n",
       " ['5'],\n",
       " ['CN2_C 5', '5', 'CN2_A', '5', 'CN2_B'],\n",
       " ['LED1_A 1'],\n",
       " ['5'],\n",
       " ['CN2_LAT', 'RXDVB_250M 1', 'RXD2B_250M 1', 'RXD1B_250M 1', 'RXD3B_250M 1'],\n",
       " ['TX_ENB_250M 1',\n",
       "  'GTX_CLKB_125M 1',\n",
       "  'TXD0B_250M 1',\n",
       "  'TXD1B_250M 1',\n",
       "  'TXD2B_250M 1'],\n",
       " ['TXD3B_250M 1'],\n",
       " ['RXD0A_250M 1'],\n",
       " ['LED1_B 1'],\n",
       " ['RXD3A_250M 1', 'RXDVA_250M 1'],\n",
       " ['TX_ENA_250M 1'],\n",
       " ['GTX_CLKA_125M 1'],\n",
       " ['TXD1A_250M 1', 'TXD0A_250M 1'],\n",
       " ['TXD3A_250M 1', 'TXD2A_250M 1'],\n",
       " ['R54', 'R53', 'R55', 'R56', 'R57'],\n",
       " ['22', '22', '22', '22', '22'],\n",
       " ['R58'],\n",
       " ['22'],\n",
       " ['R59'],\n",
       " ['R60'],\n",
       " ['R61', 'R62'],\n",
       " ['R63', 'R64'],\n",
       " ['22'],\n",
       " ['22'],\n",
       " ['22', '22'],\n",
       " ['22', '22'],\n",
       " ['RXD1A_250M 1', 'RXD2A_250M 1'],\n",
       " ['RX_CLKB125M 1'],\n",
       " ['RX_CLKA125M 1'],\n",
       " ['#CLK25M 1'],\n",
       " ['N4',\n",
       "  'N3',\n",
       "  'P4',\n",
       "  'P3',\n",
       "  'L6',\n",
       "  'M5',\n",
       "  'U2',\n",
       "  'U1',\n",
       "  'T2',\n",
       "  'T1',\n",
       "  'P2',\n",
       "  'P1',\n",
       "  'N2',\n",
       "  'N1',\n",
       "  'M3',\n",
       "  'M1',\n",
       "  'L2',\n",
       "  'L1',\n",
       "  'K2',\n",
       "  'K1',\n",
       "  'L4',\n",
       "  'L3',\n",
       "  'J3',\n",
       "  'J1',\n",
       "  'L7',\n",
       "  'K6',\n",
       "  'G3',\n",
       "  'G1',\n",
       "  'J7',\n",
       "  'J6',\n",
       "  'F2',\n",
       "  'F1',\n",
       "  'H6',\n",
       "  'H5',\n",
       "  'E3',\n",
       "  'E1',\n",
       "  'F4',\n",
       "  'F3',\n",
       "  'D2',\n",
       "  'D1',\n",
       "  'H7',\n",
       "  'G6',\n",
       "  'E4',\n",
       "  'D3',\n",
       "  'F6',\n",
       "  'F5',\n",
       "  'C2',\n",
       "  'C1'],\n",
       " ['H2', 'H1', 'K4', 'K3', 'L5', 'K5', 'H4', 'H3'],\n",
       " ['CN1_R17'],\n",
       " ['CN1_B18'],\n",
       " ['CN1_B17'],\n",
       " ['CN1_R18', 'CN1_G19'],\n",
       " ['CN1_R20', 'CN1_R19', 'CN1_G20'],\n",
       " ['CN1_B19', 'CN1_B20', 'CN1_R24'],\n",
       " ['CN1_G22', 'CN1_B22'],\n",
       " ['CN1_R22', 'CN1_R21', 'CN1_R23', 'CN1_B24', 'CN1_B21', 'CN1_G23'],\n",
       " ['CN1_G17'],\n",
       " ['CN1_G18', 'CN1_G21'],\n",
       " ['CN2_DCLK2'],\n",
       " ['5'],\n",
       " ['CN2_DCLK'],\n",
       " ['5'],\n",
       " ['30MHz operation signal'],\n",
       " ['CN1_R[17..32]'],\n",
       " ['CN1_G[17..32]'],\n",
       " ['CN1_B[17..32]'],\n",
       " ['3,5'],\n",
       " ['3,5'],\n",
       " ['3,5'],\n",
       " ['IO_40P/GCLK11/M1A5_1',\n",
       "  'IO_40N/GCLK10/M1A6_1',\n",
       "  'IO_41P/GCLK9/IRDY1/M1RASN_1',\n",
       "  'IO_41N/GCLK8/M1CASN_1',\n",
       "  'IO_42P/GCLK7/M1UDM_1',\n",
       "  'IO_42N/GCLK6/TRDY1/M1LDM_1',\n",
       "  'IO_43P/GCLK5/M1DQ4_1',\n",
       "  'IO_43N/GCLK4/M1DQ5_1'],\n",
       " ['IO_41P/GCLK27/M3DQ4_3',\n",
       "  'IO_41N/GCLK26/M3DQ5_3',\n",
       "  'IO_42P/GCLK25/TRDY2/M3UDM_3',\n",
       "  'IO_42N/GCLK24/M3LDM_3',\n",
       "  'IO_43P/GCLK23/M3RASN_3',\n",
       "  'IO_43N/GCLK22/IRDY2/M3CASN_3',\n",
       "  'IO_44P/GCLK21/M3A5_3',\n",
       "  'IO_44N/GCLK20/M3A6_3'],\n",
       " ['XC6SLX25-2CSG324'],\n",
       " ['R51 - 66 , PC21 - 24', 'U3 - 4 , C19'],\n",
       " ['4'],\n",
       " ['3'],\n",
       " ['2'],\n",
       " ['1'],\n",
       " ['HISTORY', 'PWB No.'],\n",
       " ['Title', 'Title', 'Title'],\n",
       " ['DATE'],\n",
       " ['REVISION'],\n",
       " ['PN00085', 'PN00085', 'PN00085'],\n",
       " ['Size', 'Size', 'Size'],\n",
       " ['Document Number', 'Document Number', 'Document Number'],\n",
       " ['Mini Receiver BD N2g V1.0',\n",
       "  'Mini Receiver BD N2g V1.0',\n",
       "  'Mini Receiver BD N2g V1.0'],\n",
       " ['SIGN'],\n",
       " ['Rev', 'Rev', 'Rev'],\n",
       " ['P.T.I Co., Ltd.'],\n",
       " ['Date:', 'Date:', 'Date:'],\n",
       " ['P125-3C0001-02', 'P125-3C0001-02', 'P125-3C0001-02'],\n",
       " ['Friday, March 23, 2018',\n",
       "  'Friday, March 23, 2018',\n",
       "  'Friday, March 23, 2018'],\n",
       " ['Sheet', 'Sheet', 'Sheet'],\n",
       " ['2', '2', '2'],\n",
       " ['of', 'of', 'of'],\n",
       " ['5', '5', '5']]"
      ]
     },
     "execution_count": 70,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "raw"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 60,
   "id": "061cc87b",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "data": {
      "text/plain": [
       "[['G7',\n",
       "  'H11',\n",
       "  'H9',\n",
       "  'J10',\n",
       "  'J8',\n",
       "  'K11',\n",
       "  'K9',\n",
       "  'L10',\n",
       "  'L8',\n",
       "  'M12',\n",
       "  'M7',\n",
       "  'E17',\n",
       "  'G15',\n",
       "  'J14',\n",
       "  'J17',\n",
       "  'M15',\n",
       "  'R17',\n",
       "  'P9',\n",
       "  'R12',\n",
       "  'U14',\n",
       "  'R6',\n",
       "  'U4',\n",
       "  'U9',\n",
       "  'J5',\n",
       "  'M4',\n",
       "  'R2',\n",
       "  'E2',\n",
       "  'G4',\n",
       "  'J2',\n",
       "  'B10',\n",
       "  'B5',\n",
       "  'D7',\n",
       "  'B15',\n",
       "  'D13',\n",
       "  'E10',\n",
       "  'B1',\n",
       "  'B17',\n",
       "  'E14',\n",
       "  'E5',\n",
       "  'E9',\n",
       "  'G10',\n",
       "  'J12',\n",
       "  'K7',\n",
       "  'M9',\n",
       "  'P10',\n",
       "  'P14',\n",
       "  'P5'],\n",
       " ['A1',\n",
       "  'A18',\n",
       "  'B13',\n",
       "  'B7',\n",
       "  'C16',\n",
       "  'C3',\n",
       "  'D10',\n",
       "  'D5',\n",
       "  'E15',\n",
       "  'G12',\n",
       "  'G17',\n",
       "  'G2',\n",
       "  'G5',\n",
       "  'H10',\n",
       "  'H8',\n",
       "  'J11',\n",
       "  'J15',\n",
       "  'J4',\n",
       "  'J9',\n",
       "  'K10',\n",
       "  'K8',\n",
       "  'L11',\n",
       "  'L9',\n",
       "  'M17',\n",
       "  'M2',\n",
       "  'M6',\n",
       "  'N13',\n",
       "  'R1',\n",
       "  'R14',\n",
       "  'R18',\n",
       "  'R4',\n",
       "  'R9',\n",
       "  'T16',\n",
       "  'U12',\n",
       "  'U6',\n",
       "  'V1',\n",
       "  'V18'],\n",
       " ['D17',\n",
       "  'D18',\n",
       "  'H12',\n",
       "  'G13',\n",
       "  'E16',\n",
       "  'E18',\n",
       "  'K12',\n",
       "  'K13',\n",
       "  'F17',\n",
       "  'F18',\n",
       "  'H13',\n",
       "  'H14',\n",
       "  'H15',\n",
       "  'H16',\n",
       "  'K15',\n",
       "  'K16'],\n",
       " ['H17',\n",
       "  'H18',\n",
       "  'J16',\n",
       "  'J18',\n",
       "  'L17',\n",
       "  'L18',\n",
       "  'K17',\n",
       "  'K18',\n",
       "  'N15',\n",
       "  'N16',\n",
       "  'M16',\n",
       "  'M18'],\n",
       " ['L15', 'L16'],\n",
       " ['G16',\n",
       "  'G18',\n",
       "  'J13',\n",
       "  'K14',\n",
       "  'L12',\n",
       "  'L13',\n",
       "  'F15',\n",
       "  'F16',\n",
       "  'C17',\n",
       "  'C18',\n",
       "  'F14',\n",
       "  'G14'],\n",
       " ['N17',\n",
       "  'N18',\n",
       "  'P17',\n",
       "  'P18',\n",
       "  'U17',\n",
       "  'U18',\n",
       "  'T17',\n",
       "  'T18',\n",
       "  'M14',\n",
       "  'N14',\n",
       "  'L14',\n",
       "  'M13',\n",
       "  'P15',\n",
       "  'P16'],\n",
       " ['R16'],\n",
       " ['R1', 'R2'],\n",
       " ['U2'],\n",
       " ['A0',\n",
       "  'A1',\n",
       "  'A2',\n",
       "  'A3',\n",
       "  'A4',\n",
       "  'A5',\n",
       "  'A6',\n",
       "  'A7',\n",
       "  'A8',\n",
       "  'A9',\n",
       "  'A10',\n",
       "  'BA0',\n",
       "  'BA1',\n",
       "  'CS',\n",
       "  'RAS',\n",
       "  'CAS',\n",
       "  'WE',\n",
       "  'DQM0',\n",
       "  'DQM1',\n",
       "  'DQM2',\n",
       "  'DQM3',\n",
       "  'CKE',\n",
       "  'CLK',\n",
       "  'NC',\n",
       "  'NC',\n",
       "  'NC',\n",
       "  'NC',\n",
       "  'NC',\n",
       "  'NC',\n",
       "  'NC',\n",
       "  'VSS',\n",
       "  'VSS',\n",
       "  'VSS',\n",
       "  'VSS',\n",
       "  'VSSQ',\n",
       "  'VSSQ',\n",
       "  'VSSQ',\n",
       "  'VSSQ',\n",
       "  'VSSQ',\n",
       "  'VSSQ',\n",
       "  'VSSQ',\n",
       "  'VSSQ']]"
      ]
     },
     "execution_count": 60,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "pins"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 61,
   "id": "d6d91731",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "[['RAM_D2_150M',\n",
       "  'RAM_D4_150M',\n",
       "  'RAM_D10_150M',\n",
       "  'RAM_D15_150M',\n",
       "  'RAM_D3_150M',\n",
       "  'RAM_D6_150M',\n",
       "  'RAM_A9_150M',\n",
       "  'RAM_A8_150M',\n",
       "  'RAM_DQM0_150M',\n",
       "  'RAM_WEN_150M',\n",
       "  'RAM_D12_150M',\n",
       "  'RAM_D11_150M',\n",
       "  'RAM_D8_150M',\n",
       "  'RAM_D9_150M'],\n",
       " ['RAM_CLK_150M', 'RAM_A6_150M'],\n",
       " ['RAM_CSN_150M',\n",
       "  'RAM_RASN_150M',\n",
       "  'RAM_BA1_150M',\n",
       "  'RAM_BA0_150M',\n",
       "  'RAM_A2_150M',\n",
       "  'RAM_A1_150M',\n",
       "  'RAM_A0_150M',\n",
       "  'RAM_A10_150M',\n",
       "  'RAM_D26_150M',\n",
       "  'RAM_D27_150M',\n",
       "  'RAM_D28_150M',\n",
       "  'RAM_DQM1_150M'],\n",
       " ['RAM_CLK_150M', 'RAM_A4_150M'],\n",
       " ['RAM_A5_150M',\n",
       "  'RAM_CASN_150M',\n",
       "  'RAM_CKE_150M',\n",
       "  'RAM_A7_150M',\n",
       "  'RAM_A3_150M',\n",
       "  'RAM_D31_150M',\n",
       "  'RAM_D7_150M',\n",
       "  'RAM_D5_150M',\n",
       "  'RAM_D0_150M',\n",
       "  'RAM_D1_150M',\n",
       "  'RAM_D13_150M',\n",
       "  'RAM_D14_150M'],\n",
       " ['RAM_D17_150M',\n",
       "  'RAM_D16_150M',\n",
       "  'RAM_D19_150M',\n",
       "  'RAM_D18_150M',\n",
       "  'RAM_D23_150M',\n",
       "  'RAM_D21_150M',\n",
       "  'RAM_D22_150M',\n",
       "  'RAM_D20_150M',\n",
       "  'RAM_D24_150M',\n",
       "  'RAM_D25_150M',\n",
       "  'RAM_D30_150M',\n",
       "  'RAM_D29_150M',\n",
       "  'RAM_DQM2_150M',\n",
       "  'RAM_DQM3_150M'],\n",
       " ['RAM_A0_150M',\n",
       "  'RAM_A1_150M',\n",
       "  'RAM_A2_150M',\n",
       "  'RAM_A3_150M',\n",
       "  'RAM_A4_150M',\n",
       "  'RAM_A5_150M',\n",
       "  'RAM_A6_150M',\n",
       "  'RAM_A7_150M',\n",
       "  'RAM_A8_150M',\n",
       "  'RAM_A9_150M',\n",
       "  'RAM_A10_150M',\n",
       "  'RAM_BA0_150M',\n",
       "  'RAM_BA1_150M',\n",
       "  'RAM_CSN_150M',\n",
       "  'RAM_RASN_150M',\n",
       "  'RAM_CASN_150M',\n",
       "  'RAM_WEN_150M',\n",
       "  'RAM_DQM0_150M',\n",
       "  'RAM_DQM1_150M',\n",
       "  'RAM_DQM2_150M',\n",
       "  'RAM_DQM3_150M',\n",
       "  'RAM_CKE_150M'],\n",
       " ['RAM_CLK_150M'],\n",
       " ['RAM_D0_150M',\n",
       "  'RAM_D1_150M',\n",
       "  'RAM_D2_150M',\n",
       "  'RAM_D3_150M',\n",
       "  'RAM_D4_150M',\n",
       "  'RAM_D5_150M',\n",
       "  'RAM_D6_150M',\n",
       "  'RAM_D7_150M',\n",
       "  'RAM_D8_150M',\n",
       "  'RAM_D9_150M',\n",
       "  'RAM_D10_150M',\n",
       "  'RAM_D11_150M',\n",
       "  'RAM_D12_150M',\n",
       "  'RAM_D13_150M',\n",
       "  'RAM_D14_150M',\n",
       "  'RAM_D15_150M',\n",
       "  'RAM_D16_150M',\n",
       "  'RAM_D17_150M',\n",
       "  'RAM_D18_150M',\n",
       "  'RAM_D19_150M',\n",
       "  'RAM_D20_150M',\n",
       "  'RAM_D21_150M',\n",
       "  'RAM_D22_150M',\n",
       "  'RAM_D23_150M',\n",
       "  'RAM_D24_150M',\n",
       "  'RAM_D25_150M',\n",
       "  'RAM_D26_150M',\n",
       "  'RAM_D27_150M',\n",
       "  'RAM_D28_150M',\n",
       "  'RAM_D29_150M',\n",
       "  'RAM_D30_150M',\n",
       "  'RAM_D31_150M'],\n",
       " ['RAM_CSN_150M',\n",
       "  'RAM_RASN_150M',\n",
       "  'RAM_CASN_150M',\n",
       "  'RAM_WEN_150M',\n",
       "  'RAM_DQM0_150M',\n",
       "  'RAM_DQM1_150M',\n",
       "  'RAM_DQM2_150M',\n",
       "  'RAM_DQM3_150M',\n",
       "  'RAM_CKE_150M']]"
      ]
     },
     "execution_count": 61,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "pin_sdram"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 62,
   "id": "b9b75da6",
   "metadata": {},
   "outputs": [],
   "source": [
    "lpins = [len(p) for p in pins]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 67,
   "id": "be8637ef",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Total:  14\n",
      "SDRAM_PIN:  ['RAM_D2_150M', 'RAM_D4_150M', 'RAM_D10_150M', 'RAM_D15_150M', 'RAM_D3_150M', 'RAM_D6_150M', 'RAM_A9_150M', 'RAM_A8_150M', 'RAM_DQM0_150M', 'RAM_WEN_150M', 'RAM_D12_150M', 'RAM_D11_150M', 'RAM_D8_150M', 'RAM_D9_150M']\n",
      "FPGA_PIN:  ['N17', 'N18', 'P17', 'P18', 'U17', 'U18', 'T17', 'T18', 'M14', 'N14', 'L14', 'M13', 'P15', 'P16']\n"
     ]
    }
   ],
   "source": [
    "for p in pins:\n",
    "    if len(pin_sdram[0]) == len(p):\n",
    "        print('Total: ',len(p))\n",
    "        print('SDRAM_PIN: ',pin_sdram[0])\n",
    "        print('FPGA_PIN: ',p)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "f4179bf9",
   "metadata": {},
   "outputs": [],
   "source": [
    "pin_txt = './pins/RCV2_NET - 20220801.txt'"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "ca47d005",
   "metadata": {},
   "outputs": [],
   "source": [
    "dat = None\n",
    "with open(pin_txt,'r') as f:\n",
    "    dat = f.read()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "e54fa08f",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "\"\\nNET STATUS REPORT -- RCV2 - 20220801.sch -- Tue Aug 16 09:09:12 2022\\n\\n#CLK25M      SOURCES = 1    LOADS = 0    UNDEFINED = 1   \\nU1-B.B9[S-2]       R34.2[U-3]         \\n--- Net has no defined loads.\\n\\n#CLK25MA     SOURCES = 0    LOADS = 1    UNDEFINED = 1   \\nU5.5[L-3]          R32.2[U-3]         \\n--- Net has no defined source.\\n\\n$$$10121     SOURCES = 1    LOADS = 0    UNDEFINED = 1   \\nU5.7[S-3]          R45.1[U-3]         \\n--- Net has no defined loads.\\n\\n$$$10131     SOURCES = 0    LOADS = 0    UNDEFINED = 2   \\nC37.1[U-3]         T2.7[P-3]          \\n--- Net has no defined source.--- Net has no defined loads.\\n\\n$$$10132     SOURCES = 0    LOADS = 0    UNDEFINED = 2   \\nC38.1[U-3]         T2.10[P-3]         \\n--- Net has no defined source.--- Net has no defined loads.\\n\\n$$$10133     SOURCES = 0    LOADS = 0    UNDEFINED = 2   \\nC35.1[U-3]         T2.1[P-3]          \\n--- Net has no defined source.--- Net has no defined loads.\\n\\n$$$10134     SOURCES = 0    LOADS = 0    UNDEFINED = 2   \\nC36.1[U-3]         T2.4[P-3]          \\n--- Net has no defined source.--- Net has no defined loads.\\n\\n$$$10135     SOURCES = 0    LOADS = 0    UNDEFINED = 2   \\nR44.2[U-3]         T2.15[P-3]         \\n--- Net has no defined source.--- Net has no defined loads.\\n\\n$$$10136     SOURCES = 0    LOADS = 0    UNDEFINED = 2   \\nR43.2[U-3]         T2.18[P-3]         \\n--- Net has no defined source.--- Net has no defined loads.\\n\\n$$$10137     SOURCES = 0    LOADS = 0    UNDEFINED = 2   \\nR42.2[U-3]         T2.21[P-3]         \\n--- Net has no defined source.--- Net has no defined loads.\\n\\n$$$10138     SOURCES = 0    LOADS = 0    UNDEFINED = 2   \\nR41.2[U-3]         T2.24[P-3]         \\n--- Net has no defined source.--- Net has no defined loads.\\n\\n$$$10139     SOURCES = 0    LOADS = 0    UNDEFINED = 5   \\nCC2.1[U-3]         R41.1[U-3]         R42.1[U-3]         R43.1[U-3]         \\nR44.1[U-3]         \\n--- Net has no defined source.--- Net has no defined loads.\\n\\n$$$12665     SOURCES = 1    LOADS = 0    UNDEFINED = 1   \\nX1.3[S-2]          R21.2[U-2]         \\n--- Net has no defined loads.\\n\\n$$$14698     SOURCES = 1    LOADS = 0    UNDEFINED = 1   \\nU4.23[S-3]         R34.1[U-3]         \\n--- Net has no defined loads.\\n\\n$$$14759     SOURCES = 1    LOADS = 0    UNDEFINED = 1   \\nU4.7[S-3]          R33.1[U-3]         \\n--- Net has no defined loads.\\n\\n$$$21723     SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.A4[B-2]       TP6.1[U-2]         \\n\\n\\n$$$21797     SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.F13[B-2]      TP4.1[U-2]         \\n\\n\\n$$$2195      SOURCES = 0    LOADS = 0    UNDEFINED = 2   \\nC23.1[U-3]         T1.7[P-3]          \\n--- Net has no defined source.--- Net has no defined loads.\\n\\n$$$2209      SOURCES = 0    LOADS = 0    UNDEFINED = 2   \\nC24.1[U-3]         T1.10[P-3]         \\n--- Net has no defined source.--- Net has no defined loads.\\n\\n$$$22111     SOURCES = 0    LOADS = 1    UNDEFINED = 1   \\nU3.7[L-2]          RD7.2[U-2]         \\n--- Net has no defined source.\\n\\n$$$2218      SOURCES = 0    LOADS = 0    UNDEFINED = 2   \\nC21.1[U-3]         T1.1[P-3]          \\n--- Net has no defined source.--- Net has no defined loads.\\n\\n$$$2219      SOURCES = 0    LOADS = 0    UNDEFINED = 2   \\nC22.1[U-3]         T1.4[P-3]          \\n--- Net has no defined source.--- Net has no defined loads.\\n\\n$$$2391      SOURCES = 0    LOADS = 0    UNDEFINED = 2   \\nR31.2[U-3]         T1.15[P-3]         \\n--- Net has no defined source.--- Net has no defined loads.\\n\\n$$$2437      SOURCES = 0    LOADS = 0    UNDEFINED = 2   \\nR30.2[U-3]         T1.18[P-3]         \\n--- Net has no defined source.--- Net has no defined loads.\\n\\n$$$24410     SOURCES = 0    LOADS = 0    UNDEFINED = 2   \\nJH1-B.A111[U-5]    TP8.1[U-5]         \\n--- Net has no defined source.--- Net has no defined loads.\\n\\n$$$2450      SOURCES = 0    LOADS = 0    UNDEFINED = 2   \\nR29.2[U-3]         T1.21[P-3]         \\n--- Net has no defined source.--- Net has no defined loads.\\n\\n$$$2451      SOURCES = 0    LOADS = 0    UNDEFINED = 2   \\nR28.2[U-3]         T1.24[P-3]         \\n--- Net has no defined source.--- Net has no defined loads.\\n\\n$$$24518     SOURCES = 0    LOADS = 0    UNDEFINED = 2   \\nJH1-A.108[U-5]     TP7.1[U-5]         \\n--- Net has no defined source.--- Net has no defined loads.\\n\\n$$$2477      SOURCES = 0    LOADS = 0    UNDEFINED = 5   \\nCC1.1[U-3]         R28.1[U-3]         R29.1[U-3]         R30.1[U-3]         \\nR31.1[U-3]         \\n--- Net has no defined source.--- Net has no defined loads.\\n\\n$$$25107     SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.U13[B-2]      TP2.1[U-2]         \\n\\n\\n$$$25110     SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.M11[B-2]      TP1.1[U-2]         \\n\\n\\n$$$28647     SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.D16[B-2]      R3.1[U-2]          \\n\\n\\n$$$28649     SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.B18[B-2]      R4.1[U-2]          \\n\\n\\n$$$28651     SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.A17[B-2]      R5.1[U-2]          \\n\\n\\n$$$28652     SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.D15[B-2]      R6.1[U-2]          \\n\\n\\n$$$29186     SOURCES = 1    LOADS = 1    UNDEFINED = 2   \\nX1.1[S-2]          X1.4[L-2]          CD13.1[U-2]        L1.2[U-2]          \\n\\n\\n\\n$$$29195     SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.G11[B-2]      TP5.1[U-2]         \\n\\n\\n$$$4188      SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.C2[B-2]       R16.1[U-2]         \\n\\n\\n$$$4227      SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.C1[B-2]       R15.1[U-2]         \\n\\n\\n$$$4248      SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.D2[B-2]       R14.1[U-2]         \\n\\n\\n$$$4249      SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.D1[B-2]       R13.1[U-2]         \\n\\n\\n$$$4381      SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.J3[B-2]       RL3-A.1[U-2]       \\n\\n\\n$$$5667      SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.K2[B-2]       RL3-C.5[U-2]       \\n\\n\\n$$$5668      SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.K1[B-2]       RL3-B.3[U-2]       \\n\\n\\n$$$5813      SOURCES = 1    LOADS = 0    UNDEFINED = 1   \\nU1-C.L2[S-2]       R11.2[U-2]         \\n--- Net has no defined loads.\\n\\n$$$5815      SOURCES = 1    LOADS = 0    UNDEFINED = 1   \\nU1-C.L1[S-2]       RL3-D.7[U-2]       \\n--- Net has no defined loads.\\n\\n$$$6127      SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.F1[B-2]       R18.1[U-2]         \\n\\n\\n$$$6193      SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.E1[B-2]       R17.1[U-2]         \\n\\n\\n$$$6906      SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.M1[B-2]       R12.1[U-2]         \\n\\n\\n$$$7205      SOURCES = 0    LOADS = 0    UNDEFINED = 2   \\nLD1.1[U-4]         RC4.2[U-4]         \\n--- Net has no defined source.--- Net has no defined loads.\\n\\n$$$7236      SOURCES = 0    LOADS = 0    UNDEFINED = 2   \\nLD2.1[U-4]         RC5.2[U-4]         \\n--- Net has no defined source.--- Net has no defined loads.\\n\\n+5V          SOURCES = 0    LOADS = 0    UNDEFINED = 22  \\nC46.1[U-5]         C47.1[U-5]         C49.1[U-5]         C51.1[U-5]         \\nC58.2[U-4]         CL1.1[U-5]         CL2.1[U-5]         CL3.1[U-5]         \\nCL4.1[U-5]         JH1-A.115[U-5]     JH1-A.116[U-5]     JH1-A.117[U-5]     \\nJH1-A.118[U-5]     JH1-A.119[U-5]     JH1-A.120[U-5]     R56.1[U-4]         \\nU6.1[U-5]          U6.3[U-5]          U7.1[U-5]          U7.3[U-5]          \\nU8.1[U-5]          U8.3[U-5]          \\n--- Net has no defined source.--- Net has no defined loads.\\n\\nADD0A        SOURCES = 1    LOADS = 2    UNDEFINED = 2   \\nU4.29[B-3]         RL1.4[L-3]         RA14.1[U-3]        RA15.1[U-3]        \\n\\n\\n\\nADD0B        SOURCES = 1    LOADS = 2    UNDEFINED = 2   \\nU5.29[B-3]         RL2.3[L-3]         RA26.1[U-3]        RA27.1[U-3]        \\n\\n\\n\\nADD1A        SOURCES = 1    LOADS = 2    UNDEFINED = 2   \\nU4.28[B-3]         RL1.3[L-3]         RA16.1[U-3]        RA17.1[U-3]        \\n\\n\\n\\nADD1B        SOURCES = 1    LOADS = 2    UNDEFINED = 2   \\nU5.28[B-3]         RL2.1[L-3]         RA28.1[U-3]        RA29.1[U-3]        \\n\\n\\n\\nBD1          SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.N7[B-2]       JH1-B.A56[U-5]     \\n\\n\\nBD10         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.N10[B-2]      JH1-B.A85[U-5]     \\n\\n\\nBD11         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.V12[B-2]      JH1-B.A90[U-5]     \\n\\n\\nBD12         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.P11[B-2]      JH1-B.A91[U-5]     \\n\\n\\nBD13         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.V14[B-2]      JH1-B.A98[U-5]     \\n\\n\\nBD14         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.T11[B-2]      JH1-B.A99[U-5]     \\n\\n\\nBD15         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.V16[B-2]      JH1-B.A104[U-5]    \\n\\n\\nBD16         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.E8[B-2]       JH1-B.A105[U-5]    \\n\\n\\nBD17         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.L4[B-2]       JH1-A.30[U-5]      \\n\\n\\nBD18         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.L6[B-2]       JH1-A.31[U-5]      \\n\\n\\nBD19         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.H6[B-2]       JH1-A.36[U-5]      \\n\\n\\nBD2          SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.T6[B-2]       JH1-B.A57[U-5]     \\n\\n\\nBD20         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.H5[B-2]       JH1-A.37[U-5]      \\n\\n\\nBD21         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.F6[B-2]       JH1-A.44[U-5]      \\n\\n\\nBD22         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.F3[B-2]       JH1-A.45[U-5]      \\n\\n\\nBD23         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.C4[B-2]       JH1-A.50[U-5]      \\n\\n\\nBD24         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.D3[B-2]       JH1-A.51[U-5]      \\n\\n\\nBD25         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.B6[B-2]       JH1-A.58[U-5]      \\n\\n\\nBD26         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.D6[B-2]       JH1-A.59[U-5]      \\n\\n\\nBD27         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.A7[B-2]       JH1-A.64[U-5]      \\n\\n\\nBD28         SOURCES = 1    LOADS = 0    UNDEFINED = 1   \\nU1-B.A9[S-2]       JH1-A.65[U-5]      \\n--- Net has no defined loads.\\n\\nBD29         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.H3[B-2]       JH1-A.72[U-5]      \\n\\n\\nBD3          SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.V5[B-2]       JH1-B.A62[U-5]     \\n\\n\\nBD30         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.C10[B-2]      JH1-A.73[U-5]      \\n\\n\\nBD31         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.C11[B-2]      JH1-A.78[U-5]      \\n\\n\\nBD32         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.D11[B-2]      JH1-A.79[U-5]      \\n\\n\\nBD4          SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.P8[B-2]       JH1-B.A63[U-5]     \\n\\n\\nBD5          SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.V7[B-2]       JH1-B.A70[U-5]     \\n\\n\\nBD6          SOURCES = 1    LOADS = 0    UNDEFINED = 1   \\nU1-B.R8[S-2]       JH1-B.A71[U-5]     \\n--- Net has no defined loads.\\n\\nBD7          SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.V9[B-2]       JH1-B.A76[U-5]     \\n\\n\\nBD8          SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.N9[B-2]       JH1-B.A77[U-5]     \\n\\n\\nBD9          SOURCES = 1    LOADS = 0    UNDEFINED = 1   \\nU1-B.U10[S-2]      JH1-B.A84[U-5]     \\n--- Net has no defined loads.\\n\\nBOOT0        SOURCES = 0    LOADS = 1    UNDEFINED = 1   \\nU9.31[L-4]         RA41.2[U-4]        \\n--- Net has no defined source.\\n\\nCHGND        SOURCES = 0    LOADS = 0    UNDEFINED = 7   \\nCC1.2[U-3]         CC2.2[U-3]         JH1-A.205[U-5]     JH1-B.A1[U-5]      \\nJH1-B.A2[U-5]      JH1-B.A3[U-5]      JH1-B.A4[U-5]      \\n--- Net has no defined source.--- Net has no defined loads.\\n\\nCLK25MA      SOURCES = 2    LOADS = 0    UNDEFINED = 2   \\nU4.4[S-3]          X2.3[S-3]          CB2.2[U-3]         R32.1[U-3]         \\n\\n--- Net has multiple sources -- Be sure they are or-tieable.--- Net has no defined loads.\\n\\nCN1_MCURS    SOURCES = 0    LOADS = 1    UNDEFINED = 3   \\nU9.4[L-4]          C55.2[U-4]         JH1-A.18[U-5]      RA38.2[U-4]        \\n\\n--- Net has no defined source.\\n\\nCN1_PF10L    SOURCES = 1    LOADS = 1    UNDEFINED = 2   \\nU1-B.G9[B-2]       R52.2[U-5]         RC2.2[U-5]         \\n\\n\\nCN1_PFU1     SOURCES = 2    LOADS = 2    UNDEFINED = 1   \\nU1-B.C13[B-2]      U9.9[B-4]          JH1-A.17[U-5]      \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nCN1_PFU10    SOURCES = 0    LOADS = 0    UNDEFINED = 2   \\nJH1-A.89[U-5]      R52.1[U-5]         \\n--- Net has no defined source.--- Net has no defined loads.\\n\\nCN1_PFU11    SOURCES = 1    LOADS = 1    UNDEFINED = 2   \\nU1-B.C14[B-2]      D1.A[U-5]          R53.2[U-5]         \\n\\n\\nCN1_PFU11_A  SOURCES = 0    LOADS = 0    UNDEFINED = 2   \\nJH1-A.92[U-5]      R53.1[U-5]         \\n--- Net has no defined source.--- Net has no defined loads.\\n\\nCN1_PFU12    SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-A.R16[B-1]      JH1-A.91[U-5]      \\n\\n\\nCN1_PFU13    SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.D14[B-2]      JH1-A.94[U-5]      \\n\\n\\nCN1_PFU14    SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.C15[B-2]      JH1-A.93[U-5]      \\n\\n\\nCN1_PFU15    SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.K3[B-2]       JH1-A.98[U-5]      \\n\\n\\nCN1_PFU16    SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.B16[B-2]      JH1-A.97[U-5]      \\n\\n\\nCN1_PFU17    SOURCES = 1    LOADS = 1    UNDEFINED = 2   \\nU1-B.A16[B-2]      JH1-A.100[U-5]     RB5.1[U-5]         \\n\\n\\nCN1_PFU18    SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.P12[B-2]      JH1-A.99[U-5]      \\n\\n\\nCN1_PFU2     SOURCES = 2    LOADS = 2    UNDEFINED = 1   \\nU1-B.A14[B-2]      U9.8[B-4]          JH1-A.19[U-5]      \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nCN1_PFU3     SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.A12[B-2]      JH1-A.84[U-5]      \\n\\n\\nCN1_PFU4     SOURCES = 1    LOADS = 2    UNDEFINED = 5   \\nU9.11[B-4]         U3.6[L-2]          JH1-A.10[U-5]      JH1-A.83[U-5]      \\nR22.2[U-2]         R26.2[U-2]         R27.2[U-2]         \\n\\n\\nCN1_PFU5     SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.E13[B-2]      JH1-A.86[U-5]      \\n\\n\\nCN1_PFU6     SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.F11[B-2]      JH1-A.85[U-5]      \\n\\n\\nCN1_PFU7     SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.A13[B-2]      JH1-A.88[U-5]      \\n\\n\\nCN1_PFU8     SOURCES = 1    LOADS = 1    UNDEFINED = 2   \\nU1-B.B14[B-2]      D2.A[U-5]          R54.1[U-5]         \\n\\n\\nCN1_PFU8_A   SOURCES = 0    LOADS = 0    UNDEFINED = 2   \\nJH1-A.87[U-5]      R54.2[U-5]         \\n--- Net has no defined source.--- Net has no defined loads.\\n\\nCN1_PFU9     SOURCES = 1    LOADS = 1    UNDEFINED = 2   \\nU1-C.D4[B-2]       JH1-A.90[U-5]      RA13.1[U-2]        \\n\\n\\nCN1_RSV1     SOURCES = 1    LOADS = 1    UNDEFINED = 2   \\nU1-C.B2[B-2]       JH1-A.8[U-5]       RC3.1[U-5]         \\n\\n\\nCN1_RSV2     SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.E12[B-2]      JH1-A.20[U-5]      \\n\\n\\nCN1_RSV3     SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.D12[B-2]      JH1-A.23[U-5]      \\n\\n\\nCN1_RSV4     SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.E11[B-2]      JH1-A.24[U-5]      \\n\\n\\nCN1_RSV5     SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.F12[B-2]      JH1-A.102[U-5]     \\n\\n\\nCN1_RSV6     SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.C12[B-2]      JH1-A.101[U-5]     \\n\\n\\nCN1_SWCLK    SOURCES = 1    LOADS = 1    UNDEFINED = 2   \\nU9.24[B-4]         JH1-A.4[U-5]       RB9.2[U-4]         \\n\\n\\nCN1_SWDIO    SOURCES = 1    LOADS = 1    UNDEFINED = 2   \\nU9.23[B-4]         JH1-A.6[U-5]       RB8.2[U-4]         \\n\\n\\nCN1_TCK      SOURCES = 0    LOADS = 0    UNDEFINED = 3   \\nJH1-A.104[U-5]     R5.2[U-2]          RD1.1[U-2]         \\n--- Net has no defined source.--- Net has no defined loads.\\n\\nCN1_TDI      SOURCES = 0    LOADS = 0    UNDEFINED = 3   \\nJH1-A.103[U-5]     R6.2[U-2]          RA12.1[U-2]        \\n--- Net has no defined source.--- Net has no defined loads.\\n\\nCN1_TDO      SOURCES = 0    LOADS = 0    UNDEFINED = 3   \\nJH1-A.105[U-5]     R3.2[U-2]          RA10.1[U-2]        \\n--- Net has no defined source.--- Net has no defined loads.\\n\\nCN1_TMS      SOURCES = 0    LOADS = 0    UNDEFINED = 3   \\nJH1-A.106[U-5]     R4.2[U-2]          RA11.1[U-2]        \\n--- Net has no defined source.--- Net has no defined loads.\\n\\nCN2_A        SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.U1[B-2]       JH1-B.A39[U-5]     \\n\\n\\nCN2_B        SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.T2[B-2]       JH1-B.A41[U-5]     \\n\\n\\nCN2_C        SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.U2[B-2]       JH1-B.A43[U-5]     \\n\\n\\nCN2_CTRL     SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.P3[B-2]       JH1-B.A46[U-5]     \\n\\n\\nCN2_D        SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.R3[B-2]       JH1-B.A45[U-5]     \\n\\n\\nCN2_DCLK     SOURCES = 1    LOADS = 1    UNDEFINED = 2   \\nU1-C.T1[B-2]       JH1-B.A40[U-5]     RB1.1[U-2]         \\n\\n\\nCN2_DCLK2    SOURCES = 1    LOADS = 1    UNDEFINED = 2   \\nU1-C.P4[B-2]       JH1-B.A42[U-5]     RB2.1[U-2]         \\n\\n\\nCN2_E        SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.T3[B-2]       JH1-B.A47[U-5]     \\n\\n\\nCN2_INKEY    SOURCES = 1    LOADS = 1    UNDEFINED = 3   \\nU9.16[B-4]         CA12.2[U-4]        JH1-B.A35[U-5]     RA40.2[U-4]        \\n\\n\\n\\nCN2_LAT      SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.P2[B-2]       JH1-B.A44[U-5]     \\n\\n\\nCN2_OEB      SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.P6[B-2]       JH1-B.A49[U-5]     \\n\\n\\nCN2_OEG      SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.N5[B-2]       JH1-B.A50[U-5]     \\n\\n\\nCN2_OER      SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.T4[B-2]       JH1-B.A48[U-5]     \\n\\n\\nCN2_RSV1     SOURCES = 1    LOADS = 1    UNDEFINED = 2   \\nU1-B.T15[B-2]      JH1-B.A110[U-5]    R19.2[U-2]         \\n\\n\\nCN2_RSV2     SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.A15[B-2]      JH1-B.A34[U-5]     \\n\\n\\nCN2_STALED   SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU9.18[B-4]         JH1-B.A36[U-5]     \\n\\n\\nCNT_RX       SOURCES = 2    LOADS = 2    UNDEFINED = 0   \\nU1-C.B3[B-2]       U9.19[B-4]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nCNT_SPCS     SOURCES = 2    LOADS = 2    UNDEFINED = 1   \\nU1-C.E6[B-2]       U9.10[B-4]         RB3.1[U-2]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nCNT_TX       SOURCES = 2    LOADS = 2    UNDEFINED = 1   \\nU1-C.A3[B-2]       U9.20[B-4]         RB4.1[U-2]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nC_DONE       SOURCES = 3    LOADS = 3    UNDEFINED = 2   \\nU1-B.P13[B-2]      U1-B.V17[B-2]      U9.25[B-4]         C15.1[U-2]         \\nRD3.1[U-2]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nENET_RST_N   SOURCES = 2    LOADS = 4    UNDEFINED = 2   \\nU1-C.A2[B-2]       U9.2[B-4]          U4.1[L-3]          U5.1[L-3]          \\nRA24.1[U-3]        RC1.1[U-2]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nGD1          SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.R5[B-2]       JH1-B.A53[U-5]     \\n\\n\\nGD10         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.V11[B-2]      JH1-B.A86[U-5]     \\n\\n\\nGD11         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.R10[B-2]      JH1-B.A87[U-5]     \\n\\n\\nGD12         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.V13[B-2]      JH1-B.A92[U-5]     \\n\\n\\nGD13         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.T10[B-2]      JH1-B.A95[U-5]     \\n\\n\\nGD14         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.V15[B-2]      JH1-B.A100[U-5]    \\n\\n\\nGD15         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.E7[B-2]       JH1-B.A101[U-5]    \\n\\n\\nGD16         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.U16[B-2]      JH1-B.A106[U-5]    \\n\\n\\nGD17         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.K4[B-2]       JH1-A.27[U-5]      \\n\\n\\nGD18         SOURCES = 1    LOADS = 0    UNDEFINED = 1   \\nU1-C.K5[S-2]       JH1-A.32[U-5]      \\n--- Net has no defined loads.\\n\\nGD19         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.K6[B-2]       JH1-A.33[U-5]      \\n\\n\\nGD2          SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.V4[B-2]       JH1-B.A58[U-5]     \\n\\n\\nGD20         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.F2[B-2]       JH1-A.38[U-5]      \\n\\n\\nGD21         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.H4[B-2]       JH1-A.41[U-5]      \\n\\n\\nGD22         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.F4[B-2]       JH1-A.46[U-5]      \\n\\n\\nGD23         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.F5[B-2]       JH1-A.47[U-5]      \\n\\n\\nGD24         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.B4[B-2]       JH1-A.52[U-5]      \\n\\n\\nGD25         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.C5[B-2]       JH1-A.55[U-5]      \\n\\n\\nGD26         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.A6[B-2]       JH1-A.60[U-5]      \\n\\n\\nGD27         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.D8[B-2]       JH1-A.61[U-5]      \\n\\n\\nGD28         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.B8[B-2]       JH1-A.66[U-5]      \\n\\n\\nGD29         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.C9[B-2]       JH1-A.69[U-5]      \\n\\n\\nGD3          SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.P7[B-2]       JH1-B.A59[U-5]     \\n\\n\\nGD30         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.F10[B-2]      JH1-A.74[U-5]      \\n\\n\\nGD31         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.B11[B-2]      JH1-A.75[U-5]      \\n\\n\\nGD32         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.B12[B-2]      JH1-A.80[U-5]      \\n\\n\\nGD4          SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.V6[B-2]       JH1-B.A64[U-5]     \\n\\n\\nGD5          SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.R7[B-2]       JH1-B.A67[U-5]     \\n\\n\\nGD6          SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.U8[B-2]       JH1-B.A72[U-5]     \\n\\n\\nGD7          SOURCES = 1    LOADS = 0    UNDEFINED = 1   \\nU1-B.T8[S-2]       JH1-B.A73[U-5]     \\n--- Net has no defined loads.\\n\\nGD8          SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.T9[B-2]       JH1-B.A78[U-5]     \\n\\n\\nGD9          SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.M10[B-2]      JH1-B.A81[U-5]     \\n\\n\\nGND          SOURCES = 13   LOADS = 1    UNDEFINED = 190 \\nU2.6[S-1]          U2.12[S-1]         U2.32[S-1]         U2.38[S-1]         \\nU2.44[S-1]         U2.46[S-1]         U2.52[S-1]         U2.58[S-1]         \\nU2.72[S-1]         U2.78[S-1]         U2.84[S-1]         U2.86[S-1]         \\nU3.4[S-2]          X1.2[L-2]          C1.2[U-1]          C2.2[U-1]          \\nC3.2[U-1]          C4.2[U-1]          C5.2[U-1]          C6.2[U-1]          \\nC7.2[U-1]          C8.2[U-1]          C9.2[U-1]          C10.2[U-1]         \\nC11.2[U-1]         C12.2[U-1]         C13.2[U-1]         C15.2[U-2]         \\nC16.2[U-2]         C17.2[U-2]         C18.2[U-3]         C20.2[U-3]         \\nC21.2[U-3]         C22.2[U-3]         C23.2[U-3]         C24.2[U-3]         \\nC25.2[U-3]         C26.2[U-3]         C27.2[U-3]         C28.2[U-3]         \\nC29.2[U-3]         C30.1[U-3]         C31.2[U-3]         C33.2[U-3]         \\nC34.2[U-3]         C35.2[U-3]         C36.2[U-3]         C37.2[U-3]         \\nC38.2[U-3]         C39.2[U-3]         C40.2[U-3]         C41.2[U-3]         \\nC42.2[U-3]         C43.2[U-3]         C44.1[U-3]         C45.2[U-3]         \\nC46.2[U-5]         C47.2[U-5]         C48.2[U-5]         C49.2[U-5]         \\nC50.2[U-5]         C51.2[U-5]         C52.2[U-5]         C53.1[U-4]         \\nC54.1[U-4]         C55.1[U-4]         C56.1[U-4]         C57.1[U-4]         \\nC58.1[U-4]         CA1.1[U-1]         CA2.1[U-1]         CA4.1[U-3]         \\nCA5.2[U-3]         CA6.2[U-3]         CA7.1[U-3]         CA8.1[U-5]         \\nCA9.1[U-5]         CA10.1[U-5]        CA11.1[U-4]        CA12.1[U-4]        \\nCA13.1[U-4]        CB1.1[U-3]         CB2.1[U-3]         CD1.2[U-1]         \\nCD2.2[U-1]         CD3.2[U-1]         CD4.2[U-1]         CD5.2[U-1]         \\nCD6.2[U-1]         CD7.2[U-1]         CD8.2[U-1]         CD9.2[U-1]         \\nCD10.2[U-1]        CD11.2[U-1]        CD13.2[U-2]        CL1.2[U-5]         \\nCL2.2[U-5]         CL3.2[U-5]         CL4.2[U-5]         JH1-A.1[U-5]       \\nJH1-A.2[U-5]       JH1-A.21[U-5]      JH1-A.25[U-5]      JH1-A.26[U-5]      \\nJH1-A.39[U-5]      JH1-A.40[U-5]      JH1-A.53[U-5]      JH1-A.54[U-5]      \\nJH1-A.67[U-5]      JH1-A.68[U-5]      JH1-A.81[U-5]      JH1-A.82[U-5]      \\nJH1-A.95[U-5]      JH1-A.96[U-5]      JH1-A.109[U-5]     JH1-A.110[U-5]     \\nJH1-A.111[U-5]     JH1-A.112[U-5]     JH1-A.204[U-5]     JH1-A.206[U-5]     \\nJH1-A.207[U-5]     JH1-B.A107[U-5]    JH1-B.A108[U-5]    JH1-B.A117[U-5]    \\nJH1-B.A118[U-5]    JH1-B.A119[U-5]    JH1-B.A120[U-5]    JH1-B.A37[U-5]     \\nJH1-B.A38[U-5]     JH1-B.A51[U-5]     JH1-B.A52[U-5]     JH1-B.A65[U-5]     \\nJH1-B.A66[U-5]     JH1-B.A79[U-5]     JH1-B.A80[U-5]     JH1-B.A93[U-5]     \\nJH1-B.A94[U-5]     R2.1[U-1]          R19.1[U-2]         R20.1[U-2]         \\nR22.1[U-2]         R33.2[U-3]         R45.2[U-3]         R55.1[U-4]         \\nRA9.2[U-1]         RA15.2[U-3]        RA17.2[U-3]        RA20.2[U-3]        \\nRA25.2[U-3]        RA27.2[U-3]        RA29.2[U-3]        RA32.2[U-3]        \\nRA36.2[U-3]        RA41.1[U-4]        RB9.1[U-4]         RC1.2[U-2]         \\nRC2.1[U-5]         RC3.2[U-5]         RD1.2[U-2]         U1-D.A1[G-1]       \\nU1-D.A18[G-1]      U1-D.B13[G-1]      U1-D.B7[G-1]       U1-D.C16[G-1]      \\nU1-D.C3[G-1]       U1-D.D10[G-1]      U1-D.D5[G-1]       U1-D.E15[G-1]      \\nU1-D.G12[G-1]      U1-D.G17[G-1]      U1-D.G2[G-1]       U1-D.G5[G-1]       \\nU1-D.H10[G-1]      U1-D.H8[G-1]       U1-D.J11[G-1]      U1-D.J15[G-1]      \\nU1-D.J4[G-1]       U1-D.J9[G-1]       U1-D.K10[G-1]      U1-D.K8[G-1]       \\nU1-D.L11[G-1]      U1-D.L9[G-1]       U1-D.M17[G-1]      U1-D.M2[G-1]       \\nU1-D.M6[G-1]       U1-D.N13[G-1]      U1-D.R1[G-1]       U1-D.R14[G-1]      \\nU1-D.R18[G-1]      U1-D.R4[G-1]       U1-D.R9[G-1]       U1-D.T16[G-1]      \\nU1-D.U12[G-1]      U1-D.U6[G-1]       U1-D.V1[G-1]       U1-D.V18[G-1]      \\nU4.41[G-3]         U5.41[G-3]         U6.2[U-5]          U7.2[U-5]          \\nU8.2[U-5]          U9.33[G-4]         X2.2[G-3]          X2.4[G-3]          \\n\\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nGTX_CLKA_125M SOURCES = 0    LOADS = 1    UNDEFINED = 1   \\nU4.33[L-3]         R17.2[U-2]         \\n--- Net has no defined source.\\n\\nGTX_CLKB_125M SOURCES = 0    LOADS = 1    UNDEFINED = 1   \\nU5.33[L-3]         R11.1[U-2]         \\n--- Net has no defined source.\\n\\nINT_N_A      SOURCES = 1    LOADS = 0    UNDEFINED = 1   \\nU4.20[S-3]         RA23.1[U-3]        \\n--- Net has no defined loads.\\n\\nINT_N_B      SOURCES = 1    LOADS = 0    UNDEFINED = 1   \\nU5.20[S-3]         RA35.1[U-3]        \\n--- Net has no defined loads.\\n\\nLED1E        SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU9.21[B-4]         LD1.2[U-4]         \\n\\n\\nLED1_A       SOURCES = 2    LOADS = 1    UNDEFINED = 1   \\nU1-C.L3[B-2]       U4.22[S-3]         RA18.1[U-3]        \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nLED1_B       SOURCES = 2    LOADS = 1    UNDEFINED = 1   \\nU1-C.M5[B-2]       U5.22[S-3]         RA30.1[U-3]        \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nLED2E        SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU9.22[B-4]         LD2.2[U-4]         \\n\\n\\nLED2_A       SOURCES = 1    LOADS = 0    UNDEFINED = 1   \\nU4.21[S-3]         RA19.1[U-3]        \\n--- Net has no defined loads.\\n\\nLED2_B       SOURCES = 1    LOADS = 0    UNDEFINED = 1   \\nU5.21[S-3]         RA31.1[U-3]        \\n--- Net has no defined loads.\\n\\nMCU_BL0      SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU9.14[B-4]         JH1-A.11[U-5]      \\n\\n\\nMCU_BL1      SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU9.15[B-4]         JH1-A.13[U-5]      \\n\\n\\nMCU_CS       SOURCES = 0    LOADS = 0    UNDEFINED = 1   \\nJH1-A.3[U-5]       \\n--- Net has only one pin.--- Net has no defined source.--- Net has no defined loads.\\n\\nMCU_KEY      SOURCES = 1    LOADS = 1    UNDEFINED = 3   \\nU9.3[B-4]          C54.2[U-4]         JH1-A.15[U-5]      RA37.2[U-4]        \\n\\n\\n\\nMCU_RS       SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU9.32[B-4]         JH1-A.5[U-5]       \\n\\n\\nMCU_RSV      SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU9.7[B-4]          JH1-B.A33[U-5]     \\n\\n\\nMCU_SCL      SOURCES = 1    LOADS = 1    UNDEFINED = 2   \\nU9.29[B-4]         JH1-A.7[U-5]       RB6.2[U-4]         \\n\\n\\nMCU_SDA      SOURCES = 1    LOADS = 1    UNDEFINED = 2   \\nU9.30[B-4]         JH1-A.9[U-5]       RB7.2[U-4]         \\n\\n\\nMDC          SOURCES = 3    LOADS = 1    UNDEFINED = 0   \\nU4.40[S-3]         U5.40[S-3]         U9.26[B-4]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nMDIO         SOURCES = 3    LOADS = 3    UNDEFINED = 1   \\nU4.39[B-3]         U5.39[B-3]         U9.27[B-4]         RA39.1[U-4]        \\n\\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nMOD0A        SOURCES = 1    LOADS = 1    UNDEFINED = 2   \\nU4.30[B-3]         R39.1[U-3]         RA20.1[U-3]        \\n\\n\\nMOD0B        SOURCES = 1    LOADS = 2    UNDEFINED = 1   \\nU5.30[B-3]         RL2.4[L-3]         RA32.1[U-3]        \\n\\n\\nMOD1A        SOURCES = 1    LOADS = 2    UNDEFINED = 1   \\nU4.26[B-3]         RL1.2[L-3]         RA21.1[U-3]        \\n\\n\\nMOD1B        SOURCES = 1    LOADS = 2    UNDEFINED = 1   \\nU5.26[B-3]         RL2.2[L-3]         RA33.1[U-3]        \\n\\n\\nMOD3A        SOURCES = 1    LOADS = 2    UNDEFINED = 1   \\nU4.25[B-3]         RL1.1[L-3]         RA22.1[U-3]        \\n\\n\\nMOD3B        SOURCES = 1    LOADS = 1    UNDEFINED = 2   \\nU5.25[B-3]         R50.1[U-3]         RA34.1[U-3]        \\n\\n\\nMODE2        SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.N12[B-2]      R20.2[U-2]         \\n\\n\\nP1_T0+       SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nT1.13[B-3]         JH1-B.A9[U-5]      \\n\\n\\nP1_T0+'      SOURCES = 2    LOADS = 2    UNDEFINED = 0   \\nT1.12[B-3]         U4.9[B-3]          \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nP1_T0-       SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nT1.14[B-3]         JH1-B.A11[U-5]     \\n\\n\\nP1_T0-'      SOURCES = 2    LOADS = 2    UNDEFINED = 0   \\nT1.11[B-3]         U4.10[B-3]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nP1_T1+       SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nT1.16[B-3]         JH1-B.A15[U-5]     \\n\\n\\nP1_T1+'      SOURCES = 2    LOADS = 2    UNDEFINED = 0   \\nT1.9[B-3]          U4.12[B-3]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nP1_T1-       SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nT1.17[B-3]         JH1-B.A17[U-5]     \\n\\n\\nP1_T1-'      SOURCES = 2    LOADS = 2    UNDEFINED = 0   \\nT1.8[B-3]          U4.13[B-3]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nP1_T2+       SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nT1.19[B-3]         JH1-B.A21[U-5]     \\n\\n\\nP1_T2+'      SOURCES = 2    LOADS = 2    UNDEFINED = 0   \\nT1.6[B-3]          U4.15[B-3]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nP1_T2-       SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nT1.20[B-3]         JH1-B.A23[U-5]     \\n\\n\\nP1_T2-'      SOURCES = 2    LOADS = 2    UNDEFINED = 0   \\nT1.5[B-3]          U4.16[B-3]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nP1_T3+       SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nT1.22[B-3]         JH1-B.A27[U-5]     \\n\\n\\nP1_T3+'      SOURCES = 2    LOADS = 2    UNDEFINED = 0   \\nT1.3[B-3]          U4.18[B-3]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nP1_T3-       SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nT1.23[B-3]         JH1-B.A29[U-5]     \\n\\n\\nP1_T3-'      SOURCES = 2    LOADS = 2    UNDEFINED = 0   \\nT1.2[B-3]          U4.19[B-3]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nP2_T0+       SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nT2.13[B-3]         JH1-B.A10[U-5]     \\n\\n\\nP2_T0+'      SOURCES = 2    LOADS = 2    UNDEFINED = 0   \\nT2.12[B-3]         U5.9[B-3]          \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nP2_T0-       SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nT2.14[B-3]         JH1-B.A12[U-5]     \\n\\n\\nP2_T0-'      SOURCES = 2    LOADS = 2    UNDEFINED = 0   \\nT2.11[B-3]         U5.10[B-3]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nP2_T1+       SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nT2.16[B-3]         JH1-B.A16[U-5]     \\n\\n\\nP2_T1+'      SOURCES = 2    LOADS = 2    UNDEFINED = 0   \\nT2.9[B-3]          U5.12[B-3]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nP2_T1-       SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nT2.17[B-3]         JH1-B.A18[U-5]     \\n\\n\\nP2_T1-'      SOURCES = 2    LOADS = 2    UNDEFINED = 0   \\nT2.8[B-3]          U5.13[B-3]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nP2_T2+       SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nT2.19[B-3]         JH1-B.A22[U-5]     \\n\\n\\nP2_T2+'      SOURCES = 2    LOADS = 2    UNDEFINED = 0   \\nT2.6[B-3]          U5.15[B-3]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nP2_T2-       SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nT2.20[B-3]         JH1-B.A24[U-5]     \\n\\n\\nP2_T2-'      SOURCES = 2    LOADS = 2    UNDEFINED = 0   \\nT2.5[B-3]          U5.16[B-3]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nP2_T3+       SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nT2.22[B-3]         JH1-B.A28[U-5]     \\n\\n\\nP2_T3+'      SOURCES = 2    LOADS = 2    UNDEFINED = 0   \\nT2.3[B-3]          U5.18[B-3]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nP2_T3-       SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nT2.23[B-3]         JH1-B.A30[U-5]     \\n\\n\\nP2_T3-'      SOURCES = 2    LOADS = 2    UNDEFINED = 0   \\nT2.2[B-3]          U5.19[B-3]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_A0_150M  SOURCES = 2    LOADS = 1    UNDEFINED = 0   \\nU1-A.K17[B-1]      U2.25[S-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_A10_150M SOURCES = 2    LOADS = 1    UNDEFINED = 0   \\nU1-A.K18[B-1]      U2.24[S-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_A1_150M  SOURCES = 2    LOADS = 1    UNDEFINED = 0   \\nU1-A.L18[B-1]      U2.26[S-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_A2_150M  SOURCES = 2    LOADS = 1    UNDEFINED = 0   \\nU1-A.L17[B-1]      U2.27[S-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_A3_150M  SOURCES = 2    LOADS = 1    UNDEFINED = 0   \\nU1-A.L12[B-1]      U2.60[S-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_A4_150M  SOURCES = 2    LOADS = 0    UNDEFINED = 0   \\nU1-A.L16[S-1]      U2.61[S-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.--- Net has no defined loads.\\n\\nRAM_A5_150M  SOURCES = 2    LOADS = 1    UNDEFINED = 0   \\nU1-A.G16[B-1]      U2.62[S-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_A6_150M  SOURCES = 2    LOADS = 0    UNDEFINED = 0   \\nU1-A.K16[S-1]      U2.63[S-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.--- Net has no defined loads.\\n\\nRAM_A7_150M  SOURCES = 2    LOADS = 1    UNDEFINED = 0   \\nU1-A.K14[B-1]      U2.64[S-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_A8_150M  SOURCES = 2    LOADS = 1    UNDEFINED = 0   \\nU1-A.K13[B-1]      U2.65[S-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_A9_150M  SOURCES = 2    LOADS = 1    UNDEFINED = 0   \\nU1-A.K12[B-1]      U2.66[S-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_BA0_150M SOURCES = 2    LOADS = 1    UNDEFINED = 0   \\nU1-A.J18[B-1]      U2.22[S-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_BA1_150M SOURCES = 2    LOADS = 1    UNDEFINED = 0   \\nU1-A.J16[B-1]      U2.23[S-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_CASN_150M SOURCES = 2    LOADS = 1    UNDEFINED = 1   \\nU1-A.G18[B-1]      U2.18[S-1]         RA3.1[U-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_CKE_150M SOURCES = 2    LOADS = 1    UNDEFINED = 1   \\nU1-A.J13[B-1]      U2.67[S-1]         RA9.1[U-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_CLK_150M SOURCES = 3    LOADS = 0    UNDEFINED = 2   \\nU1-A.K15[S-1]      U1-A.L15[S-1]      U2.68[S-1]         R1.2[U-1]          \\nR2.2[U-1]          \\n--- Net has multiple sources -- Be sure they are or-tieable.--- Net has no defined loads.\\n\\nRAM_CSN_150M SOURCES = 2    LOADS = 1    UNDEFINED = 1   \\nU1-A.H17[B-1]      U2.20[S-1]         RA1.1[U-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_D0_150M  SOURCES = 2    LOADS = 1    UNDEFINED = 0   \\nU1-A.C17[B-1]      U2.2[S-1]          \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_D10_150M SOURCES = 2    LOADS = 1    UNDEFINED = 0   \\nU1-A.H12[B-1]      U2.77[S-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_D11_150M SOURCES = 2    LOADS = 1    UNDEFINED = 0   \\nU1-A.H14[B-1]      U2.79[S-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_D12_150M SOURCES = 2    LOADS = 1    UNDEFINED = 0   \\nU1-A.H13[B-1]      U2.80[S-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_D13_150M SOURCES = 2    LOADS = 1    UNDEFINED = 0   \\nU1-A.F14[B-1]      U2.82[S-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_D14_150M SOURCES = 2    LOADS = 1    UNDEFINED = 0   \\nU1-A.G14[B-1]      U2.83[S-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_D15_150M SOURCES = 2    LOADS = 1    UNDEFINED = 0   \\nU1-A.G13[B-1]      U2.85[S-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_D16_150M SOURCES = 2    LOADS = 1    UNDEFINED = 0   \\nU1-A.N18[B-1]      U2.31[S-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_D17_150M SOURCES = 2    LOADS = 1    UNDEFINED = 0   \\nU1-A.N17[B-1]      U2.33[S-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_D18_150M SOURCES = 2    LOADS = 1    UNDEFINED = 0   \\nU1-A.P18[B-1]      U2.34[S-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_D19_150M SOURCES = 2    LOADS = 1    UNDEFINED = 0   \\nU1-A.P17[B-1]      U2.36[S-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_D1_150M  SOURCES = 2    LOADS = 1    UNDEFINED = 0   \\nU1-A.C18[B-1]      U2.4[S-1]          \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_D20_150M SOURCES = 2    LOADS = 1    UNDEFINED = 0   \\nU1-A.T18[B-1]      U2.37[S-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_D21_150M SOURCES = 2    LOADS = 1    UNDEFINED = 0   \\nU1-A.U18[B-1]      U2.39[S-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_D22_150M SOURCES = 2    LOADS = 1    UNDEFINED = 0   \\nU1-A.T17[B-1]      U2.40[S-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_D23_150M SOURCES = 2    LOADS = 1    UNDEFINED = 0   \\nU1-A.U17[B-1]      U2.42[S-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_D24_150M SOURCES = 2    LOADS = 1    UNDEFINED = 0   \\nU1-A.M14[B-1]      U2.45[S-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_D25_150M SOURCES = 2    LOADS = 1    UNDEFINED = 0   \\nU1-A.N14[B-1]      U2.47[S-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_D26_150M SOURCES = 2    LOADS = 1    UNDEFINED = 0   \\nU1-A.N15[B-1]      U2.48[S-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_D27_150M SOURCES = 2    LOADS = 1    UNDEFINED = 0   \\nU1-A.N16[B-1]      U2.50[S-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_D28_150M SOURCES = 2    LOADS = 1    UNDEFINED = 0   \\nU1-A.M16[B-1]      U2.51[S-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_D29_150M SOURCES = 2    LOADS = 1    UNDEFINED = 0   \\nU1-A.M13[B-1]      U2.53[S-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_D2_150M  SOURCES = 2    LOADS = 1    UNDEFINED = 0   \\nU1-A.D17[B-1]      U2.5[S-1]          \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_D30_150M SOURCES = 2    LOADS = 1    UNDEFINED = 0   \\nU1-A.L14[B-1]      U2.54[S-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_D31_150M SOURCES = 2    LOADS = 1    UNDEFINED = 0   \\nU1-A.L13[B-1]      U2.56[S-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_D3_150M  SOURCES = 2    LOADS = 1    UNDEFINED = 0   \\nU1-A.E16[B-1]      U2.7[S-1]          \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_D4_150M  SOURCES = 2    LOADS = 1    UNDEFINED = 0   \\nU1-A.D18[B-1]      U2.8[S-1]          \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_D5_150M  SOURCES = 2    LOADS = 1    UNDEFINED = 0   \\nU1-A.F16[B-1]      U2.10[S-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_D6_150M  SOURCES = 2    LOADS = 1    UNDEFINED = 0   \\nU1-A.E18[B-1]      U2.11[S-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_D7_150M  SOURCES = 2    LOADS = 1    UNDEFINED = 0   \\nU1-A.F15[B-1]      U2.13[S-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_D8_150M  SOURCES = 2    LOADS = 1    UNDEFINED = 0   \\nU1-A.H15[B-1]      U2.74[S-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_D9_150M  SOURCES = 2    LOADS = 1    UNDEFINED = 0   \\nU1-A.H16[B-1]      U2.76[S-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_DQM0_150M SOURCES = 2    LOADS = 1    UNDEFINED = 1   \\nU1-A.F17[B-1]      U2.16[S-1]         RA5.1[U-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_DQM1_150M SOURCES = 2    LOADS = 1    UNDEFINED = 1   \\nU1-A.M18[B-1]      U2.71[S-1]         RA6.1[U-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_DQM2_150M SOURCES = 2    LOADS = 1    UNDEFINED = 1   \\nU1-A.P15[B-1]      U2.28[S-1]         RA7.1[U-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_DQM3_150M SOURCES = 2    LOADS = 1    UNDEFINED = 1   \\nU1-A.P16[B-1]      U2.59[S-1]         RA8.1[U-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_RASN_150M SOURCES = 2    LOADS = 1    UNDEFINED = 1   \\nU1-A.H18[B-1]      U2.19[S-1]         RA2.1[U-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRAM_WEN_150M SOURCES = 2    LOADS = 1    UNDEFINED = 1   \\nU1-A.F18[B-1]      U2.17[S-1]         RA4.1[U-1]         \\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRD1          SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.N6[B-2]       JH1-B.A54[U-5]     \\n\\n\\nRD10         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.F8[B-2]       JH1-B.A83[U-5]     \\n\\n\\nRD11         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.U11[B-2]      JH1-B.A88[U-5]     \\n\\n\\nRD12         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.N11[B-2]      JH1-B.A89[U-5]     \\n\\n\\nRD13         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.G8[B-2]       JH1-B.A96[U-5]     \\n\\n\\nRD14         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.R11[B-2]      JH1-B.A97[U-5]     \\n\\n\\nRD15         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.U15[B-2]      JH1-B.A102[U-5]    \\n\\n\\nRD16         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.T12[B-2]      JH1-B.A103[U-5]    \\n\\n\\nRD17         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.N3[B-2]       JH1-A.28[U-5]      \\n\\n\\nRD18         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.L7[B-2]       JH1-A.29[U-5]      \\n\\n\\nRD19         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.J6[B-2]       JH1-A.34[U-5]      \\n\\n\\nRD2          SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.T5[B-2]       JH1-B.A55[U-5]     \\n\\n\\nRD20         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.J7[B-2]       JH1-A.35[U-5]      \\n\\n\\nRD21         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.G6[B-2]       JH1-A.42[U-5]      \\n\\n\\nRD22         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.H7[B-2]       JH1-A.43[U-5]      \\n\\n\\nRD23         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.E4[B-2]       JH1-A.48[U-5]      \\n\\n\\nRD24         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.E3[B-2]       JH1-A.49[U-5]      \\n\\n\\nRD25         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.A5[B-2]       JH1-A.56[U-5]      \\n\\n\\nRD26         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.C6[B-2]       JH1-A.57[U-5]      \\n\\n\\nRD27         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.C7[B-2]       JH1-A.62[U-5]      \\n\\n\\nRD28         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.C8[B-2]       JH1-A.63[U-5]      \\n\\n\\nRD29         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.A8[B-2]       JH1-A.70[U-5]      \\n\\n\\nRD3          SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.U5[B-2]       JH1-B.A60[U-5]     \\n\\n\\nRD30         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.F9[B-2]       JH1-A.71[U-5]      \\n\\n\\nRD31         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.A10[B-2]      JH1-A.76[U-5]      \\n\\n\\nRD32         SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.A11[B-2]      JH1-A.77[U-5]      \\n\\n\\nRD4          SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.N8[B-2]       JH1-B.A61[U-5]     \\n\\n\\nRD5          SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.U7[B-2]       JH1-B.A68[U-5]     \\n\\n\\nRD6          SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.T7[B-2]       JH1-B.A69[U-5]     \\n\\n\\nRD7          SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.F7[B-2]       JH1-B.A74[U-5]     \\n\\n\\nRD8          SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.M8[B-2]       JH1-B.A75[U-5]     \\n\\n\\nRD9          SOURCES = 1    LOADS = 0    UNDEFINED = 1   \\nU1-B.V10[S-2]      JH1-B.A82[U-5]     \\n--- Net has no defined loads.\\n\\nREADY        SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.U3[B-2]       RD4.2[U-2]         \\n\\n\\nRECONF_N     SOURCES = 2    LOADS = 2    UNDEFINED = 2   \\nU1-B.V2[B-2]       U9.28[B-4]         C16.1[U-2]         RD2.1[U-2]         \\n\\n--- Net has multiple sources -- Be sure they are or-tieable.\\n\\nRXD0A_250M   SOURCES = 1    LOADS = 2    UNDEFINED = 0   \\nU1-C.J1[B-2]       RL1.5[L-3]         \\n\\n\\nRXD0B_250M   SOURCES = 1    LOADS = 2    UNDEFINED = 0   \\nU1-C.N4[B-2]       RL2.6[L-3]         \\n\\n\\nRXD1A_250M   SOURCES = 1    LOADS = 2    UNDEFINED = 0   \\nU1-C.H1[B-2]       RL1.6[L-3]         \\n\\n\\nRXD1B_250M   SOURCES = 1    LOADS = 2    UNDEFINED = 0   \\nU1-C.N1[B-2]       RL2.8[L-3]         \\n\\n\\nRXD2A_250M   SOURCES = 1    LOADS = 2    UNDEFINED = 0   \\nU1-C.H2[B-2]       RL1.7[L-3]         \\n\\n\\nRXD2B_250M   SOURCES = 1    LOADS = 2    UNDEFINED = 0   \\nU1-C.N2[B-2]       RL2.7[L-3]         \\n\\n\\nRXD3A_250M   SOURCES = 1    LOADS = 2    UNDEFINED = 0   \\nU1-C.G3[B-2]       RL1.8[L-3]         \\n\\n\\nRXD3B_250M   SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.M3[B-2]       R50.2[U-3]         \\n\\n\\nRXDVA_250M   SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-C.G1[B-2]       R39.2[U-3]         \\n\\n\\nRXDVB_250M   SOURCES = 1    LOADS = 2    UNDEFINED = 0   \\nU1-C.P1[B-2]       RL2.5[L-3]         \\n\\n\\nRX_CLKA125M  SOURCES = 1    LOADS = 0    UNDEFINED = 1   \\nU1-C.D9[S-2]       R40.2[U-3]         \\n--- Net has no defined loads.\\n\\nRX_CLKB125M  SOURCES = 1    LOADS = 0    UNDEFINED = 1   \\nU1-C.L5[S-2]       R51.2[U-3]         \\n--- Net has no defined loads.\\n\\nSPI_CLK_1    SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.R15[B-2]      R26.1[U-2]         \\n\\n\\nSPI_CS       SOURCES = 0    LOADS = 1    UNDEFINED = 3   \\nU3.1[L-2]          JH1-A.16[U-5]      R23.2[U-2]         RD5.2[U-2]         \\n\\n--- Net has no defined source.\\n\\nSPI_CS_1     SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.V3[B-2]       R23.1[U-2]         \\n\\n\\nSPI_MISO     SOURCES = 1    LOADS = 2    UNDEFINED = 2   \\nU9.12[B-4]         U3.2[L-2]          JH1-A.12[U-5]      R24.2[U-2]         \\n\\n\\n\\nSPI_MISO_1   SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.R13[B-2]      R24.1[U-2]         \\n\\n\\nSPI_MOSI     SOURCES = 1    LOADS = 2    UNDEFINED = 2   \\nU9.13[B-4]         U3.5[L-2]          JH1-A.14[U-5]      R25.2[U-2]         \\n\\n\\n\\nSPI_MOSI_1   SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU1-B.T13[B-2]      R25.1[U-2]         \\n\\n\\nSPI_WE#      SOURCES = 1    LOADS = 2    UNDEFINED = 1   \\nU1-B.V8[B-2]       U3.3[L-2]          RD6.2[U-2]         \\n\\n\\nTXD0A_250M   SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU4.34[B-3]         R13.2[U-2]         \\n\\n\\nTXD0B_250M   SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU5.34[B-3]         RL3-D.8[U-2]       \\n\\n\\nTXD1A_250M   SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU4.35[B-3]         R14.2[U-2]         \\n\\n\\nTXD1B_250M   SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU5.35[B-3]         RL3-C.6[U-2]       \\n\\n\\nTXD2A_250M   SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU4.36[B-3]         R15.2[U-2]         \\n\\n\\nTXD2B_250M   SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU5.36[B-3]         RL3-B.4[U-2]       \\n\\n\\nTXD3A_250M   SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU4.37[B-3]         R16.2[U-2]         \\n\\n\\nTXD3B_250M   SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nU5.37[B-3]         RL3-A.2[U-2]       \\n\\n\\nTX_ENA_250M  SOURCES = 0    LOADS = 1    UNDEFINED = 1   \\nU4.32[L-3]         R18.2[U-2]         \\n--- Net has no defined source.\\n\\nTX_ENB_250M  SOURCES = 0    LOADS = 1    UNDEFINED = 1   \\nU5.32[L-3]         R12.2[U-2]         \\n--- Net has no defined source.\\n\\nV18SELA      SOURCES = 1    LOADS = 1    UNDEFINED = 2   \\nU4.31[B-3]         R40.1[U-3]         RA25.1[U-3]        \\n\\n\\nV18SELB      SOURCES = 1    LOADS = 1    UNDEFINED = 2   \\nU5.31[B-3]         R51.1[U-3]         RA36.1[U-3]        \\n\\n\\nVCC12A       SOURCES = 0    LOADS = 0    UNDEFINED = 7   \\nC27.1[U-3]         C28.1[U-3]         C29.1[U-3]         FB3.2[U-3]         \\nU4.6[P-3]          U4.11[P-3]         U4.17[P-3]         \\n--- Net has no defined source.--- Net has no defined loads.\\n\\nVCC12B       SOURCES = 0    LOADS = 0    UNDEFINED = 7   \\nC41.1[U-3]         C42.1[U-3]         C43.1[U-3]         FB7.2[U-3]         \\nU5.6[P-3]          U5.11[P-3]         U5.17[P-3]         \\n--- Net has no defined source.--- Net has no defined loads.\\n\\nVCC1V0       SOURCES = 0    LOADS = 0    UNDEFINED = 16  \\nC13.1[U-1]         C52.1[U-5]         CA10.2[U-5]        CD11.1[U-1]        \\nU1-D.G7[P-1]       U1-D.H11[P-1]      U1-D.H9[P-1]       U1-D.J10[P-1]      \\nU1-D.J8[P-1]       U1-D.K11[P-1]      U1-D.K9[P-1]       U1-D.L10[P-1]      \\nU1-D.L8[P-1]       U1-D.M12[P-1]      U1-D.M7[P-1]       U8.5[U-5]          \\n\\n--- Net has no defined source.--- Net has no defined loads.\\n\\nVCC1V2       SOURCES = 0    LOADS = 0    UNDEFINED = 4   \\nC50.1[U-5]         CA9.2[U-5]         FB8.1[U-3]         U7.5[U-5]          \\n\\n--- Net has no defined source.--- Net has no defined loads.\\n\\nVCC1V2E      SOURCES = 0    LOADS = 0    UNDEFINED = 10  \\nC25.1[U-3]         C26.1[U-3]         C39.1[U-3]         C40.1[U-3]         \\nCA6.1[U-3]         FB3.1[U-3]         FB7.1[U-3]         FB8.2[U-3]         \\nU4.38[P-3]         U5.38[P-3]         \\n--- Net has no defined source.--- Net has no defined loads.\\n\\nVCC3V3       SOURCES = 13   LOADS = 0    UNDEFINED = 112 \\nU2.1[S-1]          U2.3[S-1]          U2.9[S-1]          U2.15[S-1]         \\nU2.29[S-1]         U2.35[S-1]         U2.41[S-1]         U2.43[S-1]         \\nU2.49[S-1]         U2.55[S-1]         U2.75[S-1]         U2.81[S-1]         \\nU3.8[S-2]          C1.1[U-1]          C2.1[U-1]          C3.1[U-1]          \\nC4.1[U-1]          C5.1[U-1]          C6.1[U-1]          C7.1[U-1]          \\nC8.1[U-1]          C9.1[U-1]          C10.1[U-1]         C11.1[U-1]         \\nC12.1[U-1]         C17.1[U-2]         C48.1[U-5]         C53.2[U-4]         \\nC56.2[U-4]         C57.2[U-4]         CA1.2[U-1]         CA2.2[U-1]         \\nCA8.2[U-5]         CA11.2[U-4]        CA13.2[U-4]        CD1.1[U-1]         \\nCD2.1[U-1]         CD3.1[U-1]         CD4.1[U-1]         CD5.1[U-1]         \\nCD6.1[U-1]         CD7.1[U-1]         CD8.1[U-1]         CD9.1[U-1]         \\nCD10.1[U-1]        D1.K[U-5]          D2.K[U-5]          FB6.1[U-3]         \\nJH1-A.22[U-5]      JH1-B.A114[U-5]    L1.1[U-2]          R1.1[U-1]          \\nR27.1[U-2]         RA1.2[U-1]         RA2.2[U-1]         RA3.2[U-1]         \\nRA4.2[U-1]         RA5.2[U-1]         RA6.2[U-1]         RA7.2[U-1]         \\nRA8.2[U-1]         RA10.2[U-2]        RA11.2[U-2]        RA12.2[U-2]        \\nRA13.2[U-2]        RA37.1[U-4]        RA38.1[U-4]        RA39.2[U-4]        \\nRA40.1[U-4]        RB1.2[U-2]         RB2.2[U-2]         RB3.2[U-2]         \\nRB4.2[U-2]         RB5.2[U-5]         RB6.1[U-4]         RB7.1[U-4]         \\nRB8.1[U-4]         RC4.1[U-4]         RC5.1[U-4]         RD2.2[U-2]         \\nRD3.2[U-2]         RD4.1[U-2]         RD5.1[U-2]         RD6.1[U-2]         \\nRD7.1[U-2]         U1-D.B1[P-1]       U1-D.B10[P-1]      U1-D.B15[P-1]      \\nU1-D.B17[P-1]      U1-D.B5[P-1]       U1-D.D13[P-1]      U1-D.D7[P-1]       \\nU1-D.E10[P-1]      U1-D.E14[P-1]      U1-D.E17[P-1]      U1-D.E2[P-1]       \\nU1-D.E5[P-1]       U1-D.E9[P-1]       U1-D.G10[P-1]      U1-D.G15[P-1]      \\nU1-D.G4[P-1]       U1-D.J12[P-1]      U1-D.J14[P-1]      U1-D.J17[P-1]      \\nU1-D.J2[P-1]       U1-D.J5[P-1]       U1-D.K7[P-1]       U1-D.M15[P-1]      \\nU1-D.M4[P-1]       U1-D.M9[P-1]       U1-D.P10[P-1]      U1-D.P14[P-1]      \\nU1-D.P5[P-1]       U1-D.P9[P-1]       U1-D.R12[P-1]      U1-D.R17[P-1]      \\nU1-D.R2[P-1]       U1-D.R6[P-1]       U1-D.U14[P-1]      U1-D.U4[P-1]       \\nU1-D.U9[P-1]       U6.5[U-5]          U9.1[P-4]          U9.5[P-4]          \\nU9.17[P-4]         \\n--- Net has multiple sources -- Be sure they are or-tieable.--- Net has no defined loads.\\n\\nVCC3V3A1     SOURCES = 0    LOADS = 0    UNDEFINED = 3   \\nC20.1[U-3]         FB1.2[U-3]         U4.14[P-3]         \\n--- Net has no defined source.--- Net has no defined loads.\\n\\nVCC3V3A2     SOURCES = 0    LOADS = 0    UNDEFINED = 3   \\nC34.1[U-3]         FB4.2[U-3]         U5.14[P-3]         \\n--- Net has no defined source.--- Net has no defined loads.\\n\\nVCC3V3D      SOURCES = 0    LOADS = 0    UNDEFINED = 8   \\nC18.1[U-3]         C33.1[U-3]         CA5.1[U-3]         FB1.1[U-3]         \\nFB4.1[U-3]         FB6.2[U-3]         U4.3[P-3]          U5.3[P-3]          \\n\\n--- Net has no defined source.--- Net has no defined loads.\\n\\nVCC_MES      SOURCES = 1    LOADS = 1    UNDEFINED = 2   \\nU9.6[B-4]          R55.2[U-4]         R56.2[U-4]         \\n\\n\\nVDDIOA       SOURCES = 1    LOADS = 0    UNDEFINED = 12  \\nU4.8[S-3]          C30.2[U-3]         C31.1[U-3]         CA4.2[U-3]         \\nRA14.2[U-3]        RA16.2[U-3]        RA18.2[U-3]        RA19.2[U-3]        \\nRA21.2[U-3]        RA22.2[U-3]        RA23.2[U-3]        RA24.2[U-3]        \\nU4.27[P-3]         \\n--- Net has no defined loads.\\n\\nVDDIOB       SOURCES = 1    LOADS = 0    UNDEFINED = 11  \\nU5.8[S-3]          C44.2[U-3]         C45.1[U-3]         CA7.2[U-3]         \\nRA26.2[U-3]        RA28.2[U-3]        RA30.2[U-3]        RA31.2[U-3]        \\nRA33.2[U-3]        RA34.2[U-3]        RA35.2[U-3]        U5.27[P-3]         \\n\\n--- Net has no defined loads.\\n\\nXTAL_25M     SOURCES = 1    LOADS = 1    UNDEFINED = 2   \\nU1-B.T14[B-2]      R21.1[U-2]         TP3.1[U-2]         \\n\\n\\nXTAL_25MR    SOURCES = 1    LOADS = 1    UNDEFINED = 1   \\nX2.1[S-3]          U4.5[L-3]          CB1.2[U-3]         \\n\\n\\n\""
      ]
     },
     "execution_count": 5,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "dat"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "7d228f0d",
   "metadata": {},
   "outputs": [],
   "source": [
    "raw = dat.split('\\n\\n')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "d2db849c",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['\\nNET STATUS REPORT -- RCV2 - 20220801.sch -- Tue Aug 16 09:09:12 2022',\n",
       " '#CLK25M      SOURCES = 1    LOADS = 0    UNDEFINED = 1   \\nU1-B.B9[S-2]       R34.2[U-3]         \\n--- Net has no defined loads.',\n",
       " '#CLK25MA     SOURCES = 0    LOADS = 1    UNDEFINED = 1   \\nU5.5[L-3]          R32.2[U-3]         \\n--- Net has no defined source.',\n",
       " '$$$10121     SOURCES = 1    LOADS = 0    UNDEFINED = 1   \\nU5.7[S-3]          R45.1[U-3]         \\n--- Net has no defined loads.',\n",
       " '$$$10131     SOURCES = 0    LOADS = 0    UNDEFINED = 2   \\nC37.1[U-3]         T2.7[P-3]          \\n--- Net has no defined source.--- Net has no defined loads.',\n",
       " '$$$10132     SOURCES = 0    LOADS = 0    UNDEFINED = 2   \\nC38.1[U-3]         T2.10[P-3]         \\n--- Net has no defined source.--- Net has no defined loads.',\n",
       " '$$$10133     SOURCES = 0    LOADS = 0    UNDEFINED = 2   \\nC35.1[U-3]         T2.1[P-3]          \\n--- Net has no defined source.--- Net has no defined loads.',\n",
       " '$$$10134     SOURCES = 0    LOADS = 0    UNDEFINED = 2   \\nC36.1[U-3]         T2.4[P-3]          \\n--- Net has no defined source.--- Net has no defined loads.',\n",
       " '$$$10135     SOURCES = 0    LOADS = 0    UNDEFINED = 2   \\nR44.2[U-3]         T2.15[P-3]         \\n--- Net has no defined source.--- Net has no defined loads.',\n",
       " '$$$10136     SOURCES = 0    LOADS = 0    UNDEFINED = 2   \\nR43.2[U-3]         T2.18[P-3]         \\n--- Net has no defined source.--- Net has no defined loads.']"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "raw[:10]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "cec30a7b",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 72,
   "id": "d5a36f0d",
   "metadata": {},
   "outputs": [],
   "source": [
    "def pin_extractor(fpath):\n",
    "    if os.path.exists(fpath):\n",
    "        dat = None\n",
    "        with open(pin_txt,'r') as f:\n",
    "            dat = f.read()\n",
    "        pins = {}\n",
    "        m1 = re.compile(r'[A-Z]\\d+')\n",
    "        m2 = re.compile(r'\\d')\n",
    "        nlines = []\n",
    "        #pin_ref = None\n",
    "        #inst_ppin = ''\n",
    "        for d in dat.split('\\n\\n'):\n",
    "            elms = [e for e in d.split('\\n') if e]\n",
    "            elm_info = []\n",
    "            if elms and len(elms) > 1:\n",
    "                #print('elms: ',elms)\n",
    "                for elm in elms:\n",
    "                    elm_info.append([e for e in elm.split(' ') if e])\n",
    "                #print('elm_info: ',elm_info)\n",
    "                pin_ref = elm_info[0][0]\n",
    "                if pin_ref[0] != '$':\n",
    "                    s = elm_info[0][0]\n",
    "                    if pin_ref[:2] in ['RD','GD','BD']:\n",
    "                        bits = int(pin_ref[2:])-1\n",
    "                        if bits < 30:\n",
    "                            s = pin_ref[:2] + 'T_OT[' + str(int(pin_ref[2:])-1) + ']'\n",
    "                        else:\n",
    "                            s = ''\n",
    "                        #print(pin_ref,s)\n",
    "                    elif 'RAM_' in pin_ref:\n",
    "                        #print(pin_ref)\n",
    "                        bck = pin_ref.split('_')[1]\n",
    "                        dstt = m2.search(bck)\n",
    "                        if 'CLK' not in bck:\n",
    "                            if dstt:\n",
    "                                dstt = dstt.span()[0]\n",
    "                                bits = int(bck[dstt:])\n",
    "                                if any(['DQM' not in bck, bits < 2 and 'DQM' in bck]):\n",
    "                                    s = 'MEM_' + bck[:dstt] + '[' + bck[dstt:] + ']'\n",
    "                                else:\n",
    "                                    s = ''\n",
    "                                    \n",
    "                            elif bck[-1] == 'N':\n",
    "                                s = 'MEM_' + bck[:-1] + '_N'\n",
    "                            else:\n",
    "                                s = 'MEM_' + bck\n",
    "                        else:\n",
    "                            s = ''\n",
    "                    elif 'RXD' in pin_ref:\n",
    "                        bck = pin_ref.split('_')[0]\n",
    "                        pid = bck[-1]\n",
    "                        dstt = m2.search(bck)\n",
    "                        if dstt:\n",
    "                            s = 'P' + pid + '_' + bck[:-2] + '[' + bck[-2] + ']'\n",
    "                        else:\n",
    "                            s = 'P' + pid + '_' + 'RX_DV'\n",
    "                    elif pin_ref == 'RX_CLKA125M':\n",
    "                        s = 'PA_RX_CLK'\n",
    "                    elif pin_ref == 'RX_CLKB125M':\n",
    "                        s = 'PB_RX_CLK'\n",
    "                    elif 'SPI' in pin_ref:\n",
    "                        bck = pin_ref.split('_')[1]\n",
    "                        if bck == 'CLK':\n",
    "                            bck = 'CK'\n",
    "                        elif bck == 'MISO':\n",
    "                            bck = 'Q'\n",
    "                        elif bck == 'MOSI':\n",
    "                            bck = 'D'                        \n",
    "                        s = 'ISP_' + bck\n",
    "                        if 'WE' in bck:\n",
    "                            s = ''\n",
    "                            \n",
    "                    elif pin_ref == 'CN1_PF10L': \n",
    "                        s = 'RX_PF10U'\n",
    "                    elif pin_ref == 'CN1_PFU1': \n",
    "                        s = ''\n",
    "                    elif pin_ref == 'CN1_PFU11': \n",
    "                        s = ''                        \n",
    "                    elif pin_ref == 'CN1_PFU12': \n",
    "                        s = '' \n",
    "                    elif pin_ref == 'CN1_PFU13': \n",
    "                        s = 'SLVDRVIO'                        \n",
    "                    elif pin_ref == 'CN1_PFU14': \n",
    "                        s = ''      \n",
    "                    elif pin_ref == 'CN1_PFU15': \n",
    "                        s = 'MS_DATA'                        \n",
    "                    elif pin_ref == 'CN1_PFU16': \n",
    "                        s = ''                        \n",
    "                    elif pin_ref == 'CN1_PFU17': \n",
    "                        s = 'MASTER'\n",
    "                    elif pin_ref == 'CN1_PFU18': \n",
    "                        s = ''\n",
    "                    elif pin_ref == 'CN1_PFU2': \n",
    "                        s = ''                        \n",
    "                    elif pin_ref == 'CN1_PFU3': \n",
    "                        s = 'IMCODE[0]'\n",
    "                    elif pin_ref == 'CN1_PFU5': \n",
    "                        s = 'IMCODE[1]' \n",
    "                    elif pin_ref == 'CN1_PFU6': \n",
    "                        s = 'CSN_PF6U'                        \n",
    "                    elif pin_ref == 'CN1_PFU7': \n",
    "                        s = 'IMCODE[2]'                        \n",
    "                    elif pin_ref == 'CN1_PFU8': \n",
    "                        s = 'TX_PF8U'  \n",
    "                    elif pin_ref == 'CN1_PFU9': \n",
    "                        s = 'IMCODE[3]'                        \n",
    "                    elif pin_ref == 'CN1_RSV1': \n",
    "                        s = ''\n",
    "                    elif pin_ref == 'CN1_RSV2': \n",
    "                        s = 'TH2'                        \n",
    "                    elif pin_ref == 'CN1_RSV3': \n",
    "                        s = ''                        \n",
    "                    elif pin_ref == 'CN1_RSV4': \n",
    "                        s = ''                       \n",
    "                    elif pin_ref == 'CN1_RSV5': \n",
    "                        s = ''\n",
    "                    elif pin_ref == 'CN1_RSV6': \n",
    "                        s = 'TH1'                        \n",
    "                    elif pin_ref == 'CN2_A': \n",
    "                        s = 'ABE_OT[0]'\n",
    "                    elif pin_ref == 'CN2_B': \n",
    "                        s = 'ABE_OT[1]'                        \n",
    "                    elif pin_ref == 'CN2_C': \n",
    "                        s = 'ABE_OT[2]'                        \n",
    "                    elif pin_ref == 'CN2_D': \n",
    "                        s = 'ABE_OT[3]'\n",
    "                    elif pin_ref == 'CN2_E': \n",
    "                        s = 'ABE_OT[4]'                        \n",
    "                    elif pin_ref == 'CN2_CTRL':\n",
    "                        s = ''  \n",
    "                    elif pin_ref == 'CN2_DCLK': \n",
    "                        s = 'DCLK'                                                \n",
    "                    elif pin_ref == 'CN2_DCLK2': \n",
    "                        s = ''                        \n",
    "                    elif pin_ref == 'CN2_LAT': \n",
    "                        s = 'LAT'                        \n",
    "                    elif pin_ref == 'CN2_OEB': \n",
    "                        s = ''                        \n",
    "                    elif pin_ref == 'CN2_OEG': \n",
    "                        s = ''   \n",
    "                    elif pin_ref == 'CN2_OER': \n",
    "                        s = 'GCLK'  \n",
    "                    elif pin_ref == 'CN2_RSV1': \n",
    "                        s = ''\n",
    "                    elif pin_ref == 'CN2_RSV2': \n",
    "                        s = ''                        \n",
    "                    elif pin_ref == 'CNT_RX': \n",
    "                        s = 'CNT_RX'                        \n",
    "                    elif pin_ref == 'CNT_SPCS': \n",
    "                        s = 'CNTSPCS'                        \n",
    "                    elif pin_ref == 'CNT_TX': \n",
    "                        s = 'CNT_TX'                        \n",
    "                    elif pin_ref == 'CNT_TX': \n",
    "                        s = 'CNT_TX'                         \n",
    "                    elif pin_ref == 'XTAL_25M': \n",
    "                        s = 'XCLK_IN' \n",
    "                    elif pin_ref == 'LED1_A': \n",
    "                        s = 'PA_LED2'  \n",
    "                    elif pin_ref == 'LED1_B': \n",
    "                        s = 'PB_LED2'                                                 \n",
    "                    elif pin_ref == 'MODE2': \n",
    "                        s = ''  \n",
    "                    elif pin_ref == 'ENET_RST_N': \n",
    "                        s = 'RESET_N'\n",
    "                    elif pin_ref == 'C_DONE': \n",
    "                        s = ''                         \n",
    "                    elif pin_ref == 'READY': \n",
    "                        s = ''  \n",
    "                    elif pin_ref == 'RECONF_N': \n",
    "                        s = ''\n",
    "                    elif pin_ref == '#CLK25M': \n",
    "                        s = ''                        \n",
    "                        \n",
    "                    pin_ref = s\n",
    "                        #print(pin_ref)\n",
    "                    x = elm_info[1][0].split('.')\n",
    "                    res = m1.search(x[-1])\n",
    "                    inst_ppin = ''\n",
    "                    if res:\n",
    "                        inst_ppin = res[0]\n",
    "                    if inst_ppin and pin_ref:                             \n",
    "                            \n",
    "                        pins[pin_ref] = inst_ppin\n",
    "                        line = 'IO_LOC  \"' + pin_ref + '\"  ' + inst_ppin + ';\\n';\n",
    "                        nlines.append(line)\n",
    "                        line = 'IO_PORT \"' + pin_ref + '\"  IO_TYPE=LVTTL33 PULL_MODE=UP;\\n'\n",
    "                        nlines.append(line)\n",
    "        for i in range(14):            \n",
    "            if 'MEM_CLKO' not in pins:\n",
    "                pin_ref = 'MEM_CLKO'\n",
    "                inst_ppin = 'K15'\n",
    "            if 'MEM_CLKI' not in pins:\n",
    "                pin_ref = 'MEM_CLKI'\n",
    "                inst_ppin = 'L15'  \n",
    "            if 'PA_TXD[0]' not in pins:\n",
    "                pin_ref = 'PA_TXD[0]'\n",
    "                inst_ppin = 'D1'                             \n",
    "            if 'PA_TXD[1]' not in pins:\n",
    "                pin_ref = 'PA_TXD[1]'\n",
    "                inst_ppin = 'D2'                             \n",
    "            if 'PA_TXD[2]' not in pins:\n",
    "                pin_ref = 'PA_TXD[2]'\n",
    "                inst_ppin = 'C1' \n",
    "            if 'PA_TXD[3]' not in pins:\n",
    "                pin_ref = 'PA_TXD[3]'\n",
    "                inst_ppin = 'C2'                             \n",
    "            if 'PA_TX_EN' not in pins:\n",
    "                pin_ref = 'PA_TX_EN'\n",
    "                inst_ppin = 'F1' \n",
    "            if 'PA_GTX_CLK' not in pins:\n",
    "                pin_ref = 'PA_GTX_CLK'\n",
    "                inst_ppin = 'E1' \n",
    "                \n",
    "            if 'PB_TXD[0]' not in pins:\n",
    "                pin_ref = 'PB_TXD[0]'\n",
    "                inst_ppin = 'L1'                             \n",
    "            if 'PB_TXD[1]' not in pins:\n",
    "                pin_ref = 'PB_TXD[1]'\n",
    "                inst_ppin = 'K2'                             \n",
    "            if 'PB_TXD[2]' not in pins:\n",
    "                pin_ref = 'PB_TXD[2]'\n",
    "                inst_ppin = 'K1' \n",
    "            if 'PB_TXD[3]' not in pins:\n",
    "                pin_ref = 'PB_TXD[3]'\n",
    "                inst_ppin = 'J3'                             \n",
    "            if 'PB_TX_EN' not in pins:\n",
    "                pin_ref = 'PB_TX_EN'\n",
    "                inst_ppin = 'M1' \n",
    "            if 'PB_GTX_CLK' not in pins:\n",
    "                pin_ref = 'PB_GTX_CLK'\n",
    "                inst_ppin = 'L2'                        \n",
    "            pins[pin_ref] = inst_ppin\n",
    "            line = 'IO_LOC  \"' + pin_ref + '\"  ' + inst_ppin + ';\\n';\n",
    "            nlines.append(line)\n",
    "            line = 'IO_PORT \"' + pin_ref + '\"  IO_TYPE=LVTTL33 PULL_MODE=UP;\\n'\n",
    "            nlines.append(line)  \n",
    "        \n",
    "        min_dual_ucf = 'E:/proj_Enoch/leaps_local/prj_ll/hdl_ll/gowin/nightly/mini_rcv/dual/Mini_Rcv_CPNdual_20220718/dual_rcv.cst'\n",
    "        with open(min_dual_ucf,'w') as f:\n",
    "            f.writelines(nlines)                        \n",
    "        return pins, nlines"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 73,
   "id": "638e729d",
   "metadata": {},
   "outputs": [],
   "source": [
    "pins, nlines = pin_extractor(pin_txt)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 74,
   "id": "aa1232cb",
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "data": {
      "text/plain": [
       "199"
      ]
     },
     "execution_count": 74,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "len(pins)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 75,
   "id": "45dc8c73",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{'BDT_OT[0]': 'N7',\n",
       " 'BDT_OT[9]': 'N10',\n",
       " 'BDT_OT[10]': 'V12',\n",
       " 'BDT_OT[11]': 'P11',\n",
       " 'BDT_OT[12]': 'V14',\n",
       " 'BDT_OT[13]': 'T11',\n",
       " 'BDT_OT[14]': 'V16',\n",
       " 'BDT_OT[15]': 'E8',\n",
       " 'BDT_OT[16]': 'L4',\n",
       " 'BDT_OT[17]': 'L6',\n",
       " 'BDT_OT[18]': 'H6',\n",
       " 'BDT_OT[1]': 'T6',\n",
       " 'BDT_OT[19]': 'H5',\n",
       " 'BDT_OT[20]': 'F6',\n",
       " 'BDT_OT[21]': 'F3',\n",
       " 'BDT_OT[22]': 'C4',\n",
       " 'BDT_OT[23]': 'D3',\n",
       " 'BDT_OT[24]': 'B6',\n",
       " 'BDT_OT[25]': 'D6',\n",
       " 'BDT_OT[26]': 'A7',\n",
       " 'BDT_OT[27]': 'A9',\n",
       " 'BDT_OT[28]': 'H3',\n",
       " 'BDT_OT[2]': 'V5',\n",
       " 'BDT_OT[29]': 'C10',\n",
       " 'BDT_OT[3]': 'P8',\n",
       " 'BDT_OT[4]': 'V7',\n",
       " 'BDT_OT[5]': 'R8',\n",
       " 'BDT_OT[6]': 'V9',\n",
       " 'BDT_OT[7]': 'N9',\n",
       " 'BDT_OT[8]': 'U10',\n",
       " 'RX_PF10U': 'G9',\n",
       " 'SLVDRVIO': 'D14',\n",
       " 'MS_DATA': 'K3',\n",
       " 'MASTER': 'A16',\n",
       " 'IMCODE[0]': 'A12',\n",
       " 'IMCODE[1]': 'E13',\n",
       " 'CSN_PF6U': 'F11',\n",
       " 'IMCODE[2]': 'A13',\n",
       " 'TX_PF8U': 'B14',\n",
       " 'IMCODE[3]': 'D4',\n",
       " 'TH2': 'E12',\n",
       " 'TH1': 'C12',\n",
       " 'ABE_OT[0]': 'U1',\n",
       " 'ABE_OT[1]': 'T2',\n",
       " 'ABE_OT[2]': 'U2',\n",
       " 'ABE_OT[3]': 'R3',\n",
       " 'DCLK': 'T1',\n",
       " 'ABE_OT[4]': 'T3',\n",
       " 'LAT': 'P2',\n",
       " 'GCLK': 'T4',\n",
       " 'CNT_RX': 'B3',\n",
       " 'CNTSPCS': 'E6',\n",
       " 'CNT_TX': 'A3',\n",
       " 'RESET_N': 'A2',\n",
       " 'GDT_OT[0]': 'R5',\n",
       " 'GDT_OT[9]': 'V11',\n",
       " 'GDT_OT[10]': 'R10',\n",
       " 'GDT_OT[11]': 'V13',\n",
       " 'GDT_OT[12]': 'T10',\n",
       " 'GDT_OT[13]': 'V15',\n",
       " 'GDT_OT[14]': 'E7',\n",
       " 'GDT_OT[15]': 'U16',\n",
       " 'GDT_OT[16]': 'K4',\n",
       " 'GDT_OT[17]': 'K5',\n",
       " 'GDT_OT[18]': 'K6',\n",
       " 'GDT_OT[1]': 'V4',\n",
       " 'GDT_OT[19]': 'F2',\n",
       " 'GDT_OT[20]': 'H4',\n",
       " 'GDT_OT[21]': 'F4',\n",
       " 'GDT_OT[22]': 'F5',\n",
       " 'GDT_OT[23]': 'B4',\n",
       " 'GDT_OT[24]': 'C5',\n",
       " 'GDT_OT[25]': 'A6',\n",
       " 'GDT_OT[26]': 'D8',\n",
       " 'GDT_OT[27]': 'B8',\n",
       " 'GDT_OT[28]': 'C9',\n",
       " 'GDT_OT[2]': 'P7',\n",
       " 'GDT_OT[29]': 'F10',\n",
       " 'GDT_OT[3]': 'V6',\n",
       " 'GDT_OT[4]': 'R7',\n",
       " 'GDT_OT[5]': 'U8',\n",
       " 'GDT_OT[6]': 'T8',\n",
       " 'GDT_OT[7]': 'T9',\n",
       " 'GDT_OT[8]': 'M10',\n",
       " 'PA_LED2': 'L3',\n",
       " 'PB_LED2': 'M5',\n",
       " 'MEM_A[0]': 'K17',\n",
       " 'MEM_A[10]': 'K18',\n",
       " 'MEM_A[1]': 'L18',\n",
       " 'MEM_A[2]': 'L17',\n",
       " 'MEM_A[3]': 'L12',\n",
       " 'MEM_A[4]': 'L16',\n",
       " 'MEM_A[5]': 'G16',\n",
       " 'MEM_A[6]': 'K16',\n",
       " 'MEM_A[7]': 'K14',\n",
       " 'MEM_A[8]': 'K13',\n",
       " 'MEM_A[9]': 'K12',\n",
       " 'MEM_BA[0]': 'J18',\n",
       " 'MEM_BA[1]': 'J16',\n",
       " 'MEM_CAS_N': 'G18',\n",
       " 'MEM_CKE': 'J13',\n",
       " 'MEM_CS_N': 'H17',\n",
       " 'MEM_D[0]': 'C17',\n",
       " 'MEM_D[10]': 'H12',\n",
       " 'MEM_D[11]': 'H14',\n",
       " 'MEM_D[12]': 'H13',\n",
       " 'MEM_D[13]': 'F14',\n",
       " 'MEM_D[14]': 'G14',\n",
       " 'MEM_D[15]': 'G13',\n",
       " 'MEM_D[16]': 'N18',\n",
       " 'MEM_D[17]': 'N17',\n",
       " 'MEM_D[18]': 'P18',\n",
       " 'MEM_D[19]': 'P17',\n",
       " 'MEM_D[1]': 'C18',\n",
       " 'MEM_D[20]': 'T18',\n",
       " 'MEM_D[21]': 'U18',\n",
       " 'MEM_D[22]': 'T17',\n",
       " 'MEM_D[23]': 'U17',\n",
       " 'MEM_D[24]': 'M14',\n",
       " 'MEM_D[25]': 'N14',\n",
       " 'MEM_D[26]': 'N15',\n",
       " 'MEM_D[27]': 'N16',\n",
       " 'MEM_D[28]': 'M16',\n",
       " 'MEM_D[29]': 'M13',\n",
       " 'MEM_D[2]': 'D17',\n",
       " 'MEM_D[30]': 'L14',\n",
       " 'MEM_D[31]': 'L13',\n",
       " 'MEM_D[3]': 'E16',\n",
       " 'MEM_D[4]': 'D18',\n",
       " 'MEM_D[5]': 'F16',\n",
       " 'MEM_D[6]': 'E18',\n",
       " 'MEM_D[7]': 'F15',\n",
       " 'MEM_D[8]': 'H15',\n",
       " 'MEM_D[9]': 'H16',\n",
       " 'MEM_DQM[0]': 'F17',\n",
       " 'MEM_DQM[1]': 'M18',\n",
       " 'MEM_RAS_N': 'H18',\n",
       " 'MEM_WE_N': 'F18',\n",
       " 'RDT_OT[0]': 'N6',\n",
       " 'RDT_OT[9]': 'F8',\n",
       " 'RDT_OT[10]': 'U11',\n",
       " 'RDT_OT[11]': 'N11',\n",
       " 'RDT_OT[12]': 'G8',\n",
       " 'RDT_OT[13]': 'R11',\n",
       " 'RDT_OT[14]': 'U15',\n",
       " 'RDT_OT[15]': 'T12',\n",
       " 'RDT_OT[16]': 'N3',\n",
       " 'RDT_OT[17]': 'L7',\n",
       " 'RDT_OT[18]': 'J6',\n",
       " 'RDT_OT[1]': 'T5',\n",
       " 'RDT_OT[19]': 'J7',\n",
       " 'RDT_OT[20]': 'G6',\n",
       " 'RDT_OT[21]': 'H7',\n",
       " 'RDT_OT[22]': 'E4',\n",
       " 'RDT_OT[23]': 'E3',\n",
       " 'RDT_OT[24]': 'A5',\n",
       " 'RDT_OT[25]': 'C6',\n",
       " 'RDT_OT[26]': 'C7',\n",
       " 'RDT_OT[27]': 'C8',\n",
       " 'RDT_OT[28]': 'A8',\n",
       " 'RDT_OT[2]': 'U5',\n",
       " 'RDT_OT[29]': 'F9',\n",
       " 'RDT_OT[3]': 'N8',\n",
       " 'RDT_OT[4]': 'U7',\n",
       " 'RDT_OT[5]': 'T7',\n",
       " 'RDT_OT[6]': 'F7',\n",
       " 'RDT_OT[7]': 'M8',\n",
       " 'RDT_OT[8]': 'V10',\n",
       " 'PA_RXD[0]': 'J1',\n",
       " 'PB_RXD[0]': 'N4',\n",
       " 'PA_RXD[1]': 'H1',\n",
       " 'PB_RXD[1]': 'N1',\n",
       " 'PA_RXD[2]': 'H2',\n",
       " 'PB_RXD[2]': 'N2',\n",
       " 'PA_RXD[3]': 'G3',\n",
       " 'PB_RXD[3]': 'M3',\n",
       " 'PA_RX_DV': 'G1',\n",
       " 'PB_RX_DV': 'P1',\n",
       " 'PA_RX_CLK': 'D9',\n",
       " 'PB_RX_CLK': 'L5',\n",
       " 'ISP_CK': 'R15',\n",
       " 'ISP_CS': 'V3',\n",
       " 'ISP_Q': 'R13',\n",
       " 'ISP_D': 'T13',\n",
       " 'XCLK_IN': 'T14',\n",
       " 'PB_GTX_CLK': 'L2',\n",
       " 'PB_TX_EN': 'M1',\n",
       " 'PB_TXD[3]': 'J3',\n",
       " 'PB_TXD[2]': 'K1',\n",
       " 'PB_TXD[1]': 'K2',\n",
       " 'PB_TXD[0]': 'L1',\n",
       " 'PA_GTX_CLK': 'E1',\n",
       " 'PA_TX_EN': 'F1',\n",
       " 'PA_TXD[3]': 'C2',\n",
       " 'PA_TXD[2]': 'C1',\n",
       " 'PA_TXD[1]': 'D2',\n",
       " 'PA_TXD[0]': 'D1',\n",
       " 'MEM_CLKI': 'L15',\n",
       " 'MEM_CLKO': 'K15'}"
      ]
     },
     "execution_count": 75,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "pins"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 25,
   "id": "78846a09",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['IO_LOC  \"#CLK25M\"  B9;\\n',\n",
       " 'IO_PORT \"#CLK25M\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"BDT_OT[0]\"  N7;\\n',\n",
       " 'IO_PORT \"BDT_OT[0]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"BDT_OT[9]\"  N10;\\n',\n",
       " 'IO_PORT \"BDT_OT[9]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"BDT_OT[10]\"  V12;\\n',\n",
       " 'IO_PORT \"BDT_OT[10]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"BDT_OT[11]\"  P11;\\n',\n",
       " 'IO_PORT \"BDT_OT[11]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"BDT_OT[12]\"  V14;\\n',\n",
       " 'IO_PORT \"BDT_OT[12]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"BDT_OT[13]\"  T11;\\n',\n",
       " 'IO_PORT \"BDT_OT[13]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"BDT_OT[14]\"  V16;\\n',\n",
       " 'IO_PORT \"BDT_OT[14]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"BDT_OT[15]\"  E8;\\n',\n",
       " 'IO_PORT \"BDT_OT[15]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"BDT_OT[16]\"  L4;\\n',\n",
       " 'IO_PORT \"BDT_OT[16]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"BDT_OT[17]\"  L6;\\n',\n",
       " 'IO_PORT \"BDT_OT[17]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"BDT_OT[18]\"  H6;\\n',\n",
       " 'IO_PORT \"BDT_OT[18]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"BDT_OT[1]\"  T6;\\n',\n",
       " 'IO_PORT \"BDT_OT[1]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"BDT_OT[19]\"  H5;\\n',\n",
       " 'IO_PORT \"BDT_OT[19]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"BDT_OT[20]\"  F6;\\n',\n",
       " 'IO_PORT \"BDT_OT[20]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"BDT_OT[21]\"  F3;\\n',\n",
       " 'IO_PORT \"BDT_OT[21]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"BDT_OT[22]\"  C4;\\n',\n",
       " 'IO_PORT \"BDT_OT[22]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"BDT_OT[23]\"  D3;\\n',\n",
       " 'IO_PORT \"BDT_OT[23]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"BDT_OT[24]\"  B6;\\n',\n",
       " 'IO_PORT \"BDT_OT[24]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"BDT_OT[25]\"  D6;\\n',\n",
       " 'IO_PORT \"BDT_OT[25]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"BDT_OT[26]\"  A7;\\n',\n",
       " 'IO_PORT \"BDT_OT[26]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"BDT_OT[27]\"  A9;\\n',\n",
       " 'IO_PORT \"BDT_OT[27]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"BDT_OT[28]\"  H3;\\n',\n",
       " 'IO_PORT \"BDT_OT[28]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"BDT_OT[2]\"  V5;\\n',\n",
       " 'IO_PORT \"BDT_OT[2]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"BDT_OT[29]\"  C10;\\n',\n",
       " 'IO_PORT \"BDT_OT[29]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"BDT_OT[30]\"  C11;\\n',\n",
       " 'IO_PORT \"BDT_OT[30]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"BDT_OT[31]\"  D11;\\n',\n",
       " 'IO_PORT \"BDT_OT[31]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"BDT_OT[3]\"  P8;\\n',\n",
       " 'IO_PORT \"BDT_OT[3]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"BDT_OT[4]\"  V7;\\n',\n",
       " 'IO_PORT \"BDT_OT[4]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"BDT_OT[5]\"  R8;\\n',\n",
       " 'IO_PORT \"BDT_OT[5]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"BDT_OT[6]\"  V9;\\n',\n",
       " 'IO_PORT \"BDT_OT[6]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"BDT_OT[7]\"  N9;\\n',\n",
       " 'IO_PORT \"BDT_OT[7]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"BDT_OT[8]\"  U10;\\n',\n",
       " 'IO_PORT \"BDT_OT[8]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"RX_PF10U\"  G9;\\n',\n",
       " 'IO_PORT \"RX_PF10U\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"SLVDRVIO\"  D14;\\n',\n",
       " 'IO_PORT \"SLVDRVIO\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MS_DATA\"  K3;\\n',\n",
       " 'IO_PORT \"MS_DATA\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MASTER\"  A16;\\n',\n",
       " 'IO_PORT \"MASTER\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"IMCODE[0]\"  A12;\\n',\n",
       " 'IO_PORT \"IMCODE[0]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"IMCODE[1]\"  E13;\\n',\n",
       " 'IO_PORT \"IMCODE[1]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"CSN_PF6U\"  F11;\\n',\n",
       " 'IO_PORT \"CSN_PF6U\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"IMCODE[2]\"  A13;\\n',\n",
       " 'IO_PORT \"IMCODE[2]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"TX_PF8U\"  B14;\\n',\n",
       " 'IO_PORT \"TX_PF8U\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"IMCODE[3]\"  D4;\\n',\n",
       " 'IO_PORT \"IMCODE[3]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"TH2\"  E12;\\n',\n",
       " 'IO_PORT \"TH2\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"TH1\"  C12;\\n',\n",
       " 'IO_PORT \"TH1\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"ABE_OT[0]\"  U1;\\n',\n",
       " 'IO_PORT \"ABE_OT[0]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"ABE_OT[1]\"  T2;\\n',\n",
       " 'IO_PORT \"ABE_OT[1]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"ABE_OT[2]\"  U2;\\n',\n",
       " 'IO_PORT \"ABE_OT[2]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"ABE_OT[3]\"  R3;\\n',\n",
       " 'IO_PORT \"ABE_OT[3]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"DCLK\"  T1;\\n',\n",
       " 'IO_PORT \"DCLK\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"ABE_OT[4]\"  T3;\\n',\n",
       " 'IO_PORT \"ABE_OT[4]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"LAT\"  P2;\\n',\n",
       " 'IO_PORT \"LAT\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"GCLK\"  T4;\\n',\n",
       " 'IO_PORT \"GCLK\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"CNT_RX\"  B3;\\n',\n",
       " 'IO_PORT \"CNT_RX\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"CNTSPCS\"  E6;\\n',\n",
       " 'IO_PORT \"CNTSPCS\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"CNT_TX\"  A3;\\n',\n",
       " 'IO_PORT \"CNT_TX\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"C_DONE\"  P13;\\n',\n",
       " 'IO_PORT \"C_DONE\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"ENET_RST_N\"  A2;\\n',\n",
       " 'IO_PORT \"ENET_RST_N\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"GDT_OT[0]\"  R5;\\n',\n",
       " 'IO_PORT \"GDT_OT[0]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"GDT_OT[9]\"  V11;\\n',\n",
       " 'IO_PORT \"GDT_OT[9]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"GDT_OT[10]\"  R10;\\n',\n",
       " 'IO_PORT \"GDT_OT[10]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"GDT_OT[11]\"  V13;\\n',\n",
       " 'IO_PORT \"GDT_OT[11]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"GDT_OT[12]\"  T10;\\n',\n",
       " 'IO_PORT \"GDT_OT[12]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"GDT_OT[13]\"  V15;\\n',\n",
       " 'IO_PORT \"GDT_OT[13]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"GDT_OT[14]\"  E7;\\n',\n",
       " 'IO_PORT \"GDT_OT[14]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"GDT_OT[15]\"  U16;\\n',\n",
       " 'IO_PORT \"GDT_OT[15]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"GDT_OT[16]\"  K4;\\n',\n",
       " 'IO_PORT \"GDT_OT[16]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"GDT_OT[17]\"  K5;\\n',\n",
       " 'IO_PORT \"GDT_OT[17]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"GDT_OT[18]\"  K6;\\n',\n",
       " 'IO_PORT \"GDT_OT[18]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"GDT_OT[1]\"  V4;\\n',\n",
       " 'IO_PORT \"GDT_OT[1]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"GDT_OT[19]\"  F2;\\n',\n",
       " 'IO_PORT \"GDT_OT[19]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"GDT_OT[20]\"  H4;\\n',\n",
       " 'IO_PORT \"GDT_OT[20]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"GDT_OT[21]\"  F4;\\n',\n",
       " 'IO_PORT \"GDT_OT[21]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"GDT_OT[22]\"  F5;\\n',\n",
       " 'IO_PORT \"GDT_OT[22]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"GDT_OT[23]\"  B4;\\n',\n",
       " 'IO_PORT \"GDT_OT[23]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"GDT_OT[24]\"  C5;\\n',\n",
       " 'IO_PORT \"GDT_OT[24]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"GDT_OT[25]\"  A6;\\n',\n",
       " 'IO_PORT \"GDT_OT[25]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"GDT_OT[26]\"  D8;\\n',\n",
       " 'IO_PORT \"GDT_OT[26]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"GDT_OT[27]\"  B8;\\n',\n",
       " 'IO_PORT \"GDT_OT[27]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"GDT_OT[28]\"  C9;\\n',\n",
       " 'IO_PORT \"GDT_OT[28]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"GDT_OT[2]\"  P7;\\n',\n",
       " 'IO_PORT \"GDT_OT[2]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"GDT_OT[29]\"  F10;\\n',\n",
       " 'IO_PORT \"GDT_OT[29]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"GDT_OT[30]\"  B11;\\n',\n",
       " 'IO_PORT \"GDT_OT[30]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"GDT_OT[31]\"  B12;\\n',\n",
       " 'IO_PORT \"GDT_OT[31]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"GDT_OT[3]\"  V6;\\n',\n",
       " 'IO_PORT \"GDT_OT[3]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"GDT_OT[4]\"  R7;\\n',\n",
       " 'IO_PORT \"GDT_OT[4]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"GDT_OT[5]\"  U8;\\n',\n",
       " 'IO_PORT \"GDT_OT[5]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"GDT_OT[6]\"  T8;\\n',\n",
       " 'IO_PORT \"GDT_OT[6]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"GDT_OT[7]\"  T9;\\n',\n",
       " 'IO_PORT \"GDT_OT[7]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"GDT_OT[8]\"  M10;\\n',\n",
       " 'IO_PORT \"GDT_OT[8]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"LED1_A\"  L3;\\n',\n",
       " 'IO_PORT \"LED1_A\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"LED1_B\"  M5;\\n',\n",
       " 'IO_PORT \"LED1_B\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MODE2\"  N12;\\n',\n",
       " 'IO_PORT \"MODE2\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_A[0]\"  K17;\\n',\n",
       " 'IO_PORT \"MEM_A[0]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_A[10]\"  K18;\\n',\n",
       " 'IO_PORT \"MEM_A[10]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_A[1]\"  L18;\\n',\n",
       " 'IO_PORT \"MEM_A[1]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_A[2]\"  L17;\\n',\n",
       " 'IO_PORT \"MEM_A[2]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_A[3]\"  L12;\\n',\n",
       " 'IO_PORT \"MEM_A[3]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_A[4]\"  L16;\\n',\n",
       " 'IO_PORT \"MEM_A[4]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_A[5]\"  G16;\\n',\n",
       " 'IO_PORT \"MEM_A[5]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_A[6]\"  K16;\\n',\n",
       " 'IO_PORT \"MEM_A[6]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_A[7]\"  K14;\\n',\n",
       " 'IO_PORT \"MEM_A[7]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_A[8]\"  K13;\\n',\n",
       " 'IO_PORT \"MEM_A[8]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_A[9]\"  K12;\\n',\n",
       " 'IO_PORT \"MEM_A[9]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_BA[0]\"  J18;\\n',\n",
       " 'IO_PORT \"MEM_BA[0]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_BA[1]\"  J16;\\n',\n",
       " 'IO_PORT \"MEM_BA[1]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_CAS_N\"  G18;\\n',\n",
       " 'IO_PORT \"MEM_CAS_N\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_CKE\"  J13;\\n',\n",
       " 'IO_PORT \"MEM_CKE\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_CLK\"  K15;\\n',\n",
       " 'IO_PORT \"MEM_CLK\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_CS_N\"  H17;\\n',\n",
       " 'IO_PORT \"MEM_CS_N\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_D[0]\"  C17;\\n',\n",
       " 'IO_PORT \"MEM_D[0]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_D[10]\"  H12;\\n',\n",
       " 'IO_PORT \"MEM_D[10]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_D[11]\"  H14;\\n',\n",
       " 'IO_PORT \"MEM_D[11]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_D[12]\"  H13;\\n',\n",
       " 'IO_PORT \"MEM_D[12]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_D[13]\"  F14;\\n',\n",
       " 'IO_PORT \"MEM_D[13]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_D[14]\"  G14;\\n',\n",
       " 'IO_PORT \"MEM_D[14]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_D[15]\"  G13;\\n',\n",
       " 'IO_PORT \"MEM_D[15]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_D[16]\"  N18;\\n',\n",
       " 'IO_PORT \"MEM_D[16]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_D[17]\"  N17;\\n',\n",
       " 'IO_PORT \"MEM_D[17]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_D[18]\"  P18;\\n',\n",
       " 'IO_PORT \"MEM_D[18]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_D[19]\"  P17;\\n',\n",
       " 'IO_PORT \"MEM_D[19]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_D[1]\"  C18;\\n',\n",
       " 'IO_PORT \"MEM_D[1]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_D[20]\"  T18;\\n',\n",
       " 'IO_PORT \"MEM_D[20]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_D[21]\"  U18;\\n',\n",
       " 'IO_PORT \"MEM_D[21]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_D[22]\"  T17;\\n',\n",
       " 'IO_PORT \"MEM_D[22]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_D[23]\"  U17;\\n',\n",
       " 'IO_PORT \"MEM_D[23]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_D[24]\"  M14;\\n',\n",
       " 'IO_PORT \"MEM_D[24]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_D[25]\"  N14;\\n',\n",
       " 'IO_PORT \"MEM_D[25]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_D[26]\"  N15;\\n',\n",
       " 'IO_PORT \"MEM_D[26]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_D[27]\"  N16;\\n',\n",
       " 'IO_PORT \"MEM_D[27]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_D[28]\"  M16;\\n',\n",
       " 'IO_PORT \"MEM_D[28]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_D[29]\"  M13;\\n',\n",
       " 'IO_PORT \"MEM_D[29]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_D[2]\"  D17;\\n',\n",
       " 'IO_PORT \"MEM_D[2]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_D[30]\"  L14;\\n',\n",
       " 'IO_PORT \"MEM_D[30]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_D[31]\"  L13;\\n',\n",
       " 'IO_PORT \"MEM_D[31]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_D[3]\"  E16;\\n',\n",
       " 'IO_PORT \"MEM_D[3]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_D[4]\"  D18;\\n',\n",
       " 'IO_PORT \"MEM_D[4]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_D[5]\"  F16;\\n',\n",
       " 'IO_PORT \"MEM_D[5]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_D[6]\"  E18;\\n',\n",
       " 'IO_PORT \"MEM_D[6]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_D[7]\"  F15;\\n',\n",
       " 'IO_PORT \"MEM_D[7]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_D[8]\"  H15;\\n',\n",
       " 'IO_PORT \"MEM_D[8]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_D[9]\"  H16;\\n',\n",
       " 'IO_PORT \"MEM_D[9]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_DQM[0]\"  F17;\\n',\n",
       " 'IO_PORT \"MEM_DQM[0]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_DQM[1]\"  M18;\\n',\n",
       " 'IO_PORT \"MEM_DQM[1]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_DQM[2]\"  P15;\\n',\n",
       " 'IO_PORT \"MEM_DQM[2]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_DQM[3]\"  P16;\\n',\n",
       " 'IO_PORT \"MEM_DQM[3]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_RAS_N\"  H18;\\n',\n",
       " 'IO_PORT \"MEM_RAS_N\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"MEM_WE_N\"  F18;\\n',\n",
       " 'IO_PORT \"MEM_WE_N\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"RDT_OT[0]\"  N6;\\n',\n",
       " 'IO_PORT \"RDT_OT[0]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"RDT_OT[9]\"  F8;\\n',\n",
       " 'IO_PORT \"RDT_OT[9]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"RDT_OT[10]\"  U11;\\n',\n",
       " 'IO_PORT \"RDT_OT[10]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"RDT_OT[11]\"  N11;\\n',\n",
       " 'IO_PORT \"RDT_OT[11]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"RDT_OT[12]\"  G8;\\n',\n",
       " 'IO_PORT \"RDT_OT[12]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"RDT_OT[13]\"  R11;\\n',\n",
       " 'IO_PORT \"RDT_OT[13]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"RDT_OT[14]\"  U15;\\n',\n",
       " 'IO_PORT \"RDT_OT[14]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"RDT_OT[15]\"  T12;\\n',\n",
       " 'IO_PORT \"RDT_OT[15]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"RDT_OT[16]\"  N3;\\n',\n",
       " 'IO_PORT \"RDT_OT[16]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"RDT_OT[17]\"  L7;\\n',\n",
       " 'IO_PORT \"RDT_OT[17]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"RDT_OT[18]\"  J6;\\n',\n",
       " 'IO_PORT \"RDT_OT[18]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"RDT_OT[1]\"  T5;\\n',\n",
       " 'IO_PORT \"RDT_OT[1]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"RDT_OT[19]\"  J7;\\n',\n",
       " 'IO_PORT \"RDT_OT[19]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"RDT_OT[20]\"  G6;\\n',\n",
       " 'IO_PORT \"RDT_OT[20]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"RDT_OT[21]\"  H7;\\n',\n",
       " 'IO_PORT \"RDT_OT[21]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"RDT_OT[22]\"  E4;\\n',\n",
       " 'IO_PORT \"RDT_OT[22]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"RDT_OT[23]\"  E3;\\n',\n",
       " 'IO_PORT \"RDT_OT[23]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"RDT_OT[24]\"  A5;\\n',\n",
       " 'IO_PORT \"RDT_OT[24]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"RDT_OT[25]\"  C6;\\n',\n",
       " 'IO_PORT \"RDT_OT[25]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"RDT_OT[26]\"  C7;\\n',\n",
       " 'IO_PORT \"RDT_OT[26]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"RDT_OT[27]\"  C8;\\n',\n",
       " 'IO_PORT \"RDT_OT[27]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"RDT_OT[28]\"  A8;\\n',\n",
       " 'IO_PORT \"RDT_OT[28]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"RDT_OT[2]\"  U5;\\n',\n",
       " 'IO_PORT \"RDT_OT[2]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"RDT_OT[29]\"  F9;\\n',\n",
       " 'IO_PORT \"RDT_OT[29]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"RDT_OT[30]\"  A10;\\n',\n",
       " 'IO_PORT \"RDT_OT[30]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"RDT_OT[31]\"  A11;\\n',\n",
       " 'IO_PORT \"RDT_OT[31]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"RDT_OT[3]\"  N8;\\n',\n",
       " 'IO_PORT \"RDT_OT[3]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"RDT_OT[4]\"  U7;\\n',\n",
       " 'IO_PORT \"RDT_OT[4]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"RDT_OT[5]\"  T7;\\n',\n",
       " 'IO_PORT \"RDT_OT[5]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"RDT_OT[6]\"  F7;\\n',\n",
       " 'IO_PORT \"RDT_OT[6]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"RDT_OT[7]\"  M8;\\n',\n",
       " 'IO_PORT \"RDT_OT[7]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"RDT_OT[8]\"  V10;\\n',\n",
       " 'IO_PORT \"RDT_OT[8]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"READY\"  U3;\\n',\n",
       " 'IO_PORT \"READY\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"RECONF_N\"  V2;\\n',\n",
       " 'IO_PORT \"RECONF_N\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"PA_RXD[0]\"  J1;\\n',\n",
       " 'IO_PORT \"PA_RXD[0]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"PB_RXD[0]\"  N4;\\n',\n",
       " 'IO_PORT \"PB_RXD[0]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"PA_RXD[1]\"  H1;\\n',\n",
       " 'IO_PORT \"PA_RXD[1]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"PB_RXD[1]\"  N1;\\n',\n",
       " 'IO_PORT \"PB_RXD[1]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"PA_RXD[2]\"  H2;\\n',\n",
       " 'IO_PORT \"PA_RXD[2]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"PB_RXD[2]\"  N2;\\n',\n",
       " 'IO_PORT \"PB_RXD[2]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"PA_RXD[3]\"  G3;\\n',\n",
       " 'IO_PORT \"PA_RXD[3]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"PB_RXD[3]\"  M3;\\n',\n",
       " 'IO_PORT \"PB_RXD[3]\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"PA_RX_DV\"  G1;\\n',\n",
       " 'IO_PORT \"PA_RX_DV\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"PB_RX_DV\"  P1;\\n',\n",
       " 'IO_PORT \"PB_RX_DV\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"PA_RX_CLK\"  D9;\\n',\n",
       " 'IO_PORT \"PA_RX_CLK\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"PB_RX_CLK\"  L5;\\n',\n",
       " 'IO_PORT \"PB_RX_CLK\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"ISP_CK\"  R15;\\n',\n",
       " 'IO_PORT \"ISP_CK\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"ISP_CS\"  V3;\\n',\n",
       " 'IO_PORT \"ISP_CS\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"ISP_Q\"  R13;\\n',\n",
       " 'IO_PORT \"ISP_Q\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"ISP_D\"  T13;\\n',\n",
       " 'IO_PORT \"ISP_D\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"ISP_WE#\"  V8;\\n',\n",
       " 'IO_PORT \"ISP_WE#\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n',\n",
       " 'IO_LOC  \"XCLK_IN\"  T14;\\n',\n",
       " 'IO_PORT \"XCLK_IN\"  IO_TYPE=LVTTL33 PULL_MODE=UP DRIVE=8;\\n']"
      ]
     },
     "execution_count": 25,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "nlines"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 141,
   "id": "31336c7b",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 41,
   "id": "0c2ba69e",
   "metadata": {},
   "outputs": [],
   "source": [
    "rcv_ucf = './pins/rcv.ucf'"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 57,
   "id": "a8efe617",
   "metadata": {},
   "outputs": [],
   "source": [
    "def deduce_signal_in_FPGA(ucf_path):\n",
    "    if os.path.exists(ucf_path):\n",
    "        dat = None\n",
    "        signals = {}\n",
    "        with open(ucf_path,'r') as f:\n",
    "            dat = f.readlines()\n",
    "            #print(dat)\n",
    "        for line in dat:\n",
    "            if 'LOC' in line and line.strip().startswith('NET'):\n",
    "                res = line.split('\"')\n",
    "                signal = res[1].replace('<','[').replace('>',']')\n",
    "                loc = res[3]\n",
    "                signals[signal] = loc\n",
    "        return signals"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 136,
   "id": "50b2bb77",
   "metadata": {},
   "outputs": [],
   "source": [
    "new_ucf = 'pretty.ucf'\n",
    "dlines = []\n",
    "for line in open(rcv_ucf,'r'):\n",
    "    if line.strip():\n",
    "        if line.strip()[0] != '#':\n",
    "            dlines.append(line)\n",
    "with open(new_ucf,'w') as f:\n",
    "    f.writelines(dlines)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "edd89431",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 51,
   "id": "4658b79f",
   "metadata": {},
   "outputs": [],
   "source": [
    "s = 'NET \"MEM_D<25>\"  LOC = \"N14\" |IOSTANDARD = LVTTL  |PULLUP ; #RAMD25_150M'"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 54,
   "id": "da83c1f9",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['NET ',\n",
       " 'MEM_D<25>',\n",
       " '  LOC = ',\n",
       " 'N14',\n",
       " ' |IOSTANDARD = LVTTL  |PULLUP ; #RAMD25_150M']"
      ]
     },
     "execution_count": 54,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "s.split('\"')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 60,
   "id": "3564c6ef",
   "metadata": {},
   "outputs": [],
   "source": [
    "signals = deduce_signal_in_FPGA(rcv_ucf)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 61,
   "id": "07865dee",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "198"
      ]
     },
     "execution_count": 61,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "len(signals)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 62,
   "id": "0512878c",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{'GCLK': 'T4',\n",
       " 'DCLK': 'T1',\n",
       " 'LAT': 'P2',\n",
       " 'RDT_OT[0]': 'N6',\n",
       " 'RDT_OT[1]': 'T5',\n",
       " 'RDT_OT[2]': 'U5',\n",
       " 'RDT_OT[3]': 'N8',\n",
       " 'RDT_OT[4]': 'U7',\n",
       " 'RDT_OT[5]': 'T7',\n",
       " 'RDT_OT[6]': 'V8',\n",
       " 'RDT_OT[7]': 'M8',\n",
       " 'RDT_OT[8]': 'V10',\n",
       " 'RDT_OT[9]': 'M11',\n",
       " 'RDT_OT[10]': 'U11',\n",
       " 'RDT_OT[11]': 'N11',\n",
       " 'RDT_OT[12]': 'U13',\n",
       " 'RDT_OT[13]': 'R11',\n",
       " 'RDT_OT[14]': 'U15',\n",
       " 'RDT_OT[15]': 'T12',\n",
       " 'RDT_OT[16]': 'N3',\n",
       " 'RDT_OT[17]': 'L7',\n",
       " 'RDT_OT[18]': 'J6',\n",
       " 'RDT_OT[19]': 'J7',\n",
       " 'RDT_OT[20]': 'G6',\n",
       " 'RDT_OT[21]': 'H7',\n",
       " 'RDT_OT[22]': 'E4',\n",
       " 'RDT_OT[23]': 'E3',\n",
       " 'RDT_OT[24]': 'A5',\n",
       " 'RDT_OT[25]': 'C6',\n",
       " 'RDT_OT[26]': 'C7',\n",
       " 'RDT_OT[27]': 'C8',\n",
       " 'RDT_OT[28]': 'A8',\n",
       " 'RDT_OT[29]': 'F9',\n",
       " 'GDT_OT[0]': 'R5',\n",
       " 'GDT_OT[1]': 'V4',\n",
       " 'GDT_OT[2]': 'P7',\n",
       " 'GDT_OT[3]': 'V6',\n",
       " 'GDT_OT[4]': 'R7',\n",
       " 'GDT_OT[5]': 'U8',\n",
       " 'GDT_OT[6]': 'T8',\n",
       " 'GDT_OT[7]': 'T9',\n",
       " 'GDT_OT[8]': 'M10',\n",
       " 'GDT_OT[9]': 'V11',\n",
       " 'GDT_OT[10]': 'R10',\n",
       " 'GDT_OT[11]': 'V13',\n",
       " 'GDT_OT[12]': 'T10',\n",
       " 'GDT_OT[13]': 'V15',\n",
       " 'GDT_OT[14]': 'P12',\n",
       " 'GDT_OT[15]': 'U16',\n",
       " 'GDT_OT[16]': 'K4',\n",
       " 'GDT_OT[17]': 'K5',\n",
       " 'GDT_OT[18]': 'K6',\n",
       " 'GDT_OT[19]': 'F2',\n",
       " 'GDT_OT[20]': 'H4',\n",
       " 'GDT_OT[21]': 'F4',\n",
       " 'GDT_OT[22]': 'F5',\n",
       " 'GDT_OT[23]': 'B4',\n",
       " 'GDT_OT[24]': 'C5',\n",
       " 'GDT_OT[25]': 'A6',\n",
       " 'GDT_OT[26]': 'D8',\n",
       " 'GDT_OT[27]': 'B8',\n",
       " 'GDT_OT[28]': 'C9',\n",
       " 'GDT_OT[29]': 'A9',\n",
       " 'BDT_OT[0]': 'N7',\n",
       " 'BDT_OT[1]': 'T6',\n",
       " 'BDT_OT[2]': 'V5',\n",
       " 'BDT_OT[3]': 'P8',\n",
       " 'BDT_OT[4]': 'V7',\n",
       " 'BDT_OT[5]': 'R8',\n",
       " 'BDT_OT[6]': 'V9',\n",
       " 'BDT_OT[7]': 'N9',\n",
       " 'BDT_OT[8]': 'U10',\n",
       " 'BDT_OT[9]': 'N10',\n",
       " 'BDT_OT[10]': 'V12',\n",
       " 'BDT_OT[11]': 'P11',\n",
       " 'BDT_OT[12]': 'V14',\n",
       " 'BDT_OT[13]': 'T11',\n",
       " 'BDT_OT[14]': 'V16',\n",
       " 'BDT_OT[15]': 'T14',\n",
       " 'BDT_OT[16]': 'L4',\n",
       " 'BDT_OT[17]': 'L6',\n",
       " 'BDT_OT[18]': 'H6',\n",
       " 'BDT_OT[19]': 'H5',\n",
       " 'BDT_OT[20]': 'F6',\n",
       " 'BDT_OT[21]': 'F3',\n",
       " 'BDT_OT[22]': 'C4',\n",
       " 'BDT_OT[23]': 'D3',\n",
       " 'BDT_OT[24]': 'B6',\n",
       " 'BDT_OT[25]': 'D6',\n",
       " 'BDT_OT[26]': 'A7',\n",
       " 'BDT_OT[27]': 'B9',\n",
       " 'BDT_OT[28]': 'D9',\n",
       " 'BDT_OT[29]': 'C10',\n",
       " 'ABE_OT[0]': 'U1',\n",
       " 'ABE_OT[1]': 'T2',\n",
       " 'ABE_OT[2]': 'U2',\n",
       " 'ABE_OT[3]': 'R3',\n",
       " 'ABE_OT[4]': 'T3',\n",
       " 'IMCODE[3]': 'D4',\n",
       " 'IMCODE[2]': 'A13',\n",
       " 'IMCODE[1]': 'E13',\n",
       " 'IMCODE[0]': 'A12',\n",
       " 'TX_PF8U': 'B14',\n",
       " 'RX_PF10U': 'G9',\n",
       " 'CNTSPCS': 'A4',\n",
       " 'PA_RX_CLK': 'H3',\n",
       " 'PA_RX_DV': 'G1',\n",
       " 'PA_RXD[0]': 'J1',\n",
       " 'PA_RXD[1]': 'H2',\n",
       " 'PA_RXD[2]': 'H1',\n",
       " 'PA_RXD[3]': 'G3',\n",
       " 'PA_LED2': 'M5',\n",
       " 'PA_GTX_CLK': 'E1',\n",
       " 'PA_TX_EN': 'F1',\n",
       " 'PA_TXD[0]': 'D1',\n",
       " 'PA_TXD[1]': 'D2',\n",
       " 'PA_TXD[2]': 'C1',\n",
       " 'PA_TXD[3]': 'C2',\n",
       " 'PB_RX_CLK': 'L5',\n",
       " 'PB_RX_DV': 'P1',\n",
       " 'PB_RXD[0]': 'N4',\n",
       " 'PB_RXD[1]': 'N1',\n",
       " 'PB_RXD[2]': 'N2',\n",
       " 'PB_RXD[3]': 'M3',\n",
       " 'PB_LED2': 'L3',\n",
       " 'PB_GTX_CLK': 'L2',\n",
       " 'PB_TX_EN': 'M1',\n",
       " 'PB_TXD[0]': 'L1',\n",
       " 'PB_TXD[1]': 'K2',\n",
       " 'PB_TXD[2]': 'K1',\n",
       " 'PB_TXD[3]': 'J3',\n",
       " 'MEM_A[0]': 'K17',\n",
       " 'MEM_A[1]': 'L18',\n",
       " 'MEM_A[2]': 'L17',\n",
       " 'MEM_A[3]': 'L12',\n",
       " 'MEM_A[4]': 'L16',\n",
       " 'MEM_A[5]': 'L15',\n",
       " 'MEM_A[6]': 'K15',\n",
       " 'MEM_A[7]': 'K14',\n",
       " 'MEM_A[8]': 'K13',\n",
       " 'MEM_A[9]': 'K12',\n",
       " 'MEM_A[10]': 'K18',\n",
       " 'MEM_BA[0]': 'J18',\n",
       " 'MEM_BA[1]': 'J16',\n",
       " 'MEM_CS_N': 'H17',\n",
       " 'MEM_RAS_N': 'H18',\n",
       " 'MEM_CAS_N': 'G18',\n",
       " 'MEM_WE_N': 'F18',\n",
       " 'MEM_DQM[0]': 'F17',\n",
       " 'MEM_DQM[1]': 'M18',\n",
       " 'MEM_CKE': 'J13',\n",
       " 'MEM_D[0]': 'C17',\n",
       " 'MEM_D[1]': 'C18',\n",
       " 'MEM_D[2]': 'D17',\n",
       " 'MEM_D[3]': 'E16',\n",
       " 'MEM_D[4]': 'D18',\n",
       " 'MEM_D[5]': 'F16',\n",
       " 'MEM_D[6]': 'E18',\n",
       " 'MEM_D[7]': 'F15',\n",
       " 'MEM_D[8]': 'H15',\n",
       " 'MEM_D[9]': 'H16',\n",
       " 'MEM_D[10]': 'H12',\n",
       " 'MEM_D[11]': 'H14',\n",
       " 'MEM_D[12]': 'H13',\n",
       " 'MEM_D[13]': 'F14',\n",
       " 'MEM_D[14]': 'G14',\n",
       " 'MEM_D[15]': 'G13',\n",
       " 'MEM_D[16]': 'N18',\n",
       " 'MEM_D[17]': 'N17',\n",
       " 'MEM_D[18]': 'P18',\n",
       " 'MEM_D[19]': 'P17',\n",
       " 'MEM_D[20]': 'T18',\n",
       " 'MEM_D[21]': 'U18',\n",
       " 'MEM_D[22]': 'T17',\n",
       " 'MEM_D[23]': 'U17',\n",
       " 'MEM_D[24]': 'M14',\n",
       " 'MEM_D[25]': 'N14',\n",
       " 'MEM_D[26]': 'N15',\n",
       " 'MEM_D[27]': 'N16',\n",
       " 'MEM_D[28]': 'M16',\n",
       " 'MEM_D[29]': 'M13',\n",
       " 'MEM_D[30]': 'L14',\n",
       " 'MEM_D[31]': 'L13',\n",
       " 'MEM_CLKO': 'G16',\n",
       " 'MASTER': 'A16',\n",
       " 'MS_DATA': 'A15',\n",
       " 'SLVDRVIO': 'D14',\n",
       " 'ISP_CS': 'V3',\n",
       " 'ISP_CK': 'R15',\n",
       " 'ISP_D': 'T13',\n",
       " 'ISP_Q': 'R13',\n",
       " 'TH1': 'C12',\n",
       " 'TH2': 'E12',\n",
       " 'RESET_N': 'A2',\n",
       " 'CNT_RX': 'B3',\n",
       " 'CNT_TX': 'A3',\n",
       " 'XCLK_IN': 'K3',\n",
       " 'CSN_PF6U': 'F13'}"
      ]
     },
     "execution_count": 62,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "signals"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 34,
   "id": "a20007bd",
   "metadata": {},
   "outputs": [],
   "source": [
    "xls_path = './pins/RCV2_FPGA_signals.xlsx'"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 35,
   "id": "c171ae4e",
   "metadata": {},
   "outputs": [],
   "source": [
    "dtf = pd.read_excel??"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "57cf236c",
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "4f61018c",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.9.13"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
