// Seed: 2519661233
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  uwire id_5 = -1;
  always id_4 = id_5;
  wor id_6 = id_5, id_7;
endmodule
module module_1 (
    output tri id_0,
    input tri0 id_1,
    output logic id_2,
    input logic id_3,
    input tri1 id_4,
    input logic id_5,
    input tri0 id_6,
    input supply1 id_7,
    input tri0 id_8
);
  initial repeat (id_5) id_2 = id_3;
  always id_2 <= 1;
  assign id_2 = id_5;
  supply0 id_10;
  parameter id_11 = -1 <-> id_5;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11
  );
  assign modCall_1.id_5 = 0;
  assign id_10 = id_6;
  wire id_12, id_13;
endmodule
