# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Shrinking_Layer.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.v" \
"../../../../Shrinking_Layer.srcs/sources_1/imports/new/AXIS_REGISTER.v" \
"../../../../Shrinking_Layer.srcs/sources_1/new/Adder_Tree.v" \
"../../../../Shrinking_Layer.srcs/sources_1/new/Convolution.v" \
"../../../../Shrinking_Layer.srcs/sources_1/new/Multiplier_DSP.v" \
"../../../../Shrinking_Layer.srcs/sources_1/new/Shrinking_Layer.v" \
"../../../../Shrinking_Layer.srcs/sources_1/imports/FSRCNN/pipelined_multiplier_2stage.v" \
"../../../../Shrinking_Layer.srcs/sim_1/new/tb_Shrinking_Layer.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
