m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017
vAdder32bits
Z1 !s110 1523929386
!i10b 1
!s100 ]H0^NRAm[`J07LMS2@]Pb2
IaRGi6FQND[V[i<FLg<EL@3
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1521210207
8C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/Adder32bits.v
FC:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/Adder32bits.v
Z4 L0 13
Z5 OV;L;10.5b;63
r1
!s85 0
31
Z6 !s108 1523929386.000000
!s107 C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/Adder32bits.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/Adder32bits.v|
!i113 1
Z7 o-work work
Z8 tCvgOpt 0
n@adder32bits
vALU
R1
!i10b 1
!s100 4m39H3ImK6G:eXIBC2KBK3
I?3Th1F@oFz^K9hD9RbA:31
R2
R0
Z9 w1523922147
8C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/ALU.v
FC:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/ALU.v
L0 20
R5
r1
!s85 0
31
R6
!s107 C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/ALU.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/ALU.v|
!i113 1
R7
R8
n@a@l@u
vALUControl
R1
!i10b 1
!s100 LK@ejQX504aBlnk7I_R=T2
I7QB3=@mRST==R[KnEWBXO1
R2
R0
R9
8C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/ALUControl.v
FC:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/ALUControl.v
Z10 L0 15
R5
r1
!s85 0
31
R6
!s107 C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/ALUControl.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/ALUControl.v|
!i113 1
R7
R8
n@a@l@u@control
vANDGate
R1
!i10b 1
!s100 =@O=aQRi;bazk13J6U>4m3
I0A=RZF7^U_F0[<dHWhE7K1
R2
R0
Z11 w1521210206
8C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/ANDGate.v
FC:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/ANDGate.v
R4
R5
r1
!s85 0
31
R6
!s107 C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/ANDGate.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/ANDGate.v|
!i113 1
R7
R8
n@a@n@d@gate
vControl
R1
!i10b 1
!s100 fTCg4kk?D8AcdMU4U[j0T3
ICLDBKK7LgGT>5ZzV31c<]2
R2
R0
Z12 w1523922148
8C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/Control.v
FC:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/Control.v
Z13 L0 14
R5
r1
!s85 0
31
R6
!s107 C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/Control.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/Control.v|
!i113 1
R7
R8
n@control
vDataMemory
Z14 !s110 1523929387
!i10b 1
!s100 ;Y43N@hKQFcLSgnG?=k_`1
IJbomU9H2g0J3U=1Jazhh@2
R2
R0
R12
8C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/DataMemory.v
FC:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/DataMemory.v
R4
R5
r1
!s85 0
31
Z15 !s108 1523929387.000000
!s107 C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/DataMemory.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/DataMemory.v|
!i113 1
R7
R8
n@data@memory
vDecoderRegisterFile
R14
!i10b 1
!s100 WiBBY1;C0OC:8`V5m[Rn51
IJKT_Z`hSTN7Bb33Q;QOQ11
R2
R0
R11
8C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/DecoderRegisterFile.v
FC:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/DecoderRegisterFile.v
Z16 L0 12
R5
r1
!s85 0
31
R15
!s107 C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/DecoderRegisterFile.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/DecoderRegisterFile.v|
!i113 1
R7
R8
n@decoder@register@file
vMIPS_Processor
R14
!i10b 1
!s100 Y3SXS^fnYoXXBf8UgSgML0
I<6m2dWLfgW3II;KQDj`;@1
R2
R0
w1523926451
8C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/MIPS_Processor.v
FC:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/MIPS_Processor.v
L0 28
R5
r1
!s85 0
31
R15
!s107 C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/MIPS_Processor.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/MIPS_Processor.v|
!i113 1
R7
R8
n@m@i@p@s_@processor
vMIPS_Processor_TB
R14
!i10b 1
!s100 93:RClE5YGZRK?HHmQNoS0
ITb;Kd=XGk`Gf8UiO3dP`O2
R2
R0
R11
8C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/MIPS_Processor_TB.v
FC:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/MIPS_Processor_TB.v
R10
R5
r1
!s85 0
31
R15
!s107 C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/MIPS_Processor_TB.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/MIPS_Processor_TB.v|
!i113 1
R7
R8
n@m@i@p@s_@processor_@t@b
vMultiplexer2to1
R14
!i10b 1
!s100 F48Y>?kNP3VGSJ<6PZ3Z<0
I_<XD]ZjajFP4KBNh42@Ne0
R2
R0
R11
8C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/Multiplexer2to1.v
FC:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/Multiplexer2to1.v
R4
R5
r1
!s85 0
31
R15
!s107 C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/Multiplexer2to1.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/Multiplexer2to1.v|
!i113 1
R7
R8
n@multiplexer2to1
vMUXRegisterFile
Z17 !s110 1523929388
!i10b 1
!s100 <^j`[[]Fjj[]CWW`3JSFT0
ID9oYjeBP3mf04C9J`X^082
R2
R0
R11
8C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/MUXRegisterFile.v
FC:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/MUXRegisterFile.v
L0 2
R5
r1
!s85 0
31
R15
!s107 C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/MUXRegisterFile.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/MUXRegisterFile.v|
!i113 1
R7
R8
n@m@u@x@register@file
vPC_Register
R17
!i10b 1
!s100 _;b?E28JEcZ?mB]466AVZ0
IKEC1c4>?5g@BNM>RM^W[62
R2
R0
R11
8C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/PC_Register.v
FC:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/PC_Register.v
R10
R5
r1
!s85 0
31
Z18 !s108 1523929388.000000
!s107 C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/PC_Register.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/PC_Register.v|
!i113 1
R7
R8
n@p@c_@register
vProgramMemory
R17
!i10b 1
!s100 6Vz=9zI7TZPa<d?SC:X<k3
Ihkf;1Az^BfI^P]diGl`_E3
R2
R0
w1523918324
8C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/ProgramMemory.v
FC:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/ProgramMemory.v
R10
R5
r1
!s85 0
31
R18
!s107 C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/ProgramMemory.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/ProgramMemory.v|
!i113 1
R7
R8
n@program@memory
vRegister
R17
!i10b 1
!s100 egCIUc]UZ1M2z58M]>B@S3
IIZzT]e:G<WBE;`QNeR?6O3
R2
R0
R3
8C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/Register.v
FC:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/Register.v
R16
R5
r1
!s85 0
31
R18
!s107 C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/Register.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/Register.v|
!i113 1
R7
R8
n@register
vRegisterFile
R17
!i10b 1
!s100 iRCaBoP=AVEo`Pldi`c<00
I?hVc==M<Ame>Le3C=PHPb0
R2
R0
R3
8C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/RegisterFile.v
FC:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/RegisterFile.v
R10
R5
r1
!s85 0
31
R18
!s107 C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/RegisterFile.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/RegisterFile.v|
!i113 1
R7
R8
n@register@file
vShiftLeft2
R17
!i10b 1
!s100 Hi:hlBR22G;<919E5iIcC3
IS3M;nl2_?X@D^6<BD9K[E0
R2
R0
R3
8C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/ShiftLeft2.v
FC:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/ShiftLeft2.v
R16
R5
r1
!s85 0
31
R18
!s107 C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/ShiftLeft2.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/ShiftLeft2.v|
!i113 1
R7
R8
n@shift@left2
vSignExtend
R1
!i10b 1
!s100 I1D7fe4B<UD12_E`@TC:T3
I[1N8fE^RiEUcbPD9Yh:Hz3
R2
R0
R3
8C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/SignExtend.v
FC:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/SignExtend.v
R13
R5
r1
!s85 0
31
R6
!s107 C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/SignExtend.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/hsm-y/Documents/ITESO/6to/Arqui/Proyectos Verilog/ModelSim/P2_Arqui/BasicMIPSProcessor Class 2017/SignExtend.v|
!i113 1
R7
R8
n@sign@extend
