# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../fpGA.gen/sources_1/ip/video_timing/sim/video_timing.vhd" \

# Do not sort compile order
nosort
