#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jan 22 20:23:38 2025
# Process ID: 21992
# Current directory: C:/Users/Admin/Logic Design with HDL/Simple_Calculator/Simple_Calculator.runs/synth_1
# Command line: vivado.exe -log top_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl
# Log file: C:/Users/Admin/Logic Design with HDL/Simple_Calculator/Simple_Calculator.runs/synth_1/top_module.vds
# Journal file: C:/Users/Admin/Logic Design with HDL/Simple_Calculator/Simple_Calculator.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6908 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 338.527 ; gain = 100.609
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/Admin/Logic Design with HDL/Simple_Calculator/Simple_Calculator.srcs/sources_1/new/top_module.v:22]
INFO: [Synth 8-6157] synthesizing module 'debounce_but' [C:/Users/Admin/Logic Design with HDL/Simple_Calculator/Simple_Calculator.srcs/sources_1/new/debounce_but.v:23]
WARNING: [Synth 8-324] index 3 out of range [C:/Users/Admin/Logic Design with HDL/Simple_Calculator/Simple_Calculator.srcs/sources_1/new/debounce_but.v:44]
WARNING: [Synth 8-324] index 3 out of range [C:/Users/Admin/Logic Design with HDL/Simple_Calculator/Simple_Calculator.srcs/sources_1/new/debounce_but.v:45]
INFO: [Synth 8-6155] done synthesizing module 'debounce_but' (1#1) [C:/Users/Admin/Logic Design with HDL/Simple_Calculator/Simple_Calculator.srcs/sources_1/new/debounce_but.v:23]
INFO: [Synth 8-6157] synthesizing module 'BCD' [C:/Users/Admin/Logic Design with HDL/Simple_Calculator/Simple_Calculator.srcs/sources_1/new/BCD.v:22]
INFO: [Synth 8-6155] done synthesizing module 'BCD' (2#1) [C:/Users/Admin/Logic Design with HDL/Simple_Calculator/Simple_Calculator.srcs/sources_1/new/BCD.v:22]
INFO: [Synth 8-6157] synthesizing module 'hex2led7' [C:/Users/Admin/Logic Design with HDL/Simple_Calculator/Simple_Calculator.srcs/sources_1/new/Simple_Calculator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hex2led7' (3#1) [C:/Users/Admin/Logic Design with HDL/Simple_Calculator/Simple_Calculator.srcs/sources_1/new/Simple_Calculator.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (4#1) [C:/Users/Admin/Logic Design with HDL/Simple_Calculator/Simple_Calculator.srcs/sources_1/new/top_module.v:22]
WARNING: [Synth 8-3331] design top_module has unconnected port enable
WARNING: [Synth 8-3331] design top_module has unconnected port sw[7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 393.078 ; gain = 155.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 393.078 ; gain = 155.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 393.078 ; gain = 155.160
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Admin/Logic Design with HDL/Simple_Calculator/Simple_Calculator.srcs/constrs_1/imports/Downloads/Arty-Z7-20-Extension-board-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'rs'. [C:/Users/Admin/Logic Design with HDL/Simple_Calculator/Simple_Calculator.srcs/constrs_1/imports/Downloads/Arty-Z7-20-Extension-board-Master.xdc:124]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Admin/Logic Design with HDL/Simple_Calculator/Simple_Calculator.srcs/constrs_1/imports/Downloads/Arty-Z7-20-Extension-board-Master.xdc:124]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'e'. [C:/Users/Admin/Logic Design with HDL/Simple_Calculator/Simple_Calculator.srcs/constrs_1/imports/Downloads/Arty-Z7-20-Extension-board-Master.xdc:125]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Admin/Logic Design with HDL/Simple_Calculator/Simple_Calculator.srcs/constrs_1/imports/Downloads/Arty-Z7-20-Extension-board-Master.xdc:125]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd[0]'. [C:/Users/Admin/Logic Design with HDL/Simple_Calculator/Simple_Calculator.srcs/constrs_1/imports/Downloads/Arty-Z7-20-Extension-board-Master.xdc:145]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Admin/Logic Design with HDL/Simple_Calculator/Simple_Calculator.srcs/constrs_1/imports/Downloads/Arty-Z7-20-Extension-board-Master.xdc:145]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd[1]'. [C:/Users/Admin/Logic Design with HDL/Simple_Calculator/Simple_Calculator.srcs/constrs_1/imports/Downloads/Arty-Z7-20-Extension-board-Master.xdc:146]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Admin/Logic Design with HDL/Simple_Calculator/Simple_Calculator.srcs/constrs_1/imports/Downloads/Arty-Z7-20-Extension-board-Master.xdc:146]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd[2]'. [C:/Users/Admin/Logic Design with HDL/Simple_Calculator/Simple_Calculator.srcs/constrs_1/imports/Downloads/Arty-Z7-20-Extension-board-Master.xdc:147]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Admin/Logic Design with HDL/Simple_Calculator/Simple_Calculator.srcs/constrs_1/imports/Downloads/Arty-Z7-20-Extension-board-Master.xdc:147]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd[3]'. [C:/Users/Admin/Logic Design with HDL/Simple_Calculator/Simple_Calculator.srcs/constrs_1/imports/Downloads/Arty-Z7-20-Extension-board-Master.xdc:148]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Admin/Logic Design with HDL/Simple_Calculator/Simple_Calculator.srcs/constrs_1/imports/Downloads/Arty-Z7-20-Extension-board-Master.xdc:148]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd[4]'. [C:/Users/Admin/Logic Design with HDL/Simple_Calculator/Simple_Calculator.srcs/constrs_1/imports/Downloads/Arty-Z7-20-Extension-board-Master.xdc:149]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Admin/Logic Design with HDL/Simple_Calculator/Simple_Calculator.srcs/constrs_1/imports/Downloads/Arty-Z7-20-Extension-board-Master.xdc:149]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd[5]'. [C:/Users/Admin/Logic Design with HDL/Simple_Calculator/Simple_Calculator.srcs/constrs_1/imports/Downloads/Arty-Z7-20-Extension-board-Master.xdc:150]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Admin/Logic Design with HDL/Simple_Calculator/Simple_Calculator.srcs/constrs_1/imports/Downloads/Arty-Z7-20-Extension-board-Master.xdc:150]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd[6]'. [C:/Users/Admin/Logic Design with HDL/Simple_Calculator/Simple_Calculator.srcs/constrs_1/imports/Downloads/Arty-Z7-20-Extension-board-Master.xdc:156]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Admin/Logic Design with HDL/Simple_Calculator/Simple_Calculator.srcs/constrs_1/imports/Downloads/Arty-Z7-20-Extension-board-Master.xdc:156]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'd[7]'. [C:/Users/Admin/Logic Design with HDL/Simple_Calculator/Simple_Calculator.srcs/constrs_1/imports/Downloads/Arty-Z7-20-Extension-board-Master.xdc:157]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Admin/Logic Design with HDL/Simple_Calculator/Simple_Calculator.srcs/constrs_1/imports/Downloads/Arty-Z7-20-Extension-board-Master.xdc:157]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Admin/Logic Design with HDL/Simple_Calculator/Simple_Calculator.srcs/constrs_1/imports/Downloads/Arty-Z7-20-Extension-board-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Admin/Logic Design with HDL/Simple_Calculator/Simple_Calculator.srcs/constrs_1/imports/Downloads/Arty-Z7-20-Extension-board-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 761.723 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 761.723 ; gain = 523.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 761.723 ; gain = 523.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 761.723 ; gain = 523.805
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "ans" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 761.723 ; gain = 523.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 41    
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 3     
	               16 Bit    Registers := 11    
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 39    
	   2 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 11    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
Module debounce_but 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 3     
+---Registers : 
	               20 Bit    Registers := 3     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
Module BCD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 41    
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 34    
Module hex2led7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP mul0, operation Mode is: A*B.
DSP Report: operator mul0 is absorbed into DSP mul0.
WARNING: [Synth 8-3331] design top_module has unconnected port enable
WARNING: [Synth 8-3331] design top_module has unconnected port sw[7]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 761.723 ; gain = 523.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top_module  | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Admin/Logic Design with HDL/Simple_Calculator/Simple_Calculator.srcs/sources_1/new/top_module.v:68]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Admin/Logic Design with HDL/Simple_Calculator/Simple_Calculator.srcs/sources_1/new/top_module.v:69]

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:52 . Memory (MB): peak = 799.480 ; gain = 561.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:54 . Memory (MB): peak = 848.117 ; gain = 610.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Admin/Logic Design with HDL/Simple_Calculator/Simple_Calculator.srcs/sources_1/new/top_module.v:71]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Admin/Logic Design with HDL/Simple_Calculator/Simple_Calculator.srcs/sources_1/new/top_module.v:68]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Admin/Logic Design with HDL/Simple_Calculator/Simple_Calculator.srcs/sources_1/new/top_module.v:69]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:55 . Memory (MB): peak = 853.676 ; gain = 615.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:56 . Memory (MB): peak = 853.676 ; gain = 615.758
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:56 . Memory (MB): peak = 853.676 ; gain = 615.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:56 . Memory (MB): peak = 853.676 ; gain = 615.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:56 . Memory (MB): peak = 853.676 ; gain = 615.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:56 . Memory (MB): peak = 853.676 ; gain = 615.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:57 . Memory (MB): peak = 853.676 ; gain = 615.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   209|
|3     |DSP48E1 |     1|
|4     |LUT1    |   136|
|5     |LUT2    |   127|
|6     |LUT3    |   551|
|7     |LUT4    |    66|
|8     |LUT5    |    44|
|9     |LUT6    |   173|
|10    |FDCE    |   194|
|11    |FDRE    |    72|
|12    |IBUF    |    13|
|13    |OBUF    |    16|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |  1603|
|2     |  uut    |debounce_but |   275|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:57 . Memory (MB): peak = 853.676 ; gain = 615.758
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 853.676 ; gain = 247.113
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:57 . Memory (MB): peak = 853.676 ; gain = 615.758
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 223 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top_module' is not ideal for floorplanning, since the cellview 'top_module' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 17 Warnings, 10 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:01:01 . Memory (MB): peak = 853.676 ; gain = 629.113
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Admin/Logic Design with HDL/Simple_Calculator/Simple_Calculator.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 853.676 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jan 22 20:24:46 2025...
