// Seed: 3599448762
module module_0 (
    id_1
);
  output wire id_1;
  parameter id_2 = -1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output wand id_0,
    input  tri  id_1
);
  wire id_3;
  module_0 modCall_1 (id_3);
endmodule
module module_2 (
    input supply1 id_0,
    output wire id_1,
    input supply1 id_2,
    output supply0 id_3,
    output wor id_4,
    output tri1 id_5,
    output supply0 id_6,
    output wand id_7,
    input supply0 id_8,
    input tri1 id_9,
    input uwire id_10,
    input wire id_11,
    input wand id_12,
    input supply1 id_13,
    input wand id_14,
    input tri id_15,
    output logic id_16,
    input wand id_17,
    input wor id_18,
    input tri0 id_19
    , id_25,
    output uwire id_20,
    input wor id_21,
    output uwire id_22,
    input wor id_23
);
  parameter id_26 = 1;
  or primCall (
      id_20,
      id_0,
      id_19,
      id_18,
      id_26,
      id_17,
      id_14,
      id_21,
      id_11,
      id_15,
      id_9,
      id_10,
      id_27,
      id_13,
      id_23,
      id_8,
      id_25,
      id_12,
      id_2
  );
  wire id_27;
  assign id_25 = id_10;
  module_0 modCall_1 (id_26);
  wire id_28;
  initial begin : LABEL_0
    id_16 = 1;
  end
endmodule
