// Seed: 1717023348
module module_0 #(
    parameter id_13 = 32'd62,
    parameter id_14 = 32'd69
) (
    id_1,
    id_2,
    id_3,
    id_4,
    module_0,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output tri0 id_2;
  input wire id_1;
  assign id_2 = -1 == id_3;
  logic [7:0] id_8, id_9, id_10, id_11, id_12, _id_13, _id_14;
  logic id_15;
  assign id_8[1'b0] = id_12[-1&&-1];
  wire id_16;
  parameter id_17 = -1;
  logic id_18;
  ;
  wire [id_14 : id_13] id_19;
endmodule
module module_1 #(
    parameter id_1 = 32'd39
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout logic [7:0] id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire _id_1;
  assign id_6[id_1] = id_6;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_5,
      id_5,
      id_3,
      id_3,
      id_2
  );
endmodule
