

================================================================
== Vivado HLS Report for 'fc'
================================================================
* Date:           Wed Apr 25 15:38:48 2018

* Version:        2017.4.1 (Build 2117188 on Tue Jan 30 15:53:01 MST 2018)
* Project:        fully_connected
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.16|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  761521|  761521|  761521|  761521|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  761520|  761520|      6346|          -|          -|   120|    no    |
        | + Loop 1.1  |    6336|    6336|        11|          -|          -|   576|    no    |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    169|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     414|    950|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    147|
|Register         |        -|      -|     300|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     714|   1266|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |fc_fadd_32ns_32nsbkb_U1  |fc_fadd_32ns_32nsbkb  |        0|      2|  205|  390|
    |fc_fcmp_32ns_32nsdEe_U3  |fc_fcmp_32ns_32nsdEe  |        0|      0|   66|  239|
    |fc_fmul_32ns_32nscud_U2  |fc_fmul_32ns_32nscud  |        0|      3|  143|  321|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  414|  950|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_153_p2         |     +    |      0|  0|  15|           7|           1|
    |j_1_fu_174_p2         |     +    |      0|  0|  17|          10|           1|
    |tmp_12_fu_215_p2      |     +    |      0|  0|  18|          18|          18|
    |tmp_11_fu_209_p2      |     -    |      0|  0|  18|          18|          18|
    |tmp_9_fu_260_p2       |    and   |      0|  0|   8|           1|           1|
    |exitcond1_fu_147_p2   |   icmp   |      0|  0|  11|           7|           5|
    |exitcond_fu_168_p2    |   icmp   |      0|  0|  13|          10|          10|
    |notlhs_fu_242_p2      |   icmp   |      0|  0|  11|           8|           2|
    |notrhs_fu_248_p2      |   icmp   |      0|  0|  18|          23|           1|
    |tmp_4_fu_254_p2       |    or    |      0|  0|   8|           1|           1|
    |a_assign_1_fu_266_p3  |  select  |      0|  0|  32|           1|          32|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 169|         104|          90|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  105|         22|    1|         22|
    |grp_fu_133_p1  |   15|          3|   32|         96|
    |i_reg_99       |    9|          2|    7|         14|
    |j_reg_122      |    9|          2|   10|         20|
    |tmp_2_reg_110  |    9|          2|   32|         64|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  147|         31|   82|        216|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |a_assign_1_reg_351   |  32|   0|   32|          0|
    |a_assign_reg_344     |  32|   0|   32|          0|
    |ap_CS_fsm            |  21|   0|   21|          0|
    |bias_load_reg_339    |  32|   0|   32|          0|
    |i_1_reg_276          |   7|   0|    7|          0|
    |i_reg_99             |   7|   0|    7|          0|
    |input_load_reg_324   |  32|   0|   32|          0|
    |j_1_reg_299          |  10|   0|   10|          0|
    |j_reg_122            |  10|   0|   10|          0|
    |output_addr_reg_291  |   7|   0|    7|          0|
    |tmp_2_reg_110        |  32|   0|   32|          0|
    |tmp_7_reg_329        |  32|   0|   32|          0|
    |tmp_cast_reg_286     |   7|   0|   18|         11|
    |tmp_reg_281          |   7|   0|   64|         57|
    |weight_load_reg_319  |  32|   0|   32|          0|
    +---------------------+----+----+-----+-----------+
    |Total                | 300|   0|  368|         68|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      fc      | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      fc      | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      fc      | return value |
|ap_done            | out |    1| ap_ctrl_hs |      fc      | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      fc      | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      fc      | return value |
|output_r_address0  | out |    7|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
|input_r_address0   | out |   10|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|weight_address0    | out |   17|  ap_memory |    weight    |     array    |
|weight_ce0         | out |    1|  ap_memory |    weight    |     array    |
|weight_q0          |  in |   32|  ap_memory |    weight    |     array    |
|bias_address0      | out |    7|  ap_memory |     bias     |     array    |
|bias_ce0           | out |    1|  ap_memory |     bias     |     array    |
|bias_q0            |  in |   32|  ap_memory |     bias     |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

