\hypertarget{struct_m_p_u___mem_map}{}\section{M\+P\+U\+\_\+\+Mem\+Map Struct Reference}
\label{struct_m_p_u___mem_map}\index{M\+P\+U\+\_\+\+Mem\+Map@{M\+P\+U\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K20\+D\+Z10.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_m_p_u___mem_map_a1cc318bbbdd6c24c5d1ce0df9ebc3c8a}{C\+E\+SR}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_m_p_u___mem_map_a3dd74b55a705fe781eb86b887592e24b}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}12\mbox{]}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\_t} \hyperlink{struct_m_p_u___mem_map_af28c58a8a9b1388f572207a9fcb3cad6}{EAR}\\
\>\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\_t} \hyperlink{struct_m_p_u___mem_map_aada7844acbf37325b398320ad59b2049}{EDR}\\
\} \hyperlink{struct_m_p_u___mem_map_addef87c9e6e975909fa0373f37f912dd}{SP} \mbox{[}5\mbox{]}\\

\end{tabbing}\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_m_p_u___mem_map_a063144d8fb358740ad26f84f15b031d8}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1} \mbox{[}968\mbox{]}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_m_p_u___mem_map_a368e8f44db9da2769d43df7f33167d78}{W\+O\+RD} \mbox{[}12\mbox{]}\mbox{[}4\mbox{]}
\item 
\hyperlink{_p_e___types_8h_aba7bc1797add20fe3efdf37ced1182c5}{uint8\+\_\+t} \hyperlink{struct_m_p_u___mem_map_a782f60048a9f8cc72aaeb5877b0aa7db}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2} \mbox{[}832\mbox{]}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_m_p_u___mem_map_a299d9ea041a2912c3cef5786c597796d}{R\+G\+D\+A\+AC} \mbox{[}12\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
M\+PU -\/ Peripheral register structure 

Definition at line 8406 of file M\+K20\+D\+Z10.\+h.



\subsection{Member Data Documentation}
\index{M\+P\+U\+\_\+\+Mem\+Map@{M\+P\+U\+\_\+\+Mem\+Map}!C\+E\+SR@{C\+E\+SR}}
\index{C\+E\+SR@{C\+E\+SR}!M\+P\+U\+\_\+\+Mem\+Map@{M\+P\+U\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{C\+E\+SR}{CESR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} M\+P\+U\+\_\+\+Mem\+Map\+::\+C\+E\+SR}\hypertarget{struct_m_p_u___mem_map_a1cc318bbbdd6c24c5d1ce0df9ebc3c8a}{}\label{struct_m_p_u___mem_map_a1cc318bbbdd6c24c5d1ce0df9ebc3c8a}
Control/\+Error Status Register, offset\+: 0x0 

Definition at line 8407 of file M\+K20\+D\+Z10.\+h.

\index{M\+P\+U\+\_\+\+Mem\+Map@{M\+P\+U\+\_\+\+Mem\+Map}!E\+AR@{E\+AR}}
\index{E\+AR@{E\+AR}!M\+P\+U\+\_\+\+Mem\+Map@{M\+P\+U\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{E\+AR}{EAR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} M\+P\+U\+\_\+\+Mem\+Map\+::\+E\+AR}\hypertarget{struct_m_p_u___mem_map_af28c58a8a9b1388f572207a9fcb3cad6}{}\label{struct_m_p_u___mem_map_af28c58a8a9b1388f572207a9fcb3cad6}
Error Address Register, Slave Port n, array offset\+: 0x10, array step\+: 0x8 

Definition at line 8410 of file M\+K20\+D\+Z10.\+h.

\index{M\+P\+U\+\_\+\+Mem\+Map@{M\+P\+U\+\_\+\+Mem\+Map}!E\+DR@{E\+DR}}
\index{E\+DR@{E\+DR}!M\+P\+U\+\_\+\+Mem\+Map@{M\+P\+U\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{E\+DR}{EDR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} M\+P\+U\+\_\+\+Mem\+Map\+::\+E\+DR}\hypertarget{struct_m_p_u___mem_map_aada7844acbf37325b398320ad59b2049}{}\label{struct_m_p_u___mem_map_aada7844acbf37325b398320ad59b2049}
Error Detail Register, Slave Port n, array offset\+: 0x14, array step\+: 0x8 

Definition at line 8411 of file M\+K20\+D\+Z10.\+h.

\index{M\+P\+U\+\_\+\+Mem\+Map@{M\+P\+U\+\_\+\+Mem\+Map}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!M\+P\+U\+\_\+\+Mem\+Map@{M\+P\+U\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED_0}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} M\+P\+U\+\_\+\+Mem\+Map\+::\+R\+E\+S\+E\+R\+V\+E\+D\+\_\+0\mbox{[}12\mbox{]}}\hypertarget{struct_m_p_u___mem_map_a3dd74b55a705fe781eb86b887592e24b}{}\label{struct_m_p_u___mem_map_a3dd74b55a705fe781eb86b887592e24b}


Definition at line 8408 of file M\+K20\+D\+Z10.\+h.

\index{M\+P\+U\+\_\+\+Mem\+Map@{M\+P\+U\+\_\+\+Mem\+Map}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}!M\+P\+U\+\_\+\+Mem\+Map@{M\+P\+U\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+1}{RESERVED_1}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} M\+P\+U\+\_\+\+Mem\+Map\+::\+R\+E\+S\+E\+R\+V\+E\+D\+\_\+1\mbox{[}968\mbox{]}}\hypertarget{struct_m_p_u___mem_map_a063144d8fb358740ad26f84f15b031d8}{}\label{struct_m_p_u___mem_map_a063144d8fb358740ad26f84f15b031d8}


Definition at line 8413 of file M\+K20\+D\+Z10.\+h.

\index{M\+P\+U\+\_\+\+Mem\+Map@{M\+P\+U\+\_\+\+Mem\+Map}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+2@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}!M\+P\+U\+\_\+\+Mem\+Map@{M\+P\+U\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+2}{RESERVED_2}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint8\+\_\+t} M\+P\+U\+\_\+\+Mem\+Map\+::\+R\+E\+S\+E\+R\+V\+E\+D\+\_\+2\mbox{[}832\mbox{]}}\hypertarget{struct_m_p_u___mem_map_a782f60048a9f8cc72aaeb5877b0aa7db}{}\label{struct_m_p_u___mem_map_a782f60048a9f8cc72aaeb5877b0aa7db}


Definition at line 8415 of file M\+K20\+D\+Z10.\+h.

\index{M\+P\+U\+\_\+\+Mem\+Map@{M\+P\+U\+\_\+\+Mem\+Map}!R\+G\+D\+A\+AC@{R\+G\+D\+A\+AC}}
\index{R\+G\+D\+A\+AC@{R\+G\+D\+A\+AC}!M\+P\+U\+\_\+\+Mem\+Map@{M\+P\+U\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{R\+G\+D\+A\+AC}{RGDAAC}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} M\+P\+U\+\_\+\+Mem\+Map\+::\+R\+G\+D\+A\+AC\mbox{[}12\mbox{]}}\hypertarget{struct_m_p_u___mem_map_a299d9ea041a2912c3cef5786c597796d}{}\label{struct_m_p_u___mem_map_a299d9ea041a2912c3cef5786c597796d}
Region Descriptor Alternate Access Control n, array offset\+: 0x800, array step\+: 0x4 

Definition at line 8416 of file M\+K20\+D\+Z10.\+h.

\index{M\+P\+U\+\_\+\+Mem\+Map@{M\+P\+U\+\_\+\+Mem\+Map}!SP@{SP}}
\index{SP@{SP}!M\+P\+U\+\_\+\+Mem\+Map@{M\+P\+U\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{SP}{SP}}]{\setlength{\rightskip}{0pt plus 5cm}struct \{ ... \}   M\+P\+U\+\_\+\+Mem\+Map\+::\+SP\mbox{[}5\mbox{]}}\hypertarget{struct_m_p_u___mem_map_addef87c9e6e975909fa0373f37f912dd}{}\label{struct_m_p_u___mem_map_addef87c9e6e975909fa0373f37f912dd}
\index{M\+P\+U\+\_\+\+Mem\+Map@{M\+P\+U\+\_\+\+Mem\+Map}!W\+O\+RD@{W\+O\+RD}}
\index{W\+O\+RD@{W\+O\+RD}!M\+P\+U\+\_\+\+Mem\+Map@{M\+P\+U\+\_\+\+Mem\+Map}}
\subsubsection[{\texorpdfstring{W\+O\+RD}{WORD}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} M\+P\+U\+\_\+\+Mem\+Map\+::\+W\+O\+RD\mbox{[}12\mbox{]}\mbox{[}4\mbox{]}}\hypertarget{struct_m_p_u___mem_map_a368e8f44db9da2769d43df7f33167d78}{}\label{struct_m_p_u___mem_map_a368e8f44db9da2769d43df7f33167d78}
Region Descriptor n, Word 0..Region Descriptor n, Word 3, array offset\+: 0x400, array step\+: index$\ast$0x10, index2$\ast$0x4 

Definition at line 8414 of file M\+K20\+D\+Z10.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/k20/cpu/headers/\hyperlink{_m_k20_d_z10_8h}{M\+K20\+D\+Z10.\+h}\end{DoxyCompactItemize}
