0.7
2020.2
Nov  8 2024
22:36:55
/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/AESL_axi_master_gmem.v,1753082847,systemVerilog,,,,AESL_axi_master_gmem,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/AESL_axi_slave_control.v,1753082847,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/csv_file_dump.svh,1753082847,verilog,,,,,,,,,,,,
/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/dataflow_monitor.sv,1753082847,systemVerilog,/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/nodf_module_interface.svh;/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/upc_loop_interface.svh,,/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/dump_file_agent.svh;/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/csv_file_dump.svh;/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/sample_agent.svh;/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/loop_sample_agent.svh;/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/sample_manager.svh;/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/nodf_module_interface.svh;/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/nodf_module_monitor.svh;/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/upc_loop_interface.svh;/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/upc_loop_monitor.svh,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/dump_file_agent.svh,1753082847,verilog,,,,,,,,,,,,
/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/fifo_para.vh,1753082847,verilog,,,,,,,,,,,,
/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/loop_sample_agent.svh,1753082847,verilog,,,,,,,,,,,,
/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition.autotb.v,1753082847,systemVerilog,,,/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/fifo_para.vh,apatb_matmul_partition_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition.v,1753082752,systemVerilog,,,,matmul_partition,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_A_RAM_AUTO_1R1W.v,1753082752,systemVerilog,,,,matmul_partition_A_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_C_RAM_AUTO_1R1W.v,1753082752,systemVerilog,,,,matmul_partition_C_RAM_AUTO_1R1W,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_control_s_axi.v,1753082752,systemVerilog,,,,matmul_partition_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_flow_control_loop_pipe_sequential_init.v,1753082752,systemVerilog,,,,matmul_partition_flow_control_loop_pipe_sequential_init,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_gmem_m_axi.v,1753082752,systemVerilog,,,,matmul_partition_gmem_m_axi;matmul_partition_gmem_m_axi_burst_converter;matmul_partition_gmem_m_axi_fifo;matmul_partition_gmem_m_axi_load;matmul_partition_gmem_m_axi_mem;matmul_partition_gmem_m_axi_read;matmul_partition_gmem_m_axi_reg_slice;matmul_partition_gmem_m_axi_srl;matmul_partition_gmem_m_axi_store;matmul_partition_gmem_m_axi_throttle;matmul_partition_gmem_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2.v,1753082752,systemVerilog,,,,matmul_partition_matmul_partition_Pipeline_loop2_lreorder1_lreorder2,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_matmul_partition_Pipeline_readA.v,1753082751,systemVerilog,,,,matmul_partition_matmul_partition_Pipeline_readA,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_matmul_partition_Pipeline_readB.v,1753082751,systemVerilog,,,,matmul_partition_matmul_partition_Pipeline_readB,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_matmul_partition_Pipeline_writeC.v,1753082752,systemVerilog,,,,matmul_partition_matmul_partition_Pipeline_writeC,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_mul_31ns_32ns_63_2_1.v,1753082752,systemVerilog,,,,matmul_partition_mul_31ns_32ns_63_2_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_mul_31ns_63ns_94_5_1.v,1753082752,systemVerilog,,,,matmul_partition_mul_31ns_63ns_94_5_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_mul_32s_32s_32_2_1.v,1753082752,systemVerilog,,,,matmul_partition_mul_32s_32s_32_2_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_sparsemux_11_3_32_1_1.v,1753082752,systemVerilog,,,,matmul_partition_sparsemux_11_3_32_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_sparsemux_13_3_32_1_1.v,1753082752,systemVerilog,,,,matmul_partition_sparsemux_13_3_32_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_sparsemux_15_3_32_1_1.v,1753082752,systemVerilog,,,,matmul_partition_sparsemux_15_3_32_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_sparsemux_17_3_32_1_1.v,1753082752,systemVerilog,,,,matmul_partition_sparsemux_17_3_32_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_sparsemux_19_4_32_1_1.v,1753082752,systemVerilog,,,,matmul_partition_sparsemux_19_4_32_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_sparsemux_21_4_32_1_1.v,1753082752,systemVerilog,,,,matmul_partition_sparsemux_21_4_32_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_sparsemux_23_4_32_1_1.v,1753082752,systemVerilog,,,,matmul_partition_sparsemux_23_4_32_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_sparsemux_25_4_32_1_1.v,1753082752,systemVerilog,,,,matmul_partition_sparsemux_25_4_32_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_sparsemux_27_4_32_1_1.v,1753082752,systemVerilog,,,,matmul_partition_sparsemux_27_4_32_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_sparsemux_29_4_32_1_1.v,1753082752,systemVerilog,,,,matmul_partition_sparsemux_29_4_32_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_sparsemux_31_4_32_1_1.v,1753082752,systemVerilog,,,,matmul_partition_sparsemux_31_4_32_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_sparsemux_33_4_32_1_1.v,1753082752,systemVerilog,,,,matmul_partition_sparsemux_33_4_32_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_sparsemux_7_2_32_1_1.v,1753082752,systemVerilog,,,,matmul_partition_sparsemux_7_2_32_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/matmul_partition_sparsemux_9_2_32_1_1.v,1753082752,systemVerilog,,,,matmul_partition_sparsemux_9_2_32_1_1,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_24;floating_point_v7_1_19;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/nodf_module_interface.svh,1753082847,verilog,,,,nodf_module_intf,,,,,,,,
/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/nodf_module_monitor.svh,1753082847,verilog,,,,,,,,,,,,
/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/sample_agent.svh,1753082847,verilog,,,,,,,,,,,,
/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/sample_manager.svh,1753082847,verilog,,,,,,,,,,,,
/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/upc_loop_interface.svh,1753082847,verilog,,,,upc_loop_intf,,,,,,,,
/home/hyeon/workspace/array_blcokcyc/component_array_partition_block_cyclic/hls/sim/verilog/upc_loop_monitor.svh,1753082847,verilog,,,,,,,,,,,,
