#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Aug 25 02:39:00 2022
# Process ID: 18520
# Current directory: C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.runs/synth_1
# Command line: vivado.exe -log image_proc.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source image_proc.tcl
# Log file: C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.runs/synth_1/image_proc.vds
# Journal file: C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source image_proc.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/users/dharma/desktop/internpreps/projects/fpga_imageproc'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Simulations/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.cache/ip 
Command: synth_design -top image_proc -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21668
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1144.367 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'image_proc' [C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.srcs/sources_1/new/image_proc.v:23]
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-6157] synthesizing module 'linebuffer' [C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.srcs/sources_1/new/linebuffer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'linebuffer' (1#1) [C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.srcs/sources_1/new/linebuffer.v:23]
WARNING: [Synth 8-689] width (24) of port connection 'in_read' does not match port width (1) of module 'linebuffer' [C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.srcs/sources_1/new/control.v:214]
WARNING: [Synth 8-689] width (1) of port connection 'out_data' does not match port width (24) of module 'linebuffer' [C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.srcs/sources_1/new/control.v:215]
WARNING: [Synth 8-689] width (24) of port connection 'in_read' does not match port width (1) of module 'linebuffer' [C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.srcs/sources_1/new/control.v:223]
WARNING: [Synth 8-689] width (1) of port connection 'out_data' does not match port width (24) of module 'linebuffer' [C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.srcs/sources_1/new/control.v:224]
WARNING: [Synth 8-689] width (24) of port connection 'in_read' does not match port width (1) of module 'linebuffer' [C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.srcs/sources_1/new/control.v:232]
WARNING: [Synth 8-689] width (1) of port connection 'out_data' does not match port width (24) of module 'linebuffer' [C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.srcs/sources_1/new/control.v:233]
WARNING: [Synth 8-689] width (24) of port connection 'in_read' does not match port width (1) of module 'linebuffer' [C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.srcs/sources_1/new/control.v:241]
WARNING: [Synth 8-689] width (1) of port connection 'out_data' does not match port width (24) of module 'linebuffer' [C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.srcs/sources_1/new/control.v:242]
INFO: [Synth 8-6155] done synthesizing module 'control' (2#1) [C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.srcs/sources_1/new/control.v:23]
INFO: [Synth 8-6157] synthesizing module 'convolution' [C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.srcs/sources_1/new/convolution.v:23]
INFO: [Synth 8-6155] done synthesizing module 'convolution' (3#1) [C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.srcs/sources_1/new/convolution.v:23]
INFO: [Synth 8-6157] synthesizing module 'output_buffer' [C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.runs/synth_1/.Xil/Vivado-18520-LAPTOP-0DP46PR8/realtime/output_buffer_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'output_buffer' (4#1) [C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.runs/synth_1/.Xil/Vivado-18520-LAPTOP-0DP46PR8/realtime/output_buffer_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'image_proc' (5#1) [C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.srcs/sources_1/new/image_proc.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1144.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1144.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1144.367 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1144.367 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.gen/sources_1/ip/output_buffer/output_buffer/output_buffer_in_context.xdc] for cell 'out_Buf'
Finished Parsing XDC File [c:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.gen/sources_1/ip/output_buffer/output_buffer/output_buffer_in_context.xdc] for cell 'out_Buf'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1144.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 1144.367 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1144.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1144.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for out_Buf. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1144.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1144.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 18    
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 10    
	                8 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input   72 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1144.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1144.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1144.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1144.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1144.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1144.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1144.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1144.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1144.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1144.367 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|image_proc  | conv/out_valid_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+--------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |output_buffer |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |output_buffer |     1|
|2     |BUFG          |     1|
|3     |CARRY4        |     3|
|4     |LUT1          |     2|
|5     |LUT2          |     2|
|6     |LUT3          |    12|
|7     |LUT5          |     1|
|8     |SRL16E        |     1|
|9     |FDRE          |    14|
|10    |IBUF          |     4|
|11    |OBUF          |    11|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1144.367 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1144.367 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1144.367 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1144.367 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1144.367 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 91b7b973
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1144.367 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dharma/Desktop/InternPreps/Projects/FPGA_ImageProc/FPGA_ImageProc.runs/synth_1/image_proc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file image_proc_utilization_synth.rpt -pb image_proc_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug 25 02:39:36 2022...
