Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot comprobar_all_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.comprobar_all_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-718] formal port <CLK> does not exist in entity <sync>.  Please compare the definition of block <sync> to its component declaration and its instantion to detect the mismatch. [C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/comprobar_all_tb.vhd:93]
ERROR: [VRFC 10-718] formal port <ASYNC_IN> does not exist in entity <sync>.  Please compare the definition of block <sync> to its component declaration and its instantion to detect the mismatch. [C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/comprobar_all_tb.vhd:94]
ERROR: [VRFC 10-718] formal port <SYNC_OUT> does not exist in entity <sync>.  Please compare the definition of block <sync> to its component declaration and its instantion to detect the mismatch. [C:/Users/marco/OneDrive/Documentos/GitHub/ProyectoVHDLCarRechDan/src/comprobar_all_tb.vhd:95]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
