MinimumRequiredVersion: 4.34.0
LibraryType: DecisionTree
PerfMetric: Experimental
Fp16AltImpl: false
ScheduleName: aldebaran
ArchitectureName: gfx90a
DeviceNames: [Device 0050, Device 0051, Device 0052, Device 0054, Device 0062, Device
    7400, Device 740c]
ProblemType:
  OperationType: GEMM
  ConvolutionConfig: []
  DataType: 4
  DestDataType: 4
  ComputeDataType: 4
  UseBeta: true
  HighPrecisionAccumulate: false
  SilentHighPrecisionAccumulate: false
  ComplexConjugateA: false
  ComplexConjugateB: false
  TransposeA: false
  TransposeB: true
  Batched: true
  StridedBatched: true
  IndexAssignmentsA: [0, 3, 2]
  IndexAssignmentsB: [1, 3, 2]
  NumIndicesC: 3
  UseInitialStridesAB: false
  UseInitialStridesCD: false
  AllowNoFreeDims: false
  SetConstStrideA: []
  SetConstStrideB: []
  ZeroPadA: []
  ZeroPadB: []
  MirrorDimsA: []
  MirrorDimsB: []
  NumIndicesLD: 4
  IndexAssignmentsLD: [4, 5, 6, 7]
  TileAwareSelection: false
  Fp16AltImpl: false
  AssignedDerivedParameters: true
  TotalIndices: 4
  IndicesFree: [0, 1]
  IndicesBatch: [2]
  IndicesSummation: [3]
  NumIndicesFree: 2
  NumIndicesBatch: 1
  NumIndicesSummation: 1
  IndexUnroll: 3
  IndexUnrollA: 1
  IndexUnrollB: 1
  Index01A: 0
  Index01B: 1
  Index0: 0
  Index1: 1
  Tensor0: 0
  Tensor1: 1
  TileA: 0
  TileB: 1
  TLUA: true
  TLUB: true
Solutions:
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 2
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 16
  LSPA: 8
  LSPB: 16
  LVCA: 16
  LVCB: 8
  LVPA: 4
  LVPB: 8
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 3584
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 512
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 32
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 32
  MacroTile1: 16
  MacroTileA: 32
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 2
  NumLoadsA: 4
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 2
  NumThreads: 128
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 8
  SubGroupA: 16
  SubGroupB: 8
  SuppressNoLoadLoop: false
  ThreadTile: [2, 2]
  ThreadTile0: 2
  ThreadTile1: 2
  ThreadTileA: 2
  ThreadTileB: 2
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 2
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT32x16x32_SN_GRVW2_K1_LRVW2_TT2_2_VW2_WG16_8_1_WGM1
  SolutionIndex: 0
  key: [2, 2, 0, 1, true, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 2
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 16
  LSPA: 8
  LSPB: 16
  LVCA: 16
  LVCB: 8
  LVPA: 4
  LVPB: 8
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 3584
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 512
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 32
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 32
  MacroTile1: 16
  MacroTileA: 32
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 2
  NumLoadsA: 4
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 2
  NumThreads: 128
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 8
  SubGroupA: 16
  SubGroupB: 8
  SuppressNoLoadLoop: false
  ThreadTile: [2, 2]
  ThreadTile0: 2
  ThreadTile1: 2
  ThreadTileA: 2
  ThreadTileB: 2
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 2
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 8, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT32x16x32_SN_GRVW2_K1_LRVW2_TT2_2_VW2_WG16_8_1_WGM8
  SolutionIndex: 1
  key: [2, 2, 0, 1, true, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 4
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 64
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 4
  LVPB: 4
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 4096
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 4
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [4, 4]
  ThreadTile0: 4
  ThreadTile1: 4
  ThreadTileA: 4
  ThreadTileB: 4
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 4
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 3
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT64x64x16_SN_GRVW4_K1_LRVW4_TT4_4_VW4_WG16_16_1_WGM8
  SolutionIndex: 2
  key: [4, 4, 0, 1, true, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 4
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 64
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 4
  LVPB: 4
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 4096
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 4
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 1
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 1
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [4, 4]
  ThreadTile0: 4
  ThreadTile1: 4
  ThreadTileA: 4
  ThreadTileB: 4
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 4
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 3
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT64x64x16_SN_GRVW4_K1_LRVW4_TT4_4_VW4_WG16_16_1_WGM1
  SolutionIndex: 3
  key: [4, 4, 0, 1, true, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 4
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 64
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 4
  LVPB: 4
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 8192
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 4
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 32
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 2
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [4, 4]
  ThreadTile0: 4
  ThreadTile1: 4
  ThreadTileA: 4
  ThreadTileB: 4
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 4
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT64x64x32_SN_GRVW4_K1_LRVW4_TT4_4_VW4_WG16_16_1_WGM8
  SolutionIndex: 4
  key: [4, 4, 0, 1, true, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 4
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 64
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 4
  LVPB: 4
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 8192
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 4
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 32
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 64
  MacroTile1: 64
  MacroTileA: 64
  MacroTileB: 64
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 2
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [4, 4]
  ThreadTile0: 4
  ThreadTile1: 4
  ThreadTileA: 4
  ThreadTileB: 4
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 4
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT64x64x32_SN_GRVW4_K1_LRVW4_TT4_4_VW4_WG16_16_1_WGM1
  SolutionIndex: 5
  key: [4, 4, 0, 1, true, 64]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 2
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 32
  LVCB: 8
  LVPA: 2
  LVPB: 8
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 6656
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 512
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 32
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 64
  MacroTile1: 16
  MacroTileA: 64
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 8
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 2
  NumThreads: 128
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 8
  SubGroupA: 16
  SubGroupB: 8
  SuppressNoLoadLoop: false
  ThreadTile: [4, 2]
  ThreadTile0: 4
  ThreadTile1: 2
  ThreadTileA: 4
  ThreadTileB: 2
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 2
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT64x16x32_SN_GRVW2_K1_LRVW2_TT4_2_VW2_WG16_8_1_WGM1
  SolutionIndex: 6
  key: [4, 2, 0, 1, true, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 2
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 16
  LSPA: 4
  LSPB: 16
  LVCA: 32
  LVCB: 8
  LVPA: 2
  LVPB: 8
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 6656
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 512
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 32
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 64
  MacroTile1: 16
  MacroTileA: 64
  MacroTileB: 16
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 8
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 8
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 8
  NumLoadsPerpendicularB: 2
  NumThreads: 128
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 8
  SubGroupA: 16
  SubGroupB: 8
  SuppressNoLoadLoop: false
  ThreadTile: [4, 2]
  ThreadTile0: 4
  ThreadTile1: 2
  ThreadTileA: 4
  ThreadTileB: 2
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 2
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 8, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT64x16x32_SN_GRVW2_K1_LRVW2_TT4_2_VW2_WG16_8_1_WGM8
  SolutionIndex: 7
  key: [4, 2, 0, 1, true, 16]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 4
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 128
  LSPA: 16
  LSPB: 8
  LVCA: 16
  LVCB: 32
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7168
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 4
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 64
  MacroTile1: 128
  MacroTileA: 64
  MacroTileB: 128
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 1
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [4, 8]
  ThreadTile0: 4
  ThreadTile1: 8
  ThreadTileA: 4
  ThreadTileB: 8
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 4
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 3
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT64x128x16_SN_GRVW4_K1_LRVW4_TT4_8_VW4_WG16_16_1_WGM8
  SolutionIndex: 8
  key: [4, 8, 0, 1, true, 128]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 4
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 128
  LSPA: 16
  LSPB: 8
  LVCA: 16
  LVCB: 32
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7168
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 4
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 64
  MacroTile1: 128
  MacroTileA: 64
  MacroTileB: 128
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 8
  NumLoadsA: 1
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 1
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [4, 8]
  ThreadTile0: 4
  ThreadTile1: 8
  ThreadTileA: 4
  ThreadTileB: 8
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 4
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 3
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT64x128x16_SN_GRVW4_K1_LRVW4_TT4_8_VW4_WG16_16_1_WGM1
  SolutionIndex: 9
  key: [4, 8, 0, 1, true, 128]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 2
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 128
  LSPA: 8
  LSPB: 4
  LVCA: 32
  LVCB: 64
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7168
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 64
  MacroTile1: 128
  MacroTileA: 64
  MacroTileB: 128
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 2
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [4, 8]
  ThreadTile0: 4
  ThreadTile1: 8
  ThreadTileA: 4
  ThreadTileB: 8
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 2
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 3
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT64x128x16_SN_GRVW2_K1_LRVW2_TT4_8_VW2_WG16_16_1_WGM1
  SolutionIndex: 10
  key: [4, 8, 0, 1, true, 128]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 2
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 128
  LSPA: 8
  LSPB: 4
  LVCA: 32
  LVCB: 64
  LVPA: 4
  LVPB: 2
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7168
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 2048
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 5120
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 64
  MacroTile1: 128
  MacroTileA: 64
  MacroTileB: 128
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 32
  NumGlobalWriteVectorsPerThread: 16
  NumLoadsA: 2
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 4
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [4, 8]
  ThreadTile0: 4
  ThreadTile1: 8
  ThreadTileA: 4
  ThreadTileB: 8
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 2
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 3
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT64x128x16_SN_GRVW2_K1_LRVW2_TT4_8_VW2_WG16_16_1_WGM8
  SolutionIndex: 11
  key: [4, 8, 0, 1, true, 128]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 2
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 8
  LVPB: 8
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 4096
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 32
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 2
  NumLoadsA: 2
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [2, 2]
  ThreadTile0: 2
  ThreadTile1: 2
  ThreadTileA: 2
  ThreadTileB: 2
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 2
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT32x32x32_SN_GRVW2_K1_LRVW2_TT2_2_VW2_WG16_16_1_WGM1
  SolutionIndex: 12
  key: [2, 2, 0, 1, true, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 2
  GlobalLoadVectorWidthB: 2
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 2
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 2
  GroupLoadStore: false
  GuaranteeNoPartialA: true
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 16
  LSPB: 16
  LVCA: 16
  LVCB: 16
  LVPA: 8
  LVPB: 8
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 4096
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 2
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 32
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 4
  NumGlobalWriteVectorsPerThread: 2
  NumLoadsA: 2
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 2
  NumThreads: 256
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 16
  SubGroupA: 16
  SubGroupB: 16
  SuppressNoLoadLoop: false
  ThreadTile: [2, 2]
  ThreadTile0: 2
  ThreadTile1: 2
  ThreadTileA: 2
  ThreadTileB: 2
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 2
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 16, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT32x32x32_SN_GRVW2_K1_LRVW2_TT2_2_VW2_WG16_16_1_WGM8
  SolutionIndex: 13
  key: [2, 2, 0, 1, true, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 4
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 8
  LSPB: 16
  LVCA: 16
  LVCB: 8
  LVPA: 2
  LVPB: 4
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 3584
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 512
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 4
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 128
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 8
  SubGroupA: 16
  SubGroupB: 8
  SuppressNoLoadLoop: false
  ThreadTile: [4, 4]
  ThreadTile0: 4
  ThreadTile1: 4
  ThreadTileA: 4
  ThreadTileB: 4
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 4
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 8, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 3
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT64x32x16_SN_GRVW4_K1_LRVW4_TT4_4_VW4_WG16_8_1_WGM8
  SolutionIndex: 14
  key: [4, 4, 0, 1, true, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 4
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 8
  LSPB: 16
  LVCA: 16
  LVCB: 8
  LVPA: 2
  LVPB: 4
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 3584
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 512
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 4
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 2
  NumLoadsB: 1
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 1
  NumThreads: 128
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 8
  SubGroupA: 16
  SubGroupB: 8
  SuppressNoLoadLoop: false
  ThreadTile: [4, 4]
  ThreadTile0: 4
  ThreadTile1: 4
  ThreadTileA: 4
  ThreadTileB: 4
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 4
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 8, 1]
  WorkGroupMapping: 1
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 3
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT64x32x16_SN_GRVW4_K1_LRVW4_TT4_4_VW4_WG16_8_1_WGM1
  SolutionIndex: 15
  key: [4, 4, 0, 1, true, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 16
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 4
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 8
  LSPB: 8
  LVCA: 8
  LVCB: 8
  LVPA: 2
  LVPB: 2
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 2048
  LdsNumElementsAlignedA: 512
  LdsNumElementsAlignedB: 512
  LdsOffsetA: 0
  LdsOffsetA_Blk: 1024
  LdsOffsetB: 512
  LdsOffsetB_Blk: 1536
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 4
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 16
  LoopTail: true
  LoopUnroll: 16
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 2
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 2
  NumLoadsPerpendicularB: 2
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 8
  SubGroupA: 8
  SubGroupB: 8
  SuppressNoLoadLoop: false
  ThreadTile: [4, 4]
  ThreadTile0: 4
  ThreadTile1: 4
  ThreadTileA: 4
  ThreadTileB: 4
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 4
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [8, 8, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 16
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 3
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT32x32x16_SN_GRVW4_K1_LRVW4_TT4_4_VW4_WG8_8_1_WGM8
  SolutionIndex: 16
  key: [4, 4, 0, 1, true, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 4
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 32
  LSCB: 32
  LSPA: 8
  LSPB: 8
  LVCA: 8
  LVCB: 8
  LVPA: 2
  LVPB: 2
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 4096
  LdsNumElementsAlignedA: 1024
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 2048
  LdsOffsetB: 1024
  LdsOffsetB_Blk: 3072
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 4
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 32
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 32
  MacroTile1: 32
  MacroTileA: 32
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 4
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 4
  NumThreads: 64
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 8
  SubGroup1: 8
  SubGroupA: 8
  SubGroupB: 8
  SuppressNoLoadLoop: false
  ThreadTile: [4, 4]
  ThreadTile0: 4
  ThreadTile1: 4
  ThreadTileA: 4
  ThreadTileB: 4
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 4
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [8, 8, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT32x32x32_SN_GRVW4_K1_LRVW4_TT4_4_VW4_WG8_8_1_WGM8
  SolutionIndex: 17
  key: [4, 4, 0, 1, true, 32]
  ProblemType: derive
- 1LDSBuffer: 0
  AggressivePerfMode: 1
  AssertAlphaValue: false
  AssertBetaValue: false
  AssertCEqualsD: false
  AssertFree0ElementMultiple: 2
  AssertFree1ElementMultiple: 1
  AssertMinApproxSize: 3
  AssertSizeEqual: {}
  AssertSizeGreaterThan: {}
  AssertSizeLessThan: {}
  AssertSizeMultiple: {}
  AssertStrideAEqual: {0: 1}
  AssertStrideBEqual: {0: 1}
  AssertStrideCEqual: {0: 1}
  AssertStrideDEqual: {0: 1}
  AssertSummationElementMultiple: 1
  AssignedDerivedParameters: true
  AssignedProblemIndependentDerivedParameters: true
  AtomicAddC: false
  BufferLoad: true
  BufferStore: true
  CheckDimOverflow: 0
  CheckTensorDimAsserts: false
  CodeObjectVersion: default
  DepthU: 32
  DepthULdsDivisor: 1
  DirectToLds: false
  DirectToLdsA: false
  DirectToLdsB: false
  DirectToVgprA: false
  DirectToVgprB: false
  DisableAtomicFail: 0
  DisableKernelPieces: 0
  DisableVgprOverlapping: false
  EdgeType: ShiftPtr
  EnableMatrixInstruction: false
  ExpandPointerSwap: true
  Fp16AltImpl: false
  FractionalLoad: 0
  GlobalLoadVectorWidthA: 4
  GlobalLoadVectorWidthB: 4
  GlobalRead2A: true
  GlobalRead2B: true
  GlobalReadCoalesceGroupA: true
  GlobalReadCoalesceGroupB: true
  GlobalReadCoalesceVectorA: true
  GlobalReadCoalesceVectorB: true
  GlobalReadPerMfma: 1
  GlobalReadVectorWidth: 4
  GlobalSplitU: 1
  GlobalSplitUAlgorithm: SingleBuffer
  GlobalSplitUSummationAssignmentRoundRobin: true
  GlobalSplitUWorkGroupMappingRoundRobin: false
  GlobalWriteVectorWidth: 4
  GroupLoadStore: false
  GuaranteeNoPartialA: false
  GuaranteeNoPartialB: false
  ISA: '[9, 0, 10]'
  InnerUnroll: 1
  InterleaveAlpha: 0
  KernelLanguage: Assembly
  LSCA: 64
  LSCB: 32
  LSPA: 8
  LSPB: 16
  LVCA: 16
  LVCB: 8
  LVPA: 2
  LVPB: 4
  LdcEqualsLdd: false
  LdsBlockSizePerPad: 0
  LdsBlockSizePerPadA: 0
  LdsBlockSizePerPadB: 0
  LdsInitCVgprs: false
  LdsNumElements: 7168
  LdsNumElementsAlignedA: 2048
  LdsNumElementsAlignedB: 1024
  LdsOffsetA: 0
  LdsOffsetA_Blk: 4096
  LdsOffsetB: 2048
  LdsOffsetB_Blk: 6144
  LdsPadA: 0
  LdsPadB: 0
  LocalDotLayout: 1
  LocalRead2A: true
  LocalRead2B: true
  LocalReadVectorWidth: 4
  LocalSplitU: 1
  LocalWrite2A: true
  LocalWrite2B: true
  LocalWritePerMfma: -1
  LocalWriteUseSgprA: false
  LocalWriteUseSgprB: false
  LoopDoWhile: false
  LoopIters: 32
  LoopTail: true
  LoopUnroll: 32
  MACInstruction: MAC
  MIArchVgpr: false
  MacroTile0: 64
  MacroTile1: 32
  MacroTileA: 64
  MacroTileB: 32
  MacroTileShapeMax: 64
  MacroTileShapeMin: 1
  MagicDivAlg: 2
  MatrixInstruction: []
  MaxOccupancy: 40
  MaxVgprNumber: 256
  MinVgprNumber: 0
  NoLdsWriteCode: false
  NoReject: false
  NoTailLoop: false
  NonTemporalA: 0
  NonTemporalB: 0
  NonTemporalC: 0
  NonTemporalD: 0
  NumElementsPerBatchStore: 0
  NumElementsPerThread: 16
  NumGlobalWriteVectorsPerThread: 4
  NumLoadsA: 4
  NumLoadsB: 2
  NumLoadsCoalescedA: 1
  NumLoadsCoalescedB: 1
  NumLoadsPerpendicularA: 4
  NumLoadsPerpendicularB: 2
  NumThreads: 128
  OptNoLoadLoop: 1
  OptPreLoopVmcnt: 0
  PackBatchDims: 0
  PackFreeDims: 1
  PackGranularity: 2
  PackSummationDims: 0
  PackedC0IdxChars: '[''I'']'
  PackedC0IndicesX: '[0]'
  PackedC1IdxChars: '[''J'']'
  PackedC1IndicesX: '[1]'
  PerformanceSyncLocation: -1
  PerformanceWaitCount: -1
  PerformanceWaitLocation: -1
  PersistentKernel: 0
  PersistentKernelAlongBatch: false
  PrefetchAcrossPersistent: 0
  PrefetchAcrossPersistentMode: 0
  PrefetchGlobalRead: true
  PrefetchLocalRead: true
  ReplacementKernel: false
  ScheduleGlobalRead: 1
  ScheduleIterAlg: 1
  ScheduleLocalWrite: 1
  SourceSwap: false
  StaggerU: 32
  StaggerUMapping: 0
  StaggerUStride: 256
  StoreCInUnroll: false
  StoreCInUnrollExact: false
  StoreCInUnrollInterval: 1
  StoreCInUnrollPostLoop: false
  StorePriorityOpt: false
  StoreRemapVectorWidth: 0
  StoreSyncOpt: 0
  StoreVectorWidth: 4
  SubGroup0: 16
  SubGroup1: 8
  SubGroupA: 16
  SubGroupB: 8
  SuppressNoLoadLoop: false
  ThreadTile: [4, 4]
  ThreadTile0: 4
  ThreadTile1: 4
  ThreadTileA: 4
  ThreadTileB: 4
  TransposeLDS: 0
  UnrollIncIsDepthU: 0
  UnrollMajorLDSA: 0
  UnrollMajorLDSB: 0
  UnrollMemFence: false
  Use64bShadowLimit: 1
  UseInstOffsetForGRO: 0
  UseSgprForGRO: -1
  Valid: true
  VectorAtomicWidth: 2
  VectorStore: -1
  VectorWidth: 4
  WaveSeparateGlobalReadA: 0
  WaveSeparateGlobalReadB: 0
  WavefrontSize: 64
  WorkGroup: [16, 8, 1]
  WorkGroupMapping: 8
  WorkGroupMappingType: B
  _DepthULds: 32
  _GlobalAccumulation: None
  _UseSgprForGRO: false
  _VectorStore: 1
  _WorkspaceSizePerElemC: 0
  _staggerStrideShift: 2
  allowLRVWforTLUandMI: false
  SolutionName: Cijk_Ailk_Bjlk_HB_MT64x32x32_SN_GRVW4_K1_LRVW4_TT4_4_VW4_WG16_8_1_WGM8
  SolutionIndex: 18
  key: [4, 4, 0, 1, true, 32]
  ProblemType: derive
Library:
- features:
  - {type: FreeSizeA, index: 0}
  - {type: FreeSizeB, index: 0}
  - {type: BoundSize, index: 0}
  - type: WavesPerSIMD
    value: {mt0: 0.03125, mt1: 0.0625, cus: 0.009615384615384616, ws: 0.5}
  - type: CUGranularity
    value: {mt0: 0.03125, mt1: 0.0625, cus: 0.009615384615384616}
  - {type: Tile1Granularity, value: 0.0625}
  - type: WavesPerSIMD
    value: {mt0: 0.015625, mt1: 0.015625, cus: 0.009615384615384616, ws: 1.0}
  - type: CUGranularity
    value: {mt0: 0.015625, mt1: 0.015625, cus: 0.009615384615384616}
  - {type: Tile1Granularity, value: 0.015625}
  - type: WavesPerSIMD
    value: {mt0: 0.015625, mt1: 0.0625, cus: 0.009615384615384616, ws: 0.5}
  - type: CUGranularity
    value: {mt0: 0.015625, mt1: 0.0625, cus: 0.009615384615384616}
  - type: WavesPerSIMD
    value: {mt0: 0.015625, mt1: 0.0078125, cus: 0.009615384615384616, ws: 1.0}
  - type: CUGranularity
    value: {mt0: 0.015625, mt1: 0.0078125, cus: 0.009615384615384616}
  - {type: Tile1Granularity, value: 0.0078125}
  - type: WavesPerSIMD
    value: {mt0: 0.03125, mt1: 0.03125, cus: 0.009615384615384616, ws: 1.0}
  - type: CUGranularity
    value: {mt0: 0.03125, mt1: 0.03125, cus: 0.009615384615384616}
  - {type: Tile1Granularity, value: 0.03125}
  - type: WavesPerSIMD
    value: {mt0: 0.015625, mt1: 0.03125, cus: 0.009615384615384616, ws: 0.5}
  - type: CUGranularity
    value: {mt0: 0.015625, mt1: 0.03125, cus: 0.009615384615384616}
  - type: WavesPerSIMD
    value: {mt0: 0.03125, mt1: 0.03125, cus: 0.009615384615384616, ws: 0.25}
  trees:
  - tree:
    - {featureIdx: 3, threshold: 1.75, nextIdxLTE: 1, nextIdxGT: 7}
    - {featureIdx: 2, threshold: 1326.0, nextIdxLTE: -2, nextIdxGT: 2}
    - {featureIdx: 0, threshold: 29.0, nextIdxLTE: 3, nextIdxGT: 5}
    - {featureIdx: 1, threshold: 3735.0, nextIdxLTE: -2, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 16.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 5, threshold: 0.9952843487262726, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 47.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8770833313465118, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 762.5, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.8208333253860474, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 0
  - tree:
    - {featureIdx: 0, threshold: 55.0, nextIdxLTE: 1, nextIdxGT: 11}
    - {featureIdx: 0, threshold: 29.0, nextIdxLTE: 2, nextIdxGT: 5}
    - {featureIdx: 1, threshold: 3344.0, nextIdxLTE: -2, nextIdxGT: 3}
    - {featureIdx: 0, threshold: 19.0, nextIdxLTE: -2, nextIdxGT: 4}
    - {featureIdx: 2, threshold: 1105.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1191.0, nextIdxLTE: 6, nextIdxGT: 8}
    - {featureIdx: 4, threshold: 0.9923610985279083, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 3, threshold: 1.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2763.0, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.7555555701255798, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 2, threshold: 1585.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 75.0, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 4, threshold: 0.9906249940395355, nextIdxLTE: 13, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1606.0, nextIdxLTE: -1, nextIdxGT: 14}
    - {featureIdx: 0, threshold: 71.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 1
  - tree:
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 1, nextIdxGT: 8}
    - {featureIdx: 2, threshold: 915.0, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 233.0, nextIdxLTE: 3, nextIdxGT: 5}
    - {featureIdx: 1, threshold: 3960.0, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 1, threshold: 4017.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9799070656299591, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 7, threshold: 0.862500011920929, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 1, threshold: 2467.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.9193750023841858, nextIdxLTE: 9, nextIdxGT: 31}
    - {featureIdx: 6, threshold: 5.5, nextIdxLTE: 10, nextIdxGT: 24}
    - {featureIdx: 7, threshold: 0.8129166662693024, nextIdxLTE: 11, nextIdxGT: 22}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 12, nextIdxGT: 18}
    - {featureIdx: 7, threshold: 0.7208333313465118, nextIdxLTE: 13, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1273.0, nextIdxLTE: -2, nextIdxGT: 14}
    - {featureIdx: 2, threshold: 1790.5, nextIdxLTE: 15, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.7041666507720947, nextIdxLTE: 16, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1549.0, nextIdxLTE: -1, nextIdxGT: 17}
    - {featureIdx: 0, threshold: 398.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 876.0, nextIdxLTE: 19, nextIdxGT: 21}
    - {featureIdx: 7, threshold: 0.7802083492279053, nextIdxLTE: -1, nextIdxGT: 20}
    - {featureIdx: 8, threshold: 0.9836989343166351, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.9177083373069763, nextIdxLTE: -2, nextIdxGT: 23}
    - {featureIdx: 8, threshold: 0.9866071343421936, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 6.5, nextIdxLTE: 25, nextIdxGT: 28}
    - {featureIdx: 2, threshold: 752.0, nextIdxLTE: -2, nextIdxGT: 26}
    - {featureIdx: 7, threshold: 0.9083333313465118, nextIdxLTE: -1, nextIdxGT: 27}
    - {featureIdx: 7, threshold: 0.9152777791023254, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 7.5, nextIdxLTE: -2, nextIdxGT: 29}
    - {featureIdx: 7, threshold: 0.9114583432674408, nextIdxLTE: 30, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 8.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: -1, nextIdxGT: 32}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: -2, nextIdxGT: 33}
    - {featureIdx: 6, threshold: 5.5, nextIdxLTE: 34, nextIdxGT: 37}
    - {featureIdx: 2, threshold: 792.5, nextIdxLTE: 35, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9845753312110901, nextIdxLTE: -1, nextIdxGT: 36}
    - {featureIdx: 0, threshold: 627.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 6.5, nextIdxLTE: -2, nextIdxGT: 38}
    - {featureIdx: 6, threshold: 7.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 2
  - tree:
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 1, nextIdxGT: 6}
    - {featureIdx: 2, threshold: 857.5, nextIdxLTE: 2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9974685609340668, nextIdxLTE: 3, nextIdxGT: 5}
    - {featureIdx: 1, threshold: 3960.0, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 1, threshold: 4017.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 243.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.9193750023841858, nextIdxLTE: 7, nextIdxGT: 35}
    - {featureIdx: 6, threshold: 5.5, nextIdxLTE: 8, nextIdxGT: 27}
    - {featureIdx: 7, threshold: 0.8064583241939545, nextIdxLTE: 9, nextIdxGT: 25}
    - {featureIdx: 2, threshold: 1190.5, nextIdxLTE: 10, nextIdxGT: 14}
    - {featureIdx: 7, threshold: 0.8031249940395355, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 8, threshold: 0.9879903197288513, nextIdxLTE: 13, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 444.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.7208333313465118, nextIdxLTE: -1, nextIdxGT: 15}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 16, nextIdxGT: 20}
    - {featureIdx: 7, threshold: 0.7708333432674408, nextIdxLTE: 17, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1899.5, nextIdxLTE: 18, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9964055716991425, nextIdxLTE: -2, nextIdxGT: 19}
    - {featureIdx: 2, threshold: 1536.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.7854166924953461, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: 22, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3235.0, nextIdxLTE: -1, nextIdxGT: 23}
    - {featureIdx: 2, threshold: 1313.5, nextIdxLTE: -2, nextIdxGT: 24}
    - {featureIdx: 0, threshold: 416.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.9177083373069763, nextIdxLTE: -2, nextIdxGT: 26}
    - {featureIdx: 8, threshold: 0.9866071343421936, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 6.5, nextIdxLTE: 28, nextIdxGT: 32}
    - {featureIdx: 2, threshold: 697.0, nextIdxLTE: 29, nextIdxGT: 30}
    - {featureIdx: 2, threshold: 576.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.9083333313465118, nextIdxLTE: -1, nextIdxGT: 31}
    - {featureIdx: 7, threshold: 0.9152777791023254, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 7.5, nextIdxLTE: -2, nextIdxGT: 33}
    - {featureIdx: 7, threshold: 0.9114583432674408, nextIdxLTE: 34, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 8.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 36, nextIdxGT: 39}
    - {featureIdx: 7, threshold: 0.9958333373069763, nextIdxLTE: -1, nextIdxGT: 37}
    - {featureIdx: 8, threshold: 0.9818576574325562, nextIdxLTE: 38, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2664.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: -2, nextIdxGT: 40}
    - {featureIdx: 6, threshold: 5.5, nextIdxLTE: 41, nextIdxGT: 46}
    - {featureIdx: 2, threshold: 792.5, nextIdxLTE: 42, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9924145042896271, nextIdxLTE: 43, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2994.0, nextIdxLTE: 44, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9850961565971375, nextIdxLTE: 45, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9815972447395325, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 6.5, nextIdxLTE: -2, nextIdxGT: 47}
    - {featureIdx: 6, threshold: 7.5, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 3
  - tree:
    - {featureIdx: 0, threshold: 127.0, nextIdxLTE: 1, nextIdxGT: 4}
    - {featureIdx: 7, threshold: 0.9916666746139526, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 1, threshold: 3782.0, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 2, threshold: 830.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.9154762029647827, nextIdxLTE: 5, nextIdxGT: 62}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: 6, nextIdxGT: 56}
    - {featureIdx: 7, threshold: 0.8145833313465118, nextIdxLTE: 7, nextIdxGT: 36}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 8, nextIdxGT: 34}
    - {featureIdx: 7, threshold: 0.765277773141861, nextIdxLTE: 9, nextIdxGT: 29}
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 10, nextIdxGT: 18}
    - {featureIdx: 0, threshold: 160.0, nextIdxLTE: 11, nextIdxGT: 14}
    - {featureIdx: 7, threshold: 0.6624999940395355, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3093.0, nextIdxLTE: -1, nextIdxGT: 13}
    - {featureIdx: 2, threshold: 1077.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.5374999940395355, nextIdxLTE: -1, nextIdxGT: 15}
    - {featureIdx: 2, threshold: 1188.0, nextIdxLTE: 16, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9943943917751312, nextIdxLTE: 17, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1174.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1841.0, nextIdxLTE: 19, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 813.0, nextIdxLTE: 20, nextIdxGT: 22}
    - {featureIdx: 0, threshold: 374.0, nextIdxLTE: 21, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.988856166601181, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 974.0, nextIdxLTE: -1, nextIdxGT: 23}
    - {featureIdx: 7, threshold: 0.7180555462837219, nextIdxLTE: 24, nextIdxGT: 27}
    - {featureIdx: 8, threshold: 0.9869791567325592, nextIdxLTE: -1, nextIdxGT: 25}
    - {featureIdx: 2, threshold: 1468.0, nextIdxLTE: -2, nextIdxGT: 26}
    - {featureIdx: 1, threshold: 3620.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3036.0, nextIdxLTE: -2, nextIdxGT: 28}
    - {featureIdx: 1, threshold: 3415.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 732.0, nextIdxLTE: 30, nextIdxGT: 32}
    - {featureIdx: 2, threshold: 626.5, nextIdxLTE: 31, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 151.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 228.0, nextIdxLTE: 33, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9858817458152771, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.809374988079071, nextIdxLTE: -1, nextIdxGT: 35}
    - {featureIdx: 1, threshold: 2461.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 195.0, nextIdxLTE: 37, nextIdxGT: 40}
    - {featureIdx: 1, threshold: 2187.0, nextIdxLTE: -1, nextIdxGT: 38}
    - {featureIdx: 8, threshold: 0.9836663901805878, nextIdxLTE: -2, nextIdxGT: 39}
    - {featureIdx: 2, threshold: 1734.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 940.0, nextIdxLTE: 41, nextIdxGT: 51}
    - {featureIdx: 8, threshold: 0.98440882563591, nextIdxLTE: -2, nextIdxGT: 42}
    - {featureIdx: 1, threshold: 2149.0, nextIdxLTE: -1, nextIdxGT: 43}
    - {featureIdx: 7, threshold: 0.8708333373069763, nextIdxLTE: 44, nextIdxGT: 48}
    - {featureIdx: 1, threshold: 2791.0, nextIdxLTE: 45, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9969618022441864, nextIdxLTE: 46, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8291666507720947, nextIdxLTE: -1, nextIdxGT: 47}
    - {featureIdx: 2, threshold: 918.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9927591383457184, nextIdxLTE: -1, nextIdxGT: 49}
    - {featureIdx: 1, threshold: 2642.0, nextIdxLTE: -2, nextIdxGT: 50}
    - {featureIdx: 2, threshold: 774.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3142.0, nextIdxLTE: -2, nextIdxGT: 52}
    - {featureIdx: 0, threshold: 421.0, nextIdxLTE: -2, nextIdxGT: 53}
    - {featureIdx: 8, threshold: 0.986328125, nextIdxLTE: -1, nextIdxGT: 54}
    - {featureIdx: 7, threshold: 0.875, nextIdxLTE: 55, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.995456725358963, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 6.5, nextIdxLTE: 57, nextIdxGT: 58}
    - {featureIdx: 7, threshold: 0.9119444489479065, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 7.5, nextIdxLTE: 59, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 726.5, nextIdxLTE: 60, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8714285790920258, nextIdxLTE: -2, nextIdxGT: 61}
    - {featureIdx: 1, threshold: 2904.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 5.5, nextIdxLTE: 63, nextIdxGT: 72}
    - {featureIdx: 7, threshold: 0.9177083373069763, nextIdxLTE: 64, nextIdxGT: 67}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: -2, nextIdxGT: 65}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: 66, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9847656190395355, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 520.5, nextIdxLTE: -2, nextIdxGT: 68}
    - {featureIdx: 0, threshold: 129.0, nextIdxLTE: -2, nextIdxGT: 69}
    - {featureIdx: 2, threshold: 679.0, nextIdxLTE: 70, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 667.0, nextIdxLTE: -1, nextIdxGT: 71}
    - {featureIdx: 7, threshold: 0.9625000059604645, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 6.5, nextIdxLTE: 73, nextIdxGT: 78}
    - {featureIdx: 7, threshold: 0.9187500178813934, nextIdxLTE: -1, nextIdxGT: 74}
    - {featureIdx: 2, threshold: 888.5, nextIdxLTE: 75, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9848775267601013, nextIdxLTE: 76, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 785.5, nextIdxLTE: 77, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3044.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 7.5, nextIdxLTE: -1, nextIdxGT: 79}
    - {featureIdx: 2, threshold: 1173.5, nextIdxLTE: 80, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 903.0, nextIdxLTE: -1, nextIdxGT: 81}
    - {featureIdx: 7, threshold: 0.9677083194255829, nextIdxLTE: 82, nextIdxGT: 83}
    - {featureIdx: 7, threshold: 0.9175926148891449, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 931.0, nextIdxLTE: 84, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.9921875, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 4
  - tree:
    - {featureIdx: 6, threshold: 2.5, nextIdxLTE: 1, nextIdxGT: 15}
    - {featureIdx: 1, threshold: 2266.0, nextIdxLTE: 2, nextIdxGT: 9}
    - {featureIdx: 7, threshold: 0.7874999940395355, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 0, threshold: 188.0, nextIdxLTE: 4, nextIdxGT: 6}
    - {featureIdx: 8, threshold: 0.9968208968639374, nextIdxLTE: -2, nextIdxGT: 5}
    - {featureIdx: 0, threshold: 131.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 851.5, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 363.0, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 7, threshold: 0.9458333253860474, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1005.0, nextIdxLTE: 10, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 117.0, nextIdxLTE: -1, nextIdxGT: 11}
    - {featureIdx: 7, threshold: 0.6791666746139526, nextIdxLTE: 12, nextIdxGT: 13}
    - {featureIdx: 0, threshold: 164.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 124.0, nextIdxLTE: 14, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2993.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.9186342656612396, nextIdxLTE: 16, nextIdxGT: 58}
    - {featureIdx: 6, threshold: 4.5, nextIdxLTE: 17, nextIdxGT: 50}
    - {featureIdx: 7, threshold: 0.809374988079071, nextIdxLTE: 18, nextIdxGT: 35}
    - {featureIdx: 7, threshold: 0.7763888835906982, nextIdxLTE: 19, nextIdxGT: 25}
    - {featureIdx: 2, threshold: 1193.0, nextIdxLTE: 20, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2884.0, nextIdxLTE: 21, nextIdxGT: 24}
    - {featureIdx: 1, threshold: 2576.0, nextIdxLTE: -1, nextIdxGT: 22}
    - {featureIdx: 8, threshold: 0.9836636185646057, nextIdxLTE: -2, nextIdxGT: 23}
    - {featureIdx: 8, threshold: 0.9853093922138214, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 4032.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: 26, nextIdxGT: 32}
    - {featureIdx: 2, threshold: 1071.0, nextIdxLTE: 27, nextIdxGT: 28}
    - {featureIdx: 2, threshold: 606.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2793.0, nextIdxLTE: 29, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 409.0, nextIdxLTE: -1, nextIdxGT: 30}
    - {featureIdx: 1, threshold: 2214.0, nextIdxLTE: 31, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 457.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 807.0, nextIdxLTE: 33, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 666.5, nextIdxLTE: -2, nextIdxGT: 34}
    - {featureIdx: 2, threshold: 705.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1047.5, nextIdxLTE: 36, nextIdxGT: 47}
    - {featureIdx: 8, threshold: 0.9869872033596039, nextIdxLTE: -2, nextIdxGT: 37}
    - {featureIdx: 1, threshold: 2283.0, nextIdxLTE: 38, nextIdxGT: 40}
    - {featureIdx: 7, threshold: 0.862500011920929, nextIdxLTE: 39, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9921039342880249, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2363.0, nextIdxLTE: -2, nextIdxGT: 41}
    - {featureIdx: 0, threshold: 457.0, nextIdxLTE: 42, nextIdxGT: 45}
    - {featureIdx: 1, threshold: 3961.0, nextIdxLTE: 43, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.8847222328186035, nextIdxLTE: -2, nextIdxGT: 44}
    - {featureIdx: 2, threshold: 806.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 8, threshold: 0.9906900823116302, nextIdxLTE: 46, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9883996248245239, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 263.0, nextIdxLTE: -1, nextIdxGT: 48}
    - {featureIdx: 8, threshold: 0.9771391451358795, nextIdxLTE: 49, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 3.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 6.5, nextIdxLTE: 51, nextIdxGT: 53}
    - {featureIdx: 7, threshold: 0.9119444489479065, nextIdxLTE: -1, nextIdxGT: 52}
    - {featureIdx: 7, threshold: 0.9152777791023254, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 6, threshold: 7.5, nextIdxLTE: 54, nextIdxGT: 57}
    - {featureIdx: 2, threshold: 785.5, nextIdxLTE: 55, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.8714285790920258, nextIdxLTE: -2, nextIdxGT: 56}
    - {featureIdx: 8, threshold: 0.9864130318164825, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 7, threshold: 0.9175926148891449, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 5.5, nextIdxLTE: 59, nextIdxGT: 61}
    - {featureIdx: 2, threshold: 679.0, nextIdxLTE: 60, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 667.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 6.5, nextIdxLTE: 62, nextIdxGT: 64}
    - {featureIdx: 2, threshold: 638.0, nextIdxLTE: 63, nextIdxGT: -2}
    - {featureIdx: 7, threshold: 0.96875, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 6, threshold: 7.5, nextIdxLTE: -1, nextIdxGT: 65}
    - {featureIdx: 2, threshold: 1282.5, nextIdxLTE: 66, nextIdxGT: 68}
    - {featureIdx: 7, threshold: 0.9838541746139526, nextIdxLTE: -1, nextIdxGT: 67}
    - {featureIdx: 7, threshold: 0.9921875, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 8, threshold: 0.9978813529014587, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 5
  - tree:
    - {featureIdx: 9, threshold: 2.25, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 97.0, nextIdxLTE: 2, nextIdxGT: 7}
    - {featureIdx: 1, threshold: 3528.0, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 0, threshold: 35.0, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 62.0, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1141.5, nextIdxLTE: 6, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9583333134651184, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9177083373069763, nextIdxLTE: 8, nextIdxGT: 11}
    - {featureIdx: 2, threshold: 539.0, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 1, threshold: 2121.0, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.8187499940395355, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 1.75, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 6
  - tree:
    - {featureIdx: 9, threshold: 2.25, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 97.0, nextIdxLTE: 2, nextIdxGT: 7}
    - {featureIdx: 1, threshold: 3528.0, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 5, threshold: 0.9974884986877441, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 34.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 1141.5, nextIdxLTE: 6, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9583333134651184, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 10, threshold: 0.9177083373069763, nextIdxLTE: 8, nextIdxGT: 11}
    - {featureIdx: 2, threshold: 539.0, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 1, threshold: 2121.0, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2095.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 9, threshold: 1.75, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 7
  - tree:
    - {featureIdx: 11, threshold: 2.5, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 12, threshold: 0.7895833551883698, nextIdxLTE: 2, nextIdxGT: 7}
    - {featureIdx: 12, threshold: 0.765277773141861, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 11, threshold: 3.5, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 13, threshold: 0.9827008843421936, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.7722222208976746, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 754.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.925000011920929, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 12, threshold: 0.8286111056804657, nextIdxLTE: 9, nextIdxGT: -2}
    - {featureIdx: 11, threshold: 3.5, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 13, threshold: 0.9843912720680237, nextIdxLTE: -1, nextIdxGT: 11}
    - {featureIdx: 12, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 8
  - tree:
    - {featureIdx: 11, threshold: 2.5, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 12, threshold: 0.7895833551883698, nextIdxLTE: 2, nextIdxGT: 7}
    - {featureIdx: 12, threshold: 0.765277773141861, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 11, threshold: 3.5, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 13, threshold: 0.9827008843421936, nextIdxLTE: 5, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.7722222208976746, nextIdxLTE: 6, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2853.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 12, threshold: 0.925000011920929, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 11, threshold: 3.5, nextIdxLTE: -2, nextIdxGT: 9}
    - {featureIdx: 12, threshold: 0.8145833313465118, nextIdxLTE: 10, nextIdxGT: 12}
    - {featureIdx: 13, threshold: 0.9843912720680237, nextIdxLTE: -1, nextIdxGT: 11}
    - {featureIdx: 12, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 11, threshold: 4.5, nextIdxLTE: 13, nextIdxGT: 16}
    - {featureIdx: 12, threshold: 0.9020833075046539, nextIdxLTE: -2, nextIdxGT: 14}
    - {featureIdx: 13, threshold: 0.9848790168762207, nextIdxLTE: 15, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3878.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1070.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 9
  - tree:
    - {featureIdx: 11, threshold: 3.5, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 12, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 12, threshold: 0.9197916686534882, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 13, threshold: 0.9861157238483429, nextIdxLTE: 4, nextIdxGT: 9}
    - {featureIdx: 12, threshold: 0.8299999833106995, nextIdxLTE: 5, nextIdxGT: 6}
    - {featureIdx: 13, threshold: 0.9835937321186066, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3512.0, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 2, threshold: 1308.5, nextIdxLTE: -2, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 834.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 11, threshold: 4.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 10
  - tree:
    - {featureIdx: 11, threshold: 3.5, nextIdxLTE: -1, nextIdxGT: 1}
    - {featureIdx: 12, threshold: 0.8062500059604645, nextIdxLTE: -1, nextIdxGT: 2}
    - {featureIdx: 12, threshold: 0.9197916686534882, nextIdxLTE: 3, nextIdxGT: -1}
    - {featureIdx: 13, threshold: 0.9871394336223602, nextIdxLTE: 4, nextIdxGT: 10}
    - {featureIdx: 0, threshold: 868.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 2, threshold: 952.0, nextIdxLTE: -1, nextIdxGT: 6}
    - {featureIdx: 0, threshold: 955.0, nextIdxLTE: -2, nextIdxGT: 7}
    - {featureIdx: 13, threshold: 0.9784068167209625, nextIdxLTE: -1, nextIdxGT: 8}
    - {featureIdx: 1, threshold: 3343.0, nextIdxLTE: 9, nextIdxGT: -2}
    - {featureIdx: 13, threshold: 0.9809375107288361, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3925.0, nextIdxLTE: 11, nextIdxGT: 12}
    - {featureIdx: 1, threshold: 3293.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 4050.0, nextIdxLTE: 13, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1271.5, nextIdxLTE: -1, nextIdxGT: 14}
    - {featureIdx: 1, threshold: 3951.0, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 11
  - tree:
    - {featureIdx: 14, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.925000011920929, nextIdxLTE: 2, nextIdxGT: 8}
    - {featureIdx: 16, threshold: 0.9940117597579956, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 0.9939391613006592, nextIdxLTE: 4, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1621.5, nextIdxLTE: -2, nextIdxGT: 5}
    - {featureIdx: 1, threshold: 2842.0, nextIdxLTE: -2, nextIdxGT: 6}
    - {featureIdx: 0, threshold: 22.0, nextIdxLTE: -1, nextIdxGT: 7}
    - {featureIdx: 0, threshold: 63.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 14, threshold: 2.5, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3735.0, nextIdxLTE: 10, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.949999988079071, nextIdxLTE: -2, nextIdxGT: 11}
    - {featureIdx: 2, threshold: 827.0, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 16, threshold: 0.9920527935028076, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 12
  - tree:
    - {featureIdx: 14, threshold: 3.5, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.925000011920929, nextIdxLTE: 2, nextIdxGT: 10}
    - {featureIdx: 15, threshold: 0.7527777850627899, nextIdxLTE: 3, nextIdxGT: -2}
    - {featureIdx: 14, threshold: 1.5, nextIdxLTE: -2, nextIdxGT: 4}
    - {featureIdx: 0, threshold: 19.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 16, threshold: 0.9949379861354828, nextIdxLTE: 6, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 0.9946676790714264, nextIdxLTE: 7, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 71.0, nextIdxLTE: -2, nextIdxGT: 8}
    - {featureIdx: 0, threshold: 95.0, nextIdxLTE: 9, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1815.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 14, threshold: 2.5, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3735.0, nextIdxLTE: 12, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.949999988079071, nextIdxLTE: -2, nextIdxGT: 13}
    - {featureIdx: 2, threshold: 827.0, nextIdxLTE: -2, nextIdxGT: 14}
    - {featureIdx: 16, threshold: 0.9920527935028076, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 13
  - tree:
    - {featureIdx: 17, threshold: 4.75, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 224.0, nextIdxLTE: 2, nextIdxGT: 12}
    - {featureIdx: 17, threshold: 1.25, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 1, threshold: 3925.0, nextIdxLTE: 4, nextIdxGT: 10}
    - {featureIdx: 2, threshold: 1188.0, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1052.5, nextIdxLTE: 6, nextIdxGT: 7}
    - {featureIdx: 2, threshold: 575.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 1.75, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 16, threshold: 0.9929295480251312, nextIdxLTE: -2, nextIdxGT: 9}
    - {featureIdx: 0, threshold: 145.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 16, threshold: 0.9962815046310425, nextIdxLTE: 11, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.8366666436195374, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 17, threshold: 4.25, nextIdxLTE: 13, nextIdxGT: 92}
    - {featureIdx: 0, threshold: 335.0, nextIdxLTE: 14, nextIdxGT: 32}
    - {featureIdx: 1, threshold: 3073.0, nextIdxLTE: 15, nextIdxGT: 21}
    - {featureIdx: 2, threshold: 1363.5, nextIdxLTE: 16, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 285.0, nextIdxLTE: 17, nextIdxGT: 19}
    - {featureIdx: 0, threshold: 239.0, nextIdxLTE: 18, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 980.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.8725000023841858, nextIdxLTE: -2, nextIdxGT: 20}
    - {featureIdx: 0, threshold: 299.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 887.0, nextIdxLTE: -2, nextIdxGT: 22}
    - {featureIdx: 1, threshold: 3570.0, nextIdxLTE: 23, nextIdxGT: 30}
    - {featureIdx: 1, threshold: 3157.0, nextIdxLTE: -1, nextIdxGT: 24}
    - {featureIdx: 16, threshold: 0.9977270662784576, nextIdxLTE: 25, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 237.0, nextIdxLTE: -1, nextIdxGT: 26}
    - {featureIdx: 18, threshold: 0.9208333492279053, nextIdxLTE: 27, nextIdxGT: 28}
    - {featureIdx: 17, threshold: 2.25, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1932.0, nextIdxLTE: 29, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1103.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 253.0, nextIdxLTE: -2, nextIdxGT: 31}
    - {featureIdx: 17, threshold: 3.25, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3567.0, nextIdxLTE: 33, nextIdxGT: 88}
    - {featureIdx: 0, threshold: 802.0, nextIdxLTE: 34, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 0.987768292427063, nextIdxLTE: -1, nextIdxGT: 35}
    - {featureIdx: 18, threshold: 0.8112500011920929, nextIdxLTE: -2, nextIdxGT: 36}
    - {featureIdx: 1, threshold: 2696.0, nextIdxLTE: 37, nextIdxGT: 65}
    - {featureIdx: 1, threshold: 2497.0, nextIdxLTE: 38, nextIdxGT: 57}
    - {featureIdx: 1, threshold: 2391.0, nextIdxLTE: 39, nextIdxGT: 55}
    - {featureIdx: 0, threshold: 452.0, nextIdxLTE: 40, nextIdxGT: 44}
    - {featureIdx: 0, threshold: 412.0, nextIdxLTE: 41, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1117.5, nextIdxLTE: 42, nextIdxGT: 43}
    - {featureIdx: 0, threshold: 391.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 382.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 571.0, nextIdxLTE: 45, nextIdxGT: 49}
    - {featureIdx: 1, threshold: 2143.0, nextIdxLTE: 46, nextIdxGT: 47}
    - {featureIdx: 0, threshold: 523.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1684.0, nextIdxLTE: -1, nextIdxGT: 48}
    - {featureIdx: 18, threshold: 0.9225000143051147, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 622.0, nextIdxLTE: -2, nextIdxGT: 50}
    - {featureIdx: 18, threshold: 0.987127959728241, nextIdxLTE: 51, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 711.0, nextIdxLTE: 52, nextIdxGT: -1}
    - {featureIdx: 18, threshold: 0.9101190567016602, nextIdxLTE: -2, nextIdxGT: 53}
    - {featureIdx: 2, threshold: 845.0, nextIdxLTE: -2, nextIdxGT: 54}
    - {featureIdx: 0, threshold: 696.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.8844791650772095, nextIdxLTE: -1, nextIdxGT: 56}
    - {featureIdx: 16, threshold: 0.9890456199645996, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.8819940686225891, nextIdxLTE: -2, nextIdxGT: 58}
    - {featureIdx: 0, threshold: 688.0, nextIdxLTE: 59, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 0.9996279776096344, nextIdxLTE: 60, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 0.993445098400116, nextIdxLTE: 61, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1797.5, nextIdxLTE: 62, nextIdxGT: 64}
    - {featureIdx: 18, threshold: 0.9837500154972076, nextIdxLTE: -1, nextIdxGT: 63}
    - {featureIdx: 17, threshold: 3.25, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1945.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 539.0, nextIdxLTE: 66, nextIdxGT: 87}
    - {featureIdx: 0, threshold: 485.0, nextIdxLTE: 67, nextIdxGT: 83}
    - {featureIdx: 1, threshold: 3467.0, nextIdxLTE: 68, nextIdxGT: 80}
    - {featureIdx: 1, threshold: 3315.0, nextIdxLTE: 69, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3278.0, nextIdxLTE: 70, nextIdxGT: -1}
    - {featureIdx: 18, threshold: 0.8479166924953461, nextIdxLTE: -1, nextIdxGT: 71}
    - {featureIdx: 2, threshold: 548.5, nextIdxLTE: -1, nextIdxGT: 72}
    - {featureIdx: 16, threshold: 0.9925784170627594, nextIdxLTE: 73, nextIdxGT: 77}
    - {featureIdx: 2, threshold: 1200.5, nextIdxLTE: -2, nextIdxGT: 74}
    - {featureIdx: 18, threshold: 0.9318055510520935, nextIdxLTE: 75, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2746.0, nextIdxLTE: -2, nextIdxGT: 76}
    - {featureIdx: 0, threshold: 445.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2977.0, nextIdxLTE: 78, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 389.0, nextIdxLTE: -2, nextIdxGT: 79}
    - {featureIdx: 2, threshold: 1496.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1472.0, nextIdxLTE: 81, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1304.5, nextIdxLTE: 82, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 843.5, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 18, threshold: 0.9308035671710968, nextIdxLTE: 84, nextIdxGT: 86}
    - {featureIdx: 18, threshold: 0.9053571224212646, nextIdxLTE: 85, nextIdxGT: -2}
    - {featureIdx: 17, threshold: 3.75, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3257.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2744.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 385.0, nextIdxLTE: -2, nextIdxGT: 89}
    - {featureIdx: 0, threshold: 442.0, nextIdxLTE: 90, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 4001.0, nextIdxLTE: 91, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 670.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 18, threshold: 0.9175926148891449, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 14
  - tree:
    - {featureIdx: 17, threshold: 4.75, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 1.75, nextIdxLTE: 2, nextIdxGT: 5}
    - {featureIdx: 16, threshold: 0.9997417330741882, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 0, threshold: 216.0, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 18, threshold: 0.777777761220932, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 2.25, nextIdxLTE: 6, nextIdxGT: 16}
    - {featureIdx: 18, threshold: 0.9166666865348816, nextIdxLTE: 7, nextIdxGT: 12}
    - {featureIdx: 2, threshold: 886.0, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2876.0, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 1, threshold: 3532.0, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 18, threshold: 0.7874999940395355, nextIdxLTE: 11, nextIdxGT: -1}
    - {featureIdx: 16, threshold: 0.9979959428310394, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 223.0, nextIdxLTE: -1, nextIdxGT: 13}
    - {featureIdx: 16, threshold: 0.9966687560081482, nextIdxLTE: 14, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 412.0, nextIdxLTE: 15, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2917.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.9175926148891449, nextIdxLTE: 17, nextIdxGT: 25}
    - {featureIdx: 17, threshold: 2.75, nextIdxLTE: 18, nextIdxGT: 20}
    - {featureIdx: 0, threshold: 207.0, nextIdxLTE: 19, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.8366666436195374, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 17, threshold: 3.25, nextIdxLTE: -1, nextIdxGT: 21}
    - {featureIdx: 17, threshold: 3.75, nextIdxLTE: -2, nextIdxGT: 22}
    - {featureIdx: 17, threshold: 4.25, nextIdxLTE: 23, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.9072916805744171, nextIdxLTE: -1, nextIdxGT: 24}
    - {featureIdx: 18, threshold: 0.9130208492279053, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 4.25, nextIdxLTE: 26, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 3.75, nextIdxLTE: 27, nextIdxGT: -2}
    - {featureIdx: 17, threshold: 2.75, nextIdxLTE: -1, nextIdxGT: 28}
    - {featureIdx: 17, threshold: 3.25, nextIdxLTE: -2, nextIdxGT: 29}
    - {featureIdx: 2, threshold: 554.5, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 15
  - tree:
    - {featureIdx: 19, threshold: 1.875, nextIdxLTE: 1, nextIdxGT: 31}
    - {featureIdx: 19, threshold: 0.875, nextIdxLTE: 2, nextIdxGT: 6}
    - {featureIdx: 15, threshold: 0.9375, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 19, threshold: 0.625, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 2, threshold: 1284.0, nextIdxLTE: 5, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2225.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2137.0, nextIdxLTE: 7, nextIdxGT: 10}
    - {featureIdx: 16, threshold: 0.9966564476490021, nextIdxLTE: 8, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 1560.0, nextIdxLTE: -1, nextIdxGT: 9}
    - {featureIdx: 19, threshold: 1.125, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3311.0, nextIdxLTE: 11, nextIdxGT: 26}
    - {featureIdx: 0, threshold: 124.0, nextIdxLTE: -1, nextIdxGT: 12}
    - {featureIdx: 15, threshold: 0.9081250131130219, nextIdxLTE: 13, nextIdxGT: 18}
    - {featureIdx: 0, threshold: 127.0, nextIdxLTE: 14, nextIdxGT: 15}
    - {featureIdx: 16, threshold: 0.995520830154419, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2272.0, nextIdxLTE: 16, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2264.0, nextIdxLTE: 17, nextIdxGT: -1}
    - {featureIdx: 19, threshold: 1.125, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 0.9971735179424286, nextIdxLTE: 19, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 0.9917894303798676, nextIdxLTE: 20, nextIdxGT: 21}
    - {featureIdx: 16, threshold: 0.9886313378810883, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 2322.0, nextIdxLTE: -1, nextIdxGT: 22}
    - {featureIdx: 1, threshold: 2402.0, nextIdxLTE: -2, nextIdxGT: 23}
    - {featureIdx: 0, threshold: 215.0, nextIdxLTE: -1, nextIdxGT: 24}
    - {featureIdx: 16, threshold: 0.9961539208889008, nextIdxLTE: 25, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.9154762029647827, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1309.5, nextIdxLTE: -2, nextIdxGT: 27}
    - {featureIdx: 15, threshold: 0.9208333492279053, nextIdxLTE: 28, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3451.0, nextIdxLTE: -2, nextIdxGT: 29}
    - {featureIdx: 15, threshold: 0.847083330154419, nextIdxLTE: -2, nextIdxGT: 30}
    - {featureIdx: 16, threshold: 0.9938753545284271, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.9132291674613953, nextIdxLTE: 32, nextIdxGT: 34}
    - {featureIdx: 15, threshold: 0.9112847149372101, nextIdxLTE: 33, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 398.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 413.0, nextIdxLTE: 35, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 410.0, nextIdxLTE: -1, nextIdxGT: 36}
    - {featureIdx: 16, threshold: 0.9969223439693451, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 16
  - tree:
    - {featureIdx: 19, threshold: 1.875, nextIdxLTE: 1, nextIdxGT: 30}
    - {featureIdx: 19, threshold: 0.875, nextIdxLTE: 2, nextIdxGT: 5}
    - {featureIdx: 1, threshold: 3576.0, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 0, threshold: 62.0, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 16, threshold: 0.994612067937851, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1005.0, nextIdxLTE: 6, nextIdxGT: 16}
    - {featureIdx: 16, threshold: 0.9947517514228821, nextIdxLTE: 7, nextIdxGT: 11}
    - {featureIdx: 2, threshold: 974.5, nextIdxLTE: 8, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 280.0, nextIdxLTE: 9, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.9174603223800659, nextIdxLTE: -2, nextIdxGT: 10}
    - {featureIdx: 15, threshold: 0.9312500059604645, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 206.0, nextIdxLTE: 12, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 2776.0, nextIdxLTE: -2, nextIdxGT: 13}
    - {featureIdx: 0, threshold: 169.0, nextIdxLTE: 14, nextIdxGT: 15}
    - {featureIdx: 0, threshold: 95.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 1, threshold: 3830.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 19, threshold: 1.625, nextIdxLTE: 17, nextIdxGT: 23}
    - {featureIdx: 15, threshold: 0.8145833313465118, nextIdxLTE: 18, nextIdxGT: 21}
    - {featureIdx: 1, threshold: 3097.0, nextIdxLTE: 19, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 128.0, nextIdxLTE: -1, nextIdxGT: 20}
    - {featureIdx: 0, threshold: 159.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1104.0, nextIdxLTE: 22, nextIdxGT: -2}
    - {featureIdx: 15, threshold: 0.9270833432674408, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 215.0, nextIdxLTE: -2, nextIdxGT: 24}
    - {featureIdx: 15, threshold: 0.9041666686534882, nextIdxLTE: 25, nextIdxGT: 27}
    - {featureIdx: 0, threshold: 299.0, nextIdxLTE: -2, nextIdxGT: 26}
    - {featureIdx: 2, threshold: 1513.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 16, threshold: 0.9953868985176086, nextIdxLTE: -1, nextIdxGT: 28}
    - {featureIdx: 15, threshold: 0.9380952417850494, nextIdxLTE: 29, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1825.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 207.0, nextIdxLTE: 31, nextIdxGT: -1}
    - {featureIdx: 15, threshold: 0.9151041507720947, nextIdxLTE: -2, nextIdxGT: -1}
    solution: 17
  - tree:
    - {featureIdx: 17, threshold: 2.25, nextIdxLTE: 1, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 1.25, nextIdxLTE: 2, nextIdxGT: 7}
    - {featureIdx: 18, threshold: 0.9291666746139526, nextIdxLTE: -1, nextIdxGT: 3}
    - {featureIdx: 0, threshold: 94.0, nextIdxLTE: -1, nextIdxGT: 4}
    - {featureIdx: 2, threshold: 830.0, nextIdxLTE: -1, nextIdxGT: 5}
    - {featureIdx: 1, threshold: 2546.0, nextIdxLTE: 6, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 159.0, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 18, threshold: 0.9208333492279053, nextIdxLTE: 8, nextIdxGT: 21}
    - {featureIdx: 0, threshold: 219.0, nextIdxLTE: 9, nextIdxGT: 19}
    - {featureIdx: 0, threshold: 99.0, nextIdxLTE: -1, nextIdxGT: 10}
    - {featureIdx: 18, threshold: 0.7763888835906982, nextIdxLTE: 11, nextIdxGT: 15}
    - {featureIdx: 0, threshold: 126.0, nextIdxLTE: -2, nextIdxGT: 12}
    - {featureIdx: 0, threshold: 164.0, nextIdxLTE: 13, nextIdxGT: 14}
    - {featureIdx: 18, threshold: 0.7718749940395355, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 0, threshold: 210.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 0, threshold: 206.0, nextIdxLTE: 16, nextIdxGT: 18}
    - {featureIdx: 18, threshold: 0.9125000238418579, nextIdxLTE: -2, nextIdxGT: 17}
    - {featureIdx: 2, threshold: 936.5, nextIdxLTE: -1, nextIdxGT: -2}
    - {featureIdx: 1, threshold: 3020.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 798.5, nextIdxLTE: 20, nextIdxGT: -2}
    - {featureIdx: 2, threshold: 783.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 17, threshold: 1.75, nextIdxLTE: 22, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1079.0, nextIdxLTE: 23, nextIdxGT: 24}
    - {featureIdx: 2, threshold: 555.0, nextIdxLTE: -2, nextIdxGT: -1}
    - {featureIdx: 2, threshold: 1814.5, nextIdxLTE: -2, nextIdxGT: 25}
    - {featureIdx: 18, threshold: 0.9708333313465118, nextIdxLTE: -2, nextIdxGT: 26}
    - {featureIdx: 2, threshold: 1991.0, nextIdxLTE: -1, nextIdxGT: -2}
    solution: 18
  region:
  - type: SizeInRange
    index: 0
    value: {min: 2, max: 1024}
  - type: SizeInRange
    index: 1
    value: {min: 2048, max: 4096}
  - type: SizeInRange
    index: 3
    value: {min: 512, max: 2048}
