Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jun  4 11:50:09 2019
| Host         : pietro-laptop running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -file des_cracker.timing.rpt
| Design       : des_cracker
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[0]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[10]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[11]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[12]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[13]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[14]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[15]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[16]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[17]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[18]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[19]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[1]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[20]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[21]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[22]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[23]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[24]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[25]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[26]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[27]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[28]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[29]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[2]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[30]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[31]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[32]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[33]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[34]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[35]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[36]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[37]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[38]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[39]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[3]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[40]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[41]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[42]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[43]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[44]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[45]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[46]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[47]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[48]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[49]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[4]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[50]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[51]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[52]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[53]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[54]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[55]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[56]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[57]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[58]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[59]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[5]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[60]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[61]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[62]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[63]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[6]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[7]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[8]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/c_reg[9]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[0]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[10]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[11]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[12]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[13]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[14]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[15]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[16]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[17]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[18]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[19]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[1]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[20]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[21]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[22]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[23]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[24]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[25]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[26]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[27]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[28]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[29]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[2]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[30]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[31]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[32]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[33]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[34]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[35]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[36]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[37]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[38]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[39]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[3]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[40]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[41]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[42]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[43]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[44]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[45]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[46]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[47]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[48]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[49]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[4]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[50]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[51]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[52]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[53]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[54]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[55]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[56]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[57]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[58]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[59]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[5]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[60]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[61]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[62]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[63]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[6]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[7]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[8]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[0].reg_des_ciph_i/q_reg[9]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[0]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[10]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[11]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[12]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[13]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[14]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[15]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[16]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[17]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[18]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[19]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[1]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[20]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[21]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[22]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[23]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[24]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[25]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[26]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[27]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[28]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[29]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[2]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[30]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[31]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[32]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[33]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[34]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[35]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[36]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[37]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[38]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[39]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[3]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[40]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[41]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[42]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[43]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[44]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[45]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[46]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[47]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[48]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[49]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[4]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[50]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[51]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[52]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[53]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[54]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[55]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[56]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[57]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[58]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[59]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[5]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[60]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[61]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[62]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[63]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[6]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[7]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[8]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[1].reg_des_ciph_i/q_reg[9]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[0]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[10]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[11]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[12]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[13]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[14]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[15]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[16]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[17]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[18]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[19]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[1]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[20]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[21]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[22]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[23]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[24]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[25]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[26]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[27]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[28]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[29]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[2]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[30]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[31]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[32]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[33]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[34]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[35]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[36]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[37]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[38]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[39]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[3]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[40]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[41]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[42]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[43]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[44]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[45]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[46]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[47]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[48]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[49]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[4]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[50]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[51]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[52]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[53]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[54]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[55]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[56]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[57]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[58]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[59]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[5]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[60]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[61]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[62]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[63]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[6]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[7]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[8]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: des_cracker/U0/des_ctrl_0/des_wrap_gen[2].reg_des_ciph_i/q_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 31 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 4 ports with no output delay but user has a false path constraint (MEDIUM)

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.993        0.000                      0                11182        0.022        0.000                      0                11182        4.020        0.000                       0                  5593  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.993        0.000                      0                11182        0.022        0.000                      0                11182        4.020        0.000                       0                  5593  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.993ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.993ns  (required time - arrival time)
  Source:                 rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            des_cracker/U0/des_ctrl_0/des_wrap_gen[1].des_wrap_i/des_0/enc_gen[11].reg_gen.reg_l_i/q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.173ns  (logic 0.580ns (8.086%)  route 6.593ns (91.914%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5593, routed)        1.672     2.980    rst_ps7_100M/U0/slowest_sync_clk
    SLICE_X17Y40         FDRE                                         r  rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y40         FDRE (Prop_fdre_C_Q)         0.456     3.436 f  rst_ps7_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.650     4.086    des_cracker/U0/des_ctrl_0/des_wrap_gen[0].des_wrap_i/des_0/key_gen_0/gen_key_round[16].reg_c_i/aresetn
    SLICE_X17Y40         LUT1 (Prop_lut1_I0_O)        0.124     4.210 r  des_cracker/U0/des_ctrl_0/des_wrap_gen[0].des_wrap_i/des_0/key_gen_0/gen_key_round[16].reg_c_i/FSM_onehot_c_state_r[1]_i_1/O
                         net (fo=4821, routed)        5.943    10.153    des_cracker/U0/des_ctrl_0/des_wrap_gen[1].des_wrap_i/des_0/enc_gen[11].reg_gen.reg_l_i/SR[0]
    SLICE_X32Y0          FDRE                                         r  des_cracker/U0/des_ctrl_0/des_wrap_gen[1].des_wrap_i/des_0/enc_gen[11].reg_gen.reg_l_i/q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5593, routed)        1.501    12.693    des_cracker/U0/des_ctrl_0/des_wrap_gen[1].des_wrap_i/des_0/enc_gen[11].reg_gen.reg_l_i/aclk
    SLICE_X32Y0          FDRE                                         r  des_cracker/U0/des_ctrl_0/des_wrap_gen[1].des_wrap_i/des_0/enc_gen[11].reg_gen.reg_l_i/q_reg[13]/C
                         clock pessimism              0.130    12.823    
                         clock uncertainty           -0.154    12.669    
    SLICE_X32Y0          FDRE (Setup_fdre_C_R)       -0.524    12.145    des_cracker/U0/des_ctrl_0/des_wrap_gen[1].des_wrap_i/des_0/enc_gen[11].reg_gen.reg_l_i/q_reg[13]
  -------------------------------------------------------------------
                         required time                         12.145    
                         arrival time                         -10.153    
  -------------------------------------------------------------------
                         slack                                  1.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 des_cracker/U0/des_ctrl_0/des_wrap_gen[0].des_wrap_i/des_0/enc_gen[3].reg_gen.reg_l_i/q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            des_cracker/U0/des_ctrl_0/des_wrap_gen[0].des_wrap_i/des_0/enc_gen[4].reg_gen.reg_r_i/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.227ns (60.072%)  route 0.151ns (39.928%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5593, routed)        0.548     0.889    des_cracker/U0/des_ctrl_0/des_wrap_gen[0].des_wrap_i/des_0/enc_gen[3].reg_gen.reg_l_i/aclk
    SLICE_X21Y23         FDRE                                         r  des_cracker/U0/des_ctrl_0/des_wrap_gen[0].des_wrap_i/des_0/enc_gen[3].reg_gen.reg_l_i/q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y23         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  des_cracker/U0/des_ctrl_0/des_wrap_gen[0].des_wrap_i/des_0/enc_gen[3].reg_gen.reg_l_i/q_reg[5]/Q
                         net (fo=1, routed)           0.151     1.167    des_cracker/U0/des_ctrl_0/des_wrap_gen[0].des_wrap_i/des_0/enc_gen[4].f_wrapper_i/O12[5]
    SLICE_X23Y21         LUT2 (Prop_lut2_I1_O)        0.099     1.266 r  des_cracker/U0/des_ctrl_0/des_wrap_gen[0].des_wrap_i/des_0/enc_gen[4].f_wrapper_i/q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.266    des_cracker/U0/des_ctrl_0/des_wrap_gen[0].des_wrap_i/des_0/enc_gen[4].reg_gen.reg_r_i/D[5]
    SLICE_X23Y21         FDRE                                         r  des_cracker/U0/des_ctrl_0/des_wrap_gen[0].des_wrap_i/des_0/enc_gen[4].reg_gen.reg_r_i/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=5593, routed)        0.816     1.186    des_cracker/U0/des_ctrl_0/des_wrap_gen[0].des_wrap_i/des_0/enc_gen[4].reg_gen.reg_r_i/aclk
    SLICE_X23Y21         FDRE                                         r  des_cracker/U0/des_ctrl_0/des_wrap_gen[0].des_wrap_i/des_0/enc_gen[4].reg_gen.reg_r_i/q_reg[5]/C
                         clock pessimism             -0.034     1.152    
    SLICE_X23Y21         FDRE (Hold_fdre_C_D)         0.092     1.244    des_cracker/U0/des_ctrl_0/des_wrap_gen[0].des_wrap_i/des_0/enc_gen[4].reg_gen.reg_r_i/q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.022    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y49    ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y49    ps7_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK



