timestamp 1731349849
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use x10b_cap_array x10b_cap_array_0 -1 0 121209 0 -1 -40052
use cdac_sw_1 cdac_sw_1_2 -1 0 106511 0 -1 -9874
use cdac_sw_16 cdac_sw_16_0 1 0 103754 0 1 -14133
use cdac_sw_16 x2[0] 1 0 106974 0 1 -14133
use cdac_sw_1 x10[8] -1 0 109731 0 -1 -9874
use cdac_sw_8 cdac_sw_8_1 1 0 109609 0 1 -11460
use cdac_sw_2 x8[7] -1 0 112950 0 -1 -9874
use cdac_sw_8 cdac_sw_8_0 1 0 112829 0 1 -11460
use cdac_sw_2 x8[6] -1 0 116170 0 -1 -9874
use cdac_sw_4 cdac_sw_4_1 1 0 115818 0 1 -11239
use cdac_sw_4 x6[5] -1 0 119622 0 -1 -9787
use cdac_sw_4 cdac_sw_4_0 1 0 119038 0 1 -11239
use cdac_sw_4 x6[4] -1 0 122842 0 -1 -9787
use cdac_sw_2 cdac_sw_2_1 1 0 122490 0 1 -11152
use cdac_sw_8 x4[3] -1 0 125831 0 -1 -9566
use cdac_sw_2 cdac_sw_2_0 1 0 125710 0 1 -11152
use cdac_sw_8 x4[2] -1 0 129051 0 -1 -9566
use cdac_sw_1 cdac_sw_1_1 1 0 128929 0 1 -11152
use cdac_sw_16 x3[1] -1 0 131686 0 -1 -6893
use cdac_sw_1 cdac_sw_1_0 1 0 132149 0 1 -11152
use cdac_sw_16 x3[0] -1 0 134906 0 -1 -6893
use x10b_cap_array x10b_cap_array_1 1 0 117451 0 1 19026
port "VCN" 40 118464 -40884 118568 -40828 m4
port "VCP" 38 120086 19800 120160 19852 m4
port "cf[2]" 4 102622 -10951 102718 -10855 m3
port "cf[3]" 5 102622 -10795 102718 -10699 m3
port "cf[4]" 6 102622 -10639 102718 -10543 m3
port "cf[5]" 7 102622 -10483 102718 -10387 m3
port "cf[1]" 3 102622 -11107 102718 -11011 m3
port "cf[0]" 2 102622 -11263 102718 -11167 m3
port "cf[6]" 8 102622 -10327 102718 -10231 m3
port "cf[7]" 9 102622 -10171 102718 -10075 m3
port "cf[8]" 10 102622 -10015 102718 -9919 m3
port "cf[9]" 11 102622 -9859 102718 -9763 m3
port "swn_in[9]" 31 102622 -15494 102718 -15398 m3
port "swn_in[8]" 30 102622 -15650 102718 -15554 m3
port "swn_in[7]" 29 102622 -15806 102718 -15710 m3
port "swn_in[6]" 28 102622 -15962 102718 -15866 m3
port "swp_in[0]" 12 102622 -4224 102718 -4128 m3
port "swn_in[5]" 27 102622 -16118 102718 -16022 m3
port "swn_in[4]" 26 102622 -16274 102718 -16178 m3
port "swn_in[3]" 25 102622 -16430 102718 -16334 m3
port "swn_in[2]" 24 102622 -16586 102718 -16490 m3
port "swp_in[1]" 13 102622 -4380 102718 -4284 m3
port "swp_in[2]" 14 102622 -4536 102718 -4440 m3
port "swp_in[3]" 15 102622 -4692 102718 -4596 m3
port "swp_in[4]" 16 102622 -4848 102718 -4752 m3
port "swn_in[1]" 23 102622 -16742 102718 -16646 m3
port "swn_in[0]" 22 102622 -16898 102718 -16802 m3
port "swp_in[5]" 17 102622 -5004 102718 -4908 m3
port "swp_in[6]" 18 102622 -5160 102718 -5064 m3
port "swp_in[7]" 19 102622 -5316 102718 -5220 m3
port "swp_in[8]" 20 102622 -5472 102718 -5376 m3
port "swp_in[9]" 21 102622 -5628 102718 -5532 m3
port "vdref" 1 103046 19692 103230 19876 m2
port "vsref" 33 102834 19692 103018 19876 m2
port "vcm" 32 102622 19692 102806 19876 m2
node "VCN" 0 0 118464 -40884 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "VCP" 0 0 120086 19800 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "cf[2]" 0 0 102622 -10951 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "cf[3]" 0 0 102622 -10795 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "cf[4]" 0 0 102622 -10639 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "cf[5]" 0 0 102622 -10483 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "cf[1]" 0 0 102622 -11107 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "cf[0]" 0 0 102622 -11263 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "cf[6]" 0 0 102622 -10327 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "cf[7]" 0 0 102622 -10171 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "cf[8]" 0 0 102622 -10015 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "cf[9]" 0 0 102622 -9859 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "swn_in[9]" 0 0 102622 -15494 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "swn_in[8]" 0 0 102622 -15650 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "swn_in[7]" 0 0 102622 -15806 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "swn_in[6]" 0 0 102622 -15962 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "swp_in[0]" 0 0 102622 -4224 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "swn_in[5]" 0 0 102622 -16118 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "swn_in[4]" 0 0 102622 -16274 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "swn_in[3]" 0 0 102622 -16430 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "swn_in[2]" 0 0 102622 -16586 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "swp_in[1]" 0 0 102622 -4380 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "swp_in[2]" 0 0 102622 -4536 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "swp_in[3]" 0 0 102622 -4692 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "swp_in[4]" 0 0 102622 -4848 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "swn_in[1]" 0 0 102622 -16742 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "swn_in[0]" 0 0 102622 -16898 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "swp_in[5]" 0 0 102622 -5004 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "swp_in[6]" 0 0 102622 -5160 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "swp_in[7]" 0 0 102622 -5316 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "swp_in[8]" 0 0 102622 -5472 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "swp_in[9]" 0 0 102622 -5628 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_118848_n40902#" 0 0 118848 -40902 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_105976_n18538#" 0 0 105976 -18538 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_109196_n18374#" 0 0 109196 -18374 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_112416_n18210#" 0 0 112416 -18210 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_115636_n18046#" 0 0 115636 -18046 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_118856_n17882#" 0 0 118856 -17882 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_122076_n17718#" 0 0 122076 -17718 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_125296_n17554#" 0 0 125296 -17554 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_128516_n17390#" 0 0 128516 -17390 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_131736_n17226#" 0 0 131736 -17226 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_134956_n17062#" 0 0 134956 -17062 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_135334_n16372#" 0 0 135334 -16372 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vdref" 0 0 103046 19692 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_135334_n16916#" 0 0 135334 -16916 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vsref" 0 0 102834 19692 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_103612_n4056#" 0 0 103612 -4056 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_106832_n3892#" 0 0 106832 -3892 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_110052_n3728#" 0 0 110052 -3728 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_113272_n3564#" 0 0 113272 -3564 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_116492_n3400#" 0 0 116492 -3400 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_119712_n3236#" 0 0 119712 -3236 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_122932_n3072#" 0 0 122932 -3072 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_126152_n2908#" 0 0 126152 -2908 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_129372_n2744#" 0 0 129372 -2744 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_132592_n2580#" 0 0 132592 -2580 v 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_135326_n18708#" 0 0 135326 -18708 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "vcm" 0 0 102622 19692 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "m1_119628_19692#" 0 0 119628 19692 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x3[0]/x1/x3/VPWR" "x3[0]/x3/vdda" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x3[0]/x3/vdda" "x3[0]/x1/x1/VPB"
merge "x3[0]/x1/x1/VPB" "cdac_sw_1_0/vdda"
merge "cdac_sw_1_0/vdda" "cdac_sw_1_0/x1/x13/VPWR"
merge "cdac_sw_1_0/x1/x13/VPWR" "cdac_sw_1_0/x1/x12/VPWR"
merge "cdac_sw_1_0/x1/x12/VPWR" "m1_135334_n16372#"
merge "x10b_cap_array_1/VC" "m1_119628_19692#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "m1_119628_19692#" "VCP"
merge "cdac_sw_8_1/dac_out" "x10b_cap_array_0/m1_n14221_n21940#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x10b_cap_array_0/m1_n14221_n21940#" "m1_112416_n18210#"
merge "cdac_sw_1_0/x1/vssa" "cdac_sw_1_1/x1/x13/VGND" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_1_1/x1/x13/VGND" "cdac_sw_1_1/x1/x12/VGND"
merge "cdac_sw_1_1/x1/x12/VGND" "cdac_sw_1_1/x1/a_n562_n776#"
merge "cdac_sw_1_1/x1/a_n562_n776#" "cdac_sw_1_1/x1/a_n562_360#"
merge "x10b_cap_array_1/VSUBS" "x8[6]/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x8[6]/VSUBS" "x8[7]/VSUBS"
merge "x8[7]/VSUBS" "x10[8]/VSUBS"
merge "x10[8]/VSUBS" "cdac_sw_1_2/VSUBS"
merge "cdac_sw_1_2/VSUBS" "x6[4]/VSUBS"
merge "x6[4]/VSUBS" "x6[5]/VSUBS"
merge "x6[5]/VSUBS" "x4[2]/VSUBS"
merge "x4[2]/VSUBS" "x4[3]/VSUBS"
merge "x4[3]/VSUBS" "x3[0]/VSUBS"
merge "x3[0]/VSUBS" "x3[1]/VSUBS"
merge "x3[1]/VSUBS" "cdac_sw_1_0/VSUBS"
merge "cdac_sw_1_0/VSUBS" "cdac_sw_1_1/VSUBS"
merge "cdac_sw_1_1/VSUBS" "cdac_sw_2_0/VSUBS"
merge "cdac_sw_2_0/VSUBS" "cdac_sw_2_1/VSUBS"
merge "cdac_sw_2_1/VSUBS" "cdac_sw_4_0/VSUBS"
merge "cdac_sw_4_0/VSUBS" "cdac_sw_4_1/VSUBS"
merge "cdac_sw_4_1/VSUBS" "cdac_sw_8_0/VSUBS"
merge "cdac_sw_8_0/VSUBS" "cdac_sw_8_1/VSUBS"
merge "cdac_sw_8_1/VSUBS" "x2[0]/VSUBS"
merge "x2[0]/VSUBS" "cdac_sw_16_0/VSUBS"
merge "cdac_sw_16_0/VSUBS" "x10b_cap_array_0/VSUBS"
merge "x10b_cap_array_0/VSUBS" "VSUBS"
merge "cdac_sw_2_0/dac_out" "x10b_cap_array_0/SW[7]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x10b_cap_array_0/SW[7]" "m1_128516_n17390#"
merge "x8[7]/vssa" "x10[8]/x3/vssa" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x10[8]/x3/vssa" "x10[8]/x1/vssa"
merge "x10[8]/x1/vssa" "x10[8]/vssa"
merge "x10[8]/vssa" "x10[8]/x1/a_n562_360#"
merge "x10[8]/x1/a_n562_360#" "cdac_sw_1_2/x3/vssa"
merge "x2[0]/x3/vdda" "cdac_sw_16_0/vdda" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_1_1/bi" "swn_in[8]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x10b_cap_array_1/SW[4]" "x6[4]/dac_out" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x6[4]/dac_out" "m1_119712_n3236#"
merge "x2[0]/bi" "swn_in[1]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x3[0]/vdda" "x3[1]/x3/vdda" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_2_1/x3/vdda" "cdac_sw_4_0/vdda" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x4[3]/bi" "swp_in[3]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x10[8]/x1/a_n562_n776#" "cdac_sw_1_2/x1/x3/VGND" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_1_2/x1/x3/VGND" "cdac_sw_1_2/x1/x3/VNB"
merge "cdac_sw_1_2/x1/x3/VNB" "cdac_sw_1_2/x1/x2/VGND"
merge "x10b_cap_array_1/SW[3]" "x4[3]/dac_out" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x4[3]/dac_out" "m1_122932_n3072#"
merge "x3[0]/vssa" "x3[1]/x3/vssa" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x3[1]/x3/vssa" "x3[1]/x1/vssa"
merge "x3[1]/x1/vssa" "x3[1]/vssa"
merge "x3[1]/vssa" "x3[1]/x1/a_n562_360#"
merge "x3[1]/x1/a_n562_360#" "x4[2]/x3/vssa"
merge "cdac_sw_4_1/dac_out" "x10b_cap_array_0/SW[4]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x10b_cap_array_0/SW[4]" "m1_118856_n17882#"
merge "cdac_sw_4_1/x1/x3/VPB" "cdac_sw_4_1/x1/x1/VPB" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_4_1/x1/x1/VPB" "cdac_sw_8_0/x1/x13/VPWR"
merge "cdac_sw_8_0/x1/x13/VPWR" "cdac_sw_8_0/x1/x12/VPWR"
merge "cdac_sw_8_0/x1/x12/VPWR" "cdac_sw_8_0/x1/x12/VPB"
merge "x2[0]/x1/vssa" "cdac_sw_16_0/x1/x13/VGND" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_16_0/x1/x13/VGND" "cdac_sw_16_0/x1/x12/VGND"
merge "x10b_cap_array_1/m1_n14221_n21940#" "x4[2]/dac_out" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x4[2]/dac_out" "m1_126152_n2908#"
merge "cdac_sw_4_0/x1/vssa" "cdac_sw_4_1/x1/x13/VGND" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_4_1/x1/x13/VGND" "cdac_sw_4_1/x1/x12/VGND"
merge "cdac_sw_4_1/x1/x12/VGND" "cdac_sw_4_0/x1/x3/VNB"
merge "cdac_sw_4_0/x1/x3/VNB" "cdac_sw_4_1/x1/x11/VGND"
merge "cdac_sw_4_1/x1/x11/VGND" "cdac_sw_4_1/x1/x10/VGND"
merge "cdac_sw_8_0/x1/x3/VPB" "cdac_sw_8_0/x1/vdda" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_8_0/x1/vdda" "cdac_sw_8_1/x1/x13/VPWR"
merge "cdac_sw_8_1/x1/x13/VPWR" "cdac_sw_8_1/x1/x12/VPWR"
merge "cdac_sw_8_1/x1/x12/VPWR" "cdac_sw_8_1/x1/x12/VPB"
merge "cdac_sw_2_1/x3/vssa" "cdac_sw_4_0/vssa" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x10b_cap_array_1/m1_n14221_n21448#" "x3[0]/vcm" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x3[0]/vcm" "x3[1]/vcm"
merge "x3[1]/vcm" "x4[2]/vcm"
merge "x4[2]/vcm" "x4[3]/vcm"
merge "x4[3]/vcm" "x6[4]/vcm"
merge "x6[4]/vcm" "x6[5]/vcm"
merge "x6[5]/vcm" "x8[6]/vcm"
merge "x8[6]/vcm" "x8[7]/vcm"
merge "x8[7]/vcm" "x10[8]/vcm"
merge "x10[8]/vcm" "cdac_sw_1_2/vcm"
merge "cdac_sw_1_2/vcm" "cdac_sw_1_0/vcm"
merge "cdac_sw_1_0/vcm" "cdac_sw_1_1/vcm"
merge "cdac_sw_1_1/vcm" "cdac_sw_2_0/vcm"
merge "cdac_sw_2_0/vcm" "cdac_sw_2_1/vcm"
merge "cdac_sw_2_1/vcm" "cdac_sw_4_0/vcm"
merge "cdac_sw_4_0/vcm" "cdac_sw_4_1/vcm"
merge "cdac_sw_4_1/vcm" "cdac_sw_8_0/vcm"
merge "cdac_sw_8_0/vcm" "cdac_sw_8_1/vcm"
merge "cdac_sw_8_1/vcm" "x2[0]/vcm"
merge "x2[0]/vcm" "cdac_sw_16_0/vcm"
merge "cdac_sw_16_0/vcm" "x10b_cap_array_0/m1_n14221_n21448#"
merge "x10b_cap_array_0/m1_n14221_n21448#" "m1_135326_n18708#"
merge "m1_135326_n18708#" "vcm"
merge "cdac_sw_1_2/x1/x13/VGND" "cdac_sw_1_2/x1/x13/VNB" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_1_2/x1/x13/VNB" "cdac_sw_1_2/x1/x12/VGND"
merge "cdac_sw_1_2/x1/x12/VGND" "cdac_sw_1_2/vssa"
merge "cdac_sw_1_2/vssa" "cdac_sw_16_0/x3/vssa"
merge "cdac_sw_16_0/x3/vssa" "cdac_sw_16_0/x1/x3/VGND"
merge "cdac_sw_16_0/x1/x3/VGND" "cdac_sw_16_0/x1/vssa"
merge "cdac_sw_16_0/x1/vssa" "vsref"
merge "x6[5]/vdda" "x6[5]/x1/x12/VPWR" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x6[5]/x1/x12/VPWR" "x8[6]/x1/x3/VPWR"
merge "x8[6]/x1/x3/VPWR" "x6[5]/x1/x12/VPB"
merge "x6[5]/x1/x12/VPB" "x8[6]/x1/x3/VPB"
merge "x8[6]/x1/x3/VPB" "x8[6]/x3/vdda"
merge "cdac_sw_8_0/dac_out" "x10b_cap_array_0/SW[3]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x10b_cap_array_0/SW[3]" "m1_115636_n18046#"
merge "x4[3]/vssa" "x6[4]/x3/vssa" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_1_1/x3/vssa" "cdac_sw_2_0/vssa" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_4_1/bi" "swn_in[4]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x4[3]/cki" "cdac_sw_8_0/cki" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_8_0/cki" "cf[3]"
merge "x6[5]/vssa" "x6[5]/x1/x12/VGND" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x6[5]/x1/x12/VGND" "x8[6]/x3/vssa"
merge "x10b_cap_array_1/SW[1]" "x3[1]/dac_out" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x3[1]/dac_out" "m1_129372_n2744#"
merge "cdac_sw_2_1/x1/x3/VPB" "cdac_sw_2_1/x1/vdda" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_2_1/x1/vdda" "cdac_sw_4_0/x1/x13/VPWR"
merge "cdac_sw_4_0/x1/x13/VPWR" "cdac_sw_4_0/x1/x12/VPWR"
merge "cdac_sw_4_0/x1/x12/VPWR" "cdac_sw_4_0/x1/x12/VPB"
merge "x10[8]/cki" "cdac_sw_1_1/cki" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_1_1/cki" "cf[8]"
merge "cdac_sw_2_0/x1/x3/VPB" "cdac_sw_2_0/x1/x1/VPB" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_2_0/x1/x1/VPB" "cdac_sw_2_1/x1/x13/VPWR"
merge "cdac_sw_2_1/x1/x13/VPWR" "cdac_sw_2_1/x1/x12/VPWR"
merge "cdac_sw_2_1/x1/x12/VPWR" "cdac_sw_2_1/x1/x12/VPB"
merge "x6[4]/vdda" "x6[4]/x1/x12/VPWR" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x6[4]/x1/x12/VPWR" "x6[5]/x1/x3/VPWR"
merge "x6[5]/x1/x3/VPWR" "x6[4]/x1/x12/VPB"
merge "x6[4]/x1/x12/VPB" "x6[5]/x1/x3/VPB"
merge "x6[5]/x1/x3/VPB" "x6[5]/x3/vdda"
merge "cdac_sw_1_2/bi" "swp_in[9]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x4[2]/vssa" "x4[3]/x3/vssa" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x8[6]/x1/x11/VPB" "x8[7]/x1/x2/VPB" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_1_1/x1/x3/VPB" "cdac_sw_2_0/x1/x13/VPWR" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_2_0/x1/x13/VPWR" "cdac_sw_2_0/x1/x12/VPWR"
merge "cdac_sw_2_0/x1/x12/VPWR" "cdac_sw_2_0/x1/x12/VPB"
merge "x4[2]/x1/x13/VPB" "x4[3]/x1/x2/VPB" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x2[0]/dac_out" "x10b_cap_array_0/SW[1]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x10b_cap_array_0/SW[1]" "m1_109196_n18374#"
merge "cdac_sw_4_0/x3/vssa" "cdac_sw_4_1/vssa" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_1_0/x3/vdda" "cdac_sw_1_1/vdda" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x6[4]/cki" "cdac_sw_4_1/cki" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_4_1/cki" "cf[4]"
merge "x2[0]/x3/vssa" "cdac_sw_16_0/vssa" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x10[8]/bi" "swp_in[8]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x8[7]/x1/x11/VPB" "x8[7]/x1/x12/VPB" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x8[7]/x1/x12/VPB" "x10[8]/x1/x3/VPB"
merge "cdac_sw_2_1/x1/vssa" "cdac_sw_4_0/x1/x13/VGND" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_4_0/x1/x13/VGND" "cdac_sw_4_0/x1/x12/VGND"
merge "cdac_sw_4_0/x1/x12/VGND" "cdac_sw_4_0/x1/a_n562_n776#"
merge "cdac_sw_4_0/x1/a_n562_n776#" "cdac_sw_4_0/x1/a_n562_360#"
merge "x10[8]/x1/x13/VPB" "cdac_sw_1_2/x1/x2/VPB" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_4_1/x3/vdda" "cdac_sw_8_0/vdda" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x3[0]/x1/x11/VPB" "x3[0]/x1/x12/VPWR" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x3[0]/x1/x12/VPWR" "x3[1]/x1/x3/VPWR"
merge "x3[1]/x1/x3/VPWR" "x3[0]/x1/x12/VPB"
merge "x3[0]/x1/x12/VPB" "x3[1]/x1/x3/VPB"
merge "cdac_sw_4_0/dac_out" "x10b_cap_array_0/m1_n14221_n22432#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x10b_cap_array_0/m1_n14221_n22432#" "m1_122076_n17718#"
merge "cdac_sw_4_1/x3/vssa" "cdac_sw_8_0/vssa" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x4[3]/x1/x13/VNB" "x6[4]/x1/x3/VGND" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x6[4]/x1/x3/VGND" "x6[4]/x1/x3/VNB"
merge "x6[4]/x1/x3/VNB" "x6[4]/x1/x2/VGND"
merge "x3[1]/x1/a_n562_n776#" "x4[2]/x1/x3/VGND" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x4[2]/x1/x3/VGND" "x4[2]/x1/x3/VNB"
merge "x4[2]/x1/x3/VNB" "x4[2]/x1/x2/VGND"
merge "x8[7]/bi" "swp_in[7]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x4[2]/x1/x13/VGND" "x4[3]/x1/x3/VGND" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x4[3]/x1/x3/VGND" "x4[3]/x1/x3/VNB"
merge "x4[3]/x1/x3/VNB" "x4[3]/x1/x2/VGND"
merge "cdac_sw_2_0/x1/vssa" "cdac_sw_2_1/x1/x13/VGND" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_2_1/x1/x13/VGND" "cdac_sw_2_1/x1/x12/VGND"
merge "cdac_sw_1_1/x1/vssa" "cdac_sw_1_1/x1/x3/VNB" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_1_1/x1/x3/VNB" "cdac_sw_2_0/x1/x13/VGND"
merge "cdac_sw_2_0/x1/x13/VGND" "cdac_sw_2_0/x1/x12/VGND"
merge "cdac_sw_8_1/x3/vdda" "x2[0]/vdda" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_1_0/bi" "swn_in[9]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_4_1/x1/vssa" "cdac_sw_8_0/x1/x13/VGND" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_8_0/x1/x13/VGND" "cdac_sw_8_0/x1/x12/VGND"
merge "x3[0]/x1/x3/VGND" "x3[0]/x1/x2/VNB" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x3[0]/x1/x2/VNB" "x3[0]/x3/vssa"
merge "x3[0]/x3/vssa" "cdac_sw_1_0/vssa"
merge "cdac_sw_1_0/vssa" "cdac_sw_1_0/x1/x13/VGND"
merge "cdac_sw_1_0/x1/x13/VGND" "cdac_sw_1_0/x1/x12/VGND"
merge "cdac_sw_1_0/x1/x12/VGND" "m1_135334_n16916#"
merge "x10b_cap_array_1/SW[7]" "x8[7]/dac_out" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x8[7]/dac_out" "m1_110052_n3728#"
merge "x8[6]/bi" "swp_in[6]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x6[5]/x1/x13/VPB" "x8[6]/x1/x2/VPB" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_8_1/x1/x3/VPB" "cdac_sw_8_1/x1/vdda" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_8_1/x1/vdda" "x2[0]/x1/x13/VPWR"
merge "x2[0]/x1/x13/VPWR" "x2[0]/x1/x12/VPWR"
merge "x2[0]/x1/x12/VPWR" "x2[0]/x1/x12/VPB"
merge "cdac_sw_8_1/x1/vssa" "x2[0]/x1/x13/VGND" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x2[0]/x1/x13/VGND" "x2[0]/x1/x12/VGND"
merge "x2[0]/x1/x12/VGND" "x2[0]/x1/a_n562_n776#"
merge "x2[0]/x1/a_n562_n776#" "x2[0]/x1/a_n562_360#"
merge "x2[0]/x1/x3/VPB" "x2[0]/x1/x1/VPB" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x2[0]/x1/x1/VPB" "cdac_sw_16_0/x1/x13/VPWR"
merge "cdac_sw_16_0/x1/x13/VPWR" "cdac_sw_16_0/x1/x12/VPWR"
merge "cdac_sw_16_0/x1/x12/VPWR" "cdac_sw_16_0/x1/x12/VPB"
merge "x6[5]/bi" "swp_in[5]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_1_2/cki" "cdac_sw_1_0/cki" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_1_0/cki" "cf[9]"
merge "cdac_sw_16_0/dac_out" "x10b_cap_array_0/m1_n14221_n21612#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x10b_cap_array_0/m1_n14221_n21612#" "m1_105976_n18538#"
merge "x3[1]/vdda" "x3[1]/x1/x12/VPWR" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x3[1]/x1/x12/VPWR" "x4[2]/x1/x3/VPWR"
merge "x4[2]/x1/x3/VPWR" "x3[1]/x1/x12/VPB"
merge "x3[1]/x1/x12/VPB" "x4[2]/x1/x3/VPB"
merge "x4[2]/x1/x3/VPB" "x4[2]/x3/vdda"
merge "cdac_sw_2_0/bi" "swn_in[7]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x6[5]/x1/x13/VGND" "x8[6]/x1/x3/VGND" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x8[6]/x1/x3/VGND" "x8[6]/x1/x3/VNB"
merge "x8[6]/x1/x3/VNB" "x8[6]/x1/x2/VGND"
merge "x6[4]/bi" "swp_in[4]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_1_2/x1/x13/VPWR" "cdac_sw_1_2/vdda" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_1_2/vdda" "cdac_sw_1_2/x1/x12/VPWR"
merge "cdac_sw_1_2/x1/x12/VPWR" "cdac_sw_16_0/x3/vdda"
merge "cdac_sw_16_0/x3/vdda" "cdac_sw_16_0/x1/x3/VPWR"
merge "cdac_sw_16_0/x1/x3/VPWR" "cdac_sw_16_0/x1/vdda"
merge "cdac_sw_16_0/x1/vdda" "vdref"
merge "cdac_sw_2_1/bi" "swn_in[6]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x8[7]/x1/x11/VGND" "x10[8]/x1/x3/VNB" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x10[8]/x1/x3/VNB" "x10[8]/x1/x3/VGND"
merge "x4[2]/cki" "cdac_sw_8_1/cki" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_8_1/cki" "cf[2]"
merge "x4[3]/x1/x12/VPWR" "x6[4]/x1/x3/VPWR" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x6[4]/x1/x3/VPWR" "x4[3]/x1/x12/VPB"
merge "x4[3]/x1/x12/VPB" "x6[4]/x1/x3/VPB"
merge "x6[4]/x1/x3/VPB" "x6[4]/x1/x1/VPB"
merge "cdac_sw_4_0/x1/x3/VPB" "cdac_sw_4_1/x1/x12/VPWR" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_4_1/x1/x12/VPWR" "cdac_sw_4_1/x1/x13/VPWR"
merge "cdac_sw_4_1/x1/x13/VPWR" "cdac_sw_4_1/x1/x10/VPWR"
merge "cdac_sw_4_1/x1/x10/VPWR" "cdac_sw_4_1/x1/x12/VPB"
merge "x8[7]/x1/x10/VPWR" "x10[8]/x1/x3/VPWR" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_4_0/bi" "swn_in[5]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x4[2]/bi" "swp_in[2]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x10b_cap_array_1/SW[9]" "cdac_sw_1_2/dac_out" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_1_2/dac_out" "m1_103612_n4056#"
merge "cdac_sw_2_0/x3/vssa" "cdac_sw_2_1/vssa" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x3[1]/bi" "swp_in[1]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x6[4]/x1/x13/VPB" "x6[5]/x1/x2/VPB" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_8_0/bi" "swn_in[3]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_2_0/x3/vdda" "cdac_sw_2_1/vdda" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x4[2]/vdda" "x4[2]/x1/x12/VPWR" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x4[2]/x1/x12/VPWR" "x4[3]/x1/x3/VPWR"
merge "x4[3]/x1/x3/VPWR" "x4[2]/x1/x12/VPB"
merge "x4[2]/x1/x12/VPB" "x4[3]/x1/x3/VPB"
merge "x4[3]/x1/x3/VPB" "x4[3]/x3/vdda"
merge "cdac_sw_2_1/dac_out" "x10b_cap_array_0/SW[6]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x10b_cap_array_0/SW[6]" "m1_125296_n17554#"
merge "cdac_sw_1_0/x1/x3/VPB" "cdac_sw_1_0/x1/vdda" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_1_0/x1/vdda" "cdac_sw_1_1/x1/x13/VPWR"
merge "cdac_sw_1_1/x1/x13/VPWR" "cdac_sw_1_1/x1/x12/VPWR"
merge "cdac_sw_1_1/x1/x12/VPWR" "cdac_sw_1_1/x1/x12/VPB"
merge "x3[0]/bi" "swp_in[0]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x8[6]/vdda" "x8[7]/x3/vdda" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_8_1/bi" "swn_in[2]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x10b_cap_array_1/m1_n14221_n21612#" "x3[0]/dac_out" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x3[0]/dac_out" "m1_132592_n2580#"
merge "x3[0]/x1/x13/VNB" "x3[1]/x1/x3/VNB" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x3[1]/x1/x3/VNB" "x3[1]/x1/x3/VGND"
merge "x10b_cap_array_1/SW[6]" "x8[6]/dac_out" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x8[6]/dac_out" "m1_113272_n3564#"
merge "cdac_sw_4_0/x3/vdda" "cdac_sw_4_1/vdda" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x8[6]/x1/x12/VPWR" "x8[7]/x1/x3/VPWR" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x8[7]/x1/x3/VPWR" "x8[6]/x1/x12/VPB"
merge "x8[6]/x1/x12/VPB" "x8[7]/x1/x3/VPB"
merge "x8[7]/x1/x3/VPB" "x8[7]/x1/x1/VPB"
merge "cdac_sw_8_0/x3/vdda" "cdac_sw_8_1/vdda" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x10b_cap_array_1/SW[8]" "x10[8]/dac_out" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x10[8]/dac_out" "m1_106832_n3892#"
merge "cdac_sw_16_0/bi" "swn_in[0]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x6[4]/x1/a_n562_n776#" "x6[5]/x1/x3/VGND" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x6[5]/x1/x3/VGND" "x6[5]/x1/x3/VNB"
merge "x6[5]/x1/x3/VNB" "x6[5]/x1/x2/VGND"
merge "x4[3]/vdda" "x6[4]/x3/vdda" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x10[8]/vdda" "x10[8]/x1/x12/VPWR" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x10[8]/x1/x12/VPWR" "cdac_sw_1_2/x1/x3/VPWR"
merge "cdac_sw_1_2/x1/x3/VPWR" "x10[8]/x1/x12/VPB"
merge "x10[8]/x1/x12/VPB" "cdac_sw_1_2/x1/x3/VPB"
merge "cdac_sw_1_2/x1/x3/VPB" "cdac_sw_1_2/x3/vdda"
merge "cdac_sw_8_0/x1/vssa" "cdac_sw_8_1/x1/x13/VGND" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_8_1/x1/x13/VGND" "cdac_sw_8_1/x1/x12/VGND"
merge "x8[7]/vdda" "x10[8]/x3/vdda" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x8[6]/cki" "cdac_sw_2_1/cki" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_2_1/cki" "cf[6]"
merge "x10b_cap_array_0/VC" "VCN" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "VCN" "m1_118848_n40902#"
merge "x6[4]/vssa" "x6[4]/x1/a_n562_360#" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x6[4]/x1/a_n562_360#" "x6[5]/x3/vssa"
merge "x3[1]/x1/x13/VPB" "x4[2]/x1/x2/VPB" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x2[0]/cki" "x3[1]/cki" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x3[1]/cki" "cf[1]"
merge "x10b_cap_array_1/m1_n14221_n22432#" "x6[5]/dac_out" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x6[5]/dac_out" "m1_116492_n3400#"
merge "cdac_sw_1_0/x3/vssa" "cdac_sw_1_1/vssa" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x8[7]/cki" "cdac_sw_2_0/cki" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_2_0/cki" "cf[7]"
merge "cdac_sw_8_1/x3/vssa" "x2[0]/vssa" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_16_0/cki" "x3[0]/cki" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x3[0]/cki" "cf[0]"
merge "x8[6]/x1/x13/VNB" "x8[7]/x1/x3/VGND" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x8[7]/x1/x3/VGND" "x8[7]/x1/x3/VNB"
merge "x8[7]/x1/x3/VNB" "x8[7]/x1/x2/VGND"
merge "cdac_sw_1_1/x3/vdda" "cdac_sw_2_0/vdda" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_1_1/dac_out" "x10b_cap_array_0/SW[8]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x10b_cap_array_0/SW[8]" "m1_131736_n17226#"
merge "x4[3]/x1/x11/VPB" "x6[4]/x1/x2/VPB" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x6[5]/cki" "cdac_sw_4_0/cki" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_4_0/cki" "cf[5]"
merge "cdac_sw_1_0/dac_out" "x10b_cap_array_0/SW[9]" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "x10b_cap_array_0/SW[9]" "m1_134956_n17062#"
merge "x8[6]/vssa" "x8[7]/x3/vssa" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "cdac_sw_8_0/x3/vssa" "cdac_sw_8_1/vssa" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
