ISim log file
Running: D:\HW\FPGA\Project\Phase3\Verilog\Interleaver_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/HW/FPGA/Project/Phase3/Verilog/Interleaver_tb_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all
Total Error in Interleaver:           0 

No Error was found in Interleaver. 

Stopped at time : 5885 ns :  in File "D:/HW/FPGA/Project/Phase3/Verilog/Interleaver_tb.v" Line 60 
