/*!
 * @skip  $ld:$
 * @file  f_rrh_reg_td.h
 * @brief レジスタアドレス定義ヘッダ(TD)
 * @date  2015/3/30 FJT) Taniguchi
 *
 * All Rights Reserved, Copyright (C) FUJITSU LIMITED 2015
 */

/*!
 * @addtogroup RRH_RRH
 * @{
 */
#ifndef F_RRH_REG_TD_H
#define F_RRH_REG_TD_H
/*!
 * @name TDレジスタアドレス
 * @note TDレジスタアドレス
 * @{
 */
#if defined (OPT_RRH_ARCH_A10)
#define	D_RRH_REG_TD_TDDEN				0xD1003800
#define	D_RRH_REG_TD_TDSTAPNT			0xD1003810
#define	D_RRH_REG_TD_TDSTAOFST			0xD1003814
#define	D_RRH_REG_TD_TDCNTOFST			0xD1003818
#define	D_RRH_REG_TD_TDSWPNT0			0xD1003820
#define	D_RRH_REG_TD_TDSWPNT1			0xD1003824
#define	D_RRH_REG_TD_TDSWPNT2			0xD1003828
#define	D_RRH_REG_TD_TDSWPNT3			0xD100382C
#define	D_RRH_REG_TD_TDSWPNT4			0xD1003830
#define	D_RRH_REG_TD_TDSWPNT5			0xD1003834
#define	D_RRH_REG_TD_TDSWPNT6			0xD1003838
#define	D_RRH_REG_TD_TDSWPNT7			0xD100383C
#define	D_RRH_REG_TD_TDSWPNT8			0xD1003840
#define	D_RRH_REG_TD_TDSWPNT9			0xD1003844
#define	D_RRH_REG_TD_DLCASOFST			0xD1003850
#define	D_RRH_REG_TD_DLMAGOFST			0xD1003854
#define	D_RRH_REG_TD_ULCASOFST			0xD1003858
#define	D_RRH_REG_TD_ULMAGOFST			0xD100385C
#define	D_RRH_REG_TD_DTDDLY01			0xD1003880
#define	D_RRH_REG_TD_DTDOFST01			0xD1003884
#define	D_RRH_REG_TD_DTDDLY02			0xD1003888
#define	D_RRH_REG_TD_DTDOFST02			0xD100388C
#define	D_RRH_REG_TD_DTDDLY03			0xD1003890
#define	D_RRH_REG_TD_DTDOFST03			0xD1003894
#define	D_RRH_REG_TD_DTDDLY04			0xD1003898
#define	D_RRH_REG_TD_DTDOFST04			0xD100389C
#define	D_RRH_REG_TD_DTDDLY05			0xD10038A0
#define	D_RRH_REG_TD_DTDOFST05			0xD10038A4
#define	D_RRH_REG_TD_DTDDLY06			0xD10038A8
#define	D_RRH_REG_TD_DTDOFST06			0xD10038AC
#define	D_RRH_REG_TD_DTDDLY07			0xD10038B0
#define	D_RRH_REG_TD_DTDOFST07			0xD10038B4
#define	D_RRH_REG_TD_DTDDLY08			0xD10038B8
#define	D_RRH_REG_TD_DTDOFST08			0xD10038BC
#define	D_RRH_REG_TD_DTDDLY09			0xD10038C0
#define	D_RRH_REG_TD_DTDOFST09			0xD10038C4
#define	D_RRH_REG_TD_DTDDLY10			0xD10038C8
#define	D_RRH_REG_TD_DTDOFST10			0xD10038CC
#define	D_RRH_REG_TD_DTDDLY11			0xD10038D0
#define	D_RRH_REG_TD_DTDOFST11			0xD10038D4
#define	D_RRH_REG_TD_DTDDLY12			0xD10038D8
#define	D_RRH_REG_TD_DTDOFST12			0xD10038DC
#define	D_RRH_REG_TD_ABSDLY				0xD1003980
#define	D_RRH_REG_TD_ABSOFST			0xD1003984
#define	D_RRH_REG_TD_DLDMY				0xD10039A0
#define	D_RRH_REG_TD_DLDMYDLY			0xD10039A4
#define	D_RRH_REG_TD_DLDMYOFST			0xD10039A8
#define	D_RRH_REG_TD_TDDISFCT			0xD1003A00
#define	D_RRH_REG_TD_FIXMD				0xD1003B00
#define	D_RRH_REG_TD_FIXDTDEN			0xD1003B10
#define	D_RRH_REG_TD_FIXDTDSW			0xD1003B14
#define	D_RRH_REG_TD_FIXATDENA			0xD1003B20
#define	D_RRH_REG_TD_FIXATDSWA			0xD1003B24
#define	D_RRH_REG_TD_FIXATDENB			0xD1003B28
#define	D_RRH_REG_TD_FIXATDSWB			0xD1003B2C
#define	D_RRH_REG_TD_FIXATDENC			0xD1003B30
#define	D_RRH_REG_TD_FIXATDSWC			0xD1003B34
#define	D_RRH_REG_TD_FIXATDEND			0xD1003B38
#define	D_RRH_REG_TD_FIXATDSWD			0xD1003B3C
#define	D_RRH_REG_TD_TIMMON1SEL			0xD1003BE0
#define	D_RRH_REG_TD_TIMMON2SEL			0xD1003BE4
#define	D_RRH_REG_TD_TDTESTMON			0xD1003BF0
#define	D_RRH_REG_TD_TDTEST				0xD1003BF8
#define	D_RRH_REG_TD_TDMONSEL			0xD1003BFC
#define	D_RRH_REG_TD_TDANTENA			0xD1003C00
#define	D_RRH_REG_TD_TDHDOFFA			0xD1003C04
#define	D_RRH_REG_TD_TDALMA				0xD1003C08
#define	D_RRH_REG_TD_TDSTSA				0xD1003C10
#define	D_RRH_REG_TD_ATDOFST01A			0xD1003C80
#define	D_RRH_REG_TD_ATDOFST02A			0xD1003C84
#define	D_RRH_REG_TD_ATDOFST03A			0xD1003C88
#define	D_RRH_REG_TD_ATDOFST04A			0xD1003C8C
#define	D_RRH_REG_TD_ATDOFST05A			0xD1003C90
#define	D_RRH_REG_TD_ATDOFST06A			0xD1003C94
#define	D_RRH_REG_TD_ATDOFST07A			0xD1003C98
#define	D_RRH_REG_TD_ATDOFST08A			0xD1003C9C
#define	D_RRH_REG_TD_TDANTENB			0xD1003D00
#define	D_RRH_REG_TD_TDHDOFFB			0xD1003D04
#define	D_RRH_REG_TD_TDALMB				0xD1003D08
#define	D_RRH_REG_TD_TDSTSB				0xD1003D10
#define	D_RRH_REG_TD_ATDOFST01B			0xD1003D80
#define	D_RRH_REG_TD_ATDOFST02B			0xD1003D84
#define	D_RRH_REG_TD_ATDOFST03B			0xD1003D88
#define	D_RRH_REG_TD_ATDOFST04B			0xD1003D8C
#define	D_RRH_REG_TD_ATDOFST05B			0xD1003D90
#define	D_RRH_REG_TD_ATDOFST06B			0xD1003D94
#define	D_RRH_REG_TD_ATDOFST07B			0xD1003D98
#define	D_RRH_REG_TD_ATDOFST08B			0xD1003D9C
#define	D_RRH_REG_TD_TDANTENC			0xD1003E00
#define	D_RRH_REG_TD_TDHDOFFC			0xD1003E04
#define	D_RRH_REG_TD_TDALMC				0xD1003E08
#define	D_RRH_REG_TD_TDSTSC				0xD1003E10
#define	D_RRH_REG_TD_ATDOFST01C			0xD1003E80
#define	D_RRH_REG_TD_ATDOFST02C			0xD1003E84
#define	D_RRH_REG_TD_ATDOFST03C			0xD1003E88
#define	D_RRH_REG_TD_ATDOFST04C			0xD1003E8C
#define	D_RRH_REG_TD_ATDOFST05C			0xD1003E90
#define	D_RRH_REG_TD_ATDOFST06C			0xD1003E94
#define	D_RRH_REG_TD_ATDOFST07C			0xD1003E98
#define	D_RRH_REG_TD_ATDOFST08C			0xD1003E9C
#define	D_RRH_REG_TD_TDANTEND			0xD1003F00
#define	D_RRH_REG_TD_TDHDOFFD			0xD1003F04
#define	D_RRH_REG_TD_TDALMD				0xD1003F08
#define	D_RRH_REG_TD_TDSTSD				0xD1003F10
#define	D_RRH_REG_TD_ATDOFST01D			0xD1003F80
#define	D_RRH_REG_TD_ATDOFST02D			0xD1003F84
#define	D_RRH_REG_TD_ATDOFST03D			0xD1003F88
#define	D_RRH_REG_TD_ATDOFST04D			0xD1003F8C
#define	D_RRH_REG_TD_ATDOFST05D			0xD1003F90
#define	D_RRH_REG_TD_ATDOFST06D			0xD1003F94
#define	D_RRH_REG_TD_ATDOFST07D			0xD1003F98
#define	D_RRH_REG_TD_ATDOFST08D			0xD1003F9C

#elif defined (OPT_RRH_ARCH_ZYNQ)
#define	D_RRH_REG_TD_TDDEN				0x81003800
#define	D_RRH_REG_TD_TDSTAPNT			0x81003810
#define	D_RRH_REG_TD_TDSTAOFST			0x81003814
#define	D_RRH_REG_TD_TDCNTOFST			0x81003818
#define	D_RRH_REG_TD_TDSWPNT0			0x81003820
#define	D_RRH_REG_TD_TDSWPNT1			0x81003824
#define	D_RRH_REG_TD_TDSWPNT2			0x81003828
#define	D_RRH_REG_TD_TDSWPNT3			0x8100382C
#define	D_RRH_REG_TD_TDSWPNT4			0x81003830
#define	D_RRH_REG_TD_TDSWPNT5			0x81003834
#define	D_RRH_REG_TD_TDSWPNT6			0x81003838
#define	D_RRH_REG_TD_TDSWPNT7			0x8100383C
#define	D_RRH_REG_TD_TDSWPNT8			0x81003840
#define	D_RRH_REG_TD_TDSWPNT9			0x81003844
#define	D_RRH_REG_TD_DLCASOFST			0x81003850
#define	D_RRH_REG_TD_DLMAGOFST			0x81003854
#define	D_RRH_REG_TD_ULCASOFST			0x81003858
#define	D_RRH_REG_TD_ULMAGOFST			0x8100385C
#define	D_RRH_REG_TD_DTDDLY01			0x81003880
#define	D_RRH_REG_TD_DTDOFST01			0x81003884
#define	D_RRH_REG_TD_DTDDLY02			0x81003888
#define	D_RRH_REG_TD_DTDOFST02			0x8100388C
#define	D_RRH_REG_TD_DTDDLY03			0x81003890
#define	D_RRH_REG_TD_DTDOFST03			0x81003894
#define	D_RRH_REG_TD_DTDDLY04			0x81003898
#define	D_RRH_REG_TD_DTDOFST04			0x8100389C
#define	D_RRH_REG_TD_DTDDLY05			0x810038A0
#define	D_RRH_REG_TD_DTDOFST05			0x810038A4
#define	D_RRH_REG_TD_DTDDLY06			0x810038A8
#define	D_RRH_REG_TD_DTDOFST06			0x810038AC
#define	D_RRH_REG_TD_DTDDLY07			0x810038B0
#define	D_RRH_REG_TD_DTDOFST07			0x810038B4
#define	D_RRH_REG_TD_DTDDLY08			0x810038B8
#define	D_RRH_REG_TD_DTDOFST08			0x810038BC
#define	D_RRH_REG_TD_DTDDLY09			0x810038C0
#define	D_RRH_REG_TD_DTDOFST09			0x810038C4
#define	D_RRH_REG_TD_DTDDLY10			0x810038C8
#define	D_RRH_REG_TD_DTDOFST10			0x810038CC
#define	D_RRH_REG_TD_DTDDLY11			0x810038D0
#define	D_RRH_REG_TD_DTDOFST11			0x810038D4
#define	D_RRH_REG_TD_DTDDLY12			0x810038D8
#define	D_RRH_REG_TD_DTDOFST12			0x810038DC
#define	D_RRH_REG_TD_ABSDLY				0x81003980
#define	D_RRH_REG_TD_ABSOFST			0x81003984
#define	D_RRH_REG_TD_DLDMY				0x810039A0
#define	D_RRH_REG_TD_DLDMYDLY			0x810039A4
#define	D_RRH_REG_TD_DLDMYOFST			0x810039A8
#define	D_RRH_REG_TD_TDDISFCT			0x81003A00
#define	D_RRH_REG_TD_FIXMD				0x81003B00
#define	D_RRH_REG_TD_FIXDTDEN			0x81003B10
#define	D_RRH_REG_TD_FIXDTDSW			0x81003B14
#define	D_RRH_REG_TD_FIXATDENA			0x81003B20
#define	D_RRH_REG_TD_FIXATDSWA			0x81003B24
#define	D_RRH_REG_TD_FIXATDENB			0x81003B28
#define	D_RRH_REG_TD_FIXATDSWB			0x81003B2C
#define	D_RRH_REG_TD_FIXATDENC			0x81003B30
#define	D_RRH_REG_TD_FIXATDSWC			0x81003B34
#define	D_RRH_REG_TD_FIXATDEND			0x81003B38
#define	D_RRH_REG_TD_FIXATDSWD			0x81003B3C
#define	D_RRH_REG_TD_TIMMON1SEL			0x81003BE0
#define	D_RRH_REG_TD_TIMMON2SEL			0x81003BE4
#define	D_RRH_REG_TD_TDTESTMON			0x81003BF0
#define	D_RRH_REG_TD_TDTEST				0x81003BF8
#define	D_RRH_REG_TD_TDMONSEL			0x81003BFC
#define	D_RRH_REG_TD_TDANTENA			0x81003C00
#define	D_RRH_REG_TD_TDHDOFFA			0x81003C04
#define	D_RRH_REG_TD_TDALMA				0x81003C08
#define	D_RRH_REG_TD_TDSTSA				0x81003C10
#define	D_RRH_REG_TD_ATDOFST01A			0x81003C80
#define	D_RRH_REG_TD_ATDOFST02A			0x81003C84
#define	D_RRH_REG_TD_ATDOFST03A			0x81003C88
#define	D_RRH_REG_TD_ATDOFST04A			0x81003C8C
#define	D_RRH_REG_TD_ATDOFST05A			0x81003C90
#define	D_RRH_REG_TD_ATDOFST06A			0x81003C94
#define	D_RRH_REG_TD_ATDOFST07A			0x81003C98
#define	D_RRH_REG_TD_ATDOFST08A			0x81003C9C
#define	D_RRH_REG_TD_TDANTENB			0x81003D00
#define	D_RRH_REG_TD_TDHDOFFB			0x81003D04
#define	D_RRH_REG_TD_TDALMB				0x81003D08
#define	D_RRH_REG_TD_TDSTSB				0x81003D10
#define	D_RRH_REG_TD_ATDOFST01B			0x81003D80
#define	D_RRH_REG_TD_ATDOFST02B			0x81003D84
#define	D_RRH_REG_TD_ATDOFST03B			0x81003D88
#define	D_RRH_REG_TD_ATDOFST04B			0x81003D8C
#define	D_RRH_REG_TD_ATDOFST05B			0x81003D90
#define	D_RRH_REG_TD_ATDOFST06B			0x81003D94
#define	D_RRH_REG_TD_ATDOFST07B			0x81003D98
#define	D_RRH_REG_TD_ATDOFST08B			0x81003D9C
#define	D_RRH_REG_TD_TDANTENC			0x81003E00
#define	D_RRH_REG_TD_TDHDOFFC			0x81003E04
#define	D_RRH_REG_TD_TDALMC				0x81003E08
#define	D_RRH_REG_TD_TDSTSC				0x81003E10
#define	D_RRH_REG_TD_ATDOFST01C			0x81003E80
#define	D_RRH_REG_TD_ATDOFST02C			0x81003E84
#define	D_RRH_REG_TD_ATDOFST03C			0x81003E88
#define	D_RRH_REG_TD_ATDOFST04C			0x81003E8C
#define	D_RRH_REG_TD_ATDOFST05C			0x81003E90
#define	D_RRH_REG_TD_ATDOFST06C			0x81003E94
#define	D_RRH_REG_TD_ATDOFST07C			0x81003E98
#define	D_RRH_REG_TD_ATDOFST08C			0x81003E9C
#define	D_RRH_REG_TD_TDANTEND			0x81003F00
#define	D_RRH_REG_TD_TDHDOFFD			0x81003F04
#define	D_RRH_REG_TD_TDALMD				0x81003F08
#define	D_RRH_REG_TD_TDSTSD				0x81003F10
#define	D_RRH_REG_TD_ATDOFST01D			0x81003F80
#define	D_RRH_REG_TD_ATDOFST02D			0x81003F84
#define	D_RRH_REG_TD_ATDOFST03D			0x81003F88
#define	D_RRH_REG_TD_ATDOFST04D			0x81003F8C
#define	D_RRH_REG_TD_ATDOFST05D			0x81003F90
#define	D_RRH_REG_TD_ATDOFST06D			0x81003F94
#define	D_RRH_REG_TD_ATDOFST07D			0x81003F98
#define	D_RRH_REG_TD_ATDOFST08D			0x81003F9C

#else
#endif
/* @} */

/*!
 * @name レジスタ値
 * @note レジスタ値
 * @{
 */
/* TDDEN */
#define	D_RRH_TD_TDDEN_MD				0x00000010
#define	D_RRH_TD_TDDEN_ON				0x00000001
#define	D_RRH_TD_TDDEN_OFF				0x00000000

/* TDSTAOFST */
#define	D_RRH_TD_TDSTAOFST				0x00000035

/* TDANTEN A */
#define	D_RRH_TD_TDANTEN_EN				0x00000001
#define	D_RRH_TD_TDANTEN_TXON			0x00000002

/* TDHDOFF */
#define	D_RRH_TD_TDHDOFFA_STOP			0x00000001

/* TDALM */
#define	D_RRH_TD_TDALM_TDDANS			0x00000001
#define	D_RRH_TD_TDALM_SHUTDOWN			0x00000002

/* @} */

#define	D_RRH_VAL_TD_FIXMD_OFF			0x00000001

#endif
/* @} */
