# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../tri_mode_ethernet_mac_0_ex.srcs/sources_1/ip/tri_mode_ethernet_mac_0/header_files" \
"../../../../../../misc/XOR_NN/XOR_NN.srcs/sources_1/new/FW_FP_Converter.sv" \
"../../../../../../misc/XOR_NN/XOR_NN.srcs/sources_1/new/XOR_NN.sv" \
"../../../../../../misc/XOR_NN/XOR_NN.srcs/sim_1/new/XOR_NN_TB.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
