////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : test1_1.vf
// /___/   /\     Timestamp : 10/15/2023 23:48:08
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: sch2hdl -intstyle ise -family spartan6 -verilog C:/Users/admin/Documents/GitHub/circuit_year_1_st/store/test1_1/test1_1.vf -w C:/Users/admin/Documents/GitHub/circuit_year_1_st/store/test1_1/test1_1.sch
//Design Name: test1_1
//Device: spartan6
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 1ns / 1ps

module test1_1(C_P59, 
               D_P62, 
               E_P57, 
               P_P66, 
               R_P61, 
               W_P58, 
               LED0_P82);

    input C_P59;
    input D_P62;
    input E_P57;
    input P_P66;
    input R_P61;
    input W_P58;
   output LED0_P82;
   
   wire XLXN_16;
   wire XLXN_17;
   wire XLXN_18;
   wire XLXN_20;
   wire XLXN_21;
   wire XLXN_22;
   wire XLXN_23;
   wire XLXN_24;
   wire XLXN_26;
   wire XLXN_27;
   wire XLXN_28;
   wire XLXN_29;
   wire XLXN_33;
   wire XLXN_34;
   wire XLXN_35;
   wire XLXN_36;
   wire XLXN_37;
   wire XLXN_39;
   
   INV  XLXI_11 (.I(P_P66), 
                .O(XLXN_16));
   INV  XLXI_12 (.I(D_P62), 
                .O(XLXN_17));
   INV  XLXI_13 (.I(R_P61), 
                .O(XLXN_18));
   INV  XLXI_14 (.I(C_P59), 
                .O(XLXN_20));
   INV  XLXI_15 (.I(W_P58), 
                .O(XLXN_21));
   INV  XLXI_16 (.I(E_P57), 
                .O(XLXN_22));
   INV  XLXI_17 (.I(XLXN_16), 
                .O(XLXN_24));
   INV  XLXI_18 (.I(XLXN_17), 
                .O(XLXN_39));
   INV  XLXI_19 (.I(XLXN_18), 
                .O(XLXN_26));
   INV  XLXI_20 (.I(XLXN_20), 
                .O(XLXN_27));
   INV  XLXI_21 (.I(XLXN_21), 
                .O(XLXN_28));
   INV  XLXI_22 (.I(XLXN_22), 
                .O(XLXN_29));
   OR5  XLXI_23 (.I0(XLXN_37), 
                .I1(XLXN_35), 
                .I2(XLXN_34), 
                .I3(XLXN_33), 
                .I4(XLXN_23), 
                .O(LED0_P82));
   AND2B1  XLXI_24 (.I0(XLXN_24), 
                   .I1(XLXN_28), 
                   .O(XLXN_23));
   AND2  XLXI_25 (.I0(XLXN_27), 
                 .I1(XLXN_26), 
                 .O(XLXN_33));
   AND3B2  XLXI_26 (.I0(XLXN_24), 
                   .I1(XLXN_29), 
                   .I2(XLXN_39), 
                   .O(XLXN_34));
   AND3B2  XLXI_27 (.I0(XLXN_39), 
                   .I1(XLXN_24), 
                   .I2(XLXN_28), 
                   .O(XLXN_35));
   AND2B1  XLXI_28 (.I0(XLXN_24), 
                   .I1(XLXN_36), 
                   .O(XLXN_37));
   OR2  XLXI_29 (.I0(XLXN_28), 
                .I1(XLXN_29), 
                .O(XLXN_36));
endmodule
