# Simplified Cache L1 memory

This repository contains a simplified cache L1 memory that uses direct mapping for storing memory blocks. The cache memory can perform read and write operations and uses Write-Through for Write Hit and No-Write allocate for Write Miss. The cache is blocked in case of a Read Miss.  