{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714021116098 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714021116101 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 23:58:36 2024 " "Processing started: Wed Apr 24 23:58:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714021116101 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021116101 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tanks_test1 -c tanks_test1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off tanks_test1 -c tanks_test1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021116101 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714021117263 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714021117263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_tankgunw.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankgunw.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_TankGunW " "Found entity 1: BMP_ROM_TankGunW" {  } { { "images_out/BMP_ROM_TankGunW.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankGunW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021123985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021123985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_tankgunsw.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankgunsw.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_TankGunSW " "Found entity 1: BMP_ROM_TankGunSW" {  } { { "images_out/BMP_ROM_TankGunSW.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankGunSW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021124034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021124034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_tankgunse.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankgunse.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_TankGunSE " "Found entity 1: BMP_ROM_TankGunSE" {  } { { "images_out/BMP_ROM_TankGunSE.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankGunSE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021124073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021124073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_tankguns.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankguns.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_TankGunS " "Found entity 1: BMP_ROM_TankGunS" {  } { { "images_out/BMP_ROM_TankGunS.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankGunS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021124118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021124118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_tankgunnw.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankgunnw.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_TankGunNW " "Found entity 1: BMP_ROM_TankGunNW" {  } { { "images_out/BMP_ROM_TankGunNW.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankGunNW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021124171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021124171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_tankgunne.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankgunne.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_TankGunNE " "Found entity 1: BMP_ROM_TankGunNE" {  } { { "images_out/BMP_ROM_TankGunNE.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankGunNE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021124220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021124220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_tankgunn.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankgunn.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_TankGunN " "Found entity 1: BMP_ROM_TankGunN" {  } { { "images_out/BMP_ROM_TankGunN.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankGunN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021124283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021124283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_tankgune.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankgune.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_TankGunE " "Found entity 1: BMP_ROM_TankGunE" {  } { { "images_out/BMP_ROM_TankGunE.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankGunE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021124359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021124359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_tankbasewest.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankbasewest.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_TankBaseWest " "Found entity 1: BMP_ROM_TankBaseWest" {  } { { "images_out/BMP_ROM_TankBaseWest.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankBaseWest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021124408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021124408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_tankbasesouth.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankbasesouth.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_TankBaseSouth " "Found entity 1: BMP_ROM_TankBaseSouth" {  } { { "images_out/BMP_ROM_TankBaseSouth.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankBaseSouth.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021124453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021124453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_tankbasenorth.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankbasenorth.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_TankBaseNorth " "Found entity 1: BMP_ROM_TankBaseNorth" {  } { { "images_out/BMP_ROM_TankBaseNorth.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankBaseNorth.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021124494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021124494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_tankbaseeast.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_tankbaseeast.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_TankBaseEast " "Found entity 1: BMP_ROM_TankBaseEast" {  } { { "images_out/BMP_ROM_TankBaseEast.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankBaseEast.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021124538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021124538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemytankgunw.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankgunw.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyTankGunW " "Found entity 1: BMP_ROM_EnemyTankGunW" {  } { { "images_out/BMP_ROM_EnemyTankGunW.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_EnemyTankGunW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021124589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021124589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemytankgunsw.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankgunsw.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyTankGunSW " "Found entity 1: BMP_ROM_EnemyTankGunSW" {  } { { "images_out/BMP_ROM_EnemyTankGunSW.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_EnemyTankGunSW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021124646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021124646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemytankgunse.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankgunse.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyTankGunSE " "Found entity 1: BMP_ROM_EnemyTankGunSE" {  } { { "images_out/BMP_ROM_EnemyTankGunSE.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_EnemyTankGunSE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021124707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021124707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemytankguns.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankguns.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyTankGunS " "Found entity 1: BMP_ROM_EnemyTankGunS" {  } { { "images_out/BMP_ROM_EnemyTankGunS.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_EnemyTankGunS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021124751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021124751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemytankgunnw.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankgunnw.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyTankGunNW " "Found entity 1: BMP_ROM_EnemyTankGunNW" {  } { { "images_out/BMP_ROM_EnemyTankGunNW.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_EnemyTankGunNW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021124806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021124806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemytankgunne.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankgunne.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyTankGunNE " "Found entity 1: BMP_ROM_EnemyTankGunNE" {  } { { "images_out/BMP_ROM_EnemyTankGunNE.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_EnemyTankGunNE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021124871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021124871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemytankgunn.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankgunn.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyTankGunN " "Found entity 1: BMP_ROM_EnemyTankGunN" {  } { { "images_out/BMP_ROM_EnemyTankGunN.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_EnemyTankGunN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021124914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021124914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemytankgune.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankgune.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyTankGunE " "Found entity 1: BMP_ROM_EnemyTankGunE" {  } { { "images_out/BMP_ROM_EnemyTankGunE.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_EnemyTankGunE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021124958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021124958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemytankbasewest.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankbasewest.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyTankBaseWest " "Found entity 1: BMP_ROM_EnemyTankBaseWest" {  } { { "images_out/BMP_ROM_EnemyTankBaseWest.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_EnemyTankBaseWest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021124999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021124999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemytankbasesouth.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankbasesouth.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyTankBaseSouth " "Found entity 1: BMP_ROM_EnemyTankBaseSouth" {  } { { "images_out/BMP_ROM_EnemyTankBaseSouth.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_EnemyTankBaseSouth.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021125054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021125054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemytankbasenorth.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankbasenorth.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyTankBaseNorth " "Found entity 1: BMP_ROM_EnemyTankBaseNorth" {  } { { "images_out/BMP_ROM_EnemyTankBaseNorth.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_EnemyTankBaseNorth.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021125142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021125142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemytankbaseeast.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemytankbaseeast.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyTankBaseEast " "Found entity 1: BMP_ROM_EnemyTankBaseEast" {  } { { "images_out/BMP_ROM_EnemyTankBaseEast.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_EnemyTankBaseEast.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021125195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021125195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemybulletw.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemybulletw.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyBulletW " "Found entity 1: BMP_ROM_EnemyBulletW" {  } { { "images_out/BMP_ROM_EnemyBulletW.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_EnemyBulletW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021125235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021125235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemybulletsw.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemybulletsw.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyBulletSW " "Found entity 1: BMP_ROM_EnemyBulletSW" {  } { { "images_out/BMP_ROM_EnemyBulletSW.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_EnemyBulletSW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021125274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021125274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemybulletse.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemybulletse.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyBulletSE " "Found entity 1: BMP_ROM_EnemyBulletSE" {  } { { "images_out/BMP_ROM_EnemyBulletSE.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_EnemyBulletSE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021125314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021125314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemybullets.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemybullets.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyBulletS " "Found entity 1: BMP_ROM_EnemyBulletS" {  } { { "images_out/BMP_ROM_EnemyBulletS.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_EnemyBulletS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021125353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021125353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemybulletnw.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemybulletnw.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyBulletNW " "Found entity 1: BMP_ROM_EnemyBulletNW" {  } { { "images_out/BMP_ROM_EnemyBulletNW.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_EnemyBulletNW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021125394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021125394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemybulletne.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemybulletne.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyBulletNE " "Found entity 1: BMP_ROM_EnemyBulletNE" {  } { { "images_out/BMP_ROM_EnemyBulletNE.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_EnemyBulletNE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021125434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021125434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemybulletn.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemybulletn.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyBulletN " "Found entity 1: BMP_ROM_EnemyBulletN" {  } { { "images_out/BMP_ROM_EnemyBulletN.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_EnemyBulletN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021125476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021125476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_enemybullete.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_enemybullete.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_EnemyBulletE " "Found entity 1: BMP_ROM_EnemyBulletE" {  } { { "images_out/BMP_ROM_EnemyBulletE.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_EnemyBulletE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021125529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021125529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_crown.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_crown.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_Crown " "Found entity 1: BMP_ROM_Crown" {  } { { "images_out/BMP_ROM_Crown.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_Crown.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021125593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021125593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_bulletw.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_bulletw.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_BulletW " "Found entity 1: BMP_ROM_BulletW" {  } { { "images_out/BMP_ROM_BulletW.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_BulletW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021125658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021125658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_bulletsw.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_bulletsw.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_BulletSW " "Found entity 1: BMP_ROM_BulletSW" {  } { { "images_out/BMP_ROM_BulletSW.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_BulletSW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021125779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021125779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_bulletse.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_bulletse.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_BulletSE " "Found entity 1: BMP_ROM_BulletSE" {  } { { "images_out/BMP_ROM_BulletSE.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_BulletSE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021125835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021125835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_bullets.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_bullets.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_BulletS " "Found entity 1: BMP_ROM_BulletS" {  } { { "images_out/BMP_ROM_BulletS.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_BulletS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021125881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021125881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_bulletnw.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_bulletnw.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_BulletNW " "Found entity 1: BMP_ROM_BulletNW" {  } { { "images_out/BMP_ROM_BulletNW.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_BulletNW.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021125934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021125934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_bulletne.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_bulletne.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_BulletNE " "Found entity 1: BMP_ROM_BulletNE" {  } { { "images_out/BMP_ROM_BulletNE.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_BulletNE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021125974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021125974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_bulletn.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_bulletn.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_BulletN " "Found entity 1: BMP_ROM_BulletN" {  } { { "images_out/BMP_ROM_BulletN.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_BulletN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021126027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021126027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_bullete.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_bullete.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_BulletE " "Found entity 1: BMP_ROM_BulletE" {  } { { "images_out/BMP_ROM_BulletE.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_BulletE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021126080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021126080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "images_out/bmp_rom_brick-block.v 1 1 " "Found 1 design units, including 1 entities, in source file images_out/bmp_rom_brick-block.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_ROM_Brick_Block " "Found entity 1: BMP_ROM_Brick_Block" {  } { { "images_out/BMP_ROM_Brick-Block.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_Brick-Block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021126132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021126132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/vga/videomem.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/vga/videomem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videoMem " "Found entity 1: videoMem" {  } { { "Peripherals/VGA/videoMem.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/videoMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021126174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021126174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/vga/vga_timing.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/vga/vga_timing.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_timing " "Found entity 1: VGA_timing" {  } { { "Peripherals/VGA/VGA_timing.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/VGA_timing.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021126230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021126230 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "6 PlaceBMP.sv(247) " "Verilog HDL Expression warning at PlaceBMP.sv(247): truncated literal to match 6 bits" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 247 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1714021126350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/vga/placebmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/vga/placebmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PlaceBMP " "Found entity 1: PlaceBMP" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021126367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021126367 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n BMP_display.v(12) " "Verilog HDL Declaration information at BMP_display.v(12): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "Peripherals/VGA/BMP_display.v" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/BMP_display.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714021126408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/vga/bmp_display.v 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/vga/bmp_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 BMP_display " "Found entity 1: BMP_display" {  } { { "Peripherals/VGA/BMP_display.v" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/BMP_display.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021126414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021126414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/joystick/spi_m.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/joystick/spi_m.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_M " "Found entity 1: SPI_M" {  } { { "Peripherals/Joystick/SPI_M.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/Joystick/SPI_M.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021126453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021126453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/joystick/joystick.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/joystick/joystick.sv" { { "Info" "ISGN_ENTITY_NAME" "1 joystick " "Found entity 1: joystick" {  } { { "Peripherals/Joystick/joystick.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/Joystick/joystick.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021126491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021126491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/joystick/a2d_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/joystick/a2d_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 A2D_intf " "Found entity 1: A2D_intf" {  } { { "Peripherals/Joystick/A2D_intf.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/Joystick/A2D_intf.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021126564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021126564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/bootloader/uart_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/bootloader/uart_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_wrapper " "Found entity 1: UART_wrapper" {  } { { "Peripherals/Bootloader/UART_wrapper.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/Bootloader/UART_wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021126621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021126621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/bootloader/uart_tx.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/bootloader/uart_tx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_tx " "Found entity 1: UART_tx" {  } { { "Peripherals/Bootloader/UART_tx.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/Bootloader/UART_tx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021126676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021126676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "receiving RECEIVING UART_rx.sv(10) " "Verilog HDL Declaration information at UART_rx.sv(10): object \"receiving\" differs only in case from object \"RECEIVING\" in the same scope" {  } { { "Peripherals/Bootloader/UART_rx.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/Bootloader/UART_rx.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714021126739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/bootloader/uart_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/bootloader/uart_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_rx " "Found entity 1: UART_rx" {  } { { "Peripherals/Bootloader/UART_rx.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/Bootloader/UART_rx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021126747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021126747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/bootloader/uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/bootloader/uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "Peripherals/Bootloader/UART.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/Bootloader/UART.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021126802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021126802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/bootloader/circular_queue.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/bootloader/circular_queue.sv" { { "Info" "ISGN_ENTITY_NAME" "1 circular_queue " "Found entity 1: circular_queue" {  } { { "Peripherals/Bootloader/circular_queue.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/Bootloader/circular_queue.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021126873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021126873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/bootloader/bootloader.sv 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/bootloader/bootloader.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bootloader " "Found entity 1: bootloader" {  } { { "Peripherals/Bootloader/bootloader.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/Bootloader/bootloader.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021126940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021126940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/seg7/seg7_lut_6.v 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/seg7/seg7_lut_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_6 " "Found entity 1: SEG7_LUT_6" {  } { { "Peripherals/SEG7/SEG7_LUT_6.v" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/SEG7/SEG7_LUT_6.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021127003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021127003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peripherals/seg7/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file peripherals/seg7/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "Peripherals/SEG7/SEG7_LUT.v" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/SEG7/SEG7_LUT.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021127064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021127064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wb " "Found entity 1: wb" {  } { { "CPU/wb.sv" "" { Text "I:/win/554_git/Muthu/pls_work/CPU/wb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021127120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021127120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "CPU/shifter.sv" "" { Text "I:/win/554_git/Muthu/pls_work/CPU/shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021127187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021127187 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rf.sv(57) " "Verilog HDL information at rf.sv(57): always construct contains both blocking and non-blocking assignments" {  } { { "CPU/rf.sv" "" { Text "I:/win/554_git/Muthu/pls_work/CPU/rf.sv" 57 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1714021127246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/rf.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/rf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rf " "Found entity 1: rf" {  } { { "CPU/rf.sv" "" { Text "I:/win/554_git/Muthu/pls_work/CPU/rf.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021127255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021127255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/memwbpipelinereg.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/memwbpipelinereg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEMWBpipelineReg " "Found entity 1: MEMWBpipelineReg" {  } { { "CPU/MEMWBpipelineReg.sv" "" { Text "I:/win/554_git/Muthu/pls_work/CPU/MEMWBpipelineReg.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021127309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021127309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "CPU/memory.sv" "" { Text "I:/win/554_git/Muthu/pls_work/CPU/memory.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021127366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021127366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/ifidpipelinereg.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/ifidpipelinereg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IFIDpipelineReg " "Found entity 1: IFIDpipelineReg" {  } { { "CPU/IFIDpipelineReg.sv" "" { Text "I:/win/554_git/Muthu/pls_work/CPU/IFIDpipelineReg.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021127422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021127422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/idexpipelinereg.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/idexpipelinereg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IDEXpipelineReg " "Found entity 1: IDEXpipelineReg" {  } { { "CPU/IDEXpipelineReg.sv" "" { Text "I:/win/554_git/Muthu/pls_work/CPU/IDEXpipelineReg.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021127480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021127480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/hazarddetection.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/hazarddetection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HazardDetection " "Found entity 1: HazardDetection" {  } { { "CPU/HazardDetection.sv" "" { Text "I:/win/554_git/Muthu/pls_work/CPU/HazardDetection.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021127537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021127537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/forwardtomem.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/forwardtomem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwardToMEM " "Found entity 1: forwardToMEM" {  } { { "CPU/forwardToMEM.sv" "" { Text "I:/win/554_git/Muthu/pls_work/CPU/forwardToMEM.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021127593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021127593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/forwardtoex.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/forwardtoex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwardToEX " "Found entity 1: forwardToEX" {  } { { "CPU/forwardToEX.sv" "" { Text "I:/win/554_git/Muthu/pls_work/CPU/forwardToEX.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021127649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021127649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/forwardtod.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/forwardtod.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwardToD " "Found entity 1: forwardToD" {  } { { "CPU/forwardToD.sv" "" { Text "I:/win/554_git/Muthu/pls_work/CPU/forwardToD.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021127714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021127714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/fetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/fetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "CPU/fetch.sv" "" { Text "I:/win/554_git/Muthu/pls_work/CPU/fetch.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021127786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021127786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/extension_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/extension_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extension_unit " "Found entity 1: extension_unit" {  } { { "CPU/extension_unit.sv" "" { Text "I:/win/554_git/Muthu/pls_work/CPU/extension_unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021127879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021127879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/exmempipelinereg.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/exmempipelinereg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXMEMpipelineReg " "Found entity 1: EXMEMpipelineReg" {  } { { "CPU/EXMEMpipelineReg.sv" "" { Text "I:/win/554_git/Muthu/pls_work/CPU/EXMEMpipelineReg.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021127979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021127979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "CPU/execute.sv" "" { Text "I:/win/554_git/Muthu/pls_work/CPU/execute.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021128059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021128059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/dmem8.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/dmem8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem8 " "Found entity 1: dmem8" {  } { { "CPU/dmem8.sv" "" { Text "I:/win/554_git/Muthu/pls_work/CPU/dmem8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021128146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021128146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "CPU/decode.sv" "" { Text "I:/win/554_git/Muthu/pls_work/CPU/decode.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021128227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021128227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "CPU/cpu.sv" "" { Text "I:/win/554_git/Muthu/pls_work/CPU/cpu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021128404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021128404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "CPU/control_unit.sv" "" { Text "I:/win/554_git/Muthu/pls_work/CPU/control_unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021128465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021128465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/common_def.sv 1 0 " "Found 1 design units, including 0 entities, in source file cpu/common_def.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 common_def (SystemVerilog) " "Found design unit 1: common_def (SystemVerilog)" {  } { { "CPU/common_def.sv" "" { Text "I:/win/554_git/Muthu/pls_work/CPU/common_def.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021128521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021128521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/checkforloadtouse.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/checkforloadtouse.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CheckForLoadToUse " "Found entity 1: CheckForLoadToUse" {  } { { "CPU/CheckForLoadToUse.sv" "" { Text "I:/win/554_git/Muthu/pls_work/CPU/CheckForLoadToUse.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021128579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021128579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/checkforcontroltouse.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/checkforcontroltouse.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CheckForControlToUse " "Found entity 1: CheckForControlToUse" {  } { { "CPU/CheckForControlToUse.sv" "" { Text "I:/win/554_git/Muthu/pls_work/CPU/CheckForControlToUse.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021128637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021128637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/btb_and_pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/btb_and_pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BTB_and_PC " "Found entity 1: BTB_and_PC" {  } { { "CPU/BTB_and_PC.sv" "" { Text "I:/win/554_git/Muthu/pls_work/CPU/BTB_and_PC.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021128700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021128700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/branch_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/branch_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_unit " "Found entity 1: branch_unit" {  } { { "CPU/branch_unit.sv" "" { Text "I:/win/554_git/Muthu/pls_work/CPU/branch_unit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021128772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021128772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "CPU/ALU.sv" "" { Text "I:/win/554_git/Muthu/pls_work/CPU/ALU.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021128847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021128847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tanks_test1.v 1 1 " "Found 1 design units, including 1 entities, in source file tanks_test1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tanks_test1 " "Found entity 1: tanks_test1" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021128919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021128919 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n reset_synch.sv(4) " "Verilog HDL Declaration information at reset_synch.sv(4): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "reset_synch.sv" "" { Text "I:/win/554_git/Muthu/pls_work/reset_synch.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1714021129002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_synch.sv 1 1 " "Found 1 design units, including 1 entities, in source file reset_synch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reset_synch " "Found entity 1: reset_synch" {  } { { "reset_synch.sv" "" { Text "I:/win/554_git/Muthu/pls_work/reset_synch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021129012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021129012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "I:/win/554_git/Muthu/pls_work/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021129191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021129191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "pll/pll_0002.v" "" { Text "I:/win/554_git/Muthu/pls_work/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021129272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021129272 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_locked tanks_test1.v(93) " "Verilog HDL Implicit Net warning at tanks_test1.v(93): created implicit net for \"pll_locked\"" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021129275 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BMP_display.v(73) " "Verilog HDL Instantiation warning at BMP_display.v(73): instance has no name" {  } { { "Peripherals/VGA/BMP_display.v" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/BMP_display.v" 73 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1714021129455 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "BMP_display.v(87) " "Verilog HDL Instantiation warning at BMP_display.v(87): instance has no name" {  } { { "Peripherals/VGA/BMP_display.v" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/BMP_display.v" 87 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1714021129455 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tanks_test1 " "Elaborating entity \"tanks_test1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714021135580 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 tanks_test1.v(110) " "Verilog HDL assignment warning at tanks_test1.v(110): truncated value with size 32 to match size of target (13)" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714021135599 "|tanks_test1"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "tanks_test1.v(125) " "Verilog HDL Case Statement warning at tanks_test1.v(125): can't check case statement for completeness because the case expression has too many possible states" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 125 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1714021135599 "|tanks_test1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR tanks_test1.v(29) " "Output port \"DRAM_ADDR\" at tanks_test1.v(29) has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714021135599 "|tanks_test1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA tanks_test1.v(30) " "Output port \"DRAM_BA\" at tanks_test1.v(30) has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714021135599 "|tanks_test1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[4..0\] tanks_test1.v(57) " "Output port \"LEDR\[4..0\]\" at tanks_test1.v(57) has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714021135599 "|tanks_test1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT tanks_test1.v(18) " "Output port \"AUD_DACDAT\" at tanks_test1.v(18) has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714021135599 "|tanks_test1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK tanks_test1.v(20) " "Output port \"AUD_XCK\" at tanks_test1.v(20) has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714021135599 "|tanks_test1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N tanks_test1.v(31) " "Output port \"DRAM_CAS_N\" at tanks_test1.v(31) has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714021135599 "|tanks_test1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE tanks_test1.v(32) " "Output port \"DRAM_CKE\" at tanks_test1.v(32) has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714021135599 "|tanks_test1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK tanks_test1.v(33) " "Output port \"DRAM_CLK\" at tanks_test1.v(33) has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714021135599 "|tanks_test1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N tanks_test1.v(34) " "Output port \"DRAM_CS_N\" at tanks_test1.v(34) has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 34 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714021135600 "|tanks_test1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM tanks_test1.v(36) " "Output port \"DRAM_LDQM\" at tanks_test1.v(36) has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714021135601 "|tanks_test1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N tanks_test1.v(37) " "Output port \"DRAM_RAS_N\" at tanks_test1.v(37) has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714021135601 "|tanks_test1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM tanks_test1.v(38) " "Output port \"DRAM_UDQM\" at tanks_test1.v(38) has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714021135601 "|tanks_test1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N tanks_test1.v(39) " "Output port \"DRAM_WE_N\" at tanks_test1.v(39) has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714021135601 "|tanks_test1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK tanks_test1.v(42) " "Output port \"FPGA_I2C_SCLK\" at tanks_test1.v(42) has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714021135601 "|tanks_test1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_synch reset_synch:irst " "Elaborating entity \"reset_synch\" for hierarchy \"reset_synch:irst\"" {  } { { "tanks_test1.v" "irst" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021135613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:iPLL " "Elaborating entity \"pll\" for hierarchy \"pll:iPLL\"" {  } { { "tanks_test1.v" "iPLL" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021135648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll:iPLL\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"pll:iPLL\|pll_0002:pll_inst\"" {  } { { "pll.v" "pll_inst" { Text "I:/win/554_git/Muthu/pls_work/pll.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021135696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:iPLL\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:iPLL\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "altera_pll_i" { Text "I:/win/554_git/Muthu/pls_work/pll/pll_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021135783 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1714021135803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:iPLL\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:iPLL\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "pll/pll_0002.v" "" { Text "I:/win/554_git/Muthu/pls_work/pll/pll_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021135805 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:iPLL\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:iPLL\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 25.000000 MHz " "Parameter \"output_clock_frequency1\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021135805 ""}  } { { "pll/pll_0002.v" "" { Text "I:/win/554_git/Muthu/pls_work/pll/pll_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714021135805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bootloader bootloader:iboot " "Elaborating entity \"bootloader\" for hierarchy \"bootloader:iboot\"" {  } { { "tanks_test1.v" "iboot" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021135812 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bootloader.sv(62) " "Verilog HDL assignment warning at bootloader.sv(62): truncated value with size 32 to match size of target (3)" {  } { { "Peripherals/Bootloader/bootloader.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/Bootloader/bootloader.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714021135830 "|tanks_test1|bootloader:iboot"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 bootloader.sv(128) " "Verilog HDL assignment warning at bootloader.sv(128): truncated value with size 32 to match size of target (3)" {  } { { "Peripherals/Bootloader/bootloader.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/Bootloader/bootloader.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714021135830 "|tanks_test1|bootloader:iboot"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "bootloader.sv(139) " "Verilog HDL Case Statement information at bootloader.sv(139): all case item expressions in this case statement are onehot" {  } { { "Peripherals/Bootloader/bootloader.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/Bootloader/bootloader.sv" 139 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714021135830 "|tanks_test1|bootloader:iboot"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART bootloader:iboot\|UART:iUART " "Elaborating entity \"UART\" for hierarchy \"bootloader:iboot\|UART:iUART\"" {  } { { "Peripherals/Bootloader/bootloader.sv" "iUART" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/Bootloader/bootloader.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021135844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_tx bootloader:iboot\|UART:iUART\|UART_tx:iTX " "Elaborating entity \"UART_tx\" for hierarchy \"bootloader:iboot\|UART:iUART\|UART_tx:iTX\"" {  } { { "Peripherals/Bootloader/UART.sv" "iTX" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/Bootloader/UART.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021135876 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_tx.sv(43) " "Verilog HDL assignment warning at UART_tx.sv(43): truncated value with size 32 to match size of target (4)" {  } { { "Peripherals/Bootloader/UART_tx.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/Bootloader/UART_tx.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714021135896 "|tanks_test1|bootloader:iboot|UART:iUART|UART_tx:iTX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 UART_tx.sv(54) " "Verilog HDL assignment warning at UART_tx.sv(54): truncated value with size 32 to match size of target (13)" {  } { { "Peripherals/Bootloader/UART_tx.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/Bootloader/UART_tx.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714021135896 "|tanks_test1|bootloader:iboot|UART:iUART|UART_tx:iTX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_rx bootloader:iboot\|UART:iUART\|UART_rx:iRX " "Elaborating entity \"UART_rx\" for hierarchy \"bootloader:iboot\|UART:iUART\|UART_rx:iRX\"" {  } { { "Peripherals/Bootloader/UART.sv" "iRX" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/Bootloader/UART.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021135912 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UART_rx.sv(41) " "Verilog HDL assignment warning at UART_rx.sv(41): truncated value with size 32 to match size of target (4)" {  } { { "Peripherals/Bootloader/UART_rx.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/Bootloader/UART_rx.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714021135922 "|tanks_test1|bootloader:iboot|UART:iUART|UART_rx:iRX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 UART_rx.sv(51) " "Verilog HDL assignment warning at UART_rx.sv(51): truncated value with size 32 to match size of target (13)" {  } { { "Peripherals/Bootloader/UART_rx.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/Bootloader/UART_rx.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714021135922 "|tanks_test1|bootloader:iboot|UART:iUART|UART_rx:iRX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circular_queue bootloader:iboot\|circular_queue:iCPUQueue " "Elaborating entity \"circular_queue\" for hierarchy \"bootloader:iboot\|circular_queue:iCPUQueue\"" {  } { { "Peripherals/Bootloader/bootloader.sv" "iCPUQueue" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/Bootloader/bootloader.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021135935 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 circular_queue.sv(25) " "Verilog HDL assignment warning at circular_queue.sv(25): truncated value with size 32 to match size of target (6)" {  } { { "Peripherals/Bootloader/circular_queue.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/Bootloader/circular_queue.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714021135945 "|tanks_test1|bootloader:iboot|circular_queue:iCPUQueue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 circular_queue.sv(30) " "Verilog HDL assignment warning at circular_queue.sv(30): truncated value with size 32 to match size of target (6)" {  } { { "Peripherals/Bootloader/circular_queue.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/Bootloader/circular_queue.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714021135945 "|tanks_test1|bootloader:iboot|circular_queue:iCPUQueue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 circular_queue.sv(38) " "Verilog HDL assignment warning at circular_queue.sv(38): truncated value with size 32 to match size of target (6)" {  } { { "Peripherals/Bootloader/circular_queue.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/Bootloader/circular_queue.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714021135945 "|tanks_test1|bootloader:iboot|circular_queue:iCPUQueue"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:iCPU " "Elaborating entity \"cpu\" for hierarchy \"cpu:iCPU\"" {  } { { "tanks_test1.v" "iCPU" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021135957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch cpu:iCPU\|fetch:iFetch " "Elaborating entity \"fetch\" for hierarchy \"cpu:iCPU\|fetch:iFetch\"" {  } { { "CPU/cpu.sv" "iFetch" { Text "I:/win/554_git/Muthu/pls_work/CPU/cpu.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021136031 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "98 0 8191 fetch.sv(33) " "Verilog HDL warning at fetch.sv(33): number of words (98) in memory file does not match the number of elements in the address range \[0:8191\]" {  } { { "CPU/fetch.sv" "" { Text "I:/win/554_git/Muthu/pls_work/CPU/fetch.sv" 33 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1714021136087 "|tanks_test1|cpu:iCPU|fetch:iFetch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BTB_and_PC cpu:iCPU\|fetch:iFetch\|BTB_and_PC:btb_pc " "Elaborating entity \"BTB_and_PC\" for hierarchy \"cpu:iCPU\|fetch:iFetch\|BTB_and_PC:btb_pc\"" {  } { { "CPU/fetch.sv" "btb_pc" { Text "I:/win/554_git/Muthu/pls_work/CPU/fetch.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021137695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFIDpipelineReg cpu:iCPU\|IFIDpipelineReg:iIFID_pipeline_reg " "Elaborating entity \"IFIDpipelineReg\" for hierarchy \"cpu:iCPU\|IFIDpipelineReg:iIFID_pipeline_reg\"" {  } { { "CPU/cpu.sv" "iIFID_pipeline_reg" { Text "I:/win/554_git/Muthu/pls_work/CPU/cpu.sv" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021137729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode cpu:iCPU\|decode:iDecode " "Elaborating entity \"decode\" for hierarchy \"cpu:iCPU\|decode:iDecode\"" {  } { { "CPU/cpu.sv" "iDecode" { Text "I:/win/554_git/Muthu/pls_work/CPU/cpu.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021137762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit cpu:iCPU\|decode:iDecode\|control_unit:iControl_Unit " "Elaborating entity \"control_unit\" for hierarchy \"cpu:iCPU\|decode:iDecode\|control_unit:iControl_Unit\"" {  } { { "CPU/decode.sv" "iControl_Unit" { Text "I:/win/554_git/Muthu/pls_work/CPU/decode.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021137795 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control_unit.sv(50) " "Verilog HDL assignment warning at control_unit.sv(50): truncated value with size 32 to match size of target (4)" {  } { { "CPU/control_unit.sv" "" { Text "I:/win/554_git/Muthu/pls_work/CPU/control_unit.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714021137807 "|tanks_test1|cpu:iCPU|decode:iDecode|control_unit:iControl_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control_unit.sv(55) " "Verilog HDL assignment warning at control_unit.sv(55): truncated value with size 32 to match size of target (4)" {  } { { "CPU/control_unit.sv" "" { Text "I:/win/554_git/Muthu/pls_work/CPU/control_unit.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714021137807 "|tanks_test1|cpu:iCPU|decode:iDecode|control_unit:iControl_Unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extension_unit cpu:iCPU\|decode:iDecode\|extension_unit:iEU " "Elaborating entity \"extension_unit\" for hierarchy \"cpu:iCPU\|decode:iDecode\|extension_unit:iEU\"" {  } { { "CPU/decode.sv" "iEU" { Text "I:/win/554_git/Muthu/pls_work/CPU/decode.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021137823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf cpu:iCPU\|decode:iDecode\|rf:iRF " "Elaborating entity \"rf\" for hierarchy \"cpu:iCPU\|decode:iDecode\|rf:iRF\"" {  } { { "CPU/decode.sv" "iRF" { Text "I:/win/554_git/Muthu/pls_work/CPU/decode.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021137856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_unit cpu:iCPU\|decode:iDecode\|branch_unit:iBU " "Elaborating entity \"branch_unit\" for hierarchy \"cpu:iCPU\|decode:iDecode\|branch_unit:iBU\"" {  } { { "CPU/decode.sv" "iBU" { Text "I:/win/554_git/Muthu/pls_work/CPU/decode.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021137907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDEXpipelineReg cpu:iCPU\|IDEXpipelineReg:iIDEX_pipeline_reg " "Elaborating entity \"IDEXpipelineReg\" for hierarchy \"cpu:iCPU\|IDEXpipelineReg:iIDEX_pipeline_reg\"" {  } { { "CPU/cpu.sv" "iIDEX_pipeline_reg" { Text "I:/win/554_git/Muthu/pls_work/CPU/cpu.sv" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021137946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute cpu:iCPU\|execute:iExecute " "Elaborating entity \"execute\" for hierarchy \"cpu:iCPU\|execute:iExecute\"" {  } { { "CPU/cpu.sv" "iExecute" { Text "I:/win/554_git/Muthu/pls_work/CPU/cpu.sv" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021137979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU cpu:iCPU\|execute:iExecute\|ALU:iALU " "Elaborating entity \"ALU\" for hierarchy \"cpu:iCPU\|execute:iExecute\|ALU:iALU\"" {  } { { "CPU/execute.sv" "iALU" { Text "I:/win/554_git/Muthu/pls_work/CPU/execute.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021138011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMEMpipelineReg cpu:iCPU\|EXMEMpipelineReg:iEXMEM_pipeline_reg " "Elaborating entity \"EXMEMpipelineReg\" for hierarchy \"cpu:iCPU\|EXMEMpipelineReg:iEXMEM_pipeline_reg\"" {  } { { "CPU/cpu.sv" "iEXMEM_pipeline_reg" { Text "I:/win/554_git/Muthu/pls_work/CPU/cpu.sv" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021138045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory cpu:iCPU\|memory:iMemory " "Elaborating entity \"memory\" for hierarchy \"cpu:iCPU\|memory:iMemory\"" {  } { { "CPU/cpu.sv" "iMemory" { Text "I:/win/554_git/Muthu/pls_work/CPU/cpu.sv" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021138082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem8 cpu:iCPU\|memory:iMemory\|dmem8:iBNK0 " "Elaborating entity \"dmem8\" for hierarchy \"cpu:iCPU\|memory:iMemory\|dmem8:iBNK0\"" {  } { { "CPU/memory.sv" "iBNK0" { Text "I:/win/554_git/Muthu/pls_work/CPU/memory.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021138113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMWBpipelineReg cpu:iCPU\|MEMWBpipelineReg:iMEMWB_pipeline_reg " "Elaborating entity \"MEMWBpipelineReg\" for hierarchy \"cpu:iCPU\|MEMWBpipelineReg:iMEMWB_pipeline_reg\"" {  } { { "CPU/cpu.sv" "iMEMWB_pipeline_reg" { Text "I:/win/554_git/Muthu/pls_work/CPU/cpu.sv" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021138157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb cpu:iCPU\|wb:iWB " "Elaborating entity \"wb\" for hierarchy \"cpu:iCPU\|wb:iWB\"" {  } { { "CPU/cpu.sv" "iWB" { Text "I:/win/554_git/Muthu/pls_work/CPU/cpu.sv" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021138181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwardToEX cpu:iCPU\|forwardToEX:iForwardToEX " "Elaborating entity \"forwardToEX\" for hierarchy \"cpu:iCPU\|forwardToEX:iForwardToEX\"" {  } { { "CPU/cpu.sv" "iForwardToEX" { Text "I:/win/554_git/Muthu/pls_work/CPU/cpu.sv" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021138230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwardToD cpu:iCPU\|forwardToD:iForwardToD " "Elaborating entity \"forwardToD\" for hierarchy \"cpu:iCPU\|forwardToD:iForwardToD\"" {  } { { "CPU/cpu.sv" "iForwardToD" { Text "I:/win/554_git/Muthu/pls_work/CPU/cpu.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021138264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwardToMEM cpu:iCPU\|forwardToMEM:iForwardToMEM " "Elaborating entity \"forwardToMEM\" for hierarchy \"cpu:iCPU\|forwardToMEM:iForwardToMEM\"" {  } { { "CPU/cpu.sv" "iForwardToMEM" { Text "I:/win/554_git/Muthu/pls_work/CPU/cpu.sv" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021138296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardDetection cpu:iCPU\|HazardDetection:iHazardDetect " "Elaborating entity \"HazardDetection\" for hierarchy \"cpu:iCPU\|HazardDetection:iHazardDetect\"" {  } { { "CPU/cpu.sv" "iHazardDetect" { Text "I:/win/554_git/Muthu/pls_work/CPU/cpu.sv" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021138328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CheckForLoadToUse cpu:iCPU\|HazardDetection:iHazardDetect\|CheckForLoadToUse:check_for_load_to_use " "Elaborating entity \"CheckForLoadToUse\" for hierarchy \"cpu:iCPU\|HazardDetection:iHazardDetect\|CheckForLoadToUse:check_for_load_to_use\"" {  } { { "CPU/HazardDetection.sv" "check_for_load_to_use" { Text "I:/win/554_git/Muthu/pls_work/CPU/HazardDetection.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021138356 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "store_uses_load_rst_as_addr CheckForLoadToUse.sv(73) " "Verilog HDL or VHDL warning at CheckForLoadToUse.sv(73): object \"store_uses_load_rst_as_addr\" assigned a value but never read" {  } { { "CPU/CheckForLoadToUse.sv" "" { Text "I:/win/554_git/Muthu/pls_work/CPU/CheckForLoadToUse.sv" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1714021138365 "|tanks_test1|cpu:iCPU|HazardDetection:iHazardDetect|CheckForLoadToUse:check_for_load_to_use"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CheckForControlToUse cpu:iCPU\|HazardDetection:iHazardDetect\|CheckForControlToUse:check_for_alu_op_to_branch " "Elaborating entity \"CheckForControlToUse\" for hierarchy \"cpu:iCPU\|HazardDetection:iHazardDetect\|CheckForControlToUse:check_for_alu_op_to_branch\"" {  } { { "CPU/HazardDetection.sv" "check_for_alu_op_to_branch" { Text "I:/win/554_git/Muthu/pls_work/CPU/HazardDetection.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021138376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CheckForControlToUse cpu:iCPU\|HazardDetection:iHazardDetect\|CheckForControlToUse:check_for_load_to_branch " "Elaborating entity \"CheckForControlToUse\" for hierarchy \"cpu:iCPU\|HazardDetection:iHazardDetect\|CheckForControlToUse:check_for_load_to_branch\"" {  } { { "CPU/HazardDetection.sv" "check_for_load_to_branch" { Text "I:/win/554_git/Muthu/pls_work/CPU/HazardDetection.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021138399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_6 SEG7_LUT_6:iseg " "Elaborating entity \"SEG7_LUT_6\" for hierarchy \"SEG7_LUT_6:iseg\"" {  } { { "tanks_test1.v" "iseg" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021138422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_6:iseg\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_6:iseg\|SEG7_LUT:u0\"" {  } { { "Peripherals/SEG7/SEG7_LUT_6.v" "u0" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/SEG7/SEG7_LUT_6.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021138452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "joystick joystick:ijoy " "Elaborating entity \"joystick\" for hierarchy \"joystick:ijoy\"" {  } { { "tanks_test1.v" "ijoy" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021138485 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 joystick.sv(71) " "Verilog HDL assignment warning at joystick.sv(71): truncated value with size 32 to match size of target (3)" {  } { { "Peripherals/Joystick/joystick.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/Joystick/joystick.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714021138507 "|tanks_test1|joystick:ijoy"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "joystick.sv(115) " "Verilog HDL Case Statement information at joystick.sv(115): all case item expressions in this case statement are onehot" {  } { { "Peripherals/Joystick/joystick.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/Joystick/joystick.sv" 115 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1714021138507 "|tanks_test1|joystick:ijoy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A2D_intf joystick:ijoy\|A2D_intf:iADC " "Elaborating entity \"A2D_intf\" for hierarchy \"joystick:ijoy\|A2D_intf:iADC\"" {  } { { "Peripherals/Joystick/joystick.sv" "iADC" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/Joystick/joystick.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021138528 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 A2D_intf.sv(37) " "Verilog HDL assignment warning at A2D_intf.sv(37): truncated value with size 32 to match size of target (12)" {  } { { "Peripherals/Joystick/A2D_intf.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/Joystick/A2D_intf.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714021138551 "|tanks_test1|joystick:ijoy|A2D_intf:iADC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_M joystick:ijoy\|A2D_intf:iADC\|SPI_M:iSPI " "Elaborating entity \"SPI_M\" for hierarchy \"joystick:ijoy\|A2D_intf:iADC\|SPI_M:iSPI\"" {  } { { "Peripherals/Joystick/A2D_intf.sv" "iSPI" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/Joystick/A2D_intf.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021138580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circular_queue circular_queue:iVGAQueue " "Elaborating entity \"circular_queue\" for hierarchy \"circular_queue:iVGAQueue\"" {  } { { "tanks_test1.v" "iVGAQueue" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021138606 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 circular_queue.sv(25) " "Verilog HDL assignment warning at circular_queue.sv(25): truncated value with size 32 to match size of target (6)" {  } { { "Peripherals/Bootloader/circular_queue.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/Bootloader/circular_queue.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714021138621 "|tanks_test1|circular_queue:iVGAQueue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 circular_queue.sv(30) " "Verilog HDL assignment warning at circular_queue.sv(30): truncated value with size 32 to match size of target (6)" {  } { { "Peripherals/Bootloader/circular_queue.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/Bootloader/circular_queue.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714021138623 "|tanks_test1|circular_queue:iVGAQueue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 circular_queue.sv(38) " "Verilog HDL assignment warning at circular_queue.sv(38): truncated value with size 32 to match size of target (6)" {  } { { "Peripherals/Bootloader/circular_queue.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/Bootloader/circular_queue.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714021138623 "|tanks_test1|circular_queue:iVGAQueue"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_display BMP_display:IBMP " "Elaborating entity \"BMP_display\" for hierarchy \"BMP_display:IBMP\"" {  } { { "tanks_test1.v" "IBMP" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021138623 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR BMP_display.v(15) " "Output port \"LEDR\" at BMP_display.v(15) has no driver" {  } { { "Peripherals/VGA/BMP_display.v" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/BMP_display.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1714021138647 "|tanks_test1|BMP_display:IBMP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_timing BMP_display:IBMP\|VGA_timing:iVGATM " "Elaborating entity \"VGA_timing\" for hierarchy \"BMP_display:IBMP\|VGA_timing:iVGATM\"" {  } { { "Peripherals/VGA/BMP_display.v" "iVGATM" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/BMP_display.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021138669 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 VGA_timing.sv(60) " "Verilog HDL assignment warning at VGA_timing.sv(60): truncated value with size 32 to match size of target (7)" {  } { { "Peripherals/VGA/VGA_timing.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/VGA_timing.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714021138689 "|tanks_test1|BMP_display:IBMP|VGA_timing:iVGATM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 VGA_timing.sv(67) " "Verilog HDL assignment warning at VGA_timing.sv(67): truncated value with size 9 to match size of target (6)" {  } { { "Peripherals/VGA/VGA_timing.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/VGA_timing.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714021138689 "|tanks_test1|BMP_display:IBMP|VGA_timing:iVGATM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 VGA_timing.sv(69) " "Verilog HDL assignment warning at VGA_timing.sv(69): truncated value with size 9 to match size of target (6)" {  } { { "Peripherals/VGA/VGA_timing.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/VGA_timing.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714021138689 "|tanks_test1|BMP_display:IBMP|VGA_timing:iVGATM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 VGA_timing.sv(71) " "Verilog HDL assignment warning at VGA_timing.sv(71): truncated value with size 32 to match size of target (6)" {  } { { "Peripherals/VGA/VGA_timing.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/VGA_timing.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714021138691 "|tanks_test1|BMP_display:IBMP|VGA_timing:iVGATM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_timing.sv(82) " "Verilog HDL assignment warning at VGA_timing.sv(82): truncated value with size 32 to match size of target (10)" {  } { { "Peripherals/VGA/VGA_timing.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/VGA_timing.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714021138691 "|tanks_test1|BMP_display:IBMP|VGA_timing:iVGATM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_timing.sv(93) " "Verilog HDL assignment warning at VGA_timing.sv(93): truncated value with size 32 to match size of target (9)" {  } { { "Peripherals/VGA/VGA_timing.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/VGA_timing.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714021138691 "|tanks_test1|BMP_display:IBMP|VGA_timing:iVGATM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 VGA_timing.sv(101) " "Verilog HDL assignment warning at VGA_timing.sv(101): truncated value with size 32 to match size of target (19)" {  } { { "Peripherals/VGA/VGA_timing.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/VGA_timing.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714021138691 "|tanks_test1|BMP_display:IBMP|VGA_timing:iVGATM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "videoMem BMP_display:IBMP\|videoMem:comb_3 " "Elaborating entity \"videoMem\" for hierarchy \"BMP_display:IBMP\|videoMem:comb_3\"" {  } { { "Peripherals/VGA/BMP_display.v" "comb_3" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/BMP_display.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021138706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlaceBMP BMP_display:IBMP\|PlaceBMP:comb_28 " "Elaborating entity \"PlaceBMP\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\"" {  } { { "Peripherals/VGA/BMP_display.v" "comb_28" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/BMP_display.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021138731 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bmp_read10 PlaceBMP.sv(61) " "Verilog HDL warning at PlaceBMP.sv(61): object bmp_read10 used but never assigned" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 61 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714021138731 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bmp_read11 PlaceBMP.sv(62) " "Verilog HDL warning at PlaceBMP.sv(62): object bmp_read11 used but never assigned" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 62 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714021138732 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bmp_read12 PlaceBMP.sv(63) " "Verilog HDL warning at PlaceBMP.sv(63): object bmp_read12 used but never assigned" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 63 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714021138732 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bmp_read13 PlaceBMP.sv(64) " "Verilog HDL warning at PlaceBMP.sv(64): object bmp_read13 used but never assigned" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 64 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714021138733 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bmp_read14 PlaceBMP.sv(65) " "Verilog HDL warning at PlaceBMP.sv(65): object bmp_read14 used but never assigned" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 65 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714021138733 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bmp_read15 PlaceBMP.sv(66) " "Verilog HDL warning at PlaceBMP.sv(66): object bmp_read15 used but never assigned" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 66 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714021138733 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bmp_read16 PlaceBMP.sv(67) " "Verilog HDL warning at PlaceBMP.sv(67): object bmp_read16 used but never assigned" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 67 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714021138733 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bmp_read17 PlaceBMP.sv(68) " "Verilog HDL warning at PlaceBMP.sv(68): object bmp_read17 used but never assigned" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 68 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714021138733 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bmp_read18 PlaceBMP.sv(69) " "Verilog HDL warning at PlaceBMP.sv(69): object bmp_read18 used but never assigned" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 69 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714021138733 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bmp_read19 PlaceBMP.sv(70) " "Verilog HDL warning at PlaceBMP.sv(70): object bmp_read19 used but never assigned" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 70 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714021138733 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bmp_read20 PlaceBMP.sv(71) " "Verilog HDL warning at PlaceBMP.sv(71): object bmp_read20 used but never assigned" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 71 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714021138733 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bmp_read21 PlaceBMP.sv(72) " "Verilog HDL warning at PlaceBMP.sv(72): object bmp_read21 used but never assigned" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 72 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714021138733 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bmp_read22 PlaceBMP.sv(73) " "Verilog HDL warning at PlaceBMP.sv(73): object bmp_read22 used but never assigned" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 73 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714021138735 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bmp_read23 PlaceBMP.sv(74) " "Verilog HDL warning at PlaceBMP.sv(74): object bmp_read23 used but never assigned" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 74 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714021138735 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bmp_read24 PlaceBMP.sv(75) " "Verilog HDL warning at PlaceBMP.sv(75): object bmp_read24 used but never assigned" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 75 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714021138735 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bmp_read25 PlaceBMP.sv(76) " "Verilog HDL warning at PlaceBMP.sv(76): object bmp_read25 used but never assigned" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 76 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714021138735 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bmp_read26 PlaceBMP.sv(77) " "Verilog HDL warning at PlaceBMP.sv(77): object bmp_read26 used but never assigned" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 77 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714021138735 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bmp_read27 PlaceBMP.sv(78) " "Verilog HDL warning at PlaceBMP.sv(78): object bmp_read27 used but never assigned" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 78 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714021138735 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bmp_read28 PlaceBMP.sv(79) " "Verilog HDL warning at PlaceBMP.sv(79): object bmp_read28 used but never assigned" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 79 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714021138735 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bmp_read29 PlaceBMP.sv(80) " "Verilog HDL warning at PlaceBMP.sv(80): object bmp_read29 used but never assigned" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 80 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1714021138736 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PlaceBMP.sv(140) " "Verilog HDL assignment warning at PlaceBMP.sv(140): truncated value with size 32 to match size of target (16)" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714021138736 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 PlaceBMP.sv(147) " "Verilog HDL assignment warning at PlaceBMP.sv(147): truncated value with size 16 to match size of target (14)" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714021138738 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 PlaceBMP.sv(149) " "Verilog HDL assignment warning at PlaceBMP.sv(149): truncated value with size 32 to match size of target (14)" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714021138738 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 PlaceBMP.sv(153) " "Verilog HDL assignment warning at PlaceBMP.sv(153): truncated value with size 32 to match size of target (14)" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714021138738 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PlaceBMP.sv(164) " "Verilog HDL assignment warning at PlaceBMP.sv(164): truncated value with size 32 to match size of target (4)" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714021138738 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 PlaceBMP.sv(177) " "Verilog HDL assignment warning at PlaceBMP.sv(177): truncated value with size 32 to match size of target (4)" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714021138738 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 PlaceBMP.sv(210) " "Verilog HDL assignment warning at PlaceBMP.sv(210): truncated value with size 32 to match size of target (19)" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714021138739 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 PlaceBMP.sv(361) " "Verilog HDL assignment warning at PlaceBMP.sv(361): truncated value with size 32 to match size of target (6)" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1714021138742 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp_read10 0 PlaceBMP.sv(61) " "Net \"bmp_read10\" at PlaceBMP.sv(61) has no driver or initial value, using a default initial value '0'" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 61 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021138745 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp_read11 0 PlaceBMP.sv(62) " "Net \"bmp_read11\" at PlaceBMP.sv(62) has no driver or initial value, using a default initial value '0'" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 62 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021138745 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp_read12 0 PlaceBMP.sv(63) " "Net \"bmp_read12\" at PlaceBMP.sv(63) has no driver or initial value, using a default initial value '0'" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 63 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021138745 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp_read13 0 PlaceBMP.sv(64) " "Net \"bmp_read13\" at PlaceBMP.sv(64) has no driver or initial value, using a default initial value '0'" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 64 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021138745 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp_read14 0 PlaceBMP.sv(65) " "Net \"bmp_read14\" at PlaceBMP.sv(65) has no driver or initial value, using a default initial value '0'" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 65 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021138745 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp_read15 0 PlaceBMP.sv(66) " "Net \"bmp_read15\" at PlaceBMP.sv(66) has no driver or initial value, using a default initial value '0'" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 66 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021138745 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp_read16 0 PlaceBMP.sv(67) " "Net \"bmp_read16\" at PlaceBMP.sv(67) has no driver or initial value, using a default initial value '0'" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 67 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021138745 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp_read17 0 PlaceBMP.sv(68) " "Net \"bmp_read17\" at PlaceBMP.sv(68) has no driver or initial value, using a default initial value '0'" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021138745 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp_read18 0 PlaceBMP.sv(69) " "Net \"bmp_read18\" at PlaceBMP.sv(69) has no driver or initial value, using a default initial value '0'" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 69 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021138745 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp_read19 0 PlaceBMP.sv(70) " "Net \"bmp_read19\" at PlaceBMP.sv(70) has no driver or initial value, using a default initial value '0'" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 70 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021138746 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp_read20 0 PlaceBMP.sv(71) " "Net \"bmp_read20\" at PlaceBMP.sv(71) has no driver or initial value, using a default initial value '0'" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 71 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021138746 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp_read21 0 PlaceBMP.sv(72) " "Net \"bmp_read21\" at PlaceBMP.sv(72) has no driver or initial value, using a default initial value '0'" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021138746 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp_read22 0 PlaceBMP.sv(73) " "Net \"bmp_read22\" at PlaceBMP.sv(73) has no driver or initial value, using a default initial value '0'" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 73 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021138747 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp_read23 0 PlaceBMP.sv(74) " "Net \"bmp_read23\" at PlaceBMP.sv(74) has no driver or initial value, using a default initial value '0'" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 74 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021138747 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp_read24 0 PlaceBMP.sv(75) " "Net \"bmp_read24\" at PlaceBMP.sv(75) has no driver or initial value, using a default initial value '0'" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 75 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021138747 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp_read25 0 PlaceBMP.sv(76) " "Net \"bmp_read25\" at PlaceBMP.sv(76) has no driver or initial value, using a default initial value '0'" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 76 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021138747 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp_read26 0 PlaceBMP.sv(77) " "Net \"bmp_read26\" at PlaceBMP.sv(77) has no driver or initial value, using a default initial value '0'" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 77 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021138747 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp_read27 0 PlaceBMP.sv(78) " "Net \"bmp_read27\" at PlaceBMP.sv(78) has no driver or initial value, using a default initial value '0'" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 78 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021138748 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp_read28 0 PlaceBMP.sv(79) " "Net \"bmp_read28\" at PlaceBMP.sv(79) has no driver or initial value, using a default initial value '0'" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 79 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021138748 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bmp_read29 0 PlaceBMP.sv(80) " "Net \"bmp_read29\" at PlaceBMP.sv(80) has no driver or initial value, using a default initial value '0'" {  } { { "Peripherals/VGA/PlaceBMP.sv" "" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 80 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021138748 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_Brick_Block BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_Brick_Block:iROM0 " "Elaborating entity \"BMP_ROM_Brick_Block\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_Brick_Block:iROM0\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM0" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021139159 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_Brick-Block.v(7) " "Net \"rom.data_a\" at BMP_ROM_Brick-Block.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_Brick-Block.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_Brick-Block.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139204 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_Brick_Block:iROM0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_Brick-Block.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_Brick-Block.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_Brick-Block.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_Brick-Block.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139204 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_Brick_Block:iROM0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_Brick-Block.v(7) " "Net \"rom.we_a\" at BMP_ROM_Brick-Block.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_Brick-Block.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_Brick-Block.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139204 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_Brick_Block:iROM0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_BulletE BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_BulletE:iROM1 " "Elaborating entity \"BMP_ROM_BulletE\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_BulletE:iROM1\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM1" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021139222 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_BulletE.v(7) " "Net \"rom.data_a\" at BMP_ROM_BulletE.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletE.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_BulletE.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139239 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletE:iROM1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_BulletE.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_BulletE.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletE.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_BulletE.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139239 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletE:iROM1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_BulletE.v(7) " "Net \"rom.we_a\" at BMP_ROM_BulletE.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletE.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_BulletE.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139239 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletE:iROM1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_BulletN BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_BulletN:iROM2 " "Elaborating entity \"BMP_ROM_BulletN\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_BulletN:iROM2\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM2" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021139250 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_BulletN.v(7) " "Net \"rom.data_a\" at BMP_ROM_BulletN.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletN.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_BulletN.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139265 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletN:iROM2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_BulletN.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_BulletN.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletN.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_BulletN.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139265 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletN:iROM2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_BulletN.v(7) " "Net \"rom.we_a\" at BMP_ROM_BulletN.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletN.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_BulletN.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139265 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletN:iROM2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_BulletNE BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_BulletNE:iROM3 " "Elaborating entity \"BMP_ROM_BulletNE\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_BulletNE:iROM3\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM3" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021139279 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_BulletNE.v(7) " "Net \"rom.data_a\" at BMP_ROM_BulletNE.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletNE.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_BulletNE.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139306 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletNE:iROM3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_BulletNE.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_BulletNE.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletNE.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_BulletNE.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139306 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletNE:iROM3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_BulletNE.v(7) " "Net \"rom.we_a\" at BMP_ROM_BulletNE.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletNE.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_BulletNE.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139306 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletNE:iROM3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_BulletNW BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_BulletNW:iROM4 " "Elaborating entity \"BMP_ROM_BulletNW\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_BulletNW:iROM4\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM4" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021139327 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_BulletNW.v(7) " "Net \"rom.data_a\" at BMP_ROM_BulletNW.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletNW.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_BulletNW.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139346 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletNW:iROM4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_BulletNW.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_BulletNW.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletNW.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_BulletNW.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139346 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletNW:iROM4"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_BulletNW.v(7) " "Net \"rom.we_a\" at BMP_ROM_BulletNW.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletNW.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_BulletNW.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139346 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletNW:iROM4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_BulletS BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_BulletS:iROM5 " "Elaborating entity \"BMP_ROM_BulletS\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_BulletS:iROM5\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM5" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021139361 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_BulletS.v(7) " "Net \"rom.data_a\" at BMP_ROM_BulletS.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletS.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_BulletS.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139378 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletS:iROM5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_BulletS.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_BulletS.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletS.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_BulletS.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139378 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletS:iROM5"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_BulletS.v(7) " "Net \"rom.we_a\" at BMP_ROM_BulletS.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletS.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_BulletS.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139378 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletS:iROM5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_BulletSE BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_BulletSE:iROM6 " "Elaborating entity \"BMP_ROM_BulletSE\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_BulletSE:iROM6\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM6" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021139400 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_BulletSE.v(7) " "Net \"rom.data_a\" at BMP_ROM_BulletSE.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletSE.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_BulletSE.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139411 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletSE:iROM6"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_BulletSE.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_BulletSE.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletSE.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_BulletSE.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139411 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletSE:iROM6"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_BulletSE.v(7) " "Net \"rom.we_a\" at BMP_ROM_BulletSE.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletSE.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_BulletSE.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139411 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletSE:iROM6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_BulletSW BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_BulletSW:iROM7 " "Elaborating entity \"BMP_ROM_BulletSW\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_BulletSW:iROM7\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM7" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021139424 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_BulletSW.v(7) " "Net \"rom.data_a\" at BMP_ROM_BulletSW.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletSW.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_BulletSW.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139440 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletSW:iROM7"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_BulletSW.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_BulletSW.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletSW.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_BulletSW.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139440 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletSW:iROM7"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_BulletSW.v(7) " "Net \"rom.we_a\" at BMP_ROM_BulletSW.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletSW.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_BulletSW.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139440 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletSW:iROM7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_BulletW BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_BulletW:iROM8 " "Elaborating entity \"BMP_ROM_BulletW\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_BulletW:iROM8\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM8" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021139453 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_BulletW.v(7) " "Net \"rom.data_a\" at BMP_ROM_BulletW.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletW.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_BulletW.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139477 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletW:iROM8"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_BulletW.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_BulletW.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletW.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_BulletW.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139477 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletW:iROM8"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_BulletW.v(7) " "Net \"rom.we_a\" at BMP_ROM_BulletW.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_BulletW.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_BulletW.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139477 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_BulletW:iROM8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_TankBaseEast BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseEast:iROM30 " "Elaborating entity \"BMP_ROM_TankBaseEast\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseEast:iROM30\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM30" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021139491 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_TankBaseEast.v(7) " "Net \"rom.data_a\" at BMP_ROM_TankBaseEast.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankBaseEast.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankBaseEast.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139500 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseEast:iROM30"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_TankBaseEast.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_TankBaseEast.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankBaseEast.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankBaseEast.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139500 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseEast:iROM30"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_TankBaseEast.v(7) " "Net \"rom.we_a\" at BMP_ROM_TankBaseEast.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankBaseEast.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankBaseEast.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139500 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseEast:iROM30"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_TankBaseNorth BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseNorth:iROM31 " "Elaborating entity \"BMP_ROM_TankBaseNorth\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseNorth:iROM31\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM31" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021139517 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_TankBaseNorth.v(7) " "Net \"rom.data_a\" at BMP_ROM_TankBaseNorth.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankBaseNorth.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankBaseNorth.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139534 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseNorth:iROM31"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_TankBaseNorth.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_TankBaseNorth.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankBaseNorth.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankBaseNorth.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139534 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseNorth:iROM31"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_TankBaseNorth.v(7) " "Net \"rom.we_a\" at BMP_ROM_TankBaseNorth.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankBaseNorth.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankBaseNorth.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139534 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseNorth:iROM31"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_TankBaseSouth BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseSouth:iROM32 " "Elaborating entity \"BMP_ROM_TankBaseSouth\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseSouth:iROM32\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM32" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021139551 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_TankBaseSouth.v(7) " "Net \"rom.data_a\" at BMP_ROM_TankBaseSouth.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankBaseSouth.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankBaseSouth.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139573 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseSouth:iROM32"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_TankBaseSouth.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_TankBaseSouth.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankBaseSouth.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankBaseSouth.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139573 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseSouth:iROM32"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_TankBaseSouth.v(7) " "Net \"rom.we_a\" at BMP_ROM_TankBaseSouth.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankBaseSouth.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankBaseSouth.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139573 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseSouth:iROM32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_TankBaseWest BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseWest:iROM33 " "Elaborating entity \"BMP_ROM_TankBaseWest\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseWest:iROM33\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM33" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021139587 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_TankBaseWest.v(7) " "Net \"rom.data_a\" at BMP_ROM_TankBaseWest.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankBaseWest.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankBaseWest.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139603 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseWest:iROM33"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_TankBaseWest.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_TankBaseWest.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankBaseWest.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankBaseWest.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139603 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseWest:iROM33"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_TankBaseWest.v(7) " "Net \"rom.we_a\" at BMP_ROM_TankBaseWest.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankBaseWest.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankBaseWest.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139605 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankBaseWest:iROM33"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_TankGunE BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunE:iROM34 " "Elaborating entity \"BMP_ROM_TankGunE\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunE:iROM34\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM34" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021139620 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_TankGunE.v(7) " "Net \"rom.data_a\" at BMP_ROM_TankGunE.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunE.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankGunE.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139630 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunE:iROM34"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_TankGunE.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_TankGunE.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunE.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankGunE.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139630 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunE:iROM34"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_TankGunE.v(7) " "Net \"rom.we_a\" at BMP_ROM_TankGunE.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunE.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankGunE.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139630 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunE:iROM34"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_TankGunN BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunN:iROM35 " "Elaborating entity \"BMP_ROM_TankGunN\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunN:iROM35\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM35" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021139643 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_TankGunN.v(7) " "Net \"rom.data_a\" at BMP_ROM_TankGunN.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunN.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankGunN.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139659 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunN:iROM35"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_TankGunN.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_TankGunN.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunN.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankGunN.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139659 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunN:iROM35"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_TankGunN.v(7) " "Net \"rom.we_a\" at BMP_ROM_TankGunN.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunN.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankGunN.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139661 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunN:iROM35"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_TankGunNE BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunNE:iROM36 " "Elaborating entity \"BMP_ROM_TankGunNE\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunNE:iROM36\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM36" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021139673 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_TankGunNE.v(7) " "Net \"rom.data_a\" at BMP_ROM_TankGunNE.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunNE.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankGunNE.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139683 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunNE:iROM36"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_TankGunNE.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_TankGunNE.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunNE.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankGunNE.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139683 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunNE:iROM36"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_TankGunNE.v(7) " "Net \"rom.we_a\" at BMP_ROM_TankGunNE.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunNE.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankGunNE.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139683 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunNE:iROM36"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_TankGunNW BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunNW:iROM37 " "Elaborating entity \"BMP_ROM_TankGunNW\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunNW:iROM37\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM37" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021139695 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_TankGunNW.v(7) " "Net \"rom.data_a\" at BMP_ROM_TankGunNW.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunNW.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankGunNW.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139703 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunNW:iROM37"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_TankGunNW.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_TankGunNW.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunNW.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankGunNW.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139703 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunNW:iROM37"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_TankGunNW.v(7) " "Net \"rom.we_a\" at BMP_ROM_TankGunNW.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunNW.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankGunNW.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139705 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunNW:iROM37"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_TankGunS BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunS:iROM38 " "Elaborating entity \"BMP_ROM_TankGunS\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunS:iROM38\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM38" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021139716 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_TankGunS.v(7) " "Net \"rom.data_a\" at BMP_ROM_TankGunS.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunS.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankGunS.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139724 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunS:iROM38"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_TankGunS.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_TankGunS.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunS.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankGunS.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139724 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunS:iROM38"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_TankGunS.v(7) " "Net \"rom.we_a\" at BMP_ROM_TankGunS.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunS.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankGunS.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139724 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunS:iROM38"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_TankGunSE BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunSE:iROM39 " "Elaborating entity \"BMP_ROM_TankGunSE\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunSE:iROM39\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM39" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021139742 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_TankGunSE.v(7) " "Net \"rom.data_a\" at BMP_ROM_TankGunSE.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunSE.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankGunSE.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139758 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunSE:iROM39"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_TankGunSE.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_TankGunSE.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunSE.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankGunSE.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139758 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunSE:iROM39"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_TankGunSE.v(7) " "Net \"rom.we_a\" at BMP_ROM_TankGunSE.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunSE.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankGunSE.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139760 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunSE:iROM39"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_TankGunSW BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunSW:iROM40 " "Elaborating entity \"BMP_ROM_TankGunSW\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunSW:iROM40\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM40" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021139773 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_TankGunSW.v(7) " "Net \"rom.data_a\" at BMP_ROM_TankGunSW.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunSW.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankGunSW.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139788 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunSW:iROM40"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_TankGunSW.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_TankGunSW.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunSW.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankGunSW.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139788 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunSW:iROM40"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_TankGunSW.v(7) " "Net \"rom.we_a\" at BMP_ROM_TankGunSW.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunSW.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankGunSW.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139788 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunSW:iROM40"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BMP_ROM_TankGunW BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunW:iROM41 " "Elaborating entity \"BMP_ROM_TankGunW\" for hierarchy \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunW:iROM41\"" {  } { { "Peripherals/VGA/PlaceBMP.sv" "iROM41" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/VGA/PlaceBMP.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021139801 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 BMP_ROM_TankGunW.v(7) " "Net \"rom.data_a\" at BMP_ROM_TankGunW.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunW.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankGunW.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139816 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunW:iROM41"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 BMP_ROM_TankGunW.v(7) " "Net \"rom.waddr_a\" at BMP_ROM_TankGunW.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunW.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankGunW.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139818 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunW:iROM41"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 BMP_ROM_TankGunW.v(7) " "Net \"rom.we_a\" at BMP_ROM_TankGunW.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "images_out/BMP_ROM_TankGunW.v" "" { Text "I:/win/554_git/Muthu/pls_work/images_out/BMP_ROM_TankGunW.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1714021139818 "|tanks_test1|BMP_display:IBMP|PlaceBMP:comb_28|BMP_ROM_TankGunW:iROM41"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "circular_queue:iVGAQueue\|queue " "RAM logic \"circular_queue:iVGAQueue\|queue\" is uninferred due to asynchronous read logic" {  } { { "Peripherals/Bootloader/circular_queue.sv" "queue" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/Bootloader/circular_queue.sv" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714021141884 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "cpu:iCPU\|decode:iDecode\|rf:iRF\|mem1 " "RAM logic \"cpu:iCPU\|decode:iDecode\|rf:iRF\|mem1\" is uninferred due to asynchronous read logic" {  } { { "CPU/rf.sv" "mem1" { Text "I:/win/554_git/Muthu/pls_work/CPU/rf.sv" 24 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714021141884 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "bootloader:iboot\|circular_queue:iCPUQueue\|queue " "RAM logic \"bootloader:iboot\|circular_queue:iCPUQueue\|queue\" is uninferred due to asynchronous read logic" {  } { { "Peripherals/Bootloader/circular_queue.sv" "queue" { Text "I:/win/554_git/Muthu/pls_work/Peripherals/Bootloader/circular_queue.sv" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1714021141884 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1714021141884 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1028 I:/win/554_git/Muthu/pls_work/db/tanks_test1.ram0_BMP_ROM_BulletW_a2470169.hdl.mif " "Memory depth (2048) in the design file differs from memory depth (1028) in the Memory Initialization File \"I:/win/554_git/Muthu/pls_work/db/tanks_test1.ram0_BMP_ROM_BulletW_a2470169.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1714021141903 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1028 I:/win/554_git/Muthu/pls_work/db/tanks_test1.ram0_BMP_ROM_BulletSW_d336ef3f.hdl.mif " "Memory depth (2048) in the design file differs from memory depth (1028) in the Memory Initialization File \"I:/win/554_git/Muthu/pls_work/db/tanks_test1.ram0_BMP_ROM_BulletSW_d336ef3f.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1714021141940 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1028 I:/win/554_git/Muthu/pls_work/db/tanks_test1.ram0_BMP_ROM_BulletSE_d336ef2d.hdl.mif " "Memory depth (2048) in the design file differs from memory depth (1028) in the Memory Initialization File \"I:/win/554_git/Muthu/pls_work/db/tanks_test1.ram0_BMP_ROM_BulletSE_d336ef2d.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1714021141959 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1028 I:/win/554_git/Muthu/pls_work/db/tanks_test1.ram0_BMP_ROM_BulletS_a247016d.hdl.mif " "Memory depth (2048) in the design file differs from memory depth (1028) in the Memory Initialization File \"I:/win/554_git/Muthu/pls_work/db/tanks_test1.ram0_BMP_ROM_BulletS_a247016d.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1714021141980 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1028 I:/win/554_git/Muthu/pls_work/db/tanks_test1.ram0_BMP_ROM_BulletNW_d336ef81.hdl.mif " "Memory depth (2048) in the design file differs from memory depth (1028) in the Memory Initialization File \"I:/win/554_git/Muthu/pls_work/db/tanks_test1.ram0_BMP_ROM_BulletNW_d336ef81.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1714021142003 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1028 I:/win/554_git/Muthu/pls_work/db/tanks_test1.ram0_BMP_ROM_BulletNE_d336ef93.hdl.mif " "Memory depth (2048) in the design file differs from memory depth (1028) in the Memory Initialization File \"I:/win/554_git/Muthu/pls_work/db/tanks_test1.ram0_BMP_ROM_BulletNE_d336ef93.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1714021142034 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1028 I:/win/554_git/Muthu/pls_work/db/tanks_test1.ram0_BMP_ROM_BulletN_a2470172.hdl.mif " "Memory depth (2048) in the design file differs from memory depth (1028) in the Memory Initialization File \"I:/win/554_git/Muthu/pls_work/db/tanks_test1.ram0_BMP_ROM_BulletN_a2470172.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1714021142055 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1028 I:/win/554_git/Muthu/pls_work/db/tanks_test1.ram0_BMP_ROM_BulletE_a247017b.hdl.mif " "Memory depth (2048) in the design file differs from memory depth (1028) in the Memory Initialization File \"I:/win/554_git/Muthu/pls_work/db/tanks_test1.ram0_BMP_ROM_BulletE_a247017b.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1714021142075 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "19 " "Inferred 19 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunW:iROM41\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunW:iROM41\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4100 " "Parameter NUMWORDS_A set to 4100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankGunW_377c2f41.hdl.mif " "Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_TankGunW_377c2f41.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunSW:iROM40\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunSW:iROM40\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4100 " "Parameter NUMWORDS_A set to 4100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankGunSW_ca18da87.hdl.mif " "Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_TankGunSW_ca18da87.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunSE:iROM39\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunSE:iROM39\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4100 " "Parameter NUMWORDS_A set to 4100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankGunSE_ca18daf5.hdl.mif " "Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_TankGunSE_ca18daf5.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunS:iROM38\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunS:iROM38\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4100 " "Parameter NUMWORDS_A set to 4100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankGunS_377c2f4d.hdl.mif " "Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_TankGunS_377c2f4d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunNW:iROM37\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunNW:iROM37\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4100 " "Parameter NUMWORDS_A set to 4100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankGunNW_ca18da61.hdl.mif " "Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_TankGunNW_ca18da61.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunNE:iROM36\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunNE:iROM36\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4100 " "Parameter NUMWORDS_A set to 4100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankGunNE_ca18da5f.hdl.mif " "Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_TankGunNE_ca18da5f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunN:iROM35\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunN:iROM35\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4100 " "Parameter NUMWORDS_A set to 4100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankGunN_377c2f48.hdl.mif " "Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_TankGunN_377c2f48.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunE:iROM34\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunE:iROM34\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4100 " "Parameter NUMWORDS_A set to 4100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankGunE_377c2fbf.hdl.mif " "Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_TankGunE_377c2fbf.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseWest:iROM33\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseWest:iROM33\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4100 " "Parameter NUMWORDS_A set to 4100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankBaseWest_54c1653d.hdl.mif " "Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_TankBaseWest_54c1653d.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseSouth:iROM32\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseSouth:iROM32\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4100 " "Parameter NUMWORDS_A set to 4100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankBaseSouth_cf689f88.hdl.mif " "Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_TankBaseSouth_cf689f88.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseNorth:iROM31\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseNorth:iROM31\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4100 " "Parameter NUMWORDS_A set to 4100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankBaseNorth_cf8b7267.hdl.mif " "Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_TankBaseNorth_cf8b7267.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseEast:iROM30\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseEast:iROM30\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4100 " "Parameter NUMWORDS_A set to 4100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankBaseEast_542d6c69.hdl.mif " "Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_TankBaseEast_542d6c69.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_Brick_Block:iROM0\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_Brick_Block:iROM0\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4100 " "Parameter NUMWORDS_A set to 4100" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_Brick_Block_a81f3a11.hdl.mif " "Parameter INIT_FILE set to db/tanks_test1.ram0_BMP_ROM_Brick_Block_a81f3a11.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "BMP_display:IBMP\|videoMem:comb_3\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"BMP_display:IBMP\|videoMem:comb_3\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 19 " "Parameter WIDTHAD_A set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 307200 " "Parameter NUMWORDS_A set to 307200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 6 " "Parameter WIDTH_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 19 " "Parameter WIDTHAD_B set to 19" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 307200 " "Parameter NUMWORDS_B set to 307200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:iCPU\|memory:iMemory\|dmem8:iBNK3\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu:iCPU\|memory:iMemory\|dmem8:iBNK3\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:iCPU\|memory:iMemory\|dmem8:iBNK2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu:iCPU\|memory:iMemory\|dmem8:iBNK2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:iCPU\|memory:iMemory\|dmem8:iBNK1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu:iCPU\|memory:iMemory\|dmem8:iBNK1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:iCPU\|memory:iMemory\|dmem8:iBNK0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu:iCPU\|memory:iMemory\|dmem8:iBNK0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu:iCPU\|fetch:iFetch\|instr_mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu:iCPU\|fetch:iFetch\|instr_mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/tanks_test1.ram0_fetch_6891918.hdl.mif " "Parameter INIT_FILE set to db/tanks_test1.ram0_fetch_6891918.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1714021144438 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1714021144438 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1714021144438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunW:iROM41\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunW:iROM41\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021144630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunW:iROM41\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunW:iROM41\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021144630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021144630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021144630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4100 " "Parameter \"NUMWORDS_A\" = \"4100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021144630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021144630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021144630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021144630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021144630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021144630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankGunW_377c2f41.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tanks_test1.ram0_BMP_ROM_TankGunW_377c2f41.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021144630 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714021144630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kge1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kge1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kge1 " "Found entity 1: altsyncram_kge1" {  } { { "db/altsyncram_kge1.tdf" "" { Text "I:/win/554_git/Muthu/pls_work/db/altsyncram_kge1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021144795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021144795 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunSW:iROM40\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunSW:iROM40\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021144920 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunSW:iROM40\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunSW:iROM40\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021144920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021144920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021144920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4100 " "Parameter \"NUMWORDS_A\" = \"4100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021144920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021144920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021144920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021144920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021144920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021144920 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankGunSW_ca18da87.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tanks_test1.ram0_BMP_ROM_TankGunSW_ca18da87.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021144920 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714021144920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ne1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ne1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ne1 " "Found entity 1: altsyncram_7ne1" {  } { { "db/altsyncram_7ne1.tdf" "" { Text "I:/win/554_git/Muthu/pls_work/db/altsyncram_7ne1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021145061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021145061 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunSE:iROM39\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunSE:iROM39\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021145193 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunSE:iROM39\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunSE:iROM39\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021145194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021145194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021145194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4100 " "Parameter \"NUMWORDS_A\" = \"4100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021145194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021145194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021145194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021145194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021145194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021145194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankGunSE_ca18daf5.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tanks_test1.ram0_BMP_ROM_TankGunSE_ca18daf5.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021145194 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714021145194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1oe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1oe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1oe1 " "Found entity 1: altsyncram_1oe1" {  } { { "db/altsyncram_1oe1.tdf" "" { Text "I:/win/554_git/Muthu/pls_work/db/altsyncram_1oe1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021145364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021145364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunS:iROM38\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunS:iROM38\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021145487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunS:iROM38\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunS:iROM38\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021145487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021145487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021145487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4100 " "Parameter \"NUMWORDS_A\" = \"4100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021145487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021145487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021145487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021145487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021145487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021145487 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankGunS_377c2f4d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tanks_test1.ram0_BMP_ROM_TankGunS_377c2f4d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021145487 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714021145487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3ie1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3ie1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3ie1 " "Found entity 1: altsyncram_3ie1" {  } { { "db/altsyncram_3ie1.tdf" "" { Text "I:/win/554_git/Muthu/pls_work/db/altsyncram_3ie1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021145637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021145637 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunNW:iROM37\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunNW:iROM37\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021145765 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunNW:iROM37\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunNW:iROM37\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021145765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021145765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021145765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4100 " "Parameter \"NUMWORDS_A\" = \"4100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021145765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021145765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021145765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021145765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021145765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021145765 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankGunNW_ca18da61.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tanks_test1.ram0_BMP_ROM_TankGunNW_ca18da61.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021145765 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714021145765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qme1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qme1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qme1 " "Found entity 1: altsyncram_qme1" {  } { { "db/altsyncram_qme1.tdf" "" { Text "I:/win/554_git/Muthu/pls_work/db/altsyncram_qme1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021145932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021145932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunNE:iROM36\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunNE:iROM36\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021146054 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunNE:iROM36\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunNE:iROM36\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021146054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021146054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021146054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4100 " "Parameter \"NUMWORDS_A\" = \"4100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021146054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021146054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021146054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021146054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021146054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021146054 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankGunNE_ca18da5f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tanks_test1.ram0_BMP_ROM_TankGunNE_ca18da5f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021146054 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714021146054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sne1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sne1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sne1 " "Found entity 1: altsyncram_sne1" {  } { { "db/altsyncram_sne1.tdf" "" { Text "I:/win/554_git/Muthu/pls_work/db/altsyncram_sne1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021146216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021146216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunN:iROM35\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunN:iROM35\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021146346 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunN:iROM35\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunN:iROM35\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021146346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021146346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021146346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4100 " "Parameter \"NUMWORDS_A\" = \"4100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021146346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021146346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021146346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021146346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021146346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021146346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankGunN_377c2f48.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tanks_test1.ram0_BMP_ROM_TankGunN_377c2f48.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021146346 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714021146346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ige1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ige1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ige1 " "Found entity 1: altsyncram_ige1" {  } { { "db/altsyncram_ige1.tdf" "" { Text "I:/win/554_git/Muthu/pls_work/db/altsyncram_ige1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021146494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021146494 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunE:iROM34\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunE:iROM34\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021146623 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunE:iROM34\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankGunE:iROM34\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021146623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021146623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021146623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4100 " "Parameter \"NUMWORDS_A\" = \"4100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021146623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021146623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021146623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021146623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021146623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021146623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankGunE_377c2fbf.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tanks_test1.ram0_BMP_ROM_TankGunE_377c2fbf.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021146623 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714021146623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5je1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5je1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5je1 " "Found entity 1: altsyncram_5je1" {  } { { "db/altsyncram_5je1.tdf" "" { Text "I:/win/554_git/Muthu/pls_work/db/altsyncram_5je1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021146781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021146781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseWest:iROM33\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseWest:iROM33\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021146916 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseWest:iROM33\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseWest:iROM33\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021146918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021146918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021146918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4100 " "Parameter \"NUMWORDS_A\" = \"4100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021146918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021146918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021146918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021146918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021146918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021146918 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankBaseWest_54c1653d.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tanks_test1.ram0_BMP_ROM_TankBaseWest_54c1653d.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021146918 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714021146918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fte1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fte1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fte1 " "Found entity 1: altsyncram_fte1" {  } { { "db/altsyncram_fte1.tdf" "" { Text "I:/win/554_git/Muthu/pls_work/db/altsyncram_fte1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021147077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021147077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseSouth:iROM32\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseSouth:iROM32\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021147192 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseSouth:iROM32\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseSouth:iROM32\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021147193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021147193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021147193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4100 " "Parameter \"NUMWORDS_A\" = \"4100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021147193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021147193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021147193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021147193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021147193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021147193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankBaseSouth_cf689f88.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tanks_test1.ram0_BMP_ROM_TankBaseSouth_cf689f88.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021147193 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714021147193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_63f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_63f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_63f1 " "Found entity 1: altsyncram_63f1" {  } { { "db/altsyncram_63f1.tdf" "" { Text "I:/win/554_git/Muthu/pls_work/db/altsyncram_63f1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021147357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021147357 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseNorth:iROM31\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseNorth:iROM31\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021147471 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseNorth:iROM31\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseNorth:iROM31\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021147471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021147471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021147471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4100 " "Parameter \"NUMWORDS_A\" = \"4100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021147471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021147471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021147471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021147471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021147471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021147471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankBaseNorth_cf8b7267.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tanks_test1.ram0_BMP_ROM_TankBaseNorth_cf8b7267.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021147471 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714021147471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h2f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h2f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h2f1 " "Found entity 1: altsyncram_h2f1" {  } { { "db/altsyncram_h2f1.tdf" "" { Text "I:/win/554_git/Muthu/pls_work/db/altsyncram_h2f1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021147634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021147634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseEast:iROM30\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseEast:iROM30\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021147741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseEast:iROM30\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_TankBaseEast:iROM30\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021147741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021147741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021147741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4100 " "Parameter \"NUMWORDS_A\" = \"4100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021147741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021147741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021147741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021147741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021147741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021147741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_TankBaseEast_542d6c69.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tanks_test1.ram0_BMP_ROM_TankBaseEast_542d6c69.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021147741 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714021147741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1te1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1te1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1te1 " "Found entity 1: altsyncram_1te1" {  } { { "db/altsyncram_1te1.tdf" "" { Text "I:/win/554_git/Muthu/pls_work/db/altsyncram_1te1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021147900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021147900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_Brick_Block:iROM0\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_Brick_Block:iROM0\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021148036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_Brick_Block:iROM0\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"BMP_display:IBMP\|PlaceBMP:comb_28\|BMP_ROM_Brick_Block:iROM0\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021148036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021148036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021148036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4100 " "Parameter \"NUMWORDS_A\" = \"4100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021148036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021148036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021148036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021148036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021148036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021148036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tanks_test1.ram0_BMP_ROM_Brick_Block_a81f3a11.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tanks_test1.ram0_BMP_ROM_Brick_Block_a81f3a11.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021148036 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714021148036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vpe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vpe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vpe1 " "Found entity 1: altsyncram_vpe1" {  } { { "db/altsyncram_vpe1.tdf" "" { Text "I:/win/554_git/Muthu/pls_work/db/altsyncram_vpe1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021148180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021148180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BMP_display:IBMP\|videoMem:comb_3\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"BMP_display:IBMP\|videoMem:comb_3\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021148312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BMP_display:IBMP\|videoMem:comb_3\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"BMP_display:IBMP\|videoMem:comb_3\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021148312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021148312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 19 " "Parameter \"WIDTHAD_A\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021148312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 307200 " "Parameter \"NUMWORDS_A\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021148312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 6 " "Parameter \"WIDTH_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021148312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 19 " "Parameter \"WIDTHAD_B\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021148312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 307200 " "Parameter \"NUMWORDS_B\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021148312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021148312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021148312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021148312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021148312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021148312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021148312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021148312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021148312 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714021148312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ofn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ofn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ofn1 " "Found entity 1: altsyncram_ofn1" {  } { { "db/altsyncram_ofn1.tdf" "" { Text "I:/win/554_git/Muthu/pls_work/db/altsyncram_ofn1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021148566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021148566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3na " "Found entity 1: decode_3na" {  } { { "db/decode_3na.tdf" "" { Text "I:/win/554_git/Muthu/pls_work/db/decode_3na.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021148801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021148801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hhb " "Found entity 1: mux_hhb" {  } { { "db/mux_hhb.tdf" "" { Text "I:/win/554_git/Muthu/pls_work/db/mux_hhb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021149034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021149034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:iCPU\|memory:iMemory\|dmem8:iBNK3\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"cpu:iCPU\|memory:iMemory\|dmem8:iBNK3\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021149147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:iCPU\|memory:iMemory\|dmem8:iBNK3\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"cpu:iCPU\|memory:iMemory\|dmem8:iBNK3\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021149147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021149147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021149147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021149147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021149147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021149147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021149147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021149147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021149147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021149147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021149147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021149147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021149147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021149147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021149147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021149147 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714021149147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s6q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s6q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s6q1 " "Found entity 1: altsyncram_s6q1" {  } { { "db/altsyncram_s6q1.tdf" "" { Text "I:/win/554_git/Muthu/pls_work/db/altsyncram_s6q1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021149309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021149309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:iCPU\|fetch:iFetch\|altsyncram:instr_mem_rtl_0 " "Elaborated megafunction instantiation \"cpu:iCPU\|fetch:iFetch\|altsyncram:instr_mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021149481 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:iCPU\|fetch:iFetch\|altsyncram:instr_mem_rtl_0 " "Instantiated megafunction \"cpu:iCPU\|fetch:iFetch\|altsyncram:instr_mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021149481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021149481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021149481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021149481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021149481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021149481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021149481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021149481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021149481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021149481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021149481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021149481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021149481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021149481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/tanks_test1.ram0_fetch_6891918.hdl.mif " "Parameter \"INIT_FILE\" = \"db/tanks_test1.ram0_fetch_6891918.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021149481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1714021149481 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1714021149481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40s1 " "Found entity 1: altsyncram_40s1" {  } { { "db/altsyncram_40s1.tdf" "" { Text "I:/win/554_git/Muthu/pls_work/db/altsyncram_40s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714021149673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021149673 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1714021150560 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[3\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[3\]\" and its non-tri-state driver." {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1714021150672 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1714021150672 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 16 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 17 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 19 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1714021150672 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1714021150672 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[3\]~synth " "Node \"GPIO_1\[3\]~synth\"" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1714021154077 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1714021154077 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714021154078 "|tanks_test1|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714021154078 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714021154389 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "69 " "69 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1714021158289 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/win/554_git/Muthu/pls_work/tanks_test1.map.smsg " "Generated suppressed messages file I:/win/554_git/Muthu/pls_work/tanks_test1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021158836 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "8 0 2 0 0 " "Adding 8 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714021160334 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714021160334 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714021161849 "|tanks_test1|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714021161849 "|tanks_test1|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714021161849 "|tanks_test1|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714021161849 "|tanks_test1|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714021161849 "|tanks_test1|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714021161849 "|tanks_test1|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714021161849 "|tanks_test1|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714021161849 "|tanks_test1|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714021161849 "|tanks_test1|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714021161849 "|tanks_test1|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714021161849 "|tanks_test1|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714021161849 "|tanks_test1|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714021161849 "|tanks_test1|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714021161849 "|tanks_test1|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1714021161849 "|tanks_test1|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1714021161849 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7726 " "Implemented 7726 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714021161869 ""} { "Info" "ICUT_CUT_TM_OPINS" "110 " "Implemented 110 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714021161869 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "92 " "Implemented 92 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1714021161869 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7131 " "Implemented 7131 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714021161869 ""} { "Info" "ICUT_CUT_TM_RAMS" "370 " "Implemented 370 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1714021161869 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1714021161869 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1714021161869 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714021161869 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 330 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 330 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4969 " "Peak virtual memory: 4969 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714021162220 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 24 23:59:22 2024 " "Processing ended: Wed Apr 24 23:59:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714021162220 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714021162220 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714021162220 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714021162220 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1714021167431 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714021167433 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 24 23:59:26 2024 " "Processing started: Wed Apr 24 23:59:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714021167433 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1714021167433 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tanks_test1 -c tanks_test1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off tanks_test1 -c tanks_test1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1714021167433 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1714021167533 ""}
{ "Info" "0" "" "Project  = tanks_test1" {  } {  } 0 0 "Project  = tanks_test1" 0 0 "Fitter" 0 0 1714021167533 ""}
{ "Info" "0" "" "Revision = tanks_test1" {  } {  } 0 0 "Revision = tanks_test1" 0 0 "Fitter" 0 0 1714021167533 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1714021168082 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1714021168085 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tanks_test1 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"tanks_test1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1714021168172 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714021168210 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1714021168210 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1714021168728 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1714021168749 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1714021169253 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1714021169427 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1714021179624 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:iPLL\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 4375 global CLKCTRL_G9 " "pll:iPLL\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 4375 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1714021180231 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll:iPLL\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 60 global CLKCTRL_G6 " "pll:iPLL\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 60 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1714021180231 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1714021180231 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714021180234 ""}
{ "Info" "ISTA_SDC_FOUND" "tanks_test1.SDC " "Reading SDC File: 'tanks_test1.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1714021181640 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tanks_test1.sdc 17 Time value \"1.536 MH\" is not valid " "Ignored create_clock at tanks_test1.sdc(17): Time value \"1.536 MH\" is not valid" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714021181672 ""}  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714021181672 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tanks_test1.sdc 17 Option -period: Invalid clock period " "Ignored create_clock at tanks_test1.sdc(17): Option -period: Invalid clock period" {  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714021181673 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tanks_test1.sdc 28 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at tanks_test1.sdc(28): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714021181673 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tanks_test1.sdc 28 Argument <targets> is not an object ID " "Ignored create_clock at tanks_test1.sdc(28): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714021181673 ""}  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714021181673 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tanks_test1.sdc 29 altera_reserved_tdi port " "Ignored filter at tanks_test1.sdc(29): altera_reserved_tdi could not be matched with a port" {  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714021181673 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tanks_test1.sdc 29 altera_reserved_tck clock " "Ignored filter at tanks_test1.sdc(29): altera_reserved_tck could not be matched with a clock" {  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714021181674 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay tanks_test1.sdc 29 Argument <targets> is an empty collection " "Ignored set_input_delay at tanks_test1.sdc(29): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714021181675 ""}  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714021181675 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay tanks_test1.sdc 29 Argument -clock is not an object ID " "Ignored set_input_delay at tanks_test1.sdc(29): Argument -clock is not an object ID" {  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714021181676 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tanks_test1.sdc 30 altera_reserved_tms port " "Ignored filter at tanks_test1.sdc(30): altera_reserved_tms could not be matched with a port" {  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714021181676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay tanks_test1.sdc 30 Argument <targets> is an empty collection " "Ignored set_input_delay at tanks_test1.sdc(30): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714021181676 ""}  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714021181676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay tanks_test1.sdc 30 Argument -clock is not an object ID " "Ignored set_input_delay at tanks_test1.sdc(30): Argument -clock is not an object ID" {  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714021181676 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tanks_test1.sdc 31 altera_reserved_tdo port " "Ignored filter at tanks_test1.sdc(31): altera_reserved_tdo could not be matched with a port" {  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714021181676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tanks_test1.sdc 31 Argument <targets> is an empty collection " "Ignored set_output_delay at tanks_test1.sdc(31): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714021181676 ""}  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714021181676 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tanks_test1.sdc 31 Argument -clock is not an object ID " "Ignored set_output_delay at tanks_test1.sdc(31): Argument -clock is not an object ID" {  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714021181678 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714021181680 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714021181680 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714021181680 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1714021181680 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1714021181680 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tanks_test1.sdc 93 VGA_BLANK port " "Ignored filter at tanks_test1.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1714021181681 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tanks_test1.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at tanks_test1.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714021181681 ""}  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714021181681 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tanks_test1.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at tanks_test1.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714021181684 ""}  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1714021181684 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714021181724 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714021181724 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714021181724 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714021181724 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1714021181724 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1714021181776 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1714021181778 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 10 clocks " "Found 10 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714021181778 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714021181778 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  54.253   clk_audxck " "  54.253   clk_audxck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714021181778 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     clk_dram " "  10.000     clk_dram" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714021181778 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.259      clk_vga " "   9.259      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714021181778 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714021181778 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714021181778 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714021181778 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714021181778 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714021181778 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  20.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714021181778 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  40.000 iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1714021181778 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1714021181778 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1714021181973 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714021181984 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1714021182010 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1714021182030 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1714021182031 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1714021182041 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1714021182707 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1714021182718 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1714021182718 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714021183146 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1714021187886 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1714021189539 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:57 " "Fitter placement preparation operations ending: elapsed time is 00:00:57" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714021245225 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1714021303508 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1714021313254 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714021313255 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1714021315863 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X56_Y11 X66_Y22 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22" {  } { { "loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22"} { { 12 { 0 ""} 56 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1714021325980 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1714021325980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1714021332861 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1714021332861 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714021332867 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 11.08 " "Total time spent on timing analysis during the Fitter is 11.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1714021343897 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1714021344062 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1714021347251 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1714021347256 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1714021350246 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:20 " "Fitter post-fit operations ending: elapsed time is 00:00:20" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1714021363674 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "92 " "Following 92 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 291 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 17 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 309 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 223 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 225 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 233 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 235 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 260 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 262 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 267 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 268 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 269 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 270 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 272 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 273 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 274 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 275 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 279 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 280 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 281 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 282 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 283 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 284 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently enabled " "Pin GPIO_1\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "tanks_test1.v" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "I:/win/554_git/Muthu/pls_work/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1714021364533 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1714021364533 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/win/554_git/Muthu/pls_work/tanks_test1.fit.smsg " "Generated suppressed messages file I:/win/554_git/Muthu/pls_work/tanks_test1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1714021365073 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 21 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6860 " "Peak virtual memory: 6860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714021369704 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 25 00:02:49 2024 " "Processing ended: Thu Apr 25 00:02:49 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714021369704 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:23 " "Elapsed time: 00:03:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714021369704 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:42 " "Total CPU time (on all processors): 00:04:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714021369704 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1714021369704 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1714021374733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714021374737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 25 00:02:54 2024 " "Processing started: Thu Apr 25 00:02:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714021374737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1714021374737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tanks_test1 -c tanks_test1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off tanks_test1 -c tanks_test1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1714021374737 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1714021376316 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1714021386009 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4958 " "Peak virtual memory: 4958 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714021388720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 25 00:03:08 2024 " "Processing ended: Thu Apr 25 00:03:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714021388720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714021388720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714021388720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1714021388720 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1714021389672 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1714021390430 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714021390432 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 25 00:03:09 2024 " "Processing started: Thu Apr 25 00:03:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714021390432 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1714021390432 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tanks_test1 -c tanks_test1 " "Command: quartus_sta tanks_test1 -c tanks_test1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1714021390432 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1714021390524 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1714021392344 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1714021392344 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714021392380 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714021392380 ""}
{ "Info" "ISTA_SDC_FOUND" "tanks_test1.SDC " "Reading SDC File: 'tanks_test1.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1714021393747 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tanks_test1.sdc 17 Time value \"1.536 MH\" is not valid " "Ignored create_clock at tanks_test1.sdc(17): Time value \"1.536 MH\" is not valid" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"1.536 MH\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714021393788 ""}  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714021393788 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tanks_test1.sdc 17 Option -period: Invalid clock period " "Ignored create_clock at tanks_test1.sdc(17): Option -period: Invalid clock period" {  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714021393788 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tanks_test1.sdc 28 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at tanks_test1.sdc(28): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714021393789 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock tanks_test1.sdc 28 Argument <targets> is not an object ID " "Ignored create_clock at tanks_test1.sdc(28): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714021393791 ""}  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714021393791 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tanks_test1.sdc 29 altera_reserved_tdi port " "Ignored filter at tanks_test1.sdc(29): altera_reserved_tdi could not be matched with a port" {  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714021393791 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tanks_test1.sdc 29 altera_reserved_tck clock " "Ignored filter at tanks_test1.sdc(29): altera_reserved_tck could not be matched with a clock" {  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714021393792 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay tanks_test1.sdc 29 Argument <targets> is an empty collection " "Ignored set_input_delay at tanks_test1.sdc(29): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714021393792 ""}  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714021393792 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay tanks_test1.sdc 29 Argument -clock is not an object ID " "Ignored set_input_delay at tanks_test1.sdc(29): Argument -clock is not an object ID" {  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714021393792 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tanks_test1.sdc 30 altera_reserved_tms port " "Ignored filter at tanks_test1.sdc(30): altera_reserved_tms could not be matched with a port" {  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714021393792 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay tanks_test1.sdc 30 Argument <targets> is an empty collection " "Ignored set_input_delay at tanks_test1.sdc(30): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714021393792 ""}  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714021393792 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay tanks_test1.sdc 30 Argument -clock is not an object ID " "Ignored set_input_delay at tanks_test1.sdc(30): Argument -clock is not an object ID" {  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714021393794 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tanks_test1.sdc 31 altera_reserved_tdo port " "Ignored filter at tanks_test1.sdc(31): altera_reserved_tdo could not be matched with a port" {  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714021393794 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tanks_test1.sdc 31 Argument <targets> is an empty collection " "Ignored set_output_delay at tanks_test1.sdc(31): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714021393794 ""}  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714021393794 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tanks_test1.sdc 31 Argument -clock is not an object ID " "Ignored set_output_delay at tanks_test1.sdc(31): Argument -clock is not an object ID" {  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714021393794 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714021393797 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714021393797 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1714021393797 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714021393797 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1714021393798 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "tanks_test1.sdc 93 VGA_BLANK port " "Ignored filter at tanks_test1.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1714021393799 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tanks_test1.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at tanks_test1.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714021393799 ""}  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714021393799 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay tanks_test1.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at tanks_test1.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1714021393800 ""}  } { { "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" "" { Text "I:/win/554_git/Muthu/pls_work/tanks_test1.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1714021393800 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714021393891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714021393891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714021393891 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714021393891 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1714021393891 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714021393924 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1714021393929 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1714021394033 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1714021394499 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714021394499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.912 " "Worst-case setup slack is -17.912" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021394534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021394534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.912            -118.637 clk_vga  " "  -17.912            -118.637 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021394534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.142               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.142               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021394534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.824               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   33.824               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021394534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714021394534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.316 " "Worst-case hold slack is 0.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021394657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021394657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.316               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021394657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.355               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021394657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.617               0.000 clk_vga  " "    8.617               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021394657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714021394657 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.887 " "Worst-case recovery slack is 3.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021394712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021394712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.887               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.887               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021394712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.040               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.040               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021394712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714021394712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 10.813 " "Worst-case removal slack is 10.813" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021394753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021394753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.813               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   10.813               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021394753 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.182               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.182               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021394753 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714021394753 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021394798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021394798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021394798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.749               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.749               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021394798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.670               0.000 CLOCK2_50  " "    9.670               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021394798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.282               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.282               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021394798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714021394798 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714021394890 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714021394890 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714021394890 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714021394890 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 23.903 ns " "Worst Case Available Settling Time: 23.903 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714021394890 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714021394890 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714021394890 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714021394935 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1714021394982 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1714021398389 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714021399373 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714021399373 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714021399373 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714021399373 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1714021399373 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714021399375 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1714021399629 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714021399629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.580 " "Worst-case setup slack is -17.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021399676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021399676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.580            -116.359 clk_vga  " "  -17.580            -116.359 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021399676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.164               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.164               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021399676 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.092               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   34.092               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021399676 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714021399676 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.296 " "Worst-case hold slack is 0.296" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021399811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021399811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.296               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021399811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.337               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021399811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.390               0.000 clk_vga  " "    8.390               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021399811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714021399811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.259 " "Worst-case recovery slack is 4.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021399868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021399868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.259               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.259               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021399868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.486               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.486               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021399868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714021399868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 10.701 " "Worst-case removal slack is 10.701" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021399928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021399928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.701               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   10.701               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021399928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.975               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   10.975               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021399928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714021399928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021399984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021399984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021399984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.720               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.720               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021399984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.673               0.000 CLOCK2_50  " "    9.673               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021399984 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.236               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.236               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021399984 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714021399984 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714021400073 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714021400073 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714021400073 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714021400073 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 24.208 ns " "Worst Case Available Settling Time: 24.208 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714021400073 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714021400073 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714021400073 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1714021400110 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1714021400417 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1714021403737 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714021404673 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714021404673 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714021404673 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714021404673 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1714021404673 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714021404675 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1714021404749 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714021404749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.990 " "Worst-case setup slack is -10.990" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021404788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021404788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.990             -72.022 clk_vga  " "  -10.990             -72.022 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021404788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.177               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.177               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021404788 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.888               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   35.888               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021404788 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714021404788 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021404901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021404901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.180               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021404901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.181               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021404901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.568               0.000 clk_vga  " "    4.568               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021404901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714021404901 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.811 " "Worst-case recovery slack is 5.811" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021404942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021404942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.811               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.811               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021404942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.030               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.030               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021404942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714021404942 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 10.401 " "Worst-case removal slack is 10.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021404992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021404992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.401               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   10.401               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021404992 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.709               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   10.709               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021404992 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714021404992 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021405041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021405041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021405041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.875               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.875               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021405041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 CLOCK2_50  " "    9.336               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021405041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.543               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.543               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021405041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714021405041 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714021405132 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714021405132 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714021405132 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714021405132 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 26.205 ns " "Worst Case Available Settling Time: 26.205 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714021405132 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714021405132 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714021405132 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1714021405185 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714021405789 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714021405789 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714021405789 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1714021405789 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1714021405789 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714021405790 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1714021405863 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1714021405863 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.247 " "Worst-case setup slack is -10.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021405905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021405905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.247             -67.449 clk_vga  " "  -10.247             -67.449 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021405905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.695               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.695               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021405905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.384               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   36.384               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021405905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714021405905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.169 " "Worst-case hold slack is 0.169" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021406022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021406022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.169               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021406022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.171               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021406022 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.213               0.000 clk_vga  " "    4.213               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021406022 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714021406022 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.352 " "Worst-case recovery slack is 6.352" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021406068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021406068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.352               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.352               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021406068 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.451               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.451               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021406068 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714021406068 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 10.360 " "Worst-case removal slack is 10.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021406111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021406111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.360               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   10.360               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021406111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.538               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   10.538               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021406111 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714021406111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.666 " "Worst-case minimum pulse width slack is 1.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021406157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021406157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021406157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.877               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.877               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021406157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 CLOCK2_50  " "    9.286               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021406157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.537               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   19.537               0.000 iPLL\|pll_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1714021406157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1714021406157 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714021406251 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714021406251 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714021406251 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714021406251 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 26.642 ns " "Worst Case Available Settling Time: 26.642 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714021406251 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1714021406251 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1714021406251 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714021409722 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1714021409723 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 22 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5377 " "Peak virtual memory: 5377 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714021410441 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 25 00:03:30 2024 " "Processing ended: Thu Apr 25 00:03:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714021410441 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714021410441 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714021410441 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1714021410441 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 374 s " "Quartus Prime Full Compilation was successful. 0 errors, 374 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1714021413643 ""}
