grid_io_top_1__3_.gfpga_pad_GPIO_PAD[3] output (Next: None)
rid_io_top_1__3_.bottom_width_0_height_0_subtile_3__pin_outpad_0_ input (Next: grid_io_top_1__3_.gfpga_pad_GPIO_PAD[3], )
cbx_1__2_.top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_ output (Next: grid_io_top_1__3_.bottom_width_0_height_0_subtile_3__pin_outpad_0_, )
cbx_1__2_.chanx_left_in[9] input (Next: DIRECT_WIRE cbx_1__2_.chanx_right_out[9], cbx_1__2_.top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_, )
sb_0__2_.chanx_right_out[9] output (Next: cbx_1__2_.chanx_left_in[9], )
sb_0__2_.chany_bottom_in[9] input (Next: DIRECT_WIRE sb_0__2_.chanx_right_out[9], )
cby_0__2_.chany_top_out[9] output (Next: sb_0__2_.chany_bottom_in[9], )
cby_0__2_.chany_bottom_in[9] input (Next: DIRECT_WIRE cby_0__2_.chany_top_out[9], )
sb_0__1_.chany_top_out[9] output (Next: cby_0__2_.chany_bottom_in[9], )
sb_0__1_.chany_bottom_in[8] input (Next: DIRECT_WIRE sb_0__1_.chany_top_out[9], )
cby_0__1_.chany_top_out[8] output (Next: sb_0__1_.chany_bottom_in[8], )
cby_0__1_.chany_bottom_in[8] input (Next: DIRECT_WIRE cby_0__1_.chany_top_out[8], cby_0__1_.left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_, )
sb_0__0_.chany_top_out[8] output (Next: cby_0__1_.chany_bottom_in[8], )
sb_0__0_.top_right_grid_left_width_0_height_0_subtile_0__pin_O_1_ input (Next: sb_0__0_.chany_top_out[8], )
grid_clb_1__1_.left_width_0_height_0_subtile_0__pin_O_1_ output (Next: sb_0__0_.top_right_grid_left_width_0_height_0_subtile_0__pin_O_1_, sb_0__1_.bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_1_, )

grid_clb_1__1_.top_width_0_height_0_subtile_0__pin_I_8_ input (Next: grid_clb_1__1_.left_width_0_height_0_subtile_0__pin_O_1_, grid_clb_1__1_.top_width_0_height_0_subtile_0__pin_O_2_, grid_clb_1__1_.right_width_0_height_0_subtile_0__pin_O_3_, )


grid_clb_1__1_.right_width_0_height_0_subtile_0__pin_I_1_ input (Next: grid_clb_1__1_.left_width_0_height_0_subtile_0__pin_O_1_, grid_clb_1__1_.right_width_0_height_0_subtile_0__pin_O_3_, )


grid_clb_1__1_.bottom_width_0_height_0_subtile_0__pin_I_2_ input (Next: grid_clb_1__1_.bottom_width_0_height_0_subtile_0__pin_O_0_, grid_clb_1__1_.left_width_0_height_0_subtile_0__pin_O_1_, )
