{
    "$schema": "https://raw.githubusercontent.com/martinring/tmlanguage/master/tmlanguage.json",
    "name": "SystemVerilog",
    "scopeName": "text.systemverilog",
    "fileTypes": [".sv", ".svh", ".v", ".vh"],
    "foldingStartMarker": "begin",
    "foldingStopMarker": "end",
    "patterns": [
        {   "include": "#comment"       },
        {   "include": "#strings"       },
        {   "include": "#support"       },
        {   "include": "#variables"     },
        {   "include": "#declarations"  },
        {   "include": "#instantation" },
        {   "include": "#storage"       },
        {   "include": "#macros"        },
        {   "include": "#keywords"      },
        {   "include": "#constant"     }
    ],
    "repository": {
        "keywords": {
            "patterns": [
                {
                    "include": "#operators"
                },
                {
                    "name": "keyword.control.procedural.systemverilog",
                    "match": "\\b(initial|final|always(_comb|_ff|_latch)?)\\b"
                },
                {
                    "name": "keyword.control.assignment.systemverilog",
                    "match": "\\b(assign|deassign|force|release)\\b"
                },
                {
                    "name": "keyword.control.selection.systemverilog",
                    "match": "\\b(if|else|(end)?case(x|z)?|unique|unique0|priority)\\b"
                },
                {
                    "name": "keyword.control.loop.systemverilog",
                    "match": "\\b(do|while|for|foreach|repeat|forever|break|continue|return)\\b"
                },
                {
                    "name": "keyword.control.parallel.systemverilog",
                    "match": "\\b(fork|join|join_any|join_none|disable)\\b"
                },
                {
                    "name": "keyword.control.defines.systemverilog",
                    "match": "(?<=`)(define|undef|ifdef|elsif|else|endif|include)\\b"
                },
                {
                    "name": "keyword.control.clocking.systemverilog",
                    "match": "\\b(default|wait|wait_order|iff|(pos|neg)?edge)\\b"
                },
                {
                    "name": "keyword.control.misc.systemverilog",
                    "match": "\\b(import|extends|typedef|new)\\b"
                },
                {
                    "name": "keyword.other.clause.systemverilog",
                    "match": "\\b(begin|end)\\b"
                },
                {
                    "name": "keyword.other.clause.systemverilog",
                    "match": "\\b(end)?(task|function|class|program|module|generate|clocking|interface|primitive|table|package|specify|property|checker|config|group|sequence)\\b"
                },
                {
                    "name": "keyword.other.operators.systemverilog",
                    "match": "\\b(and|nand|or|nor|not|xor|xnor|wand|wor)\\b"
                },
                {   "include": "#keywords-extra" }
            ]
        },
        "strings": {
            "name": "string.quoted.double.systemverilog",
            "begin": "\"",
            "end": "\"",
            "patterns": [
                {
                    "name": "constant.character.escape.systemverilog",
                    "match": "\\\\."
                }
            ]
        },
        "instantation": {
            "patterns": [
                {   "include": "#inst-module-param"     },
                {   "include": "#inst-module-simple"    },
                {   "include": "#inst-function"         },
                {   "include": "#inst-packages"         }
            ],
            "repository": {
                "inst-module-param":{
                    "patterns": [
                        {
                            "name": "meta.inst.module-param.systemverilog",
                            "begin": "^\\s*\\b(\\w+)\\b\\s*(#)",
                            "end": ";",
                            "beginCaptures": {
                                "1": { "name": "entity.name.class.module.systemverilog" },
                                "2": { "name": "keyword.operator.parameterlist.systemverilog" }
                            },
                            "patterns": [
                                {   "include": "#inst-portlist" },
                                {
                                    "name": "variable.name.module.systemverilog",
                                    "match": "\\b(\\w+)\\b"
                                },
                                {   "include": "$self"          }
                            ]
                        }
                    ]
                },
                "inst-module-simple": {
                    "patterns": [
                        {
                            "name": "meta.inst.module.simple.systemverilog",
                            "begin": "^\\s*(\\w+)\\s+(\\w+)\\s*\\(",
                            "beginCaptures": {
                                "1": { "name": "entity.name.class.module.systemverilog" },
                                "2": { "name": "variable.name.module.systemverilog" }
                            },
                            "end": ";",
                            "patterns": [
                                {   "include": "$self"          },
                                {   "include": "#inst-portlist"  }
                            ]
                        }
                    ]
                },
                "inst-function": {
                    "patterns": [
                        {
                            "name": "meta.function.systemverilog",
                            "begin": "(?<!\\W\\.)(?!assert|do|while|for|foreach|repeat|if|case|wait|new)\\b(\\w+)\\s*\\(",
                            "end": "\\)",
                            "beginCaptures": {
                                "1": { "name": "entity.name.function.systemverilog"}
                            },
                            "patterns": [{ "include": "#inst-portlist" }]
                        }
                    ]
                },
                "inst-packages": {
                    "patterns": [
                        {
                            "name": "meta.inst.package.systemverilog",
                            "match": "(\\w+)(::)",
                            "captures": {
                                "1": { "name": "entity.name.type.systemverilog"},
                                "2": { "name": "keyword.operator.systemverilog"}
                               }
                        }
                    ]
                },
                "inst-portlist": {
                    "patterns": [
                        {
                            "name": "meta.inst.portlist.systemverilog",
                            "begin": "\\(",
                            "end": "\\)",
                            "patterns": [
                                {   "include": "#comment"    },
                                {   "include": "#inst-port"  },
                                {   "include": "$self"      }
                            ]
                        }
                    ]
                },
                "inst-port": {
                    "patterns": [
                        {
                            "name": "meta.inst.port.systemverilog",
                            "begin": "\\.(\\w+)\\s*\\(",
                            "end": "\\)",
                            "patterns": [
                                {   "include": "$self"  }
                            ]
                        }
                    ]
                },
                "inst-instantiation-prototype": {
                    "patterns": [
                        {
                            "name": "meta.inst.variable.systemverilog",
                            "match": "^\\s+(?:(automatic|static|virtual|extern)\\s+)?(?!task|function|class|module|release|disable)(\\b\\w+\\b)([\\[.*\\]\\s]*)?((?:\\s*)\\b\\w+\\b(?:\\s*,)?)*\\s*;",
                            "captures": {
                                "1": { "name": "storage.modifier.systemverilog"},
                                "2": { "name": "storage.name.systemverilog"},
                                "3": { "patterns": [{ "include": "#storage-arrays" }]},
                                "4": { "name": "variable.name.type.systemverilog"}
                            }
                        }
                    ]
                }
            }
        },
        "declarations": {
            "patterns": [
                {
                    "name": "meta.decl.class.systemverilog",
                    "match": "(class|interface)\\s+(\\w+)(?:\\s+(extends|implements)\\s+(\\w+))?",
                    "captures": {
                        "1": { "name": "storage.type.class.systemverilog"},
                        "2": { "name": "entity.name.type.systemverilog"},
                        "3": { "name": "keyword.control.systemverilog"},
                        "4": { "name": "entity.name.type.systemverilog"}
                    }
                },
                {
                    "name": "meta.decl.function.systemverilog",
                    "match": "(function|task|module|program|package)(?:\\s+(static|automatic))?(\\s+\\w+)?\\s+(\\w+)\\s*[;\\(#]",
                    "captures": {
                        "1": { "name": "storage.type.function.systemverilog"},
                        "2": { "name": "storage.modifier.systemverilog"},
                        "3": { "name": "storage.type.systemverilog"},
                        "4": { "name": "entity.name.function.systemverilog"}
                    }
                }
            ]
        },
        "storage": {
            "patterns": [
                {
                    "include": "#storage-arrays"
                },
                {
                    "name": "storage.type.nets.systemverilog",
                    "match": "\\b(wire|wand|wor|tri|triand|trior|tri0|tri1|trireg|supply0|supply1|uwire)\\b"
                },
                {
                    "name": "storage.type.data.systemverilog",
                    "match": "\\b(integer|int|longint|shortint|logic|bit|byte|real|shortreal|string|void|reg)\\b"
                },
                {
                    "name": "storage.type.parameters.systemverilog",
                    "match": "\\b(parameter|localparam|specparam|defparam)\\b"
                },
                {
                    "name": "storage.type.other.systemverilog",
                    "match": "\\b(var|time|realtime|enum|struct|rand|randc|genvar|interconnect|event|chandle)\\b"
                },
                {
                    "name": "storage.modifier.systemverilog",
                    "match": "\\b((in|out)put|(un)?packed|(un)?signed|automatic|static|virtual)\\b"
                },
                {
                    "name": "storage.type.systemverilog",
                    "match": "\\b(module|program|class|interface|function|task)\\b"
                }
            ],
            "repository": {
                "storage-arrays": {
                    "patterns": [
                        {
                            "name": "meta.variable.modifier.array",
                            "begin": "\\[",
                            "end": "\\]",
                            "patterns":[
                                { "include": "$self" }
                            ]
                        }
                    ]
                }
            }
        },
        "comment": {
            "patterns": [
                {
                    "name": "comment.line.double-slash.systemverilog",
                    "match": "\\/\\/.*"
                },
                {
                    "name": "comment.block.systemverilog",
                    "begin": "\\/\\*",
                    "end": "\\*\\/"
                }
            ]
        },
        "constant": {
            "patterns":[
                {
                    "name": "constant.numeric.casted.systemverilog",
                    "match": "(\\b\\d+)?'[hbd]([0-9a-fA-F_xz]+)\\b"
                },
                {
                    "name": "constant.numeric.decimal.systemverilog",
                    "match": "\\b(\\d+)\\b"
                },
                { 
                    "name": "constant.numeric.parameter.systemverilog", 
                    "match": "\\b(?<!\\.)([A-Z_0-9]+)(?!\\.)\\b"
                },
                {
                    "name": "constant.numeric.macro.systemverilog",
                    "match": "`(?!define|undef|ifdef|elsif|else|endif|include)\\w+"
                }
            ]
        },
        "support": {
            "patterns": [
                {
                    "name": "support.function.builtin.systemverilog",
                    "match": "(\\$\\w+)|(?=\\w\\.)\\w+(?=\\()"
                }
            ]
        },
        "variables": {
            "patterns": [
                {
                    "name": "variable.language.systemverilog",
                    "match": "\\b(this)(?=\\.)"
                },
                {
                    "name": "variable.name.systemverilog",
                    "match": "(?=\\s|\\.| )(?!`)\\w+(?=\\.)"
                },
                {
                    "name": "variable.name.systemverilog",
                    "match": "(?=\\.)\\w+"
                }
            ]
        },
        "operators": {
            "patterns": [
                {
                    "name": "keyword.operator.assignment.systemverilog",
                    "match": "\\*=|\\+=|=|\\-=|/=|%=|&=|\\|=|\\^=|<<=|<<<=|>>=|>>>=|=~"
                },
                {
                    "name": "keyword.operator.arithmetic.systemverilog",
                    "match": "\\+|\\-|\\*|/|%"
                },
                {
                    "name": "keyword.operator.logical.systemverilog",
                    "match": "!|&&|\\|\\|"
                },
                {
                    "name": "keyword.operator.relation.systemverilog",
                    "match": "<|<=|>|>="
                },
                {
                    "name": "keyword.operator.equality.systemverilog",
                    "match": "==|===|!=|!=="
                },
                {
                    "name": "keyword.operator.wildequality.systemverilog",
                    "match": "=\\?=|!\\?="
                },
                {
                    "name": "keyword.operator.shift.systemverilog",
                    "match": "<<|>>"
                },
                {
                    "name": "keyword.operator.condition.systemverilog",
                    "match": "\\?"
                },
                {
                    "name": "keyword.operator.event.systemverilog",
                    "match": "@|#|->|->>"
                },
                {
                    "name": "keyword.operator.bitwise.systemverilog",
                    "match": "\\^|\\~|&|\\||\\^\\~|\\~\\^"
                }
            ]
        },
        "keywords-extra": {
            "patterns": [
                {
                    "name": "keyword.other.extra.LRM-AnnexB.B-1-1.systemverilog",
                    "match": "\\b(accept_on|alias|always|always_comb|always_ff|always_latch|and|assert|assign|assume|automatic|before|begin|bind|bins|binsof|bit|break|buf|bufif0|bufif1|byte|case|casex|casez|cell|chandle|checker|class|clocking|cmos|config|const|constraint|context|continue|cover|covergroup|coverpoint|cross|deassign)\\b"
                },
                {
                    "name": "keyword.other.extra.LRM-AnnexB.B-1-2.systemverilog",
                    "match": "\\b(default|defparam|design|disable|dist|do|edge|else|end|endcase|endchecker|endclass|endclocking|endconfig|endfunction|endgenerate|endgroup|endinterface|endmodule|endpackage|endprimitive|endprogram|endproperty|endspecify|endsequence|endtable|endtask|enum|event|eventually|expect|export|extends|extern|final|first_match|for|force|foreach|forever|fork)\\b"
                },
                {
                    "name": "keyword.other.extra.LRM-AnnexB.B-1-3.systemverilog",
                    "match": "\\b(forkjoin|function|generate|genvar|global|highz0|highz1|if|iff|ifnone|ignore_bins|illegal_bins|implements|implies|import|incdir|include|initial|inout|input|inside|instance|int|integer|interconnect|interface|intersect|join|join_any|join_none|large|let|liblist|library|local|localparam|logic|longint|macromodule|matches|medium)\\b"
                },
                {
                    "name": "keyword.other.extra.LRM-AnnexB.B-1-4.systemverilog",
                    "match": "\\b(modport|module|nand|negedge|nettype|new|nexttime|nmos|nor|noshowcancelled|not|notif0|notif1|null|or|output|package|packed|parameter|pmos|posedge|primitive|priority|program|property|protected|pull0|pull1|pulldown|pullup|pulsestyle_ondetect|pulsestyle_onevent|pure|rand|randc|randcase|randsequence|rcmos|real|realtime|ref|reg)\\b"
                },
                {
                    "name": "keyword.other.extra.LRM-AnnexB.B-1-5.systemverilog",
                    "match": "\\b(reject_on|release|repeat|restrict|return|rnmos|rpmos|rtran|rtranif0|rtranif1|s_always|s_eventually|s_nexttime|s_until|s_until_with|scalared|sequence|shortint|shortreal|showcancelled|signed|small|soft|solve|specify|specparam|static|string|strong|strong0|strong1|struct|super|supply0|supply1|sync_accept_on|sync_reject_on|table|tagged|task|this|throughout)\\b"
                },
                {
                    "name": "keyword.other.extra.LRM-AnnexB.B-1-6.systemverilog",
                    "match": "\\b(time|timeprecision|timeunit|tran|tranif0|tranif1|tri|tri0|tri1|triand|trior|trireg|type|typedef|union|unique|unique0|unsigned|until|until_with|untyped|use|uwire|var|vectored|virtual|void|wait|wait_order|wand|weak|weak0|weak1|while|wildcard|wire|with|within|wor|xnor|xor)\\b"
                }
            ]
        }
    }
}
