library IEEE;
use IEEE.std_logic_1164.all;

entity fullSubtractor is
		port(A,B,Bin: in std_logic; -- Inputs
			Bout, D: Out std_logic);
end fullSubtractor;

Architecture behave of fullSubtractor is
begin
	Bout <= ((not A) and Bin) or ((not A) and B) or (B and Bin) after 10 ns;
	D <= (A xor B) xor Bin after 10 ns;
end behave;