// Seed: 2048648931
module module_0 #(
    parameter id_1 = 32'd38
) (
    _id_1,
    id_2
);
  output logic [7:0] id_2;
  assign module_1.id_2 = 0;
  input wire _id_1;
  assign id_2[id_1] = !id_1;
  logic [id_1 : -1] id_3;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd70,
    parameter id_6 = 32'd33
) (
    input wire id_0,
    input tri1 _id_1,
    output tri id_2,
    input supply1 id_3
);
  assign id_2 = 1'b0;
  wire id_5;
  assign id_2 = 1;
  localparam id_6 = 1;
  logic [7:0][-1 'h0 : 1 'b0] id_7;
  wire [1 'b0 : id_1] id_8;
  module_0 modCall_1 (
      id_6,
      id_7
  );
  logic [id_6 : id_1] id_9;
  final $clog2(id_6);
  ;
  assign id_7 = id_8;
  assign {-1'b0} = -1'b0;
  assign id_2 = id_7[1];
endmodule
