# Verilog Utilty Modules

Collection of some utility modules written in Verilog.

[![Repo on GitLab](https://img.shields.io/badge/repo-GitLab-6C488A.svg)](https://gitlab.com/suoglu/verilog-utilty-modules)
[![Repo on GitHub](https://img.shields.io/badge/repo-GitHub-3D76C2.svg)](https://github.com/suoglu/Verilog-Utilty-Modules)

## Included Modules

|   Module   | File |
| ------ | ------ |
| Seven Segment Display controller | [ssd_util.v](Modules/ssd_util.v) |
| Seven Segment Display encoder | [ssd_util.v](Modules/ssd_util.v) |
| Button debouncer | [btn_debouncer.v](Modules/btn_debouncer.v) |
| Clock dividers | [clk_div.v](Modules/clk_div.v) |
| Counters | [counters.v](Modules/counters.v) |
| Timer | [timer.v](Modules/timer.v) |
| Edge detect | [edge_detect.v](Modules/edge_detect.v) |
| GP Pulse-Width modulators | [pwm.v](Modules/pwm.v) |
| RGB LED Pulse-Width modulator | [rgn_led_pwm.v](Modules/rgn_led_pwm.v) |
| Adders | [adders.v](Modules/adders.v) |
| Keypad Decoder | [keypad.v](Modules/keypad.v) |
| Parameterised Clock Generator | [clkGenParam.v](Modules/clkGenParam.v) |
