remark: /home/sai.divya/pkt_clone/AI_Engine_Development/Feature_Tutorials/04-packet-switching/pktstream_aie/pl_kernels/mm2s.cpp:29:19: Sequential read of variable length has been inferred _XLX_SEP_ OldID=for.inc.load.6,  _XLX_SEP_ memseq mem gmem VITIS_LOOP_29_1 /home/sai.divya/pkt_clone/AI_Engine_Development/Feature_Tutorials/04-packet-switching/pktstream_aie/pl_kernels/mm2s.cpp:29:19 mm2s 
remark: /home/sai.divya/pkt_clone/AI_Engine_Development/Feature_Tutorials/04-packet-switching/pktstream_aie/pl_kernels/mm2s.cpp:29:19: Sequential access length is not divisible by 2 _XLX_SEP_ memseq mem gmem VITIS_LOOP_29_1 /home/sai.divya/pkt_clone/AI_Engine_Development/Feature_Tutorials/04-packet-switching/pktstream_aie/pl_kernels/mm2s.cpp:29:19 mm2s 
remark: /home/sai.divya/pkt_clone/AI_Engine_Development/Feature_Tutorials/04-packet-switching/pktstream_aie/pl_kernels/mm2s.cpp:29:19: Multiple burst reads of variable length and bit width 32 has been inferred. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. _XLX_SEP_ seq  gmem VITIS_LOOP_29_1 /home/sai.divya/pkt_clone/AI_Engine_Development/Feature_Tutorials/04-packet-switching/pktstream_aie/pl_kernels/mm2s.cpp:29:19 mm2s 
remark: /home/sai.divya/pkt_clone/AI_Engine_Development/Feature_Tutorials/04-packet-switching/pktstream_aie/pl_kernels/mm2s.cpp:29:19: Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_29_1'(/home/sai.divya/pkt_clone/AI_Engine_Development/Feature_Tutorials/04-packet-switching/pktstream_aie/pl_kernels/mm2s.cpp:29:19) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
