{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1643808259014 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1643808259015 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb  2 08:24:18 2022 " "Processing started: Wed Feb  2 08:24:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1643808259015 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808259015 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE5QGen3x4If128 -c DE5QGen3x4If128 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE5QGen3x4If128 -c DE5QGen3x4If128" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808259015 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1643808259530 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1643808259530 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "QSysDE5QGen3x4If128.qsys " "Elaborating Platform Designer system entity \"QSysDE5QGen3x4If128.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808265623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.02.08:24:27 Progress: Loading ip/QSysDE5QGen3x4If128.qsys " "2022.02.02.08:24:27 Progress: Loading ip/QSysDE5QGen3x4If128.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808267923 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.02.08:24:28 Progress: Reading input file " "2022.02.02.08:24:28 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808268117 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.02.08:24:28 Progress: Adding PCIeGen3x4If128 \[altera_pcie_sv_hip_ast 18.0\] " "2022.02.02.08:24:28 Progress: Adding PCIeGen3x4If128 \[altera_pcie_sv_hip_ast 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808268186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.02.08:24:28 Progress: Parameterizing module PCIeGen3x4If128 " "2022.02.02.08:24:28 Progress: Parameterizing module PCIeGen3x4If128" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808268794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.02.08:24:28 Progress: Adding XCVRCtrlGen3x4 \[alt_xcvr_reconfig 18.0\] " "2022.02.02.08:24:28 Progress: Adding XCVRCtrlGen3x4 \[alt_xcvr_reconfig 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808268803 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.02.08:24:29 Progress: Parameterizing module XCVRCtrlGen3x4 " "2022.02.02.08:24:29 Progress: Parameterizing module XCVRCtrlGen3x4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808269372 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.02.08:24:29 Progress: Adding XCVRDrvGen3x4 \[altera_pcie_reconfig_driver 18.0\] " "2022.02.02.08:24:29 Progress: Adding XCVRDrvGen3x4 \[altera_pcie_reconfig_driver 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808269373 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.02.08:24:29 Progress: Parameterizing module XCVRDrvGen3x4 " "2022.02.02.08:24:29 Progress: Parameterizing module XCVRDrvGen3x4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808269391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.02.08:24:29 Progress: Adding clk_0 \[clock_source 18.0\] " "2022.02.02.08:24:29 Progress: Adding clk_0 \[clock_source 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808269391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.02.08:24:29 Progress: Parameterizing module clk_0 " "2022.02.02.08:24:29 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808269474 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.02.08:24:29 Progress: Building connections " "2022.02.02.08:24:29 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808269475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.02.08:24:29 Progress: Parameterizing connections " "2022.02.02.08:24:29 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808269518 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.02.08:24:29 Progress: Validating " "2022.02.02.08:24:29 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808269519 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.02.08:24:29 Progress: Done reading input file " "2022.02.02.08:24:29 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808269896 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "QSysDE5QGen3x4If128.PCIeGen3x4If128: Family: Stratix V " "QSysDE5QGen3x4If128.PCIeGen3x4If128: Family: Stratix V" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "QSysDE5QGen3x4If128.PCIeGen3x4If128: Stratix V Hard IP for PCI Express Intel FPGA IP v18.0 " "QSysDE5QGen3x4If128.PCIeGen3x4If128: Stratix V Hard IP for PCI Express Intel FPGA IP v18.0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "QSysDE5QGen3x4If128.PCIeGen3x4If128: The application clock frequency (pld_clk) is 250 Mhz " "QSysDE5QGen3x4If128.PCIeGen3x4If128: The application clock frequency (pld_clk) is 250 Mhz" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "QSysDE5QGen3x4If128.PCIeGen3x4If128: 6 reconfiguration interfaces are required for connection to the external reconfiguration controller and the reconfig driver " "QSysDE5QGen3x4If128.PCIeGen3x4If128: 6 reconfiguration interfaces are required for connection to the external reconfiguration controller and the reconfig driver" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "QSysDE5QGen3x4If128.PCIeGen3x4If128: Credit allocation in the 16 KBytes receive buffer: " "QSysDE5QGen3x4If128.PCIeGen3x4If128: Credit allocation in the 16 KBytes receive buffer:" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "QSysDE5QGen3x4If128.PCIeGen3x4If128: Posted    : header=1  data=16 " "QSysDE5QGen3x4If128.PCIeGen3x4If128: Posted    : header=1  data=16" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "QSysDE5QGen3x4If128.PCIeGen3x4If128: Non posted: header=4  data=0 " "QSysDE5QGen3x4If128.PCIeGen3x4If128: Non posted: header=4  data=0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270152 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "QSysDE5QGen3x4If128.PCIeGen3x4If128: Completion: header=200 data=803 " "QSysDE5QGen3x4If128.PCIeGen3x4If128: Completion: header=200 data=803" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270152 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "QSysDE5QGen3x4If128.PCIeGen3x4If128.rx_st: The empty signal width should be 1 bits.   " "QSysDE5QGen3x4If128.PCIeGen3x4If128.rx_st: The empty signal width should be 1 bits.  " {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270153 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "QSysDE5QGen3x4If128.PCIeGen3x4If128.rx_st: Interface must have an associated reset " "QSysDE5QGen3x4If128.PCIeGen3x4If128.rx_st: Interface must have an associated reset" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270153 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "QSysDE5QGen3x4If128.PCIeGen3x4If128.tx_st: The empty signal width should be 1 bits.   " "QSysDE5QGen3x4If128.PCIeGen3x4If128.tx_st: The empty signal width should be 1 bits.  " {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270153 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "QSysDE5QGen3x4If128.PCIeGen3x4If128.tx_st: Interface must have an associated reset " "QSysDE5QGen3x4If128.PCIeGen3x4If128.tx_st: Interface must have an associated reset" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "QSysDE5QGen3x4If128.XCVRCtrlGen3x4: reconfig_from_xcvr port width is 6*46 bits " "QSysDE5QGen3x4If128.XCVRCtrlGen3x4: reconfig_from_xcvr port width is 6*46 bits" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270153 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "QSysDE5QGen3x4If128.XCVRCtrlGen3x4: reconfig_to_xcvr port width is 6*70 bits " "QSysDE5QGen3x4If128.XCVRCtrlGen3x4: reconfig_to_xcvr port width is 6*70 bits" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270153 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "QSysDE5QGen3x4If128.PCIeGen3x4If128: PCIeGen3x4If128.lmi must be exported, or connected to a matching conduit. " "QSysDE5QGen3x4If128.PCIeGen3x4If128: PCIeGen3x4If128.lmi must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270154 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "QSysDE5QGen3x4If128.PCIeGen3x4If128: PCIeGen3x4If128.power_mngt must be exported, or connected to a matching conduit. " "QSysDE5QGen3x4If128.PCIeGen3x4If128: PCIeGen3x4If128.power_mngt must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270154 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "QSysDE5QGen3x4If128.PCIeGen3x4If128: PCIeGen3x4If128.rx_bar_be must be exported, or connected to a matching conduit. " "QSysDE5QGen3x4If128.PCIeGen3x4If128: PCIeGen3x4If128.rx_bar_be must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270154 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "QSysDE5QGen3x4If128.PCIeGen3x4If128: PCIeGen3x4If128.tx_cred must be exported, or connected to a matching conduit. " "QSysDE5QGen3x4If128.PCIeGen3x4If128: PCIeGen3x4If128.tx_cred must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270154 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "QSysDE5QGen3x4If128.PCIeGen3x4If128: PCIeGen3x4If128.hip_pipe must be exported, or connected to a matching conduit. " "QSysDE5QGen3x4If128.PCIeGen3x4If128: PCIeGen3x4If128.hip_pipe must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270154 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "QSysDE5QGen3x4If128.PCIeGen3x4If128: PCIeGen3x4If128.hip_ctrl must be exported, or connected to a matching conduit. " "QSysDE5QGen3x4If128.PCIeGen3x4If128: PCIeGen3x4If128.hip_ctrl must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270154 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "QSysDE5QGen3x4If128.PCIeGen3x4If128.rx_st: PCIeGen3x4If128.rx_st does not have an associated reset " "QSysDE5QGen3x4If128.PCIeGen3x4If128.rx_st: PCIeGen3x4If128.rx_st does not have an associated reset" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270155 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "QSysDE5QGen3x4If128.PCIeGen3x4If128.tx_st: PCIeGen3x4If128.tx_st does not have an associated reset " "QSysDE5QGen3x4If128.PCIeGen3x4If128.tx_st: PCIeGen3x4If128.tx_st does not have an associated reset" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270155 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "QSysDE5QGen3x4If128.: You have exported the interface PCIeGen3x4If128.rx_st but not its associated reset interface.  Export associatedReset of PCIeGen3x4If128.rx_st " "QSysDE5QGen3x4If128.: You have exported the interface PCIeGen3x4If128.rx_st but not its associated reset interface.  Export associatedReset of PCIeGen3x4If128.rx_st" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270157 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "QSysDE5QGen3x4If128.: You have exported the interface PCIeGen3x4If128.tx_st but not its associated reset interface.  Export the driver(s) of associatedReset of PCIeGen3x4If128.tx_st " "QSysDE5QGen3x4If128.: You have exported the interface PCIeGen3x4If128.tx_st but not its associated reset interface.  Export the driver(s) of associatedReset of PCIeGen3x4If128.tx_st" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270157 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "QSysDE5QGen3x4If128: Generating QSysDE5QGen3x4If128 \"QSysDE5QGen3x4If128\" for QUARTUS_SYNTH " "QSysDE5QGen3x4If128: Generating QSysDE5QGen3x4If128 \"QSysDE5QGen3x4If128\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270753 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv " "PCIeGen3x4If128: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270992 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_pcs.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pcs.sv " "PCIeGen3x4If128: add_fileset_file ./sv_pcs.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pcs.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270992 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_pcs_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pcs_ch.sv " "PCIeGen3x4If128: add_fileset_file ./sv_pcs_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pcs_ch.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270993 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pma.sv " "PCIeGen3x4If128: add_fileset_file ./sv_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_pma.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_xcvr.sv " "PCIeGen3x4If128: add_fileset_file ./sv_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_xcvr.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_reconfig_bundle_to_ip.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_ip.sv " "PCIeGen3x4If128: add_fileset_file ./sv_reconfig_bundle_to_ip.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_ip.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270994 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_reconfig_bundle_merger.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_merger.sv " "PCIeGen3x4If128: add_fileset_file ./sv_reconfig_bundle_merger.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_merger.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_rx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_rx_pma.sv " "PCIeGen3x4If128: add_fileset_file ./sv_rx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_rx_pma.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_tx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_tx_pma.sv " "PCIeGen3x4If128: add_fileset_file ./sv_tx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_tx_pma.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270995 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_tx_pma_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_tx_pma_ch.sv " "PCIeGen3x4If128: add_fileset_file ./sv_tx_pma_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_tx_pma_ch.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_h.sv " "PCIeGen3x4If128: add_fileset_file ./sv_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_h.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_xcvr_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm_csr.sv " "PCIeGen3x4If128: add_fileset_file ./sv_xcvr_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm_csr.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_xcvr_avmm_dcd.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm_dcd.sv " "PCIeGen3x4If128: add_fileset_file ./sv_xcvr_avmm_dcd.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm_dcd.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm.sv " "PCIeGen3x4If128: add_fileset_file ./sv_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_avmm.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_xcvr_data_adapter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_data_adapter.sv " "PCIeGen3x4If128: add_fileset_file ./sv_xcvr_data_adapter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_data_adapter.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_xcvr_native.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_native.sv " "PCIeGen3x4If128: add_fileset_file ./sv_xcvr_native.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_native.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270997 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_xcvr_plls.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_plls.sv " "PCIeGen3x4If128: add_fileset_file ./sv_xcvr_plls.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_plls.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270998 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv " "PCIeGen3x4If128: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_hssi_10g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_10g_rx_pcs_rbc.sv " "PCIeGen3x4If128: add_fileset_file ./sv_hssi_10g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_10g_rx_pcs_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808270999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_hssi_10g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_10g_tx_pcs_rbc.sv " "PCIeGen3x4If128: add_fileset_file ./sv_hssi_10g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_10g_tx_pcs_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808271000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_hssi_8g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_rx_pcs_rbc.sv " "PCIeGen3x4If128: add_fileset_file ./sv_hssi_8g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_rx_pcs_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808271001 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_hssi_8g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_tx_pcs_rbc.sv " "PCIeGen3x4If128: add_fileset_file ./sv_hssi_8g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_tx_pcs_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808271002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_hssi_8g_pcs_aggregate_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_pcs_aggregate_rbc.sv " "PCIeGen3x4If128: add_fileset_file ./sv_hssi_8g_pcs_aggregate_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_8g_pcs_aggregate_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808271002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_hssi_common_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_common_pcs_pma_interface_rbc.sv " "PCIeGen3x4If128: add_fileset_file ./sv_hssi_common_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_common_pcs_pma_interface_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808271002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_hssi_common_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_common_pld_pcs_interface_rbc.sv " "PCIeGen3x4If128: add_fileset_file ./sv_hssi_common_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_common_pld_pcs_interface_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808271002 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_hssi_pipe_gen1_2_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_pipe_gen1_2_rbc.sv " "PCIeGen3x4If128: add_fileset_file ./sv_hssi_pipe_gen1_2_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_pipe_gen1_2_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808271003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_hssi_pipe_gen3_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_pipe_gen3_rbc.sv " "PCIeGen3x4If128: add_fileset_file ./sv_hssi_pipe_gen3_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_pipe_gen3_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808271003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_hssi_rx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_rx_pcs_pma_interface_rbc.sv " "PCIeGen3x4If128: add_fileset_file ./sv_hssi_rx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_rx_pcs_pma_interface_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808271003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_hssi_rx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_rx_pld_pcs_interface_rbc.sv " "PCIeGen3x4If128: add_fileset_file ./sv_hssi_rx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_rx_pld_pcs_interface_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808271004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_hssi_tx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_tx_pcs_pma_interface_rbc.sv " "PCIeGen3x4If128: add_fileset_file ./sv_hssi_tx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_tx_pcs_pma_interface_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808271004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_hssi_tx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_tx_pld_pcs_interface_rbc.sv " "PCIeGen3x4If128: add_fileset_file ./sv_hssi_tx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/rbc/sv_hssi_tx_pld_pcs_interface_rbc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808271004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_xcvr_emsip_adapter.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/sv/sv_xcvr_emsip_adapter.sv " "PCIeGen3x4If128: add_fileset_file ./sv_xcvr_emsip_adapter.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/sv/sv_xcvr_emsip_adapter.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808271005 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: add_fileset_file ./sv_xcvr_pipe_native.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/sv/sv_xcvr_pipe_native.sv " "PCIeGen3x4If128: add_fileset_file ./sv_xcvr_pipe_native.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/sv/sv_xcvr_pipe_native.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808271006 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "PCIeGen3x4If128: \"QSysDE5QGen3x4If128\" instantiated altera_pcie_sv_hip_ast \"PCIeGen3x4If128\" " "PCIeGen3x4If128: \"QSysDE5QGen3x4If128\" instantiated altera_pcie_sv_hip_ast \"PCIeGen3x4If128\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808271009 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "******************************************************************************************************************** " "********************************************************************************************************************" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Use qsys-generate for a simpler command-line interface for generating IP. " "Use qsys-generate for a simpler command-line interface for generating IP." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs. " "Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "******************************************************************************************************************** " "********************************************************************************************************************" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.02.08:24:33 Progress: Loading alt_xcvr_reconfig_soc/alt_xcvr_reconfig_cpu.qsys " "2022.02.02.08:24:33 Progress: Loading alt_xcvr_reconfig_soc/alt_xcvr_reconfig_cpu.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.02.08:24:34 Progress: Reading input file " "2022.02.02.08:24:34 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.02.08:24:34 Progress: Adding clk_0 \[clock_source 12.0\] " "2022.02.02.08:24:34 Progress: Adding clk_0 \[clock_source 12.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277574 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Clk_0: Used clock_source 18.0 (instead of 12.0) " "Clk_0: Used clock_source 18.0 (instead of 12.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.02.08:24:34 Progress: Parameterizing module clk_0 " "2022.02.02.08:24:34 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.02.08:24:34 Progress: Adding reconfig_cpu \[altera_nios2_qsys 12.0\] " "2022.02.02.08:24:34 Progress: Adding reconfig_cpu \[altera_nios2_qsys 12.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277574 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Reconfig_cpu: Used altera_nios2_qsys 16.1 (instead of 12.0) " "Reconfig_cpu: Used altera_nios2_qsys 16.1 (instead of 12.0)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.02.08:24:34 Progress: Parameterizing module reconfig_cpu " "2022.02.02.08:24:34 Progress: Parameterizing module reconfig_cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.02.08:24:34 Progress: Adding reconfig_mem \[alt_xcvr_reconfig_cpu_ram_if 11.0\] " "2022.02.02.08:24:34 Progress: Adding reconfig_mem \[alt_xcvr_reconfig_cpu_ram_if 11.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.02.08:24:34 Progress: Parameterizing module reconfig_mem " "2022.02.02.08:24:34 Progress: Parameterizing module reconfig_mem" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.02.08:24:34 Progress: Adding reconfig_ctrl \[alt_xcvr_reconfig_cpu_ctrl_if 11.0\] " "2022.02.02.08:24:34 Progress: Adding reconfig_ctrl \[alt_xcvr_reconfig_cpu_ctrl_if 11.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.02.08:24:34 Progress: Parameterizing module reconfig_ctrl " "2022.02.02.08:24:34 Progress: Parameterizing module reconfig_ctrl" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.02.08:24:34 Progress: Building connections " "2022.02.02.08:24:34 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.02.08:24:34 Progress: Parameterizing connections " "2022.02.02.08:24:34 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.02.08:24:34 Progress: Validating " "2022.02.02.08:24:34 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.02.08:24:34 Progress: Done reading input file " "2022.02.02.08:24:34 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277574 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Alt_xcvr_reconfig_cpu.reconfig_cpu: Nios II Classic cores are no longer recommended for new projects " "Alt_xcvr_reconfig_cpu.reconfig_cpu: Nios II Classic cores are no longer recommended for new projects" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277574 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Alt_xcvr_reconfig_cpu.reconfig_cpu: No Debugger.  You will not be able to download or debug programs " "Alt_xcvr_reconfig_cpu.reconfig_cpu: No Debugger.  You will not be able to download or debug programs" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_cpu: Generating alt_xcvr_reconfig_cpu \"alt_xcvr_reconfig_cpu\" for QUARTUS_SYNTH " "Alt_xcvr_reconfig_cpu: Generating alt_xcvr_reconfig_cpu \"alt_xcvr_reconfig_cpu\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: Starting RTL generation for module 'alt_xcvr_reconfig_cpu_reconfig_cpu' " "Reconfig_cpu: Starting RTL generation for module 'alt_xcvr_reconfig_cpu_reconfig_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277574 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu:   Generation command is \[exec /home/ersin/intelFPGA/18.0/quartus/linux64/eperlcmd -I /home/ersin/intelFPGA/18.0/quartus/linux64/perl/lib -I /home/ersin/intelFPGA/18.0/quartus/sopc_builder/bin/europa -I /home/ersin/intelFPGA/18.0/quartus/sopc_builder/bin/perl_lib -I /home/ersin/intelFPGA/18.0/quartus/sopc_builder/bin -I /home/ersin/intelFPGA/18.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /home/ersin/intelFPGA/18.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /home/ersin/intelFPGA/18.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I /home/ersin/intelFPGA/18.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- /home/ersin/intelFPGA/18.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=alt_xcvr_reconfig_cpu_reconfig_cpu --dir=/tmp/alt9025_8453148569628612147.dir/0002_reconfig_cpu_gen/ --quartus_bindir=/home/ersin/intelFPGA/18.0/quartus/linux64 --verilog --config=/tmp/alt9025_8453148569628612147.dir/0002_reconfig_cpu_gen//alt_xcvr_reconfig_cpu_reconfig_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Reconfig_cpu:   Generation command is \[exec /home/ersin/intelFPGA/18.0/quartus/linux64/eperlcmd -I /home/ersin/intelFPGA/18.0/quartus/linux64/perl/lib -I /home/ersin/intelFPGA/18.0/quartus/sopc_builder/bin/europa -I /home/ersin/intelFPGA/18.0/quartus/sopc_builder/bin/perl_lib -I /home/ersin/intelFPGA/18.0/quartus/sopc_builder/bin -I /home/ersin/intelFPGA/18.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /home/ersin/intelFPGA/18.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /home/ersin/intelFPGA/18.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I /home/ersin/intelFPGA/18.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- /home/ersin/intelFPGA/18.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=alt_xcvr_reconfig_cpu_reconfig_cpu --dir=/tmp/alt9025_8453148569628612147.dir/0002_reconfig_cpu_gen/ --quartus_bindir=/home/ersin/intelFPGA/18.0/quartus/linux64 --verilog --config=/tmp/alt9025_8453148569628612147.dir/0002_reconfig_cpu_gen//alt_xcvr_reconfig_cpu_reconfig_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: # 2022.02.02 08:24:36 (*) Starting Nios II generation " "Reconfig_cpu: # 2022.02.02 08:24:36 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: # 2022.02.02 08:24:36 (*)   Checking for plaintext license. " "Reconfig_cpu: # 2022.02.02 08:24:36 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: # 2022.02.02 08:24:36 (*)   Couldn't query license setup in Quartus directory /home/ersin/intelFPGA/18.0/quartus/linux64 " "Reconfig_cpu: # 2022.02.02 08:24:36 (*)   Couldn't query license setup in Quartus directory /home/ersin/intelFPGA/18.0/quartus/linux64" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: # 2022.02.02 08:24:36 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Reconfig_cpu: # 2022.02.02 08:24:36 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: # 2022.02.02 08:24:36 (*)   Plaintext license not found. " "Reconfig_cpu: # 2022.02.02 08:24:36 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: # 2022.02.02 08:24:36 (*)   No license required to generate encrypted Nios II/e. " "Reconfig_cpu: # 2022.02.02 08:24:36 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: # 2022.02.02 08:24:36 (*)   Elaborating CPU configuration settings " "Reconfig_cpu: # 2022.02.02 08:24:36 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: # 2022.02.02 08:24:36 (*)   Creating all objects for CPU " "Reconfig_cpu: # 2022.02.02 08:24:36 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: # 2022.02.02 08:24:36 (*)   Generating RTL from CPU objects " "Reconfig_cpu: # 2022.02.02 08:24:36 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: # 2022.02.02 08:24:36 (*)   Creating plain-text RTL " "Reconfig_cpu: # 2022.02.02 08:24:36 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: # 2022.02.02 08:24:37 (*) Done Nios II generation " "Reconfig_cpu: # 2022.02.02 08:24:37 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: Done RTL generation for module 'alt_xcvr_reconfig_cpu_reconfig_cpu' " "Reconfig_cpu: Done RTL generation for module 'alt_xcvr_reconfig_cpu_reconfig_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu: \"alt_xcvr_reconfig_cpu\" instantiated altera_nios2_qsys \"reconfig_cpu\" " "Reconfig_cpu: \"alt_xcvr_reconfig_cpu\" instantiated altera_nios2_qsys \"reconfig_cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"alt_xcvr_reconfig_cpu\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"alt_xcvr_reconfig_cpu\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"alt_xcvr_reconfig_cpu\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"alt_xcvr_reconfig_cpu\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"alt_xcvr_reconfig_cpu\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"alt_xcvr_reconfig_cpu\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"reconfig_cpu_data_master_translator\" " "Reconfig_cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"reconfig_cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_mem_mem_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"reconfig_mem_mem_translator\" " "Reconfig_mem_mem_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"reconfig_mem_mem_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"reconfig_cpu_data_master_agent\" " "Reconfig_cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"reconfig_cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_mem_mem_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"reconfig_mem_mem_agent\" " "Reconfig_mem_mem_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"reconfig_mem_mem_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reconfig_mem_mem_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"reconfig_mem_mem_agent_rsp_fifo\" " "Reconfig_mem_mem_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"reconfig_mem_mem_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv " "Reusing file /tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv " "Reusing file /tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv " "Reusing file /tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alt_xcvr_reconfig_cpu: Done \"alt_xcvr_reconfig_cpu\" with 22 modules, 29 files " "Alt_xcvr_reconfig_cpu: Done \"alt_xcvr_reconfig_cpu\" with 22 modules, 29 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277576 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv " "XCVRCtrlGen3x4: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./sv_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_h.sv " "XCVRCtrlGen3x4: add_fileset_file ./sv_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_xcvr_h.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_h.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_h.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_h.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_h.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277596 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./sv_xcvr_dfe_cal_sweep_h.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/sv_xcvr_dfe_cal_sweep_h.sv " "XCVRCtrlGen3x4: add_fileset_file ./sv_xcvr_dfe_cal_sweep_h.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/sv_xcvr_dfe_cal_sweep_h.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_sv.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_sv.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cal_seq.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_cal_seq.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cal_seq.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_cal_seq.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277598 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xreconf_cif.sv SYSTEM_VERILOG PATH .//alt_xreconf_cif.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xreconf_cif.sv SYSTEM_VERILOG PATH .//alt_xreconf_cif.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xreconf_uif.sv SYSTEM_VERILOG PATH .//alt_xreconf_uif.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xreconf_uif.sv SYSTEM_VERILOG PATH .//alt_xreconf_uif.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277599 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xreconf_basic_acq.sv SYSTEM_VERILOG PATH .//alt_xreconf_basic_acq.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xreconf_basic_acq.sv SYSTEM_VERILOG PATH .//alt_xreconf_basic_acq.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_analog.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_analog.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277600 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_analog_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_analog_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xreconf_analog_datactrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_datactrl.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xreconf_analog_datactrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_datactrl.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277601 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xreconf_analog_rmw.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_rmw.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xreconf_analog_rmw.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_rmw.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xreconf_analog_ctrlsm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_ctrlsm.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xreconf_analog_ctrlsm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_ctrlsm.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_offset_cancellation.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_offset_cancellation.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_offset_cancellation_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_offset_cancellation_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277603 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_eyemon.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_eyemon.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_eyemon_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_eyemon_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_eyemon_ctrl_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon_ctrl_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_eyemon_ctrl_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon_ctrl_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_eyemon_ber_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon_ber_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_eyemon_ber_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon_ber_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./ber_reader_dcfifo.v VERILOG PATH ../alt_xcvr_reconfig_eyemon/ber_reader_dcfifo.v " "XCVRCtrlGen3x4: add_fileset_file ./ber_reader_dcfifo.v VERILOG PATH ../alt_xcvr_reconfig_eyemon/ber_reader_dcfifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./step_to_mon_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/step_to_mon_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./step_to_mon_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/step_to_mon_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./mon_to_step_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/mon_to_step_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./mon_to_step_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/mon_to_step_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277607 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_reg_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_reg_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_reg_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_reg_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sweep_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sweep_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277609 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_oc_cal_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_oc_cal_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_oc_cal_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_oc_cal_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_pi_phase_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_pi_phase_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_pi_phase_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_pi_phase_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_adapt_tap_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_adapt_tap_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_local_reset_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_local_reset_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_local_reset_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_local_reset_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sim_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sim_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_cal_sim_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_cal_sim_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_adce.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_adce.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_adce_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_adce_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_adce_datactrl_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce_datactrl_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_adce_datactrl_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce_datactrl_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277615 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dcd.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dcd.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dcd_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_sv.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dcd_sv.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_sv.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dcd_cal.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_cal.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dcd_cal.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_cal.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277616 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dcd_control.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_control.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dcd_control.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_control.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dcd_datapath.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_datapath.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dcd_datapath.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_datapath.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dcd_pll_reset.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_pll_reset.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dcd_pll_reset.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_pll_reset.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dcd_eye_width.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_eye_width.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dcd_eye_width.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_eye_width.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dcd_align_clk.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_align_clk.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dcd_align_clk.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_align_clk.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dcd_get_sum.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_get_sum.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dcd_get_sum.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_get_sum.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dcd_cal_sim_model.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_cal_sim_model.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_dcd_cal_sim_model.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_cal_sim_model.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277619 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/alt_xcvr_reconfig_mif.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/alt_xcvr_reconfig_mif.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./sv_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/sv_xcvr_reconfig_mif.sv " "XCVRCtrlGen3x4: add_fileset_file ./sv_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/sv_xcvr_reconfig_mif.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./sv_xcvr_reconfig_mif_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/sv_xcvr_reconfig_mif_ctrl.sv " "XCVRCtrlGen3x4: add_fileset_file ./sv_xcvr_reconfig_mif_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/sv_xcvr_reconfig_mif_ctrl.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./sv_xcvr_reconfig_mif_avmm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/sv_xcvr_reconfig_mif_avmm.sv " "XCVRCtrlGen3x4: add_fileset_file ./sv_xcvr_reconfig_mif_avmm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/sv_xcvr_reconfig_mif_avmm.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/alt_xcvr_reconfig_pll.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/alt_xcvr_reconfig_pll.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./sv_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/sv_xcvr_reconfig_pll.sv " "XCVRCtrlGen3x4: add_fileset_file ./sv_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/sv_xcvr_reconfig_pll.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./sv_xcvr_reconfig_pll_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/sv_xcvr_reconfig_pll_ctrl.sv " "XCVRCtrlGen3x4: add_fileset_file ./sv_xcvr_reconfig_pll_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/sv_xcvr_reconfig_pll_ctrl.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_soc.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_soc.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_soc.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_soc.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_ram.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_cpu_ram.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_ram.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_cpu_ram.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_ram.hex OTHER PATH ../alt_xcvr_reconfig_soc/software/alt_xcvr_reconfig/mem_init/alt_xcvr_reconfig_cpu_ram.hex " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_ram.hex OTHER PATH ../alt_xcvr_reconfig_soc/software/alt_xcvr_reconfig/mem_init/alt_xcvr_reconfig_cpu_ram.hex" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_direct.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_direct/alt_xcvr_reconfig_direct.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_direct.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_direct/alt_xcvr_reconfig_direct.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277625 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./sv_xrbasic_l2p_addr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_l2p_addr.sv " "XCVRCtrlGen3x4: add_fileset_file ./sv_xrbasic_l2p_addr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_l2p_addr.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./sv_xrbasic_l2p_ch.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_l2p_ch.sv " "XCVRCtrlGen3x4: add_fileset_file ./sv_xrbasic_l2p_ch.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_l2p_ch.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./sv_xrbasic_l2p_rom.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_l2p_rom.sv " "XCVRCtrlGen3x4: add_fileset_file ./sv_xrbasic_l2p_rom.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_l2p_rom.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./sv_xrbasic_lif_csr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_lif_csr.sv " "XCVRCtrlGen3x4: add_fileset_file ./sv_xrbasic_lif_csr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_lif_csr.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./sv_xrbasic_lif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_lif.sv " "XCVRCtrlGen3x4: add_fileset_file ./sv_xrbasic_lif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xrbasic_lif.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./sv_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xcvr_reconfig_basic.sv " "XCVRCtrlGen3x4: add_fileset_file ./sv_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/sv_xcvr_reconfig_basic.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277634 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_arbiter_acq.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_arbiter_acq.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_arbiter_acq.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_arbiter_acq.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277634 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_xcvr_reconfig_basic.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_xcvr_reconfig_basic.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277634 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig.sdc OTHER PATH .//alt_xcvr_reconfig.sdc " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig.sdc OTHER PATH .//alt_xcvr_reconfig.sdc" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_m2s.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_m2s.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_m2s.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_m2s.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl/altera_wait_generate.v " "XCVRCtrlGen3x4: add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl/altera_wait_generate.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_selector.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_selector.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./sv_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_basic.sv " "XCVRCtrlGen3x4: add_fileset_file ./sv_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_basic.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu.v VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/alt_xcvr_reconfig_cpu.v " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu.v VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/alt_xcvr_reconfig_cpu.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif OTHER PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif OTHER PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277639 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu.v VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu.v VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif OTHER PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif OTHER PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0.v VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0.v VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_irq_mapper.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_irq_mapper.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./altera_reset_controller.v VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.v " "XCVRCtrlGen3x4: add_fileset_file ./altera_reset_controller.v VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./altera_reset_synchronizer.v VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_reset_synchronizer.v " "XCVRCtrlGen3x4: add_fileset_file ./altera_reset_synchronizer.v VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_reset_synchronizer.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277642 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./altera_reset_controller.sdc OTHER PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.sdc " "XCVRCtrlGen3x4: add_fileset_file ./altera_reset_controller.sdc OTHER PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.sdc" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./altera_merlin_master_translator.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_translator.sv " "XCVRCtrlGen3x4: add_fileset_file ./altera_merlin_master_translator.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./altera_merlin_slave_translator.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_translator.sv " "XCVRCtrlGen3x4: add_fileset_file ./altera_merlin_slave_translator.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./altera_merlin_master_agent.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_agent.sv " "XCVRCtrlGen3x4: add_fileset_file ./altera_merlin_master_agent.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./altera_merlin_slave_agent.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_agent.sv " "XCVRCtrlGen3x4: add_fileset_file ./altera_merlin_slave_agent.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./altera_merlin_burst_uncompressor.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_burst_uncompressor.sv " "XCVRCtrlGen3x4: add_fileset_file ./altera_merlin_burst_uncompressor.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./altera_avalon_sc_fifo.v VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_avalon_sc_fifo.v " "XCVRCtrlGen3x4: add_fileset_file ./altera_avalon_sc_fifo.v VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277646 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./altera_merlin_arbitrator.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv " "XCVRCtrlGen3x4: add_fileset_file ./altera_merlin_arbitrator.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277649 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277650 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "XCVRCtrlGen3x4: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv SYSTEM_VERILOG PATH ../../../../../../../../tmp/alt9025_7647529444147129104.dir/0003_XCVRCtrlGen3x4_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRCtrlGen3x4: \"QSysDE5QGen3x4If128\" instantiated alt_xcvr_reconfig \"XCVRCtrlGen3x4\" " "XCVRCtrlGen3x4: \"QSysDE5QGen3x4If128\" instantiated alt_xcvr_reconfig \"XCVRCtrlGen3x4\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_xcvr_functions.sv " "Reusing file /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_xcvr_functions.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_h.sv " "Reusing file /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_h.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277660 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_resync.sv " "Reusing file /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_resync.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277660 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Overwriting different file /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/plain_files.txt " "Overwriting different file /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/plain_files.txt" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "XCVRDrvGen3x4: \"QSysDE5QGen3x4If128\" instantiated altera_pcie_reconfig_driver \"XCVRDrvGen3x4\" " "XCVRDrvGen3x4: \"QSysDE5QGen3x4If128\" instantiated altera_pcie_reconfig_driver \"XCVRDrvGen3x4\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277666 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_h.sv " "Reusing file /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_h.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277667 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "QSysDE5QGen3x4If128: Done \"QSysDE5QGen3x4If128\" with 4 modules, 157 files " "QSysDE5QGen3x4If128: Done \"QSysDE5QGen3x4If128\" with 4 modules, 157 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808277667 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "QSysDE5QGen3x4If128.qsys " "Finished elaborating Platform Designer system entity \"QSysDE5QGen3x4If128.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808278359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/hdl/DE5QGen3x4If128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/hdl/DE5QGen3x4If128.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE5QGen3x4If128 " "Found entity 1: DE5QGen3x4If128" {  } { { "../hdl/DE5QGen3x4If128.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/hdl/DE5QGen3x4If128.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/altera/de5/riffa_wrapper_de5.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/altera/de5/riffa_wrapper_de5.v" { { "Info" "ISGN_ENTITY_NAME" "1 riffa_wrapper_de5 " "Found entity 1: riffa_wrapper_de5" {  } { { "../../riffa_wrapper_de5.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/riffa_wrapper_de5.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/reset_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/reset_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_extender " "Found entity 1: reset_extender" {  } { { "../../../../riffa_hdl/reset_extender.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/reset_extender.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_controller " "Found entity 1: reset_controller" {  } { { "../../../../riffa_hdl/reset_controller.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/reset_controller.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/txr_engine_ultrascale.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/txr_engine_ultrascale.v" { { "Info" "ISGN_ENTITY_NAME" "1 txr_engine_ultrascale " "Found entity 1: txr_engine_ultrascale" {  } { { "../../../../riffa_hdl/txr_engine_ultrascale.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/txr_engine_ultrascale.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278488 ""} { "Info" "ISGN_ENTITY_NAME" "2 txr_formatter_ultrascale " "Found entity 2: txr_formatter_ultrascale" {  } { { "../../../../riffa_hdl/txr_engine_ultrascale.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/txr_engine_ultrascale.v" 273 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278488 ""} { "Info" "ISGN_ENTITY_NAME" "3 txr_translation_layer " "Found entity 3: txr_translation_layer" {  } { { "../../../../riffa_hdl/txr_engine_ultrascale.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/txr_engine_ultrascale.v" 404 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/txr_engine_classic.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/txr_engine_classic.v" { { "Info" "ISGN_ENTITY_NAME" "1 txr_engine_classic " "Found entity 1: txr_engine_classic" {  } { { "../../../../riffa_hdl/txr_engine_classic.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/txr_engine_classic.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278490 ""} { "Info" "ISGN_ENTITY_NAME" "2 txr_formatter_classic " "Found entity 2: txr_formatter_classic" {  } { { "../../../../riffa_hdl/txr_engine_classic.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/txr_engine_classic.v" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/txc_engine_ultrascale.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/txc_engine_ultrascale.v" { { "Info" "ISGN_ENTITY_NAME" "1 txc_engine_ultrascale " "Found entity 1: txc_engine_ultrascale" {  } { { "../../../../riffa_hdl/txc_engine_ultrascale.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/txc_engine_ultrascale.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278492 ""} { "Info" "ISGN_ENTITY_NAME" "2 txc_formatter_ultrascale " "Found entity 2: txc_formatter_ultrascale" {  } { { "../../../../riffa_hdl/txc_engine_ultrascale.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/txc_engine_ultrascale.v" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278492 ""} { "Info" "ISGN_ENTITY_NAME" "3 txc_translation_layer " "Found entity 3: txc_translation_layer" {  } { { "../../../../riffa_hdl/txc_engine_ultrascale.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/txc_engine_ultrascale.v" 402 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/txc_engine_classic.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/txc_engine_classic.v" { { "Info" "ISGN_ENTITY_NAME" "1 txc_engine_classic " "Found entity 1: txc_engine_classic" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/txc_engine_classic.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278494 ""} { "Info" "ISGN_ENTITY_NAME" "2 txc_formatter_classic " "Found entity 2: txc_formatter_classic" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/txc_engine_classic.v" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/tx_port_writer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/tx_port_writer.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_writer " "Found entity 1: tx_port_writer" {  } { { "../../../../riffa_hdl/tx_port_writer.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_port_writer.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/tx_port_monitor_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/tx_port_monitor_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_monitor_128 " "Found entity 1: tx_port_monitor_128" {  } { { "../../../../riffa_hdl/tx_port_monitor_128.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_port_monitor_128.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/tx_port_monitor_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/tx_port_monitor_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_monitor_64 " "Found entity 1: tx_port_monitor_64" {  } { { "../../../../riffa_hdl/tx_port_monitor_64.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_port_monitor_64.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/tx_port_monitor_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/tx_port_monitor_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_monitor_32 " "Found entity 1: tx_port_monitor_32" {  } { { "../../../../riffa_hdl/tx_port_monitor_32.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_port_monitor_32.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278500 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/tx_port_channel_gate_128.v(110) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/tx_port_channel_gate_128.v(110)" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_128.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_port_channel_gate_128.v" 110 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/tx_port_channel_gate_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/tx_port_channel_gate_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_channel_gate_128 " "Found entity 1: tx_port_channel_gate_128" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_128.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_port_channel_gate_128.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278501 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/tx_port_channel_gate_64.v(110) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/tx_port_channel_gate_64.v(110)" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_64.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_port_channel_gate_64.v" 110 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/tx_port_channel_gate_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/tx_port_channel_gate_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_channel_gate_64 " "Found entity 1: tx_port_channel_gate_64" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_64.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_port_channel_gate_64.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278502 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/tx_port_channel_gate_32.v(110) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/tx_port_channel_gate_32.v(110)" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_32.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_port_channel_gate_32.v" 110 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/tx_port_channel_gate_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/tx_port_channel_gate_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_channel_gate_32 " "Found entity 1: tx_port_channel_gate_32" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_32.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_port_channel_gate_32.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278503 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/tx_port_buffer_128.v(113) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/tx_port_buffer_128.v(113)" {  } { { "../../../../riffa_hdl/tx_port_buffer_128.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_port_buffer_128.v" 113 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/tx_port_buffer_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/tx_port_buffer_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_buffer_128 " "Found entity 1: tx_port_buffer_128" {  } { { "../../../../riffa_hdl/tx_port_buffer_128.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_port_buffer_128.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278505 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/tx_port_buffer_64.v(112) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/tx_port_buffer_64.v(112)" {  } { { "../../../../riffa_hdl/tx_port_buffer_64.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_port_buffer_64.v" 112 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/tx_port_buffer_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/tx_port_buffer_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_buffer_64 " "Found entity 1: tx_port_buffer_64" {  } { { "../../../../riffa_hdl/tx_port_buffer_64.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_port_buffer_64.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278506 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/tx_port_buffer_32.v(85) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/tx_port_buffer_32.v(85)" {  } { { "../../../../riffa_hdl/tx_port_buffer_32.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_port_buffer_32.v" 85 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/tx_port_buffer_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/tx_port_buffer_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_buffer_32 " "Found entity 1: tx_port_buffer_32" {  } { { "../../../../riffa_hdl/tx_port_buffer_32.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_port_buffer_32.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/tx_port_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/tx_port_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_128 " "Found entity 1: tx_port_128" {  } { { "../../../../riffa_hdl/tx_port_128.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_port_128.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/tx_port_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/tx_port_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_64 " "Found entity 1: tx_port_64" {  } { { "../../../../riffa_hdl/tx_port_64.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_port_64.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/tx_port_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/tx_port_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_port_32 " "Found entity 1: tx_port_32" {  } { { "../../../../riffa_hdl/tx_port_32.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_port_32.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278511 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../riffa_hdl/tx_multiplexer_all.v " "Can't analyze file -- file ../../../../riffa_hdl/tx_multiplexer_all.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1643808278511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/tx_multiplexer_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/tx_multiplexer_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_multiplexer_128 " "Found entity 1: tx_multiplexer_128" {  } { { "../../../../riffa_hdl/tx_multiplexer_128.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_multiplexer_128.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/tx_multiplexer_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/tx_multiplexer_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_multiplexer_64 " "Found entity 1: tx_multiplexer_64" {  } { { "../../../../riffa_hdl/tx_multiplexer_64.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_multiplexer_64.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/tx_multiplexer_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/tx_multiplexer_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_multiplexer_32 " "Found entity 1: tx_multiplexer_32" {  } { { "../../../../riffa_hdl/tx_multiplexer_32.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_multiplexer_32.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/tx_multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/tx_multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_multiplexer " "Found entity 1: tx_multiplexer" {  } { { "../../../../riffa_hdl/tx_multiplexer.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_multiplexer.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/tx_hdr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/tx_hdr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_hdr_fifo " "Found entity 1: tx_hdr_fifo" {  } { { "../../../../riffa_hdl/tx_hdr_fifo.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_hdr_fifo.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/tx_engine_ultrascale.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/tx_engine_ultrascale.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_engine_ultrascale " "Found entity 1: tx_engine_ultrascale" {  } { { "../../../../riffa_hdl/tx_engine_ultrascale.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_engine_ultrascale.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/tx_engine_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/tx_engine_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_engine_selector " "Found entity 1: tx_engine_selector" {  } { { "../../../../riffa_hdl/tx_engine_selector.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_engine_selector.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/tx_engine_classic.v 4 4 " "Found 4 design units, including 4 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/tx_engine_classic.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_engine_classic " "Found entity 1: tx_engine_classic" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_engine_classic.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278525 ""} { "Info" "ISGN_ENTITY_NAME" "2 tx_mux " "Found entity 2: tx_mux" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_engine_classic.v" 436 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278525 ""} { "Info" "ISGN_ENTITY_NAME" "3 tx_arbiter " "Found entity 3: tx_arbiter" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_engine_classic.v" 656 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278525 ""} { "Info" "ISGN_ENTITY_NAME" "4 tx_phi " "Found entity 4: tx_phi" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_engine_classic.v" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/tx_engine.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/tx_engine.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_engine " "Found entity 1: tx_engine" {  } { { "../../../../riffa_hdl/tx_engine.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_engine.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/tx_data_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/tx_data_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_data_shift " "Found entity 1: tx_data_shift" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_data_shift.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/tx_data_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/tx_data_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_data_pipeline " "Found entity 1: tx_data_pipeline" {  } { { "../../../../riffa_hdl/tx_data_pipeline.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_data_pipeline.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/tx_data_fifo.v 2 2 " "Found 2 design units, including 2 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/tx_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_data_fifo " "Found entity 1: tx_data_fifo" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_data_fifo.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278530 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_v2 " "Found entity 2: counter_v2" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_data_fifo.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_alignment_pipeline " "Found entity 1: tx_alignment_pipeline" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/translation_xilinx.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/translation_xilinx.v" { { "Info" "ISGN_ENTITY_NAME" "1 translation_xilinx " "Found entity 1: translation_xilinx" {  } { { "../../../../riffa_hdl/translation_xilinx.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/translation_xilinx.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/translation_altera.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/translation_altera.v" { { "Info" "ISGN_ENTITY_NAME" "1 translation_altera " "Found entity 1: translation_altera" {  } { { "../../../../riffa_hdl/translation_altera.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/translation_altera.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/syncff.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/syncff.v" { { "Info" "ISGN_ENTITY_NAME" "1 syncff " "Found entity 1: syncff" {  } { { "../../../../riffa_hdl/syncff.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/syncff.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_fifo " "Found entity 1: sync_fifo" {  } { { "../../../../riffa_hdl/sync_fifo.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/sync_fifo.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "../../../../riffa_hdl/shiftreg.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/shiftreg.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/sg_list_requester.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/sg_list_requester.v" { { "Info" "ISGN_ENTITY_NAME" "1 sg_list_requester " "Found entity 1: sg_list_requester" {  } { { "../../../../riffa_hdl/sg_list_requester.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/sg_list_requester.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/sg_list_reader_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/sg_list_reader_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 sg_list_reader_128 " "Found entity 1: sg_list_reader_128" {  } { { "../../../../riffa_hdl/sg_list_reader_128.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/sg_list_reader_128.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/sg_list_reader_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/sg_list_reader_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 sg_list_reader_64 " "Found entity 1: sg_list_reader_64" {  } { { "../../../../riffa_hdl/sg_list_reader_64.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/sg_list_reader_64.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/sg_list_reader_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/sg_list_reader_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sg_list_reader_32 " "Found entity 1: sg_list_reader_32" {  } { { "../../../../riffa_hdl/sg_list_reader_32.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/sg_list_reader_32.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/scsdpram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/scsdpram.v" { { "Info" "ISGN_ENTITY_NAME" "1 scsdpram " "Found entity 1: scsdpram" {  } { { "../../../../riffa_hdl/scsdpram.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/scsdpram.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/rxr_engine_ultrascale.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/rxr_engine_ultrascale.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxr_engine_ultrascale " "Found entity 1: rxr_engine_ultrascale" {  } { { "../../../../riffa_hdl/rxr_engine_ultrascale.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/rxr_engine_ultrascale.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/rxr_engine_classic.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/rxr_engine_classic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxr_engine_classic " "Found entity 1: rxr_engine_classic" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/rxc_engine_ultrascale.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/rxc_engine_ultrascale.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxc_engine_ultrascale " "Found entity 1: rxc_engine_ultrascale" {  } { { "../../../../riffa_hdl/rxc_engine_ultrascale.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/rxc_engine_ultrascale.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/rxc_engine_classic.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/rxc_engine_classic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rxc_engine_classic " "Found entity 1: rxc_engine_classic" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/rx_port_requester_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/rx_port_requester_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_requester_mux " "Found entity 1: rx_port_requester_mux" {  } { { "../../../../riffa_hdl/rx_port_requester_mux.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/rx_port_requester_mux.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/rx_port_reader.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/rx_port_reader.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_reader " "Found entity 1: rx_port_reader" {  } { { "../../../../riffa_hdl/rx_port_reader.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/rx_port_reader.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/rx_port_channel_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/rx_port_channel_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_channel_gate " "Found entity 1: rx_port_channel_gate" {  } { { "../../../../riffa_hdl/rx_port_channel_gate.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/rx_port_channel_gate.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278558 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_128.v(248) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_128.v(248)" {  } { { "../../../../riffa_hdl/rx_port_128.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/rx_port_128.v" 248 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278559 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_128.v(262) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_128.v(262)" {  } { { "../../../../riffa_hdl/rx_port_128.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/rx_port_128.v" 262 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278559 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_128.v(275) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_128.v(275)" {  } { { "../../../../riffa_hdl/rx_port_128.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/rx_port_128.v" 275 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/rx_port_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/rx_port_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_128 " "Found entity 1: rx_port_128" {  } { { "../../../../riffa_hdl/rx_port_128.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/rx_port_128.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278560 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_64.v(248) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_64.v(248)" {  } { { "../../../../riffa_hdl/rx_port_64.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/rx_port_64.v" 248 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278561 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_64.v(262) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_64.v(262)" {  } { { "../../../../riffa_hdl/rx_port_64.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/rx_port_64.v" 262 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278561 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_64.v(275) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_64.v(275)" {  } { { "../../../../riffa_hdl/rx_port_64.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/rx_port_64.v" 275 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/rx_port_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/rx_port_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_64 " "Found entity 1: rx_port_64" {  } { { "../../../../riffa_hdl/rx_port_64.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/rx_port_64.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278562 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_32.v(248) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_32.v(248)" {  } { { "../../../../riffa_hdl/rx_port_32.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/rx_port_32.v" 248 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278562 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_32.v(262) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_32.v(262)" {  } { { "../../../../riffa_hdl/rx_port_32.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/rx_port_32.v" 262 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278563 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/rx_port_32.v(275) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/rx_port_32.v(275)" {  } { { "../../../../riffa_hdl/rx_port_32.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/rx_port_32.v" 275 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/rx_port_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/rx_port_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_port_32 " "Found entity 1: rx_port_32" {  } { { "../../../../riffa_hdl/rx_port_32.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/rx_port_32.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/rx_engine_ultrascale.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/rx_engine_ultrascale.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_engine_ultrascale " "Found entity 1: rx_engine_ultrascale" {  } { { "../../../../riffa_hdl/rx_engine_ultrascale.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/rx_engine_ultrascale.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/rx_engine_classic.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/rx_engine_classic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_engine_classic " "Found entity 1: rx_engine_classic" {  } { { "../../../../riffa_hdl/rx_engine_classic.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/rx_engine_classic.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/rotate.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/rotate.v" { { "Info" "ISGN_ENTITY_NAME" "1 rotate " "Found entity 1: rotate" {  } { { "../../../../riffa_hdl/rotate.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/rotate.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/riffa.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/riffa.v" { { "Info" "ISGN_ENTITY_NAME" "1 riffa " "Found entity 1: riffa" {  } { { "../../../../riffa_hdl/riffa.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/riffa.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/reorder_queue_output.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/reorder_queue_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 reorder_queue_output " "Found entity 1: reorder_queue_output" {  } { { "../../../../riffa_hdl/reorder_queue_output.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/reorder_queue_output.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278572 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/reorder_queue_input.v(311) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/reorder_queue_input.v(311)" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/reorder_queue_input.v" 311 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278573 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/reorder_queue_input.v(328) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/reorder_queue_input.v(328)" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/reorder_queue_input.v" 328 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/reorder_queue_input.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/reorder_queue_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 reorder_queue_input " "Found entity 1: reorder_queue_input" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/reorder_queue_input.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278574 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/reorder_queue.v(179) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/reorder_queue.v(179)" {  } { { "../../../../riffa_hdl/reorder_queue.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/reorder_queue.v" 179 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278575 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/reorder_queue.v(198) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/reorder_queue.v(198)" {  } { { "../../../../riffa_hdl/reorder_queue.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/reorder_queue.v" 198 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278575 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "RAM_STYLE ../../../../riffa_hdl/reorder_queue.v(214) " "Unrecognized synthesis attribute \"RAM_STYLE\" at ../../../../riffa_hdl/reorder_queue.v(214)" {  } { { "../../../../riffa_hdl/reorder_queue.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/reorder_queue.v" 214 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/reorder_queue.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/reorder_queue.v" { { "Info" "ISGN_ENTITY_NAME" "1 reorder_queue " "Found entity 1: reorder_queue" {  } { { "../../../../riffa_hdl/reorder_queue.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/reorder_queue.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/registers.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "../../../../riffa_hdl/registers.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/registers.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "../../../../riffa_hdl/register.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/register.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/recv_credit_flow_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/recv_credit_flow_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 recv_credit_flow_ctrl " "Found entity 1: recv_credit_flow_ctrl" {  } { { "../../../../riffa_hdl/recv_credit_flow_ctrl.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/recv_credit_flow_ctrl.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/ram_2clk_1w_1r.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/ram_2clk_1w_1r.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_2clk_1w_1r " "Found entity 1: ram_2clk_1w_1r" {  } { { "../../../../riffa_hdl/ram_2clk_1w_1r.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/ram_2clk_1w_1r.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/ram_1clk_1w_1r.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/ram_1clk_1w_1r.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_1clk_1w_1r " "Found entity 1: ram_1clk_1w_1r" {  } { { "../../../../riffa_hdl/ram_1clk_1w_1r.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/ram_1clk_1w_1r.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/pipeline.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/pipeline.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278584 ""} { "Info" "ISGN_ENTITY_NAME" "2 mem_pipeline " "Found entity 2: mem_pipeline" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/pipeline.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278584 ""} { "Info" "ISGN_ENTITY_NAME" "3 reg_pipeline " "Found entity 3: reg_pipeline" {  } { { "../../../../riffa_hdl/pipeline.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/pipeline.v" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/one_hot_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/one_hot_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_hot_mux " "Found entity 1: one_hot_mux" {  } { { "../../../../riffa_hdl/one_hot_mux.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/one_hot_mux.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278586 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../../../riffa_hdl/ohtb.v " "Can't analyze file -- file ../../../../riffa_hdl/ohtb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1643808278586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/offset_to_mask.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/offset_to_mask.v" { { "Info" "ISGN_ENTITY_NAME" "1 offset_to_mask " "Found entity 1: offset_to_mask" {  } { { "../../../../riffa_hdl/offset_to_mask.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/offset_to_mask.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/offset_flag_to_one_hot.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/offset_flag_to_one_hot.v" { { "Info" "ISGN_ENTITY_NAME" "1 offset_flag_to_one_hot " "Found entity 1: offset_flag_to_one_hot" {  } { { "../../../../riffa_hdl/offset_flag_to_one_hot.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/offset_flag_to_one_hot.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278588 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../../../../riffa_hdl/mux.v " "Entity \"mux\" obtained from \"../../../../riffa_hdl/mux.v\" instead of from Quartus Prime megafunction library" {  } { { "../../../../riffa_hdl/mux.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/mux.v" 45 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1643808278591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/mux.v 3 3 " "Found 3 design units, including 3 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../../../../riffa_hdl/mux.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/mux.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278591 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_select " "Found entity 2: mux_select" {  } { { "../../../../riffa_hdl/mux.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/mux.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278591 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_shift " "Found entity 3: mux_shift" {  } { { "../../../../riffa_hdl/mux.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/mux.v" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/interrupt_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/interrupt_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_controller " "Found entity 1: interrupt_controller" {  } { { "../../../../riffa_hdl/interrupt_controller.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/interrupt_controller.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/interrupt.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/interrupt.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt " "Found entity 1: interrupt" {  } { { "../../../../riffa_hdl/interrupt.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/interrupt.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/fifo_packer_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/fifo_packer_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_packer_128 " "Found entity 1: fifo_packer_128" {  } { { "../../../../riffa_hdl/fifo_packer_128.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/fifo_packer_128.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/fifo_packer_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/fifo_packer_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_packer_64 " "Found entity 1: fifo_packer_64" {  } { { "../../../../riffa_hdl/fifo_packer_64.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/fifo_packer_64.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/fifo_packer_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/fifo_packer_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_packer_32 " "Found entity 1: fifo_packer_32" {  } { { "../../../../riffa_hdl/fifo_packer_32.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/fifo_packer_32.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "../../../../riffa_hdl/fifo.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/fifo.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/ff.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 ff " "Found entity 1: ff" {  } { { "../../../../riffa_hdl/ff.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/ff.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/engine_layer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/engine_layer.v" { { "Info" "ISGN_ENTITY_NAME" "1 engine_layer " "Found entity 1: engine_layer" {  } { { "../../../../riffa_hdl/engine_layer.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/engine_layer.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/demux.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "../../../../riffa_hdl/demux.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/demux.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/cross_domain_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/cross_domain_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 cross_domain_signal " "Found entity 1: cross_domain_signal" {  } { { "../../../../riffa_hdl/cross_domain_signal.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/cross_domain_signal.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../../../../riffa_hdl/counter.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/counter.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/chnl_tester.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/chnl_tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 chnl_tester " "Found entity 1: chnl_tester" {  } { { "../../../../riffa_hdl/chnl_tester.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/chnl_tester.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/channel_128.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/channel_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel_128 " "Found entity 1: channel_128" {  } { { "../../../../riffa_hdl/channel_128.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/channel_128.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/channel_64.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/channel_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel_64 " "Found entity 1: channel_64" {  } { { "../../../../riffa_hdl/channel_64.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/channel_64.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/channel_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/channel_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel_32 " "Found entity 1: channel_32" {  } { { "../../../../riffa_hdl/channel_32.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/channel_32.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/channel.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/channel.v" { { "Info" "ISGN_ENTITY_NAME" "1 channel " "Found entity 1: channel" {  } { { "../../../../riffa_hdl/channel.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/channel.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/async_fifo_fwft.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/async_fifo_fwft.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_fifo_fwft " "Found entity 1: async_fifo_fwft" {  } { { "../../../../riffa_hdl/async_fifo_fwft.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/async_fifo_fwft.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ersin/riffa/fpga/riffa_hdl/async_fifo.v 4 4 " "Found 4 design units, including 4 entities, in source file /home/ersin/riffa/fpga/riffa_hdl/async_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_fifo " "Found entity 1: async_fifo" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/async_fifo.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278616 ""} { "Info" "ISGN_ENTITY_NAME" "2 async_cmp " "Found entity 2: async_cmp" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/async_fifo.v" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278616 ""} { "Info" "ISGN_ENTITY_NAME" "3 rd_ptr_empty " "Found entity 3: rd_ptr_empty" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/async_fifo.v" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278616 ""} { "Info" "ISGN_ENTITY_NAME" "4 wr_ptr_full " "Found entity 4: wr_ptr_full" {  } { { "../../../../riffa_hdl/async_fifo.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/async_fifo.v" 251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/QSysDE5QGen3x4If128.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/QSysDE5QGen3x4If128.v" { { "Info" "ISGN_ENTITY_NAME" "1 QSysDE5QGen3x4If128 " "Found entity 1: QSysDE5QGen3x4If128" {  } { { "db/ip/QSysDE5QGen3x4If128/QSysDE5QGen3x4If128.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/QSysDE5QGen3x4If128.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_arbiter_acq.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_arbiter_acq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_arbiter_acq " "Found entity 1: alt_arbiter_acq" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_arbiter_acq.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_arbiter_acq.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_arbiter " "Found entity 1: alt_xcvr_arbiter" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_arbiter.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_arbiter.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_csr_selector.sv 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_csr_selector.sv" { { "Info" "ISGN_ENTITY_NAME" "1 csr_mux " "Found entity 1: csr_mux" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_csr_selector.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_csr_selector.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278623 ""} { "Info" "ISGN_ENTITY_NAME" "2 csr_indexed_write_mux " "Found entity 2: csr_indexed_write_mux" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_csr_selector.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_csr_selector.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278623 ""} { "Info" "ISGN_ENTITY_NAME" "3 csr_indexed_read_only_reg " "Found entity 3: csr_indexed_read_only_reg" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_csr_selector.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_csr_selector.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_m2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_m2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_m2s " "Found entity 1: alt_xcvr_m2s" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_m2s.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_m2s.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig " "Found entity 1: alt_xcvr_reconfig" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_adce.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_adce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_adce " "Found entity 1: alt_xcvr_reconfig_adce" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_adce.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_adce.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278627 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RR_DONE rr_done alt_xcvr_reconfig_adce_datactrl_sv.sv(211) " "Verilog HDL Declaration information at alt_xcvr_reconfig_adce_datactrl_sv.sv(211): object \"RR_DONE\" differs only in case from object \"rr_done\" in the same scope" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" 211 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643808278629 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OC_DELAY oc_delay alt_xcvr_reconfig_adce_datactrl_sv.sv(243) " "Verilog HDL Declaration information at alt_xcvr_reconfig_adce_datactrl_sv.sv(243): object \"OC_DELAY\" differs only in case from object \"oc_delay\" in the same scope" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" 243 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643808278630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_adce_datactrl_sv " "Found entity 1: alt_xcvr_reconfig_adce_datactrl_sv" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_adce_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_adce_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_adce_sv " "Found entity 1: alt_xcvr_reconfig_adce_sv" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_adce_sv.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_adce_sv.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_analog.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_analog.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_analog " "Found entity 1: alt_xcvr_reconfig_analog" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_analog.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_analog.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_analog_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_analog_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_analog_sv " "Found entity 1: alt_xcvr_reconfig_analog_sv" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_analog_sv.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_analog_sv.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_basic " "Found entity 1: alt_xcvr_reconfig_basic" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_basic.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_basic.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cal_seq.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cal_seq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cal_seq " "Found entity 1: alt_xcvr_reconfig_cal_seq" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cal_seq.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cal_seq.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu " "Found entity 1: alt_xcvr_reconfig_cpu" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_irq_mapper " "Found entity 1: alt_xcvr_reconfig_cpu_irq_mapper" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278646 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643808278647 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643808278647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278647 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278647 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643808278648 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643808278648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278649 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643808278649 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643808278649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278650 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278650 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643808278651 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1643808278651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278651 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003 " "Found entity 2: alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001 " "Found entity 1: alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_ram " "Found entity 1: alt_xcvr_reconfig_cpu_ram" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_ram.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_ram.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278659 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module " "Found entity 2: alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278659 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_xcvr_reconfig_cpu_reconfig_cpu " "Found entity 3: alt_xcvr_reconfig_cpu_reconfig_cpu" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench " "Found entity 1: alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd " "Found entity 1: alt_xcvr_reconfig_dcd" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_align_clk.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_align_clk.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_align_clk " "Found entity 1: alt_xcvr_reconfig_dcd_align_clk" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_align_clk.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_align_clk.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_cal.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_cal.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_cal " "Found entity 1: alt_xcvr_reconfig_dcd_cal" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_cal.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_cal.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_cal_sim_model.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_cal_sim_model.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_control " "Found entity 1: alt_xcvr_reconfig_dcd_control" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_control.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_control.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_datapath " "Found entity 1: alt_xcvr_reconfig_dcd_datapath" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_datapath.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_datapath.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_eye_width.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_eye_width.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_eye_width " "Found entity 1: alt_xcvr_reconfig_dcd_eye_width" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_eye_width.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_eye_width.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_get_sum.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_get_sum.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_get_sum " "Found entity 1: alt_xcvr_reconfig_dcd_get_sum" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_get_sum.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_get_sum.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_pll_reset.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_pll_reset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_pll_reset " "Found entity 1: alt_xcvr_reconfig_dcd_pll_reset" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_pll_reset.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_pll_reset.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dcd_sv " "Found entity 1: alt_xcvr_reconfig_dcd_sv" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_sv.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dcd_sv.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe " "Found entity 1: alt_xcvr_reconfig_dfe" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_adapt_tap_sim_sv " "Found entity 1: alt_xcvr_reconfig_dfe_adapt_tap_sim_sv" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sim_sv.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_adapt_tap_sv " "Found entity 1: alt_xcvr_reconfig_dfe_adapt_tap_sv" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_adapt_tap_sv.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_cal_sim_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_cal_sim_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_cal_sim_sv " "Found entity 1: alt_xcvr_reconfig_dfe_cal_sim_sv" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_cal_sim_sv.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_cal_sim_sv.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_cal_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_cal_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_cal_sv " "Found entity 1: alt_xcvr_reconfig_dfe_cal_sv" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_cal_sv.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_cal_sv.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv " "Found entity 1: alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_cal_sweep_datapath_sv.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_cal_sweep_sv " "Found entity 1: alt_xcvr_reconfig_dfe_cal_sweep_sv" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_cal_sweep_sv.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_ctrl_mux_sv " "Found entity 1: alt_xcvr_reconfig_dfe_ctrl_mux_sv" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_ctrl_mux_sv.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_local_reset_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_local_reset_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_local_reset_sv " "Found entity 1: alt_xcvr_reconfig_dfe_local_reset_sv" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_local_reset_sv.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_local_reset_sv.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_oc_cal_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_oc_cal_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_oc_cal_sv " "Found entity 1: alt_xcvr_reconfig_dfe_oc_cal_sv" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_oc_cal_sv.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_oc_cal_sv.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_pi_phase_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_pi_phase_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_pi_phase_sv " "Found entity 1: alt_xcvr_reconfig_dfe_pi_phase_sv" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_pi_phase_sv.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_pi_phase_sv.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_reg_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_reg_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_reg_sv " "Found entity 1: alt_xcvr_reconfig_dfe_reg_sv" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_reg_sv.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_reg_sv.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_step_to_mon_en_sv " "Found entity 1: alt_xcvr_reconfig_dfe_step_to_mon_en_sv" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_step_to_mon_en_sv.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_dfe_sv " "Found entity 1: alt_xcvr_reconfig_dfe_sv" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_sv.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_dfe_sv.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_direct.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_direct.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_direct " "Found entity 1: alt_xcvr_reconfig_direct" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_direct.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_direct.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_eyemon.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_eyemon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_eyemon " "Found entity 1: alt_xcvr_reconfig_eyemon" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_eyemon.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_eyemon.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_eyemon_ber_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_eyemon_ber_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_eyemon_ber_sv " "Found entity 1: alt_xcvr_reconfig_eyemon_ber_sv" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_eyemon_ber_sv.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_eyemon_ber_sv.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_eyemon_ctrl_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_eyemon_ctrl_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_eyemon_ctrl_sv " "Found entity 1: alt_xcvr_reconfig_eyemon_ctrl_sv" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_eyemon_ctrl_sv.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_eyemon_ctrl_sv.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_eyemon_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_eyemon_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_eyemon_sv " "Found entity 1: alt_xcvr_reconfig_eyemon_sv" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_eyemon_sv.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_eyemon_sv.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_xcvr_reconfig_h (SystemVerilog) (QSysDE5QGen3x4If128) " "Found design unit 1: alt_xcvr_reconfig_h (SystemVerilog) (QSysDE5QGen3x4If128)" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_h.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_h.sv" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_mif.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_mif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_mif " "Found entity 1: alt_xcvr_reconfig_mif" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_mif.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_mif.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_offset_cancellation.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_offset_cancellation.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_offset_cancellation " "Found entity 1: alt_xcvr_reconfig_offset_cancellation" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_offset_cancellation.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_offset_cancellation.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_offset_cancellation_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_offset_cancellation_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_offset_cancellation_sv " "Found entity 1: alt_xcvr_reconfig_offset_cancellation_sv" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_offset_cancellation_sv.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_offset_cancellation_sv.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_pll " "Found entity 1: alt_xcvr_reconfig_pll" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_pll.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_pll.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_soc " "Found entity 1: alt_xcvr_reconfig_soc" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_soc.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_soc.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_reconfig_sv " "Found entity 1: alt_xcvr_reconfig_sv" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_sv.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_sv.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_resync.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_resync.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xcvr_resync " "Found entity 1: alt_xcvr_resync" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_resync.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_resync.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_analog_ctrlsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_analog_ctrlsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_ctrlsm " "Found entity 1: alt_xreconf_analog_ctrlsm" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_analog_ctrlsm.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_analog_ctrlsm.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_analog_datactrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_analog_datactrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_datactrl " "Found entity 1: alt_xreconf_analog_datactrl" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_analog_datactrl.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_analog_datactrl.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_analog_rmw.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_analog_rmw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_analog_rmw " "Found entity 1: alt_xreconf_analog_rmw" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_analog_rmw.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_analog_rmw.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_basic_acq.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_basic_acq.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_basic_acq " "Found entity 1: alt_xreconf_basic_acq" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_basic_acq.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_basic_acq.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_cif.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_cif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_cif " "Found entity 1: alt_xreconf_cif" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_cif.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_cif.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_uif.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_uif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_xreconf_uif " "Found entity 1: alt_xreconf_uif" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_uif.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_uif.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278717 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altera_merlin_master_agent.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altera_merlin_master_translator.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altera_reset_controller.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altera_reset_synchronizer.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/altera_wait_generate.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/altera_wait_generate.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wait_generate " "Found entity 1: altera_wait_generate" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altera_wait_generate.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_wait_generate.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/altera_xcvr_functions.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/altera_xcvr_functions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_xcvr_functions (SystemVerilog) (QSysDE5QGen3x4If128) " "Found design unit 1: altera_xcvr_functions (SystemVerilog) (QSysDE5QGen3x4If128)" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altera_xcvr_functions.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_xcvr_functions.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_hip_256_pipen1b.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/altpcie_hip_256_pipen1b.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_hip_256_pipen1b " "Found entity 1: altpcie_hip_256_pipen1b" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_hip_256_pipen1b.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_hip_256_pipen1b.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_hip_eq_bypass_ph3.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/altpcie_hip_eq_bypass_ph3.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_hip_eq_bypass_ph3 " "Found entity 1: altpcie_hip_eq_bypass_ph3" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_hip_eq_bypass_ph3.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_hip_eq_bypass_ph3.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278743 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpcie_hip_bitsync2 " "Found entity 2: altpcie_hip_bitsync2" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_hip_eq_bypass_ph3.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_hip_eq_bypass_ph3.v" 674 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278743 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_hip_bitsync " "Found entity 3: altpcie_hip_bitsync" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_hip_eq_bypass_ph3.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_hip_eq_bypass_ph3.v" 705 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278743 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcie_hip_vecsync2 " "Found entity 4: altpcie_hip_vecsync2" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_hip_eq_bypass_ph3.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_hip_eq_bypass_ph3.v" 743 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278743 ""} { "Info" "ISGN_ENTITY_NAME" "5 altpcie_hip_vecsync " "Found entity 5: altpcie_hip_vecsync" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_hip_eq_bypass_ph3.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_hip_eq_bypass_ph3.v" 780 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_hip_eq_dprio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/altpcie_hip_eq_dprio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_hip_eq_dprio " "Found entity 1: altpcie_hip_eq_dprio" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_hip_eq_dprio.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_hip_eq_dprio.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_reconfig_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/altpcie_reconfig_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_reconfig_driver " "Found entity 1: altpcie_reconfig_driver" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_reconfig_driver.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_reconfig_driver.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_rs_hip.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/altpcie_rs_hip.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_hip " "Found entity 1: altpcie_rs_hip" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_rs_hip.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_rs_hip.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_rs_serdes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/altpcie_rs_serdes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_rs_serdes " "Found entity 1: altpcie_rs_serdes" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_rs_serdes.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_rs_serdes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_scfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/altpcie_scfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_scfifo " "Found entity 1: altpcie_scfifo" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_scfifo.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_scfifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_scfifo_sv.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/altpcie_scfifo_sv.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_scfifo_sv " "Found entity 1: altpcie_scfifo_sv" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_scfifo_sv.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_scfifo_sv.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278752 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpcie_scfifo_deep " "Found entity 2: altpcie_scfifo_deep" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_scfifo_sv.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_scfifo_sv.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_gbfifo.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_gbfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_sv_gbfifo " "Found entity 1: altpcie_sv_gbfifo" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_gbfifo.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_gbfifo.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278755 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpcie_sv_gbfifo_neq_5_ena " "Found entity 2: altpcie_sv_gbfifo_neq_5_ena" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_gbfifo.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_gbfifo.v" 342 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278755 ""} { "Info" "ISGN_ENTITY_NAME" "3 altpcie_sv_gbfifo_s5mlab " "Found entity 3: altpcie_sv_gbfifo_s5mlab" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_gbfifo.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_gbfifo.v" 393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278755 ""} { "Info" "ISGN_ENTITY_NAME" "4 altpcie_sv_gbfifo_eq_5_ena " "Found entity 4: altpcie_sv_gbfifo_eq_5_ena" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_gbfifo.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_gbfifo.v" 504 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278755 ""} { "Info" "ISGN_ENTITY_NAME" "5 altpcie_sv_gbfifo_wys_lut " "Found entity 5: altpcie_sv_gbfifo_wys_lut" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_gbfifo.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_gbfifo.v" 566 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_hip_ast_hwtcl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_hip_ast_hwtcl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_sv_hip_ast_hwtcl " "Found entity 1: altpcie_sv_hip_ast_hwtcl" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_hip_ast_hwtcl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_scfifo_ext.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_scfifo_ext.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_sv_scfifo_ext " "Found entity 1: altpcie_sv_scfifo_ext" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_scfifo_ext.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_scfifo_ext.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278764 ""} { "Info" "ISGN_ENTITY_NAME" "2 altpcie_scfifo_svaa_deep " "Found entity 2: altpcie_scfifo_svaa_deep" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_scfifo_ext.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_scfifo_ext.v" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_tlp_inspector.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/altpcie_tlp_inspector.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_tlp_inspector " "Found entity 1: altpcie_tlp_inspector" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_tlp_inspector.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_tlp_inspector.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_tlp_inspector_cseb.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/altpcie_tlp_inspector_cseb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_tlp_inspector_cseb " "Found entity 1: altpcie_tlp_inspector_cseb" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_tlp_inspector_cseb.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_tlp_inspector_cseb.sv" 287 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_tlp_inspector_monitor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/altpcie_tlp_inspector_monitor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_tlp_inspector_monitor " "Found entity 1: altpcie_tlp_inspector_monitor" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_tlp_inspector_monitor.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_tlp_inspector_monitor.sv" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_tlp_inspector_trigger.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/altpcie_tlp_inspector_trigger.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpcie_tlp_inspector_trigger " "Found entity 1: altpcie_tlp_inspector_trigger" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_tlp_inspector_trigger.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_tlp_inspector_trigger.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/ber_reader_dcfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/ber_reader_dcfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ber_reader_dcfifo " "Found entity 1: ber_reader_dcfifo" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/ber_reader_dcfifo.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/ber_reader_dcfifo.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/mon_to_step_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/mon_to_step_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mon_to_step_sv " "Found entity 1: mon_to_step_sv" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/mon_to_step_sv.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/mon_to_step_sv.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/step_to_mon_sv.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/step_to_mon_sv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 step_to_mon_sv " "Found entity 1: step_to_mon_sv" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/step_to_mon_sv.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/step_to_mon_sv.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_10g_rx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_10g_rx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_10g_rx_pcs_rbc " "Found entity 1: sv_hssi_10g_rx_pcs_rbc" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_10g_rx_pcs_rbc.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_10g_rx_pcs_rbc.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_10g_tx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_10g_tx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_10g_tx_pcs_rbc " "Found entity 1: sv_hssi_10g_tx_pcs_rbc" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_10g_tx_pcs_rbc.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_10g_tx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_8g_pcs_aggregate_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_8g_pcs_aggregate_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_8g_pcs_aggregate_rbc " "Found entity 1: sv_hssi_8g_pcs_aggregate_rbc" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_8g_pcs_aggregate_rbc.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_8g_pcs_aggregate_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_8g_rx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_8g_rx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_8g_rx_pcs_rbc " "Found entity 1: sv_hssi_8g_rx_pcs_rbc" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_8g_rx_pcs_rbc.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_8g_rx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_8g_tx_pcs_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_8g_tx_pcs_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_8g_tx_pcs_rbc " "Found entity 1: sv_hssi_8g_tx_pcs_rbc" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_8g_tx_pcs_rbc.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_8g_tx_pcs_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_common_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_common_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_common_pcs_pma_interface_rbc " "Found entity 1: sv_hssi_common_pcs_pma_interface_rbc" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_common_pcs_pma_interface_rbc.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_common_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_common_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_common_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_common_pld_pcs_interface_rbc " "Found entity 1: sv_hssi_common_pld_pcs_interface_rbc" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_common_pld_pcs_interface_rbc.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_common_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_pipe_gen1_2_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_pipe_gen1_2_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_pipe_gen1_2_rbc " "Found entity 1: sv_hssi_pipe_gen1_2_rbc" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_pipe_gen1_2_rbc.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_pipe_gen1_2_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_pipe_gen3_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_pipe_gen3_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_pipe_gen3_rbc " "Found entity 1: sv_hssi_pipe_gen3_rbc" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_pipe_gen3_rbc.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_pipe_gen3_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_rx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_rx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_rx_pcs_pma_interface_rbc " "Found entity 1: sv_hssi_rx_pcs_pma_interface_rbc" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_rx_pcs_pma_interface_rbc.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_rx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_rx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_rx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_rx_pld_pcs_interface_rbc " "Found entity 1: sv_hssi_rx_pld_pcs_interface_rbc" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_rx_pld_pcs_interface_rbc.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_rx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_tx_pcs_pma_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_tx_pcs_pma_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_tx_pcs_pma_interface_rbc " "Found entity 1: sv_hssi_tx_pcs_pma_interface_rbc" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_tx_pcs_pma_interface_rbc.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_tx_pcs_pma_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_tx_pld_pcs_interface_rbc.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_tx_pld_pcs_interface_rbc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_hssi_tx_pld_pcs_interface_rbc " "Found entity 1: sv_hssi_tx_pld_pcs_interface_rbc" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_tx_pld_pcs_interface_rbc.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_hssi_tx_pld_pcs_interface_rbc.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_pcs " "Found entity 1: sv_pcs" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_pcs_ch " "Found entity 1: sv_pcs_ch" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_pma " "Found entity 1: sv_pma" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_pma.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_pma.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_reconfig_bundle_merger.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_reconfig_bundle_merger.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_merger " "Found entity 1: sv_reconfig_bundle_merger" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_reconfig_bundle_merger.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_reconfig_bundle_merger.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_reconfig_bundle_to_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_reconfig_bundle_to_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_basic " "Found entity 1: sv_reconfig_bundle_to_basic" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_reconfig_bundle_to_basic.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_reconfig_bundle_to_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_reconfig_bundle_to_ip.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_reconfig_bundle_to_ip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_ip " "Found entity 1: sv_reconfig_bundle_to_ip" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_reconfig_bundle_to_ip.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_reconfig_bundle_to_ip.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278822 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "13024 db/ip/QSysDE5QGen3x4If128/submodules/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at db/ip/QSysDE5QGen3x4If128/submodules/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024." {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_reconfig_bundle_to_xcvr.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1643808278822 ""}
{ "Warning" "WVRFX_NON_HDL_MSG_ID_WITH_DIRECTIVES" "21074 db/ip/QSysDE5QGen3x4If128/submodules/sv_reconfig_bundle_to_xcvr.sv(26) " "Verilog HDL or VHDL warning at db/ip/QSysDE5QGen3x4If128/submodules/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074." {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_reconfig_bundle_to_xcvr.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_reconfig_bundle_to_xcvr.sv" 26 0 0 } }  } 0 10720 "Verilog HDL or VHDL warning at %2!s!: MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID %1!d!." 1 0 "Analysis & Synthesis" 0 -1 1643808278822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_reconfig_bundle_to_xcvr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_reconfig_bundle_to_xcvr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_reconfig_bundle_to_xcvr " "Found entity 1: sv_reconfig_bundle_to_xcvr" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_reconfig_bundle_to_xcvr.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_reconfig_bundle_to_xcvr.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_rx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_rx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_rx_pma " "Found entity 1: sv_rx_pma" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_rx_pma.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_rx_pma.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_tx_pma.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_tx_pma.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_tx_pma " "Found entity 1: sv_tx_pma" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_tx_pma.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_tx_pma.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_tx_pma_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_tx_pma_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_tx_pma_ch " "Found entity 1: sv_tx_pma_ch" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_tx_pma_ch.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_tx_pma_ch.sv" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_avmm " "Found entity 1: sv_xcvr_avmm" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_avmm.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_avmm.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_avmm_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_avmm_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_avmm_csr " "Found entity 1: sv_xcvr_avmm_csr" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_avmm_csr.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_avmm_csr.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_avmm_dcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_avmm_dcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_avmm_dcd " "Found entity 1: sv_xcvr_avmm_dcd" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_avmm_dcd.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_avmm_dcd.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_data_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_data_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_data_adapter " "Found entity 1: sv_xcvr_data_adapter" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_data_adapter.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_data_adapter.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_dfe_cal_sweep_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_dfe_cal_sweep_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sv_xcvr_dfe_cal_sweep_h (SystemVerilog) (QSysDE5QGen3x4If128) " "Found design unit 1: sv_xcvr_dfe_cal_sweep_h (SystemVerilog) (QSysDE5QGen3x4If128)" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_dfe_cal_sweep_h.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_dfe_cal_sweep_h.sv" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_emsip_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_emsip_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_emsip_adapter " "Found entity 1: sv_xcvr_emsip_adapter" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_emsip_adapter.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_h.sv 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_h.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sv_xcvr_h (SystemVerilog) (QSysDE5QGen3x4If128) " "Found design unit 1: sv_xcvr_h (SystemVerilog) (QSysDE5QGen3x4If128)" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_h.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_h.sv" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_native " "Found entity 1: sv_xcvr_native" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_native.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_native.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_pipe_native.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_pipe_native.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_pipe_native " "Found entity 1: sv_xcvr_pipe_native" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_pipe_native.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_pipe_native.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_plls.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_plls.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_plls " "Found entity 1: sv_xcvr_plls" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_plls.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_plls.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_reconfig_basic.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_reconfig_basic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_reconfig_basic " "Found entity 1: sv_xcvr_reconfig_basic" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_reconfig_basic.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_reconfig_basic.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_reconfig_mif.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_reconfig_mif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_reconfig_mif " "Found entity 1: sv_xcvr_reconfig_mif" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_reconfig_mif.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_reconfig_mif.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_reconfig_mif_avmm.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_reconfig_mif_avmm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_reconfig_mif_avmm " "Found entity 1: sv_xcvr_reconfig_mif_avmm" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_reconfig_mif_avmm.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_reconfig_mif_avmm.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_reconfig_mif_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_reconfig_mif_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_reconfig_mif_ctrl " "Found entity 1: sv_xcvr_reconfig_mif_ctrl" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_reconfig_mif_ctrl.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_reconfig_mif_ctrl.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_reconfig_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_reconfig_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_reconfig_pll " "Found entity 1: sv_xcvr_reconfig_pll" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_reconfig_pll.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_reconfig_pll.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_reconfig_pll_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_reconfig_pll_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xcvr_reconfig_pll_ctrl " "Found entity 1: sv_xcvr_reconfig_pll_ctrl" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_reconfig_pll_ctrl.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_reconfig_pll_ctrl.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_l2p_addr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_l2p_addr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xrbasic_l2p_addr " "Found entity 1: sv_xrbasic_l2p_addr" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_l2p_addr.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_l2p_addr.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_l2p_ch.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_l2p_ch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xrbasic_l2p_ch " "Found entity 1: sv_xrbasic_l2p_ch" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_l2p_ch.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_l2p_ch.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_l2p_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_l2p_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xrbasic_l2p_rom " "Found entity 1: sv_xrbasic_l2p_rom" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_l2p_rom.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_l2p_rom.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_lif.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_lif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xrbasic_lif " "Found entity 1: sv_xrbasic_lif" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_lif.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_lif.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_lif_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_lif_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sv_xrbasic_lif_csr " "Found entity 1: sv_xrbasic_lif_csr" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_lif_csr.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_lif_csr.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808278865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808278865 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wDoneEngRst tx_engine_classic.v(179) " "Verilog HDL Implicit Net warning at tx_engine_classic.v(179): created implicit net for \"wDoneEngRst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_engine_classic.v" 179 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808278866 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rRst rxr_engine_ultrascale.v(384) " "Verilog HDL Implicit Net warning at rxr_engine_ultrascale.v(384): created implicit net for \"rRst\"" {  } { { "../../../../riffa_hdl/rxr_engine_ultrascale.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/rxr_engine_ultrascale.v" 384 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808278866 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "wPendingRst riffa.v(425) " "Verilog HDL Implicit Net warning at riffa.v(425): created implicit net for \"wPendingRst\"" {  } { { "../../../../riffa_hdl/riffa.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/riffa.v" 425 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808278866 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE5QGen3x4If128 " "Elaborating entity \"DE5QGen3x4If128\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1643808279381 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "riffa_reset DE5QGen3x4If128.v(265) " "Verilog HDL or VHDL warning at DE5QGen3x4If128.v(265): object \"riffa_reset\" assigned a value but never read" {  } { { "../hdl/DE5QGen3x4If128.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/hdl/DE5QGen3x4If128.v" 265 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643808279383 "|DE5QGen3x4If128"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "riffa_clk DE5QGen3x4If128.v(266) " "Verilog HDL or VHDL warning at DE5QGen3x4If128.v(266): object \"riffa_clk\" assigned a value but never read" {  } { { "../hdl/DE5QGen3x4If128.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/hdl/DE5QGen3x4If128.v" 266 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643808279383 "|DE5QGen3x4If128"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "QSysDE5QGen3x4If128 QSysDE5QGen3x4If128:pcie_system_inst " "Elaborating entity \"QSysDE5QGen3x4If128\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\"" {  } { { "../hdl/DE5QGen3x4If128.v" "pcie_system_inst" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/hdl/DE5QGen3x4If128.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_sv_hip_ast_hwtcl QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128 " "Elaborating entity \"altpcie_sv_hip_ast_hwtcl\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\"" {  } { { "db/ip/QSysDE5QGen3x4If128/QSysDE5QGen3x4If128.v" "pciegen3x4if128" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/QSysDE5QGen3x4If128.v" 884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279401 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "altpcie_sv_hip_ast_hwtcl.v(1099) " "Verilog HDL warning at altpcie_sv_hip_ast_hwtcl.v(1099): converting signed shift amount to unsigned" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_hip_ast_hwtcl.v" 1099 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1643808279411 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "altpcie_sv_hip_ast_hwtcl.v(1097) " "Verilog HDL warning at altpcie_sv_hip_ast_hwtcl.v(1097): converting signed shift amount to unsigned" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_hip_ast_hwtcl.v" 1097 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1643808279411 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "altpcie_sv_hip_ast_hwtcl.v(1098) " "Verilog HDL warning at altpcie_sv_hip_ast_hwtcl.v(1098): converting signed shift amount to unsigned" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_hip_ast_hwtcl.v" 1098 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1643808279411 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128"}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "return_string altpcie_sv_hip_ast_hwtcl.v(1061) " "Verilog HDL Function Declaration warning at altpcie_sv_hip_ast_hwtcl.v(1061): variable \"return_string\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_hip_ast_hwtcl.v" 1061 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1643808279411 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "208 200 altpcie_sv_hip_ast_hwtcl.v(1061) " "Verilog HDL assignment warning at altpcie_sv_hip_ast_hwtcl.v(1061): truncated value with size 208 to match size of target (200)" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_hip_ast_hwtcl.v" 1061 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808279411 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "altpcie_sv_hip_ast_hwtcl.v(1109) " "Verilog HDL warning at altpcie_sv_hip_ast_hwtcl.v(1109): converting signed shift amount to unsigned" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_hip_ast_hwtcl.v" 1109 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1643808279411 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Stratix V Hard IP for PCI Express Intel FPGA IP 18.0 altpcie_sv_hip_ast_hwtcl.v(2383) " "Verilog HDL Display System Task info at altpcie_sv_hip_ast_hwtcl.v(2383): Stratix V Hard IP for PCI Express Intel FPGA IP 18.0" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_hip_ast_hwtcl.v" 2383 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808279411 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 altpcie_sv_hip_ast_hwtcl.v(2390) " "Verilog HDL assignment warning at altpcie_sv_hip_ast_hwtcl.v(2390): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_hip_ast_hwtcl.v" 2390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808279411 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 altpcie_sv_hip_ast_hwtcl.v(2391) " "Verilog HDL assignment warning at altpcie_sv_hip_ast_hwtcl.v(2391): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_hip_ast_hwtcl.v" 2391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808279411 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 altpcie_sv_hip_ast_hwtcl.v(2392) " "Verilog HDL assignment warning at altpcie_sv_hip_ast_hwtcl.v(2392): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_hip_ast_hwtcl.v" 2392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808279411 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 altpcie_sv_hip_ast_hwtcl.v(2393) " "Verilog HDL assignment warning at altpcie_sv_hip_ast_hwtcl.v(2393): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_hip_ast_hwtcl.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_hip_ast_hwtcl.v" 2393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808279411 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_hip_256_pipen1b QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b " "Elaborating entity \"altpcie_hip_256_pipen1b\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_hip_ast_hwtcl.v" "altpcie_hip_256_pipen1b" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_sv_hip_ast_hwtcl.v" 3323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279418 ""}
{ "Warning" "WVRFX_VERI_VARREF_MAY_RETURN_X" "return_string altpcie_hip_256_pipen1b.v(940) " "Verilog HDL Function Declaration warning at altpcie_hip_256_pipen1b.v(940): variable \"return_string\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_hip_256_pipen1b.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_hip_256_pipen1b.v" 940 0 0 } }  } 0 10242 "Verilog HDL Function Declaration warning at %2!s!: variable \"%1!s!\" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use" 0 0 "Analysis & Synthesis" 0 -1 1643808279429 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "serdes_frefclk altpcie_hip_256_pipen1b.v(1882) " "Verilog HDL warning at altpcie_hip_256_pipen1b.v(1882): object serdes_frefclk used but never assigned" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_hip_256_pipen1b.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_hip_256_pipen1b.v" 1882 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1643808279429 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_rs_serdes QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes " "Elaborating entity \"altpcie_rs_serdes\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|altpcie_rs_serdes:g_hiprst.altpcie_rs_serdes\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_hip_256_pipen1b.v" "g_hiprst.altpcie_rs_serdes" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_hip_256_pipen1b.v" 2030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xcvr_pipe_native QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native " "Elaborating entity \"sv_xcvr_pipe_native\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_hip_256_pipen1b.v" "g_xcvr.sv_xcvr_pipe_native" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_hip_256_pipen1b.v" 3857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279442 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_pll_tx_pcie_fb_clk sv_xcvr_pipe_native.sv(452) " "Verilog HDL or VHDL warning at sv_xcvr_pipe_native.sv(452): object \"w_pll_tx_pcie_fb_clk\" assigned a value but never read" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_pipe_native.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_pipe_native.sv" 452 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643808279449 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_pll_tx_pll_fb_sw sv_xcvr_pipe_native.sv(453) " "Verilog HDL or VHDL warning at sv_xcvr_pipe_native.sv(453): object \"w_pll_tx_pll_fb_sw\" assigned a value but never read" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_pipe_native.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_pipe_native.sv" 453 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643808279449 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 sv_xcvr_pipe_native.sv(608) " "Verilog HDL assignment warning at sv_xcvr_pipe_native.sv(608): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_pipe_native.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_pipe_native.sv" 608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808279449 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xcvr_emsip_adapter QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst " "Elaborating entity \"sv_xcvr_emsip_adapter\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_pipe_native.sv" "sv_xcvr_emsip_adapter_inst" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_pipe_native.sv" 709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279454 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "frefclk\[4\] sv_xcvr_emsip_adapter.sv(101) " "Output port \"frefclk\[4\]\" at sv_xcvr_emsip_adapter.sv(101) has no driver" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_emsip_adapter.sv" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643808279457 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "offcaldone\[4\] sv_xcvr_emsip_adapter.sv(102) " "Output port \"offcaldone\[4\]\" at sv_xcvr_emsip_adapter.sv(102) has no driver" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_emsip_adapter.sv" 102 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643808279457 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxfreqtxcmuplllock\[4\] sv_xcvr_emsip_adapter.sv(104) " "Output port \"rxfreqtxcmuplllock\[4\]\" at sv_xcvr_emsip_adapter.sv(104) has no driver" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_emsip_adapter.sv" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643808279457 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "masktxplllock\[4\] sv_xcvr_emsip_adapter.sv(105) " "Output port \"masktxplllock\[4\]\" at sv_xcvr_emsip_adapter.sv(105) has no driver" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_emsip_adapter.sv" 105 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643808279457 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rxpllphaselock\[4\] sv_xcvr_emsip_adapter.sv(106) " "Output port \"rxpllphaselock\[4\]\" at sv_xcvr_emsip_adapter.sv(106) has no driver" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_emsip_adapter.sv" 106 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643808279457 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[396..394\] sv_xcvr_emsip_adapter.sv(119) " "Output port \"out_pcspldif_emsip_tx_in\[396..394\]\" at sv_xcvr_emsip_adapter.sv(119) has no driver" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_emsip_adapter.sv" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643808279457 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[392..390\] sv_xcvr_emsip_adapter.sv(119) " "Output port \"out_pcspldif_emsip_tx_in\[392..390\]\" at sv_xcvr_emsip_adapter.sv(119) has no driver" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_emsip_adapter.sv" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643808279457 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[292..290\] sv_xcvr_emsip_adapter.sv(119) " "Output port \"out_pcspldif_emsip_tx_in\[292..290\]\" at sv_xcvr_emsip_adapter.sv(119) has no driver" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_emsip_adapter.sv" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643808279457 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[288..286\] sv_xcvr_emsip_adapter.sv(119) " "Output port \"out_pcspldif_emsip_tx_in\[288..286\]\" at sv_xcvr_emsip_adapter.sv(119) has no driver" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_emsip_adapter.sv" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643808279457 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[188..186\] sv_xcvr_emsip_adapter.sv(119) " "Output port \"out_pcspldif_emsip_tx_in\[188..186\]\" at sv_xcvr_emsip_adapter.sv(119) has no driver" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_emsip_adapter.sv" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643808279458 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[184..182\] sv_xcvr_emsip_adapter.sv(119) " "Output port \"out_pcspldif_emsip_tx_in\[184..182\]\" at sv_xcvr_emsip_adapter.sv(119) has no driver" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_emsip_adapter.sv" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643808279458 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[84..82\] sv_xcvr_emsip_adapter.sv(119) " "Output port \"out_pcspldif_emsip_tx_in\[84..82\]\" at sv_xcvr_emsip_adapter.sv(119) has no driver" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_emsip_adapter.sv" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643808279458 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_in\[80..78\] sv_xcvr_emsip_adapter.sv(119) " "Output port \"out_pcspldif_emsip_tx_in\[80..78\]\" at sv_xcvr_emsip_adapter.sv(119) has no driver" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_emsip_adapter.sv" 119 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643808279458 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_special_in\[43\] sv_xcvr_emsip_adapter.sv(120) " "Output port \"out_pcspldif_emsip_tx_special_in\[43\]\" at sv_xcvr_emsip_adapter.sv(120) has no driver" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_emsip_adapter.sv" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643808279458 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_special_in\[30\] sv_xcvr_emsip_adapter.sv(120) " "Output port \"out_pcspldif_emsip_tx_special_in\[30\]\" at sv_xcvr_emsip_adapter.sv(120) has no driver" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_emsip_adapter.sv" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643808279458 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_special_in\[17\] sv_xcvr_emsip_adapter.sv(120) " "Output port \"out_pcspldif_emsip_tx_special_in\[17\]\" at sv_xcvr_emsip_adapter.sv(120) has no driver" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_emsip_adapter.sv" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643808279458 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out_pcspldif_emsip_tx_special_in\[4\] sv_xcvr_emsip_adapter.sv(120) " "Output port \"out_pcspldif_emsip_tx_special_in\[4\]\" at sv_xcvr_emsip_adapter.sv(120) has no driver" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_emsip_adapter.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_emsip_adapter.sv" 120 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643808279458 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_emsip_adapter:sv_xcvr_emsip_adapter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xcvr_plls QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_plls:sv_xcvr_tx_plls_inst " "Elaborating entity \"sv_xcvr_plls\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_plls:sv_xcvr_tx_plls_inst\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_pipe_native.sv" "sv_xcvr_tx_plls_inst" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_pipe_native.sv" 1076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279464 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 sv_xcvr_plls.sv(101) " "Verilog HDL assignment warning at sv_xcvr_plls.sv(101): truncated value with size 4 to match size of target (2)" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_plls.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_plls.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808279466 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_plls:sv_xcvr_tx_plls_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 sv_xcvr_plls.sv(117) " "Verilog HDL assignment warning at sv_xcvr_plls.sv(117): truncated value with size 2 to match size of target (1)" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_plls.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_plls.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808279466 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_plls:sv_xcvr_tx_plls_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "688 86 sv_xcvr_plls.sv(649) " "Verilog HDL assignment warning at sv_xcvr_plls.sv(649): truncated value with size 688 to match size of target (86)" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_plls.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_plls.sv" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808279466 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_plls:sv_xcvr_tx_plls_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "atx_avmm_blockselect sv_xcvr_plls.sv(131) " "Verilog HDL or VHDL warning at sv_xcvr_plls.sv(131): object \"atx_avmm_blockselect\" assigned a value but never read" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_plls.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_plls.sv" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643808279466 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_plls:sv_xcvr_tx_plls_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "atx_avmm_readdata sv_xcvr_plls.sv(132) " "Verilog HDL or VHDL warning at sv_xcvr_plls.sv(132): object \"atx_avmm_readdata\" assigned a value but never read" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_plls.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_plls.sv" 132 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643808279466 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_plls:sv_xcvr_tx_plls_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "atx_mux_avmm_blockselect sv_xcvr_plls.sv(133) " "Verilog HDL or VHDL warning at sv_xcvr_plls.sv(133): object \"atx_mux_avmm_blockselect\" assigned a value but never read" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_plls.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_plls.sv" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643808279466 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_plls:sv_xcvr_tx_plls_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "atx_mux_avmm_readdata sv_xcvr_plls.sv(134) " "Verilog HDL or VHDL warning at sv_xcvr_plls.sv(134): object \"atx_mux_avmm_readdata\" assigned a value but never read" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_plls.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_plls.sv" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643808279466 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_plls:sv_xcvr_tx_plls_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cdr_mux_avmm_blockselect sv_xcvr_plls.sv(127) " "Verilog HDL or VHDL warning at sv_xcvr_plls.sv(127): object \"cdr_mux_avmm_blockselect\" assigned a value but never read" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_plls.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_plls.sv" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643808279466 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_plls:sv_xcvr_tx_plls_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cdr_mux_avmm_readdata sv_xcvr_plls.sv(128) " "Verilog HDL or VHDL warning at sv_xcvr_plls.sv(128): object \"cdr_mux_avmm_readdata\" assigned a value but never read" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_plls.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_plls.sv" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643808279466 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_plls:sv_xcvr_tx_plls_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cdr_avmm_blockselect sv_xcvr_plls.sv(129) " "Verilog HDL or VHDL warning at sv_xcvr_plls.sv(129): object \"cdr_avmm_blockselect\" assigned a value but never read" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_plls.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_plls.sv" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643808279466 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_plls:sv_xcvr_tx_plls_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cdr_avmm_readdata sv_xcvr_plls.sv(130) " "Verilog HDL or VHDL warning at sv_xcvr_plls.sv(130): object \"cdr_avmm_readdata\" assigned a value but never read" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_plls.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_plls.sv" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643808279466 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native|sv_xcvr_plls:sv_xcvr_tx_plls_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xcvr_native QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native " "Elaborating entity \"sv_xcvr_native\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_pipe_native.sv" "inst_sv_xcvr_native" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_pipe_native.sv" 1730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_pma QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma " "Elaborating entity \"sv_pma\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_native.sv" "inst_sv_pma" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_native.sv" 1184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_rx_pma QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst " "Elaborating entity \"sv_rx_pma\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_rx_pma:rx_pma.sv_rx_pma_inst\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_pma.sv" "rx_pma.sv_rx_pma_inst" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_pma.sv" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_tx_pma QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst " "Elaborating entity \"sv_tx_pma\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_pma.sv" "tx_pma.sv_tx_pma_inst" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_pma.sv" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_tx_pma_ch QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst " "Elaborating entity \"sv_tx_pma_ch\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[0\].sv_tx_pma_ch_inst\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_tx_pma.sv" "tx_pma_insts\[0\].sv_tx_pma_ch_inst" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_tx_pma.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_tx_pma_ch QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst " "Elaborating entity \"sv_tx_pma_ch\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pma:inst_sv_pma\|sv_tx_pma:tx_pma.sv_tx_pma_inst\|sv_tx_pma_ch:tx_pma_insts\[1\].sv_tx_pma_ch_inst\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_tx_pma.sv" "tx_pma_insts\[1\].sv_tx_pma_ch_inst" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_tx_pma.sv" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_pcs QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs " "Elaborating entity \"sv_pcs\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_native.sv" "inst_sv_pcs" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_native.sv" 2045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_pcs_ch QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch " "Elaborating entity \"sv_pcs_ch\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs.sv" "ch\[0\].inst_sv_pcs_ch" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs.sv" 1985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_pipe_gen1_2_rbc QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_pipe_gen1_2_rbc:inst_sv_hssi_pipe_gen1_2 " "Elaborating entity \"sv_hssi_pipe_gen1_2_rbc\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_pipe_gen1_2_rbc:inst_sv_hssi_pipe_gen1_2\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv" "inst_sv_hssi_pipe_gen1_2" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv" 1668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_common_pcs_pma_interface_rbc QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pcs_pma_interface_rbc:inst_sv_hssi_common_pcs_pma_interface " "Elaborating entity \"sv_hssi_common_pcs_pma_interface_rbc\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pcs_pma_interface_rbc:inst_sv_hssi_common_pcs_pma_interface\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv" "inst_sv_hssi_common_pcs_pma_interface" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv" 1898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_pipe_gen3_rbc QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_pipe_gen3_rbc:inst_sv_hssi_pipe_gen3 " "Elaborating entity \"sv_hssi_pipe_gen3_rbc\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_pipe_gen3_rbc:inst_sv_hssi_pipe_gen3\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv" "inst_sv_hssi_pipe_gen3" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv" 2370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_tx_pcs_pma_interface_rbc QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pcs_pma_interface_rbc:inst_sv_hssi_tx_pcs_pma_interface " "Elaborating entity \"sv_hssi_tx_pcs_pma_interface_rbc\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pcs_pma_interface_rbc:inst_sv_hssi_tx_pcs_pma_interface\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv" "inst_sv_hssi_tx_pcs_pma_interface" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv" 2456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_tx_pld_pcs_interface_rbc QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface " "Elaborating entity \"sv_hssi_tx_pld_pcs_interface_rbc\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_tx_pld_pcs_interface_rbc:inst_sv_hssi_tx_pld_pcs_interface\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv" "inst_sv_hssi_tx_pld_pcs_interface" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv" 2580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_8g_rx_pcs_rbc QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs " "Elaborating entity \"sv_hssi_8g_rx_pcs_rbc\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv" "inst_sv_hssi_8g_rx_pcs" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv" 3132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_8g_tx_pcs_rbc QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs " "Elaborating entity \"sv_hssi_8g_tx_pcs_rbc\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv" "inst_sv_hssi_8g_tx_pcs" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv" 3362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_common_pld_pcs_interface_rbc QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface " "Elaborating entity \"sv_hssi_common_pld_pcs_interface_rbc\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_common_pld_pcs_interface_rbc:inst_sv_hssi_common_pld_pcs_interface\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv" "inst_sv_hssi_common_pld_pcs_interface" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv" 3564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_rx_pld_pcs_interface_rbc QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface " "Elaborating entity \"sv_hssi_rx_pld_pcs_interface_rbc\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pld_pcs_interface_rbc:inst_sv_hssi_rx_pld_pcs_interface\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv" "inst_sv_hssi_rx_pld_pcs_interface" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv" 4042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_rx_pcs_pma_interface_rbc QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pcs_pma_interface_rbc:inst_sv_hssi_rx_pcs_pma_interface " "Elaborating entity \"sv_hssi_rx_pcs_pma_interface_rbc\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[0\].inst_sv_pcs_ch\|sv_hssi_rx_pcs_pma_interface_rbc:inst_sv_hssi_rx_pcs_pma_interface\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv" "inst_sv_hssi_rx_pcs_pma_interface" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv" 4187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_pcs_ch QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch " "Elaborating entity \"sv_pcs_ch\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs.sv" "ch\[1\].inst_sv_pcs_ch" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs.sv" 1985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_pipe_gen1_2_rbc QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_pipe_gen1_2_rbc:inst_sv_hssi_pipe_gen1_2 " "Elaborating entity \"sv_hssi_pipe_gen1_2_rbc\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_pipe_gen1_2_rbc:inst_sv_hssi_pipe_gen1_2\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv" "inst_sv_hssi_pipe_gen1_2" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv" 1668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_pipe_gen3_rbc QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_pipe_gen3_rbc:inst_sv_hssi_pipe_gen3 " "Elaborating entity \"sv_hssi_pipe_gen3_rbc\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_pipe_gen3_rbc:inst_sv_hssi_pipe_gen3\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv" "inst_sv_hssi_pipe_gen3" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv" 2370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_8g_rx_pcs_rbc QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs " "Elaborating entity \"sv_hssi_8g_rx_pcs_rbc\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv" "inst_sv_hssi_8g_rx_pcs" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv" 3132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_8g_tx_pcs_rbc QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs " "Elaborating entity \"sv_hssi_8g_tx_pcs_rbc\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[1\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv" "inst_sv_hssi_8g_tx_pcs" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv" 3362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_pcs_ch QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch " "Elaborating entity \"sv_pcs_ch\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs.sv" "ch\[2\].inst_sv_pcs_ch" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs.sv" 1985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_pipe_gen1_2_rbc QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_pipe_gen1_2_rbc:inst_sv_hssi_pipe_gen1_2 " "Elaborating entity \"sv_hssi_pipe_gen1_2_rbc\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_pipe_gen1_2_rbc:inst_sv_hssi_pipe_gen1_2\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv" "inst_sv_hssi_pipe_gen1_2" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv" 1668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_pipe_gen3_rbc QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_pipe_gen3_rbc:inst_sv_hssi_pipe_gen3 " "Elaborating entity \"sv_hssi_pipe_gen3_rbc\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_pipe_gen3_rbc:inst_sv_hssi_pipe_gen3\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv" "inst_sv_hssi_pipe_gen3" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv" 2370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_8g_rx_pcs_rbc QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs " "Elaborating entity \"sv_hssi_8g_rx_pcs_rbc\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv" "inst_sv_hssi_8g_rx_pcs" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv" 3132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_8g_tx_pcs_rbc QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs " "Elaborating entity \"sv_hssi_8g_tx_pcs_rbc\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[2\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv" "inst_sv_hssi_8g_tx_pcs" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv" 3362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_pcs_ch QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch " "Elaborating entity \"sv_pcs_ch\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs.sv" "ch\[3\].inst_sv_pcs_ch" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs.sv" 1985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_8g_rx_pcs_rbc QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs " "Elaborating entity \"sv_hssi_8g_rx_pcs_rbc\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_rx_pcs_rbc:inst_sv_hssi_8g_rx_pcs\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv" "inst_sv_hssi_8g_rx_pcs" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv" 3132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_hssi_8g_tx_pcs_rbc QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs " "Elaborating entity \"sv_hssi_8g_tx_pcs_rbc\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_pcs:inst_sv_pcs\|sv_pcs_ch:ch\[3\].inst_sv_pcs_ch\|sv_hssi_8g_tx_pcs_rbc:inst_sv_hssi_8g_tx_pcs\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv" "inst_sv_hssi_8g_tx_pcs" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_pcs_ch.sv" 3362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xcvr_avmm QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm " "Elaborating entity \"sv_xcvr_avmm\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_native.sv" "inst_sv_xcvr_avmm" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_native.sv" 2182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_reconfig_bundle_to_xcvr QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_reconfig_bundle_to_xcvr:avmm_interface_insts\[0\].sv_reconfig_bundle_to_xcvr_inst " "Elaborating entity \"sv_reconfig_bundle_to_xcvr\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_reconfig_bundle_to_xcvr:avmm_interface_insts\[0\].sv_reconfig_bundle_to_xcvr_inst\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_avmm.sv" "avmm_interface_insts\[0\].sv_reconfig_bundle_to_xcvr_inst" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_avmm.sv" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xcvr_avmm_csr QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst " "Elaborating entity \"sv_xcvr_avmm_csr\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_avmm.sv" "avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_avmm.sv" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_sv_hip_ast_hwtcl:pciegen3x4if128\|altpcie_hip_256_pipen1b:altpcie_hip_256_pipen1b\|sv_xcvr_pipe_native:g_xcvr.sv_xcvr_pipe_native\|sv_xcvr_native:inst_sv_xcvr_native\|sv_xcvr_avmm:inst_sv_xcvr_avmm\|sv_xcvr_avmm_csr:avmm_interface_insts\[0\].sv_xcvr_avmm_csr_inst\|alt_xcvr_resync:gen_status_reg_tx.alt_xcvr_resync_inst\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_avmm_csr.sv" "gen_status_reg_tx.alt_xcvr_resync_inst" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_avmm_csr.sv" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4 " "Elaborating entity \"alt_xcvr_reconfig\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\"" {  } { { "db/ip/QSysDE5QGen3x4If128/QSysDE5QGen3x4If128.v" "xcvrctrlgen3x4" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/QSysDE5QGen3x4If128.v" 919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_resync QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_resync:inst_reconfig_reset_sync " "Elaborating entity \"alt_xcvr_resync\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_resync:inst_reconfig_reset_sync\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig.sv" "inst_reconfig_reset_sync" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_arbiter QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_arbiter:arbiter " "Elaborating entity \"alt_xcvr_arbiter\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_arbiter:arbiter\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig.sv" "arbiter" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig.sv" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_analog QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog " "Elaborating entity \"alt_xcvr_reconfig_analog\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig.sv" "analog.sc_analog" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig.sv" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_analog_sv QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv " "Elaborating entity \"alt_xcvr_reconfig_analog_sv\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_analog.sv" "reconfig_analog_sv" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_analog.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_uif QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_uif:inst_xreconf_uif " "Elaborating entity \"alt_xreconf_uif\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_uif:inst_xreconf_uif\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_analog_sv.sv" "inst_xreconf_uif" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_analog_sv.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_wait_generate QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_uif:inst_xreconf_uif\|altera_wait_generate:wait_gen " "Elaborating entity \"altera_wait_generate\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_uif:inst_xreconf_uif\|altera_wait_generate:wait_gen\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_uif.sv" "wait_gen" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_uif.sv" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_analog_datactrl QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_analog_datactrl:inst_analog_datactrl " "Elaborating entity \"alt_xreconf_analog_datactrl\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_analog_datactrl:inst_analog_datactrl\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_analog_sv.sv" "inst_analog_datactrl" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_analog_sv.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279951 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eqctrl_reg alt_xreconf_analog_datactrl.sv(293) " "Verilog HDL or VHDL warning at alt_xreconf_analog_datactrl.sv(293): object \"eqctrl_reg\" assigned a value but never read" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_analog_datactrl.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_analog_datactrl.sv" 293 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643808279953 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_analog:analog.sc_analog|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv|alt_xreconf_analog_datactrl:inst_analog_datactrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_analog_ctrlsm QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_analog_datactrl:inst_analog_datactrl\|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm " "Elaborating entity \"alt_xreconf_analog_ctrlsm\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_analog_datactrl:inst_analog_datactrl\|alt_xreconf_analog_ctrlsm:inst_analog_ctrlsm\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_analog_datactrl.sv" "inst_analog_ctrlsm" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_analog_datactrl.sv" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_analog_rmw QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_analog_datactrl:inst_analog_datactrl\|alt_xreconf_analog_rmw:inst_rmw_sm " "Elaborating entity \"alt_xreconf_analog_rmw\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_analog_datactrl:inst_analog_datactrl\|alt_xreconf_analog_rmw:inst_rmw_sm\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_analog_datactrl.sv" "inst_rmw_sm" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_analog_datactrl.sv" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_analog_datactrl:inst_analog_datactrl\|lpm_add_sub:inst_ptap_add_sub_wr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_analog_datactrl:inst_analog_datactrl\|lpm_add_sub:inst_ptap_add_sub_wr\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_analog_datactrl.sv" "inst_ptap_add_sub_wr" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_analog_datactrl.sv" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279996 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_analog_datactrl:inst_analog_datactrl\|lpm_add_sub:inst_ptap_add_sub_wr " "Elaborated megafunction instantiation \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_analog_datactrl:inst_analog_datactrl\|lpm_add_sub:inst_ptap_add_sub_wr\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_analog_datactrl.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_analog_datactrl.sv" 911 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808279997 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_analog_datactrl:inst_analog_datactrl\|lpm_add_sub:inst_ptap_add_sub_wr " "Instantiated megafunction \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_analog_datactrl:inst_analog_datactrl\|lpm_add_sub:inst_ptap_add_sub_wr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808279997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808279997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808279997 ""}  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_analog_datactrl.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_analog_datactrl.sv" 911 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643808279997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_iae.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_iae.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_iae " "Found entity 1: add_sub_iae" {  } { { "db/add_sub_iae.tdf" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/add_sub_iae.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808280026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808280026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_iae QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_analog_datactrl:inst_analog_datactrl\|lpm_add_sub:inst_ptap_add_sub_wr\|add_sub_iae:auto_generated " "Elaborating entity \"add_sub_iae\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_analog_datactrl:inst_analog_datactrl\|lpm_add_sub:inst_ptap_add_sub_wr\|add_sub_iae:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/ersin/intelFPGA/18.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_cif QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_cif:inst_xreconf_cif " "Elaborating entity \"alt_xreconf_cif\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_cif:inst_xreconf_cif\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_analog_sv.sv" "inst_xreconf_cif" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_analog_sv.sv" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_basic_acq QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_cif:inst_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq " "Elaborating entity \"alt_xreconf_basic_acq\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_cif:inst_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_cif.sv" "inst_basic_acq" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_cif.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_arbiter_acq QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_cif:inst_xreconf_cif\|alt_arbiter_acq:mutex_inst " "Elaborating entity \"alt_arbiter_acq\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_analog:analog.sc_analog\|alt_xcvr_reconfig_analog_sv:reconfig_analog_sv\|alt_xreconf_cif:inst_xreconf_cif\|alt_arbiter_acq:mutex_inst\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_cif.sv" "mutex_inst" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_cif.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_direct QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_direct:direct.sc_direct " "Elaborating entity \"alt_xcvr_reconfig_direct\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_direct:direct.sc_direct\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig.sv" "direct.sc_direct" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig.sv" 563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_adce QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce " "Elaborating entity \"alt_xcvr_reconfig_adce\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig.sv" "adce.sc_adce" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig.sv" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_adce_sv QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv " "Elaborating entity \"alt_xcvr_reconfig_adce_sv\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_adce.sv" "stratixv.adce_sv" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_adce.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_adce_datactrl_sv QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl " "Elaborating entity \"alt_xcvr_reconfig_adce_datactrl_sv\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_adce_sv.sv" "adce_datactrl" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_adce_sv.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280100 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "en_adjust_dr alt_xcvr_reconfig_adce_datactrl_sv.sv(278) " "Verilog HDL or VHDL warning at alt_xcvr_reconfig_adce_datactrl_sv.sv(278): object \"en_adjust_dr\" assigned a value but never read" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" 278 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643808280107 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 alt_xcvr_reconfig_adce_datactrl_sv.sv(508) " "Verilog HDL assignment warning at alt_xcvr_reconfig_adce_datactrl_sv.sv(508): truncated value with size 32 to match size of target (16)" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808280107 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "alt_xcvr_reconfig_adce_datactrl_sv.sv(799) " "Verilog HDL Case Statement information at alt_xcvr_reconfig_adce_datactrl_sv.sv(799): all case item expressions in this case statement are onehot" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_adce_datactrl_sv.sv" 799 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643808280107 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_adce:adce.sc_adce|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv|alt_xcvr_reconfig_adce_datactrl_sv:adce_datactrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_cif QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xreconf_cif:adce_alt_xreconf_cif " "Elaborating entity \"alt_xreconf_cif\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xreconf_cif:adce_alt_xreconf_cif\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_adce_sv.sv" "adce_alt_xreconf_cif" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_adce_sv.sv" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xreconf_basic_acq QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xreconf_cif:adce_alt_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq " "Elaborating entity \"alt_xreconf_basic_acq\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_adce:adce.sc_adce\|alt_xcvr_reconfig_adce_sv:stratixv.adce_sv\|alt_xreconf_cif:adce_alt_xreconf_cif\|alt_xreconf_basic_acq:inst_basic_acq\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_cif.sv" "inst_basic_acq" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xreconf_cif.sv" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_soc QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc " "Elaborating entity \"alt_xcvr_reconfig_soc\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig.sv" "soc.sc_soc" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig.sv" 905 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst " "Elaborating entity \"alt_xcvr_reconfig_cpu\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_soc.sv" "alt_xcvr_reconfig_cpu_inst" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_soc.sv" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_reconfig_cpu QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu " "Elaborating entity \"alt_xcvr_reconfig_cpu_reconfig_cpu\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu.v" "reconfig_cpu" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench:the_alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench " "Elaborating entity \"alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench:the_alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "the_alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a " "Elaborating entity \"alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "the_altsyncram" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280193 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280194 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280194 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280194 ""}  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643808280194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b5t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b5t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b5t1 " "Found entity 1: altsyncram_b5t1" {  } { { "db/altsyncram_b5t1.tdf" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/altsyncram_b5t1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808280228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808280228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b5t1 QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_b5t1:auto_generated " "Elaborating entity \"altsyncram_b5t1\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_b5t1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ersin/intelFPGA/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b " "Elaborating entity \"alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 1269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "the_altsyncram" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 124 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280263 ""}  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v" 124 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643808280263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c5t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c5t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c5t1 " "Found entity 1: altsyncram_c5t1" {  } { { "db/altsyncram_c5t1.tdf" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/altsyncram_c5t1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808280298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808280298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c5t1 QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_c5t1:auto_generated " "Elaborating entity \"altsyncram_c5t1\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_reconfig_cpu:reconfig_cpu\|alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b_module:alt_xcvr_reconfig_cpu_reconfig_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_c5t1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ersin/intelFPGA/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0 QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu.v" "mm_interconnect_0" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:reconfig_cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:reconfig_cpu_data_master_translator\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "reconfig_cpu_data_master_translator" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:reconfig_cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:reconfig_cpu_instruction_master_translator\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "reconfig_cpu_instruction_master_translator" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reconfig_mem_mem_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reconfig_mem_mem_translator\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "reconfig_mem_mem_translator" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reconfig_ctrl_ctrl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:reconfig_ctrl_ctrl_translator\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "reconfig_ctrl_ctrl_translator" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:reconfig_cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:reconfig_cpu_data_master_agent\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "reconfig_cpu_data_master_agent" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:reconfig_cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:reconfig_cpu_instruction_master_agent\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "reconfig_cpu_instruction_master_agent" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:reconfig_mem_mem_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:reconfig_mem_mem_agent\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "reconfig_mem_mem_agent" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:reconfig_mem_mem_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:reconfig_mem_mem_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:reconfig_mem_mem_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:reconfig_mem_mem_agent_rsp_fifo\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "reconfig_mem_mem_agent_rsp_fifo" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_router QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router:router " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_router\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router:router\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "router" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router:router\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router:router\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001 QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "router_001" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001:router_001\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001:router_001\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002 QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "router_002" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002:router_002\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002:router_002\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003 QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "router_003" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003:router_003\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003:router_003\|alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "cmd_demux" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001 QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "cmd_mux" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001 QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 1022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "rsp_mux" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 1085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001 QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 1102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v" 1131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0 QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_mm_interconnect_0:mm_interconnect_0\|alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_irq_mapper QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_irq_mapper:irq_mapper " "Elaborating entity \"alt_xcvr_reconfig_cpu_irq_mapper\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|alt_xcvr_reconfig_cpu_irq_mapper:irq_mapper\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu.v" "irq_mapper" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu.v" "rst_controller" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu:alt_xcvr_reconfig_cpu_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cpu_ram QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu_ram:alt_xcvr_reconfig_cpu_ram_inst " "Elaborating entity \"alt_xcvr_reconfig_cpu_ram\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu_ram:alt_xcvr_reconfig_cpu_ram_inst\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_soc.sv" "alt_xcvr_reconfig_cpu_ram_inst" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_soc.sv" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu_ram:alt_xcvr_reconfig_cpu_ram_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu_ram:alt_xcvr_reconfig_cpu_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_ram.sv" "altsyncram_component" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_ram.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280543 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu_ram:alt_xcvr_reconfig_cpu_ram_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu_ram:alt_xcvr_reconfig_cpu_ram_inst\|altsyncram:altsyncram_component\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_ram.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_ram.sv" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280544 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu_ram:alt_xcvr_reconfig_cpu_ram_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu_ram:alt_xcvr_reconfig_cpu_ram_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file alt_xcvr_reconfig_cpu_ram.hex " "Parameter \"init_file\" = \"alt_xcvr_reconfig_cpu_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix V " "Parameter \"intended_device_family\" = \"Stratix V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808280544 ""}  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_ram.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_cpu_ram.sv" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643808280544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ru53.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ru53.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ru53 " "Found entity 1: altsyncram_ru53" {  } { { "db/altsyncram_ru53.tdf" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/altsyncram_ru53.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808280581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808280581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ru53 QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu_ram:alt_xcvr_reconfig_cpu_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ru53:auto_generated " "Elaborating entity \"altsyncram_ru53\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_soc:soc.sc_soc\|alt_xcvr_reconfig_cpu_ram:alt_xcvr_reconfig_cpu_ram_inst\|altsyncram:altsyncram_component\|altsyncram_ru53:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/ersin/intelFPGA/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_cal_seq QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_cal_seq:cal_seq " "Elaborating entity \"alt_xcvr_reconfig_cal_seq\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_cal_seq:cal_seq\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig.sv" "cal_seq" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig.sv" 940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_reconfig_basic QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic " "Elaborating entity \"alt_xcvr_reconfig_basic\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig.sv" "basic" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig.sv" 971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xcvr_reconfig_basic QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5 " "Elaborating entity \"sv_xcvr_reconfig_basic\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_basic.sv" "s5" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/alt_xcvr_reconfig_basic.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xrbasic_lif QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if " "Elaborating entity \"sv_xrbasic_lif\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_reconfig_basic.sv" "lif\[0\].logical_if" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_reconfig_basic.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xrbasic_lif_csr QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr " "Elaborating entity \"sv_xrbasic_lif_csr\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_lif.sv" "lif_csr" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_lif.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xrbasic_l2p_rom QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch " "Elaborating entity \"sv_xrbasic_l2p_rom\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_lif_csr.sv" "l2pch" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_lif_csr.sv" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280641 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_l2p_ch.data_a 0 sv_xrbasic_l2p_rom.sv(59) " "Net \"rom_l2p_ch.data_a\" at sv_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_l2p_rom.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_l2p_rom.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1643808280642 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_l2p_ch.waddr_a 0 sv_xrbasic_l2p_rom.sv(59) " "Net \"rom_l2p_ch.waddr_a\" at sv_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_l2p_rom.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_l2p_rom.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1643808280642 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom_l2p_ch.we_a 0 sv_xrbasic_l2p_rom.sv(59) " "Net \"rom_l2p_ch.we_a\" at sv_xrbasic_l2p_rom.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_l2p_rom.sv" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_l2p_rom.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1643808280642 "|DE5QGen3x4If128|QSysDE5QGen3x4If128:pcie_system_inst|alt_xcvr_reconfig:xcvrctrlgen3x4|alt_xcvr_reconfig_basic:basic|sv_xcvr_reconfig_basic:s5|sv_xrbasic_lif:lif[0].logical_if|sv_xrbasic_lif_csr:lif_csr|sv_xrbasic_l2p_rom:l2pch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_xrbasic_l2p_addr QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_addr:l2paddr " "Elaborating entity \"sv_xrbasic_l2p_addr\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_addr:l2paddr\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_lif_csr.sv" "l2paddr" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_lif_csr.sv" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_mux QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux " "Elaborating entity \"csr_mux\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|csr_mux:pif_tbus_mux\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_lif.sv" "pif_tbus_mux" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xrbasic_lif.sv" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_xcvr_arbiter QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|alt_xcvr_arbiter:pif\[0\].pif_arb " "Elaborating entity \"alt_xcvr_arbiter\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|alt_xcvr_arbiter:pif\[0\].pif_arb\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_reconfig_basic.sv" "pif\[0\].pif_arb" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_reconfig_basic.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sv_reconfig_bundle_to_basic QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_reconfig_bundle_to_basic:bundle " "Elaborating entity \"sv_reconfig_bundle_to_basic\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_reconfig_bundle_to_basic:bundle\"" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_reconfig_basic.sv" "bundle" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/sv_xcvr_reconfig_basic.sv" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpcie_reconfig_driver QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_reconfig_driver:xcvrdrvgen3x4 " "Elaborating entity \"altpcie_reconfig_driver\" for hierarchy \"QSysDE5QGen3x4If128:pcie_system_inst\|altpcie_reconfig_driver:xcvrdrvgen3x4\"" {  } { { "db/ip/QSysDE5QGen3x4If128/QSysDE5QGen3x4If128.v" "xcvrdrvgen3x4" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/QSysDE5QGen3x4If128.v" 955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riffa_wrapper_de5 riffa_wrapper_de5:riffa " "Elaborating entity \"riffa_wrapper_de5\" for hierarchy \"riffa_wrapper_de5:riffa\"" {  } { { "../hdl/DE5QGen3x4If128.v" "riffa" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/hdl/DE5QGen3x4If128.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "translation_altera riffa_wrapper_de5:riffa\|translation_altera:trans " "Elaborating entity \"translation_altera\" for hierarchy \"riffa_wrapper_de5:riffa\|translation_altera:trans\"" {  } { { "../../riffa_wrapper_de5.v" "trans" { Text "/home/ersin/riffa/fpga/altera/de5/riffa_wrapper_de5.v" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280700 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RX_TLP_BAR_DECODE translation_altera.v(95) " "Output port \"RX_TLP_BAR_DECODE\" at translation_altera.v(95) has no driver" {  } { { "../../../../riffa_hdl/translation_altera.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/translation_altera.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643808280701 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|translation_altera:trans"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "engine_layer riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst " "Elaborating entity \"engine_layer\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\"" {  } { { "../../riffa_wrapper_de5.v" "engine_layer_inst" { Text "/home/ersin/riffa/fpga/altera/de5/riffa_wrapper_de5.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280707 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TX_TLP_START_OFFSET\[3..2\] engine_layer.v(81) " "Output port \"TX_TLP_START_OFFSET\[3..2\]\" at engine_layer.v(81) has no driver" {  } { { "../../../../riffa_hdl/engine_layer.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/engine_layer.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643808280710 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TX_TLP_END_OFFSET\[3..2\] engine_layer.v(83) " "Output port \"TX_TLP_END_OFFSET\[3..2\]\" at engine_layer.v(83) has no driver" {  } { { "../../../../riffa_hdl/engine_layer.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/engine_layer.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1643808280711 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_engine_classic riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst " "Elaborating entity \"rx_engine_classic\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\"" {  } { { "../../../../riffa_hdl/engine_layer.v" "rx_engine_classic_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/engine_layer.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:data_shiftreg_inst " "Elaborating entity \"shiftreg\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:data_shiftreg_inst\"" {  } { { "../../../../riffa_hdl/rx_engine_classic.v" "data_shiftreg_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/rx_engine_classic.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:sop_shiftreg_inst " "Elaborating entity \"shiftreg\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:sop_shiftreg_inst\"" {  } { { "../../../../riffa_hdl/rx_engine_classic.v" "sop_shiftreg_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/rx_engine_classic.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280730 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 shiftreg.v(76) " "Verilog HDL assignment warning at shiftreg.v(76): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/shiftreg.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/shiftreg.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808280730 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:sop_shiftreg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:eoff_shiftreg_inst " "Elaborating entity \"shiftreg\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:eoff_shiftreg_inst\"" {  } { { "../../../../riffa_hdl/rx_engine_classic.v" "eoff_shiftreg_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/rx_engine_classic.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280735 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 shiftreg.v(76) " "Verilog HDL assignment warning at shiftreg.v(76): truncated value with size 32 to match size of target (4)" {  } { { "../../../../riffa_hdl/shiftreg.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/shiftreg.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808280735 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|shiftreg:eoff_shiftreg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxr_engine_classic riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst " "Elaborating entity \"rxr_engine_classic\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\"" {  } { { "../../../../riffa_hdl/rx_engine_classic.v" "rxr_engine_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/rx_engine_classic.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280740 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_wEndFlag rxr_engine_classic.v(146) " "Verilog HDL or VHDL warning at rxr_engine_classic.v(146): object \"_wEndFlag\" assigned a value but never read" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643808280742 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wRxrDataReady rxr_engine_classic.v(163) " "Verilog HDL or VHDL warning at rxr_engine_classic.v(163): object \"wRxrDataReady\" assigned a value but never read" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643808280742 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 2 rxr_engine_classic.v(192) " "Verilog HDL assignment warning at rxr_engine_classic.v(192): truncated value with size 10 to match size of target (2)" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808280742 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "offset_to_mask riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|offset_to_mask:o2m_ef " "Elaborating entity \"offset_to_mask\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|offset_to_mask:o2m_ef\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "o2m_ef" { Text "/home/ersin/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:dw_enable " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:dw_enable\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "dw_enable" { Text "/home/ersin/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280752 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (4)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808280753 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:dw_enable"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:dw_pipeline " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:dw_pipeline\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "dw_pipeline" { Text "/home/ersin/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:dw_pipeline\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:dw_pipeline\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_DW0_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_DW0_register\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "metadata_DW0_register" { Text "/home/ersin/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_4DWH_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_4DWH_register\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "metadata_4DWH_register" { Text "/home/ersin/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280773 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (2)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808280773 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_4DWH_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_type_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_type_register\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "metadata_type_register" { Text "/home/ersin/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280778 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (5)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808280778 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_type_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_length_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:metadata_length_register\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "metadata_length_register" { Text "/home/ersin/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280783 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (10)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808280783 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:metadata_length_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:addr_DW0_bit_2_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|register:addr_DW0_bit_2_register\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "addr_DW0_bit_2_register" { Text "/home/ersin/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280788 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808280788 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxr_engine_classic:rxr_engine_inst|register:addr_DW0_bit_2_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:output_pipeline " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:output_pipeline\"" {  } { { "../../../../riffa_hdl/rxr_engine_classic.v" "output_pipeline" { Text "/home/ersin/riffa/fpga/riffa_hdl/rxr_engine_classic.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:output_pipeline\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxr_engine_classic:rxr_engine_inst\|pipeline:output_pipeline\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rxc_engine_classic riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst " "Elaborating entity \"rxc_engine_classic\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\"" {  } { { "../../../../riffa_hdl/rx_engine_classic.v" "rxc_engine_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/rx_engine_classic.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280804 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 2 rxc_engine_classic.v(168) " "Verilog HDL assignment warning at rxc_engine_classic.v(168): truncated value with size 10 to match size of target (2)" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808280806 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_DW0_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_DW0_register\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "metadata_DW0_register" { Text "/home/ersin/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_type_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_type_register\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "metadata_type_register" { Text "/home/ersin/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280816 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (5)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808280817 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_type_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_length_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_length_register\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "metadata_length_register" { Text "/home/ersin/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280821 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (10)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808280821 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_length_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_address_register " "Elaborating entity \"register\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|register:metadata_address_register\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "metadata_address_register" { Text "/home/ersin/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280825 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 register.v(59) " "Verilog HDL assignment warning at register.v(59): truncated value with size 32 to match size of target (7)" {  } { { "../../../../riffa_hdl/register.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/register.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808280826 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|rx_engine_classic:rx_engine_classic_inst|rxc_engine_classic:rxc_engine_inst|register:metadata_address_register"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|pipeline:output_pipeline " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|pipeline:output_pipeline\"" {  } { { "../../../../riffa_hdl/rxc_engine_classic.v" "output_pipeline" { Text "/home/ersin/riffa/fpga/riffa_hdl/rxc_engine_classic.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|pipeline:output_pipeline\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|rxc_engine_classic:rxc_engine_inst\|pipeline:output_pipeline\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_engine_classic riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst " "Elaborating entity \"tx_engine_classic\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\"" {  } { { "../../../../riffa_hdl/engine_layer.v" "tx_engine_classic_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/engine_layer.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280844 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wDoneEngRst tx_engine_classic.v(179) " "Verilog HDL or VHDL warning at tx_engine_classic.v(179): object \"wDoneEngRst\" assigned a value but never read" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_engine_classic.v" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643808280847 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txc_engine_classic riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst " "Elaborating entity \"txc_engine_classic\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "txc_engine_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_engine_classic.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txc_formatter_classic riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst " "Elaborating entity \"txc_formatter_classic\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\"" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "txc_formatter_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/txc_engine_classic.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280858 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 txc_engine_classic.v(298) " "Verilog HDL assignment warning at txc_engine_classic.v(298): truncated value with size 32 to match size of target (4)" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/txc_engine_classic.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808280859 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 txc_engine_classic.v(299) " "Verilog HDL assignment warning at txc_engine_classic.v(299): truncated value with size 32 to match size of target (10)" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/txc_engine_classic.v" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808280859 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|txc_formatter_classic:txc_formatter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:input_inst " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:input_inst\"" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "input_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/txc_engine_classic.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:input_inst\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:input_inst\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:output_inst " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:output_inst\"" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "output_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/txc_engine_classic.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:output_inst\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|txc_formatter_classic:txc_formatter_inst\|pipeline:output_inst\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_engine riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst " "Elaborating entity \"tx_engine\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\"" {  } { { "../../../../riffa_hdl/txc_engine_classic.v" "txc_engine_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/txc_engine_classic.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_data_pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst " "Elaborating entity \"tx_data_pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\"" {  } { { "../../../../riffa_hdl/tx_engine.v" "tx_data_pipeline_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_engine.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_data_shift riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst " "Elaborating entity \"tx_data_shift\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\"" {  } { { "../../../../riffa_hdl/tx_data_pipeline.v" "tx_shift_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_data_pipeline.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280899 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tx_data_shift.v(152) " "Verilog HDL assignment warning at tx_data_shift.v(152): truncated value with size 32 to match size of target (4)" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_data_shift.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808280901 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|pipeline:output_register " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|pipeline:output_register\"" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "output_register" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_data_shift.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|pipeline:output_register\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|pipeline:output_register\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|rotate:em_rotate_inst " "Elaborating entity \"rotate\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|rotate:em_rotate_inst\"" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "em_rotate_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_data_shift.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280917 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wShiftL rotate.v(59) " "Verilog HDL or VHDL warning at rotate.v(59): object \"wShiftL\" assigned a value but never read" {  } { { "../../../../riffa_hdl/rotate.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/rotate.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643808280918 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rotate:em_rotate_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "offset_flag_to_one_hot riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|offset_flag_to_one_hot:ef_onehot_inst " "Elaborating entity \"offset_flag_to_one_hot\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|offset_flag_to_one_hot:ef_onehot_inst\"" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "ef_onehot_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_data_shift.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotate riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|rotate:gen_rotates\[0\].select_rotate_inst_ " "Elaborating entity \"rotate\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|rotate:gen_rotates\[0\].select_rotate_inst_\"" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "gen_rotates\[0\].select_rotate_inst_" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_data_shift.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280929 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wShiftR rotate.v(58) " "Verilog HDL or VHDL warning at rotate.v(58): object \"wShiftR\" assigned a value but never read" {  } { { "../../../../riffa_hdl/rotate.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/rotate.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643808280929 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|rotate:gen_rotates[0].select_rotate_inst_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_hot_mux riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|one_hot_mux:gen_multiplexers\[0\].mux_inst_ " "Elaborating entity \"one_hot_mux\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_shift:tx_shift_inst\|one_hot_mux:gen_multiplexers\[0\].mux_inst_\"" {  } { { "../../../../riffa_hdl/tx_data_shift.v" "gen_multiplexers\[0\].mux_inst_" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_data_shift.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280937 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "one_hot_mux.v(78) " "Verilog HDL Case Statement information at one_hot_mux.v(78): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/one_hot_mux.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/one_hot_mux.v" 78 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643808280938 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_shift:tx_shift_inst|one_hot_mux:gen_multiplexers[0].mux_inst_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_data_fifo riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst " "Elaborating entity \"tx_data_fifo\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\"" {  } { { "../../../../riffa_hdl/tx_data_pipeline.v" "txdf_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_data_pipeline.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280947 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wRdTxDataPacketValid tx_data_fifo.v(115) " "Verilog HDL or VHDL warning at tx_data_fifo.v(115): object \"wRdTxDataPacketValid\" assigned a value but never read" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_data_fifo.v" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643808280948 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_v2 riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|counter_v2:packet_ctr_inst " "Elaborating entity \"counter_v2\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|counter_v2:packet_ctr_inst\"" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "packet_ctr_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_data_fifo.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280953 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 tx_data_fifo.v(314) " "Verilog HDL assignment warning at tx_data_fifo.v(314): truncated value with size 32 to match size of target (5)" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_data_fifo.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808280953 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:packet_ctr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 tx_data_fifo.v(316) " "Verilog HDL assignment warning at tx_data_fifo.v(316): truncated value with size 32 to match size of target (5)" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_data_fifo.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808280953 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:packet_ctr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 tx_data_fifo.v(318) " "Verilog HDL assignment warning at tx_data_fifo.v(318): truncated value with size 32 to match size of target (5)" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_data_fifo.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808280953 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|counter_v2:packet_ctr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:gen_regs_fifos\[0\].input_pipeline_inst_ " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:gen_regs_fifos\[0\].input_pipeline_inst_\"" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "gen_regs_fifos\[0\].input_pipeline_inst_" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_data_fifo.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:gen_regs_fifos\[0\].input_pipeline_inst_\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:gen_regs_fifos\[0\].input_pipeline_inst_\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_ " "Elaborating entity \"fifo\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\"" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "gen_regs_fifos\[0\].fifo_inst_" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_data_fifo.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scsdpram riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem " "Elaborating entity \"scsdpram\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\"" {  } { { "../../../../riffa_hdl/fifo.v" "mem" { Text "/home/ersin/riffa/fpga/riffa_hdl/fifo.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|shiftreg:shiftreg_wr_delay_inst " "Elaborating entity \"shiftreg\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|shiftreg:shiftreg_wr_delay_inst\"" {  } { { "../../../../riffa_hdl/fifo.v" "shiftreg_wr_delay_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/fifo.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808280981 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rDataShift shiftreg.v(63) " "Verilog HDL or VHDL warning at shiftreg.v(63): object \"rDataShift\" assigned a value but never read" {  } { { "../../../../riffa_hdl/shiftreg.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/shiftreg.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643808280981 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_data_pipeline:tx_data_pipeline_inst|tx_data_fifo:txdf_inst|fifo:gen_regs_fifos[0].fifo_inst_|shiftreg:shiftreg_wr_delay_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:packet_valid_reg " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:packet_valid_reg\"" {  } { { "../../../../riffa_hdl/tx_data_fifo.v" "packet_valid_reg" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_data_fifo.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:packet_valid_reg\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|pipeline:packet_valid_reg\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_hdr_fifo riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst " "Elaborating entity \"tx_hdr_fifo\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\"" {  } { { "../../../../riffa_hdl/tx_engine.v" "txhf_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_engine.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|pipeline:input_pipeline_inst " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|pipeline:input_pipeline_inst\"" {  } { { "../../../../riffa_hdl/tx_hdr_fifo.v" "input_pipeline_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_hdr_fifo.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|pipeline:input_pipeline_inst\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|pipeline:input_pipeline_inst\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst " "Elaborating entity \"fifo\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\"" {  } { { "../../../../riffa_hdl/tx_hdr_fifo.v" "fifo_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_hdr_fifo.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scsdpram riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem " "Elaborating entity \"scsdpram\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\"" {  } { { "../../../../riffa_hdl/fifo.v" "mem" { Text "/home/ersin/riffa/fpga/riffa_hdl/fifo.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_alignment_pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst " "Elaborating entity \"tx_alignment_pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\"" {  } { { "../../../../riffa_hdl/tx_engine.v" "tx_alignment_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_engine.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281055 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 tx_alignment_pipeline.v(212) " "Verilog HDL assignment warning at tx_alignment_pipeline.v(212): truncated value with size 32 to match size of target (16)" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808281058 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 tx_alignment_pipeline.v(250) " "Verilog HDL assignment warning at tx_alignment_pipeline.v(250): truncated value with size 32 to match size of target (3)" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808281058 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[3\]\[31..23\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[3\]\[31..23\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1643808281058 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[3\]\[19\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[3\]\[19\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1643808281058 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[3\]\[15\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[3\]\[15\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1643808281058 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[3\]\[11..0\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[3\]\[11..0\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1643808281058 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[2\]\[31..23\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[2\]\[31..23\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1643808281058 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[2\]\[19\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[2\]\[19\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1643808281058 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[2\]\[15\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[2\]\[15\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1643808281058 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[2\]\[11..0\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[2\]\[11..0\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1643808281058 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[1\]\[31..23\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[1\]\[31..23\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1643808281058 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[1\]\[19\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[1\]\[19\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1643808281058 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[1\]\[15\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[1\]\[15\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1643808281058 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[1\]\[11..0\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[1\]\[11..0\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1643808281058 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[0\]\[31..23\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[0\]\[31..23\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1643808281058 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[0\]\[19\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[0\]\[19\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1643808281058 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[0\]\[15\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[0\]\[15\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1643808281058 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "wSchedule\[0\]\[11..0\] 0 tx_alignment_pipeline.v(163) " "Net \"wSchedule\[0\]\[11..0\]\" at tx_alignment_pipeline.v(163) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 163 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1643808281058 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wSchedule " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wSchedule\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1643808281058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:compute_reg " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:compute_reg\"" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "compute_reg" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281068 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:compute_reg\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:compute_reg\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:select_reg " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:select_reg\"" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "select_reg" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:select_reg\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:select_reg\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|counter:satctr_inst " "Elaborating entity \"counter\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|counter:satctr_inst\"" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "satctr_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281092 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 counter.v(69) " "Verilog HDL assignment warning at counter.v(69): truncated value with size 32 to match size of target (2)" {  } { { "../../../../riffa_hdl/counter.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/counter.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808281092 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:satctr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|counter:pktctr_inst " "Elaborating entity \"counter\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|counter:pktctr_inst\"" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "pktctr_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281097 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 counter.v(69) " "Verilog HDL assignment warning at counter.v(69): truncated value with size 32 to match size of target (16)" {  } { { "../../../../riffa_hdl/counter.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/counter.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808281098 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:gen_data_input_regs\[0\].data_register_ " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:gen_data_input_regs\[0\].data_register_\"" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "gen_data_input_regs\[0\].data_register_" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:gen_data_input_regs\[0\].data_register_\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:gen_data_input_regs\[0\].data_register_\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|mux:gen_packet_format_multiplexers\[0\].dw_mux_ " "Elaborating entity \"mux\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|mux:gen_packet_format_multiplexers\[0\].dw_mux_\"" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "gen_packet_format_multiplexers\[0\].dw_mux_" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_select riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|mux:gen_packet_format_multiplexers\[0\].dw_mux_\|mux_select:mux_select_inst " "Elaborating entity \"mux_select\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|mux:gen_packet_format_multiplexers\[0\].dw_mux_\|mux_select:mux_select_inst\"" {  } { { "../../../../riffa_hdl/mux.v" "mux_select_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/mux.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:output_register_inst " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:output_register_inst\"" {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "output_register_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:output_register_inst\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_alignment_pipeline:tx_alignment_inst\|pipeline:output_register_inst\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txr_engine_classic riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst " "Elaborating entity \"txr_engine_classic\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "txr_engine_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_engine_classic.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "txr_formatter_classic riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|txr_formatter_classic:txr_formatter_inst " "Elaborating entity \"txr_formatter_classic\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|txr_formatter_classic:txr_formatter_inst\"" {  } { { "../../../../riffa_hdl/txr_engine_classic.v" "txr_formatter_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/txr_engine_classic.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281159 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 txr_engine_classic.v(303) " "Verilog HDL assignment warning at txr_engine_classic.v(303): truncated value with size 32 to match size of target (4)" {  } { { "../../../../riffa_hdl/txr_engine_classic.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/txr_engine_classic.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808281160 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 txr_engine_classic.v(304) " "Verilog HDL assignment warning at txr_engine_classic.v(304): truncated value with size 32 to match size of target (10)" {  } { { "../../../../riffa_hdl/txr_engine_classic.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/txr_engine_classic.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808281160 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txr_engine_classic:txr_engine_inst|txr_formatter_classic:txr_formatter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_mux riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst " "Elaborating entity \"tx_mux\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "tx_mux_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_engine_classic.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|pipeline:txr_capture_inst " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|pipeline:txr_capture_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "txr_capture_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_engine_classic.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|pipeline:txr_capture_inst\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|pipeline:txr_capture_inst\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_arbiter riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_arbiter:tx_arbiter_inst " "Elaborating entity \"tx_arbiter\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_arbiter:tx_arbiter_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "tx_arbiter_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_engine_classic.v" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281289 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 tx_engine_classic.v(728) " "Verilog HDL assignment warning at tx_engine_classic.v(728): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_engine_classic.v" 728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808281289 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_arbiter:tx_arbiter_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 tx_engine_classic.v(765) " "Verilog HDL assignment warning at tx_engine_classic.v(765): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_engine_classic.v" 765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808281289 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|tx_mux:tx_mux_inst|tx_arbiter:tx_arbiter_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_phi riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_phi:tx_phi_inst " "Elaborating entity \"tx_phi\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_phi:tx_phi_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "tx_phi_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_engine_classic.v" 614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_phi:tx_phi_inst\|mux:mux_inst " "Elaborating entity \"mux\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_phi:tx_phi_inst\|mux:mux_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "mux_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_engine_classic.v" 901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_select riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_phi:tx_phi_inst\|mux:mux_inst\|mux_select:mux_select_inst " "Elaborating entity \"mux_select\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|tx_mux:tx_mux_inst\|tx_phi:tx_phi_inst\|mux:mux_inst\|mux_select:mux_select_inst\"" {  } { { "../../../../riffa_hdl/mux.v" "mux_select_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/mux.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|shiftreg:rst_shiftreg " "Elaborating entity \"shiftreg\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|shiftreg:rst_shiftreg\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "rst_shiftreg" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_engine_classic.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281315 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 shiftreg.v(76) " "Verilog HDL assignment warning at shiftreg.v(76): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/shiftreg.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/shiftreg.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808281315 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|shiftreg:rst_shiftreg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_controller riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|reset_controller:rc_inst " "Elaborating entity \"reset_controller\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|reset_controller:rc_inst\"" {  } { { "../../../../riffa_hdl/tx_engine_classic.v" "rc_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_engine_classic.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281319 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "reset_controller.v(101) " "Verilog HDL Case Statement information at reset_controller.v(101): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/reset_controller.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/reset_controller.v" 101 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643808281320 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|reset_controller:rc_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|reset_controller:rc_inst\|counter:rst_counter " "Elaborating entity \"counter\" for hierarchy \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|reset_controller:rc_inst\|counter:rst_counter\"" {  } { { "../../../../riffa_hdl/reset_controller.v" "rst_counter" { Text "/home/ersin/riffa/fpga/riffa_hdl/reset_controller.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281324 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 counter.v(69) " "Verilog HDL assignment warning at counter.v(69): truncated value with size 32 to match size of target (5)" {  } { { "../../../../riffa_hdl/counter.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/counter.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808281324 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|reset_controller:rc_inst|counter:rst_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riffa riffa_wrapper_de5:riffa\|riffa:riffa_inst " "Elaborating entity \"riffa\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\"" {  } { { "../../riffa_wrapper_de5.v" "riffa_inst" { Text "/home/ersin/riffa/fpga/altera/de5/riffa_wrapper_de5.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281332 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "56 32 riffa.v(290) " "Verilog HDL assignment warning at riffa.v(290): truncated value with size 56 to match size of target (32)" {  } { { "../../../../riffa_hdl/riffa.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/riffa.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808281337 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de5:riffa\|riffa:riffa_inst\|pipeline:txc_meta_hold " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|pipeline:txc_meta_hold\"" {  } { { "../../../../riffa_hdl/riffa.v" "txc_meta_hold" { Text "/home/ersin/riffa/fpga/riffa_hdl/riffa.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de5:riffa\|riffa:riffa_inst\|pipeline:txc_meta_hold\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|pipeline:txc_meta_hold\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_extender riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst " "Elaborating entity \"reset_extender\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst\"" {  } { { "../../../../riffa_hdl/riffa.v" "reset_extender_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/riffa.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst\|counter:rst_counter " "Elaborating entity \"counter\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reset_extender:reset_extender_inst\|counter:rst_counter\"" {  } { { "../../../../riffa_hdl/reset_extender.v" "rst_counter" { Text "/home/ersin/riffa/fpga/riffa_hdl/reset_extender.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281357 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(69) " "Verilog HDL assignment warning at counter.v(69): truncated value with size 32 to match size of target (4)" {  } { { "../../../../riffa_hdl/counter.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/counter.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808281357 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|reset_extender:reset_extender_inst|counter:rst_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reorder_queue riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue " "Elaborating entity \"reorder_queue\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\"" {  } { { "../../../../riffa_hdl/riffa.v" "reorderQueue" { Text "/home/ersin/riffa/fpga/riffa_hdl/riffa.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1clk_1w_1r riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[0\].ram " "Elaborating entity \"ram_1clk_1w_1r\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[0\].ram\"" {  } { { "../../../../riffa_hdl/reorder_queue.v" "rams\[0\].ram" { Text "/home/ersin/riffa/fpga/riffa_hdl/reorder_queue.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1clk_1w_1r riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam " "Elaborating entity \"ram_1clk_1w_1r\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\"" {  } { { "../../../../riffa_hdl/reorder_queue.v" "pktRam" { Text "/home/ersin/riffa/fpga/riffa_hdl/reorder_queue.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1clk_1w_1r riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam " "Elaborating entity \"ram_1clk_1w_1r\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\"" {  } { { "../../../../riffa_hdl/reorder_queue.v" "mapRam" { Text "/home/ersin/riffa/fpga/riffa_hdl/reorder_queue.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reorder_queue_input riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input " "Elaborating entity \"reorder_queue_input\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\"" {  } { { "../../../../riffa_hdl/reorder_queue.v" "data_input" { Text "/home/ersin/riffa/fpga/riffa_hdl/reorder_queue.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281389 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 reorder_queue_input.v(149) " "Verilog HDL assignment warning at reorder_queue_input.v(149): truncated value with size 32 to match size of target (3)" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/reorder_queue_input.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808281393 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 reorder_queue_input.v(205) " "Verilog HDL assignment warning at reorder_queue_input.v(205): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/reorder_queue_input.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808281393 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 reorder_queue_input.v(235) " "Verilog HDL assignment warning at reorder_queue_input.v(235): truncated value with size 32 to match size of target (1)" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/reorder_queue_input.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808281393 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|reorder_queue:reorderQueue|reorder_queue_input:data_input"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1clk_1w_1r riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam " "Elaborating entity \"ram_1clk_1w_1r\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\"" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "countRam" { Text "/home/ersin/riffa/fpga/riffa_hdl/reorder_queue_input.v" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1clk_1w_1r riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:posRam " "Elaborating entity \"ram_1clk_1w_1r\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:posRam\"" {  } { { "../../../../riffa_hdl/reorder_queue_input.v" "posRam" { Text "/home/ersin/riffa/fpga/riffa_hdl/reorder_queue_input.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reorder_queue_output riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output " "Elaborating entity \"reorder_queue_output\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_output:data_output\"" {  } { { "../../../../riffa_hdl/reorder_queue.v" "data_output" { Text "/home/ersin/riffa/fpga/riffa_hdl/reorder_queue.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers riffa_wrapper_de5:riffa\|riffa:riffa_inst\|registers:reg_inst " "Elaborating entity \"registers\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|registers:reg_inst\"" {  } { { "../../../../riffa_hdl/riffa.v" "reg_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/riffa.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281416 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wRdMemory registers.v(162) " "Verilog HDL or VHDL warning at registers.v(162): object \"wRdMemory\" assigned a value but never read" {  } { { "../../../../riffa_hdl/registers.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/registers.v" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643808281419 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|registers:reg_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 registers.v(235) " "Verilog HDL assignment warning at registers.v(235): truncated value with size 64 to match size of target (32)" {  } { { "../../../../riffa_hdl/registers.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/registers.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808281419 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|registers:reg_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "registers.v(237) " "Verilog HDL or VHDL warning at the registers.v(237): index expression is not wide enough to address all of the elements in the array" {  } { { "../../../../riffa_hdl/registers.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/registers.v" 237 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1643808281419 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|registers:reg_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "__wRdMemory\[31..16\] 0 registers.v(160) " "Net \"__wRdMemory\[31..16\]\" at registers.v(160) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/registers.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/registers.v" 160 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1643808281419 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|registers:reg_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "__wRdMemory\[7..0\] 0 registers.v(160) " "Net \"__wRdMemory\[7..0\]\" at registers.v(160) has no driver or initial value, using a default initial value '0'" {  } { { "../../../../riffa_hdl/registers.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/registers.v" 160 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1643808281419 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|registers:reg_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de5:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:rxr_input_register " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:rxr_input_register\"" {  } { { "../../../../riffa_hdl/registers.v" "rxr_input_register" { Text "/home/ersin/riffa/fpga/riffa_hdl/registers.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de5:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:rxr_input_register\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:rxr_input_register\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux riffa_wrapper_de5:riffa\|riffa:riffa_inst\|registers:reg_inst\|demux:field_demux " "Elaborating entity \"demux\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|registers:reg_inst\|demux:field_demux\"" {  } { { "../../../../riffa_hdl/registers.v" "field_demux" { Text "/home/ersin/riffa/fpga/riffa_hdl/registers.v" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux riffa_wrapper_de5:riffa\|riffa:riffa_inst\|registers:reg_inst\|demux:tx_len_ready_demux " "Elaborating entity \"demux\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|registers:reg_inst\|demux:tx_len_ready_demux\"" {  } { { "../../../../riffa_hdl/registers.v" "tx_len_ready_demux" { Text "/home/ersin/riffa/fpga/riffa_hdl/registers.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de5:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:chnl_output_register " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:chnl_output_register\"" {  } { { "../../../../riffa_hdl/registers.v" "chnl_output_register" { Text "/home/ersin/riffa/fpga/riffa_hdl/registers.v" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de5:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:chnl_output_register\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:chnl_output_register\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline riffa_wrapper_de5:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:txc_output_register " "Elaborating entity \"pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:txc_output_register\"" {  } { { "../../../../riffa_hdl/registers.v" "txc_output_register" { Text "/home/ersin/riffa/fpga/riffa_hdl/registers.v" 561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_pipeline riffa_wrapper_de5:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:txc_output_register\|reg_pipeline:pipeline_inst " "Elaborating entity \"reg_pipeline\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|registers:reg_inst\|pipeline:txc_output_register\|reg_pipeline:pipeline_inst\"" {  } { { "../../../../riffa_hdl/pipeline.v" "pipeline_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/pipeline.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "recv_credit_flow_ctrl riffa_wrapper_de5:riffa\|riffa:riffa_inst\|recv_credit_flow_ctrl:rc_fc " "Elaborating entity \"recv_credit_flow_ctrl\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|recv_credit_flow_ctrl:rc_fc\"" {  } { { "../../../../riffa_hdl/riffa.v" "rc_fc" { Text "/home/ersin/riffa/fpga/riffa_hdl/riffa.v" 567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281475 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 8 recv_credit_flow_ctrl.v(81) " "Verilog HDL assignment warning at recv_credit_flow_ctrl.v(81): truncated value with size 13 to match size of target (8)" {  } { { "../../../../riffa_hdl/recv_credit_flow_ctrl.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/recv_credit_flow_ctrl.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808281476 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 12 recv_credit_flow_ctrl.v(82) " "Verilog HDL assignment warning at recv_credit_flow_ctrl.v(82): truncated value with size 13 to match size of target (12)" {  } { { "../../../../riffa_hdl/recv_credit_flow_ctrl.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/recv_credit_flow_ctrl.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808281476 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|recv_credit_flow_ctrl:rc_fc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt riffa_wrapper_de5:riffa\|riffa:riffa_inst\|interrupt:intr " "Elaborating entity \"interrupt\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|interrupt:intr\"" {  } { { "../../../../riffa_hdl/riffa.v" "intr" { Text "/home/ersin/riffa/fpga/riffa_hdl/riffa.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interrupt_controller riffa_wrapper_de5:riffa\|riffa:riffa_inst\|interrupt:intr\|interrupt_controller:intrCtlr " "Elaborating entity \"interrupt_controller\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|interrupt:intr\|interrupt_controller:intrCtlr\"" {  } { { "../../../../riffa_hdl/interrupt.v" "intrCtlr" { Text "/home/ersin/riffa/fpga/riffa_hdl/interrupt.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_multiplexer riffa_wrapper_de5:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst " "Elaborating entity \"tx_multiplexer\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\"" {  } { { "../../../../riffa_hdl/riffa.v" "tx_mux_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/riffa.v" 647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo riffa_wrapper_de5:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo " "Elaborating entity \"fifo\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\"" {  } { { "../../../../riffa_hdl/tx_multiplexer.v" "req_ack_fifo" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_multiplexer.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scsdpram riffa_wrapper_de5:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem " "Elaborating entity \"scsdpram\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\"" {  } { { "../../../../riffa_hdl/fifo.v" "mem" { Text "/home/ersin/riffa/fpga/riffa_hdl/fifo.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_multiplexer_128 riffa_wrapper_de5:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_128:tx_mux_128_inst " "Elaborating entity \"tx_multiplexer_128\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_128:tx_mux_128_inst\"" {  } { { "../../../../riffa_hdl/tx_multiplexer.v" "tx_mux_128_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_multiplexer.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281508 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wCountChnlShiftDW tx_multiplexer_128.v(129) " "Verilog HDL or VHDL warning at tx_multiplexer_128.v(129): object \"wCountChnlShiftDW\" assigned a value but never read" {  } { { "../../../../riffa_hdl/tx_multiplexer_128.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_multiplexer_128.v" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1643808281510 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 tx_multiplexer_128.v(129) " "Verilog HDL assignment warning at tx_multiplexer_128.v(129): truncated value with size 32 to match size of target (12)" {  } { { "../../../../riffa_hdl/tx_multiplexer_128.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_multiplexer_128.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808281510 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tx_multiplexer_128.v(251) " "Verilog HDL Case Statement information at tx_multiplexer_128.v(251): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/tx_multiplexer_128.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_multiplexer_128.v" 251 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643808281510 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 tx_multiplexer_128.v(399) " "Verilog HDL assignment warning at tx_multiplexer_128.v(399): truncated value with size 32 to match size of target (2)" {  } { { "../../../../riffa_hdl/tx_multiplexer_128.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_multiplexer_128.v" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808281511 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tx_multiplexer_128.v(405) " "Verilog HDL assignment warning at tx_multiplexer_128.v(405): truncated value with size 32 to match size of target (4)" {  } { { "../../../../riffa_hdl/tx_multiplexer_128.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_multiplexer_128.v" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808281511 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|tx_multiplexer:tx_mux_inst|tx_multiplexer_128:tx_mux_128_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_engine_selector riffa_wrapper_de5:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_128:tx_mux_128_inst\|tx_engine_selector:selRd " "Elaborating entity \"tx_engine_selector\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|tx_multiplexer_128:tx_mux_128_inst\|tx_engine_selector:selRd\"" {  } { { "../../../../riffa_hdl/tx_multiplexer_128.v" "selRd" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_multiplexer_128.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel " "Elaborating entity \"channel\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\"" {  } { { "../../../../riffa_hdl/riffa.v" "channels\[0\].channel" { Text "/home/ersin/riffa/fpga/riffa_hdl/riffa.v" 737 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "channel_128 riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel " "Elaborating entity \"channel_128\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\"" {  } { { "../../../../riffa_hdl/channel.v" "channel" { Text "/home/ersin/riffa/fpga/riffa_hdl/channel.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_port_128 riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort " "Elaborating entity \"rx_port_128\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\"" {  } { { "../../../../riffa_hdl/channel_128.v" "rxPort" { Text "/home/ersin/riffa/fpga/riffa_hdl/channel_128.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_packer_128 riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|fifo_packer_128:mainFifoPacker " "Elaborating entity \"fifo_packer_128\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|fifo_packer_128:mainFifoPacker\"" {  } { { "../../../../riffa_hdl/rx_port_128.v" "mainFifoPacker" { Text "/home/ersin/riffa/fpga/riffa_hdl/rx_port_128.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_fifo_fwft riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo " "Elaborating entity \"async_fifo_fwft\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\"" {  } { { "../../../../riffa_hdl/rx_port_128.v" "mainFifo" { Text "/home/ersin/riffa/fpga/riffa_hdl/rx_port_128.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_fifo riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo " "Elaborating entity \"async_fifo\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\"" {  } { { "../../../../riffa_hdl/async_fifo_fwft.v" "fifo" { Text "/home/ersin/riffa/fpga/riffa_hdl/async_fifo_fwft.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_2clk_1w_1r riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem " "Elaborating entity \"ram_2clk_1w_1r\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "mem" { Text "/home/ersin/riffa/fpga/riffa_hdl/async_fifo.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_cmp riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare " "Elaborating entity \"async_cmp\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|async_cmp:asyncCompare\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "asyncCompare" { Text "/home/ersin/riffa/fpga/riffa_hdl/async_fifo.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rd_ptr_empty riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty " "Elaborating entity \"rd_ptr_empty\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "rdPtrEmpty" { Text "/home/ersin/riffa/fpga/riffa_hdl/async_fifo.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wr_ptr_full riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|wr_ptr_full:wrPtrFull " "Elaborating entity \"wr_ptr_full\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|wr_ptr_full:wrPtrFull\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "wrPtrFull" { Text "/home/ersin/riffa/fpga/riffa_hdl/async_fifo.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgRxFifo " "Elaborating entity \"sync_fifo\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgRxFifo\"" {  } { { "../../../../riffa_hdl/rx_port_128.v" "sgRxFifo" { Text "/home/ersin/riffa/fpga/riffa_hdl/rx_port_128.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1clk_1w_1r riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgRxFifo\|ram_1clk_1w_1r:mem " "Elaborating entity \"ram_1clk_1w_1r\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgRxFifo\|ram_1clk_1w_1r:mem\"" {  } { { "../../../../riffa_hdl/sync_fifo.v" "mem" { Text "/home/ersin/riffa/fpga/riffa_hdl/sync_fifo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sg_list_requester riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sg_list_requester:sgRxReq " "Elaborating entity \"sg_list_requester\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sg_list_requester:sgRxReq\"" {  } { { "../../../../riffa_hdl/rx_port_128.v" "sgRxReq" { Text "/home/ersin/riffa/fpga/riffa_hdl/rx_port_128.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281605 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sg_list_requester.v(197) " "Verilog HDL Case Statement information at sg_list_requester.v(197): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/sg_list_requester.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/sg_list_requester.v" 197 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643808281606 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|sg_list_requester:sgRxReq"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_port_requester_mux riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_requester_mux:requesterMux " "Elaborating entity \"rx_port_requester_mux\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_requester_mux:requesterMux\"" {  } { { "../../../../riffa_hdl/rx_port_128.v" "requesterMux" { Text "/home/ersin/riffa/fpga/riffa_hdl/rx_port_128.v" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sg_list_reader_128 riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sg_list_reader_128:sgListReader " "Elaborating entity \"sg_list_reader_128\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sg_list_reader_128:sgListReader\"" {  } { { "../../../../riffa_hdl/rx_port_128.v" "sgListReader" { Text "/home/ersin/riffa/fpga/riffa_hdl/rx_port_128.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_port_reader riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_reader:reader " "Elaborating entity \"rx_port_reader\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_reader:reader\"" {  } { { "../../../../riffa_hdl/rx_port_128.v" "reader" { Text "/home/ersin/riffa/fpga/riffa_hdl/rx_port_128.v" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281623 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rx_port_reader.v(238) " "Verilog HDL Case Statement information at rx_port_reader.v(238): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/rx_port_reader.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/rx_port_reader.v" 238 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643808281626 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "rx_port_reader.v(348) " "Verilog HDL Case Statement information at rx_port_reader.v(348): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/rx_port_reader.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/rx_port_reader.v" 348 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643808281626 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|rx_port_128:rxPort|rx_port_reader:reader"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_port_channel_gate riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_channel_gate:gate " "Elaborating entity \"rx_port_channel_gate\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_channel_gate:gate\"" {  } { { "../../../../riffa_hdl/rx_port_128.v" "gate" { Text "/home/ersin/riffa/fpga/riffa_hdl/rx_port_128.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cross_domain_signal riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_channel_gate:gate\|cross_domain_signal:rxSig " "Elaborating entity \"cross_domain_signal\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_channel_gate:gate\|cross_domain_signal:rxSig\"" {  } { { "../../../../riffa_hdl/rx_port_channel_gate.v" "rxSig" { Text "/home/ersin/riffa/fpga/riffa_hdl/rx_port_channel_gate.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "syncff riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_channel_gate:gate\|cross_domain_signal:rxSig\|syncff:sigAtoB " "Elaborating entity \"syncff\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_channel_gate:gate\|cross_domain_signal:rxSig\|syncff:sigAtoB\"" {  } { { "../../../../riffa_hdl/cross_domain_signal.v" "sigAtoB" { Text "/home/ersin/riffa/fpga/riffa_hdl/cross_domain_signal.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ff riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_channel_gate:gate\|cross_domain_signal:rxSig\|syncff:sigAtoB\|ff:syncFF " "Elaborating entity \"ff\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|rx_port_channel_gate:gate\|cross_domain_signal:rxSig\|syncff:sigAtoB\|ff:syncFF\"" {  } { { "../../../../riffa_hdl/syncff.v" "syncFF" { Text "/home/ersin/riffa/fpga/riffa_hdl/syncff.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_port_128 riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort " "Elaborating entity \"tx_port_128\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\"" {  } { { "../../../../riffa_hdl/channel_128.v" "txPort" { Text "/home/ersin/riffa/fpga/riffa_hdl/channel_128.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_port_channel_gate_128 riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate " "Elaborating entity \"tx_port_channel_gate_128\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\"" {  } { { "../../../../riffa_hdl/tx_port_128.v" "gate" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_port_128.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_fifo riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo " "Elaborating entity \"async_fifo\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\"" {  } { { "../../../../riffa_hdl/tx_port_channel_gate_128.v" "fifo" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_port_channel_gate_128.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_2clk_1w_1r riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem " "Elaborating entity \"ram_2clk_1w_1r\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "mem" { Text "/home/ersin/riffa/fpga/riffa_hdl/async_fifo.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_cmp riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare " "Elaborating entity \"async_cmp\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|async_cmp:asyncCompare\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "asyncCompare" { Text "/home/ersin/riffa/fpga/riffa_hdl/async_fifo.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rd_ptr_empty riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty " "Elaborating entity \"rd_ptr_empty\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|rd_ptr_empty:rdPtrEmpty\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "rdPtrEmpty" { Text "/home/ersin/riffa/fpga/riffa_hdl/async_fifo.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wr_ptr_full riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|wr_ptr_full:wrPtrFull " "Elaborating entity \"wr_ptr_full\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|wr_ptr_full:wrPtrFull\"" {  } { { "../../../../riffa_hdl/async_fifo.v" "wrPtrFull" { Text "/home/ersin/riffa/fpga/riffa_hdl/async_fifo.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_port_monitor_128 riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_monitor_128:monitor " "Elaborating entity \"tx_port_monitor_128\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_monitor_128:monitor\"" {  } { { "../../../../riffa_hdl/tx_port_128.v" "monitor" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_port_128.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281704 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tx_port_monitor_128.v(138) " "Verilog HDL Case Statement information at tx_port_monitor_128.v(138): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/tx_port_monitor_128.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_port_monitor_128.v" 138 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643808281705 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_monitor_128:monitor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_port_buffer_128 riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer " "Elaborating entity \"tx_port_buffer_128\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\"" {  } { { "../../../../riffa_hdl/tx_port_128.v" "buffer" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_port_128.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281710 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 tx_port_buffer_128.v(198) " "Verilog HDL assignment warning at tx_port_buffer_128.v(198): truncated value with size 32 to match size of target (2)" {  } { { "../../../../riffa_hdl/tx_port_buffer_128.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_port_buffer_128.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808281712 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_buffer_128:buffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_fifo riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo " "Elaborating entity \"sync_fifo\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo\"" {  } { { "../../../../riffa_hdl/tx_port_buffer_128.v" "fifo" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_port_buffer_128.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_1clk_1w_1r riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem " "Elaborating entity \"ram_1clk_1w_1r\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\"" {  } { { "../../../../riffa_hdl/sync_fifo.v" "mem" { Text "/home/ersin/riffa/fpga/riffa_hdl/sync_fifo.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_port_writer riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_writer:writer " "Elaborating entity \"tx_port_writer\" for hierarchy \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_writer:writer\"" {  } { { "../../../../riffa_hdl/tx_port_128.v" "writer" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_port_128.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281730 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tx_port_writer.v(217) " "Verilog HDL Case Statement information at tx_port_writer.v(217): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/tx_port_writer.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_port_writer.v" 217 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643808281733 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 tx_port_writer.v(279) " "Verilog HDL assignment warning at tx_port_writer.v(279): truncated value with size 32 to match size of target (10)" {  } { { "../../../../riffa_hdl/tx_port_writer.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_port_writer.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1643808281733 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tx_port_writer.v(348) " "Verilog HDL Case Statement information at tx_port_writer.v(348): all case item expressions in this case statement are onehot" {  } { { "../../../../riffa_hdl/tx_port_writer.v" "" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_port_writer.v" 348 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1643808281733 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|riffa:riffa_inst|channel:channels[0].channel|channel_128:channel|tx_port_128:txPort|tx_port_writer:writer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chnl_tester chnl_tester:test_channels\[0\].chnl_tester_i " "Elaborating entity \"chnl_tester\" for hierarchy \"chnl_tester:test_channels\[0\].chnl_tester_i\"" {  } { { "../hdl/DE5QGen3x4If128.v" "test_channels\[0\].chnl_tester_i" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/hdl/DE5QGen3x4If128.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808281741 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "VALUE pktctr_inst 15 16 " "Port \"VALUE\" on the entity instantiation of \"pktctr_inst\" is connected to a signal of width 15. The formal width of the signal in the module is 16.  The extra bits will be left dangling without any fan-out logic." {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "pktctr_inst" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 422 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1643808285147 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|counter:pktctr_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "OFFSET len_mask 32 2 " "Port \"OFFSET\" on the entity instantiation of \"len_mask\" is connected to a signal of width 32. The formal width of the signal in the module is 2.  The extra bits will be ignored." {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "len_mask" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 291 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1643808285153 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|offset_to_mask:len_mask"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "OFFSET_ENABLE len_mask 32 1 " "Port \"OFFSET_ENABLE\" on the entity instantiation of \"len_mask\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "len_mask" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 291 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1643808285153 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|offset_to_mask:len_mask"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "OFFSET_ENABLE packet_mask 32 1 " "Port \"OFFSET_ENABLE\" on the entity instantiation of \"packet_mask\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "../../../../riffa_hdl/tx_alignment_pipeline.v" "packet_mask" { Text "/home/ersin/riffa/fpga/riffa_hdl/tx_alignment_pipeline.v" 278 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1643808285154 "|DE5QGen3x4If128|riffa_wrapper_de5:riffa|engine_layer:engine_layer_inst|tx_engine_classic:tx_engine_classic_inst|txc_engine_classic:txc_engine_inst|tx_engine:txc_engine_inst|tx_alignment_pipeline:tx_alignment_inst|offset_to_mask:packet_mask"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "2 " "Ignored 2 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "2 " "Ignored 2 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1643808289257 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1643808289257 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1643808291890 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "27 " "Inferred 27 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 128 " "Parameter WIDTH_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 128 " "Parameter WIDTH_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 129 " "Parameter WIDTH_A set to 129" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 129 " "Parameter WIDTH_B set to 129" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgTxFifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgTxFifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 94 " "Parameter WIDTH_A set to 94" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 94 " "Parameter WIDTH_B set to 94" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgRxFifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgRxFifo\|ram_1clk_1w_1r:mem\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 94 " "Parameter WIDTH_A set to 94" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 94 " "Parameter WIDTH_B set to 94" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 128 " "Parameter WIDTH_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 128 " "Parameter WIDTH_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 1 " "Parameter WIDTH_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:posRam\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:posRam\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 20 " "Parameter WIDTH_A set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 20 " "Parameter WIDTH_B set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 6 " "Parameter WIDTH_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 6 " "Parameter WIDTH_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[3\].ram\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[3\].ram\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[2\].ram\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[2\].ram\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[1\].ram\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[1\].ram\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[0\].ram\|rRAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[0\].ram\|rRAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 123 " "Parameter WIDTH_A set to 123" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 123 " "Parameter WIDTH_B set to 123" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[3\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[3\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 33 " "Parameter WIDTH_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 33 " "Parameter WIDTH_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[2\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[2\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 33 " "Parameter WIDTH_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 33 " "Parameter WIDTH_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[1\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[1\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 33 " "Parameter WIDTH_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 33 " "Parameter WIDTH_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 33 " "Parameter WIDTH_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 33 " "Parameter WIDTH_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 62 " "Parameter WIDTH_A set to 62" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 62 " "Parameter WIDTH_B set to 62" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[3\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[3\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 33 " "Parameter WIDTH_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 33 " "Parameter WIDTH_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[2\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[2\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 33 " "Parameter WIDTH_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 33 " "Parameter WIDTH_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[1\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[1\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 33 " "Parameter WIDTH_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 33 " "Parameter WIDTH_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|rMemory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 33 " "Parameter WIDTH_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 33 " "Parameter WIDTH_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|rom_l2p_ch_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|rom_l2p_ch_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE M20K " "Parameter RAM_BLOCK_TYPE set to M20K" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/DE5QGen3x4If128.ram0_sv_xrbasic_l2p_rom_136ec5ca.hdl.mif " "Parameter INIT_FILE set to db/DE5QGen3x4If128.ram0_sv_xrbasic_l2p_rom_136ec5ca.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|rData_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|rData_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 128 " "Parameter WIDTH set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:data_shiftreg_inst\|rDataShift_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:data_shiftreg_inst\|rDataShift_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 54 " "Parameter WIDTH set to 54" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1643808295827 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1643808295827 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1643808295827 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808295857 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|async_fifo_fwft:mainFifo\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 128 " "Parameter \"WIDTH_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 128 " "Parameter \"WIDTH_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295858 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643808295858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_usr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_usr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_usr1 " "Found entity 1: altsyncram_usr1" {  } { { "db/altsyncram_usr1.tdf" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/altsyncram_usr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808295907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808295907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgRxFifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgRxFifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808295923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgRxFifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|rx_port_128:rxPort\|sync_fifo:sgRxFifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 94 " "Parameter \"WIDTH_A\" = \"94\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 94 " "Parameter \"WIDTH_B\" = \"94\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295923 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643808295923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2qr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2qr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2qr1 " "Found entity 1: altsyncram_2qr1" {  } { { "db/altsyncram_2qr1.tdf" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/altsyncram_2qr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808295965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808295965 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808295981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 62 " "Parameter \"WIDTH_A\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 62 " "Parameter \"WIDTH_B\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808295981 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643808295981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qdu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qdu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qdu1 " "Found entity 1: altsyncram_qdu1" {  } { { "db/altsyncram_qdu1.tdf" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/altsyncram_qdu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808296020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808296020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[3\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[3\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808296035 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[3\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[3\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 33 " "Parameter \"WIDTH_A\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 33 " "Parameter \"WIDTH_B\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296035 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296035 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643808296035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6st1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6st1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6st1 " "Found entity 1: altsyncram_6st1" {  } { { "db/altsyncram_6st1.tdf" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/altsyncram_6st1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808296069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808296069 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808296101 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txc_engine_classic:txc_engine_inst\|tx_engine:txc_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 33 " "Parameter \"WIDTH_A\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 33 " "Parameter \"WIDTH_B\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296101 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296101 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643808296101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2hu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2hu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2hu1 " "Found entity 1: altsyncram_2hu1" {  } { { "db/altsyncram_2hu1.tdf" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/altsyncram_2hu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808296135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808296135 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808296150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_channel_gate_128:gate\|async_fifo:fifo\|ram_2clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 129 " "Parameter \"WIDTH_A\" = \"129\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 129 " "Parameter \"WIDTH_B\" = \"129\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296150 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643808296150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6hr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6hr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6hr1 " "Found entity 1: altsyncram_6hr1" {  } { { "db/altsyncram_6hr1.tdf" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/altsyncram_6hr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808296198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808296198 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808296222 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:countRam\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296222 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296222 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643808296222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sdr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sdr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sdr1 " "Found entity 1: altsyncram_sdr1" {  } { { "db/altsyncram_sdr1.tdf" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/altsyncram_sdr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808296252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808296252 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808296267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_hdr_fifo:txhf_inst\|fifo:fifo_inst\|scsdpram:mem\|altsyncram:rMemory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 123 " "Parameter \"WIDTH_A\" = \"123\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 123 " "Parameter \"WIDTH_B\" = \"123\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296267 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643808296267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mgu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mgu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mgu1 " "Found entity 1: altsyncram_mgu1" {  } { { "db/altsyncram_mgu1.tdf" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/altsyncram_mgu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808296314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808296314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0 " "Elaborated megafunction instantiation \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808296330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0 " "Instantiated megafunction \"QSysDE5QGen3x4If128:pcie_system_inst\|alt_xcvr_reconfig:xcvrctrlgen3x4\|alt_xcvr_reconfig_basic:basic\|sv_xcvr_reconfig_basic:s5\|sv_xrbasic_lif:lif\[0\].logical_if\|sv_xrbasic_lif_csr:lif_csr\|sv_xrbasic_l2p_rom:l2pch\|altsyncram:rom_l2p_ch_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE M20K " "Parameter \"RAM_BLOCK_TYPE\" = \"M20K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/DE5QGen3x4If128.ram0_sv_xrbasic_l2p_rom_136ec5ca.hdl.mif " "Parameter \"INIT_FILE\" = \"db/DE5QGen3x4If128.ram0_sv_xrbasic_l2p_rom_136ec5ca.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296330 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643808296330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8v62.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8v62.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8v62 " "Found entity 1: altsyncram_8v62" {  } { { "db/altsyncram_8v62.tdf" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/altsyncram_8v62.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808296365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808296365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808296382 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|tx_engine_classic:tx_engine_classic_inst\|txr_engine_classic:txr_engine_inst\|tx_engine:txr_engine_inst\|tx_data_pipeline:tx_data_pipeline_inst\|tx_data_fifo:txdf_inst\|fifo:gen_regs_fifos\[0\].fifo_inst_\|scsdpram:mem\|altsyncram:rMemory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 33 " "Parameter \"WIDTH_A\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 33 " "Parameter \"WIDTH_B\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296382 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643808296382 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[3\].ram\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[3\].ram\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808296396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[3\].ram\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:rams\[3\].ram\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296396 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643808296396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ipr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ipr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ipr1 " "Found entity 1: altsyncram_ipr1" {  } { { "db/altsyncram_ipr1.tdf" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/altsyncram_ipr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808296430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808296430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808296468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|channel:channels\[0\].channel\|channel_128:channel\|tx_port_128:txPort\|tx_port_buffer_128:buffer\|sync_fifo:fifo\|ram_1clk_1w_1r:mem\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 128 " "Parameter \"WIDTH_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 128 " "Parameter \"WIDTH_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296468 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643808296468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gnr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gnr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gnr1 " "Found entity 1: altsyncram_gnr1" {  } { { "db/altsyncram_gnr1.tdf" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/altsyncram_gnr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808296516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808296516 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\|altsyncram:rMemory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808296532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\|altsyncram:rMemory_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|tx_multiplexer:tx_mux_inst\|fifo:req_ack_fifo\|scsdpram:mem\|altsyncram:rMemory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 1 " "Parameter \"WIDTH_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296532 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643808296532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aau1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aau1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aau1 " "Found entity 1: altsyncram_aau1" {  } { { "db/altsyncram_aau1.tdf" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/altsyncram_aau1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808296561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808296561 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:posRam\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:posRam\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808296577 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:posRam\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|ram_1clk_1w_1r:posRam\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 20 " "Parameter \"WIDTH_A\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 20 " "Parameter \"WIDTH_B\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296577 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643808296577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ggr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ggr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ggr1 " "Found entity 1: altsyncram_ggr1" {  } { { "db/altsyncram_ggr1.tdf" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/altsyncram_ggr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808296609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808296609 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|altshift_taps:rData_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|altshift_taps:rData_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808296680 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|altshift_taps:rData_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|reorder_queue_input:data_input\|altshift_taps:rData_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 128 " "Parameter \"WIDTH\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296680 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296680 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643808296680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_be31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_be31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_be31 " "Found entity 1: shift_taps_be31" {  } { { "db/shift_taps_be31.tdf" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/shift_taps_be31.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808296709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808296709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pce1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pce1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pce1 " "Found entity 1: altsyncram_pce1" {  } { { "db/altsyncram_pce1.tdf" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/altsyncram_pce1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808296760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808296760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_tif.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_tif.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_tif " "Found entity 1: cntr_tif" {  } { { "db/cntr_tif.tdf" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/cntr_tif.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808296795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808296795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_dac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_dac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_dac " "Found entity 1: cmpr_dac" {  } { { "db/cmpr_dac.tdf" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/cmpr_dac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808296828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808296828 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:data_shiftreg_inst\|altshift_taps:rDataShift_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:data_shiftreg_inst\|altshift_taps:rDataShift_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808296884 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:data_shiftreg_inst\|altshift_taps:rDataShift_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de5:riffa\|engine_layer:engine_layer_inst\|rx_engine_classic:rx_engine_classic_inst\|shiftreg:data_shiftreg_inst\|altshift_taps:rDataShift_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 54 " "Parameter \"WIDTH\" = \"54\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296885 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808296885 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643808296885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_nc31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_nc31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_nc31 " "Found entity 1: shift_taps_nc31" {  } { { "db/shift_taps_nc31.tdf" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/shift_taps_nc31.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808296913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808296913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f9e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f9e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f9e1 " "Found entity 1: altsyncram_f9e1" {  } { { "db/altsyncram_f9e1.tdf" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/altsyncram_f9e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808296953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808296953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qif.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qif.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qif " "Found entity 1: cntr_qif" {  } { { "db/cntr_qif.tdf" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/cntr_qif.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808296987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808296987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_cac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_cac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_cac " "Found entity 1: cmpr_cac" {  } { { "db/cmpr_cac.tdf" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/cmpr_cac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808297019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808297019 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808297034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:mapRam\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808297034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 6 " "Parameter \"WIDTH_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808297034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808297034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808297034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 6 " "Parameter \"WIDTH_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808297034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808297034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808297034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808297034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808297034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808297034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808297034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808297034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808297034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808297034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808297034 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643808297034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_odr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_odr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_odr1 " "Found entity 1: altsyncram_odr1" {  } { { "db/altsyncram_odr1.tdf" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/altsyncram_odr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808297064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808297064 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\|altsyncram:rRAM_rtl_0 " "Elaborated megafunction instantiation \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\|altsyncram:rRAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808297079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\|altsyncram:rRAM_rtl_0 " "Instantiated megafunction \"riffa_wrapper_de5:riffa\|riffa:riffa_inst\|reorder_queue:reorderQueue\|ram_1clk_1w_1r:pktRam\|altsyncram:rRAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808297080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808297080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808297080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808297080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 12 " "Parameter \"WIDTH_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808297080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808297080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808297080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808297080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808297080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808297080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808297080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808297080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808297080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808297080 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1643808297080 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1643808297080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_igr1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_igr1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_igr1 " "Found entity 1: altsyncram_igr1" {  } { { "db/altsyncram_igr1.tdf" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/altsyncram_igr1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1643808297111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808297111 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "40 " "40 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1643808297610 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/QSysDE5QGen3x4If128/submodules/altpcie_rs_serdes.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/prj/db/ip/QSysDE5QGen3x4If128/submodules/altpcie_rs_serdes.v" 579 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 1 1643808299395 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 1 1643808299395 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] VCC " "Pin \"LED\[0\]\" is stuck at VCC" {  } { { "../hdl/DE5QGen3x4If128.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/hdl/DE5QGen3x4If128.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643808303195 "|DE5QGen3x4If128|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] VCC " "Pin \"LED\[1\]\" is stuck at VCC" {  } { { "../hdl/DE5QGen3x4If128.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/hdl/DE5QGen3x4If128.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643808303195 "|DE5QGen3x4If128|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] VCC " "Pin \"LED\[2\]\" is stuck at VCC" {  } { { "../hdl/DE5QGen3x4If128.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/hdl/DE5QGen3x4If128.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643808303195 "|DE5QGen3x4If128|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] VCC " "Pin \"LED\[3\]\" is stuck at VCC" {  } { { "../hdl/DE5QGen3x4If128.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/hdl/DE5QGen3x4If128.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643808303195 "|DE5QGen3x4If128|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] VCC " "Pin \"LED\[4\]\" is stuck at VCC" {  } { { "../hdl/DE5QGen3x4If128.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/hdl/DE5QGen3x4If128.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643808303195 "|DE5QGen3x4If128|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] VCC " "Pin \"LED\[5\]\" is stuck at VCC" {  } { { "../hdl/DE5QGen3x4If128.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/hdl/DE5QGen3x4If128.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643808303195 "|DE5QGen3x4If128|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] VCC " "Pin \"LED\[6\]\" is stuck at VCC" {  } { { "../hdl/DE5QGen3x4If128.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/hdl/DE5QGen3x4If128.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643808303195 "|DE5QGen3x4If128|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] VCC " "Pin \"LED\[7\]\" is stuck at VCC" {  } { { "../hdl/DE5QGen3x4If128.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/hdl/DE5QGen3x4If128.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1643808303195 "|DE5QGen3x4If128|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1643808303195 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "266 " "266 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1643808311897 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/bit/DE5QGen3x4If128.map.smsg " "Generated suppressed messages file /home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/bit/DE5QGen3x4If128.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808312597 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "112 0 0 0 0 " "Adding 112 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1643808314259 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1643808314259 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OSC_BANK3D_50MHZ " "No output dependent on input pin \"OSC_BANK3D_50MHZ\"" {  } { { "../hdl/DE5QGen3x4If128.v" "" { Text "/home/ersin/riffa/fpga/altera/de5/DE5QGen3x4If128/hdl/DE5QGen3x4If128.v" 74 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1643808315599 "|DE5QGen3x4If128|OSC_BANK3D_50MHZ"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Analysis & Synthesis" 0 -1 1643808315599 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17056 " "Implemented 17056 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1643808315630 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1643808315630 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15438 " "Implemented 15438 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1643808315630 ""} { "Info" "ICUT_CUT_TM_RAMS" "1507 " "Implemented 1507 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1643808315630 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1643808315630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 174 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 174 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1598 " "Peak virtual memory: 1598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1643808315746 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb  2 08:25:15 2022 " "Processing ended: Wed Feb  2 08:25:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1643808315746 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1643808315746 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:50 " "Total CPU time (on all processors): 00:01:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1643808315746 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1643808315746 ""}
