

================================================================
== Vitis HLS Report for 'conv1'
================================================================
<<<<<<< HEAD
* Date:           Sun Sep 28 13:51:30 2025
=======
* Date:           Sun Oct 12 22:06:26 2025
>>>>>>> b41ed44 (Initial commit)

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
<<<<<<< HEAD
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
=======
    |ap_clk  |  10.00 ns|  7.060 ns|     2.70 ns|
>>>>>>> b41ed44 (Initial commit)
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
<<<<<<< HEAD
    |  3117071233|  3117071233|  31.171 sec|  31.171 sec|  3117071233|  3117071233|       no|
=======
    |  1065369601|  1065369601|  10.654 sec|  10.654 sec|  1065369601|  1065369601|       no|
>>>>>>> b41ed44 (Initial commit)
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
<<<<<<< HEAD
        +--------------------------+------------+------------+----------+-----------+-----------+------+----------+
        |                          |     Latency (cycles)    | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |     min    |     max    |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+------------+------------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1         |  3117071232|  3117071232|  48704238|          -|          -|    64|        no|
        | + VITIS_LOOP_12_2        |    48704235|    48704235|    190997|          -|          -|   255|        no|
        |  ++ VITIS_LOOP_13_3      |      190995|      190995|       749|          -|          -|   255|        no|
        |   +++ VITIS_LOOP_18_5    |         747|         747|        83|          -|          -|     9|        no|
        |    ++++ VITIS_LOOP_29_6  |          81|          81|         9|          -|          -|     9|        no|
        +--------------------------+------------+------------+----------+-----------+-----------+------+----------+
=======
        +-------------------------------------------------------------------+------------+------------+----------+-----------+-----------+---------+----------+
        |                                                                   |     Latency (cycles)    | Iteration|  Initiation Interval  |   Trip  |          |
        |                             Loop Name                             |     min    |     max    |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------------------------------------------------------+------------+------------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6  |  1065369600|  1065369600|       256|          -|          -|  4161600|        no|
        +-------------------------------------------------------------------+------------+------------+----------+-----------+-----------+---------+----------+
>>>>>>> b41ed44 (Initial commit)

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
<<<<<<< HEAD
* Number of FSM states : 15
=======
* Number of FSM states : 7
>>>>>>> b41ed44 (Initial commit)
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
<<<<<<< HEAD
4 --> 5 2 
5 --> 6 4 
6 --> 7 5 
7 --> 8 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 7 
=======
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 
>>>>>>> b41ed44 (Initial commit)

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
<<<<<<< HEAD
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%oc = alloca i32 1"   --->   Operation 16 'alloca' 'oc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln11 = store i7 0, i7 %oc" [src/conv1.cpp:11]   --->   Operation 20 'store' 'store_ln11' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln11 = br void %VITIS_LOOP_12_2" [src/conv1.cpp:11]   --->   Operation 21 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%oc_2 = load i7 %oc" [src/conv1.cpp:11]   --->   Operation 22 'load' 'oc_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i7 %oc_2" [src/conv1.cpp:11]   --->   Operation 23 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i7 %oc_2" [src/conv1.cpp:46]   --->   Operation 24 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln46_3 = zext i7 %oc_2" [src/conv1.cpp:46]   --->   Operation 25 'zext' 'zext_ln46_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %oc_2, i8 0" [src/conv1.cpp:46]   --->   Operation 26 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln46_4 = zext i15 %tmp" [src/conv1.cpp:46]   --->   Operation 27 'zext' 'zext_ln46_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.84ns)   --->   "%sub_ln46 = sub i16 %zext_ln46_4, i16 %zext_ln46_3" [src/conv1.cpp:46]   --->   Operation 28 'sub' 'sub_ln46' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i16 %sub_ln46" [src/conv1.cpp:40]   --->   Operation 29 'sext' 'sext_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %oc_2, i3 0" [src/conv1.cpp:40]   --->   Operation 30 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i10 %tmp_s" [src/conv1.cpp:40]   --->   Operation 31 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.78ns)   --->   "%add_ln40 = add i11 %zext_ln40, i11 %zext_ln46" [src/conv1.cpp:40]   --->   Operation 32 'add' 'add_ln40' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.77ns)   --->   "%icmp_ln11 = icmp_eq  i7 %oc_2, i7 64" [src/conv1.cpp:11]   --->   Operation 33 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.77ns)   --->   "%add_ln11 = add i7 %oc_2, i7 1" [src/conv1.cpp:11]   --->   Operation 34 'add' 'add_ln11' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %VITIS_LOOP_12_2.split, void %for.end71" [src/conv1.cpp:11]   --->   Operation 35 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln11" [src/conv1.cpp:11]   --->   Operation 36 'getelementptr' 'conv1_biases_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:11]   --->   Operation 37 'load' 'conv1_biases_load' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln50 = ret" [src/conv1.cpp:50]   --->   Operation 38 'ret' 'ret_ln50' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln11 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv1.cpp:11]   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv1.cpp:11]   --->   Operation 40 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:11]   --->   Operation 41 'load' 'conv1_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%acc = bitcast i32 %conv1_biases_load" [src/conv1.cpp:11]   --->   Operation 42 'bitcast' 'acc' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.42ns)   --->   "%br_ln12 = br void %VITIS_LOOP_13_3" [src/conv1.cpp:12]   --->   Operation 43 'br' 'br_ln12' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%y = phi i8 %add_ln12, void %for.inc66, i8 0, void %VITIS_LOOP_12_2.split" [src/conv1.cpp:19]   --->   Operation 44 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln46_5 = zext i8 %y" [src/conv1.cpp:46]   --->   Operation 45 'zext' 'zext_ln46_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.85ns)   --->   "%add_ln46 = add i17 %sext_ln40, i17 %zext_ln46_5" [src/conv1.cpp:46]   --->   Operation 46 'add' 'add_ln46' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i17 %add_ln46" [src/conv1.cpp:46]   --->   Operation 47 'sext' 'sext_ln46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i17 %add_ln46" [src/conv1.cpp:46]   --->   Operation 48 'trunc' 'trunc_ln46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln46, i8 0" [src/conv1.cpp:46]   --->   Operation 49 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.91ns)   --->   "%sub_ln46_1 = sub i22 %p_shl2, i22 %sext_ln46" [src/conv1.cpp:46]   --->   Operation 50 'sub' 'sub_ln46_1' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i8 %y" [src/conv1.cpp:12]   --->   Operation 51 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.76ns)   --->   "%icmp_ln12 = icmp_eq  i8 %y, i8 255" [src/conv1.cpp:12]   --->   Operation 52 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.76ns)   --->   "%add_ln12 = add i8 %y, i8 1" [src/conv1.cpp:12]   --->   Operation 53 'add' 'add_ln12' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %VITIS_LOOP_13_3.split, void %for.inc69" [src/conv1.cpp:12]   --->   Operation 54 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:12]   --->   Operation 55 'speclooptripcount' 'speclooptripcount_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv1.cpp:12]   --->   Operation 56 'specloopname' 'specloopname_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.42ns)   --->   "%br_ln13 = br void %VITIS_LOOP_17_4" [src/conv1.cpp:13]   --->   Operation 57 'br' 'br_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.42>
ST_4 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln11 = store i7 %add_ln11, i7 %oc" [src/conv1.cpp:11]   --->   Operation 58 'store' 'store_ln11' <Predicate = (icmp_ln12)> <Delay = 0.42>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln11 = br void %VITIS_LOOP_12_2" [src/conv1.cpp:11]   --->   Operation 59 'br' 'br_ln11' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.91>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%x = phi i8 %add_ln13, void %for.inc63, i8 0, void %VITIS_LOOP_13_3.split" [src/conv1.cpp:30]   --->   Operation 60 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln46_6 = zext i8 %x" [src/conv1.cpp:46]   --->   Operation 61 'zext' 'zext_ln46_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.91ns)   --->   "%add_ln46_1 = add i22 %sub_ln46_1, i22 %zext_ln46_6" [src/conv1.cpp:46]   --->   Operation 62 'add' 'add_ln46_1' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln46_7 = zext i22 %add_ln46_1" [src/conv1.cpp:46]   --->   Operation 63 'zext' 'zext_ln46_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%feat1_addr = getelementptr i32 %feat1, i64 0, i64 %zext_ln46_7" [src/conv1.cpp:46]   --->   Operation 64 'getelementptr' 'feat1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i8 %x" [src/conv1.cpp:13]   --->   Operation 65 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.76ns)   --->   "%icmp_ln13 = icmp_eq  i8 %x, i8 255" [src/conv1.cpp:13]   --->   Operation 66 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.76ns)   --->   "%add_ln13 = add i8 %x, i8 1" [src/conv1.cpp:13]   --->   Operation 67 'add' 'add_ln13' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %VITIS_LOOP_17_4.split, void %for.inc66" [src/conv1.cpp:13]   --->   Operation 68 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:13]   --->   Operation 69 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/conv1.cpp:13]   --->   Operation 70 'specloopname' 'specloopname_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.42ns)   --->   "%br_ln18 = br void %for.body16" [src/conv1.cpp:18]   --->   Operation 71 'br' 'br_ln18' <Predicate = (!icmp_ln13)> <Delay = 0.42>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln12 = br void %VITIS_LOOP_13_3" [src/conv1.cpp:12]   --->   Operation 72 'br' 'br_ln12' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.59>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%ky = phi i4 0, void %VITIS_LOOP_17_4.split, i4 %add_ln18, void %for.inc51" [src/conv1.cpp:19]   --->   Operation 73 'phi' 'ky' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%acc_7 = phi i32 %acc, void %VITIS_LOOP_17_4.split, i32 %acc_8, void %for.inc51"   --->   Operation 74 'phi' 'acc_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i4 %ky" [src/conv1.cpp:40]   --->   Operation 75 'zext' 'zext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.79ns)   --->   "%add_ln40_1 = add i11 %add_ln40, i11 %zext_ln40_1" [src/conv1.cpp:40]   --->   Operation 76 'add' 'add_ln40_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i11 %add_ln40_1" [src/conv1.cpp:40]   --->   Operation 77 'zext' 'zext_ln40_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i11 %add_ln40_1" [src/conv1.cpp:40]   --->   Operation 78 'trunc' 'trunc_ln40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln40, i3 0" [src/conv1.cpp:40]   --->   Operation 79 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.82ns)   --->   "%add_ln40_2 = add i13 %p_shl3, i13 %zext_ln40_2" [src/conv1.cpp:40]   --->   Operation 80 'add' 'add_ln40_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.79ns)   --->   "%icmp_ln18 = icmp_eq  i4 %ky, i4 9" [src/conv1.cpp:18]   --->   Operation 81 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.79ns)   --->   "%add_ln18 = add i4 %ky, i4 1" [src/conv1.cpp:18]   --->   Operation 82 'add' 'add_ln18' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %for.body16.split, void %for.inc63" [src/conv1.cpp:18]   --->   Operation 83 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%speclooptripcount_ln15 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:15]   --->   Operation 84 'speclooptripcount' 'speclooptripcount_ln15' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv1.cpp:18]   --->   Operation 85 'specloopname' 'specloopname_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.79ns)   --->   "%add_ln19 = add i4 %ky, i4 12" [src/conv1.cpp:19]   --->   Operation 86 'add' 'add_ln19' <Predicate = (!icmp_ln18)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i4 %add_ln19" [src/conv1.cpp:19]   --->   Operation 87 'sext' 'sext_ln19' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.76ns)   --->   "%add_ln19_1 = add i10 %sext_ln19, i10 %zext_ln12" [src/conv1.cpp:19]   --->   Operation 88 'add' 'add_ln19_1' <Predicate = (!icmp_ln18)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln19_1, i32 9" [src/conv1.cpp:21]   --->   Operation 89 'bitselect' 'tmp_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.78ns)   --->   "%icmp_ln23 = icmp_sgt  i10 %add_ln19_1, i10 254" [src/conv1.cpp:23]   --->   Operation 90 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln18)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i4 %add_ln19" [src/conv1.cpp:23]   --->   Operation 91 'sext' 'sext_ln23' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.76ns)   --->   "%add_ln23 = add i8 %sext_ln23, i8 %y" [src/conv1.cpp:23]   --->   Operation 92 'add' 'add_ln23' <Predicate = (!icmp_ln18)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node iy)   --->   "%select_ln21 = select i1 %tmp_5, i8 0, i8 254" [src/conv1.cpp:21]   --->   Operation 93 'select' 'select_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node iy)   --->   "%or_ln21 = or i1 %tmp_5, i1 %icmp_ln23" [src/conv1.cpp:21]   --->   Operation 94 'or' 'or_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.39ns) (out node of the LUT)   --->   "%iy = select i1 %or_ln21, i8 %select_ln21, i8 %add_ln23" [src/conv1.cpp:21]   --->   Operation 95 'select' 'iy' <Predicate = (!icmp_ln18)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln40_3 = zext i8 %iy" [src/conv1.cpp:40]   --->   Operation 96 'zext' 'zext_ln40_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %iy, i8 0" [src/conv1.cpp:40]   --->   Operation 97 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.85ns)   --->   "%sub_ln40 = sub i16 %tmp_2, i16 %zext_ln40_3" [src/conv1.cpp:40]   --->   Operation 98 'sub' 'sub_ln40' <Predicate = (!icmp_ln18)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.42ns)   --->   "%br_ln29 = br void %for.body25" [src/conv1.cpp:29]   --->   Operation 99 'br' 'br_ln29' <Predicate = (!icmp_ln18)> <Delay = 0.42>
ST_6 : Operation 100 [1/1] (1.23ns)   --->   "%store_ln46 = store i32 %acc_7, i22 %feat1_addr" [src/conv1.cpp:46]   --->   Operation 100 'store' 'store_ln46' <Predicate = (icmp_ln18)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln13 = br void %VITIS_LOOP_17_4" [src/conv1.cpp:13]   --->   Operation 101 'br' 'br_ln13' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.43>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%kx = phi i4 0, void %for.body16.split, i4 %add_ln29, void %for.body25.split" [src/conv1.cpp:30]   --->   Operation 102 'phi' 'kx' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%acc_8 = phi i32 %acc_7, void %for.body16.split, i32 %acc_6, void %for.body25.split"   --->   Operation 103 'phi' 'acc_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln40_4 = zext i4 %kx" [src/conv1.cpp:40]   --->   Operation 104 'zext' 'zext_ln40_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.82ns)   --->   "%add_ln40_3 = add i13 %add_ln40_2, i13 %zext_ln40_4" [src/conv1.cpp:40]   --->   Operation 105 'add' 'add_ln40_3' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln40_5 = zext i13 %add_ln40_3" [src/conv1.cpp:40]   --->   Operation 106 'zext' 'zext_ln40_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%conv1_weights_addr = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln40_5" [src/conv1.cpp:40]   --->   Operation 107 'getelementptr' 'conv1_weights_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.79ns)   --->   "%icmp_ln29 = icmp_eq  i4 %kx, i4 9" [src/conv1.cpp:29]   --->   Operation 108 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.79ns)   --->   "%add_ln29 = add i4 %kx, i4 1" [src/conv1.cpp:29]   --->   Operation 109 'add' 'add_ln29' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %for.body25.split, void %for.inc51" [src/conv1.cpp:29]   --->   Operation 110 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.79ns)   --->   "%add_ln30 = add i4 %kx, i4 12" [src/conv1.cpp:30]   --->   Operation 111 'add' 'add_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i4 %add_ln30" [src/conv1.cpp:30]   --->   Operation 112 'sext' 'sext_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.76ns)   --->   "%add_ln30_1 = add i10 %sext_ln30, i10 %zext_ln13" [src/conv1.cpp:30]   --->   Operation 113 'add' 'add_ln30_1' <Predicate = (!icmp_ln29)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_4)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln30_1, i32 9" [src/conv1.cpp:32]   --->   Operation 114 'bitselect' 'tmp_6' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.78ns)   --->   "%icmp_ln34 = icmp_sgt  i10 %add_ln30_1, i10 254" [src/conv1.cpp:34]   --->   Operation 115 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln29)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_4)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln30_1, i32 9" [src/conv1.cpp:32]   --->   Operation 116 'bitselect' 'tmp_7' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_4)   --->   "%select_ln32 = select i1 %tmp_7, i10 0, i10 254" [src/conv1.cpp:32]   --->   Operation 117 'select' 'select_ln32' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_4)   --->   "%or_ln32 = or i1 %tmp_6, i1 %icmp_ln34" [src/conv1.cpp:32]   --->   Operation 118 'or' 'or_ln32' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_4)   --->   "%ix = select i1 %or_ln32, i10 %select_ln32, i10 %add_ln30_1" [src/conv1.cpp:32]   --->   Operation 119 'select' 'ix' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_4)   --->   "%sext_ln40_1 = sext i10 %ix" [src/conv1.cpp:40]   --->   Operation 120 'sext' 'sext_ln40_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln40_4 = add i16 %sub_ln40, i16 %sext_ln40_1" [src/conv1.cpp:40]   --->   Operation 121 'add' 'add_ln40_4' <Predicate = (!icmp_ln29)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln40_6 = zext i16 %add_ln40_4" [src/conv1.cpp:40]   --->   Operation 122 'zext' 'zext_ln40_6' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%input_ftmap_addr = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln40_6" [src/conv1.cpp:40]   --->   Operation 123 'getelementptr' 'input_ftmap_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 124 [2/2] (1.23ns)   --->   "%input_ftmap_load = load i16 %input_ftmap_addr" [src/conv1.cpp:40]   --->   Operation 124 'load' 'input_ftmap_load' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_7 : Operation 125 [2/2] (1.23ns)   --->   "%conv1_weights_load = load i13 %conv1_weights_addr" [src/conv1.cpp:40]   --->   Operation 125 'load' 'conv1_weights_load' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.body16" [src/conv1.cpp:18]   --->   Operation 126 'br' 'br_ln18' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.23>
ST_8 : Operation 127 [1/2] (1.23ns)   --->   "%input_ftmap_load = load i16 %input_ftmap_addr" [src/conv1.cpp:40]   --->   Operation 127 'load' 'input_ftmap_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_8 : Operation 128 [1/2] (1.23ns)   --->   "%conv1_weights_load = load i13 %conv1_weights_addr" [src/conv1.cpp:40]   --->   Operation 128 'load' 'conv1_weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln40 = bitcast i32 %input_ftmap_load" [src/conv1.cpp:40]   --->   Operation 129 'bitcast' 'bitcast_ln40' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln40_1 = bitcast i32 %conv1_weights_load" [src/conv1.cpp:40]   --->   Operation 130 'bitcast' 'bitcast_ln40_1' <Predicate = true> <Delay = 0.00>
ST_9 : [1/1] (0.47ns)   --->   Input mux for Operation 131 '%mul = fmul i32 %bitcast_ln40, i32 %bitcast_ln40_1'
ST_9 : Operation 131 [3/3] (6.54ns)   --->   "%mul = fmul i32 %bitcast_ln40, i32 %bitcast_ln40_1" [src/conv1.cpp:40]   --->   Operation 131 'fmul' 'mul' <Predicate = true> <Delay = 6.54> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 132 [2/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln40, i32 %bitcast_ln40_1" [src/conv1.cpp:40]   --->   Operation 132 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 133 [1/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln40, i32 %bitcast_ln40_1" [src/conv1.cpp:40]   --->   Operation 133 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : [1/1] (0.47ns)   --->   Input mux for Operation 134 '%acc_6 = fadd i32 %acc_8, i32 %mul'
ST_12 : Operation 134 [4/4] (5.96ns)   --->   "%acc_6 = fadd i32 %acc_8, i32 %mul" [src/conv1.cpp:40]   --->   Operation 134 'fadd' 'acc_6' <Predicate = true> <Delay = 5.96> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 135 [3/4] (6.43ns)   --->   "%acc_6 = fadd i32 %acc_8, i32 %mul" [src/conv1.cpp:40]   --->   Operation 135 'fadd' 'acc_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 136 [2/4] (6.43ns)   --->   "%acc_6 = fadd i32 %acc_8, i32 %mul" [src/conv1.cpp:40]   --->   Operation 136 'fadd' 'acc_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%speclooptripcount_ln15 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:15]   --->   Operation 137 'speclooptripcount' 'speclooptripcount_ln15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/conv1.cpp:29]   --->   Operation 138 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 139 [1/4] (6.43ns)   --->   "%acc_6 = fadd i32 %acc_8, i32 %mul" [src/conv1.cpp:40]   --->   Operation 139 'fadd' 'acc_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.body25" [src/conv1.cpp:29]   --->   Operation 140 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
=======
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 8 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 9 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%oc = alloca i32 1"   --->   Operation 11 'alloca' 'oc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten37 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 13 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten84 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 15 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten143 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%n = alloca i32 1"   --->   Operation 17 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten214 = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%acc_6_loc = alloca i64 1"   --->   Operation 19 'alloca' 'acc_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln13 = store i22 0, i22 %indvar_flatten214" [src/conv1.cpp:13]   --->   Operation 23 'store' 'store_ln13' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln13 = store i7 0, i7 %n" [src/conv1.cpp:13]   --->   Operation 24 'store' 'store_ln13' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln13 = store i20 0, i20 %indvar_flatten143" [src/conv1.cpp:13]   --->   Operation 25 'store' 'store_ln13' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln13 = store i8 0, i8 %h" [src/conv1.cpp:13]   --->   Operation 26 'store' 'store_ln13' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln13 = store i16 0, i16 %indvar_flatten84" [src/conv1.cpp:13]   --->   Operation 27 'store' 'store_ln13' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln13 = store i8 0, i8 %w" [src/conv1.cpp:13]   --->   Operation 28 'store' 'store_ln13' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln13 = store i13 0, i13 %indvar_flatten37" [src/conv1.cpp:13]   --->   Operation 29 'store' 'store_ln13' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln13 = store i4 0, i4 %oc" [src/conv1.cpp:13]   --->   Operation 30 'store' 'store_ln13' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln13 = store i10 0, i10 %indvar_flatten6" [src/conv1.cpp:13]   --->   Operation 31 'store' 'store_ln13' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln13 = store i5 0, i5 %y" [src/conv1.cpp:13]   --->   Operation 32 'store' 'store_ln13' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln13 = store i5 0, i5 %x" [src/conv1.cpp:13]   --->   Operation 33 'store' 'store_ln13' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln13 = br void %VITIS_LOOP_22_7" [src/conv1.cpp:13]   --->   Operation 34 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.69>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%y_1 = load i5 %y" [src/conv1.cpp:18]   --->   Operation 35 'load' 'y_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%oc_2 = load i4 %oc" [src/conv1.cpp:15]   --->   Operation 36 'load' 'oc_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%h_1 = load i8 %h" [src/conv1.cpp:14]   --->   Operation 37 'load' 'h_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%n_1 = load i7 %n" [src/conv1.cpp:13]   --->   Operation 38 'load' 'n_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten214_load = load i22 %indvar_flatten214" [src/conv1.cpp:13]   --->   Operation 39 'load' 'indvar_flatten214_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i7 %n_1" [src/conv1.cpp:13]   --->   Operation 40 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i8 %h_1" [src/conv1.cpp:14]   --->   Operation 41 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i4 %oc_2" [src/conv1.cpp:18]   --->   Operation 42 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.78ns)   --->   "%empty = add i6 %zext_ln18_1, i6 %trunc_ln13" [src/conv1.cpp:18]   --->   Operation 43 'add' 'empty' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i5 %y_1" [src/conv1.cpp:19]   --->   Operation 44 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.76ns)   --->   "%empty_16 = add i9 %zext_ln19, i9 %zext_ln14" [src/conv1.cpp:19]   --->   Operation 45 'add' 'empty_16' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.91ns)   --->   "%icmp_ln13 = icmp_eq  i22 %indvar_flatten214_load, i22 4161600" [src/conv1.cpp:13]   --->   Operation 46 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.91ns)   --->   "%add_ln13_1 = add i22 %indvar_flatten214_load, i22 1" [src/conv1.cpp:13]   --->   Operation 47 'add' 'add_ln13_1' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %for.inc92, void %for.end94" [src/conv1.cpp:13]   --->   Operation 48 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%x_load = load i5 %x" [src/conv1.cpp:19]   --->   Operation 49 'load' 'x_load' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i10 %indvar_flatten6" [src/conv1.cpp:19]   --->   Operation 50 'load' 'indvar_flatten6_load' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_flatten37_load = load i13 %indvar_flatten37" [src/conv1.cpp:18]   --->   Operation 51 'load' 'indvar_flatten37_load' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten84_load = load i16 %indvar_flatten84" [src/conv1.cpp:15]   --->   Operation 52 'load' 'indvar_flatten84_load' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%indvar_flatten143_load = load i20 %indvar_flatten143" [src/conv1.cpp:14]   --->   Operation 53 'load' 'indvar_flatten143_load' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.77ns)   --->   "%add_ln13 = add i7 %n_1, i7 8" [src/conv1.cpp:13]   --->   Operation 54 'add' 'add_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.89ns)   --->   "%icmp_ln14 = icmp_eq  i20 %indvar_flatten143_load, i20 520200" [src/conv1.cpp:14]   --->   Operation 55 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln13)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.39ns)   --->   "%select_ln13 = select i1 %icmp_ln14, i8 0, i8 %h_1" [src/conv1.cpp:13]   --->   Operation 56 'select' 'select_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln13_1 = trunc i7 %add_ln13" [src/conv1.cpp:13]   --->   Operation 57 'trunc' 'trunc_ln13_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.38ns)   --->   "%select_ln13_1 = select i1 %icmp_ln14, i6 %trunc_ln13_1, i6 %trunc_ln13" [src/conv1.cpp:13]   --->   Operation 58 'select' 'select_ln13_1' <Predicate = (!icmp_ln13)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.38ns)   --->   "%select_ln13_2 = select i1 %icmp_ln14, i6 %trunc_ln13_1, i6 %empty" [src/conv1.cpp:13]   --->   Operation 59 'select' 'select_ln13_2' <Predicate = (!icmp_ln13)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i6 %select_ln13_2" [src/conv1.cpp:13]   --->   Operation 60 'zext' 'zext_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln13" [src/conv1.cpp:13]   --->   Operation 61 'getelementptr' 'conv1_biases_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:13]   --->   Operation 62 'load' 'conv1_biases_load' <Predicate = (!icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln15_4)   --->   "%select_ln13_3 = select i1 %icmp_ln14, i9 0, i9 %empty_16" [src/conv1.cpp:13]   --->   Operation 63 'select' 'select_ln13_3' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.28ns)   --->   "%xor_ln13 = xor i1 %icmp_ln14, i1 1" [src/conv1.cpp:13]   --->   Operation 64 'xor' 'xor_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.78ns)   --->   "%icmp_ln20 = icmp_eq  i5 %x_load, i5 17" [src/conv1.cpp:20]   --->   Operation 65 'icmp' 'icmp_ln20' <Predicate = (!icmp_ln13)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln18)   --->   "%and_ln13 = and i1 %icmp_ln20, i1 %xor_ln13" [src/conv1.cpp:13]   --->   Operation 66 'and' 'and_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.78ns)   --->   "%icmp_ln19 = icmp_eq  i10 %indvar_flatten6_load, i10 289" [src/conv1.cpp:19]   --->   Operation 67 'icmp' 'icmp_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_1)   --->   "%and_ln13_1 = and i1 %icmp_ln19, i1 %xor_ln13" [src/conv1.cpp:13]   --->   Operation 68 'and' 'and_ln13_1' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.82ns)   --->   "%icmp_ln18 = icmp_eq  i13 %indvar_flatten37_load, i13 2312" [src/conv1.cpp:18]   --->   Operation 69 'icmp' 'icmp_ln18' <Predicate = (!icmp_ln13)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_2)   --->   "%and_ln13_2 = and i1 %icmp_ln18, i1 %xor_ln13" [src/conv1.cpp:13]   --->   Operation 70 'and' 'and_ln13_2' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.85ns)   --->   "%icmp_ln15 = icmp_eq  i16 %indvar_flatten84_load, i16 34680" [src/conv1.cpp:15]   --->   Operation 71 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.28ns)   --->   "%and_ln13_3 = and i1 %icmp_ln15, i1 %xor_ln13" [src/conv1.cpp:13]   --->   Operation 72 'and' 'and_ln13_3' <Predicate = (!icmp_ln13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.36ns)   --->   "%select_ln13_4 = select i1 %icmp_ln14, i7 %add_ln13, i7 %n_1" [src/conv1.cpp:13]   --->   Operation 73 'select' 'select_ln13_4' <Predicate = (!icmp_ln13)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.76ns)   --->   "%add_ln14 = add i8 %select_ln13, i8 17" [src/conv1.cpp:14]   --->   Operation 74 'add' 'add_ln14' <Predicate = (!icmp_ln13)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.28ns)   --->   "%or_ln14 = or i1 %and_ln13_3, i1 %icmp_ln14" [src/conv1.cpp:14]   --->   Operation 75 'or' 'or_ln14' <Predicate = (!icmp_ln13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.39ns)   --->   "%select_ln14_2 = select i1 %and_ln13_3, i8 %add_ln14, i8 %select_ln13" [src/conv1.cpp:14]   --->   Operation 76 'select' 'select_ln14_2' <Predicate = (!icmp_ln13)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i8 %select_ln14_2" [src/conv1.cpp:15]   --->   Operation 77 'zext' 'zext_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%p_cast_mid1109 = zext i6 %select_ln13_1" [src/conv1.cpp:13]   --->   Operation 78 'zext' 'p_cast_mid1109' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln15_2)   --->   "%select_ln14_3 = select i1 %and_ln13_3, i6 %select_ln13_1, i6 %select_ln13_2" [src/conv1.cpp:14]   --->   Operation 79 'select' 'select_ln14_3' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%conv1_biases_addr_1 = getelementptr i32 %conv1_biases, i64 0, i64 %p_cast_mid1109" [src/conv1.cpp:13]   --->   Operation 80 'getelementptr' 'conv1_biases_addr_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 81 [2/2] (1.23ns)   --->   "%conv1_biases_load_1 = load i6 %conv1_biases_addr_1" [src/conv1.cpp:13]   --->   Operation 81 'load' 'conv1_biases_load_1' <Predicate = (!icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln15_4)   --->   "%zext_ln14_1 = zext i8 %add_ln14" [src/conv1.cpp:14]   --->   Operation 82 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln15_4)   --->   "%select_ln14_5 = select i1 %and_ln13_3, i9 %zext_ln14_1, i9 %select_ln13_3" [src/conv1.cpp:14]   --->   Operation 83 'select' 'select_ln14_5' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_1)   --->   "%xor_ln14 = xor i1 %icmp_ln15, i1 1" [src/conv1.cpp:14]   --->   Operation 84 'xor' 'xor_ln14' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln14_1 = or i1 %icmp_ln14, i1 %xor_ln14" [src/conv1.cpp:14]   --->   Operation 85 'or' 'or_ln14_1' <Predicate = (!icmp_ln13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln18)   --->   "%and_ln14 = and i1 %and_ln13, i1 %or_ln14_1" [src/conv1.cpp:14]   --->   Operation 86 'and' 'and_ln14' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln14_1 = and i1 %and_ln13_1, i1 %or_ln14_1" [src/conv1.cpp:14]   --->   Operation 87 'and' 'and_ln14_1' <Predicate = (!icmp_ln13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln14_2 = and i1 %and_ln13_2, i1 %or_ln14_1" [src/conv1.cpp:14]   --->   Operation 88 'and' 'and_ln14_2' <Predicate = (!icmp_ln13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.28ns)   --->   "%or_ln15 = or i1 %and_ln14_2, i1 %and_ln13_3" [src/conv1.cpp:15]   --->   Operation 89 'or' 'or_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.28ns)   --->   "%or_ln15_1 = or i1 %or_ln15, i1 %icmp_ln14" [src/conv1.cpp:15]   --->   Operation 90 'or' 'or_ln15_1' <Predicate = (!icmp_ln13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.39ns)   --->   "%select_ln15 = select i1 %or_ln15_1, i4 0, i4 %oc_2" [src/conv1.cpp:15]   --->   Operation 91 'select' 'select_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.38ns) (out node of the LUT)   --->   "%select_ln15_2 = select i1 %and_ln14_2, i6 %select_ln13_1, i6 %select_ln14_3" [src/conv1.cpp:15]   --->   Operation 92 'select' 'select_ln15_2' <Predicate = (!icmp_ln13)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln15_4 = select i1 %and_ln14_2, i9 %zext_ln15, i9 %select_ln14_5" [src/conv1.cpp:15]   --->   Operation 93 'select' 'select_ln15_4' <Predicate = (!icmp_ln13)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.28ns)   --->   "%xor_ln15 = xor i1 %and_ln14_2, i1 1" [src/conv1.cpp:15]   --->   Operation 94 'xor' 'xor_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln18)   --->   "%and_ln15 = and i1 %and_ln14, i1 %xor_ln15" [src/conv1.cpp:15]   --->   Operation 95 'and' 'and_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.28ns)   --->   "%and_ln15_1 = and i1 %and_ln14_1, i1 %xor_ln15" [src/conv1.cpp:15]   --->   Operation 96 'and' 'and_ln15_1' <Predicate = (!icmp_ln13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.79ns)   --->   "%add_ln18 = add i4 %select_ln15, i4 1" [src/conv1.cpp:18]   --->   Operation 97 'add' 'add_ln18' <Predicate = (!icmp_ln13)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_2)   --->   "%or_ln18 = or i1 %and_ln15_1, i1 %and_ln14_2" [src/conv1.cpp:18]   --->   Operation 98 'or' 'or_ln18' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln18_2 = or i1 %or_ln18, i1 %or_ln14" [src/conv1.cpp:18]   --->   Operation 99 'or' 'or_ln18_2' <Predicate = (!icmp_ln13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.41ns)   --->   "%select_ln18 = select i1 %or_ln18_2, i5 0, i5 %y_1" [src/conv1.cpp:18]   --->   Operation 100 'select' 'select_ln18' <Predicate = (!icmp_ln13)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i4 %add_ln18" [src/conv1.cpp:18]   --->   Operation 101 'zext' 'zext_ln18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.78ns)   --->   "%p_mid117 = add i6 %zext_ln18, i6 %select_ln13_1" [src/conv1.cpp:18]   --->   Operation 102 'add' 'p_mid117' <Predicate = (!icmp_ln13)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.38ns) (out node of the LUT)   --->   "%select_ln18_1 = select i1 %and_ln15_1, i6 %p_mid117, i6 %select_ln15_2" [src/conv1.cpp:18]   --->   Operation 103 'select' 'select_ln18_1' <Predicate = (!icmp_ln13)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_3)   --->   "%select_ln18_3 = select i1 %and_ln15_1, i9 %zext_ln15, i9 %select_ln15_4" [src/conv1.cpp:18]   --->   Operation 104 'select' 'select_ln18_3' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln18)   --->   "%xor_ln18 = xor i1 %and_ln14_1, i1 1" [src/conv1.cpp:18]   --->   Operation 105 'xor' 'xor_ln18' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln18)   --->   "%or_ln18_1 = or i1 %and_ln14_2, i1 %xor_ln18" [src/conv1.cpp:18]   --->   Operation 106 'or' 'or_ln18_1' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln18 = and i1 %and_ln15, i1 %or_ln18_1" [src/conv1.cpp:18]   --->   Operation 107 'and' 'and_ln18' <Predicate = (!icmp_ln13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.39ns)   --->   "%select_ln18_4 = select i1 %and_ln15_1, i4 %add_ln18, i4 %select_ln15" [src/conv1.cpp:18]   --->   Operation 108 'select' 'select_ln18_4' <Predicate = (!icmp_ln13)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.78ns)   --->   "%add_ln19 = add i5 %select_ln18, i5 1" [src/conv1.cpp:19]   --->   Operation 109 'add' 'add_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%or_ln19 = or i1 %and_ln18, i1 %and_ln15_1" [src/conv1.cpp:19]   --->   Operation 110 'or' 'or_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%or_ln19_1 = or i1 %or_ln19, i1 %or_ln15" [src/conv1.cpp:19]   --->   Operation 111 'or' 'or_ln19_1' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%or_ln19_2 = or i1 %or_ln19_1, i1 %icmp_ln14" [src/conv1.cpp:19]   --->   Operation 112 'or' 'or_ln19_2' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln19 = select i1 %or_ln19_2, i5 0, i5 %x_load" [src/conv1.cpp:19]   --->   Operation 113 'select' 'select_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i5 %add_ln19" [src/conv1.cpp:19]   --->   Operation 114 'zext' 'zext_ln19_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.76ns)   --->   "%p_mid1 = add i9 %zext_ln19_1, i9 %zext_ln15" [src/conv1.cpp:19]   --->   Operation 115 'add' 'p_mid1' <Predicate = (!icmp_ln13)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln19_3 = select i1 %and_ln18, i9 %p_mid1, i9 %select_ln18_3" [src/conv1.cpp:19]   --->   Operation 116 'select' 'select_ln19_3' <Predicate = (!icmp_ln13)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.41ns)   --->   "%select_ln19_4 = select i1 %and_ln18, i5 %add_ln19, i5 %select_ln18" [src/conv1.cpp:19]   --->   Operation 117 'select' 'select_ln19_4' <Predicate = (!icmp_ln13)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.78ns)   --->   "%add_ln20 = add i5 %select_ln19, i5 1" [src/conv1.cpp:20]   --->   Operation 118 'add' 'add_ln20' <Predicate = (!icmp_ln13)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.78ns)   --->   "%add_ln19_3 = add i10 %indvar_flatten6_load, i10 1" [src/conv1.cpp:19]   --->   Operation 119 'add' 'add_ln19_3' <Predicate = (!icmp_ln13)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.40ns)   --->   "%select_ln19_5 = select i1 %or_ln18_2, i10 1, i10 %add_ln19_3" [src/conv1.cpp:19]   --->   Operation 120 'select' 'select_ln19_5' <Predicate = (!icmp_ln13)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.82ns)   --->   "%add_ln18_3 = add i13 %indvar_flatten37_load, i13 1" [src/conv1.cpp:18]   --->   Operation 121 'add' 'add_ln18_3' <Predicate = (!icmp_ln13)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.30ns)   --->   "%select_ln18_5 = select i1 %or_ln15_1, i13 1, i13 %add_ln18_3" [src/conv1.cpp:18]   --->   Operation 122 'select' 'select_ln18_5' <Predicate = (!icmp_ln13)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.85ns)   --->   "%add_ln15_1 = add i16 %indvar_flatten84_load, i16 1" [src/conv1.cpp:15]   --->   Operation 123 'add' 'add_ln15_1' <Predicate = (!icmp_ln13)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.35ns)   --->   "%select_ln15_5 = select i1 %or_ln14, i16 1, i16 %add_ln15_1" [src/conv1.cpp:15]   --->   Operation 124 'select' 'select_ln15_5' <Predicate = (!icmp_ln13)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.89ns)   --->   "%add_ln14_2 = add i20 %indvar_flatten143_load, i20 1" [src/conv1.cpp:14]   --->   Operation 125 'add' 'add_ln14_2' <Predicate = (!icmp_ln13)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.36ns)   --->   "%select_ln14_6 = select i1 %icmp_ln14, i20 1, i20 %add_ln14_2" [src/conv1.cpp:14]   --->   Operation 126 'select' 'select_ln14_6' <Predicate = (!icmp_ln13)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.42ns)   --->   "%store_ln20 = store i22 %add_ln13_1, i22 %indvar_flatten214" [src/conv1.cpp:20]   --->   Operation 127 'store' 'store_ln20' <Predicate = (!icmp_ln13)> <Delay = 0.42>
ST_2 : Operation 128 [1/1] (0.42ns)   --->   "%store_ln20 = store i7 %select_ln13_4, i7 %n" [src/conv1.cpp:20]   --->   Operation 128 'store' 'store_ln20' <Predicate = (!icmp_ln13)> <Delay = 0.42>
ST_2 : Operation 129 [1/1] (0.42ns)   --->   "%store_ln20 = store i20 %select_ln14_6, i20 %indvar_flatten143" [src/conv1.cpp:20]   --->   Operation 129 'store' 'store_ln20' <Predicate = (!icmp_ln13)> <Delay = 0.42>
ST_2 : Operation 130 [1/1] (0.42ns)   --->   "%store_ln20 = store i8 %select_ln14_2, i8 %h" [src/conv1.cpp:20]   --->   Operation 130 'store' 'store_ln20' <Predicate = (!icmp_ln13)> <Delay = 0.42>
ST_2 : Operation 131 [1/1] (0.42ns)   --->   "%store_ln20 = store i16 %select_ln15_5, i16 %indvar_flatten84" [src/conv1.cpp:20]   --->   Operation 131 'store' 'store_ln20' <Predicate = (!icmp_ln13)> <Delay = 0.42>
ST_2 : Operation 132 [1/1] (0.42ns)   --->   "%store_ln20 = store i13 %select_ln18_5, i13 %indvar_flatten37" [src/conv1.cpp:20]   --->   Operation 132 'store' 'store_ln20' <Predicate = (!icmp_ln13)> <Delay = 0.42>
ST_2 : Operation 133 [1/1] (0.42ns)   --->   "%store_ln20 = store i4 %select_ln18_4, i4 %oc" [src/conv1.cpp:20]   --->   Operation 133 'store' 'store_ln20' <Predicate = (!icmp_ln13)> <Delay = 0.42>
ST_2 : Operation 134 [1/1] (0.42ns)   --->   "%store_ln20 = store i10 %select_ln19_5, i10 %indvar_flatten6" [src/conv1.cpp:20]   --->   Operation 134 'store' 'store_ln20' <Predicate = (!icmp_ln13)> <Delay = 0.42>
ST_2 : Operation 135 [1/1] (0.42ns)   --->   "%store_ln20 = store i5 %select_ln19_4, i5 %y" [src/conv1.cpp:20]   --->   Operation 135 'store' 'store_ln20' <Predicate = (!icmp_ln13)> <Delay = 0.42>
ST_2 : Operation 136 [1/1] (0.42ns)   --->   "%store_ln20 = store i5 %add_ln20, i5 %x" [src/conv1.cpp:20]   --->   Operation 136 'store' 'store_ln20' <Predicate = (!icmp_ln13)> <Delay = 0.42>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%ret_ln44 = ret" [src/conv1.cpp:44]   --->   Operation 137 'ret' 'ret_ln44' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.68>
ST_3 : Operation 138 [1/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:13]   --->   Operation 138 'load' 'conv1_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln15_3)   --->   "%bitcast_ln13 = bitcast i32 %conv1_biases_load" [src/conv1.cpp:13]   --->   Operation 139 'bitcast' 'bitcast_ln13' <Predicate = (!and_ln13_3 & !and_ln14_2 & !and_ln15_1)> <Delay = 0.00>
ST_3 : Operation 140 [1/2] (1.23ns)   --->   "%conv1_biases_load_1 = load i6 %conv1_biases_addr_1" [src/conv1.cpp:13]   --->   Operation 140 'load' 'conv1_biases_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%acc_mid1113 = bitcast i32 %conv1_biases_load_1" [src/conv1.cpp:13]   --->   Operation 141 'bitcast' 'acc_mid1113' <Predicate = (!and_ln15_1)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln15_3)   --->   "%select_ln14_4 = select i1 %and_ln13_3, i32 %acc_mid1113, i32 %bitcast_ln13" [src/conv1.cpp:14]   --->   Operation 142 'select' 'select_ln14_4' <Predicate = (!and_ln14_2 & !and_ln15_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln15_3 = select i1 %and_ln14_2, i32 %acc_mid1113, i32 %select_ln14_4" [src/conv1.cpp:15]   --->   Operation 143 'select' 'select_ln15_3' <Predicate = (!and_ln15_1)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%p_cast_mid1 = zext i6 %p_mid117" [src/conv1.cpp:18]   --->   Operation 144 'zext' 'p_cast_mid1' <Predicate = (and_ln15_1)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%conv1_biases_addr_2 = getelementptr i32 %conv1_biases, i64 0, i64 %p_cast_mid1" [src/conv1.cpp:18]   --->   Operation 145 'getelementptr' 'conv1_biases_addr_2' <Predicate = (and_ln15_1)> <Delay = 0.00>
ST_3 : Operation 146 [2/2] (1.23ns)   --->   "%conv1_biases_load_2 = load i6 %conv1_biases_addr_2" [src/conv1.cpp:18]   --->   Operation 146 'load' 'conv1_biases_load_2' <Predicate = (and_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 1.97>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%w_load = load i8 %w" [src/conv1.cpp:14]   --->   Operation 147 'load' 'w_load' <Predicate = (!or_ln14)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.39ns)   --->   "%select_ln14 = select i1 %or_ln14, i8 0, i8 %w_load" [src/conv1.cpp:14]   --->   Operation 148 'select' 'select_ln14' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.76ns)   --->   "%add_ln15 = add i8 %select_ln14, i8 17" [src/conv1.cpp:15]   --->   Operation 149 'add' 'add_ln15' <Predicate = (and_ln14_2)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.39ns)   --->   "%select_ln15_1 = select i1 %and_ln14_2, i8 %add_ln15, i8 %select_ln14" [src/conv1.cpp:15]   --->   Operation 150 'select' 'select_ln15_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 151 [1/2] (1.23ns)   --->   "%conv1_biases_load_2 = load i6 %conv1_biases_addr_2" [src/conv1.cpp:18]   --->   Operation 151 'load' 'conv1_biases_load_2' <Predicate = (and_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln18_2)   --->   "%acc_mid1 = bitcast i32 %conv1_biases_load_2" [src/conv1.cpp:18]   --->   Operation 152 'bitcast' 'acc_mid1' <Predicate = (and_ln15_1)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln18_2 = select i1 %and_ln15_1, i32 %acc_mid1, i32 %select_ln15_3" [src/conv1.cpp:18]   --->   Operation 153 'select' 'select_ln18_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (0.42ns)   --->   "%store_ln20 = store i8 %select_ln15_1, i8 %w" [src/conv1.cpp:20]   --->   Operation 154 'store' 'store_ln20' <Predicate = true> <Delay = 0.42>

State 5 <SV = 4> <Delay = 6.61>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i8 %select_ln15_1" [src/conv1.cpp:15]   --->   Operation 155 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i6 %select_ln18_1" [src/conv1.cpp:36]   --->   Operation 156 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i6 %select_ln18_1" [src/conv1.cpp:36]   --->   Operation 157 'zext' 'zext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %select_ln18_1, i8 0" [src/conv1.cpp:36]   --->   Operation 158 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i14 %tmp" [src/conv1.cpp:36]   --->   Operation 159 'zext' 'zext_ln36_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.83ns)   --->   "%sub_ln36 = sub i15 %zext_ln36_2, i15 %zext_ln36_1" [src/conv1.cpp:36]   --->   Operation 160 'sub' 'sub_ln36' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i15 %sub_ln36" [src/conv1.cpp:32]   --->   Operation 161 'sext' 'sext_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %select_ln18_1, i3 0" [src/conv1.cpp:32]   --->   Operation 162 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i9 %tmp_s" [src/conv1.cpp:32]   --->   Operation 163 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.77ns)   --->   "%add_ln32 = add i10 %zext_ln32, i10 %zext_ln36" [src/conv1.cpp:32]   --->   Operation 164 'add' 'add_ln32' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln36_3 = zext i9 %select_ln19_3" [src/conv1.cpp:36]   --->   Operation 165 'zext' 'zext_ln36_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.84ns)   --->   "%add_ln36_1 = add i16 %sext_ln32, i16 %zext_ln36_3" [src/conv1.cpp:36]   --->   Operation 166 'add' 'add_ln36_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i16 %add_ln36_1" [src/conv1.cpp:36]   --->   Operation 167 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i16 %add_ln36_1" [src/conv1.cpp:36]   --->   Operation 168 'trunc' 'trunc_ln36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln36, i8 0" [src/conv1.cpp:36]   --->   Operation 169 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln36_1 = sub i22 %p_shl, i22 %sext_ln36" [src/conv1.cpp:36]   --->   Operation 170 'sub' 'sub_ln36_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i5 %select_ln19" [src/conv1.cpp:20]   --->   Operation 171 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [2/2] (5.84ns)   --->   "%call_ln18 = call void @conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9, i32 %select_ln18_2, i9 %select_ln19_3, i10 %add_ln32, i32 %conv1_weights, i8 %select_ln15_1, i5 %select_ln19, i32 %input_ftmap, i32 %acc_6_loc" [src/conv1.cpp:18]   --->   Operation 172 'call' 'call_ln18' <Predicate = true> <Delay = 5.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 173 [1/1] (0.76ns)   --->   "%add_ln36 = add i9 %zext_ln20, i9 %zext_ln15_1" [src/conv1.cpp:36]   --->   Operation 173 'add' 'add_ln36' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln36_4 = zext i9 %add_ln36" [src/conv1.cpp:36]   --->   Operation 174 'zext' 'zext_ln36_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln36_2 = add i22 %sub_ln36_1, i22 %zext_ln36_4" [src/conv1.cpp:36]   --->   Operation 175 'add' 'add_ln36_2' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 176 [1/2] (0.00ns)   --->   "%call_ln18 = call void @conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9, i32 %select_ln18_2, i9 %select_ln19_3, i10 %add_ln32, i32 %conv1_weights, i8 %select_ln15_1, i5 %select_ln19, i32 %input_ftmap, i32 %acc_6_loc" [src/conv1.cpp:18]   --->   Operation 176 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.23>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6_str"   --->   Operation 177 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4161600, i64 4161600, i64 4161600"   --->   Operation 178 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_14_2_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6_str"   --->   Operation 179 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6_str"   --->   Operation 180 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6_str"   --->   Operation 181 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_19_5_VITIS_LOOP_20_6_str"   --->   Operation 182 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv1.cpp:20]   --->   Operation 183 'specloopname' 'specloopname_ln20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%acc_6_loc_load = load i32 %acc_6_loc"   --->   Operation 184 'load' 'acc_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln36_5 = zext i22 %add_ln36_2" [src/conv1.cpp:36]   --->   Operation 185 'zext' 'zext_ln36_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%feat1_addr = getelementptr i32 %feat1, i64 0, i64 %zext_ln36_5" [src/conv1.cpp:36]   --->   Operation 186 'getelementptr' 'feat1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (1.23ns)   --->   "%store_ln36 = store i32 %acc_6_loc_load, i22 %feat1_addr" [src/conv1.cpp:36]   --->   Operation 187 'store' 'store_ln36' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln20 = br void %VITIS_LOOP_22_7" [src/conv1.cpp:20]   --->   Operation 188 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
>>>>>>> b41ed44 (Initial commit)


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
<<<<<<< HEAD
	'alloca' operation ('oc') [5]  (0.000 ns)
	'store' operation ('store_ln11', src/conv1.cpp:11) of constant 0 on local variable 'oc' [9]  (0.427 ns)

 <State 2>: 1.237ns
The critical path consists of the following:
	'load' operation ('oc', src/conv1.cpp:11) on local variable 'oc' [12]  (0.000 ns)
	'getelementptr' operation ('conv1_biases_addr', src/conv1.cpp:11) [29]  (0.000 ns)
	'load' operation ('conv1_biases_load', src/conv1.cpp:11) on array 'conv1_biases' [30]  (1.237 ns)

 <State 3>: 1.237ns
The critical path consists of the following:
	'load' operation ('conv1_biases_load', src/conv1.cpp:11) on array 'conv1_biases' [30]  (1.237 ns)

 <State 4>: 1.767ns
The critical path consists of the following:
	'phi' operation ('y', src/conv1.cpp:19) with incoming values : ('add_ln12', src/conv1.cpp:12) [34]  (0.000 ns)
	'add' operation ('add_ln46', src/conv1.cpp:46) [36]  (0.853 ns)
	'sub' operation ('sub_ln46_1', src/conv1.cpp:46) [40]  (0.914 ns)

 <State 5>: 0.914ns
The critical path consists of the following:
	'phi' operation ('x', src/conv1.cpp:30) with incoming values : ('add_ln13', src/conv1.cpp:13) [50]  (0.000 ns)
	'add' operation ('add_ln46_1', src/conv1.cpp:46) [52]  (0.914 ns)

 <State 6>: 3.595ns
The critical path consists of the following:
	'phi' operation ('ky', src/conv1.cpp:19) with incoming values : ('add_ln18', src/conv1.cpp:18) [64]  (0.000 ns)
	'add' operation ('add_ln19', src/conv1.cpp:19) [78]  (0.797 ns)
	'add' operation ('add_ln19_1', src/conv1.cpp:19) [80]  (0.765 ns)
	'icmp' operation ('icmp_ln23', src/conv1.cpp:23) [82]  (0.787 ns)
	'or' operation ('or_ln21', src/conv1.cpp:21) [86]  (0.000 ns)
	'select' operation ('iy', src/conv1.cpp:21) [87]  (0.393 ns)
	'sub' operation ('sub_ln40', src/conv1.cpp:40) [90]  (0.853 ns)

 <State 7>: 4.439ns
The critical path consists of the following:
	'phi' operation ('kx', src/conv1.cpp:30) with incoming values : ('add_ln29', src/conv1.cpp:29) [93]  (0.000 ns)
	'add' operation ('add_ln30', src/conv1.cpp:30) [105]  (0.797 ns)
	'add' operation ('add_ln30_1', src/conv1.cpp:30) [107]  (0.765 ns)
	'icmp' operation ('icmp_ln34', src/conv1.cpp:34) [109]  (0.787 ns)
	'or' operation ('or_ln32', src/conv1.cpp:32) [112]  (0.000 ns)
	'select' operation ('ix', src/conv1.cpp:32) [113]  (0.000 ns)
	'add' operation ('add_ln40_4', src/conv1.cpp:40) [115]  (0.853 ns)
	'getelementptr' operation ('input_ftmap_addr', src/conv1.cpp:40) [117]  (0.000 ns)
	'load' operation ('input_ftmap_load', src/conv1.cpp:40) on array 'input_ftmap' [118]  (1.237 ns)

 <State 8>: 1.237ns
The critical path consists of the following:
	'load' operation ('input_ftmap_load', src/conv1.cpp:40) on array 'input_ftmap' [118]  (1.237 ns)

 <State 9>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.476 ns)
'fmul' operation ('mul', src/conv1.cpp:40) [122]  (6.540 ns)

 <State 10>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv1.cpp:40) [122]  (7.016 ns)

 <State 11>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv1.cpp:40) [122]  (7.016 ns)

 <State 12>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (0.476 ns)
'fadd' operation ('acc', src/conv1.cpp:40) [123]  (5.961 ns)

 <State 13>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('acc', src/conv1.cpp:40) [123]  (6.437 ns)

 <State 14>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('acc', src/conv1.cpp:40) [123]  (6.437 ns)

 <State 15>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('acc', src/conv1.cpp:40) [123]  (6.437 ns)
=======
	'alloca' operation ('indvar_flatten214') [15]  (0.000 ns)
	'store' operation ('store_ln13', src/conv1.cpp:13) of constant 0 on local variable 'indvar_flatten214' [20]  (0.427 ns)

 <State 2>: 4.695ns
The critical path consists of the following:
	'load' operation ('indvar_flatten143_load', src/conv1.cpp:14) on local variable 'indvar_flatten143' [53]  (0.000 ns)
	'icmp' operation ('icmp_ln14', src/conv1.cpp:14) [57]  (0.894 ns)
	'or' operation ('or_ln14_1', src/conv1.cpp:14) [92]  (0.287 ns)
	'and' operation ('and_ln14_2', src/conv1.cpp:14) [95]  (0.287 ns)
	'xor' operation ('xor_ln15', src/conv1.cpp:15) [106]  (0.287 ns)
	'and' operation ('and_ln15_1', src/conv1.cpp:15) [108]  (0.287 ns)
	'or' operation ('or_ln18', src/conv1.cpp:18) [111]  (0.000 ns)
	'or' operation ('or_ln18_2', src/conv1.cpp:18) [112]  (0.287 ns)
	'select' operation ('select_ln18', src/conv1.cpp:18) [113]  (0.414 ns)
	'add' operation ('add_ln19', src/conv1.cpp:19) [136]  (0.789 ns)
	'add' operation ('p_mid1', src/conv1.cpp:19) [143]  (0.765 ns)
	'select' operation ('select_ln19_3', src/conv1.cpp:19) [144]  (0.398 ns)

 <State 3>: 1.686ns
The critical path consists of the following:
	'load' operation ('conv1_biases_load', src/conv1.cpp:13) on array 'conv1_biases' [64]  (1.237 ns)
	'select' operation ('select_ln14_4', src/conv1.cpp:14) [88]  (0.000 ns)
	'select' operation ('select_ln15_3', src/conv1.cpp:15) [104]  (0.449 ns)

 <State 4>: 1.978ns
The critical path consists of the following:
	'load' operation ('w_load', src/conv1.cpp:14) on local variable 'w' [51]  (0.000 ns)
	'select' operation ('select_ln14', src/conv1.cpp:14) [80]  (0.393 ns)
	'add' operation ('add_ln15', src/conv1.cpp:15) [96]  (0.765 ns)
	'select' operation ('select_ln15_1', src/conv1.cpp:15) [101]  (0.393 ns)
	'store' operation ('store_ln20', src/conv1.cpp:20) of variable 'select_ln15_1', src/conv1.cpp:15 on local variable 'w' [176]  (0.427 ns)

 <State 5>: 6.616ns
The critical path consists of the following:
	'add' operation ('add_ln32', src/conv1.cpp:32) [126]  (0.776 ns)
	'call' operation ('call_ln18', src/conv1.cpp:18) to 'conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9' [154]  (5.840 ns)

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 1.237ns
The critical path consists of the following:
	'load' operation ('acc_6_loc_load') on local variable 'acc_6_loc' [155]  (0.000 ns)
	'store' operation ('store_ln36', src/conv1.cpp:36) of variable 'acc_6_loc_load' on array 'feat1' [161]  (1.237 ns)
>>>>>>> b41ed44 (Initial commit)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
<<<<<<< HEAD
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
=======
>>>>>>> b41ed44 (Initial commit)


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
