 
****************************************
check_design summary:
Version:     O-2018.06-SP5-1
Date:        Tue Dec 14 19:11:31 2021
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      2
    Unconnected ports (LINT-28)                                     2
--------------------------------------------------------------------------------

Warning: In design 'W4823_FIR', port 'valid_in' is not connected to any nets. (LINT-28)
Warning: In design 'W4823_FIR', port 'cload' is not connected to any nets. (LINT-28)
1
 
****************************************
Report : area
Design : W4823_FIR
Version: O-2018.06-SP5-1
Date   : Tue Dec 14 19:11:31 2021
****************************************

Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)
    USERLIB (File: /homes/user/stud/spring21/al4116/project/mem_comp/SP_REGFile/SP_REGF_tt_1p2v_25c_syn.db)
    USERLIB (File: /homes/user/stud/spring21/al4116/project/mem_comp/SP_CMEM/SP_CMEM_tt_1p2v_25c_syn.db)
    USERLIB (File: /homes/user/stud/spring21/al4116/project/mem_comp/SP_DMEM/SP_DMEM_tt_1p2v_25c_syn.db)

Number of ports:                           89
Number of nets:                          3744
Number of cells:                         3588
Number of combinational cells:           3034
Number of sequential cells:               546
Number of macros/black boxes:               3
Number of buf/inv:                        963
Number of references:                     145

Combinational area:              24724.800378
Buf/Inv area:                     4894.560156
Noncombinational area:           19085.759760
Macro/Black Box area:            44001.582031
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                 87812.142169
Total area:                 undefined
1
Information: Propagating switching activity (medium effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
Warning: Design has unannotated black box outputs. (PWR-428)
 
****************************************
Report : power
        -hier
        -analysis_effort medium
Design : W4823_FIR
Version: O-2018.06-SP5-1
Date   : Tue Dec 14 19:11:32 2021
****************************************


Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)
    USERLIB (File: /homes/user/stud/spring21/al4116/project/mem_comp/SP_REGFile/SP_REGF_tt_1p2v_25c_syn.db)
    USERLIB (File: /homes/user/stud/spring21/al4116/project/mem_comp/SP_CMEM/SP_CMEM_tt_1p2v_25c_syn.db)
    USERLIB (File: /homes/user/stud/spring21/al4116/project/mem_comp/SP_DMEM/SP_DMEM_tt_1p2v_25c_syn.db)


Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
W4823_FIR                              2.23e-02 2.60e-02 1.71e+05 4.85e-02 100.0
1
 
****************************************
Report : design
Design : W4823_FIR
Version: O-2018.06-SP5-1
Date   : Tue Dec 14 19:11:32 2021
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)
    USERLIB (File: /homes/user/stud/spring21/al4116/project/mem_comp/SP_REGFile/SP_REGF_tt_1p2v_25c_syn.db)
    USERLIB (File: /homes/user/stud/spring21/al4116/project/mem_comp/SP_CMEM/SP_CMEM_tt_1p2v_25c_syn.db)
    USERLIB (File: /homes/user/stud/spring21/al4116/project/mem_comp/SP_DMEM/SP_DMEM_tt_1p2v_25c_syn.db)

Local Link Library:

    {/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db, SP_CMEM_tt_1p2v_25c_syn.db, SP_DMEM_tt_1p2v_25c_syn.db, SP_REGF_tt_1p2v_25c_syn.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : tt_1p2v_25c
    Library : scx3_cmos8rf_lpvt_tt_1p2v_25c
    Process :   1.00
    Temperature :  25.00
    Voltage :   1.20
    Interconnect Model : balanced_tree

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    DesignWare

Design Parameters:

    None specified.
1
 
****************************************
Report : cell
Design : W4823_FIR
Version: O-2018.06-SP5-1
Date   : Tue Dec 14 19:11:32 2021
****************************************

Attributes:
    b - black box (unknown)
    d - dont_touch
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U9                        CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  d
U1152                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1153                     MX2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1154                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1155                     NAND3X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1156                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1157                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1158                     BUFX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1159                     NAND2BX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1160                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1161                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1162                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1163                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1164                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1165                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1166                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1167                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1168                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1169                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1170                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1171                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1172                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1173                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1174                     AND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1175                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1176                     CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1177                     CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1178                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1179                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1180                     AOI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1181                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1182                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1183                     NAND2BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1184                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1185                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1186                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1187                     NAND2BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1188                     NAND2BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1189                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1190                     NAND2BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1191                     NAND4X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1192                     NAND2BX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1193                     NAND2BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1194                     AOI2BB2X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1195                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1196                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1197                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1198                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1199                     NOR3X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1200                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1201                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1202                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1203                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1204                     MXI2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1205                     INVX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1206                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1207                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1208                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1209                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1210                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1211                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1212                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1213                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1214                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1215                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1216                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1217                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1218                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1219                     CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1220                     CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1221                     BUFX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1222                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1223                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1224                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1225                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1226                     MXI2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1227                     NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1228                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1229                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1230                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1231                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1232                     AND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1233                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1234                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1235                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1236                     BUFX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1237                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1238                     CLKINVX6TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1239                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1240                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1241                     MXI2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1242                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1243                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1244                     XNOR2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U1245                     INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1246                     INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1247                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1248                     ADDFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          33.119999 r
U1249                     ADDFHX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          36.000000 r
U1250                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1251                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1252                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1253                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1254                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1255                     ADDHX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 r
U1256                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1257                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1258                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1259                     NAND4X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1260                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1261                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1262                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1263                     CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1264                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1265                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1266                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1267                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1268                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1269                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1270                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1271                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1272                     OR2X6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1273                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1274                     NAND2X6TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1275                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1276                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1277                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1278                     NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1279                     INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1280                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1281                     BUFX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1282                     BUFX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1283                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1284                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1285                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1286                     INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1287                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1288                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1289                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1290                     CLKINVX3TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1291                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1292                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1293                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1294                     INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1295                     OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U1296                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1297                     NAND3X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U1298                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1299                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1300                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1301                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1302                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1303                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1304                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1305                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1306                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1307                     CLKINVX3TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1308                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1309                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1310                     INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1311                     INVX8TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1312                     BUFX12TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U1313                     INVX8TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1314                     NAND3X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U1315                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1316                     INVX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1317                     CLKINVX6TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1318                     BUFX12TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U1319                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1320                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1321                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1322                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1323                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1324                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1325                     NAND3X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U1326                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1327                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1328                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1329                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1330                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1331                     NAND3X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U1332                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1333                     INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1334                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1335                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1336                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1337                     INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1338                     INVX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1339                     CLKINVX3TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1340                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1341                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1342                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1343                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1344                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1345                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1346                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1347                     NOR3X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1348                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1349                     NOR3X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U1350                     INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1351                     BUFX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1352                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1353                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1354                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1355                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1356                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1357                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1358                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1359                     NOR3X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U1360                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1361                     BUFX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1362                     NOR2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U1363                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1364                     AOI22X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U1365                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1366                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1367                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1368                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1369                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1370                     NAND3X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1371                     BUFX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1372                     NAND3X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U1373                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1374                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1375                     MXI2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1376                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1377                     INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1378                     AOI2BB2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U1379                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1380                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1381                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1382                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1383                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1384                     INVX16TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U1385                     INVX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1386                     NOR2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U1387                     INVX8TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1388                     NAND2X6TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1389                     NAND2X6TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1390                     INVX12TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1391                     INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1392                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1393                     NAND2X6TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1394                     NAND2X6TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1395                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1396                     NOR2X6TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1397                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1398                     CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1399                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1400                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1401                     NAND4X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          25.920000 
U1402                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1403                     NAND3X8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 
U1404                     NOR2X6TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1405                     NAND2X8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U1406                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1407                     NOR2X6TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1408                     INVX12TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1409                     CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1410                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1411                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1412                     NAND4X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          25.920000 
U1413                     NAND4X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1414                     NAND4X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1415                     NAND2X8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U1416                     NAND2X8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U1417                     INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1418                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1419                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1420                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1421                     NAND2BX4TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1422                     CLKINVX3TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1423                     AOI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1424                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1425                     CLKINVX12TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1426                     NAND2X6TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1427                     XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U1428                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1429                     NAND2X8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U1430                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1431                     NAND2BX4TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1432                     NAND4X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          25.920000 
U1433                     NAND2X8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U1434                     NAND2X8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U1435                     NAND3X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1436                     NAND3X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U1437                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1438                     NAND4X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          25.920000 
U1439                     NAND2X8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U1440                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1441                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1442                     NAND4X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1443                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1444                     OR2X4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1445                     MXI2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1446                     BUFX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1447                     INVX8TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1448                     INVX8TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1449                     MXI2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1450                     INVX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1451                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1452                     NAND4X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1453                     NAND4X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          25.920000 
U1454                     INVX12TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1455                     NOR3X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1456                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1457                     CLKINVX6TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1458                     NOR2X6TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1459                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1460                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1461                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1462                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1463                     AND2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1464                     NOR2X6TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1465                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1466                     CLKINVX12TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1467                     CLKINVX12TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1468                     INVX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1469                     CLKINVX12TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1470                     INVX12TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1471                     NAND2X6TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1472                     BUFX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1473                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1474                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1475                     INVX8TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1476                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1477                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1478                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1479                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1480                     NOR2X6TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1481                     INVX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1482                     INVX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1483                     NOR2X6TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1484                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1485                     OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1486                     CLKINVX6TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1487                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1488                     NAND2BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1489                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1490                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1491                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1492                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1493                     NAND4X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1494                     NOR2X6TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1495                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1496                     NAND2X6TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1497                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1498                     CLKINVX3TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1499                     MXI2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          23.040001 
U1500                     NAND2X8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U1501                     NAND3X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U1502                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1503                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1504                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1505                     NAND2X8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U1506                     NAND4BX4TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          25.920000 
U1507                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1508                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1509                     NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1510                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1511                     INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1512                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1513                     OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1514                     MXI2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          23.040001 
U1515                     CLKINVX6TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1516                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1517                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1518                     XNOR2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U1519                     INVX8TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1520                     CLKINVX12TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1521                     INVX8TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1522                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1523                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1524                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1525                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1526                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1527                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1528                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1529                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1530                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1531                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1532                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1533                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1534                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1535                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1536                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1537                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1538                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1539                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1540                     AOI2BB2X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1541                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1542                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1543                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1544                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1545                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1546                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1547                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1548                     NAND2BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1549                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1550                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1551                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1552                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1553                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1554                     NAND2X6TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1555                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1556                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1557                     AND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1558                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1559                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1560                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1561                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1562                     MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1563                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1564                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1565                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1566                     NAND4BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1567                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1568                     AND3X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1569                     MXI2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1570                     NAND4XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1571                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1572                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1573                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1574                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1575                     NAND2BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1576                     AOI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1577                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1578                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1579                     MXI2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1580                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1581                     NAND2BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1582                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1583                     BUFX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1584                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1585                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1586                     INVX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1587                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1588                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1589                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1590                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1591                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1592                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1593                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1594                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1595                     AND4X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1596                     AND4X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1597                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1598                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1599                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1600                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1601                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1602                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1603                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1604                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1605                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1606                     BUFX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1607                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1608                     CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1609                     CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1610                     CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1611                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1612                     INVX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1613                     NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1614                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1615                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1616                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1617                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1618                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1619                     NAND3X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1620                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1621                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1622                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1623                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1624                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1625                     NAND3X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1626                     NAND4BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1627                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1628                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1629                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1630                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1631                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1632                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1633                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1634                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1635                     INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1636                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1637                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1638                     MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1639                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1640                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1641                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1642                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1643                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1644                     NAND3X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U1645                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1646                     NAND4XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1647                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1648                     NAND4XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1649                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1650                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1651                     NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1652                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1653                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1654                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1655                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1656                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1657                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1658                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1659                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1660                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1661                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1662                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1663                     NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1664                     OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1665                     NAND3X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1666                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1667                     NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1668                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1669                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1670                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1671                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1672                     MXI2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U1673                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1674                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1675                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1676                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1677                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1678                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1679                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1680                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1681                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1682                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1683                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1684                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1685                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1686                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1687                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1688                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1689                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1690                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1691                     OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1692                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1693                     BUFX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1694                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1695                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1696                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1697                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1698                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1699                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1700                     CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1701                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1702                     BUFX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1703                     NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1704                     BUFX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1705                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1706                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1707                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1708                     NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1709                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1710                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1711                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1712                     OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1713                     NOR2BX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1714                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1715                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1716                     BUFX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1717                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1718                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1719                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1720                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1721                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1722                     ADDHX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 r
U1723                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1724                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1725                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1726                     NAND3X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1727                     AND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1728                     CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1729                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1730                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1731                     CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1732                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1733                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1734                     CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1735                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1736                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1737                     NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1738                     NOR2BX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1739                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1740                     NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1741                     AOI22X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U1742                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1743                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1744                     NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1745                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1746                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1747                     NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1748                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1749                     NAND3X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1750                     NAND3X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1751                     NAND3X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1752                     NAND3X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1753                     NAND3X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1754                     NAND3X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1755                     NAND3X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1756                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1757                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1758                     NAND3X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1759                     NAND3X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1760                     NAND3X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1761                     CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1762                     NAND3X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1763                     CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1764                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1765                     NAND3X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1766                     NAND3X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1767                     NAND3X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1768                     NAND3X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1769                     NAND3X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1770                     NAND3X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1771                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1772                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1773                     NAND3X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1774                     NAND3X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1775                     CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1776                     NAND3X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1777                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1778                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1779                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1780                     NAND3BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1781                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1782                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1783                     NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1784                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1785                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1786                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1787                     NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1788                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1789                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1790                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1791                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1792                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1793                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1794                     NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1795                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1796                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1797                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1798                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1799                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1800                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1801                     NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1802                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1803                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1804                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1805                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1806                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1807                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1808                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1809                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1810                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1811                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1812                     NOR3X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1813                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1814                     NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1815                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1816                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1817                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1818                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1819                     NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1820                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1821                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1822                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1823                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1824                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1825                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1826                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1827                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1828                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1829                     MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1830                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1831                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1832                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1833                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1834                     NOR2BX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1835                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1836                     MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1837                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1838                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1839                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1840                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1841                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1842                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1843                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1844                     NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1845                     NOR3BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1846                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1847                     NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1848                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1849                     NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1850                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1851                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1852                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1853                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1854                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1855                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1856                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1857                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1858                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1859                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1860                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1861                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1862                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1863                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1864                     OA21X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1865                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1866                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1867                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1868                     MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1869                     MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1870                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1871                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1872                     NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1873                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1874                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1875                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1876                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1877                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1878                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1879                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1880                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1881                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1882                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1883                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1884                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1885                     NAND4X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          25.920000 
U1886                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U1887                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1888                     NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1889                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1890                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1891                     MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1892                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1893                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1894                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1895                     CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1896                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1897                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1898                     AOI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1899                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1900                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1901                     NAND3X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1902                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1903                     BUFX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1904                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1905                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1906                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1907                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1908                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1909                     XOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U1910                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1911                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1912                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1913                     NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1914                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1915                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1916                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1917                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1918                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1919                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1920                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1921                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1922                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1923                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1924                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1925                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1926                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U1927                     NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1928                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1929                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1930                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1931                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1932                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1933                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1934                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1935                     NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1936                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1937                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1938                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1939                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1940                     MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1941                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1942                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1943                     MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U1944                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1945                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1946                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1947                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1948                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1949                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1950                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1951                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1952                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1953                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1954                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1955                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1956                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1957                     NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1958                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1959                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1960                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1961                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1962                     AND2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U1963                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1964                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1965                     OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1966                     CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1967                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1968                     NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1969                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1970                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1971                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1972                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1973                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1974                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1975                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1976                     CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1977                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1978                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1979                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1980                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1981                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1982                     AND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1983                     AND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1984                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1985                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1986                     OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1987                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1988                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1989                     INVX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1990                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1991                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1992                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1993                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1994                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1995                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1996                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U1997                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U1998                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U1999                     OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2000                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2001                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2002                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2003                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2004                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2005                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2006                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2007                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2008                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2009                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2010                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2011                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2012                     INVX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2013                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2014                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2015                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2016                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2017                     INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2018                     NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2019                     OR2X4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2020                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2021                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2022                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2023                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2024                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2025                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2026                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2027                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2028                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2029                     INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2030                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2031                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2032                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2033                     INVX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2034                     CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2035                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2036                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2037                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2038                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2039                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2040                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2041                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2042                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2043                     INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2044                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2045                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2046                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2047                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2048                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2049                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2050                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2051                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2052                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2053                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2054                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2055                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2056                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2057                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2058                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2059                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2060                     NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2061                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2062                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2063                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2064                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2065                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2066                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2067                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2068                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2069                     AND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2070                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2071                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2072                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2073                     CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2074                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2075                     CLKMX2X3TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U2076                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2077                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2078                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2079                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2080                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2081                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2082                     NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2083                     BUFX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2084                     INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2085                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2086                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2087                     ADDHX2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          30.240000 r
U2088                     INVX12TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2089                     INVX8TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2090                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2091                     NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2092                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2093                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2094                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2095                     NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2096                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2097                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2098                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2099                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U2100                     NAND2X8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U2101                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2102                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2103                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2104                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2105                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2106                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2107                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U2108                     NAND4X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          25.920000 
U2109                     INVX8TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2110                     NAND3X6TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          21.600000 
U2111                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2112                     CLKINVX6TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2113                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2114                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2115                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2116                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U2117                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2118                     NAND4X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          25.920000 
U2119                     INVX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2120                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2121                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2122                     BUFX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2123                     CLKINVX3TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2124                     INVX8TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2125                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2126                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2127                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U2128                     NAND2BX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2129                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2130                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2131                     NAND4X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          25.920000 
U2132                     NAND3X6TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          21.600000 
U2133                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2134                     NAND4X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          25.920000 
U2135                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2136                     CLKINVX12TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U2137                     NAND2BX4TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U2138                     NAND3X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2139                     NAND4X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          25.920000 
U2140                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2141                     NAND3X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2142                     NAND4X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          25.920000 
U2143                     NAND4X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          25.920000 
U2144                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2145                     NOR2X6TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U2146                     NAND2BX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2147                     NAND4X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2148                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2149                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U2150                     OAI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U2151                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2152                     NAND2BX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2153                     NAND3BX4TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U2154                     NAND4BX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U2155                     NOR2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U2156                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2157                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2158                     CLKINVX6TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2159                     NAND3BX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2160                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2161                     CLKINVX12TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U2162                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2163                     NAND4X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          25.920000 
U2164                     NAND4X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2165                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2166                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2167                     NAND4X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          25.920000 
U2168                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2169                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2170                     NAND4X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2171                     AOI22X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U2172                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2173                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2174                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2175                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2176                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2177                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2178                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2179                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2180                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2181                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2182                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2183                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2184                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2185                     INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2186                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2187                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2188                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2189                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2190                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2191                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2192                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2193                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2194                     CLKINVX6TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2195                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2196                     ADDFHX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 r
U2197                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2198                     ADDFHX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 r
U2199                     ADDFHX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 r
U2200                     AOI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2201                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2202                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2203                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2204                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2205                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2206                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2207                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2208                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2209                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2210                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2211                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2212                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2213                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2214                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2215                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2216                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2217                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2218                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2219                     MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2220                     MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2221                     MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2222                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2223                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2224                     AOI2BB1XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2225                     MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2226                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2227                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2228                     MXI2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U2229                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2230                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2231                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2232                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2233                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2234                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2235                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2236                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2237                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2238                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2239                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2240                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2241                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2242                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2243                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2244                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2245                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2246                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2247                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2248                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2249                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2250                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2251                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2252                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2253                     AOI2BB1XLTS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2254                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2255                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2256                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2257                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2258                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2259                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2260                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2261                     NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2262                     NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2263                     MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2264                     MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2265                     MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2266                     MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2267                     MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2268                     MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2269                     MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2270                     MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2271                     MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2272                     MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2273                     MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2274                     MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2275                     MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2276                     MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2277                     MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2278                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2279                     MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2280                     NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2281                     NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2282                     MXI2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2283                     NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2284                     MXI2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2285                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2286                     NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2287                     NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2288                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2289                     NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2290                     MXI2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2291                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2292                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2293                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2294                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2295                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2296                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2297                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2298                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2299                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2300                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2301                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2302                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2303                     MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2304                     MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2305                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2306                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2307                     NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2308                     NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2309                     NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2310                     NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2311                     NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2312                     NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2313                     NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2314                     NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2315                     NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2316                     NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2317                     NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2318                     NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2319                     NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2320                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2321                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2322                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2323                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2324                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2325                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2326                     MXI2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2327                     MXI2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2328                     MXI2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2329                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  d
U2330                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2331                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2332                     CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2333                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2334                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2335                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2336                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2337                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2338                     AND2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2339                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2340                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2341                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2342                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2343                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2344                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2345                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2346                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2347                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2348                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2349                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2350                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2351                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2352                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2353                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2354                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2355                     BUFX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2356                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2357                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2358                     MXI2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U2359                     BUFX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2360                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2361                     OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2362                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2363                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2364                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2365                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2366                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2367                     BUFX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2368                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2369                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2370                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2371                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2372                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2373                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2374                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2375                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2376                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2377                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2378                     NAND4X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          25.920000 
U2379                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2380                     NAND4X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          25.920000 
U2381                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2382                     NOR2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U2383                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2384                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2385                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2386                     CLKINVX12TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U2387                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2388                     NOR2BX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2389                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2390                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2391                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2392                     CLKINVX3TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2393                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2394                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2395                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2396                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2397                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2398                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2399                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2400                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2401                     NAND4BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2402                     AOI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2403                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2404                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2405                     CLKINVX12TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U2406                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2407                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2408                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2409                     INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2410                     CLKINVX12TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U2411                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2412                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2413                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2414                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2415                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2416                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2417                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2418                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2419                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2420                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2421                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2422                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2423                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2424                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2425                     NAND3X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2426                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2427                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2428                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2429                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2430                     NAND4X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2431                     OR3X4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U2432                     INVX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2433                     AOI2BB2X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2434                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2435                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2436                     NOR3X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2437                     NAND4X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2438                     NOR3X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2439                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U2440                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2441                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2442                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2443                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2444                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2445                     CLKINVX6TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2446                     NAND2BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2447                     NAND3X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2448                     AOI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2449                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2450                     INVX6TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2451                     OR3X4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U2452                     NAND3X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2453                     NAND2BX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2454                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2455                     AOI2BB2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U2456                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2457                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2458                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2459                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2460                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2461                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2462                     AND2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U2463                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2464                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2465                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2466                     CLKINVX12TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U2467                     AOI2BB2X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 
U2468                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2469                     INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2470                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2471                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2472                     MXI2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          23.040001 
U2473                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2474                     MXI2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U2475                     CLKINVX3TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2476                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2477                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2478                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2479                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2480                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2481                     NAND3X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2482                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2483                     NAND4X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2484                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2485                     NAND4X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2486                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2487                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2488                     NAND3BX4TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U2489                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2490                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2491                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2492                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2493                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2494                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2495                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2496                     INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2497                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2498                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2499                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2500                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2501                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2502                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2503                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2504                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2505                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2506                     INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2507                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2508                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2509                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2510                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2511                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2512                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2513                     INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2514                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2515                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2516                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2517                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2518                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2519                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2520                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2521                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2522                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2523                     BUFX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2524                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2525                     OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U2526                     OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U2527                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2528                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2529                     NAND3X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2530                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2531                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2532                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2533                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2534                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2535                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2536                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2537                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2538                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2539                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2540                     XNOR2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U2541                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2542                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2543                     AOI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2544                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2545                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2546                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2547                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2548                     OR3X4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U2549                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2550                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2551                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2552                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2553                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2554                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2555                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2556                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2557                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2558                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2559                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2560                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2561                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2562                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2563                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2564                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2565                     AO21X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2566                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2567                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2568                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2569                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2570                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2571                     NAND3X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U2572                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2573                     AND2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2574                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2575                     NAND4X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2576                     CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2577                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2578                     MXI2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          23.040001 
U2579                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2580                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2581                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2582                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2583                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2584                     INVX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2585                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2586                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2587                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2588                     MXI2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U2589                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2590                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2591                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2592                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2593                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2594                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2595                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2596                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2597                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2598                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2599                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2600                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2601                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2602                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2603                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2604                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2605                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2606                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2607                     NAND3X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2608                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2609                     NAND3X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2610                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2611                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2612                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2613                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2614                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2615                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2616                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2617                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2618                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2619                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2620                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2621                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2622                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2623                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2624                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2625                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2626                     AOI22X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U2627                     OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2628                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2629                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2630                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2631                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2632                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2633                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2634                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2635                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2636                     OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2637                     NAND2BX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2638                     NAND2BX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2639                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2640                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2641                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2642                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2643                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2644                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2645                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2646                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2647                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2648                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2649                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2650                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2651                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2652                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2653                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2654                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2655                     OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2656                     CLKINVX12TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U2657                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2658                     ADDFHX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 r
U2659                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2660                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2661                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2662                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2663                     AND2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2664                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2665                     OR2X4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2666                     OR2X4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2667                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2668                     ADDFHX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 r
U2669                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2670                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2671                     ADDFHX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 r
U2672                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2673                     NOR3X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2674                     NOR3X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2675                     ADDFHX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 r
U2676                     ADDFHX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 r
U2677                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2678                     NAND4X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2679                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2680                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2681                     ADDFHX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 r
U2682                     AOI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2683                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2684                     NOR3X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2685                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2686                     ADDHX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 r
U2687                     AOI2BB1X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U2688                     NAND4X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2689                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2690                     ADDFHX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 r
U2691                     ADDFHX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 r
U2692                     ADDFHX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 r
U2693                     ADDFHX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 r
U2694                     ADDFHX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 r
U2695                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2696                     ADDFHX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 r
U2697                     ADDFHX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 r
U2698                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2699                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2700                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2701                     AND2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2702                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2703                     ADDFHX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 r
U2704                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2705                     ADDHX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 r
U2706                     ADDFHX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 r
U2707                     ADDFHX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 r
U2708                     ADDFHX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 r
U2709                     AOI22X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U2710                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2711                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2712                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2713                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2714                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2715                     ADDHX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 r
U2716                     AND3X6TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U2717                     ADDHX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 r
U2718                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2719                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2720                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2721                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2722                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2723                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2724                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2725                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2726                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2727                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2728                     NAND4BX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U2729                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2730                     AOI2BB2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U2731                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2732                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2733                     BUFX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2734                     BUFX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2735                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2736                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2737                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2738                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2739                     AND3X6TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U2740                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2741                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2742                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2743                     MXI2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          23.040001 
U2745                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2746                     MXI2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          23.040001 
U2747                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2748                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2749                     MXI2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U2750                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2751                     MXI2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U2752                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2753                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2754                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2757                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2758                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2759                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2760                     AND2X8TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U2761                     NOR3X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U2762                     NAND3BX4TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U2763                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2764                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2765                     XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U2766                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2767                     AOI22X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U2768                     AND2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2769                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2770                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2771                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2772                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2773                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2774                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2775                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2776                     MXI2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U2777                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2778                     NAND2BX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2779                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2780                     BUFX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2781                     AOI2BB2X4TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 
U2782                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2783                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2784                     AOI22X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U2785                     NAND4X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2786                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2787                     NAND4X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2788                     NAND4X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2789                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2790                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2791                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2792                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2793                     CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2794                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2795                     NAND3X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2796                     NOR3X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2797                     NAND4BX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U2798                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2799                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2800                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2801                     NAND4X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2802                     BUFX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2803                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2804                     NAND4X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          25.920000 
U2805                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2806                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2807                     NAND4X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2808                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2809                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2810                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2811                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2812                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2813                     NAND4X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2814                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2815                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2816                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2817                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2818                     NAND4X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2819                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2820                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2821                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2822                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2823                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2824                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2825                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2826                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2827                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2828                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2829                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2830                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2831                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2832                     NAND2BX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2833                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2834                     BUFX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2835                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2836                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2837                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2838                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2839                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2840                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2841                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2842                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2843                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2844                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2845                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2846                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2847                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2848                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2849                     NAND2BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2850                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2851                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2852                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2853                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2854                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2855                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2856                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2857                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2858                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2859                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2860                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2861                     BUFX4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2862                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2863                     NAND4BX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U2864                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2865                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2866                     NAND3X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2867                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2868                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2869                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U2870                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2871                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2872                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U2873                     NAND3X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2874                     OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U2875                     XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U2876                     AOI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2877                     CMPR22X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          30.240000 r
U2878                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2879                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2880                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2881                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2882                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2883                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2884                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2885                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2886                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2887                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2888                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2889                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2890                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2891                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2892                     OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2893                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2894                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2895                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2896                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2897                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2898                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2899                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2900                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2901                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2902                     AOI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U2903                     ADDHXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 r
U2904                     XOR3X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U2905                     ADDFHX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 r
U2906                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2907                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2908                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2909                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2910                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2911                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2912                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2913                     NAND2BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2914                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2915                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2916                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2917                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2918                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2919                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2920                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2921                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2922                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2923                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2924                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2925                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2926                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2927                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2928                     NAND3X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2929                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2930                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2931                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2932                     BUFX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2933                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2934                     BUFX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2935                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2936                     BUFX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2937                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2938                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2939                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2940                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2941                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2942                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U2943                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2944                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2945                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2946                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2947                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2948                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2949                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2950                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2951                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2952                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2953                     OR2X4TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U2954                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2955                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2956                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2957                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2958                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2959                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2960                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2961                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2962                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2963                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2964                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2965                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2966                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2967                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2968                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2969                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2970                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2971                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2972                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2973                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2974                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2975                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2976                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2977                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2978                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2979                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2980                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2981                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2982                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2983                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2984                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2985                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2986                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2987                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2988                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2989                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2990                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2991                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2992                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2993                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2994                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U2995                     OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U2996                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U2997                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2998                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U2999                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3000                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3001                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3002                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3003                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3004                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3005                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3006                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3007                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3008                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3009                     OA21X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U3010                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3011                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3012                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3013                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3014                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3015                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3016                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3017                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3018                     AOI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U3019                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3020                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3021                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3022                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3023                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3024                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3025                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3026                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3027                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3028                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3029                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3030                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3031                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3032                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3033                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3034                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3035                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3036                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U3037                     NAND2BX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U3038                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3039                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3040                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3041                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3042                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3043                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3044                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3045                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3046                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3047                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3048                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3049                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3050                     NAND3X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3051                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3052                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3053                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3054                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3055                     NAND2BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3056                     NAND2BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3057                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3058                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3059                     NAND2BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3060                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3061                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3062                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3063                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3064                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3065                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3066                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3067                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3068                     ACHCINX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U3069                     NAND2BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3070                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3071                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3072                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3073                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3074                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3075                     NAND2BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3076                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3077                     AND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3078                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3079                     NAND2BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3080                     NAND4BX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U3081                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3082                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3083                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3084                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3085                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3086                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3087                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3088                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3089                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3090                     NAND3X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3091                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3092                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3093                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3094                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3095                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3096                     NAND3X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U3097                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3098                     XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U3099                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3100                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3101                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3102                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3103                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3104                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3105                     XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U3106                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3107                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3108                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3109                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3110                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3111                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3112                     NAND4X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3113                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3114                     OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3115                     NAND2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3116                     XOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 
U3117                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3118                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3119                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3120                     NAND3X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U3121                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U3122                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3123                     XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U3124                     XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U3125                     NAND3X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U3126                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3127                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3128                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3129                     AOI2BB2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U3130                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3131                     XNOR2X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 
U3132                     NAND4X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3133                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3134                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3135                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3136                     OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3137                     XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U3138                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3139                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3140                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3141                     NAND4BBX2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U3142                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3143                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3144                     AND2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U3145                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3146                     NAND3BX4TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U3147                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3148                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3149                     NAND3X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U3150                     NOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3151                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3152                     NAND3BX4TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U3153                     NOR2BX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U3154                     NOR2BX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U3155                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3156                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3157                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3158                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3159                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3160                     BUFX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3161                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3162                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3163                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3164                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3165                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3166                     NAND4BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U3167                     NOR3X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3168                     NOR3X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U3169                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3170                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3171                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3172                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3173                     NOR4X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 
U3174                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U3175                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3176                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3177                     NOR2BX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U3178                     NAND4BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U3179                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3180                     NAND4X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U3181                     NOR3X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U3182                     OAI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U3183                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3184                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3185                     NAND4X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3186                     AOI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U3187                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3188                     NAND3X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U3189                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3190                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3191                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3192                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3193                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3194                     AND2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U3195                     CLKINVX6TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3196                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3197                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3198                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3199                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3200                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3201                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3202                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3203                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3204                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3205                     AOI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U3206                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3207                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3208                     AOI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U3209                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3210                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3211                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3212                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3213                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3214                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3215                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3216                     NAND3X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U3217                     BUFX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3218                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3219                     NAND3X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3220                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3221                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3222                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3223                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3224                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3225                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3226                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3227                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3228                     NAND2BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3229                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3230                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3231                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3232                     NAND2BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3233                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3234                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3235                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3236                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3237                     NAND2BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3238                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3239                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3240                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3241                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3242                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3243                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3244                     OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3245                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3246                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3247                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3248                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3249                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3250                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3251                     ADDHX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          18.719999 r
U3252                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3253                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3254                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3255                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3256                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3257                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3258                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3259                     AOI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U3260                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U3261                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3262                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3263                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3264                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3265                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3266                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3267                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3268                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3269                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3270                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3271                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U3272                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3273                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3274                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3275                     AOI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U3276                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3277                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3278                     ADDHXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 r
U3279                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3280                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3281                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3282                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3283                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3284                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3285                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3286                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3287                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3288                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3289                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3290                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3291                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3292                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3293                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3294                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3295                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3296                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3297                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3298                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3299                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3300                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3301                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3302                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3303                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3304                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3305                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3306                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3307                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3308                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3309                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3310                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3311                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3312                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3313                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3314                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3315                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3316                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3317                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3318                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3319                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3320                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3321                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3322                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3323                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3324                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3325                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3326                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3327                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3328                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3329                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3330                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3331                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3332                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3333                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3334                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3335                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3336                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3337                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U3338                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3339                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3340                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U3341                     AOI21X4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          17.280001 
U3342                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3343                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3344                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U3345                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3346                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3347                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3348                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3349                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3350                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3351                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3352                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3353                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3354                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3355                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3356                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3357                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3358                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3359                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3360                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3361                     OR2X2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3362                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3363                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3364                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3365                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3366                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3367                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3368                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3369                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3370                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3371                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3372                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3373                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3374                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3375                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3376                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3377                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3378                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3379                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3380                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3381                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3382                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3383                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3384                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3385                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3386                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3387                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3388                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3389                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3390                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3391                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3392                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3393                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3394                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3395                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3396                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3397                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3398                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3399                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3400                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3401                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3402                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3403                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3404                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3405                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3406                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3407                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3408                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3409                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3410                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3411                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3412                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3413                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3414                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3415                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3416                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3417                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3418                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3419                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3420                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3421                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3422                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3423                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3424                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3425                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3426                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3427                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3428                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3429                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3430                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3431                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3432                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3433                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3434                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3435                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3436                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3437                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3438                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3439                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3440                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3441                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3442                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3443                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3444                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3445                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3446                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3447                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3448                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3449                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3450                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3451                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3452                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3453                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3454                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3455                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3456                     NAND2BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3457                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3458                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3459                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3460                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3461                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3462                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3463                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3464                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3465                     NAND2BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3466                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3467                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3468                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3469                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3470                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3471                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3472                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3473                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3474                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3475                     OA21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3476                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3477                     NAND2BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3478                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3479                     CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U3480                     NAND2BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3481                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3482                     CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U3483                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3484                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3485                     MXI2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          23.040001 
U3486                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3487                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3488                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3489                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3490                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3491                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3492                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3493                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3494                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3495                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3496                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3497                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3498                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3499                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3500                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3501                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3502                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3503                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3504                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3505                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3506                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3507                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3508                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3509                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3510                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3511                     AND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3512                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3513                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3514                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3515                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3516                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3517                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3518                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3519                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3520                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3521                     OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3522                     NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3523                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3524                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3525                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3526                     NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3527                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3528                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3529                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3530                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3531                     NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3532                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3533                     NAND2XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3534                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3535                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3536                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3537                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3538                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3539                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3540                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3541                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3542                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3543                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3544                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3545                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3546                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3547                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3548                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3549                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3550                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3551                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3552                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3553                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3554                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3555                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3556                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3557                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3558                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3559                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3560                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3561                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3562                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3563                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3564                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3565                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3566                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3567                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3568                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3569                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3570                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3571                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3572                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3573                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3574                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3575                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3576                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3577                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3578                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3579                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3580                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3581                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3582                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3583                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3584                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3585                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3586                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3587                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3588                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3589                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3590                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3591                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3592                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3593                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3594                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3595                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3596                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3597                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3598                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3599                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3600                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3601                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3602                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3603                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3604                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3605                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3606                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3607                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3608                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3609                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3610                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3611                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3612                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3613                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3614                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3615                     BUFX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3616                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3617                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3618                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3619                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3620                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3621                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3622                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3623                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3624                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3625                     NAND4X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3626                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3627                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3628                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3629                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3630                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3631                     NAND4X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3632                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3633                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3634                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3635                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3636                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3637                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3638                     NAND3X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3639                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3640                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3641                     NAND4BBX1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U3642                     BUFX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3643                     BUFX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3644                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3645                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3646                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3647                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3648                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3649                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3650                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3651                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3652                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3653                     NAND4X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3654                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3655                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3656                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3657                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3658                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3659                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3660                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3661                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3662                     NAND4X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3663                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3664                     NAND3X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3665                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3666                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3667                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3668                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3669                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3670                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3671                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3672                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3673                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3674                     NAND4X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3675                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3676                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3677                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3678                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3679                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3680                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3681                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3682                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3683                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3684                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3685                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3686                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3687                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3688                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3689                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3690                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3691                     NAND4X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3692                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3693                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3694                     NAND4X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3695                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3696                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3697                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3698                     NAND2BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3699                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3700                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3701                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3702                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3703                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3704                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3705                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3706                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3707                     NAND4X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3708                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3709                     AOI2BB2X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U3710                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3711                     NAND3BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3712                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3713                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3714                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3715                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3716                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3717                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3718                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3719                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3720                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3721                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3722                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3723                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3724                     NAND4X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3725                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3726                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3727                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3728                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3729                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3730                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3731                     AOI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3732                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3733                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3734                     AND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3735                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3736                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3737                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3738                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3739                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3740                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3741                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3742                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3743                     NAND2BX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3744                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3745                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3746                     MXI2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          14.400000 
U3747                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3748                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3749                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3750                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3751                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3752                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3753                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3754                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3755                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3756                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3757                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3758                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3759                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3760                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3761                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3762                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3763                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3764                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3765                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3766                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3767                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3768                     NAND3BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3769                     CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3770                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3771                     BUFX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3772                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3773                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3774                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3775                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3776                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3777                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3778                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3779                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3780                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3781                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3782                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3783                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3784                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3785                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3786                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3787                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3788                     BUFX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3789                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3790                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3791                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3792                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3793                     BUFX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3794                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3795                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3796                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3797                     BUFX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3798                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3799                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3800                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3801                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3802                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3803                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3804                     BUFX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3805                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3806                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3807                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3808                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3809                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3810                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3811                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3812                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3813                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3814                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3815                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3816                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3817                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3818                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3819                     NAND3X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3820                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3821                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3822                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3823                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3824                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3825                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3826                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3827                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3828                     OAI21X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U3829                     NOR3X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3830                     NAND4X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3831                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3832                     NAND3X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3833                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3834                     NAND3X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U3835                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3836                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3837                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3838                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3839                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3840                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3841                     OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3842                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3843                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3844                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3845                     OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3846                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3847                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3848                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3849                     OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3850                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3851                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3852                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3853                     OAI2BB1X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3854                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3855                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3856                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3857                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3858                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3859                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3860                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3861                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3862                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3863                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3864                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3865                     NAND3X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3866                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3867                     OAI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3868                     NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3869                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3870                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3871                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3872                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3873                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3874                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3875                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3876                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3877                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3878                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3879                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3880                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3881                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3882                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3883                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3884                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3885                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3886                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3887                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3888                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3889                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3890                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3891                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3892                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3893                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3894                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3895                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3896                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3897                     CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U3898                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3899                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3900                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3901                     AND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3902                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3903                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3904                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3905                     CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U3906                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3907                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3908                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3909                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3910                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3911                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3912                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3913                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3914                     CLKBUFX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3915                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3916                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3917                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3918                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3919                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3920                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3921                     NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3922                     AOI2BB2X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          10.080000 
U3923                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3924                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3925                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3926                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3927                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3928                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3929                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3930                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3931                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3932                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3933                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3934                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3935                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3936                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3937                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3938                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3939                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3940                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3941                     CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U3942                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3943                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3944                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3945                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3946                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3947                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3948                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3949                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3950                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3951                     CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U3952                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3953                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3954                     CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U3955                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3956                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3957                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3958                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3959                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3960                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3961                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3962                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3963                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3964                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3965                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3966                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3967                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3968                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3969                     CLKAND2X2TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3970                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3971                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3972                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3973                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3974                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3975                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3976                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3977                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3978                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3979                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3980                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3981                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3982                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3983                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U3984                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3985                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3986                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3987                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3988                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3989                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3990                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3991                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3992                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3993                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3994                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3995                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U3996                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U3997                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U3998                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U3999                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U4000                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4001                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U4002                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U4003                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4004                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U4005                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U4006                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4007                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U4008                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U4009                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U4010                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4011                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U4012                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4013                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U4014                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U4015                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4016                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4017                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4018                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4019                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4020                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4021                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U4022                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4023                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4024                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4025                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4026                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4027                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4028                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4029                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4030                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4031                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4032                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4033                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4034                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4035                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4036                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4037                     NAND3X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U4038                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4039                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4040                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U4041                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4042                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4043                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4044                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4045                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4046                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4047                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4048                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4049                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4050                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U4051                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4052                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U4053                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U4054                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U4055                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U4056                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4057                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U4058                     CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U4059                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U4060                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U4061                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U4062                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4063                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U4064                     CLKMX2X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 
U4065                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U4066                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U4067                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U4068                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4069                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U4070                     NAND2X2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U4071                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4072                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4073                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4074                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4075                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4076                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4077                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4078                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4079                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U4080                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4081                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4082                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4083                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4084                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4085                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4086                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4087                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4088                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4089                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4090                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4091                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4092                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U4093                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4094                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4095                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4096                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4097                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4098                     CLKINVX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U4099                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4100                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4101                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4102                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4103                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4104                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4105                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4106                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4107                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4108                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4109                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4110                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U4111                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U4112                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4113                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U4114                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4115                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U4116                     AND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U4117                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U4118                     OR2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U4119                     NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U4120                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4121                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U4122                     AND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U4123                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U4124                     OAI21XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U4125                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4126                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U4127                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U4128                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4129                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U4130                     MXI2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4131                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4132                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U4133                     AND2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U4134                     INVX1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U4135                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U4136                     NOR2BX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U4137                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4138                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U4139                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U4140                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U4141                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U4142                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U4143                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U4144                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U4145                     NOR3X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U4146                     NAND2BXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U4147                     NAND3XLTS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U4148                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4149                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U4150                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U4151                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U4152                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U4153                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U4154                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U4155                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U4156                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U4157                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U4158                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4159                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U4160                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U4161                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U4162                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U4163                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U4164                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U4165                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U4166                     XOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4167                     OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U4168                     AOI22X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U4169                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U4170                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U4171                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U4172                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U4173                     INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U4174                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U4175                     OAI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U4176                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U4177                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4178                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U4179                     NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U4180                     XOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 
U4181                     OA21XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U4182                     AOI21X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U4185                     NOR2XLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  d
U4186                     XNOR2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          11.520000 d
U4187                     INVX12TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 d
U4188                     INVX12TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 d
U4189                     MX2X1TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          12.960000 d
alu_a_29i_r_reg_0_        DFFHQX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
alu_a_29i_r_reg_1_        DFFHQX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
alu_a_29i_r_reg_2_        DFFHQX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
alu_a_29i_r_reg_3_        DFFHQX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
alu_a_29i_r_reg_4_        DFFHQX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
alu_a_29i_r_reg_5_        DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
alu_a_29i_r_reg_6_        DFFHQX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
alu_a_29i_r_reg_7_        DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
alu_a_29i_r_reg_8_        DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
alu_a_29i_r_reg_9_        DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
alu_a_29i_r_reg_10_       DFFHQX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
alu_a_29i_r_reg_11_       DFFHQX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
alu_a_29i_r_reg_12_       DFFHQX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
alu_a_29i_r_reg_13_       DFFHQX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
alu_a_29i_r_reg_14_       DFFHQX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
alu_a_29i_r_reg_15_       DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
alu_a_29i_r_reg_16_       DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
alu_a_29i_r_reg_17_       DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
alu_a_29i_r_reg_18_       DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
alu_a_29i_r_reg_19_       DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
alu_a_29i_r_reg_20_       DFFHQX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
alu_a_29i_r_reg_21_       DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
alu_a_29i_r_reg_22_       DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
alu_a_29i_r_reg_23_       DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
alu_a_29i_r_reg_24_       DFFHQX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
alu_a_29i_r_reg_25_       DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
alu_a_29i_r_reg_26_       DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
alu_a_29i_r_reg_27_       DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
alu_a_29i_r_reg_28_       DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
alu_b_29i_r_reg_0_        DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
alu_b_29i_r_reg_1_        DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
alu_b_29i_r_reg_2_        DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
alu_b_29i_r_reg_3_        DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
alu_b_29i_r_reg_4_        DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
alu_b_29i_r_reg_5_        DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
alu_b_29i_r_reg_6_        DFFHQX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
alu_b_29i_r_reg_7_        DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
alu_b_29i_r_reg_8_        DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
alu_b_29i_r_reg_9_        DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
alu_b_29i_r_reg_10_       DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
alu_b_29i_r_reg_11_       DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
alu_b_29i_r_reg_12_       DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
alu_b_29i_r_reg_13_       DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
alu_b_29i_r_reg_14_       DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
alu_b_29i_r_reg_15_       DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
alu_b_29i_r_reg_16_       DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
alu_b_29i_r_reg_17_       DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
alu_b_29i_r_reg_18_       DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
alu_b_29i_r_reg_19_       DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
alu_b_29i_r_reg_20_       DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
alu_b_29i_r_reg_21_       DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
alu_b_29i_r_reg_22_       DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
alu_b_29i_r_reg_23_       DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
alu_b_29i_r_reg_24_       DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
alu_b_29i_r_reg_25_       DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
alu_b_29i_r_reg_26_       DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
alu_b_29i_r_reg_27_       DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
alu_b_29i_r_reg_28_       DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
alu_opcode_r_reg_0_       DFFQX4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 n
alumux_dly_r_reg_0_       DFFHQX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
alumux_dly_r_reg_1_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
alumux_dly_r_reg_2_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
alumux_dly_r_reg_3_       DFFHQX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
alumux_dly_r_reg_4_       DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
alumux_dly_r_reg_5_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
alumux_dly_r_reg_6_       DFFQX4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 n
alumux_dly_r_reg_7_       DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
alumux_dly_r_reg_8_       DFFQX2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          25.920000 n
alumux_dly_r_reg_9_       DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
alumux_dly_r_reg_10_      DFFHQX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
alumux_dly_r_reg_11_      DFFHQX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
alumux_dly_r_reg_12_      DFFHQX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
alumux_dly_r_reg_13_      DFFHQX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
alumux_dly_r_reg_14_      DFFHQX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
alumux_dly_r_reg_15_      DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
alumux_dly_r_reg_16_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
alumux_dly_r_reg_17_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
alumux_dly_r_reg_18_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
alumux_dly_r_reg_19_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
alumux_dly_r_reg_20_      DFFHQX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
alumux_dly_r_reg_21_      DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
alumux_dly_r_reg_22_      DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
alumux_dly_r_reg_23_      DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
alumux_dly_r_reg_24_      DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
alumux_dly_r_reg_25_      DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
alumux_dly_r_reg_26_      DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
alumux_dly_r_reg_27_      DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
alumux_dly_r_reg_28_      DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
alumux_self_fp29i_r_reg_0_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
alumux_self_fp29i_r_reg_1_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
alumux_self_fp29i_r_reg_2_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
alumux_self_fp29i_r_reg_3_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
alumux_self_fp29i_r_reg_4_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
alumux_self_fp29i_r_reg_5_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
alumux_self_fp29i_r_reg_6_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
alumux_self_fp29i_r_reg_7_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
alumux_self_fp29i_r_reg_8_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
alumux_self_fp29i_r_reg_9_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
alumux_self_fp29i_r_reg_10_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
alumux_self_fp29i_r_reg_11_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
alumux_self_fp29i_r_reg_12_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
alumux_self_fp29i_r_reg_13_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
alumux_self_fp29i_r_reg_14_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
alumux_self_fp29i_r_reg_15_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
alumux_self_fp29i_r_reg_16_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
alumux_self_fp29i_r_reg_17_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
alumux_self_fp29i_r_reg_18_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
alumux_self_fp29i_r_reg_19_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
alumux_self_fp29i_r_reg_20_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
alumux_self_fp29i_r_reg_21_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
alumux_self_fp29i_r_reg_22_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
alumux_self_fp29i_r_reg_23_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
alumux_self_fp29i_r_reg_24_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
alumux_self_fp29i_r_reg_25_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
alumux_self_fp29i_r_reg_26_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
alumux_self_fp29i_r_reg_27_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
alumux_self_fp29i_r_reg_28_
                          DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
cmem_addr_r_reg_0_        DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
cmem_addr_r_reg_1_        DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
cmem_addr_r_reg_2_        DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
cmem_addr_r_reg_3_        DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
cmem_addr_r_reg_4_        DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
cmem_addr_r_reg_5_        DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
cycle_cnt_r_reg_0_        DFFRX4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          37.439999 n
cycle_cnt_r_reg_1_        DFFSHQX4TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          53.279999 n
cycle_cnt_r_reg_2_        DFFSX4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
cycle_cnt_r_reg_3_        DFFSX4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
cycle_cnt_r_reg_4_        DFFRX4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          37.439999 n
cycle_cnt_r_reg_5_        DFFSX4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
cycle_cnt_r_reg_6_        DFFSX4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
cycle_cnt_r_reg_7_        DFFRX4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          37.439999 n
cycle_mul_dly1_r_reg      DFFSX2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          30.240000 n
din_r_reg_0_              DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
din_r_reg_1_              DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
din_r_reg_2_              DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
din_r_reg_3_              DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
din_r_reg_4_              DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
din_r_reg_5_              DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
din_r_reg_6_              DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
din_r_reg_7_              DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
din_r_reg_8_              DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
din_r_reg_9_              DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
din_r_reg_10_             DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
din_r_reg_11_             DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
din_r_reg_12_             DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
din_r_reg_13_             DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
din_r_reg_14_             DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
din_r_reg_15_             DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
dmem_addr_r_reg_0_        DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
dmem_addr_r_reg_1_        DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
dmem_addr_r_reg_2_        DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
dmem_addr_r_reg_3_        DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
dmem_addr_r_reg_4_        DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
dmem_addr_r_reg_5_        DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
dmem_wr_r_reg             DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
first_cycle_r_reg         DFFSRHQX8TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          56.160000 n
regf_addr_r_reg_0_        DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
regf_addr_r_reg_1_        DFFNSRX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
regf_addr_r_reg_2_        DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
regf_addr_r_reg_3_        DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
regf_addr_r_reg_4_        DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
regf_addr_r_reg_5_        DFFNSRX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
regf_wr_r_reg             DFFNSRXLTS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
ss_r_reg_0_               DFFRX4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          37.439999 n
ss_r_reg_1_               DFFRX4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          37.439999 n
ss_r_reg_2_               DFFRHQX2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          36.000000 n
ss_r_reg_3_               DFFRX4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          37.439999 n
ss_r_reg_4_               DFFSX4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
ss_r_reg_5_               DFFSX4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_cmem                    SP_CMEM         USERLIB         12428.538086
                                                                    b, d
u_dmem                    SP_DMEM         USERLIB         12428.538086
                                                                    b, d
u_fpalu_s2_addsubn_r_reg  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s2_br4_pp_r_reg_0_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_1_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_2_
                          EDFFX2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_3_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_4_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_5_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_6_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_7_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_8_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_9_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_10_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_11_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_12_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_13_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_14_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_15_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_16_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_17_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_18_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_19_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_20_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_21_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_22_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_23_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_24_
                          EDFFX2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_25_
                          EDFFX2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_26_
                          EDFFX2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_27_
                          EDFFX2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_28_
                          EDFFX2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_29_
                          EDFFX2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_30_
                          EDFFX2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_31_
                          EDFFX2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_32_
                          EDFFX2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_33_
                          EDFFHQX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          38.880001 n
u_fpalu_s2_br4_pp_r_reg_34_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_35_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_36_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_37_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_38_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_39_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_40_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_41_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_42_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_43_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_44_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_45_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_46_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_47_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_48_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_49_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_50_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_51_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_52_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_53_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_54_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_55_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_56_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_57_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_58_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_59_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_60_
                          EDFFX2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_61_
                          EDFFX2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_62_
                          EDFFX2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_63_
                          EDFFX2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_64_
                          EDFFX2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_65_
                          EDFFX2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_66_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_67_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_68_
                          DFFQX4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 n
u_fpalu_s2_br4_pp_r_reg_69_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_70_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_br4_pp_r_reg_71_
                          DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s2_br4_s_r_reg_0_ DFFQX4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          27.360001 n
u_fpalu_s2_br4_s_r_reg_1_ DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s2_br4_s_r_reg_2_ DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
u_fpalu_s2_br4_s_r_reg_3_ EDFFX4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          44.639999 n
u_fpalu_s2_br4_s_r_reg_4_ EDFFX2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s2_ea_gte_eb_r_reg
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
u_fpalu_s2_ea_r_reg_0_    DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s2_ea_r_reg_1_    DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
u_fpalu_s2_ea_r_reg_2_    DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
u_fpalu_s2_ea_r_reg_3_    DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
u_fpalu_s2_ea_r_reg_4_    DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
u_fpalu_s2_ea_r_reg_5_    DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
u_fpalu_s2_ea_sub_eb_abs_r_reg_0_
                          DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
                          DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s2_ea_sub_eb_abs_r_reg_2_
                          MDFFHQX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          36.000000 n
u_fpalu_s2_ea_sub_eb_abs_r_reg_3_
                          DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
u_fpalu_s2_ea_sub_eb_abs_r_reg_4_
                          DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s2_ea_sub_eb_abs_r_reg_5_
                          DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s2_eb_r_reg_0_    DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
u_fpalu_s2_eb_r_reg_1_    DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
u_fpalu_s2_eb_r_reg_2_    DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
u_fpalu_s2_eb_r_reg_3_    DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
u_fpalu_s2_eb_r_reg_4_    DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
u_fpalu_s2_eb_r_reg_5_    DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
u_fpalu_s2_mmux_lhs_r_reg_0_
                          MDFFHQX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          36.000000 n
u_fpalu_s2_mmux_lhs_r_reg_1_
                          MDFFHQX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          36.000000 n
u_fpalu_s2_mmux_lhs_r_reg_2_
                          MDFFHQX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          36.000000 n
u_fpalu_s2_mmux_lhs_r_reg_3_
                          MDFFHQX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          36.000000 n
u_fpalu_s2_mmux_lhs_r_reg_4_
                          MDFFHQX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          36.000000 n
u_fpalu_s2_mmux_lhs_r_reg_5_
                          MDFFHQX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          36.000000 n
u_fpalu_s2_mmux_lhs_r_reg_6_
                          DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s2_mmux_lhs_r_reg_7_
                          MDFFHQX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          36.000000 n
u_fpalu_s2_mmux_lhs_r_reg_8_
                          DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s2_mmux_lhs_r_reg_9_
                          DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s2_mmux_lhs_r_reg_10_
                          DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s2_mmux_lhs_r_reg_11_
                          DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s2_mmux_lhs_r_reg_12_
                          DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s2_mmux_lhs_r_reg_13_
                          DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s2_mmux_lhs_r_reg_14_
                          DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s2_mmux_lhs_r_reg_15_
                          DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s2_mmux_lhs_r_reg_16_
                          MDFFHQX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          36.000000 n
u_fpalu_s2_mmux_lhs_r_reg_17_
                          MDFFHQX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          36.000000 n
u_fpalu_s2_mmux_lhs_r_reg_18_
                          DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s2_mmux_lhs_r_reg_19_
                          DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s2_mmux_lhs_r_reg_20_
                          DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s2_mmux_lhs_r_reg_21_
                          DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s2_mmux_rhs_r_reg_0_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
u_fpalu_s2_mmux_rhs_r_reg_1_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
u_fpalu_s2_mmux_rhs_r_reg_2_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
u_fpalu_s2_mmux_rhs_r_reg_3_
                          DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s2_mmux_rhs_r_reg_4_
                          DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s2_mmux_rhs_r_reg_5_
                          DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s2_mmux_rhs_r_reg_6_
                          DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s2_mmux_rhs_r_reg_7_
                          DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s2_mmux_rhs_r_reg_8_
                          DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
u_fpalu_s2_mmux_rhs_r_reg_9_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
u_fpalu_s2_mmux_rhs_r_reg_10_
                          DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
u_fpalu_s2_mmux_rhs_r_reg_11_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
u_fpalu_s2_mmux_rhs_r_reg_12_
                          DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
u_fpalu_s2_mmux_rhs_r_reg_13_
                          DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
u_fpalu_s2_mmux_rhs_r_reg_14_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
u_fpalu_s2_mmux_rhs_r_reg_15_
                          DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
u_fpalu_s2_mmux_rhs_r_reg_16_
                          DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s2_mmux_rhs_r_reg_17_
                          DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
u_fpalu_s2_mmux_rhs_r_reg_18_
                          DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s2_mmux_rhs_r_reg_19_
                          DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s2_mmux_rhs_r_reg_20_
                          DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s2_mmux_rhs_r_reg_21_
                          DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s2_opcode_r_reg_0_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
u_fpalu_s2_sa_r_reg       DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
u_fpalu_s2_sb_r_reg       DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
u_fpalu_s3_addsubn_r_reg  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_ea_gte_eb_r_reg
                          DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
u_fpalu_s3_ea_r_reg_0_    DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
u_fpalu_s3_ea_r_reg_1_    DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
u_fpalu_s3_ea_r_reg_2_    DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
u_fpalu_s3_ea_r_reg_3_    DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
u_fpalu_s3_ea_r_reg_4_    DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
u_fpalu_s3_ea_r_reg_5_    DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
u_fpalu_s3_eb_r_reg_0_    DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
u_fpalu_s3_eb_r_reg_1_    DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_eb_r_reg_2_    DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
u_fpalu_s3_eb_r_reg_3_    DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
u_fpalu_s3_eb_r_reg_4_    DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_eb_r_reg_5_    DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
u_fpalu_s3_lhs_r_reg_0_   DFFHQX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
u_fpalu_s3_lhs_r_reg_1_   DFFHQX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
u_fpalu_s3_lhs_r_reg_2_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_lhs_r_reg_3_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_lhs_r_reg_4_   DFFHQX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
u_fpalu_s3_lhs_r_reg_5_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_lhs_r_reg_6_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_lhs_r_reg_7_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_lhs_r_reg_8_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_lhs_r_reg_9_   DFFHQX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
u_fpalu_s3_lhs_r_reg_10_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_lhs_r_reg_11_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_lhs_r_reg_12_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_lhs_r_reg_13_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_lhs_r_reg_14_  DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
u_fpalu_s3_lhs_r_reg_15_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_lhs_r_reg_16_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_lhs_r_reg_17_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_lhs_r_reg_18_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_lhs_r_reg_19_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_lhs_r_reg_20_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_lhs_r_reg_21_  DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
u_fpalu_s3_mmux_y_reg_0_  TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
u_fpalu_s3_mmux_y_reg_1_  TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
u_fpalu_s3_mmux_y_reg_2_  TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
u_fpalu_s3_mmux_y_reg_3_  TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
u_fpalu_s3_mmux_y_reg_4_  TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
u_fpalu_s3_mmux_y_reg_5_  TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
u_fpalu_s3_mmux_y_reg_6_  TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
u_fpalu_s3_mmux_y_reg_7_  TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
u_fpalu_s3_mmux_y_reg_8_  TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
u_fpalu_s3_mmux_y_reg_9_  TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
u_fpalu_s3_mmux_y_reg_10_ TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
u_fpalu_s3_mmux_y_reg_11_ TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
u_fpalu_s3_mmux_y_reg_12_ TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
u_fpalu_s3_mmux_y_reg_13_ TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
u_fpalu_s3_mmux_y_reg_14_ TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
u_fpalu_s3_mmux_y_reg_15_ TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
u_fpalu_s3_mmux_y_reg_16_ TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
u_fpalu_s3_mmux_y_reg_17_ TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
u_fpalu_s3_mmux_y_reg_18_ TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
u_fpalu_s3_mmux_y_reg_19_ TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
u_fpalu_s3_mmux_y_reg_20_ TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
u_fpalu_s3_mmux_y_reg_21_ TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
u_fpalu_s3_mmux_y_reg_22_ TLATXLTS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          15.840000 n
u_fpalu_s3_opcode_r_reg_0_
                          DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_opcode_r_reg_1_
                          DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_ps0_r_reg_0_   DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
u_fpalu_s3_ps0_r_reg_1_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_ps0_r_reg_2_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_ps0_r_reg_3_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_ps0_r_reg_4_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_ps0_r_reg_5_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_ps0_r_reg_6_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_ps0_r_reg_7_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_ps0_r_reg_8_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_ps0_r_reg_9_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_ps0_r_reg_10_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_ps0_r_reg_11_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_ps0_r_reg_12_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_ps0_r_reg_13_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_ps0_r_reg_14_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_ps0_r_reg_15_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_ps0_r_reg_16_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_ps0_r_reg_17_  DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
u_fpalu_s3_ps0_r_reg_18_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_ps1_r_reg_0_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_ps1_r_reg_1_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_ps1_r_reg_2_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_ps1_r_reg_3_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_ps1_r_reg_4_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_ps1_r_reg_5_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_ps1_r_reg_6_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_ps1_r_reg_7_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_ps1_r_reg_8_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_ps1_r_reg_9_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_ps1_r_reg_10_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_ps1_r_reg_11_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_ps1_r_reg_12_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_ps1_r_reg_13_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_ps1_r_reg_14_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_ps1_r_reg_15_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_rhs_r_reg_0_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_rhs_r_reg_1_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_rhs_r_reg_2_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_rhs_r_reg_3_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_rhs_r_reg_4_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_rhs_r_reg_5_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_rhs_r_reg_6_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_rhs_r_reg_7_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_rhs_r_reg_8_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_rhs_r_reg_9_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_rhs_r_reg_10_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_rhs_r_reg_11_  DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
u_fpalu_s3_rhs_r_reg_12_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_rhs_r_reg_13_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_rhs_r_reg_14_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_rhs_r_reg_15_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_rhs_r_reg_16_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_rhs_r_reg_17_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_rhs_r_reg_18_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_rhs_r_reg_19_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_rhs_r_reg_20_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_rhs_r_reg_21_  DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
u_fpalu_s3_rhs_r_reg_22_  DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
u_fpalu_s3_s2_r_reg       DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s3_sa_r_reg       DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
u_fpalu_s3_sb_r_reg       DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
u_fpalu_s4_addsubn_r_reg  DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
u_fpalu_s4_ea_gte_eb_r_reg
                          DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s4_ea_r_reg_0_    DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s4_ea_r_reg_1_    DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s4_ea_r_reg_2_    DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s4_ea_r_reg_3_    DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
u_fpalu_s4_ea_r_reg_4_    DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s4_ea_r_reg_5_    DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
u_fpalu_s4_eb_r_reg_0_    DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s4_eb_r_reg_1_    DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s4_eb_r_reg_2_    DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s4_eb_r_reg_3_    DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
u_fpalu_s4_eb_r_reg_4_    DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s4_eb_r_reg_5_    DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s4_flipsign_r_reg DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s4_many_r_reg_0_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s4_many_r_reg_1_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s4_many_r_reg_2_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s4_many_r_reg_3_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s4_many_r_reg_4_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s4_many_r_reg_5_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s4_many_r_reg_6_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s4_many_r_reg_7_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s4_many_r_reg_8_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s4_many_r_reg_9_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s4_many_r_reg_10_ DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s4_many_r_reg_11_ DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s4_many_r_reg_12_ DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s4_many_r_reg_13_ DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s4_many_r_reg_14_ DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s4_many_r_reg_15_ DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s4_many_r_reg_16_ DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s4_many_r_reg_17_ DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
u_fpalu_s4_many_r_reg_18_ DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
u_fpalu_s4_many_r_reg_19_ DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
u_fpalu_s4_many_r_reg_20_ DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s4_many_r_reg_21_ DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
u_fpalu_s4_many_r_reg_22_ DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
u_fpalu_s4_opcode_r_reg_0_
                          DFFQX2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          25.920000 n
u_fpalu_s4_opcode_r_reg_1_
                          DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
u_fpalu_s4_sa_r_reg       DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s4_sb_r_reg       DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s5_addsubn_r_reg  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s5_ea_gte_eb_r_reg
                          DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s5_ea_r_reg_0_    DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s5_ea_r_reg_1_    DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s5_ea_r_reg_2_    DFFHQX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
u_fpalu_s5_ea_r_reg_3_    DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s5_ea_r_reg_4_    DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s5_ea_r_reg_5_    DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s5_eb_r_reg_0_    DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s5_eb_r_reg_1_    DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s5_eb_r_reg_2_    DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s5_eb_r_reg_3_    DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s5_eb_r_reg_4_    DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s5_eb_r_reg_5_    DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s5_flipsign_r_reg DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s5_lzd_r_reg_0_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
u_fpalu_s5_lzd_r_reg_1_   DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
u_fpalu_s5_lzd_r_reg_2_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s5_lzd_r_reg_3_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s5_lzd_r_reg_4_   DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s5_many_r_reg_0_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s5_many_r_reg_1_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s5_many_r_reg_2_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s5_many_r_reg_3_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s5_many_r_reg_4_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s5_many_r_reg_5_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s5_many_r_reg_6_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s5_many_r_reg_7_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s5_many_r_reg_8_  DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s5_many_r_reg_9_  DFFHQX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
u_fpalu_s5_many_r_reg_10_ DFFHQX2TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 n
u_fpalu_s5_many_r_reg_11_ DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s5_many_r_reg_12_ DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
u_fpalu_s5_many_r_reg_13_ DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s5_many_r_reg_14_ DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
u_fpalu_s5_many_r_reg_15_ DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
u_fpalu_s5_many_r_reg_16_ DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
u_fpalu_s5_many_r_reg_17_ DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
u_fpalu_s5_many_r_reg_18_ DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s5_many_r_reg_19_ DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
u_fpalu_s5_many_r_reg_20_ DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
u_fpalu_s5_many_r_reg_21_ DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
u_fpalu_s5_many_r_reg_22_ DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
u_fpalu_s5_many_skip_r_reg_0_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
u_fpalu_s5_many_skip_r_reg_1_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
u_fpalu_s5_many_skip_r_reg_2_
                          DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
u_fpalu_s5_many_skip_r_reg_3_
                          DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
u_fpalu_s5_many_skip_r_reg_4_
                          DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
u_fpalu_s5_many_skip_r_reg_5_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s5_many_skip_r_reg_6_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
u_fpalu_s5_many_skip_r_reg_7_
                          DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
u_fpalu_s5_many_skip_r_reg_8_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s5_many_skip_r_reg_9_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s5_many_skip_r_reg_10_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
u_fpalu_s5_many_skip_r_reg_11_
                          DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
u_fpalu_s5_many_skip_r_reg_12_
                          EDFFX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          34.560001 n
u_fpalu_s5_many_skip_r_reg_13_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
u_fpalu_s5_many_skip_r_reg_14_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
u_fpalu_s5_many_skip_r_reg_15_
                          DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s5_many_skip_r_reg_16_
                          DFFHQX8TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          47.520000 n
u_fpalu_s5_many_skip_r_reg_17_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
u_fpalu_s5_many_skip_r_reg_18_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
u_fpalu_s5_many_skip_r_reg_19_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
u_fpalu_s5_many_skip_r_reg_20_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
u_fpalu_s5_many_skip_r_reg_21_
                          DFFQX1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          24.480000 n
u_fpalu_s5_opcode_r_reg_0_
                          DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s5_opcode_r_reg_1_
                          DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s5_sa_r_reg       DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
u_fpalu_s5_sb_r_reg       DFFHQX1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 n
u_regf                    SP_REGF         USERLIB         19144.505859
                                                                    b, d
--------------------------------------------------------------------------------
Total 3583 cells                                          87812.142169
1
 
****************************************
Report : port
        -verbose
Design : W4823_FIR
Version: O-2018.06-SP5-1
Date   : Tue Dec 14 19:11:32 2021
****************************************



Attributes:
    d - dont_touch_network
    i - ideal_network

                       Pin      Wire     Max     Max     Connection
Port           Dir     Load     Load     Trans   Cap     Class      Attrs
--------------------------------------------------------------------------------
caddr[0]       in      0.0000   0.0000    1.02    0.00   --         
caddr[1]       in      0.0000   0.0000    1.02    0.00   --         
caddr[2]       in      0.0000   0.0000    1.02    0.00   --         
caddr[3]       in      0.0000   0.0000    1.02    0.00   --         
caddr[4]       in      0.0000   0.0000    1.02    0.00   --         
caddr[5]       in      0.0000   0.0000    1.02    0.00   --         
cin[0]         in      0.0000   0.0000    1.02    0.00   --         
cin[1]         in      0.0000   0.0000    1.02    0.00   --         
cin[2]         in      0.0000   0.0000    1.02    0.00   --         
cin[3]         in      0.0000   0.0000    1.02    0.00   --         
cin[4]         in      0.0000   0.0000    1.02    0.00   --         
cin[5]         in      0.0000   0.0000    1.02    0.00   --         
cin[6]         in      0.0000   0.0000    1.02    0.00   --         
cin[7]         in      0.0000   0.0000    1.02    0.00   --         
cin[8]         in      0.0000   0.0000    1.02    0.00   --         
cin[9]         in      0.0000   0.0000    1.02    0.00   --         
cin[10]        in      0.0000   0.0000    1.02    0.00   --         
cin[11]        in      0.0000   0.0000    1.02    0.00   --         
cin[12]        in      0.0000   0.0000    1.02    0.00   --         
cin[13]        in      0.0000   0.0000    1.02    0.00   --         
cin[14]        in      0.0000   0.0000    1.02    0.00   --         
cin[15]        in      0.0000   0.0000    1.02    0.00   --         
clk            in      0.0000   0.0000    1.02    0.00   --         d, i
clk_slow       in      0.0000   0.0000    1.02    0.00   --         
cload          in      0.0000   0.0000    1.02    0.00   --         
din[0]         in      0.0000   0.0000    1.02    0.00   --         
din[1]         in      0.0000   0.0000    1.02    0.00   --         
din[2]         in      0.0000   0.0000    1.02    0.00   --         
din[3]         in      0.0000   0.0000    1.02    0.00   --         
din[4]         in      0.0000   0.0000    1.02    0.00   --         
din[5]         in      0.0000   0.0000    1.02    0.00   --         
din[6]         in      0.0000   0.0000    1.02    0.00   --         
din[7]         in      0.0000   0.0000    1.02    0.00   --         
din[8]         in      0.0000   0.0000    1.02    0.00   --         
din[9]         in      0.0000   0.0000    1.02    0.00   --         
din[10]        in      0.0000   0.0000    1.02    0.00   --         
din[11]        in      0.0000   0.0000    1.02    0.00   --         
din[12]        in      0.0000   0.0000    1.02    0.00   --         
din[13]        in      0.0000   0.0000    1.02    0.00   --         
din[14]        in      0.0000   0.0000    1.02    0.00   --         
din[15]        in      0.0000   0.0000    1.02    0.00   --         
rst_n          in      0.0000   0.0000    1.02    0.00   --         
valid_in       in      0.0000   0.0000    1.02    0.00   --         
dout[0]        out     0.0100   0.0000   --      --      --         
dout[1]        out     0.0100   0.0000   --      --      --         
dout[2]        out     0.0100   0.0000   --      --      --         
dout[3]        out     0.0100   0.0000   --      --      --         
dout[4]        out     0.0100   0.0000   --      --      --         
dout[5]        out     0.0100   0.0000   --      --      --         
dout[6]        out     0.0100   0.0000   --      --      --         
dout[7]        out     0.0100   0.0000   --      --      --         
dout[8]        out     0.0100   0.0000   --      --      --         
dout[9]        out     0.0100   0.0000   --      --      --         
dout[10]       out     0.0100   0.0000   --      --      --         
dout[11]       out     0.0100   0.0000   --      --      --         
dout[12]       out     0.0100   0.0000   --      --      --         
dout[13]       out     0.0100   0.0000   --      --      --         
dout[14]       out     0.0100   0.0000   --      --      --         
dout[15]       out     0.0100   0.0000   --      --      --         
dout_29i[0]    out     0.0100   0.0000   --      --      --         
dout_29i[1]    out     0.0100   0.0000   --      --      --         
dout_29i[2]    out     0.0100   0.0000   --      --      --         
dout_29i[3]    out     0.0100   0.0000   --      --      --         
dout_29i[4]    out     0.0100   0.0000   --      --      --         
dout_29i[5]    out     0.0100   0.0000   --      --      --         
dout_29i[6]    out     0.0100   0.0000   --      --      --         
dout_29i[7]    out     0.0100   0.0000   --      --      --         
dout_29i[8]    out     0.0100   0.0000   --      --      --         
dout_29i[9]    out     0.0100   0.0000   --      --      --         
dout_29i[10]   out     0.0100   0.0000   --      --      --         
dout_29i[11]   out     0.0100   0.0000   --      --      --         
dout_29i[12]   out     0.0100   0.0000   --      --      --         
dout_29i[13]   out     0.0100   0.0000   --      --      --         
dout_29i[14]   out     0.0100   0.0000   --      --      --         
dout_29i[15]   out     0.0100   0.0000   --      --      --         
dout_29i[16]   out     0.0100   0.0000   --      --      --         
dout_29i[17]   out     0.0100   0.0000   --      --      --         
dout_29i[18]   out     0.0100   0.0000   --      --      --         
dout_29i[19]   out     0.0100   0.0000   --      --      --         
dout_29i[20]   out     0.0100   0.0000   --      --      --         
dout_29i[21]   out     0.0100   0.0000   --      --      --         
dout_29i[22]   out     0.0100   0.0000   --      --      --         
dout_29i[23]   out     0.0100   0.0000   --      --      --         
dout_29i[24]   out     0.0100   0.0000   --      --      --         
dout_29i[25]   out     0.0100   0.0000   --      --      --         
dout_29i[26]   out     0.0100   0.0000   --      --      --         
dout_29i[27]   out     0.0100   0.0000   --      --      --         
dout_29i[28]   out     0.0100   0.0000   --      --      --         
valid          out     0.0100   0.0000   --      --      --         


              External  Max             Min                Min       Min
              Number    Wireload        Wireload           Pin       Wire
Port          Points    Model           Model              Load      Load
--------------------------------------------------------------------------------
caddr[0]           1      --              --              --        -- 
caddr[1]           1      --              --              --        -- 
caddr[2]           1      --              --              --        -- 
caddr[3]           1      --              --              --        -- 
caddr[4]           1      --              --              --        -- 
caddr[5]           1      --              --              --        -- 
cin[0]             1      --              --              --        -- 
cin[1]             1      --              --              --        -- 
cin[2]             1      --              --              --        -- 
cin[3]             1      --              --              --        -- 
cin[4]             1      --              --              --        -- 
cin[5]             1      --              --              --        -- 
cin[6]             1      --              --              --        -- 
cin[7]             1      --              --              --        -- 
cin[8]             1      --              --              --        -- 
cin[9]             1      --              --              --        -- 
cin[10]            1      --              --              --        -- 
cin[11]            1      --              --              --        -- 
cin[12]            1      --              --              --        -- 
cin[13]            1      --              --              --        -- 
cin[14]            1      --              --              --        -- 
cin[15]            1      --              --              --        -- 
clk                1      --              --              --        -- 
clk_slow           1      --              --              --        -- 
cload              1      --              --              --        -- 
din[0]             1      --              --              --        -- 
din[1]             1      --              --              --        -- 
din[2]             1      --              --              --        -- 
din[3]             1      --              --              --        -- 
din[4]             1      --              --              --        -- 
din[5]             1      --              --              --        -- 
din[6]             1      --              --              --        -- 
din[7]             1      --              --              --        -- 
din[8]             1      --              --              --        -- 
din[9]             1      --              --              --        -- 
din[10]            1      --              --              --        -- 
din[11]            1      --              --              --        -- 
din[12]            1      --              --              --        -- 
din[13]            1      --              --              --        -- 
din[14]            1      --              --              --        -- 
din[15]            1      --              --              --        -- 
rst_n              1      --              --              --        -- 
valid_in           1      --              --              --        -- 
dout[0]            1      --              --              --        -- 
dout[1]            1      --              --              --        -- 
dout[2]            1      --              --              --        -- 
dout[3]            1      --              --              --        -- 
dout[4]            1      --              --              --        -- 
dout[5]            1      --              --              --        -- 
dout[6]            1      --              --              --        -- 
dout[7]            1      --              --              --        -- 
dout[8]            1      --              --              --        -- 
dout[9]            1      --              --              --        -- 
dout[10]           1      --              --              --        -- 
dout[11]           1      --              --              --        -- 
dout[12]           1      --              --              --        -- 
dout[13]           1      --              --              --        -- 
dout[14]           1      --              --              --        -- 
dout[15]           1      --              --              --        -- 
dout_29i[0]        1      --              --              --        -- 
dout_29i[1]        1      --              --              --        -- 
dout_29i[2]        1      --              --              --        -- 
dout_29i[3]        1      --              --              --        -- 
dout_29i[4]        1      --              --              --        -- 
dout_29i[5]        1      --              --              --        -- 
dout_29i[6]        1      --              --              --        -- 
dout_29i[7]        1      --              --              --        -- 
dout_29i[8]        1      --              --              --        -- 
dout_29i[9]        1      --              --              --        -- 
dout_29i[10]       1      --              --              --        -- 
dout_29i[11]       1      --              --              --        -- 
dout_29i[12]       1      --              --              --        -- 
dout_29i[13]       1      --              --              --        -- 
dout_29i[14]       1      --              --              --        -- 
dout_29i[15]       1      --              --              --        -- 
dout_29i[16]       1      --              --              --        -- 
dout_29i[17]       1      --              --              --        -- 
dout_29i[18]       1      --              --              --        -- 
dout_29i[19]       1      --              --              --        -- 
dout_29i[20]       1      --              --              --        -- 
dout_29i[21]       1      --              --              --        -- 
dout_29i[22]       1      --              --              --        -- 
dout_29i[23]       1      --              --              --        -- 
dout_29i[24]       1      --              --              --        -- 
dout_29i[25]       1      --              --              --        -- 
dout_29i[26]       1      --              --              --        -- 
dout_29i[27]       1      --              --              --        -- 
dout_29i[28]       1      --              --              --        -- 
valid              1      --              --              --        -- 

                    Input Delay
                  Min             Max       Related   Max
Input Port    Rise    Fall    Rise    Fall   Clock  Fanout
--------------------------------------------------------------------------------
caddr[0]      0.05    0.05    0.05    0.05  clk       4.00  
caddr[1]      0.05    0.05    0.05    0.05  clk       4.00  
caddr[2]      0.05    0.05    0.05    0.05  clk       4.00  
caddr[3]      0.05    0.05    0.05    0.05  clk       4.00  
caddr[4]      0.05    0.05    0.05    0.05  clk       4.00  
caddr[5]      0.05    0.05    0.05    0.05  clk       4.00  
cin[0]        0.05    0.05    0.05    0.05  clk       4.00  
cin[1]        0.05    0.05    0.05    0.05  clk       4.00  
cin[2]        0.05    0.05    0.05    0.05  clk       4.00  
cin[3]        0.05    0.05    0.05    0.05  clk       4.00  
cin[4]        0.05    0.05    0.05    0.05  clk       4.00  
cin[5]        0.05    0.05    0.05    0.05  clk       4.00  
cin[6]        0.05    0.05    0.05    0.05  clk       4.00  
cin[7]        0.05    0.05    0.05    0.05  clk       4.00  
cin[8]        0.05    0.05    0.05    0.05  clk       4.00  
cin[9]        0.05    0.05    0.05    0.05  clk       4.00  
cin[10]       0.05    0.05    0.05    0.05  clk       4.00  
cin[11]       0.05    0.05    0.05    0.05  clk       4.00  
cin[12]       0.05    0.05    0.05    0.05  clk       4.00  
cin[13]       0.05    0.05    0.05    0.05  clk       4.00  
cin[14]       0.05    0.05    0.05    0.05  clk       4.00  
cin[15]       0.05    0.05    0.05    0.05  clk       4.00  
clk           --      --      --      --      --      4.00
clk_slow      0.05    0.05    0.05    0.05  clk       4.00  
cload         0.05    0.05    0.05    0.05  clk       4.00  
din[0]        0.05    0.05    0.05    0.05  clk       4.00  
din[1]        0.05    0.05    0.05    0.05  clk       4.00  
din[2]        0.05    0.05    0.05    0.05  clk       4.00  
din[3]        0.05    0.05    0.05    0.05  clk       4.00  
din[4]        0.05    0.05    0.05    0.05  clk       4.00  
din[5]        0.05    0.05    0.05    0.05  clk       4.00  
din[6]        0.05    0.05    0.05    0.05  clk       4.00  
din[7]        0.05    0.05    0.05    0.05  clk       4.00  
din[8]        0.05    0.05    0.05    0.05  clk       4.00  
din[9]        0.05    0.05    0.05    0.05  clk       4.00  
din[10]       0.05    0.05    0.05    0.05  clk       4.00  
din[11]       0.05    0.05    0.05    0.05  clk       4.00  
din[12]       0.05    0.05    0.05    0.05  clk       4.00  
din[13]       0.05    0.05    0.05    0.05  clk       4.00  
din[14]       0.05    0.05    0.05    0.05  clk       4.00  
din[15]       0.05    0.05    0.05    0.05  clk       4.00  
rst_n         0.05    0.05    0.05    0.05  clk       4.00  
valid_in      0.05    0.05    0.05    0.05  clk       4.00  


                    Driving Cell
Input Port   Rise(min/max)      Fall(min/max)      Mult(min/max)  Attrs(min/max)
--------------------------------------------------------------------------------
caddr[0]     INVX1TS            INVX1TS              -- /  --     
caddr[1]     INVX1TS            INVX1TS              -- /  --     
caddr[2]     INVX1TS            INVX1TS              -- /  --     
caddr[3]     INVX1TS            INVX1TS              -- /  --     
caddr[4]     INVX1TS            INVX1TS              -- /  --     
caddr[5]     INVX1TS            INVX1TS              -- /  --     
cin[0]       INVX1TS            INVX1TS              -- /  --     
cin[1]       INVX1TS            INVX1TS              -- /  --     
cin[2]       INVX1TS            INVX1TS              -- /  --     
cin[3]       INVX1TS            INVX1TS              -- /  --     
cin[4]       INVX1TS            INVX1TS              -- /  --     
cin[5]       INVX1TS            INVX1TS              -- /  --     
cin[6]       INVX1TS            INVX1TS              -- /  --     
cin[7]       INVX1TS            INVX1TS              -- /  --     
cin[8]       INVX1TS            INVX1TS              -- /  --     
cin[9]       INVX1TS            INVX1TS              -- /  --     
cin[10]      INVX1TS            INVX1TS              -- /  --     
cin[11]      INVX1TS            INVX1TS              -- /  --     
cin[12]      INVX1TS            INVX1TS              -- /  --     
cin[13]      INVX1TS            INVX1TS              -- /  --     
cin[14]      INVX1TS            INVX1TS              -- /  --     
cin[15]      INVX1TS            INVX1TS              -- /  --     
clk          INVX1TS            INVX1TS              -- /  --     
clk_slow     INVX1TS            INVX1TS              -- /  --     
cload        INVX1TS            INVX1TS              -- /  --     
din[0]       INVX1TS            INVX1TS              -- /  --     
din[1]       INVX1TS            INVX1TS              -- /  --     
din[2]       INVX1TS            INVX1TS              -- /  --     
din[3]       INVX1TS            INVX1TS              -- /  --     
din[4]       INVX1TS            INVX1TS              -- /  --     
din[5]       INVX1TS            INVX1TS              -- /  --     
din[6]       INVX1TS            INVX1TS              -- /  --     
din[7]       INVX1TS            INVX1TS              -- /  --     
din[8]       INVX1TS            INVX1TS              -- /  --     
din[9]       INVX1TS            INVX1TS              -- /  --     
din[10]      INVX1TS            INVX1TS              -- /  --     
din[11]      INVX1TS            INVX1TS              -- /  --     
din[12]      INVX1TS            INVX1TS              -- /  --     
din[13]      INVX1TS            INVX1TS              -- /  --     
din[14]      INVX1TS            INVX1TS              -- /  --     
din[15]      INVX1TS            INVX1TS              -- /  --     
rst_n        INVX1TS            INVX1TS              -- /  --     
valid_in     INVX1TS            INVX1TS              -- /  --     


               Max Drive      Min Drive      Resistance    Min    Min       Cell
Input Port    Rise    Fall   Rise    Fall   Max     Min    Cap    Fanout    Deg
--------------------------------------------------------------------------------
caddr[0]      --      --     --      --     --      --     --     --        -- 
caddr[1]      --      --     --      --     --      --     --     --        -- 
caddr[2]      --      --     --      --     --      --     --     --        -- 
caddr[3]      --      --     --      --     --      --     --     --        -- 
caddr[4]      --      --     --      --     --      --     --     --        -- 
caddr[5]      --      --     --      --     --      --     --     --        -- 
cin[0]        --      --     --      --     --      --     --     --        -- 
cin[1]        --      --     --      --     --      --     --     --        -- 
cin[2]        --      --     --      --     --      --     --     --        -- 
cin[3]        --      --     --      --     --      --     --     --        -- 
cin[4]        --      --     --      --     --      --     --     --        -- 
cin[5]        --      --     --      --     --      --     --     --        -- 
cin[6]        --      --     --      --     --      --     --     --        -- 
cin[7]        --      --     --      --     --      --     --     --        -- 
cin[8]        --      --     --      --     --      --     --     --        -- 
cin[9]        --      --     --      --     --      --     --     --        -- 
cin[10]       --      --     --      --     --      --     --     --        -- 
cin[11]       --      --     --      --     --      --     --     --        -- 
cin[12]       --      --     --      --     --      --     --     --        -- 
cin[13]       --      --     --      --     --      --     --     --        -- 
cin[14]       --      --     --      --     --      --     --     --        -- 
cin[15]       --      --     --      --     --      --     --     --        -- 
clk           --      --     --      --     --      --     --     --        -- 
clk_slow      --      --     --      --     --      --     --     --        -- 
cload         --      --     --      --     --      --     --     --        -- 
din[0]        --      --     --      --     --      --     --     --        -- 
din[1]        --      --     --      --     --      --     --     --        -- 
din[2]        --      --     --      --     --      --     --     --        -- 
din[3]        --      --     --      --     --      --     --     --        -- 
din[4]        --      --     --      --     --      --     --     --        -- 
din[5]        --      --     --      --     --      --     --     --        -- 
din[6]        --      --     --      --     --      --     --     --        -- 
din[7]        --      --     --      --     --      --     --     --        -- 
din[8]        --      --     --      --     --      --     --     --        -- 
din[9]        --      --     --      --     --      --     --     --        -- 
din[10]       --      --     --      --     --      --     --     --        -- 
din[11]       --      --     --      --     --      --     --     --        -- 
din[12]       --      --     --      --     --      --     --     --        -- 
din[13]       --      --     --      --     --      --     --     --        -- 
din[14]       --      --     --      --     --      --     --     --        -- 
din[15]       --      --     --      --     --      --     --     --        -- 
rst_n         --      --     --      --     --      --     --     --        -- 
valid_in      --      --     --      --     --      --     --     --        -- 


               Max Tran        Min Tran
Input Port    Rise    Fall    Rise    Fall
--------------------------------------------------------------------------------
caddr[0]      --      --      --      -- 
caddr[1]      --      --      --      -- 
caddr[2]      --      --      --      -- 
caddr[3]      --      --      --      -- 
caddr[4]      --      --      --      -- 
caddr[5]      --      --      --      -- 
cin[0]        --      --      --      -- 
cin[1]        --      --      --      -- 
cin[2]        --      --      --      -- 
cin[3]        --      --      --      -- 
cin[4]        --      --      --      -- 
cin[5]        --      --      --      -- 
cin[6]        --      --      --      -- 
cin[7]        --      --      --      -- 
cin[8]        --      --      --      -- 
cin[9]        --      --      --      -- 
cin[10]       --      --      --      -- 
cin[11]       --      --      --      -- 
cin[12]       --      --      --      -- 
cin[13]       --      --      --      -- 
cin[14]       --      --      --      -- 
cin[15]       --      --      --      -- 
clk           --      --      --      -- 
clk_slow      --      --      --      -- 
cload         --      --      --      -- 
din[0]        --      --      --      -- 
din[1]        --      --      --      -- 
din[2]        --      --      --      -- 
din[3]        --      --      --      -- 
din[4]        --      --      --      -- 
din[5]        --      --      --      -- 
din[6]        --      --      --      -- 
din[7]        --      --      --      -- 
din[8]        --      --      --      -- 
din[9]        --      --      --      -- 
din[10]       --      --      --      -- 
din[11]       --      --      --      -- 
din[12]       --      --      --      -- 
din[13]       --      --      --      -- 
din[14]       --      --      --      -- 
din[15]       --      --      --      -- 
rst_n         --      --      --      -- 
valid_in      --      --      --      -- 


                    Output Delay
                  Min             Max      Related  Fanout
Output Port   Rise    Fall    Rise    Fall  Clock     Load
--------------------------------------------------------------------------------
dout[0]       0.05    0.05    0.05    0.05  clk       0.00  
dout[1]       0.05    0.05    0.05    0.05  clk       0.00  
dout[2]       0.05    0.05    0.05    0.05  clk       0.00  
dout[3]       0.05    0.05    0.05    0.05  clk       0.00  
dout[4]       0.05    0.05    0.05    0.05  clk       0.00  
dout[5]       0.05    0.05    0.05    0.05  clk       0.00  
dout[6]       0.05    0.05    0.05    0.05  clk       0.00  
dout[7]       0.05    0.05    0.05    0.05  clk       0.00  
dout[8]       0.05    0.05    0.05    0.05  clk       0.00  
dout[9]       0.05    0.05    0.05    0.05  clk       0.00  
dout[10]      0.05    0.05    0.05    0.05  clk       0.00  
dout[11]      0.05    0.05    0.05    0.05  clk       0.00  
dout[12]      0.05    0.05    0.05    0.05  clk       0.00  
dout[13]      0.05    0.05    0.05    0.05  clk       0.00  
dout[14]      0.05    0.05    0.05    0.05  clk       0.00  
dout[15]      0.05    0.05    0.05    0.05  clk       0.00  
dout_29i[0]   0.05    0.05    0.05    0.05  clk       0.00  
dout_29i[1]   0.05    0.05    0.05    0.05  clk       0.00  
dout_29i[2]   0.05    0.05    0.05    0.05  clk       0.00  
dout_29i[3]   0.05    0.05    0.05    0.05  clk       0.00  
dout_29i[4]   0.05    0.05    0.05    0.05  clk       0.00  
dout_29i[5]   0.05    0.05    0.05    0.05  clk       0.00  
dout_29i[6]   0.05    0.05    0.05    0.05  clk       0.00  
dout_29i[7]   0.05    0.05    0.05    0.05  clk       0.00  
dout_29i[8]   0.05    0.05    0.05    0.05  clk       0.00  
dout_29i[9]   0.05    0.05    0.05    0.05  clk       0.00  
dout_29i[10]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_29i[11]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_29i[12]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_29i[13]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_29i[14]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_29i[15]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_29i[16]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_29i[17]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_29i[18]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_29i[19]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_29i[20]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_29i[21]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_29i[22]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_29i[23]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_29i[24]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_29i[25]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_29i[26]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_29i[27]
              0.05    0.05    0.05    0.05  clk       0.00  
dout_29i[28]
              0.05    0.05    0.05    0.05  clk       0.00  
valid         0.05    0.05    0.05    0.05  clk       0.00  

1
 
****************************************
Report : compile_options
Design : W4823_FIR
Version: O-2018.06-SP5-1
Date   : Tue Dec 14 19:11:32 2021
****************************************

Design                                   Compile Option         Value
--------------------------------------------------------------------------------
W4823_FIR                                flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
                                         fix_multiple_port_nets feedthroughs
                                                                constants
                                                                outputs
                                                                buffer_constants
                                         isolate_port           disabled
--------------------------------------------------------------------------------
1
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : W4823_FIR
Version: O-2018.06-SP5-1
Date   : Tue Dec 14 19:11:32 2021
****************************************


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1458/Y (NOR2X6TS)                                      0.06       0.55 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1439/Y (NAND2X8TS)                                     0.07       0.76 r
  U1432/Y (NAND4X4TS)                                     0.13       0.88 f
  U1441/Y (NAND2X4TS)                                     0.09       0.97 r
  U2788/Y (NAND4X2TS)                                     0.15       1.12 f
  U1409/Y (CLKINVX2TS)                                    0.09       1.21 r
  U1442/Y (NAND4X2TS)                                     0.15       1.36 f
  U2796/Y (NOR3X2TS)                                      0.21       1.57 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.97 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.18 r
  U2447/Y (NAND3X2TS)                                     0.07       2.25 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.25 f
  data arrival time                                                  2.25

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_24_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1458/Y (NOR2X6TS)                                      0.06       0.55 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1439/Y (NAND2X8TS)                                     0.07       0.76 r
  U1432/Y (NAND4X4TS)                                     0.13       0.88 f
  U1441/Y (NAND2X4TS)                                     0.09       0.97 r
  U2788/Y (NAND4X2TS)                                     0.15       1.12 f
  U1409/Y (CLKINVX2TS)                                    0.09       1.21 r
  U1442/Y (NAND4X2TS)                                     0.15       1.36 f
  U2796/Y (NOR3X2TS)                                      0.21       1.57 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.97 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1407/Y (NOR2X6TS)                                      0.08       2.14 f
  U2112/Y (CLKINVX6TS)                                    0.06       2.20 r
  U2444/Y (NAND2X2TS)                                     0.05       2.25 f
  alumux_self_fp29i_r_reg_24_/D (DFFNSRX1TS)              0.00       2.25 f
  data arrival time                                                  2.25

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_24_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.47      -0.47
  data required time                                                -0.47
  --------------------------------------------------------------------------
  data required time                                                -0.47
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U1455/Y (NOR3X2TS)                                      0.12       1.65 f
  U2159/Y (NAND3BX2TS)                                    0.15       1.80 r
  U2158/Y (CLKINVX6TS)                                    0.14       1.94 f
  U1426/Y (NAND2X6TS)                                     0.10       2.04 r
  U1405/Y (NAND2X8TS)                                     0.09       2.13 f
  U1407/Y (NOR2X6TS)                                      0.15       2.28 r
  U1399/Y (NOR2X4TS)                                      0.09       2.37 f
  U2171/Y (AOI22X2TS)                                     0.12       2.49 r
  alumux_dly_r_reg_24_/D (DFFHQX4TS)                      0.00       2.49 r
  data arrival time                                                  2.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_24_/CK (DFFHQX4TS)                     0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -2.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_lzd_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_1_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_1_/Q (DFFHQX4TS)                  0.31       0.31 f
  U1480/Y (NOR2X6TS)                                      0.13       0.45 r
  U2863/Y (NAND4BX2TS)                                    0.22       0.66 f
  U2865/Y (NOR2X4TS)                                      0.17       0.83 r
  U2867/Y (NAND2X4TS)                                     0.15       0.98 f
  U2874/Y (OAI21X4TS)                                     0.15       1.14 r
  U2875/Y (XNOR2X4TS)                                     0.18       1.32 f
  U2445/Y (CLKINVX6TS)                                    0.09       1.41 r
  U1496/Y (NAND2X6TS)                                     0.06       1.47 f
  U3181/Y (NOR3X2TS)                                      0.19       1.67 r
  U2153/Y (NAND3BX4TS)                                    0.18       1.84 f
  U1511/Y (INVX4TS)                                       0.09       1.93 r
  U3182/Y (OAI21X4TS)                                     0.09       2.02 f
  U3183/Y (NOR2X2TS)                                      0.17       2.19 r
  U2127/Y (OAI2BB1X4TS)                                   0.12       2.32 f
  U3207/Y (NAND2X2TS)                                     0.10       2.41 r
  U3208/Y (AOI21X2TS)                                     0.06       2.47 f
  u_fpalu_s5_lzd_r_reg_0_/D (DFFHQX8TS)                   0.00       2.47 f
  data arrival time                                                  2.47

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  library setup time                                     -0.24      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -2.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s4_flipsign_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_lzd_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_flipsign_r_reg/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_flipsign_r_reg/Q (DFFHQX4TS)                 0.30       0.30 f
  U2469/Y (INVX4TS)                                       0.11       0.42 r
  U1481/Y (INVX6TS)                                       0.08       0.50 f
  U3124/Y (XNOR2X4TS)                                     0.16       0.66 f
  U2712/Y (NOR2X4TS)                                      0.16       0.83 r
  U3125/Y (NAND3X4TS)                                     0.19       1.02 f
  U1644/Y (NAND3X4TS)                                     0.16       1.17 r
  U3174/Y (OAI21X2TS)                                     0.10       1.27 f
  U2453/Y (NAND2BX2TS)                                    0.19       1.46 f
  U3175/Y (INVX2TS)                                       0.08       1.54 r
  U3176/Y (NAND2X2TS)                                     0.07       1.61 f
  U3177/Y (NOR2BX2TS)                                     0.13       1.75 r
  U2153/Y (NAND3BX4TS)                                    0.18       1.92 r
  U1511/Y (INVX4TS)                                       0.08       2.00 f
  U3182/Y (OAI21X4TS)                                     0.08       2.08 r
  U3186/Y (AOI21X2TS)                                     0.09       2.17 f
  U1512/Y (NOR2X2TS)                                      0.14       2.31 r
  U1738/Y (NOR2BX2TS)                                     0.20       2.51 r
  u_fpalu_s5_lzd_r_reg_1_/D (DFFHQX8TS)                   0.00       2.51 r
  data arrival time                                                  2.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  library setup time                                     -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -2.51
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_27_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U1446/Y (BUFX4TS)                                       0.15       0.62 r
  U2087/CO (ADDHX2TS)                                     0.21       0.82 r
  U2877/S (CMPR22X2TS)                                    0.19       1.01 f
  U2181/Y (NOR2X4TS)                                      0.14       1.15 r
  U2179/Y (OAI21X2TS)                                     0.11       1.27 f
  U2876/Y (AOI21X2TS)                                     0.18       1.45 r
  U2891/Y (OAI21X1TS)                                     0.18       1.62 f
  U1518/Y (XNOR2X2TS)                                     0.20       1.82 f
  U2150/Y (OAI2BB1X4TS)                                   0.22       2.05 f
  U1743/Y (NOR2X4TS)                                      0.12       2.16 r
  U1742/Y (NAND2X2TS)                                     0.08       2.24 f
  alumux_self_fp29i_r_reg_27_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_27_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.48      -0.48
  data required time                                                -0.48
  --------------------------------------------------------------------------
  data required time                                                -0.48
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1458/Y (NOR2X6TS)                                      0.06       0.55 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1439/Y (NAND2X8TS)                                     0.07       0.76 r
  U1432/Y (NAND4X4TS)                                     0.13       0.88 f
  U1441/Y (NAND2X4TS)                                     0.09       0.97 r
  U2788/Y (NAND4X2TS)                                     0.15       1.12 f
  U1409/Y (CLKINVX2TS)                                    0.09       1.21 r
  U1442/Y (NAND4X2TS)                                     0.15       1.36 f
  U2796/Y (NOR3X2TS)                                      0.21       1.57 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.76 f
  U1487/Y (CLKBUFX2TS)                                    0.22       1.98 f
  U2099/Y (OAI2BB1X4TS)                                   0.22       2.20 f
  U1741/Y (AOI22X2TS)                                     0.14       2.35 r
  U4172/Y (NAND2X1TS)                                     0.13       2.47 f
  alu_a_29i_r_reg_28_/D (DFFHQX8TS)                       0.00       2.47 f
  data arrival time                                                  2.47

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_28_/CK (DFFHQX8TS)                      0.00       0.00 r
  library setup time                                     -0.24      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -2.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.71


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U1455/Y (NOR3X2TS)                                      0.12       1.65 f
  U2159/Y (NAND3BX2TS)                                    0.15       1.80 r
  U2158/Y (CLKINVX6TS)                                    0.14       1.94 f
  U1426/Y (NAND2X6TS)                                     0.10       2.04 r
  U1405/Y (NAND2X8TS)                                     0.09       2.13 f
  U1407/Y (NOR2X6TS)                                      0.15       2.28 r
  U1399/Y (NOR2X4TS)                                      0.09       2.37 f
  U2168/Y (OAI21X2TS)                                     0.12       2.49 r
  alu_a_29i_r_reg_24_/D (DFFHQX2TS)                       0.00       2.49 r
  data arrival time                                                  2.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_24_/CK (DFFHQX2TS)                      0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -2.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.71


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U1455/Y (NOR3X2TS)                                      0.12       1.65 f
  U2159/Y (NAND3BX2TS)                                    0.15       1.80 r
  U2158/Y (CLKINVX6TS)                                    0.14       1.94 f
  U1395/Y (NAND2X2TS)                                     0.12       2.06 r
  U1192/Y (NAND2BX2TS)                                    0.13       2.18 f
  U1177/Y (CLKINVX2TS)                                    0.08       2.27 r
  U2177/Y (NOR2X2TS)                                      0.06       2.32 f
  U3922/Y (AOI2BB2X1TS)                                   0.15       2.48 r
  alumux_dly_r_reg_23_/D (DFFHQX4TS)                      0.00       2.48 r
  data arrival time                                                  2.48

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_23_/CK (DFFHQX4TS)                     0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -2.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.71


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_22_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1458/Y (NOR2X6TS)                                      0.06       0.55 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1439/Y (NAND2X8TS)                                     0.07       0.76 r
  U1432/Y (NAND4X4TS)                                     0.13       0.88 f
  U1441/Y (NAND2X4TS)                                     0.09       0.97 r
  U2788/Y (NAND4X2TS)                                     0.15       1.12 f
  U1409/Y (CLKINVX2TS)                                    0.09       1.21 r
  U1442/Y (NAND4X2TS)                                     0.15       1.36 f
  U2796/Y (NOR3X2TS)                                      0.21       1.57 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1525/Y (NAND2X2TS)                                     0.09       1.98 f
  U2085/Y (NAND2X2TS)                                     0.12       2.10 r
  U1421/Y (NAND2BX4TS)                                    0.12       2.22 f
  alumux_self_fp29i_r_reg_22_/D (DFFNSRX1TS)              0.00       2.22 f
  data arrival time                                                  2.22

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_22_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.71


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U1455/Y (NOR3X2TS)                                      0.12       1.65 f
  U2159/Y (NAND3BX2TS)                                    0.15       1.80 r
  U2158/Y (CLKINVX6TS)                                    0.14       1.94 f
  U1525/Y (NAND2X2TS)                                     0.11       2.05 r
  U2085/Y (NAND2X2TS)                                     0.12       2.17 f
  U2701/Y (AND2X4TS)                                      0.19       2.36 f
  U2730/Y (AOI2BB2X2TS)                                   0.13       2.50 r
  alumux_dly_r_reg_22_/D (DFFHQX4TS)                      0.00       2.50 r
  data arrival time                                                  2.50

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_22_/CK (DFFHQX4TS)                     0.00       0.00 r
  library setup time                                     -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -2.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.71


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U1455/Y (NOR3X2TS)                                      0.12       1.65 f
  U2159/Y (NAND3BX2TS)                                    0.15       1.80 r
  U2158/Y (CLKINVX6TS)                                    0.14       1.94 f
  U1426/Y (NAND2X6TS)                                     0.10       2.04 r
  U1405/Y (NAND2X8TS)                                     0.09       2.13 f
  U1404/Y (NOR2X6TS)                                      0.12       2.25 r
  U1516/Y (AOI21X1TS)                                     0.13       2.39 f
  U1376/Y (OAI2BB1X1TS)                                   0.11       2.50 r
  alu_a_29i_r_reg_26_/D (DFFHQX4TS)                       0.00       2.50 r
  data arrival time                                                  2.50

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFHQX4TS)                      0.00       0.00 r
  library setup time                                     -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -2.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.71


  Startpoint: u_fpalu_s5_ea_gte_eb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_ea_gte_eb_r_reg/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s5_ea_gte_eb_r_reg/Q (DFFHQX4TS)                0.30       0.30 r
  U1447/Y (INVX8TS)                                       0.07       0.37 f
  U1448/Y (INVX8TS)                                       0.07       0.44 r
  U1261/Y (MXI2X1TS)                                      0.30       0.74 r
  U2888/Y (XNOR2X1TS)                                     0.39       1.13 f
  U2889/Y (NOR2X1TS)                                      0.20       1.33 r
  U2918/Y (INVX1TS)                                       0.12       1.45 f
  U2919/Y (NAND2X1TS)                                     0.10       1.54 r
  U2920/Y (XOR2X1TS)                                      0.23       1.77 f
  U1291/Y (OAI2BB1X4TS)                                   0.23       2.00 f
  U1159/Y (NAND2BX2TS)                                    0.19       2.19 f
  U2455/Y (AOI2BB2X2TS)                                   0.27       2.46 f
  alumux_dly_r_reg_26_/D (DFFHQX4TS)                      0.00       2.46 f
  data arrival time                                                  2.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_26_/CK (DFFHQX4TS)                     0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -2.46
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.70


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_28_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1458/Y (NOR2X6TS)                                      0.06       0.55 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1439/Y (NAND2X8TS)                                     0.07       0.76 r
  U1432/Y (NAND4X4TS)                                     0.13       0.88 f
  U1441/Y (NAND2X4TS)                                     0.09       0.97 r
  U2788/Y (NAND4X2TS)                                     0.15       1.12 f
  U1409/Y (CLKINVX2TS)                                    0.09       1.21 r
  U1442/Y (NAND4X2TS)                                     0.15       1.36 f
  U2796/Y (NOR3X2TS)                                      0.21       1.57 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.76 f
  U1487/Y (CLKBUFX2TS)                                    0.22       1.98 f
  U2099/Y (OAI2BB1X4TS)                                   0.22       2.20 f
  alumux_self_fp29i_r_reg_28_/D (DFFNSRX1TS)              0.00       2.20 f
  data arrival time                                                  2.20

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_28_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.50      -0.50
  data required time                                                -0.50
  --------------------------------------------------------------------------
  data required time                                                -0.50
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.70


  Startpoint: u_fpalu_s2_br4_pp_r_reg_55_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_55_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_55_/Q (EDFFX1TS)                0.66       0.66 r
  U2199/S (ADDFHX2TS)                                     0.55       1.22 r
  U3266/Y (NOR2X2TS)                                      0.09       1.31 f
  U3267/Y (NOR2X1TS)                                      0.23       1.54 r
  U3268/Y (NAND2X1TS)                                     0.23       1.77 f
  U2397/Y (OAI21X1TS)                                     0.25       2.02 r
  U2577/Y (AOI21X1TS)                                     0.18       2.20 f
  U1567/Y (XOR2X1TS)                                      0.23       2.42 f
  u_fpalu_s3_ps1_r_reg_15_/D (DFFHQX4TS)                  0.00       2.42 f
  data arrival time                                                  2.42

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_15_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.70


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_25_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1458/Y (NOR2X6TS)                                      0.06       0.55 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1439/Y (NAND2X8TS)                                     0.07       0.76 r
  U1432/Y (NAND4X4TS)                                     0.13       0.88 f
  U1441/Y (NAND2X4TS)                                     0.09       0.97 r
  U2788/Y (NAND4X2TS)                                     0.15       1.12 f
  U1409/Y (CLKINVX2TS)                                    0.09       1.21 r
  U1442/Y (NAND4X2TS)                                     0.15       1.36 f
  U2796/Y (NOR3X2TS)                                      0.21       1.57 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1395/Y (NAND2X2TS)                                     0.11       1.99 f
  U1526/Y (NAND2X2TS)                                     0.13       2.12 r
  U1615/Y (NAND2X1TS)                                     0.10       2.21 f
  alumux_self_fp29i_r_reg_25_/D (DFFNSRX1TS)              0.00       2.21 f
  data arrival time                                                  2.21

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_25_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.48      -0.48
  data required time                                                -0.48
  --------------------------------------------------------------------------
  data required time                                                -0.48
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.69


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U1455/Y (NOR3X2TS)                                      0.12       1.65 f
  U2159/Y (NAND3BX2TS)                                    0.15       1.80 r
  U2158/Y (CLKINVX6TS)                                    0.14       1.94 f
  U1395/Y (NAND2X2TS)                                     0.12       2.06 r
  U1526/Y (NAND2X2TS)                                     0.13       2.19 f
  U1391/Y (INVX4TS)                                       0.09       2.28 r
  U1420/Y (NOR2X4TS)                                      0.06       2.34 f
  U1378/Y (AOI2BB2X2TS)                                   0.14       2.48 r
  alumux_dly_r_reg_25_/D (DFFHQX4TS)                      0.00       2.48 r
  data arrival time                                                  2.48

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_25_/CK (DFFHQX4TS)                     0.00       0.00 r
  library setup time                                     -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -2.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.69


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U1455/Y (NOR3X2TS)                                      0.12       1.65 f
  U2159/Y (NAND3BX2TS)                                    0.15       1.80 r
  U2158/Y (CLKINVX6TS)                                    0.14       1.94 f
  U1395/Y (NAND2X2TS)                                     0.12       2.06 r
  U1526/Y (NAND2X2TS)                                     0.13       2.19 f
  U1391/Y (INVX4TS)                                       0.09       2.28 r
  U1420/Y (NOR2X4TS)                                      0.06       2.34 f
  U1419/Y (OAI21X2TS)                                     0.13       2.47 r
  alu_a_29i_r_reg_25_/D (DFFHQX4TS)                       0.00       2.47 r
  data arrival time                                                  2.47

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_25_/CK (DFFHQX4TS)                      0.00       0.00 r
  library setup time                                     -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -2.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.69


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_23_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1458/Y (NOR2X6TS)                                      0.06       0.55 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1439/Y (NAND2X8TS)                                     0.07       0.76 r
  U1432/Y (NAND4X4TS)                                     0.13       0.88 f
  U1441/Y (NAND2X4TS)                                     0.09       0.97 r
  U2788/Y (NAND4X2TS)                                     0.15       1.12 f
  U1409/Y (CLKINVX2TS)                                    0.09       1.21 r
  U1442/Y (NAND4X2TS)                                     0.15       1.36 f
  U2796/Y (NOR3X2TS)                                      0.21       1.57 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1395/Y (NAND2X2TS)                                     0.11       1.99 f
  U1192/Y (NAND2BX2TS)                                    0.12       2.11 r
  U1418/Y (NAND2X1TS)                                     0.09       2.20 f
  alumux_self_fp29i_r_reg_23_/D (DFFNSRX1TS)              0.00       2.20 f
  data arrival time                                                  2.20

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_23_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.48      -0.48
  data required time                                                -0.48
  --------------------------------------------------------------------------
  data required time                                                -0.48
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.68


  Startpoint: u_fpalu_s2_br4_pp_r_reg_55_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_55_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_55_/Q (EDFFX1TS)                0.66       0.66 r
  U2199/S (ADDFHX2TS)                                     0.55       1.22 r
  U3266/Y (NOR2X2TS)                                      0.09       1.31 f
  U3267/Y (NOR2X1TS)                                      0.23       1.54 r
  U3268/Y (NAND2X1TS)                                     0.23       1.77 f
  U2397/Y (OAI21X1TS)                                     0.25       2.02 r
  U3296/Y (AOI21X1TS)                                     0.16       2.18 f
  U1374/Y (XOR2X1TS)                                      0.23       2.41 f
  u_fpalu_s3_ps1_r_reg_11_/D (DFFHQX4TS)                  0.00       2.41 f
  data arrival time                                                  2.41

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_11_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.68


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[24]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U1455/Y (NOR3X2TS)                                      0.12       1.65 f
  U2159/Y (NAND3BX2TS)                                    0.15       1.80 r
  U2158/Y (CLKINVX6TS)                                    0.14       1.94 f
  U1426/Y (NAND2X6TS)                                     0.10       2.04 r
  U1405/Y (NAND2X8TS)                                     0.09       2.13 f
  U1407/Y (NOR2X6TS)                                      0.15       2.28 r
  U2112/Y (CLKINVX6TS)                                    0.09       2.37 f
  U1509/Y (NAND2XLTS)                                     0.26       2.63 r
  dout_29i[24] (out)                                      0.00       2.63 r
  data arrival time                                                  2.63

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.68


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U1446/Y (BUFX4TS)                                       0.15       0.62 r
  U2087/CO (ADDHX2TS)                                     0.21       0.82 r
  U2877/S (CMPR22X2TS)                                    0.19       1.01 f
  U2181/Y (NOR2X4TS)                                      0.14       1.15 r
  U2179/Y (OAI21X2TS)                                     0.11       1.27 f
  U2876/Y (AOI21X2TS)                                     0.18       1.45 r
  U2891/Y (OAI21X1TS)                                     0.18       1.62 f
  U1518/Y (XNOR2X2TS)                                     0.20       1.82 f
  U2150/Y (OAI2BB1X4TS)                                   0.22       2.05 f
  U4145/Y (NOR3X1TS)                                      0.20       2.25 r
  U2178/Y (AOI21X1TS)                                     0.14       2.39 f
  alumux_dly_r_reg_27_/D (DFFHQX1TS)                      0.00       2.39 f
  data arrival time                                                  2.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_27_/CK (DFFHQX1TS)                     0.00       0.00 r
  library setup time                                     -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -2.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.68


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1458/Y (NOR2X6TS)                                      0.06       0.55 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1439/Y (NAND2X8TS)                                     0.07       0.76 r
  U1432/Y (NAND4X4TS)                                     0.13       0.88 f
  U1441/Y (NAND2X4TS)                                     0.09       0.97 r
  U2788/Y (NAND4X2TS)                                     0.15       1.12 f
  U1409/Y (CLKINVX2TS)                                    0.09       1.21 r
  U1442/Y (NAND4X2TS)                                     0.15       1.36 f
  U2796/Y (NOR3X2TS)                                      0.21       1.57 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.76 f
  U1487/Y (CLKBUFX2TS)                                    0.22       1.98 f
  U2099/Y (OAI2BB1X4TS)                                   0.22       2.20 f
  U1488/Y (NAND2BX1TS)                                    0.11       2.31 r
  U1152/Y (OAI2BB1X1TS)                                   0.11       2.42 f
  alumux_dly_r_reg_28_/D (DFFHQX8TS)                      0.00       2.42 f
  data arrival time                                                  2.42

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_28_/CK (DFFHQX8TS)                     0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -2.42
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.68


  Startpoint: u_fpalu_s2_br4_pp_r_reg_55_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_55_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_55_/Q (EDFFX1TS)                0.66       0.66 r
  U2199/S (ADDFHX2TS)                                     0.55       1.22 r
  U3266/Y (NOR2X2TS)                                      0.09       1.31 f
  U3267/Y (NOR2X1TS)                                      0.23       1.54 r
  U3268/Y (NAND2X1TS)                                     0.23       1.77 f
  U2396/Y (OAI21X2TS)                                     0.24       2.01 r
  U3292/Y (AOI21X1TS)                                     0.16       2.17 f
  U1365/Y (XOR2X1TS)                                      0.23       2.40 f
  u_fpalu_s3_ps1_r_reg_12_/D (DFFHQX4TS)                  0.00       2.40 f
  data arrival time                                                  2.40

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_12_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.67


  Startpoint: u_fpalu_s2_br4_pp_r_reg_55_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_55_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_55_/Q (EDFFX1TS)                0.66       0.66 r
  U2199/S (ADDFHX2TS)                                     0.55       1.22 r
  U3266/Y (NOR2X2TS)                                      0.09       1.31 f
  U3267/Y (NOR2X1TS)                                      0.23       1.54 r
  U3268/Y (NAND2X1TS)                                     0.23       1.77 f
  U2396/Y (OAI21X2TS)                                     0.24       2.01 r
  U3284/Y (AOI21X1TS)                                     0.16       2.17 f
  U1367/Y (XOR2X1TS)                                      0.23       2.40 f
  u_fpalu_s3_ps1_r_reg_14_/D (DFFHQX4TS)                  0.00       2.40 f
  data arrival time                                                  2.40

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_14_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.67


  Startpoint: u_fpalu_s2_br4_pp_r_reg_55_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_55_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_55_/Q (EDFFX1TS)                0.66       0.66 r
  U2199/S (ADDFHX2TS)                                     0.55       1.22 r
  U3266/Y (NOR2X2TS)                                      0.09       1.31 f
  U3267/Y (NOR2X1TS)                                      0.23       1.54 r
  U3268/Y (NAND2X1TS)                                     0.23       1.77 f
  U2396/Y (OAI21X2TS)                                     0.24       2.01 r
  U3289/Y (AOI21X1TS)                                     0.16       2.17 f
  U1366/Y (XOR2X1TS)                                      0.23       2.40 f
  u_fpalu_s3_ps1_r_reg_13_/D (DFFHQX4TS)                  0.00       2.40 f
  data arrival time                                                  2.40

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_13_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.67


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2450/Y (INVX6TS)                                       0.10       0.76 f
  U2228/Y (MXI2X2TS)                                      0.22       0.98 f
  U2449/Y (INVX2TS)                                       0.13       1.11 r
  U1379/Y (NAND2X4TS)                                     0.09       1.21 f
  U2607/Y (NAND3X2TS)                                     0.15       1.36 r
  U2608/Y (INVX2TS)                                       0.10       1.45 f
  U2284/Y (MXI2XLTS)                                      0.21       1.66 r
  U2283/Y (NAND3XLTS)                                     0.20       1.86 f
  u_fpalu_s2_br4_pp_r_reg_24_/D (EDFFX2TS)                0.00       1.86 f
  data arrival time                                                  1.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_24_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.81      -0.81
  data required time                                                -0.81
  --------------------------------------------------------------------------
  data required time                                                -0.81
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.67


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2450/Y (INVX6TS)                                       0.10       0.76 f
  U2228/Y (MXI2X2TS)                                      0.22       0.98 f
  U2449/Y (INVX2TS)                                       0.13       1.11 r
  U1379/Y (NAND2X4TS)                                     0.09       1.21 f
  U2607/Y (NAND3X2TS)                                     0.15       1.36 r
  U2608/Y (INVX2TS)                                       0.10       1.45 f
  U2290/Y (MXI2XLTS)                                      0.21       1.66 r
  U2289/Y (NAND3XLTS)                                     0.20       1.86 f
  u_fpalu_s2_br4_pp_r_reg_32_/D (EDFFX2TS)                0.00       1.86 f
  data arrival time                                                  1.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_32_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.81      -0.81
  data required time                                                -0.81
  --------------------------------------------------------------------------
  data required time                                                -0.81
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.67


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2450/Y (INVX6TS)                                       0.10       0.76 f
  U2228/Y (MXI2X2TS)                                      0.22       0.98 f
  U2449/Y (INVX2TS)                                       0.13       1.11 r
  U1379/Y (NAND2X4TS)                                     0.09       1.21 f
  U2607/Y (NAND3X2TS)                                     0.15       1.36 r
  U2608/Y (INVX2TS)                                       0.10       1.45 f
  U2282/Y (MXI2XLTS)                                      0.21       1.66 r
  U2281/Y (NAND3XLTS)                                     0.20       1.86 f
  u_fpalu_s2_br4_pp_r_reg_30_/D (EDFFX2TS)                0.00       1.86 f
  data arrival time                                                  1.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_30_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.81      -0.81
  data required time                                                -0.81
  --------------------------------------------------------------------------
  data required time                                                -0.81
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.67


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U1455/Y (NOR3X2TS)                                      0.12       1.65 f
  U2159/Y (NAND3BX2TS)                                    0.15       1.80 r
  U2158/Y (CLKINVX6TS)                                    0.14       1.94 f
  U1485/Y (OAI2BB1X2TS)                                   0.26       2.20 f
  U1503/Y (NAND2X2TS)                                     0.12       2.32 r
  U3194/Y (AND2X4TS)                                      0.16       2.48 r
  alu_a_29i_r_reg_27_/D (DFFHQX4TS)                       0.00       2.48 r
  data arrival time                                                  2.48

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_27_/CK (DFFHQX4TS)                      0.00       0.00 r
  library setup time                                     -0.19      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -2.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.67


  Startpoint: u_fpalu_s3_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_flipsign_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_opcode_r_reg_0_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s3_opcode_r_reg_0_/Q (DFFHQX4TS)                0.32       0.32 f
  U2523/Y (BUFX4TS)                                       0.17       0.50 f
  U1926/Y (OAI2BB1X1TS)                                   0.31       0.81 f
  U3055/Y (NAND2BX1TS)                                    0.32       1.13 f
  U3056/Y (NAND2BX1TS)                                    0.13       1.26 r
  U3060/Y (NAND2X1TS)                                     0.15       1.40 f
  U3065/Y (NAND2X1TS)                                     0.17       1.58 r
  U1368/Y (OAI21X2TS)                                     0.13       1.71 f
  U3068/CO (ACHCINX2TS)                                   0.17       1.88 r
  U3079/Y (NAND2BX1TS)                                    0.19       2.07 f
  U3080/Y (NAND4BX2TS)                                    0.18       2.25 r
  U3096/Y (NAND3X2TS)                                     0.15       2.39 f
  U3097/Y (INVX2TS)                                       0.08       2.48 r
  u_fpalu_s4_flipsign_r_reg/D (DFFHQX4TS)                 0.00       2.48 r
  data arrival time                                                  2.48

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_flipsign_r_reg/CK (DFFHQX4TS)                0.00       0.00 r
  library setup time                                     -0.19      -0.19
  data required time                                                -0.19
  --------------------------------------------------------------------------
  data required time                                                -0.19
  data arrival time                                                 -2.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.66


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/Q (DFFRX4TS)                 0.70       0.70 f
  U3822/Y (NOR2X2TS)                       0.21       0.91 r
  U1353/Y (NAND2X4TS)                      0.15       1.06 f
  U1323/Y (NOR2X2TS)                       0.14       1.20 r
  U3823/Y (NAND2X2TS)                      0.12       1.32 f
  U2529/Y (NAND3X1TS)                      0.12       1.44 r
  U3865/Y (NAND3X1TS)                      0.16       1.60 f
  U3868/Y (NOR2X2TS)                       0.18       1.77 r
  U2680/Y (NOR2X4TS)                       0.11       1.89 f
  U3869/Y (MXI2X1TS)                       0.16       2.05 r
  U3870/Y (NAND2X1TS)                      0.13       2.17 f
  ss_r_reg_3_/D (DFFRX4TS)                 0.00       2.17 f
  data arrival time                                   2.17

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_3_/CK (DFFRX4TS)                0.00       0.00 r
  library setup time                      -0.48      -0.48
  data required time                                 -0.48
  -----------------------------------------------------------
  data required time                                 -0.48
  data arrival time                                  -2.17
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.65


  Startpoint: alu_a_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_24_/CK (DFFHQX2TS)                      0.00       0.00 r
  alu_a_29i_r_reg_24_/Q (DFFHQX2TS)                       0.35       0.35 f
  U2736/Y (NOR2X2TS)                                      0.13       0.48 r
  U2739/Y (AND3X6TS)                                      0.25       0.73 r
  U1313/Y (INVX8TS)                                       0.08       0.81 f
  U1226/Y (MXI2X2TS)                                      0.25       1.06 r
  U1657/Y (INVX2TS)                                       0.23       1.29 f
  U2213/Y (INVX2TS)                                       0.14       1.43 r
  U2212/Y (INVX2TS)                                       0.11       1.54 f
  U4043/Y (MXI2X1TS)                                      0.17       1.71 r
  U1768/Y (NAND3X1TS)                                     0.15       1.86 f
  u_fpalu_s2_br4_pp_r_reg_27_/D (EDFFX2TS)                0.00       1.86 f
  data arrival time                                                  1.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_27_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.80      -0.80
  data required time                                                -0.80
  --------------------------------------------------------------------------
  data required time                                                -0.80
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.65


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2450/Y (INVX6TS)                                       0.10       0.76 f
  U1499/Y (MXI2X4TS)                                      0.19       0.95 r
  U1238/Y (CLKINVX6TS)                                    0.17       1.12 f
  U1379/Y (NAND2X4TS)                                     0.11       1.23 r
  U2552/Y (INVX2TS)                                       0.09       1.32 f
  U1182/Y (NAND2X1TS)                                     0.17       1.49 r
  U3807/Y (INVX2TS)                                       0.14       1.63 f
  U2335/Y (INVX2TS)                                       0.10       1.72 r
  U1766/Y (NAND3X1TS)                                     0.12       1.84 f
  u_fpalu_s2_br4_pp_r_reg_26_/D (EDFFX2TS)                0.00       1.84 f
  data arrival time                                                  1.84

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_26_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.80      -0.80
  data required time                                                -0.80
  --------------------------------------------------------------------------
  data required time                                                -0.80
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.64


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2450/Y (INVX6TS)                                       0.10       0.76 f
  U1499/Y (MXI2X4TS)                                      0.19       0.95 r
  U1238/Y (CLKINVX6TS)                                    0.17       1.12 f
  U1379/Y (NAND2X4TS)                                     0.11       1.23 r
  U2552/Y (INVX2TS)                                       0.09       1.32 f
  U1182/Y (NAND2X1TS)                                     0.17       1.49 r
  U3807/Y (INVX2TS)                                       0.14       1.63 f
  U2335/Y (INVX2TS)                                       0.10       1.72 r
  U1625/Y (NAND3X1TS)                                     0.12       1.84 f
  u_fpalu_s2_br4_pp_r_reg_29_/D (EDFFX2TS)                0.00       1.84 f
  data arrival time                                                  1.84

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_29_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.80      -0.80
  data required time                                                -0.80
  --------------------------------------------------------------------------
  data required time                                                -0.80
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.64


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2450/Y (INVX6TS)                                       0.10       0.76 f
  U1499/Y (MXI2X4TS)                                      0.19       0.95 r
  U1238/Y (CLKINVX6TS)                                    0.17       1.12 f
  U1379/Y (NAND2X4TS)                                     0.11       1.23 r
  U2552/Y (INVX2TS)                                       0.09       1.32 f
  U1182/Y (NAND2X1TS)                                     0.17       1.49 r
  U3807/Y (INVX2TS)                                       0.14       1.63 f
  U4040/Y (INVX2TS)                                       0.10       1.72 r
  U1765/Y (NAND3X1TS)                                     0.12       1.84 f
  u_fpalu_s2_br4_pp_r_reg_31_/D (EDFFX2TS)                0.00       1.84 f
  data arrival time                                                  1.84

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_31_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.80      -0.80
  data required time                                                -0.80
  --------------------------------------------------------------------------
  data required time                                                -0.80
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.64


  Startpoint: cycle_cnt_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_7_/CK (DFFRX4TS)         0.00       0.00 r
  cycle_cnt_r_reg_7_/Q (DFFRX4TS)          0.69       0.69 f
  U2673/Y (NOR3X2TS)                       0.22       0.91 r
  U2672/Y (NAND2X2TS)                      0.13       1.04 f
  U1235/Y (NOR2X1TS)                       0.22       1.25 r
  U2066/Y (OAI21X1TS)                      0.21       1.46 f
  U2402/Y (AOI21X2TS)                      0.22       1.68 r
  U2728/Y (NAND4BX2TS)                     0.22       1.90 f
  U1919/Y (INVX1TS)                        0.12       2.02 r
  U3885/Y (MXI2X1TS)                       0.11       2.13 f
  cycle_cnt_r_reg_0_/D (DFFRX4TS)          0.00       2.13 f
  data arrival time                                   2.13

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_0_/CK (DFFRX4TS)         0.00       0.00 r
  library setup time                      -0.50      -0.50
  data required time                                 -0.50
  -----------------------------------------------------------
  data required time                                 -0.50
  data arrival time                                  -2.13
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.64


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2450/Y (INVX6TS)                                       0.10       0.76 f
  U2474/Y (MXI2X2TS)                                      0.20       0.96 r
  U1233/Y (INVX2TS)                                       0.14       1.10 f
  U1223/Y (NAND2X2TS)                                     0.12       1.23 r
  U2555/Y (INVX2TS)                                       0.11       1.34 f
  U1186/Y (NAND2X1TS)                                     0.18       1.52 r
  U4069/Y (INVX2TS)                                       0.13       1.65 f
  U2349/Y (INVX2TS)                                       0.09       1.74 r
  U2319/Y (NAND3XLTS)                                     0.14       1.87 f
  u_fpalu_s2_br4_pp_r_reg_36_/D (EDFFX1TS)                0.00       1.87 f
  data arrival time                                                  1.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_36_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.64


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2450/Y (INVX6TS)                                       0.10       0.76 f
  U2474/Y (MXI2X2TS)                                      0.20       0.96 r
  U1233/Y (INVX2TS)                                       0.14       1.10 f
  U1223/Y (NAND2X2TS)                                     0.12       1.23 r
  U2555/Y (INVX2TS)                                       0.11       1.34 f
  U1186/Y (NAND2X1TS)                                     0.18       1.52 r
  U4069/Y (INVX2TS)                                       0.13       1.65 f
  U2349/Y (INVX2TS)                                       0.09       1.74 r
  U2316/Y (NAND3XLTS)                                     0.13       1.87 f
  u_fpalu_s2_br4_pp_r_reg_40_/D (EDFFX1TS)                0.00       1.87 f
  data arrival time                                                  1.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_40_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.63


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2450/Y (INVX6TS)                                       0.10       0.76 f
  U2474/Y (MXI2X2TS)                                      0.20       0.96 r
  U1233/Y (INVX2TS)                                       0.14       1.10 f
  U1223/Y (NAND2X2TS)                                     0.12       1.23 r
  U2555/Y (INVX2TS)                                       0.11       1.34 f
  U1186/Y (NAND2X1TS)                                     0.18       1.52 r
  U4069/Y (INVX2TS)                                       0.13       1.65 f
  U2349/Y (INVX2TS)                                       0.09       1.74 r
  U2315/Y (NAND3XLTS)                                     0.13       1.87 f
  u_fpalu_s2_br4_pp_r_reg_41_/D (EDFFX1TS)                0.00       1.87 f
  data arrival time                                                  1.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_41_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.63


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2450/Y (INVX6TS)                                       0.10       0.76 f
  U2474/Y (MXI2X2TS)                                      0.20       0.96 r
  U1233/Y (INVX2TS)                                       0.14       1.10 f
  U1223/Y (NAND2X2TS)                                     0.12       1.23 r
  U2555/Y (INVX2TS)                                       0.11       1.34 f
  U1186/Y (NAND2X1TS)                                     0.18       1.52 r
  U4069/Y (INVX2TS)                                       0.13       1.65 f
  U2349/Y (INVX2TS)                                       0.09       1.74 r
  U2314/Y (NAND3XLTS)                                     0.13       1.87 f
  u_fpalu_s2_br4_pp_r_reg_42_/D (EDFFX1TS)                0.00       1.87 f
  data arrival time                                                  1.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_42_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.63


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2450/Y (INVX6TS)                                       0.10       0.76 f
  U2474/Y (MXI2X2TS)                                      0.20       0.96 r
  U1233/Y (INVX2TS)                                       0.14       1.10 f
  U1223/Y (NAND2X2TS)                                     0.12       1.23 r
  U2555/Y (INVX2TS)                                       0.11       1.34 f
  U1186/Y (NAND2X1TS)                                     0.18       1.52 r
  U4069/Y (INVX2TS)                                       0.13       1.65 f
  U4079/Y (INVX2TS)                                       0.09       1.74 r
  U2310/Y (NAND3XLTS)                                     0.13       1.87 f
  u_fpalu_s2_br4_pp_r_reg_46_/D (EDFFX1TS)                0.00       1.87 f
  data arrival time                                                  1.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_46_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.63


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2450/Y (INVX6TS)                                       0.10       0.76 f
  U2474/Y (MXI2X2TS)                                      0.20       0.96 r
  U1233/Y (INVX2TS)                                       0.14       1.10 f
  U1223/Y (NAND2X2TS)                                     0.12       1.23 r
  U2555/Y (INVX2TS)                                       0.11       1.34 f
  U1186/Y (NAND2X1TS)                                     0.18       1.52 r
  U4069/Y (INVX2TS)                                       0.13       1.65 f
  U4079/Y (INVX2TS)                                       0.09       1.74 r
  U2313/Y (NAND3XLTS)                                     0.13       1.87 f
  u_fpalu_s2_br4_pp_r_reg_43_/D (EDFFX1TS)                0.00       1.87 f
  data arrival time                                                  1.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_43_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.63


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2450/Y (INVX6TS)                                       0.10       0.76 f
  U2474/Y (MXI2X2TS)                                      0.20       0.96 r
  U1233/Y (INVX2TS)                                       0.14       1.10 f
  U1223/Y (NAND2X2TS)                                     0.12       1.23 r
  U2555/Y (INVX2TS)                                       0.11       1.34 f
  U1186/Y (NAND2X1TS)                                     0.18       1.52 r
  U4069/Y (INVX2TS)                                       0.13       1.65 f
  U4079/Y (INVX2TS)                                       0.09       1.74 r
  U2312/Y (NAND3XLTS)                                     0.13       1.87 f
  u_fpalu_s2_br4_pp_r_reg_44_/D (EDFFX1TS)                0.00       1.87 f
  data arrival time                                                  1.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_44_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.63


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2450/Y (INVX6TS)                                       0.10       0.76 f
  U2474/Y (MXI2X2TS)                                      0.20       0.96 r
  U1233/Y (INVX2TS)                                       0.14       1.10 f
  U1223/Y (NAND2X2TS)                                     0.12       1.23 r
  U2555/Y (INVX2TS)                                       0.11       1.34 f
  U1186/Y (NAND2X1TS)                                     0.18       1.52 r
  U4069/Y (INVX2TS)                                       0.13       1.65 f
  U4079/Y (INVX2TS)                                       0.09       1.74 r
  U2311/Y (NAND3XLTS)                                     0.13       1.87 f
  u_fpalu_s2_br4_pp_r_reg_45_/D (EDFFX1TS)                0.00       1.87 f
  data arrival time                                                  1.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_45_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.63


  Startpoint: u_fpalu_s2_br4_pp_r_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_20_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_20_/Q (EDFFX1TS)                0.64       0.64 f
  U2671/CO (ADDFHX2TS)                                    0.57       1.21 f
  U1997/Y (NOR2X2TS)                                      0.20       1.41 r
  U2710/Y (OAI21X2TS)                                     0.17       1.58 f
  U1898/Y (AOI21X2TS)                                     0.22       1.79 r
  U3370/Y (OAI21X1TS)                                     0.16       1.95 f
  U2661/Y (AOI21X1TS)                                     0.16       2.11 r
  U1355/Y (XOR2X1TS)                                      0.25       2.35 f
  u_fpalu_s3_ps0_r_reg_15_/D (DFFHQX4TS)                  0.00       2.35 f
  data arrival time                                                  2.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_15_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.63


  Startpoint: u_fpalu_s2_br4_pp_r_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_20_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_20_/Q (EDFFX1TS)                0.64       0.64 f
  U2671/CO (ADDFHX2TS)                                    0.57       1.21 f
  U1997/Y (NOR2X2TS)                                      0.20       1.41 r
  U2710/Y (OAI21X2TS)                                     0.17       1.58 f
  U1898/Y (AOI21X2TS)                                     0.22       1.79 r
  U2294/Y (OAI21X1TS)                                     0.16       1.95 f
  U2677/Y (AOI21X1TS)                                     0.15       2.11 r
  U1790/Y (XOR2X1TS)                                      0.25       2.35 f
  u_fpalu_s3_ps0_r_reg_16_/D (DFFHQX4TS)                  0.00       2.35 f
  data arrival time                                                  2.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_16_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.63


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U2184/Y (NOR2X4TS)                                      0.07       0.36 f
  U2716/Y (AND3X6TS)                                      0.22       0.58 f
  U1246/Y (INVX4TS)                                       0.13       0.71 r
  U2475/Y (CLKINVX3TS)                                    0.14       0.85 f
  U2236/Y (NAND2X2TS)                                     0.12       0.98 r
  U2187/Y (NAND2X2TS)                                     0.11       1.09 f
  U2186/Y (NAND2X2TS)                                     0.12       1.21 r
  U2471/Y (INVX2TS)                                       0.09       1.30 f
  U2609/Y (NAND3X2TS)                                     0.13       1.43 r
  U2400/Y (INVX2TS)                                       0.11       1.55 f
  U4108/Y (MXI2X1TS)                                      0.17       1.72 r
  U1759/Y (NAND3X1TS)                                     0.15       1.86 f
  u_fpalu_s2_br4_pp_r_reg_49_/D (EDFFX1TS)                0.00       1.86 f
  data arrival time                                                  1.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_49_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.62


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U2184/Y (NOR2X4TS)                                      0.07       0.36 f
  U2716/Y (AND3X6TS)                                      0.22       0.58 f
  U1246/Y (INVX4TS)                                       0.13       0.71 r
  U2475/Y (CLKINVX3TS)                                    0.14       0.85 f
  U2236/Y (NAND2X2TS)                                     0.12       0.98 r
  U2187/Y (NAND2X2TS)                                     0.11       1.09 f
  U2186/Y (NAND2X2TS)                                     0.12       1.21 r
  U2471/Y (INVX2TS)                                       0.09       1.30 f
  U2609/Y (NAND3X2TS)                                     0.13       1.43 r
  U2610/Y (INVX2TS)                                       0.11       1.55 f
  U4106/Y (MXI2X1TS)                                      0.17       1.72 r
  U1754/Y (NAND3X1TS)                                     0.15       1.86 f
  u_fpalu_s2_br4_pp_r_reg_50_/D (EDFFX1TS)                0.00       1.86 f
  data arrival time                                                  1.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_50_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.62


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U2184/Y (NOR2X4TS)                                      0.07       0.36 f
  U2716/Y (AND3X6TS)                                      0.22       0.58 f
  U1246/Y (INVX4TS)                                       0.13       0.71 r
  U2475/Y (CLKINVX3TS)                                    0.14       0.85 f
  U2236/Y (NAND2X2TS)                                     0.12       0.98 r
  U2187/Y (NAND2X2TS)                                     0.11       1.09 f
  U2186/Y (NAND2X2TS)                                     0.12       1.21 r
  U2471/Y (INVX2TS)                                       0.09       1.30 f
  U2609/Y (NAND3X2TS)                                     0.13       1.43 r
  U2400/Y (INVX2TS)                                       0.11       1.55 f
  U4104/Y (MXI2X1TS)                                      0.17       1.72 r
  U1751/Y (NAND3X1TS)                                     0.15       1.86 f
  u_fpalu_s2_br4_pp_r_reg_51_/D (EDFFX1TS)                0.00       1.86 f
  data arrival time                                                  1.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_51_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.62


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U2184/Y (NOR2X4TS)                                      0.07       0.36 f
  U2716/Y (AND3X6TS)                                      0.22       0.58 f
  U1246/Y (INVX4TS)                                       0.13       0.71 r
  U2475/Y (CLKINVX3TS)                                    0.14       0.85 f
  U2236/Y (NAND2X2TS)                                     0.12       0.98 r
  U2187/Y (NAND2X2TS)                                     0.11       1.09 f
  U2186/Y (NAND2X2TS)                                     0.12       1.21 r
  U2471/Y (INVX2TS)                                       0.09       1.30 f
  U2609/Y (NAND3X2TS)                                     0.13       1.43 r
  U2400/Y (INVX2TS)                                       0.11       1.55 f
  U4102/Y (MXI2X1TS)                                      0.17       1.72 r
  U1753/Y (NAND3X1TS)                                     0.15       1.86 f
  u_fpalu_s2_br4_pp_r_reg_52_/D (EDFFX1TS)                0.00       1.86 f
  data arrival time                                                  1.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_52_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.62


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U2184/Y (NOR2X4TS)                                      0.07       0.36 f
  U2716/Y (AND3X6TS)                                      0.22       0.58 f
  U1246/Y (INVX4TS)                                       0.13       0.71 r
  U2475/Y (CLKINVX3TS)                                    0.14       0.85 f
  U2236/Y (NAND2X2TS)                                     0.12       0.98 r
  U2187/Y (NAND2X2TS)                                     0.11       1.09 f
  U2186/Y (NAND2X2TS)                                     0.12       1.21 r
  U2471/Y (INVX2TS)                                       0.09       1.30 f
  U2609/Y (NAND3X2TS)                                     0.13       1.43 r
  U2400/Y (INVX2TS)                                       0.11       1.55 f
  U4100/Y (MXI2X1TS)                                      0.17       1.72 r
  U1755/Y (NAND3X1TS)                                     0.15       1.86 f
  u_fpalu_s2_br4_pp_r_reg_53_/D (EDFFX1TS)                0.00       1.86 f
  data arrival time                                                  1.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_53_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.62


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U2184/Y (NOR2X4TS)                                      0.07       0.36 f
  U2716/Y (AND3X6TS)                                      0.22       0.58 f
  U1246/Y (INVX4TS)                                       0.13       0.71 r
  U2475/Y (CLKINVX3TS)                                    0.14       0.85 f
  U2236/Y (NAND2X2TS)                                     0.12       0.98 r
  U2187/Y (NAND2X2TS)                                     0.11       1.09 f
  U2186/Y (NAND2X2TS)                                     0.12       1.21 r
  U2471/Y (INVX2TS)                                       0.09       1.30 f
  U2609/Y (NAND3X2TS)                                     0.13       1.43 r
  U2610/Y (INVX2TS)                                       0.11       1.55 f
  U4097/Y (MXI2X1TS)                                      0.17       1.72 r
  U1760/Y (NAND3X1TS)                                     0.15       1.86 f
  u_fpalu_s2_br4_pp_r_reg_54_/D (EDFFX1TS)                0.00       1.86 f
  data arrival time                                                  1.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_54_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.62


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U2184/Y (NOR2X4TS)                                      0.07       0.36 f
  U2716/Y (AND3X6TS)                                      0.22       0.58 f
  U1246/Y (INVX4TS)                                       0.13       0.71 r
  U2475/Y (CLKINVX3TS)                                    0.14       0.85 f
  U2236/Y (NAND2X2TS)                                     0.12       0.98 r
  U2187/Y (NAND2X2TS)                                     0.11       1.09 f
  U2186/Y (NAND2X2TS)                                     0.12       1.21 r
  U2471/Y (INVX2TS)                                       0.09       1.30 f
  U2609/Y (NAND3X2TS)                                     0.13       1.43 r
  U2610/Y (INVX2TS)                                       0.11       1.55 f
  U4095/Y (MXI2X1TS)                                      0.17       1.72 r
  U1758/Y (NAND3X1TS)                                     0.15       1.86 f
  u_fpalu_s2_br4_pp_r_reg_56_/D (EDFFX1TS)                0.00       1.86 f
  data arrival time                                                  1.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_56_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.62


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U2184/Y (NOR2X4TS)                                      0.07       0.36 f
  U2716/Y (AND3X6TS)                                      0.22       0.58 f
  U1246/Y (INVX4TS)                                       0.13       0.71 r
  U2475/Y (CLKINVX3TS)                                    0.14       0.85 f
  U2236/Y (NAND2X2TS)                                     0.12       0.98 r
  U2187/Y (NAND2X2TS)                                     0.11       1.09 f
  U2186/Y (NAND2X2TS)                                     0.12       1.21 r
  U2471/Y (INVX2TS)                                       0.09       1.30 f
  U2609/Y (NAND3X2TS)                                     0.13       1.43 r
  U2610/Y (INVX2TS)                                       0.11       1.55 f
  U4093/Y (MXI2X1TS)                                      0.17       1.72 r
  U1752/Y (NAND3X1TS)                                     0.15       1.86 f
  u_fpalu_s2_br4_pp_r_reg_57_/D (EDFFX1TS)                0.00       1.86 f
  data arrival time                                                  1.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_57_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.62


  Startpoint: u_fpalu_s2_br4_pp_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_16_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_16_/Q (EDFFX1TS)                0.64       0.64 f
  U2708/CO (ADDFHX2TS)                                    0.59       1.23 f
  U1348/Y (NOR2X4TS)                                      0.17       1.40 r
  U3344/Y (OAI21X2TS)                                     0.14       1.54 f
  U2200/Y (AOI21X2TS)                                     0.22       1.76 r
  U2404/Y (OAI21X2TS)                                     0.16       1.92 f
  U2660/Y (AOI21X1TS)                                     0.18       2.10 r
  U1356/Y (XOR2X1TS)                                      0.25       2.35 f
  u_fpalu_s3_ps0_r_reg_14_/D (DFFHQX4TS)                  0.00       2.35 f
  data arrival time                                                  2.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_14_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.62


  Startpoint: u_fpalu_s2_br4_pp_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_16_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_16_/Q (EDFFX1TS)                0.64       0.64 f
  U2708/CO (ADDFHX2TS)                                    0.59       1.23 f
  U1348/Y (NOR2X4TS)                                      0.17       1.40 r
  U3344/Y (OAI21X2TS)                                     0.14       1.54 f
  U2200/Y (AOI21X2TS)                                     0.22       1.76 r
  U2404/Y (OAI21X2TS)                                     0.16       1.92 f
  U3378/Y (AOI21X1TS)                                     0.18       2.10 r
  U1357/Y (XOR2X1TS)                                      0.25       2.35 f
  u_fpalu_s3_ps0_r_reg_13_/D (DFFHQX4TS)                  0.00       2.35 f
  data arrival time                                                  2.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_13_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.62


  Startpoint: u_fpalu_s2_br4_pp_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_16_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_16_/Q (EDFFX1TS)                0.64       0.64 f
  U2708/CO (ADDFHX2TS)                                    0.59       1.23 f
  U1348/Y (NOR2X4TS)                                      0.17       1.40 r
  U3344/Y (OAI21X2TS)                                     0.14       1.54 f
  U2200/Y (AOI21X2TS)                                     0.22       1.76 r
  U2404/Y (OAI21X2TS)                                     0.16       1.92 f
  U3384/Y (AOI21X1TS)                                     0.18       2.10 r
  U1354/Y (XOR2X1TS)                                      0.25       2.35 f
  u_fpalu_s3_ps0_r_reg_11_/D (DFFHQX4TS)                  0.00       2.35 f
  data arrival time                                                  2.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_11_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.62


  Startpoint: u_fpalu_s2_br4_pp_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_16_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_16_/Q (EDFFX1TS)                0.64       0.64 f
  U2708/CO (ADDFHX2TS)                                    0.59       1.23 f
  U1348/Y (NOR2X4TS)                                      0.17       1.40 r
  U3344/Y (OAI21X2TS)                                     0.14       1.54 f
  U2200/Y (AOI21X2TS)                                     0.22       1.76 r
  U2403/Y (OAI21X2TS)                                     0.16       1.92 f
  U3380/Y (AOI21X1TS)                                     0.18       2.10 r
  U1803/Y (XOR2X1TS)                                      0.25       2.35 f
  u_fpalu_s3_ps0_r_reg_12_/D (DFFHQX4TS)                  0.00       2.35 f
  data arrival time                                                  2.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_12_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.62


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[26]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U1455/Y (NOR3X2TS)                                      0.12       1.65 f
  U2159/Y (NAND3BX2TS)                                    0.15       1.80 r
  U2158/Y (CLKINVX6TS)                                    0.14       1.94 f
  U1426/Y (NAND2X6TS)                                     0.10       2.04 r
  U1405/Y (NAND2X8TS)                                     0.09       2.13 f
  U1404/Y (NOR2X6TS)                                      0.12       2.25 r
  U1489/Y (CLKINVX1TS)                                    0.11       2.36 f
  U2452/Y (NAND3X1TS)                                     0.21       2.57 r
  dout_29i[26] (out)                                      0.00       2.57 r
  data arrival time                                                  2.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.62


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2409/Y (INVX4TS)                                       0.11       0.78 f
  U2743/Y (MXI2X4TS)                                      0.17       0.95 r
  U1234/Y (INVX2TS)                                       0.13       1.08 f
  U3491/Y (NAND2X2TS)                                     0.12       1.21 r
  U2669/Y (INVX2TS)                                       0.09       1.30 f
  U4070/Y (NAND2X2TS)                                     0.11       1.41 r
  U1633/Y (INVX1TS)                                       0.11       1.52 f
  U4088/Y (MXI2X1TS)                                      0.16       1.68 r
  U2262/Y (NAND3XLTS)                                     0.18       1.86 f
  u_fpalu_s2_br4_pp_r_reg_38_/D (EDFFX1TS)                0.00       1.86 f
  data arrival time                                                  1.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.62


  Startpoint: cycle_cnt_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_7_/CK (DFFRX4TS)         0.00       0.00 r
  cycle_cnt_r_reg_7_/Q (DFFRX4TS)          0.69       0.69 f
  U2673/Y (NOR3X2TS)                       0.22       0.91 r
  U2672/Y (NAND2X2TS)                      0.13       1.04 f
  U1235/Y (NOR2X1TS)                       0.22       1.25 r
  U2066/Y (OAI21X1TS)                      0.21       1.46 f
  U2402/Y (AOI21X2TS)                      0.22       1.68 r
  U2728/Y (NAND4BX2TS)                     0.22       1.90 f
  U3853/Y (OAI2BB1X2TS)                    0.24       2.13 f
  cycle_cnt_r_reg_7_/D (DFFRX4TS)          0.00       2.13 f
  data arrival time                                   2.13

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_7_/CK (DFFRX4TS)         0.00       0.00 r
  library setup time                      -0.48      -0.48
  data required time                                 -0.48
  -----------------------------------------------------------
  data required time                                 -0.48
  data arrival time                                  -2.13
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.61


  Startpoint: alu_a_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_24_/CK (DFFHQX2TS)                      0.00       0.00 r
  alu_a_29i_r_reg_24_/Q (DFFHQX2TS)                       0.35       0.35 f
  U2736/Y (NOR2X2TS)                                      0.13       0.48 r
  U2739/Y (AND3X6TS)                                      0.25       0.73 r
  U1228/Y (INVX2TS)                                       0.14       0.88 f
  U2751/Y (MXI2X2TS)                                      0.27       1.15 r
  U2340/Y (INVX2TS)                                       0.23       1.38 f
  U1338/Y (INVX6TS)                                       0.11       1.48 r
  U1337/Y (INVX4TS)                                       0.07       1.55 f
  U2151/Y (MXI2X1TS)                                      0.16       1.71 r
  U1749/Y (NAND3X1TS)                                     0.15       1.86 f
  u_fpalu_s2_br4_pp_r_reg_55_/D (EDFFX1TS)                0.00       1.86 f
  data arrival time                                                  1.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_55_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.61


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2409/Y (INVX4TS)                                       0.11       0.78 f
  U2743/Y (MXI2X4TS)                                      0.17       0.95 r
  U1234/Y (INVX2TS)                                       0.13       1.08 f
  U3491/Y (NAND2X2TS)                                     0.12       1.21 r
  U2669/Y (INVX2TS)                                       0.09       1.30 f
  U4070/Y (NAND2X2TS)                                     0.11       1.41 r
  U2420/Y (INVX2TS)                                       0.11       1.51 f
  U4090/Y (MXI2X1TS)                                      0.16       1.67 r
  U2318/Y (NAND3XLTS)                                     0.18       1.85 f
  u_fpalu_s2_br4_pp_r_reg_37_/D (EDFFX1TS)                0.00       1.85 f
  data arrival time                                                  1.85

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_37_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.61


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2409/Y (INVX4TS)                                       0.11       0.78 f
  U2743/Y (MXI2X4TS)                                      0.17       0.95 r
  U1234/Y (INVX2TS)                                       0.13       1.08 f
  U3491/Y (NAND2X2TS)                                     0.12       1.21 r
  U2669/Y (INVX2TS)                                       0.09       1.30 f
  U4070/Y (NAND2X2TS)                                     0.11       1.41 r
  U2421/Y (INVX2TS)                                       0.11       1.51 f
  U4086/Y (MXI2X1TS)                                      0.16       1.67 r
  U2317/Y (NAND3XLTS)                                     0.18       1.85 f
  u_fpalu_s2_br4_pp_r_reg_39_/D (EDFFX1TS)                0.00       1.85 f
  data arrival time                                                  1.85

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_39_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.61


  Startpoint: alu_a_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_24_/CK (DFFHQX2TS)                      0.00       0.00 r
  alu_a_29i_r_reg_24_/Q (DFFHQX2TS)                       0.35       0.35 f
  U2736/Y (NOR2X2TS)                                      0.13       0.48 r
  U2739/Y (AND3X6TS)                                      0.25       0.73 r
  U1228/Y (INVX2TS)                                       0.14       0.88 f
  U2578/Y (MXI2X4TS)                                      0.20       1.07 r
  U1658/Y (INVX2TS)                                       0.15       1.22 f
  U1175/Y (CLKBUFX2TS)                                    0.25       1.47 f
  U4047/Y (MXI2X1TS)                                      0.19       1.66 r
  U2280/Y (NAND3XLTS)                                     0.15       1.81 f
  u_fpalu_s2_br4_pp_r_reg_25_/D (EDFFX2TS)                0.00       1.81 f
  data arrival time                                                  1.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_25_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.80      -0.80
  data required time                                                -0.80
  --------------------------------------------------------------------------
  data required time                                                -0.80
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.61


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U2184/Y (NOR2X4TS)                                      0.07       0.36 f
  U2716/Y (AND3X6TS)                                      0.22       0.58 f
  U1246/Y (INVX4TS)                                       0.13       0.71 r
  U2475/Y (CLKINVX3TS)                                    0.14       0.85 f
  U2236/Y (NAND2X2TS)                                     0.12       0.98 r
  U2187/Y (NAND2X2TS)                                     0.11       1.09 f
  U2186/Y (NAND2X2TS)                                     0.12       1.21 r
  U2471/Y (INVX2TS)                                       0.09       1.30 f
  U2609/Y (NAND3X2TS)                                     0.13       1.43 r
  U2611/Y (INVX2TS)                                       0.11       1.54 f
  U1772/Y (MXI2X1TS)                                      0.17       1.70 r
  U1750/Y (NAND3X1TS)                                     0.15       1.85 f
  u_fpalu_s2_br4_pp_r_reg_58_/D (EDFFX1TS)                0.00       1.85 f
  data arrival time                                                  1.85

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_58_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.61


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U2184/Y (NOR2X4TS)                                      0.07       0.36 f
  U2716/Y (AND3X6TS)                                      0.22       0.58 f
  U1246/Y (INVX4TS)                                       0.13       0.71 r
  U2475/Y (CLKINVX3TS)                                    0.14       0.85 f
  U2236/Y (NAND2X2TS)                                     0.12       0.98 r
  U2187/Y (NAND2X2TS)                                     0.11       1.09 f
  U2186/Y (NAND2X2TS)                                     0.12       1.21 r
  U2471/Y (INVX2TS)                                       0.09       1.30 f
  U2609/Y (NAND3X2TS)                                     0.13       1.43 r
  U2611/Y (INVX2TS)                                       0.11       1.54 f
  U2188/Y (MXI2X1TS)                                      0.17       1.70 r
  U1619/Y (NAND3X1TS)                                     0.15       1.85 f
  u_fpalu_s2_br4_pp_r_reg_48_/D (EDFFX1TS)                0.00       1.85 f
  data arrival time                                                  1.85

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_48_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.61


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/Q (DFFRX4TS)                 0.70       0.70 f
  U3822/Y (NOR2X2TS)                       0.21       0.91 r
  U1353/Y (NAND2X4TS)                      0.15       1.06 f
  U1323/Y (NOR2X2TS)                       0.14       1.20 r
  U3823/Y (NAND2X2TS)                      0.12       1.32 f
  U2529/Y (NAND3X1TS)                      0.12       1.44 r
  U3865/Y (NAND3X1TS)                      0.16       1.60 f
  U3868/Y (NOR2X2TS)                       0.18       1.77 r
  U2680/Y (NOR2X4TS)                       0.11       1.89 f
  U2398/Y (INVX2TS)                        0.08       1.97 r
  U1333/Y (INVX4TS)                        0.07       2.04 f
  U2327/Y (MXI2XLTS)                       0.18       2.22 f
  ss_r_reg_4_/D (DFFSX4TS)                 0.00       2.22 f
  data arrival time                                   2.22

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  library setup time                      -0.39      -0.39
  data required time                                 -0.39
  -----------------------------------------------------------
  data required time                                 -0.39
  data arrival time                                  -2.22
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.61


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/Q (DFFRX4TS)                 0.70       0.70 f
  U3822/Y (NOR2X2TS)                       0.21       0.91 r
  U1353/Y (NAND2X4TS)                      0.15       1.06 f
  U1323/Y (NOR2X2TS)                       0.14       1.20 r
  U3823/Y (NAND2X2TS)                      0.12       1.32 f
  U2529/Y (NAND3X1TS)                      0.12       1.44 r
  U3865/Y (NAND3X1TS)                      0.16       1.60 f
  U3868/Y (NOR2X2TS)                       0.18       1.77 r
  U2680/Y (NOR2X4TS)                       0.11       1.89 f
  U2398/Y (INVX2TS)                        0.08       1.97 r
  U1333/Y (INVX4TS)                        0.07       2.04 f
  U2326/Y (MXI2XLTS)                       0.18       2.22 f
  ss_r_reg_5_/D (DFFSX4TS)                 0.00       2.22 f
  data arrival time                                   2.22

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_5_/CK (DFFSX4TS)                0.00       0.00 r
  library setup time                      -0.39      -0.39
  data required time                                 -0.39
  -----------------------------------------------------------
  data required time                                 -0.39
  data arrival time                                  -2.22
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.61


  Startpoint: u_fpalu_s2_br4_pp_r_reg_51_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_51_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_51_/Q (EDFFX1TS)                0.66       0.66 r
  U2693/CO (ADDFHX2TS)                                    0.56       1.22 r
  U3269/Y (NAND2X2TS)                                     0.14       1.36 f
  U3271/Y (OAI21X2TS)                                     0.22       1.58 r
  U1923/Y (INVX1TS)                                       0.12       1.70 f
  U1542/Y (OAI21XLTS)                                     0.25       1.95 r
  U2298/Y (AOI21X1TS)                                     0.15       2.11 f
  U1341/Y (XOR2X1TS)                                      0.23       2.33 f
  u_fpalu_s3_ps1_r_reg_9_/D (DFFHQX4TS)                   0.00       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_9_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.60


  Startpoint: u_fpalu_s2_br4_pp_r_reg_48_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_48_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_48_/Q (EDFFX1TS)                0.63       0.63 f
  U2686/CO (ADDHX1TS)                                     0.34       0.97 f
  U2665/Y (OR2X4TS)                                       0.27       1.24 f
  U3259/Y (AOI21X2TS)                                     0.16       1.40 r
  U3260/Y (OAI21X2TS)                                     0.13       1.52 f
  U1576/Y (AOI21X2TS)                                     0.24       1.77 r
  U1640/Y (INVX2TS)                                       0.15       1.91 f
  U3302/Y (AOI21X1TS)                                     0.17       2.09 r
  U1342/Y (XOR2X1TS)                                      0.25       2.33 f
  u_fpalu_s3_ps1_r_reg_8_/D (DFFHQX4TS)                   0.00       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_8_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.60


  Startpoint: u_fpalu_s2_br4_pp_r_reg_48_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_48_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_48_/Q (EDFFX1TS)                0.63       0.63 f
  U2686/CO (ADDHX1TS)                                     0.34       0.97 f
  U2665/Y (OR2X4TS)                                       0.27       1.24 f
  U3259/Y (AOI21X2TS)                                     0.16       1.40 r
  U3260/Y (OAI21X2TS)                                     0.13       1.52 f
  U1576/Y (AOI21X2TS)                                     0.24       1.77 r
  U1640/Y (INVX2TS)                                       0.15       1.91 f
  U3307/Y (AOI21X1TS)                                     0.17       2.09 r
  U1340/Y (XOR2X1TS)                                      0.25       2.33 f
  u_fpalu_s3_ps1_r_reg_7_/D (DFFHQX4TS)                   0.00       2.33 f
  data arrival time                                                  2.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_7_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.60


  Startpoint: cycle_cnt_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_7_/CK (DFFRX4TS)         0.00       0.00 r
  cycle_cnt_r_reg_7_/Q (DFFRX4TS)          0.69       0.69 f
  U2673/Y (NOR3X2TS)                       0.22       0.91 r
  U2672/Y (NAND2X2TS)                      0.13       1.04 f
  U1235/Y (NOR2X1TS)                       0.22       1.25 r
  U2066/Y (OAI21X1TS)                      0.21       1.46 f
  U2402/Y (AOI21X2TS)                      0.22       1.68 r
  U2728/Y (NAND4BX2TS)                     0.22       1.90 f
  U3880/Y (NAND2X1TS)                      0.13       2.03 r
  U2729/Y (OAI21XLTS)                      0.09       2.12 f
  cycle_cnt_r_reg_4_/D (DFFRX4TS)          0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_4_/CK (DFFRX4TS)         0.00       0.00 r
  library setup time                      -0.48      -0.48
  data required time                                 -0.48
  -----------------------------------------------------------
  data required time                                 -0.48
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.60


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2450/Y (INVX6TS)                                       0.10       0.76 f
  U2228/Y (MXI2X2TS)                                      0.22       0.98 f
  U3495/Y (NAND2X2TS)                                     0.17       1.15 r
  U2204/Y (INVX2TS)                                       0.11       1.26 f
  U2419/Y (NAND2X4TS)                                     0.09       1.34 r
  U1171/Y (INVX1TS)                                       0.11       1.45 f
  U1561/Y (MXI2X1TS)                                      0.17       1.62 r
  U2286/Y (NAND3XLTS)                                     0.18       1.80 f
  u_fpalu_s2_br4_pp_r_reg_28_/D (EDFFX2TS)                0.00       1.80 f
  data arrival time                                                  1.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_28_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.80      -0.80
  data required time                                                -0.80
  --------------------------------------------------------------------------
  data required time                                                -0.80
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.60


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2450/Y (INVX6TS)                                       0.10       0.76 f
  U1499/Y (MXI2X4TS)                                      0.19       0.95 r
  U1238/Y (CLKINVX6TS)                                    0.17       1.12 f
  U1379/Y (NAND2X4TS)                                     0.11       1.23 r
  U2552/Y (INVX2TS)                                       0.09       1.32 f
  U1182/Y (NAND2X1TS)                                     0.17       1.49 r
  U3807/Y (INVX2TS)                                       0.14       1.63 f
  U4040/Y (INVX2TS)                                       0.10       1.72 r
  U1762/Y (NAND3X1TS)                                     0.12       1.84 f
  u_fpalu_s2_br4_pp_r_reg_34_/D (EDFFX1TS)                0.00       1.84 f
  data arrival time                                                  1.84

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_34_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.60


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[25]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U1455/Y (NOR3X2TS)                                      0.12       1.65 f
  U2159/Y (NAND3BX2TS)                                    0.15       1.80 r
  U2158/Y (CLKINVX6TS)                                    0.14       1.94 f
  U1395/Y (NAND2X2TS)                                     0.12       2.06 r
  U1526/Y (NAND2X2TS)                                     0.13       2.19 f
  U1391/Y (INVX4TS)                                       0.09       2.28 r
  U2446/Y (NAND2BX1TS)                                    0.26       2.54 r
  dout_29i[25] (out)                                      0.00       2.54 r
  data arrival time                                                  2.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.59


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U1455/Y (NOR3X2TS)                                      0.12       1.65 f
  U2159/Y (NAND3BX2TS)                                    0.15       1.80 r
  U2158/Y (CLKINVX6TS)                                    0.14       1.94 f
  U1525/Y (NAND2X2TS)                                     0.11       2.05 r
  U2086/Y (NAND2X1TS)                                     0.12       2.17 f
  U1739/Y (OAI21X1TS)                                     0.19       2.36 r
  alu_a_29i_r_reg_23_/D (DFFHQX4TS)                       0.00       2.36 r
  data arrival time                                                  2.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -2.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.59


  Startpoint: cycle_cnt_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_7_/CK (DFFRX4TS)         0.00       0.00 r
  cycle_cnt_r_reg_7_/Q (DFFRX4TS)          0.69       0.69 f
  U2673/Y (NOR3X2TS)                       0.22       0.91 r
  U2672/Y (NAND2X2TS)                      0.13       1.04 f
  U1235/Y (NOR2X1TS)                       0.22       1.25 r
  U2066/Y (OAI21X1TS)                      0.21       1.46 f
  U2402/Y (AOI21X2TS)                      0.22       1.68 r
  U2401/Y (NAND4BX1TS)                     0.27       1.95 f
  U3841/Y (OAI2BB1X2TS)                    0.27       2.22 f
  cycle_cnt_r_reg_3_/D (DFFSX4TS)          0.00       2.22 f
  data arrival time                                   2.22

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_3_/CK (DFFSX4TS)         0.00       0.00 r
  library setup time                      -0.37      -0.37
  data required time                                 -0.37
  -----------------------------------------------------------
  data required time                                 -0.37
  data arrival time                                  -2.22
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.58


  Startpoint: cycle_cnt_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_7_/CK (DFFRX4TS)         0.00       0.00 r
  cycle_cnt_r_reg_7_/Q (DFFRX4TS)          0.69       0.69 f
  U2673/Y (NOR3X2TS)                       0.22       0.91 r
  U2672/Y (NAND2X2TS)                      0.13       1.04 f
  U1235/Y (NOR2X1TS)                       0.22       1.25 r
  U2066/Y (OAI21X1TS)                      0.21       1.46 f
  U2402/Y (AOI21X2TS)                      0.22       1.68 r
  U2401/Y (NAND4BX1TS)                     0.27       1.95 f
  U3845/Y (OAI2BB1X2TS)                    0.27       2.22 f
  cycle_cnt_r_reg_5_/D (DFFSX4TS)          0.00       2.22 f
  data arrival time                                   2.22

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_5_/CK (DFFSX4TS)         0.00       0.00 r
  library setup time                      -0.37      -0.37
  data required time                                 -0.37
  -----------------------------------------------------------
  data required time                                 -0.37
  data arrival time                                  -2.22
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.58


  Startpoint: cycle_cnt_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_7_/CK (DFFRX4TS)         0.00       0.00 r
  cycle_cnt_r_reg_7_/Q (DFFRX4TS)          0.69       0.69 f
  U2673/Y (NOR3X2TS)                       0.22       0.91 r
  U2672/Y (NAND2X2TS)                      0.13       1.04 f
  U1235/Y (NOR2X1TS)                       0.22       1.25 r
  U2066/Y (OAI21X1TS)                      0.21       1.46 f
  U2402/Y (AOI21X2TS)                      0.22       1.68 r
  U2401/Y (NAND4BX1TS)                     0.27       1.95 f
  U3849/Y (OAI2BB1X2TS)                    0.27       2.22 f
  cycle_cnt_r_reg_6_/D (DFFSX4TS)          0.00       2.22 f
  data arrival time                                   2.22

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_6_/CK (DFFSX4TS)         0.00       0.00 r
  library setup time                      -0.37      -0.37
  data required time                                 -0.37
  -----------------------------------------------------------
  data required time                                 -0.37
  data arrival time                                  -2.22
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.58


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U1246/Y (INVX4TS)                                       0.11       0.77 f
  U1241/Y (MXI2X2TS)                                      0.22       1.00 f
  U1237/Y (INVX2TS)                                       0.13       1.13 r
  U2509/Y (NAND2X4TS)                                     0.11       1.24 f
  U2425/Y (NAND3X2TS)                                     0.16       1.40 r
  U2422/Y (INVX2TS)                                       0.11       1.51 f
  U4031/Y (MXI2X1TS)                                      0.17       1.68 r
  U1773/Y (NAND3X1TS)                                     0.15       1.83 f
  u_fpalu_s2_br4_pp_r_reg_13_/D (EDFFX1TS)                0.00       1.83 f
  data arrival time                                                  1.83

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_13_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.58


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U1246/Y (INVX4TS)                                       0.11       0.77 f
  U1241/Y (MXI2X2TS)                                      0.22       1.00 f
  U1237/Y (INVX2TS)                                       0.13       1.13 r
  U2509/Y (NAND2X4TS)                                     0.11       1.24 f
  U2425/Y (NAND3X2TS)                                     0.16       1.40 r
  U2422/Y (INVX2TS)                                       0.11       1.51 f
  U4027/Y (MXI2X1TS)                                      0.17       1.68 r
  U1769/Y (NAND3X1TS)                                     0.15       1.83 f
  u_fpalu_s2_br4_pp_r_reg_15_/D (EDFFX1TS)                0.00       1.83 f
  data arrival time                                                  1.83

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_15_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.58


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U1246/Y (INVX4TS)                                       0.11       0.77 f
  U1241/Y (MXI2X2TS)                                      0.22       1.00 f
  U1237/Y (INVX2TS)                                       0.13       1.13 r
  U2509/Y (NAND2X4TS)                                     0.11       1.24 f
  U2425/Y (NAND3X2TS)                                     0.16       1.40 r
  U2423/Y (INVX2TS)                                       0.11       1.51 f
  U4025/Y (MXI2X1TS)                                      0.17       1.68 r
  U1776/Y (NAND3X1TS)                                     0.15       1.83 f
  u_fpalu_s2_br4_pp_r_reg_16_/D (EDFFX1TS)                0.00       1.83 f
  data arrival time                                                  1.83

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_16_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.58


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U1246/Y (INVX4TS)                                       0.11       0.77 f
  U1241/Y (MXI2X2TS)                                      0.22       1.00 f
  U1237/Y (INVX2TS)                                       0.13       1.13 r
  U2509/Y (NAND2X4TS)                                     0.11       1.24 f
  U2425/Y (NAND3X2TS)                                     0.16       1.40 r
  U2423/Y (INVX2TS)                                       0.11       1.51 f
  U4020/Y (MXI2X1TS)                                      0.17       1.68 r
  U1774/Y (NAND3X1TS)                                     0.15       1.83 f
  u_fpalu_s2_br4_pp_r_reg_18_/D (EDFFX1TS)                0.00       1.83 f
  data arrival time                                                  1.83

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_18_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.58


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U1246/Y (INVX4TS)                                       0.11       0.77 f
  U1241/Y (MXI2X2TS)                                      0.22       1.00 f
  U1237/Y (INVX2TS)                                       0.13       1.13 r
  U2509/Y (NAND2X4TS)                                     0.11       1.24 f
  U2425/Y (NAND3X2TS)                                     0.16       1.40 r
  U2422/Y (INVX2TS)                                       0.11       1.51 f
  U4018/Y (MXI2X1TS)                                      0.17       1.68 r
  U1770/Y (NAND3X1TS)                                     0.15       1.83 f
  u_fpalu_s2_br4_pp_r_reg_20_/D (EDFFX1TS)                0.00       1.83 f
  data arrival time                                                  1.83

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_20_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.58


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U1246/Y (INVX4TS)                                       0.11       0.77 f
  U1241/Y (MXI2X2TS)                                      0.22       1.00 f
  U1237/Y (INVX2TS)                                       0.13       1.13 r
  U2509/Y (NAND2X4TS)                                     0.11       1.24 f
  U2425/Y (NAND3X2TS)                                     0.16       1.40 r
  U2423/Y (INVX2TS)                                       0.11       1.51 f
  U4016/Y (MXI2X1TS)                                      0.17       1.68 r
  U1767/Y (NAND3X1TS)                                     0.15       1.83 f
  u_fpalu_s2_br4_pp_r_reg_21_/D (EDFFX1TS)                0.00       1.83 f
  data arrival time                                                  1.83

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_21_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.58


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U1246/Y (INVX4TS)                                       0.11       0.77 f
  U1241/Y (MXI2X2TS)                                      0.22       1.00 f
  U1237/Y (INVX2TS)                                       0.13       1.13 r
  U2509/Y (NAND2X4TS)                                     0.11       1.24 f
  U2425/Y (NAND3X2TS)                                     0.16       1.40 r
  U2423/Y (INVX2TS)                                       0.11       1.51 f
  U4029/Y (MXI2X1TS)                                      0.16       1.67 r
  U2309/Y (NAND3XLTS)                                     0.15       1.82 f
  u_fpalu_s2_br4_pp_r_reg_14_/D (EDFFX1TS)                0.00       1.82 f
  data arrival time                                                  1.82

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_14_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.58


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U1246/Y (INVX4TS)                                       0.11       0.77 f
  U1241/Y (MXI2X2TS)                                      0.22       1.00 f
  U1237/Y (INVX2TS)                                       0.13       1.13 r
  U2509/Y (NAND2X4TS)                                     0.11       1.24 f
  U2425/Y (NAND3X2TS)                                     0.16       1.40 r
  U2422/Y (INVX2TS)                                       0.11       1.51 f
  U4023/Y (MXI2X1TS)                                      0.16       1.67 r
  U2308/Y (NAND3XLTS)                                     0.15       1.82 f
  u_fpalu_s2_br4_pp_r_reg_17_/D (EDFFX1TS)                0.00       1.82 f
  data arrival time                                                  1.82

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_17_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.58


  Startpoint: cycle_cnt_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_7_/CK (DFFRX4TS)         0.00       0.00 r
  cycle_cnt_r_reg_7_/Q (DFFRX4TS)          0.69       0.69 f
  U2673/Y (NOR3X2TS)                       0.22       0.91 r
  U2672/Y (NAND2X2TS)                      0.13       1.04 f
  U1235/Y (NOR2X1TS)                       0.22       1.25 r
  U2066/Y (OAI21X1TS)                      0.21       1.46 f
  U2402/Y (AOI21X2TS)                      0.22       1.68 r
  U2401/Y (NAND4BX1TS)                     0.27       1.95 f
  U3882/Y (NAND2X1TS)                      0.16       2.11 r
  U1322/Y (OAI21XLTS)                      0.10       2.21 f
  cycle_cnt_r_reg_2_/D (DFFSX4TS)          0.00       2.21 f
  data arrival time                                   2.21

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_2_/CK (DFFSX4TS)         0.00       0.00 r
  library setup time                      -0.37      -0.37
  data required time                                 -0.37
  -----------------------------------------------------------
  data required time                                 -0.37
  data arrival time                                  -2.21
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.58


  Startpoint: u_fpalu_s2_br4_pp_r_reg_55_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_55_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_55_/Q (EDFFX1TS)                0.66       0.66 r
  U2199/S (ADDFHX2TS)                                     0.55       1.22 r
  U3266/Y (NOR2X2TS)                                      0.09       1.31 f
  U3267/Y (NOR2X1TS)                                      0.23       1.54 r
  U3268/Y (NAND2X1TS)                                     0.23       1.77 f
  U2396/Y (OAI21X2TS)                                     0.24       2.01 r
  U3314/Y (XNOR2X1TS)                                     0.29       2.30 r
  u_fpalu_s3_ps1_r_reg_10_/D (DFFHQX4TS)                  0.00       2.30 r
  data arrival time                                                  2.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_10_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.58


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2450/Y (INVX6TS)                                       0.10       0.76 f
  U2746/Y (MXI2X4TS)                                      0.17       0.93 r
  U1229/Y (INVX2TS)                                       0.13       1.07 f
  U1224/Y (NAND2X2TS)                                     0.12       1.19 r
  U4014/Y (INVX2TS)                                       0.11       1.30 f
  U1324/Y (NAND2X4TS)                                     0.09       1.38 r
  U1630/Y (INVX1TS)                                       0.09       1.47 f
  U4015/Y (MXI2X1TS)                                      0.16       1.63 r
  U2307/Y (NAND3XLTS)                                     0.18       1.81 f
  u_fpalu_s2_br4_pp_r_reg_22_/D (EDFFX1TS)                0.00       1.81 f
  data arrival time                                                  1.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_22_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.57


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2450/Y (INVX6TS)                                       0.10       0.76 f
  U2746/Y (MXI2X4TS)                                      0.17       0.93 r
  U1229/Y (INVX2TS)                                       0.13       1.07 f
  U1224/Y (NAND2X2TS)                                     0.12       1.19 r
  U4014/Y (INVX2TS)                                       0.11       1.30 f
  U1324/Y (NAND2X4TS)                                     0.09       1.38 r
  U1630/Y (INVX1TS)                                       0.09       1.47 f
  U1784/Y (MXI2X1TS)                                      0.16       1.63 r
  U2287/Y (NAND3XLTS)                                     0.18       1.81 f
  u_fpalu_s2_br4_pp_r_reg_19_/D (EDFFX1TS)                0.00       1.81 f
  data arrival time                                                  1.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_19_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.57


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/Q (DFFRX4TS)                 0.70       0.70 f
  U3822/Y (NOR2X2TS)                       0.21       0.91 r
  U1353/Y (NAND2X4TS)                      0.15       1.06 f
  U1323/Y (NOR2X2TS)                       0.14       1.20 r
  U3823/Y (NAND2X2TS)                      0.12       1.32 f
  U2529/Y (NAND3X1TS)                      0.12       1.44 r
  U3865/Y (NAND3X1TS)                      0.16       1.60 f
  U3868/Y (NOR2X2TS)                       0.18       1.77 r
  U2680/Y (NOR2X4TS)                       0.11       1.89 f
  U2328/Y (MXI2XLTS)                       0.18       2.07 f
  ss_r_reg_1_/D (DFFRX4TS)                 0.00       2.07 f
  data arrival time                                   2.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  library setup time                      -0.50      -0.50
  data required time                                 -0.50
  -----------------------------------------------------------
  data required time                                 -0.50
  data arrival time                                  -2.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.57


  Startpoint: u_fpalu_s2_br4_pp_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_12_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_12_/Q (EDFFX1TS)                0.63       0.63 f
  U2705/CO (ADDHX1TS)                                     0.34       0.97 f
  U2666/Y (OR2X4TS)                                       0.27       1.24 f
  U2682/Y (AOI21X2TS)                                     0.16       1.40 r
  U3337/Y (OAI21X2TS)                                     0.15       1.55 f
  U3341/Y (AOI21X4TS)                                     0.22       1.76 r
  U2206/Y (INVX2TS)                                       0.12       1.88 f
  U3393/Y (AOI21X1TS)                                     0.17       2.05 r
  U1800/Y (XOR2X1TS)                                      0.25       2.30 f
  u_fpalu_s3_ps0_r_reg_9_/D (DFFHQX4TS)                   0.00       2.30 f
  data arrival time                                                  2.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_9_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.57


  Startpoint: u_fpalu_s2_br4_pp_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_12_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_12_/Q (EDFFX1TS)                0.63       0.63 f
  U2705/CO (ADDHX1TS)                                     0.34       0.97 f
  U2666/Y (OR2X4TS)                                       0.27       1.24 f
  U2682/Y (AOI21X2TS)                                     0.16       1.40 r
  U3337/Y (OAI21X2TS)                                     0.15       1.55 f
  U3341/Y (AOI21X4TS)                                     0.22       1.76 r
  U2206/Y (INVX2TS)                                       0.12       1.88 f
  U3396/Y (AOI21X1TS)                                     0.17       2.05 r
  U2296/Y (XOR2X1TS)                                      0.25       2.30 f
  u_fpalu_s3_ps0_r_reg_8_/D (DFFHQX4TS)                   0.00       2.30 f
  data arrival time                                                  2.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_8_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.57


  Startpoint: u_fpalu_s2_br4_pp_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_12_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_12_/Q (EDFFX1TS)                0.63       0.63 f
  U2705/CO (ADDHX1TS)                                     0.34       0.97 f
  U2666/Y (OR2X4TS)                                       0.27       1.24 f
  U2682/Y (AOI21X2TS)                                     0.16       1.40 r
  U3337/Y (OAI21X2TS)                                     0.15       1.55 f
  U3341/Y (AOI21X4TS)                                     0.22       1.76 r
  U2206/Y (INVX2TS)                                       0.12       1.88 f
  U3401/Y (AOI21X1TS)                                     0.17       2.05 r
  U2297/Y (XOR2X1TS)                                      0.25       2.30 f
  u_fpalu_s3_ps0_r_reg_7_/D (DFFHQX4TS)                   0.00       2.30 f
  data arrival time                                                  2.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_7_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.57


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U1246/Y (INVX4TS)                                       0.11       0.77 f
  U1241/Y (MXI2X2TS)                                      0.22       1.00 f
  U1237/Y (INVX2TS)                                       0.13       1.13 r
  U2509/Y (NAND2X4TS)                                     0.11       1.24 f
  U2425/Y (NAND3X2TS)                                     0.16       1.40 r
  U2424/Y (INVX2TS)                                       0.11       1.50 f
  U1352/Y (MXI2X1TS)                                      0.15       1.66 r
  U2261/Y (NAND3XLTS)                                     0.15       1.81 f
  u_fpalu_s2_br4_pp_r_reg_12_/D (EDFFX1TS)                0.00       1.81 f
  data arrival time                                                  1.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_12_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.57


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U1455/Y (NOR3X2TS)                                      0.12       1.65 f
  U2159/Y (NAND3BX2TS)                                    0.15       1.80 r
  U2158/Y (CLKINVX6TS)                                    0.14       1.94 f
  U1525/Y (NAND2X2TS)                                     0.11       2.05 r
  U2086/Y (NAND2X1TS)                                     0.12       2.17 f
  U1614/Y (OAI21X1TS)                                     0.17       2.34 r
  alu_a_29i_r_reg_22_/D (DFFHQX4TS)                       0.00       2.34 r
  data arrival time                                                  2.34

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -2.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.57


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[27]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U1455/Y (NOR3X2TS)                                      0.12       1.65 f
  U2159/Y (NAND3BX2TS)                                    0.15       1.80 r
  U2158/Y (CLKINVX6TS)                                    0.14       1.94 f
  U1485/Y (OAI2BB1X2TS)                                   0.26       2.20 f
  U1503/Y (NAND2X2TS)                                     0.12       2.32 r
  U1154/Y (CLKBUFX2TS)                                    0.20       2.52 r
  dout_29i[27] (out)                                      0.00       2.52 r
  data arrival time                                                  2.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.57


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U1451/Y (NAND2X2TS)                                     0.08       1.13 f
  U2164/Y (NAND4X2TS)                                     0.11       1.25 r
  U2809/Y (NAND2X1TS)                                     0.15       1.40 f
  U2678/Y (NAND4X2TS)                                     0.18       1.59 r
  U3221/Y (INVX2TS)                                       0.10       1.68 f
  U2664/Y (NAND2X2TS)                                     0.09       1.78 r
  U1332/Y (NAND2X2TS)                                     0.12       1.89 f
  U1331/Y (NAND3X4TS)                                     0.13       2.03 r
  U1748/Y (INVX1TS)                                       0.10       2.12 f
  U3474/Y (MXI2X1TS)                                      0.14       2.26 r
  alumux_dly_r_reg_8_/D (DFFQX2TS)                        0.00       2.26 r
  data arrival time                                                  2.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_8_/CK (DFFQX2TS)                       0.00       0.00 r
  library setup time                                     -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.55


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/Q (DFFRX4TS)                 0.70       0.70 f
  U3822/Y (NOR2X2TS)                       0.21       0.91 r
  U1353/Y (NAND2X4TS)                      0.15       1.06 f
  U1323/Y (NOR2X2TS)                       0.14       1.20 r
  U3823/Y (NAND2X2TS)                      0.12       1.32 f
  U2529/Y (NAND3X1TS)                      0.12       1.44 r
  U3865/Y (NAND3X1TS)                      0.16       1.60 f
  U3868/Y (NOR2X2TS)                       0.18       1.77 r
  U2680/Y (NOR2X4TS)                       0.11       1.89 f
  U3886/Y (NAND2X1TS)                      0.09       1.98 r
  U3887/Y (NAND2X1TS)                      0.08       2.07 f
  ss_r_reg_0_/D (DFFRX4TS)                 0.00       2.07 f
  data arrival time                                   2.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_0_/CK (DFFRX4TS)                0.00       0.00 r
  library setup time                      -0.48      -0.48
  data required time                                 -0.48
  -----------------------------------------------------------
  data required time                                 -0.48
  data arrival time                                  -2.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.55


  Startpoint: ss_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr_r_reg_5_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_0_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_0_/Q (DFFRX4TS)                 0.71       0.71 f
  U1317/Y (CLKINVX6TS)                     0.09       0.80 r
  U1316/Y (INVX6TS)                        0.06       0.86 f
  U1359/Y (NOR3X4TS)                       0.13       0.99 r
  U2064/Y (NOR2X2TS)                       0.13       1.12 f
  U2859/Y (INVX2TS)                        0.10       1.22 r
  U2663/Y (AND2X4TS)                       0.18       1.40 r
  U1335/Y (NAND2X4TS)                      0.09       1.49 f
  U1334/Y (NOR2X4TS)                       0.12       1.61 r
  U2670/Y (NAND2X2TS)                      0.11       1.72 f
  U2860/Y (NOR2X2TS)                       0.11       1.82 r
  U1873/Y (XOR2XLTS)                       0.20       2.02 f
  dmem_addr_r_reg_5_/D (DFFNSRX1TS)        0.00       2.02 f
  data arrival time                                   2.02

  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_addr_r_reg_5_/CKN (DFFNSRX1TS)      0.00       0.00 f
  library setup time                      -0.51      -0.51
  data required time                                 -0.51
  -----------------------------------------------------------
  data required time                                 -0.51
  data arrival time                                  -2.02
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.53


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr_r_reg_3_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/QN (DFFRX4TS)                0.88       0.88 r
  U1359/Y (NOR3X4TS)                       0.09       0.97 f
  U2064/Y (NOR2X2TS)                       0.19       1.15 r
  U2859/Y (INVX2TS)                        0.14       1.30 f
  U2663/Y (AND2X4TS)                       0.18       1.48 f
  U1335/Y (NAND2X4TS)                      0.09       1.57 r
  U1334/Y (NOR2X4TS)                       0.07       1.64 f
  U3475/Y (OA21XLTS)                       0.39       2.03 f
  dmem_addr_r_reg_3_/D (DFFNSRX1TS)        0.00       2.03 f
  data arrival time                                   2.03

  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_addr_r_reg_3_/CKN (DFFNSRX1TS)      0.00       0.00 f
  library setup time                      -0.50      -0.50
  data required time                                 -0.50
  -----------------------------------------------------------
  data required time                                 -0.50
  data arrival time                                  -2.03
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.53


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ss_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/Q (DFFRX4TS)                 0.70       0.70 f
  U3822/Y (NOR2X2TS)                       0.21       0.91 r
  U1353/Y (NAND2X4TS)                      0.15       1.06 f
  U1323/Y (NOR2X2TS)                       0.14       1.20 r
  U3823/Y (NAND2X2TS)                      0.12       1.32 f
  U2529/Y (NAND3X1TS)                      0.12       1.44 r
  U3865/Y (NAND3X1TS)                      0.16       1.60 f
  U3868/Y (NOR2X2TS)                       0.18       1.77 r
  U2680/Y (NOR2X4TS)                       0.11       1.89 f
  U2398/Y (INVX2TS)                        0.08       1.97 r
  U1333/Y (INVX4TS)                        0.07       2.04 f
  U3873/Y (MXI2X1TS)                       0.20       2.24 f
  ss_r_reg_2_/D (DFFRHQX2TS)               0.00       2.24 f
  data arrival time                                   2.24

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_2_/CK (DFFRHQX2TS)              0.00       0.00 r
  library setup time                      -0.29      -0.29
  data required time                                 -0.29
  -----------------------------------------------------------
  data required time                                 -0.29
  data arrival time                                  -2.24
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.53


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2450/Y (INVX6TS)                                       0.10       0.76 f
  U2474/Y (MXI2X2TS)                                      0.20       0.96 r
  U1233/Y (INVX2TS)                                       0.14       1.10 f
  U1223/Y (NAND2X2TS)                                     0.12       1.23 r
  U2554/Y (INVX2TS)                                       0.11       1.33 f
  U1184/Y (INVX2TS)                                       0.09       1.42 r
  U2215/Y (INVX2TS)                                       0.07       1.49 f
  U3490/Y (MXI2X1TS)                                      0.16       1.65 r
  U3493/Y (NAND2X1TS)                                     0.13       1.78 f
  u_fpalu_s2_br4_pp_r_reg_47_/D (EDFFX1TS)                0.00       1.78 f
  data arrival time                                                  1.78

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_47_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.75      -0.75
  data required time                                                -0.75
  --------------------------------------------------------------------------
  data required time                                                -0.75
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.52


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U2172/Y (NAND2X2TS)                                     0.11       1.16 f
  U2804/Y (NAND4X4TS)                                     0.13       1.29 r
  U2173/Y (NAND2X2TS)                                     0.10       1.39 f
  U2807/Y (NAND4X2TS)                                     0.13       1.52 r
  U2434/Y (CLKINVX1TS)                                    0.13       1.65 f
  U2435/Y (INVX2TS)                                       0.10       1.75 r
  U3236/Y (NAND2X1TS)                                     0.11       1.86 f
  U3238/Y (NAND2X2TS)                                     0.16       2.02 r
  U3941/Y (CLKMX2X2TS)                                    0.30       2.32 r
  alumux_dly_r_reg_15_/D (DFFHQX4TS)                      0.00       2.32 r
  data arrival time                                                  2.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_15_/CK (DFFHQX4TS)                     0.00       0.00 r
  library setup time                                     -0.20      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -2.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.52


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U1451/Y (NAND2X2TS)                                     0.08       1.13 f
  U2164/Y (NAND4X2TS)                                     0.11       1.25 r
  U2809/Y (NAND2X1TS)                                     0.15       1.40 f
  U2678/Y (NAND4X2TS)                                     0.18       1.59 r
  U3221/Y (INVX2TS)                                       0.10       1.68 f
  U2664/Y (NAND2X2TS)                                     0.09       1.78 r
  U1328/Y (NAND2X2TS)                                     0.11       1.89 f
  U1327/Y (NAND2X4TS)                                     0.11       2.00 r
  U3905/Y (CLKMX2X2TS)                                    0.26       2.26 r
  alumux_dly_r_reg_19_/D (DFFQX1TS)                       0.00       2.26 r
  data arrival time                                                  2.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_19_/CK (DFFQX1TS)                      0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.51


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U1425/Y (CLKINVX12TS)                                   0.08       0.55 f
  U1464/Y (NOR2X6TS)                                      0.17       0.72 r
  U2161/Y (CLKINVX12TS)                                   0.11       0.83 f
  U1521/Y (INVX8TS)                                       0.09       0.92 r
  U2102/Y (NAND2X4TS)                                     0.08       1.00 f
  U2131/Y (NAND4X4TS)                                     0.12       1.13 r
  U2440/Y (NAND2X2TS)                                     0.10       1.22 f
  U2147/Y (NAND4X2TS)                                     0.11       1.33 r
  U2793/Y (CLKINVX2TS)                                    0.12       1.45 f
  U2377/Y (CLKBUFX2TS)                                    0.21       1.66 f
  U1307/Y (CLKINVX3TS)                                    0.09       1.75 r
  U1326/Y (NAND2X2TS)                                     0.10       1.85 f
  U1325/Y (NAND3X4TS)                                     0.13       1.98 r
  U1746/Y (INVX1TS)                                       0.10       2.08 f
  U3913/Y (MXI2X1TS)                                      0.14       2.22 r
  alumux_dly_r_reg_1_/D (DFFQX1TS)                        0.00       2.22 r
  data arrival time                                                  2.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_1_/CK (DFFQX1TS)                       0.00       0.00 r
  library setup time                                     -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.51


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U2182/Y (NAND2X2TS)                                     0.11       1.42 f
  U1401/Y (NAND4X4TS)                                     0.14       1.56 r
  U3223/Y (INVX2TS)                                       0.08       1.65 f
  U2659/Y (NAND2X2TS)                                     0.08       1.73 r
  U3224/Y (NAND2X1TS)                                     0.11       1.84 f
  U3227/Y (NAND2X2TS)                                     0.17       2.01 r
  U3482/Y (CLKMX2X2TS)                                    0.30       2.31 r
  alumux_dly_r_reg_9_/D (DFFHQX4TS)                       0.00       2.31 r
  data arrival time                                                  2.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_9_/CK (DFFHQX4TS)                      0.00       0.00 r
  library setup time                                     -0.20      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -2.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.51


  Startpoint: alu_a_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_24_/CK (DFFHQX2TS)                      0.00       0.00 r
  alu_a_29i_r_reg_24_/Q (DFFHQX2TS)                       0.35       0.35 f
  U2736/Y (NOR2X2TS)                                      0.13       0.48 r
  U2739/Y (AND3X6TS)                                      0.25       0.73 r
  U1313/Y (INVX8TS)                                       0.08       0.81 f
  U1226/Y (MXI2X2TS)                                      0.25       1.06 r
  U1657/Y (INVX2TS)                                       0.23       1.29 f
  U2213/Y (INVX2TS)                                       0.14       1.43 r
  U3754/Y (MXI2X1TS)                                      0.18       1.61 r
  U2600/Y (OAI21XLTS)                                     0.14       1.75 f
  u_fpalu_s2_br4_pp_r_reg_3_/D (EDFFX1TS)                 0.00       1.75 f
  data arrival time                                                  1.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_3_/CK (EDFFX1TS)                0.00       0.00 r
  library setup time                                     -0.75      -0.75
  data required time                                                -0.75
  --------------------------------------------------------------------------
  data required time                                                -0.75
  data arrival time                                                 -1.75
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.50


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2405/Y (CLKINVX12TS)                                   0.07       0.64 r
  U1384/Y (INVX16TS)                                      0.06       0.70 f
  U1472/Y (BUFX6TS)                                       0.15       0.84 f
  U1257/Y (NAND2X1TS)                                     0.09       0.94 r
  U2813/Y (NAND4X1TS)                                     0.18       1.12 f
  U2814/Y (NAND2X1TS)                                     0.15       1.27 r
  U2678/Y (NAND4X2TS)                                     0.19       1.47 f
  U3221/Y (INVX2TS)                                       0.11       1.58 r
  U2664/Y (NAND2X2TS)                                     0.10       1.67 f
  U1332/Y (NAND2X2TS)                                     0.12       1.79 r
  U1331/Y (NAND3X4TS)                                     0.14       1.93 f
  U3469/Y (AOI22X1TS)                                     0.18       2.12 r
  U3470/Y (NAND2X1TS)                                     0.14       2.26 f
  alu_a_29i_r_reg_8_/D (DFFHQX4TS)                        0.00       2.26 f
  data arrival time                                                  2.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_8_/CK (DFFHQX4TS)                       0.00       0.00 r
  library setup time                                     -0.24      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.50


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U2182/Y (NAND2X2TS)                                     0.11       1.42 f
  U1401/Y (NAND4X4TS)                                     0.14       1.56 r
  U3223/Y (INVX2TS)                                       0.08       1.65 f
  U2659/Y (NAND2X2TS)                                     0.08       1.73 r
  U3476/Y (NAND2X1TS)                                     0.11       1.84 f
  U3478/Y (NAND2X2TS)                                     0.16       2.00 r
  U3479/Y (CLKMX2X2TS)                                    0.29       2.29 r
  alumux_dly_r_reg_20_/D (DFFHQX2TS)                      0.00       2.29 r
  data arrival time                                                  2.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_20_/CK (DFFHQX2TS)                     0.00       0.00 r
  library setup time                                     -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.50


  Startpoint: u_fpalu_s2_br4_pp_r_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_18_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_18_/Q (EDFFX1TS)                0.66       0.66 r
  U2703/S (ADDFHX2TS)                                     0.59       1.25 r
  U1346/Y (NOR2X4TS)                                      0.10       1.35 f
  U3342/Y (NOR2X2TS)                                      0.14       1.48 r
  U1185/Y (NAND2X1TS)                                     0.21       1.69 f
  U2403/Y (OAI21X2TS)                                     0.26       1.95 r
  U3388/Y (XNOR2X1TS)                                     0.27       2.22 f
  u_fpalu_s3_ps0_r_reg_10_/D (DFFHQX4TS)                  0.00       2.22 f
  data arrival time                                                  2.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_10_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.50


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cycle_cnt_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/Q (DFFRX4TS)                 0.70       0.70 f
  U2551/Y (NAND2X2TS)                      0.11       0.81 r
  U1351/Y (BUFX4TS)                        0.15       0.97 r
  U1347/Y (NOR3X1TS)                       0.07       1.04 f
  U3820/Y (NAND2X1TS)                      0.15       1.19 r
  U3821/Y (NAND2X2TS)                      0.15       1.33 f
  U3839/Y (NOR2X1TS)                       0.16       1.49 r
  U1191/Y (NAND4X1TS)                      0.28       1.77 f
  U1158/Y (BUFX3TS)                        0.26       2.04 f
  U1894/Y (OAI21X1TS)                      0.15       2.19 r
  cycle_cnt_r_reg_1_/D (DFFSHQX4TS)        0.00       2.19 r
  data arrival time                                   2.19

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cycle_cnt_r_reg_1_/CK (DFFSHQX4TS)       0.00       0.00 r
  library setup time                      -0.30      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -2.19
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.48


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1396/Y (NOR2X6TS)                                      0.14       0.68 r
  U1469/Y (CLKINVX12TS)                                   0.12       0.80 f
  U1408/Y (INVX12TS)                                      0.10       0.90 r
  U1434/Y (NAND2X8TS)                                     0.09       0.99 f
  U1403/Y (NAND3X8TS)                                     0.11       1.10 r
  U1402/Y (NAND2X4TS)                                     0.08       1.19 f
  U2788/Y (NAND4X2TS)                                     0.11       1.30 r
  U1409/Y (CLKINVX2TS)                                    0.12       1.42 f
  U1474/Y (CLKBUFX2TS)                                    0.20       1.62 f
  U1219/Y (CLKINVX2TS)                                    0.08       1.70 r
  U3231/Y (NAND2X1TS)                                     0.11       1.81 f
  U3233/Y (NAND2X2TS)                                     0.16       1.97 r
  U3450/Y (INVX2TS)                                       0.11       2.08 f
  U3996/Y (MXI2X1TS)                                      0.15       2.23 r
  alumux_dly_r_reg_13_/D (DFFHQX2TS)                      0.00       2.23 r
  data arrival time                                                  2.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_13_/CK (DFFHQX2TS)                     0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.48


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U2182/Y (NAND2X2TS)                                     0.11       1.42 f
  U1401/Y (NAND4X4TS)                                     0.14       1.56 r
  U3223/Y (INVX2TS)                                       0.08       1.65 f
  U2659/Y (NAND2X2TS)                                     0.08       1.73 r
  U3224/Y (NAND2X1TS)                                     0.11       1.84 f
  U3227/Y (NAND2X2TS)                                     0.17       2.01 r
  U3500/Y (AOI22X1TS)                                     0.14       2.15 f
  U3501/Y (NAND2X1TS)                                     0.12       2.27 r
  alu_a_29i_r_reg_9_/D (DFFHQX4TS)                        0.00       2.27 r
  data arrival time                                                  2.27

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_9_/CK (DFFHQX4TS)                       0.00       0.00 r
  library setup time                                     -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -2.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.48


  Startpoint: alu_a_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_24_/CK (DFFHQX2TS)                      0.00       0.00 r
  alu_a_29i_r_reg_24_/Q (DFFHQX2TS)                       0.35       0.35 f
  U2736/Y (NOR2X2TS)                                      0.13       0.48 r
  U2739/Y (AND3X6TS)                                      0.25       0.73 r
  U1228/Y (INVX2TS)                                       0.14       0.88 f
  U2578/Y (MXI2X4TS)                                      0.22       1.10 f
  U1166/Y (CLKBUFX2TS)                                    0.29       1.39 f
  U3751/Y (MXI2X1TS)                                      0.20       1.59 r
  U2599/Y (OAI21XLTS)                                     0.14       1.73 f
  u_fpalu_s2_br4_pp_r_reg_1_/D (EDFFX1TS)                 0.00       1.73 f
  data arrival time                                                  1.73

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_1_/CK (EDFFX1TS)                0.00       0.00 r
  library setup time                                     -0.75      -0.75
  data required time                                                -0.75
  --------------------------------------------------------------------------
  data required time                                                -0.75
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.48


  Startpoint: alu_a_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_24_/CK (DFFHQX2TS)                      0.00       0.00 r
  alu_a_29i_r_reg_24_/Q (DFFHQX2TS)                       0.35       0.35 f
  U2736/Y (NOR2X2TS)                                      0.13       0.48 r
  U2739/Y (AND3X6TS)                                      0.25       0.73 r
  U1313/Y (INVX8TS)                                       0.08       0.81 f
  U3746/Y (MXI2X2TS)                                      0.22       1.04 f
  U2344/Y (INVX2TS)                                       0.16       1.20 r
  U1176/Y (CLKINVX2TS)                                    0.18       1.37 f
  U3753/Y (MXI2X1TS)                                      0.21       1.58 r
  U2602/Y (OAI21XLTS)                                     0.14       1.72 f
  u_fpalu_s2_br4_pp_r_reg_6_/D (EDFFX1TS)                 0.00       1.72 f
  data arrival time                                                  1.72

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_6_/CK (EDFFX1TS)                0.00       0.00 r
  library setup time                                     -0.75      -0.75
  data required time                                                -0.75
  --------------------------------------------------------------------------
  data required time                                                -0.75
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.47


  Startpoint: alu_a_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_24_/CK (DFFHQX2TS)                      0.00       0.00 r
  alu_a_29i_r_reg_24_/Q (DFFHQX2TS)                       0.35       0.35 f
  U2736/Y (NOR2X2TS)                                      0.13       0.48 r
  U2739/Y (AND3X6TS)                                      0.25       0.73 r
  U1228/Y (INVX2TS)                                       0.14       0.88 f
  U2358/Y (MXI2X2TS)                                      0.23       1.11 r
  U2359/Y (BUFX3TS)                                       0.26       1.36 r
  U3756/Y (MXI2X1TS)                                      0.17       1.54 r
  U1563/Y (OAI21XLTS)                                     0.14       1.68 f
  u_fpalu_s2_br4_pp_r_reg_2_/D (EDFFX2TS)                 0.00       1.68 f
  data arrival time                                                  1.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_2_/CK (EDFFX2TS)                0.00       0.00 r
  library setup time                                     -0.79      -0.79
  data required time                                                -0.79
  --------------------------------------------------------------------------
  data required time                                                -0.79
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.47


  Startpoint: alu_a_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_24_/CK (DFFHQX2TS)                      0.00       0.00 r
  alu_a_29i_r_reg_24_/Q (DFFHQX2TS)                       0.35       0.35 f
  U2736/Y (NOR2X2TS)                                      0.13       0.48 r
  U2739/Y (AND3X6TS)                                      0.25       0.73 r
  U1313/Y (INVX8TS)                                       0.08       0.81 f
  U1204/Y (MXI2X2TS)                                      0.23       1.04 r
  U2343/Y (INVX2TS)                                       0.20       1.24 f
  U2534/Y (INVX2TS)                                       0.14       1.38 r
  U3748/Y (MXI2X1TS)                                      0.19       1.57 r
  U1631/Y (OAI21X1TS)                                     0.14       1.72 f
  u_fpalu_s2_br4_pp_r_reg_5_/D (EDFFX1TS)                 0.00       1.72 f
  data arrival time                                                  1.72

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_5_/CK (EDFFX1TS)                0.00       0.00 r
  library setup time                                     -0.75      -0.75
  data required time                                                -0.75
  --------------------------------------------------------------------------
  data required time                                                -0.75
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.47


  Startpoint: u_fpalu_s2_br4_pp_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_16_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_16_/Q (EDFFX1TS)                0.64       0.64 f
  U2708/CO (ADDFHX2TS)                                    0.59       1.23 f
  U1348/Y (NOR2X4TS)                                      0.17       1.40 r
  U3344/Y (OAI21X2TS)                                     0.14       1.54 f
  U2200/Y (AOI21X2TS)                                     0.22       1.76 r
  U2403/Y (OAI21X2TS)                                     0.16       1.92 f
  U3368/Y (AOI21X1TS)                                     0.21       2.13 r
  U3407/Y (INVX1TS)                                       0.11       2.23 f
  u_fpalu_s3_ps0_r_reg_18_/D (DFFHQX4TS)                  0.00       2.23 f
  data arrival time                                                  2.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_18_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.47


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1396/Y (NOR2X6TS)                                      0.14       0.68 r
  U1469/Y (CLKINVX12TS)                                   0.12       0.80 f
  U1408/Y (INVX12TS)                                      0.10       0.90 r
  U1434/Y (NAND2X8TS)                                     0.09       0.99 f
  U1403/Y (NAND3X8TS)                                     0.11       1.10 r
  U1402/Y (NAND2X4TS)                                     0.08       1.19 f
  U2788/Y (NAND4X2TS)                                     0.11       1.30 r
  U1409/Y (CLKINVX2TS)                                    0.12       1.42 f
  U1474/Y (CLKBUFX2TS)                                    0.20       1.62 f
  U1219/Y (CLKINVX2TS)                                    0.08       1.70 r
  U1373/Y (NAND2X2TS)                                     0.10       1.81 f
  U1372/Y (NAND3X4TS)                                     0.13       1.94 r
  U1757/Y (INVX1TS)                                       0.10       2.04 f
  U3458/Y (MXI2X1TS)                                      0.14       2.17 r
  alumux_dly_r_reg_2_/D (DFFQX1TS)                        0.00       2.17 r
  data arrival time                                                  2.17

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_2_/CK (DFFQX1TS)                       0.00       0.00 r
  library setup time                                     -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.47


  Startpoint: u_fpalu_s2_br4_pp_r_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_18_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_18_/Q (EDFFX1TS)                0.66       0.66 r
  U2703/S (ADDFHX2TS)                                     0.59       1.25 r
  U1346/Y (NOR2X4TS)                                      0.10       1.35 f
  U3342/Y (NOR2X2TS)                                      0.14       1.48 r
  U1185/Y (NAND2X1TS)                                     0.21       1.69 f
  U2403/Y (OAI21X2TS)                                     0.26       1.95 r
  U3368/Y (AOI21X1TS)                                     0.18       2.13 f
  u_fpalu_s3_ps0_r_reg_17_/D (DFFQX1TS)                   0.00       2.13 f
  data arrival time                                                  2.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_17_/CK (DFFQX1TS)                  0.00       0.00 r
  library setup time                                     -0.33      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -2.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.46


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr_r_reg_4_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/QN (DFFRX4TS)                0.88       0.88 r
  U1359/Y (NOR3X4TS)                       0.09       0.97 f
  U2064/Y (NOR2X2TS)                       0.19       1.15 r
  U2859/Y (INVX2TS)                        0.14       1.30 f
  U2663/Y (AND2X4TS)                       0.18       1.48 f
  U1335/Y (NAND2X4TS)                      0.09       1.57 r
  U1334/Y (NOR2X4TS)                       0.07       1.64 f
  U2670/Y (NAND2X2TS)                      0.10       1.74 r
  U2305/Y (XOR2XLTS)                       0.21       1.95 f
  dmem_addr_r_reg_4_/D (DFFNSRX1TS)        0.00       1.95 f
  data arrival time                                   1.95

  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_addr_r_reg_4_/CKN (DFFNSRX1TS)      0.00       0.00 f
  library setup time                      -0.51      -0.51
  data required time                                 -0.51
  -----------------------------------------------------------
  data required time                                 -0.51
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.46


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U1425/Y (CLKINVX12TS)                                   0.08       0.55 f
  U1464/Y (NOR2X6TS)                                      0.17       0.72 r
  U2161/Y (CLKINVX12TS)                                   0.11       0.83 f
  U2137/Y (NAND2BX4TS)                                    0.18       1.01 f
  U2142/Y (NAND4X4TS)                                     0.10       1.11 r
  U2791/Y (NAND2X2TS)                                     0.10       1.20 f
  U2141/Y (NAND3X2TS)                                     0.11       1.31 r
  U1498/Y (CLKINVX3TS)                                    0.09       1.40 f
  U1497/Y (CLKBUFX2TS)                                    0.19       1.59 f
  U1220/Y (CLKINVX2TS)                                    0.08       1.67 r
  U1364/Y (AOI22X2TS)                                     0.14       1.81 f
  U1363/Y (NAND2X4TS)                                     0.14       1.94 r
  U4064/Y (CLKMX2X2TS)                                    0.26       2.20 r
  alumux_dly_r_reg_7_/D (DFFQX1TS)                        0.00       2.20 r
  data arrival time                                                  2.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_7_/CK (DFFQX1TS)                       0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.46


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U2172/Y (NAND2X2TS)                                     0.11       1.16 f
  U2804/Y (NAND4X4TS)                                     0.13       1.29 r
  U2173/Y (NAND2X2TS)                                     0.10       1.39 f
  U2807/Y (NAND4X2TS)                                     0.13       1.52 r
  U2434/Y (CLKINVX1TS)                                    0.13       1.65 f
  U2435/Y (INVX2TS)                                       0.10       1.75 r
  U3236/Y (NAND2X1TS)                                     0.11       1.86 f
  U3238/Y (NAND2X2TS)                                     0.16       2.02 r
  U4133/Y (AND2X2TS)                                      0.23       2.26 r
  alu_a_29i_r_reg_15_/D (DFFHQX4TS)                       0.00       2.26 r
  data arrival time                                                  2.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_15_/CK (DFFHQX4TS)                      0.00       0.00 r
  library setup time                                     -0.20      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.45


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U1440/Y (CLKBUFX2TS)                                    0.20       1.73 r
  U1289/Y (NAND2X2TS)                                     0.10       1.83 f
  U1288/Y (NAND2X4TS)                                     0.11       1.94 r
  U3951/Y (CLKMX2X2TS)                                    0.26       2.20 r
  alumux_dly_r_reg_16_/D (DFFQX1TS)                       0.00       2.20 r
  data arrival time                                                  2.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_16_/CK (DFFQX1TS)                      0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.45


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U1425/Y (CLKINVX12TS)                                   0.08       0.55 f
  U1464/Y (NOR2X6TS)                                      0.17       0.72 r
  U2161/Y (CLKINVX12TS)                                   0.11       0.83 f
  U1521/Y (INVX8TS)                                       0.09       0.92 r
  U2104/Y (NAND2X2TS)                                     0.11       1.03 f
  U2108/Y (NAND4X4TS)                                     0.11       1.14 r
  U1300/Y (NAND2X2TS)                                     0.10       1.24 f
  U2787/Y (NAND4X2TS)                                     0.12       1.36 r
  U2123/Y (CLKINVX3TS)                                    0.10       1.46 f
  U1477/Y (CLKBUFX2TS)                                    0.20       1.66 f
  U1290/Y (CLKINVX3TS)                                    0.09       1.74 r
  U1315/Y (NAND2X2TS)                                     0.10       1.84 f
  U1314/Y (NAND3X4TS)                                     0.15       1.99 r
  U2225/Y (MX2X1TS)                                       0.25       2.23 r
  alumux_dly_r_reg_3_/D (DFFHQX2TS)                       0.00       2.23 r
  data arrival time                                                  2.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_3_/CK (DFFHQX2TS)                      0.00       0.00 r
  library setup time                                     -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.45


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U1425/Y (CLKINVX12TS)                                   0.08       0.55 f
  U1464/Y (NOR2X6TS)                                      0.17       0.72 r
  U2161/Y (CLKINVX12TS)                                   0.11       0.83 f
  U1521/Y (INVX8TS)                                       0.09       0.92 r
  U2102/Y (NAND2X4TS)                                     0.08       1.00 f
  U2131/Y (NAND4X4TS)                                     0.12       1.13 r
  U2440/Y (NAND2X2TS)                                     0.10       1.22 f
  U2147/Y (NAND4X2TS)                                     0.11       1.33 r
  U2793/Y (CLKINVX2TS)                                    0.12       1.45 f
  U2377/Y (CLKBUFX2TS)                                    0.21       1.66 f
  U1307/Y (CLKINVX3TS)                                    0.09       1.75 r
  U1326/Y (NAND2X2TS)                                     0.10       1.85 f
  U1325/Y (NAND3X4TS)                                     0.13       1.98 r
  U4150/Y (AOI22X1TS)                                     0.13       2.12 f
  U4151/Y (NAND2X1TS)                                     0.12       2.23 r
  alu_a_29i_r_reg_1_/D (DFFHQX2TS)                        0.00       2.23 r
  data arrival time                                                  2.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_1_/CK (DFFHQX2TS)                       0.00       0.00 r
  library setup time                                     -0.22      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.45


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_8_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2405/Y (CLKINVX12TS)                                   0.07       0.64 r
  U1384/Y (INVX16TS)                                      0.06       0.70 f
  U1472/Y (BUFX6TS)                                       0.15       0.84 f
  U1257/Y (NAND2X1TS)                                     0.09       0.94 r
  U2813/Y (NAND4X1TS)                                     0.18       1.12 f
  U2814/Y (NAND2X1TS)                                     0.15       1.27 r
  U2678/Y (NAND4X2TS)                                     0.19       1.47 f
  U3221/Y (INVX2TS)                                       0.11       1.58 r
  U2664/Y (NAND2X2TS)                                     0.10       1.67 f
  U1332/Y (NAND2X2TS)                                     0.12       1.79 r
  U1331/Y (NAND3X4TS)                                     0.14       1.93 f
  alumux_self_fp29i_r_reg_8_/D (DFFNSRX1TS)               0.00       1.93 f
  data arrival time                                                  1.93

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_8_/CKN (DFFNSRX1TS)             0.00       0.00 f
  library setup time                                     -0.51      -0.51
  data required time                                                -0.51
  --------------------------------------------------------------------------
  data required time                                                -0.51
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.45


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U2172/Y (NAND2X2TS)                                     0.11       1.16 f
  U2804/Y (NAND4X4TS)                                     0.13       1.29 r
  U2173/Y (NAND2X2TS)                                     0.10       1.39 f
  U2807/Y (NAND4X2TS)                                     0.13       1.52 r
  U2434/Y (CLKINVX1TS)                                    0.13       1.65 f
  U2435/Y (INVX2TS)                                       0.10       1.75 r
  U1298/Y (NAND2X2TS)                                     0.10       1.85 f
  U1297/Y (NAND3X4TS)                                     0.13       1.99 r
  U2303/Y (MX2X1TS)                                       0.25       2.24 r
  alumux_dly_r_reg_4_/D (DFFHQX4TS)                       0.00       2.24 r
  data arrival time                                                  2.24

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_4_/CK (DFFHQX4TS)                      0.00       0.00 r
  library setup time                                     -0.20      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.44


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[23]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U1455/Y (NOR3X2TS)                                      0.12       1.65 f
  U2159/Y (NAND3BX2TS)                                    0.15       1.80 r
  U2158/Y (CLKINVX6TS)                                    0.14       1.94 f
  U1395/Y (NAND2X2TS)                                     0.12       2.06 r
  U1192/Y (NAND2BX2TS)                                    0.13       2.18 f
  U1155/Y (NAND3X1TS)                                     0.21       2.39 r
  dout_29i[23] (out)                                      0.00       2.39 r
  data arrival time                                                  2.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.44


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U1425/Y (CLKINVX12TS)                                   0.08       0.55 f
  U1464/Y (NOR2X6TS)                                      0.17       0.72 r
  U2161/Y (CLKINVX12TS)                                   0.11       0.83 f
  U1521/Y (INVX8TS)                                       0.09       0.92 r
  U2104/Y (NAND2X2TS)                                     0.11       1.03 f
  U2108/Y (NAND4X4TS)                                     0.11       1.14 r
  U1300/Y (NAND2X2TS)                                     0.10       1.24 f
  U2787/Y (NAND4X2TS)                                     0.12       1.36 r
  U2123/Y (CLKINVX3TS)                                    0.10       1.46 f
  U1477/Y (CLKBUFX2TS)                                    0.20       1.66 f
  U1290/Y (CLKINVX3TS)                                    0.09       1.74 r
  U1315/Y (NAND2X2TS)                                     0.10       1.84 f
  U1314/Y (NAND3X4TS)                                     0.15       1.99 r
  U4153/Y (AOI22X1TS)                                     0.12       2.11 f
  U4154/Y (NAND2X1TS)                                     0.12       2.23 r
  alu_a_29i_r_reg_3_/D (DFFHQX2TS)                        0.00       2.23 r
  data arrival time                                                  2.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_3_/CK (DFFHQX2TS)                       0.00       0.00 r
  library setup time                                     -0.22      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.44


  Startpoint: u_fpalu_s4_many_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_lzd_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_2_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_2_/Q (DFFHQX4TS)                  0.33       0.33 f
  U2757/Y (NOR2X4TS)                                      0.13       0.45 r
  U2758/Y (NAND2X2TS)                                     0.11       0.56 f
  U2488/Y (NAND3BX4TS)                                    0.23       0.80 f
  U1492/Y (NOR2X4TS)                                      0.14       0.94 r
  U3099/Y (NAND2X4TS)                                     0.10       1.03 f
  U3122/Y (NAND2X2TS)                                     0.10       1.13 r
  U3123/Y (XNOR2X4TS)                                     0.19       1.32 f
  U1479/Y (NOR2X4TS)                                      0.16       1.48 r
  U1478/Y (NAND2X2TS)                                     0.11       1.59 f
  U3152/Y (NAND3BX4TS)                                    0.22       1.81 f
  U3153/Y (NOR2BX4TS)                                     0.15       1.96 r
  U2462/Y (AND2X8TS)                                      0.16       2.12 r
  U3183/Y (NOR2X2TS)                                      0.07       2.20 f
  u_fpalu_s5_lzd_r_reg_2_/D (DFFHQX4TS)                   0.00       2.20 f
  data arrival time                                                  2.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_2_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.24      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.44


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U2172/Y (NAND2X2TS)                                     0.11       1.16 f
  U2804/Y (NAND4X4TS)                                     0.13       1.29 r
  U2173/Y (NAND2X2TS)                                     0.10       1.39 f
  U2807/Y (NAND4X2TS)                                     0.13       1.52 r
  U2434/Y (CLKINVX1TS)                                    0.13       1.65 f
  U2435/Y (INVX2TS)                                       0.10       1.75 r
  U1298/Y (NAND2X2TS)                                     0.10       1.85 f
  U1297/Y (NAND3X4TS)                                     0.13       1.99 r
  U4164/Y (AOI22X1TS)                                     0.12       2.11 f
  U4165/Y (NAND2X1TS)                                     0.12       2.22 r
  alu_a_29i_r_reg_4_/D (DFFHQX2TS)                        0.00       2.22 r
  data arrival time                                                  2.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_4_/CK (DFFHQX2TS)                       0.00       0.00 r
  library setup time                                     -0.22      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.44


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1386/Y (NOR2X8TS)                                      0.07       0.57 f
  U2136/Y (CLKINVX12TS)                                   0.07       0.64 r
  U2088/Y (INVX12TS)                                      0.06       0.70 f
  U2100/Y (NAND2X8TS)                                     0.07       0.77 r
  U2143/Y (NAND4X4TS)                                     0.14       0.91 f
  U2790/Y (NAND2X2TS)                                     0.10       1.01 r
  U2141/Y (NAND3X2TS)                                     0.10       1.12 f
  U1498/Y (CLKINVX3TS)                                    0.09       1.20 r
  U1497/Y (CLKBUFX2TS)                                    0.15       1.36 r
  U1220/Y (CLKINVX2TS)                                    0.09       1.44 f
  U1364/Y (AOI22X2TS)                                     0.25       1.69 r
  U1363/Y (NAND2X4TS)                                     0.16       1.85 f
  U3517/Y (AOI22X1TS)                                     0.17       2.02 r
  U3518/Y (NAND2X1TS)                                     0.13       2.15 f
  alu_a_29i_r_reg_7_/D (DFFHQX1TS)                        0.00       2.15 f
  data arrival time                                                  2.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_7_/CK (DFFHQX1TS)                       0.00       0.00 r
  library setup time                                     -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.44


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U1425/Y (CLKINVX12TS)                                   0.08       0.55 f
  U1464/Y (NOR2X6TS)                                      0.17       0.72 r
  U2161/Y (CLKINVX12TS)                                   0.11       0.83 f
  U1521/Y (INVX8TS)                                       0.09       0.92 r
  U2102/Y (NAND2X4TS)                                     0.08       1.00 f
  U2131/Y (NAND4X4TS)                                     0.12       1.13 r
  U2440/Y (NAND2X2TS)                                     0.10       1.22 f
  U2147/Y (NAND4X2TS)                                     0.11       1.33 r
  U2793/Y (CLKINVX2TS)                                    0.12       1.45 f
  U2377/Y (CLKBUFX2TS)                                    0.21       1.66 f
  U1307/Y (CLKINVX3TS)                                    0.09       1.75 r
  U1309/Y (NAND2X2TS)                                     0.10       1.85 f
  U1308/Y (NAND2X4TS)                                     0.11       1.96 r
  U3452/Y (INVX2TS)                                       0.08       2.04 f
  U3933/Y (MXI2X1TS)                                      0.14       2.18 r
  alumux_dly_r_reg_12_/D (DFFHQX2TS)                      0.00       2.18 r
  data arrival time                                                  2.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_12_/CK (DFFHQX2TS)                     0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -2.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.44


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U2184/Y (NOR2X4TS)                                      0.07       0.36 f
  U2716/Y (AND3X6TS)                                      0.22       0.58 f
  U1246/Y (INVX4TS)                                       0.13       0.71 r
  U2475/Y (CLKINVX3TS)                                    0.14       0.85 f
  U2235/Y (NAND2X2TS)                                     0.11       0.97 r
  U2618/Y (NAND2X2TS)                                     0.12       1.08 f
  U1864/Y (OA21X2TS)                                      0.30       1.38 f
  U1792/Y (INVX2TS)                                       0.13       1.51 r
  U3811/Y (OAI22X1TS)                                     0.13       1.64 f
  u_fpalu_s2_br4_pp_r_reg_62_/D (EDFFX2TS)                0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_62_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.80      -0.80
  data required time                                                -0.80
  --------------------------------------------------------------------------
  data required time                                                -0.80
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.43


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U2184/Y (NOR2X4TS)                                      0.07       0.36 f
  U2716/Y (AND3X6TS)                                      0.22       0.58 f
  U1246/Y (INVX4TS)                                       0.13       0.71 r
  U2475/Y (CLKINVX3TS)                                    0.14       0.85 f
  U2235/Y (NAND2X2TS)                                     0.11       0.97 r
  U2618/Y (NAND2X2TS)                                     0.12       1.08 f
  U1864/Y (OA21X2TS)                                      0.30       1.38 f
  U1792/Y (INVX2TS)                                       0.13       1.51 r
  U3814/Y (OAI22X1TS)                                     0.13       1.64 f
  u_fpalu_s2_br4_pp_r_reg_65_/D (EDFFX2TS)                0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_65_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.80      -0.80
  data required time                                                -0.80
  --------------------------------------------------------------------------
  data required time                                                -0.80
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.43


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U2184/Y (NOR2X4TS)                                      0.07       0.36 f
  U2716/Y (AND3X6TS)                                      0.22       0.58 f
  U1246/Y (INVX4TS)                                       0.13       0.71 r
  U2475/Y (CLKINVX3TS)                                    0.14       0.85 f
  U2235/Y (NAND2X2TS)                                     0.11       0.97 r
  U2618/Y (NAND2X2TS)                                     0.12       1.08 f
  U1864/Y (OA21X2TS)                                      0.30       1.38 f
  U1792/Y (INVX2TS)                                       0.13       1.51 r
  U3812/Y (OAI22X1TS)                                     0.13       1.64 f
  u_fpalu_s2_br4_pp_r_reg_63_/D (EDFFX2TS)                0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_63_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.80      -0.80
  data required time                                                -0.80
  --------------------------------------------------------------------------
  data required time                                                -0.80
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.43


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U2184/Y (NOR2X4TS)                                      0.07       0.36 f
  U2716/Y (AND3X6TS)                                      0.22       0.58 f
  U1246/Y (INVX4TS)                                       0.13       0.71 r
  U2475/Y (CLKINVX3TS)                                    0.14       0.85 f
  U2235/Y (NAND2X2TS)                                     0.11       0.97 r
  U2618/Y (NAND2X2TS)                                     0.12       1.08 f
  U1864/Y (OA21X2TS)                                      0.30       1.38 f
  U1792/Y (INVX2TS)                                       0.13       1.51 r
  U3809/Y (OAI22X1TS)                                     0.13       1.64 f
  u_fpalu_s2_br4_pp_r_reg_61_/D (EDFFX2TS)                0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_61_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.80      -0.80
  data required time                                                -0.80
  --------------------------------------------------------------------------
  data required time                                                -0.80
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.43


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_64_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U2184/Y (NOR2X4TS)                                      0.07       0.36 f
  U2716/Y (AND3X6TS)                                      0.22       0.58 f
  U1246/Y (INVX4TS)                                       0.13       0.71 r
  U2475/Y (CLKINVX3TS)                                    0.14       0.85 f
  U2235/Y (NAND2X2TS)                                     0.11       0.97 r
  U2618/Y (NAND2X2TS)                                     0.12       1.08 f
  U1864/Y (OA21X2TS)                                      0.30       1.38 f
  U1804/Y (INVX2TS)                                       0.13       1.51 r
  U3813/Y (OAI22X1TS)                                     0.13       1.64 f
  u_fpalu_s2_br4_pp_r_reg_64_/D (EDFFX2TS)                0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_64_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.80      -0.80
  data required time                                                -0.80
  --------------------------------------------------------------------------
  data required time                                                -0.80
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.43


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1396/Y (NOR2X6TS)                                      0.14       0.68 r
  U1469/Y (CLKINVX12TS)                                   0.12       0.80 f
  U1408/Y (INVX12TS)                                      0.10       0.90 r
  U1434/Y (NAND2X8TS)                                     0.09       0.99 f
  U1403/Y (NAND3X8TS)                                     0.11       1.10 r
  U1402/Y (NAND2X4TS)                                     0.08       1.19 f
  U2788/Y (NAND4X2TS)                                     0.11       1.30 r
  U1409/Y (CLKINVX2TS)                                    0.12       1.42 f
  U1474/Y (CLKBUFX2TS)                                    0.20       1.62 f
  U1219/Y (CLKINVX2TS)                                    0.08       1.70 r
  U3231/Y (NAND2X1TS)                                     0.11       1.81 f
  U3233/Y (NAND2X2TS)                                     0.16       1.97 r
  U3450/Y (INVX2TS)                                       0.11       2.08 f
  U3451/Y (NOR2X1TS)                                      0.12       2.20 r
  alu_a_29i_r_reg_13_/D (DFFHQX2TS)                       0.00       2.20 r
  data arrival time                                                  2.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_13_/CK (DFFHQX2TS)                      0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.43


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U1246/Y (INVX4TS)                                       0.11       0.77 f
  U1375/Y (MXI2X2TS)                                      0.21       0.98 r
  U1208/Y (INVX2TS)                                       0.14       1.12 f
  U1203/Y (NAND2X2TS)                                     0.14       1.26 r
  U2428/Y (INVX2TS)                                       0.12       1.39 f
  U3487/Y (MXI2X1TS)                                      0.17       1.55 r
  U3488/Y (NAND2X1TS)                                     0.13       1.68 f
  u_fpalu_s2_br4_pp_r_reg_59_/D (EDFFX1TS)                0.00       1.68 f
  data arrival time                                                  1.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_59_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.75      -0.75
  data required time                                                -0.75
  --------------------------------------------------------------------------
  data required time                                                -0.75
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.43


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U2182/Y (NAND2X2TS)                                     0.11       1.42 f
  U1401/Y (NAND4X4TS)                                     0.14       1.56 r
  U3223/Y (INVX2TS)                                       0.08       1.65 f
  U2659/Y (NAND2X2TS)                                     0.08       1.73 r
  U3476/Y (NAND2X1TS)                                     0.11       1.84 f
  U3478/Y (NAND2X2TS)                                     0.16       2.00 r
  U3511/Y (AND2X2TS)                                      0.22       2.22 r
  alu_a_29i_r_reg_20_/D (DFFHQX2TS)                       0.00       2.22 r
  data arrival time                                                  2.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_20_/CK (DFFHQX2TS)                      0.00       0.00 r
  library setup time                                     -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.43


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U1425/Y (CLKINVX12TS)                                   0.08       0.55 f
  U1464/Y (NOR2X6TS)                                      0.17       0.72 r
  U2161/Y (CLKINVX12TS)                                   0.11       0.83 f
  U1521/Y (INVX8TS)                                       0.09       0.92 r
  U2104/Y (NAND2X2TS)                                     0.11       1.03 f
  U2108/Y (NAND4X4TS)                                     0.11       1.14 r
  U1300/Y (NAND2X2TS)                                     0.10       1.24 f
  U2787/Y (NAND4X2TS)                                     0.12       1.36 r
  U2123/Y (CLKINVX3TS)                                    0.10       1.46 f
  U1477/Y (CLKBUFX2TS)                                    0.20       1.66 f
  U1290/Y (CLKINVX3TS)                                    0.09       1.74 r
  U1302/Y (NAND2X2TS)                                     0.10       1.84 f
  U1301/Y (NAND2X4TS)                                     0.11       1.95 r
  U3454/Y (INVX2TS)                                       0.08       2.03 f
  U3990/Y (MXI2X1TS)                                      0.14       2.17 r
  alumux_dly_r_reg_14_/D (DFFHQX2TS)                      0.00       2.17 r
  data arrival time                                                  2.17

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_14_/CK (DFFHQX2TS)                     0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.43


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2450/Y (INVX6TS)                                       0.10       0.76 f
  U1499/Y (MXI2X4TS)                                      0.19       0.95 r
  U1238/Y (CLKINVX6TS)                                    0.17       1.12 f
  U1379/Y (NAND2X4TS)                                     0.11       1.23 r
  U2552/Y (INVX2TS)                                       0.09       1.32 f
  U1182/Y (NAND2X1TS)                                     0.17       1.49 r
  U3807/Y (INVX2TS)                                       0.14       1.63 f
  U4040/Y (INVX2TS)                                       0.10       1.72 r
  U4037/Y (NAND3X1TS)                                     0.13       1.85 f
  u_fpalu_s2_br4_pp_r_reg_33_/D (EDFFHQX1TS)              0.00       1.85 f
  data arrival time                                                  1.85

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_33_/CK (EDFFHQX1TS)             0.00       0.00 r
  library setup time                                     -0.57      -0.57
  data required time                                                -0.57
  --------------------------------------------------------------------------
  data required time                                                -0.57
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.42


  Startpoint: alu_a_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_24_/CK (DFFHQX2TS)                      0.00       0.00 r
  alu_a_29i_r_reg_24_/Q (DFFHQX2TS)                       0.35       0.35 f
  U2736/Y (NOR2X2TS)                                      0.13       0.48 r
  U2739/Y (AND3X6TS)                                      0.25       0.73 r
  U1677/Y (INVX2TS)                                       0.10       0.83 f
  U1201/Y (NAND2X1TS)                                     0.19       1.02 r
  U1578/Y (CLKBUFX2TS)                                    0.25       1.27 r
  U1892/Y (INVX2TS)                                       0.10       1.37 f
  U4010/Y (MXI2X1TS)                                      0.17       1.54 r
  U4011/Y (NAND2X1TS)                                     0.13       1.67 f
  u_fpalu_s2_br4_pp_r_reg_0_/D (EDFFX1TS)                 0.00       1.67 f
  data arrival time                                                  1.67

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_0_/CK (EDFFX1TS)                0.00       0.00 r
  library setup time                                     -0.75      -0.75
  data required time                                                -0.75
  --------------------------------------------------------------------------
  data required time                                                -0.75
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.42


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U2172/Y (NAND2X2TS)                                     0.11       1.16 f
  U2804/Y (NAND4X4TS)                                     0.13       1.29 r
  U2819/Y (NAND2X1TS)                                     0.13       1.42 f
  U2714/Y (NAND2X2TS)                                     0.12       1.53 r
  U3209/Y (INVX2TS)                                       0.09       1.63 f
  U1303/Y (NAND2X4TS)                                     0.09       1.71 r
  U1321/Y (NAND2X2TS)                                     0.10       1.81 f
  U1320/Y (NAND2X4TS)                                     0.11       1.93 r
  U1745/Y (INVX1TS)                                       0.09       2.01 f
  U3473/Y (MXI2X1TS)                                      0.14       2.16 r
  alumux_dly_r_reg_0_/D (DFFHQX2TS)                       0.00       2.16 r
  data arrival time                                                  2.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_0_/CK (DFFHQX2TS)                      0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.41


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U3888/Y (CLKBUFX2TS)                     0.25       1.49 f
  U3889/Y (CLKBUFX2TS)                     0.26       1.76 f
  U4065/Y (AOI22X1TS)                      0.25       2.00 r
  U4067/Y (NAND2X1TS)                      0.12       2.12 f
  alu_b_29i_r_reg_7_/D (DFFHQX1TS)         0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_7_/CK (DFFHQX1TS)        0.00       0.00 r
  library setup time                      -0.29      -0.29
  data required time                                 -0.29
  -----------------------------------------------------------
  data required time                                 -0.29
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.41


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U3888/Y (CLKBUFX2TS)                     0.25       1.49 f
  U3889/Y (CLKBUFX2TS)                     0.26       1.76 f
  U4168/Y (AOI22X1TS)                      0.25       2.00 r
  U4170/Y (NAND2X1TS)                      0.12       2.12 f
  alu_b_29i_r_reg_28_/D (DFFHQX1TS)        0.00       2.12 f
  data arrival time                                   2.12

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_28_/CK (DFFHQX1TS)       0.00       0.00 r
  library setup time                      -0.29      -0.29
  data required time                                 -0.29
  -----------------------------------------------------------
  data required time                                 -0.29
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.41


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U3215/Y (NAND2X1TS)                                     0.15       1.68 f
  U3216/Y (NAND3X2TS)                                     0.18       1.86 r
  U3954/Y (CLKMX2X2TS)                                    0.30       2.16 r
  alumux_dly_r_reg_5_/D (DFFQX1TS)                        0.00       2.16 r
  data arrival time                                                  2.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_5_/CK (DFFQX1TS)                       0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.41


  Startpoint: u_fpalu_s2_br4_pp_r_reg_48_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_48_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_48_/Q (EDFFX1TS)                0.63       0.63 f
  U2686/CO (ADDHX1TS)                                     0.34       0.97 f
  U2665/Y (OR2X4TS)                                       0.27       1.24 f
  U3259/Y (AOI21X2TS)                                     0.16       1.40 r
  U3260/Y (OAI21X2TS)                                     0.13       1.52 f
  U1576/Y (AOI21X2TS)                                     0.24       1.77 r
  U1640/Y (INVX2TS)                                       0.15       1.91 f
  U3322/Y (XNOR2X1TS)                                     0.22       2.13 f
  u_fpalu_s3_ps1_r_reg_6_/D (DFFHQX4TS)                   0.00       2.13 f
  data arrival time                                                  2.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_6_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -2.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.41


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1296/Y (NAND2X4TS)                                     0.07       1.10 f
  U2170/Y (NAND4X2TS)                                     0.10       1.20 r
  U2166/Y (NAND2X2TS)                                     0.11       1.31 f
  U1410/Y (OAI2BB1X4TS)                                   0.10       1.41 r
  U1383/Y (NOR2X4TS)                                      0.07       1.48 f
  U3217/Y (BUFX3TS)                                       0.19       1.67 f
  U2526/Y (OAI21X4TS)                                     0.20       1.87 r
  U4058/Y (CLKMX2X2TS)                                    0.29       2.15 r
  alumux_dly_r_reg_17_/D (DFFQX1TS)                       0.00       2.15 r
  data arrival time                                                  2.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_17_/CK (DFFQX1TS)                      0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.40


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U2172/Y (NAND2X2TS)                                     0.11       1.16 f
  U2804/Y (NAND4X4TS)                                     0.13       1.29 r
  U2819/Y (NAND2X1TS)                                     0.13       1.42 f
  U2714/Y (NAND2X2TS)                                     0.12       1.53 r
  U3209/Y (INVX2TS)                                       0.09       1.63 f
  U1303/Y (NAND2X4TS)                                     0.09       1.71 r
  U1306/Y (NAND2X2TS)                                     0.10       1.81 f
  U1305/Y (NAND2X4TS)                                     0.11       1.92 r
  U3466/Y (INVX2TS)                                       0.08       2.01 f
  U3472/Y (MXI2X1TS)                                      0.14       2.15 r
  alumux_dly_r_reg_11_/D (DFFHQX2TS)                      0.00       2.15 r
  data arrival time                                                  2.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_11_/CK (DFFHQX2TS)                     0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.40


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1396/Y (NOR2X6TS)                                      0.14       0.68 r
  U1469/Y (CLKINVX12TS)                                   0.12       0.80 f
  U1408/Y (INVX12TS)                                      0.10       0.90 r
  U1434/Y (NAND2X8TS)                                     0.09       0.99 f
  U1403/Y (NAND3X8TS)                                     0.11       1.10 r
  U1402/Y (NAND2X4TS)                                     0.08       1.19 f
  U2788/Y (NAND4X2TS)                                     0.11       1.30 r
  U1409/Y (CLKINVX2TS)                                    0.12       1.42 f
  U1474/Y (CLKBUFX2TS)                                    0.20       1.62 f
  U1219/Y (CLKINVX2TS)                                    0.08       1.70 r
  U1373/Y (NAND2X2TS)                                     0.10       1.81 f
  U1372/Y (NAND3X4TS)                                     0.13       1.94 r
  U4161/Y (AOI22X1TS)                                     0.13       2.07 f
  U4162/Y (NAND2X1TS)                                     0.12       2.19 r
  alu_a_29i_r_reg_2_/D (DFFHQX2TS)                        0.00       2.19 r
  data arrival time                                                  2.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_2_/CK (DFFHQX2TS)                       0.00       0.00 r
  library setup time                                     -0.22      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -2.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.40


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U1451/Y (NAND2X2TS)                                     0.08       1.13 f
  U2164/Y (NAND4X2TS)                                     0.11       1.25 r
  U2809/Y (NAND2X1TS)                                     0.15       1.40 f
  U2678/Y (NAND4X2TS)                                     0.18       1.59 r
  U3221/Y (INVX2TS)                                       0.10       1.68 f
  U2664/Y (NAND2X2TS)                                     0.09       1.78 r
  U1328/Y (NAND2X2TS)                                     0.11       1.89 f
  U1327/Y (NAND2X4TS)                                     0.11       2.00 r
  U4116/Y (AND2X2TS)                                      0.20       2.20 r
  alu_a_29i_r_reg_19_/D (DFFHQX4TS)                       0.00       2.20 r
  data arrival time                                                  2.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_19_/CK (DFFHQX4TS)                      0.00       0.00 r
  library setup time                                     -0.20      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.40


  Startpoint: alu_a_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_24_/CK (DFFHQX2TS)                      0.00       0.00 r
  alu_a_29i_r_reg_24_/Q (DFFHQX2TS)                       0.35       0.35 f
  U2736/Y (NOR2X2TS)                                      0.13       0.48 r
  U2739/Y (AND3X6TS)                                      0.25       0.73 r
  U1228/Y (INVX2TS)                                       0.14       0.88 f
  U2751/Y (MXI2X2TS)                                      0.27       1.14 f
  U2340/Y (INVX2TS)                                       0.20       1.34 r
  U1338/Y (INVX6TS)                                       0.10       1.44 f
  U1337/Y (INVX4TS)                                       0.08       1.53 r
  U3816/Y (OAI22X1TS)                                     0.12       1.64 f
  u_fpalu_s2_br4_pp_r_reg_67_/D (EDFFX1TS)                0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_67_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.40


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1396/Y (NOR2X6TS)                                      0.14       0.68 r
  U1469/Y (CLKINVX12TS)                                   0.12       0.80 f
  U1408/Y (INVX12TS)                                      0.10       0.90 r
  U1429/Y (NAND2X8TS)                                     0.08       0.98 f
  U2118/Y (NAND4X4TS)                                     0.12       1.10 r
  U2387/Y (NAND2X2TS)                                     0.11       1.21 f
  U1435/Y (NAND3X2TS)                                     0.11       1.31 r
  U1398/Y (CLKINVX2TS)                                    0.11       1.42 f
  U2464/Y (CLKBUFX2TS)                                    0.21       1.63 f
  U1771/Y (INVX2TS)                                       0.08       1.71 r
  U1293/Y (NAND2X2TS)                                     0.09       1.80 f
  U1292/Y (OAI2BB1X4TS)                                   0.12       1.91 r
  U3448/Y (INVX2TS)                                       0.08       2.00 f
  U3973/Y (MXI2X1TS)                                      0.14       2.14 r
  alumux_dly_r_reg_10_/D (DFFHQX2TS)                      0.00       2.14 r
  data arrival time                                                  2.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_10_/CK (DFFHQX2TS)                     0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.40


  Startpoint: alu_a_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_24_/CK (DFFHQX2TS)                      0.00       0.00 r
  alu_a_29i_r_reg_24_/Q (DFFHQX2TS)                       0.35       0.35 f
  U2736/Y (NOR2X2TS)                                      0.13       0.48 r
  U2739/Y (AND3X6TS)                                      0.25       0.73 r
  U1677/Y (INVX2TS)                                       0.10       0.83 f
  U1672/Y (MXI2X2TS)                                      0.19       1.03 r
  U2341/Y (INVX2TS)                                       0.15       1.18 f
  U2527/Y (INVX2TS)                                       0.13       1.31 r
  U3464/Y (MXI2X1TS)                                      0.19       1.50 r
  U1564/Y (OAI21X1TS)                                     0.14       1.64 f
  u_fpalu_s2_br4_pp_r_reg_4_/D (EDFFX1TS)                 0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_4_/CK (EDFFX1TS)                0.00       0.00 r
  library setup time                                     -0.75      -0.75
  data required time                                                -0.75
  --------------------------------------------------------------------------
  data required time                                                -0.75
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.40


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U1440/Y (CLKBUFX2TS)                                    0.20       1.73 r
  U1289/Y (NAND2X2TS)                                     0.10       1.83 f
  U1288/Y (NAND2X4TS)                                     0.11       1.94 r
  U2320/Y (CLKAND2X2TS)                                   0.25       2.19 r
  alu_a_29i_r_reg_16_/D (DFFHQX4TS)                       0.00       2.19 r
  data arrival time                                                  2.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_16_/CK (DFFHQX4TS)                      0.00       0.00 r
  library setup time                                     -0.20      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -2.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.39


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_19_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2405/Y (CLKINVX12TS)                                   0.07       0.64 r
  U1384/Y (INVX16TS)                                      0.06       0.70 f
  U1472/Y (BUFX6TS)                                       0.15       0.84 f
  U1257/Y (NAND2X1TS)                                     0.09       0.94 r
  U2813/Y (NAND4X1TS)                                     0.18       1.12 f
  U2814/Y (NAND2X1TS)                                     0.15       1.27 r
  U2678/Y (NAND4X2TS)                                     0.19       1.47 f
  U3221/Y (INVX2TS)                                       0.11       1.58 r
  U2664/Y (NAND2X2TS)                                     0.10       1.67 f
  U1328/Y (NAND2X2TS)                                     0.12       1.79 r
  U1327/Y (NAND2X4TS)                                     0.11       1.90 f
  alumux_self_fp29i_r_reg_19_/D (DFFNSRX1TS)              0.00       1.90 f
  data arrival time                                                  1.90

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_19_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.39


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFHQX4TS)        0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFHQX4TS)         0.29       0.29 r
  U1719/Y (INVX2TS)                                       0.08       0.37 f
  U1696/Y (INVX2TS)                                       0.07       0.45 r
  U1681/Y (NOR2X2TS)                                      0.08       0.52 f
  U1239/Y (CLKBUFX2TS)                                    0.23       0.75 f
  U3693/Y (NAND2X1TS)                                     0.13       0.88 r
  U3694/Y (NAND4X1TS)                                     0.22       1.10 f
  U1806/Y (MXI2X1TS)                                      0.34       1.44 r
  U3713/Y (MXI2X1TS)                                      0.26       1.70 f
  U1626/Y (NAND4BX1TS)                                    0.17       1.87 r
  U1620/Y (XOR2X1TS)                                      0.25       2.11 f
  u_fpalu_s3_rhs_r_reg_1_/D (DFFHQX4TS)                   0.00       2.11 f
  data arrival time                                                  2.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_1_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.39


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U1246/Y (INVX4TS)                                       0.11       0.77 f
  U1241/Y (MXI2X2TS)                                      0.21       0.98 r
  U1237/Y (INVX2TS)                                       0.16       1.14 f
  U2509/Y (NAND2X4TS)                                     0.11       1.25 r
  U2613/Y (INVX2TS)                                       0.09       1.34 f
  U3502/Y (MXI2X1TS)                                      0.16       1.51 r
  U3503/Y (NAND2X1TS)                                     0.13       1.64 f
  u_fpalu_s2_br4_pp_r_reg_23_/D (EDFFX1TS)                0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_23_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.75      -0.75
  data required time                                                -0.75
  --------------------------------------------------------------------------
  data required time                                                -0.75
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.39


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr_r_reg_1_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/QN (DFFRX4TS)                0.88       0.88 r
  U1359/Y (NOR3X4TS)                       0.09       0.97 f
  U2064/Y (NOR2X2TS)                       0.19       1.15 r
  U2859/Y (INVX2TS)                        0.14       1.30 f
  U2663/Y (AND2X4TS)                       0.18       1.48 f
  U4181/Y (OA21XLTS)                       0.40       1.89 f
  dmem_addr_r_reg_1_/D (DFFNSRX1TS)        0.00       1.89 f
  data arrival time                                   1.89

  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_addr_r_reg_1_/CKN (DFFNSRX1TS)      0.00       0.00 f
  library setup time                      -0.50      -0.50
  data required time                                 -0.50
  -----------------------------------------------------------
  data required time                                 -0.50
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.39


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U1425/Y (CLKINVX12TS)                                   0.08       0.55 f
  U1464/Y (NOR2X6TS)                                      0.17       0.72 r
  U2161/Y (CLKINVX12TS)                                   0.11       0.83 f
  U1521/Y (INVX8TS)                                       0.09       0.92 r
  U2102/Y (NAND2X4TS)                                     0.08       1.00 f
  U2131/Y (NAND4X4TS)                                     0.12       1.13 r
  U2440/Y (NAND2X2TS)                                     0.10       1.22 f
  U2147/Y (NAND4X2TS)                                     0.11       1.33 r
  U2793/Y (CLKINVX2TS)                                    0.12       1.45 f
  U2377/Y (CLKBUFX2TS)                                    0.21       1.66 f
  U1307/Y (CLKINVX3TS)                                    0.09       1.75 r
  U1309/Y (NAND2X2TS)                                     0.10       1.85 f
  U1308/Y (NAND2X4TS)                                     0.11       1.96 r
  U3452/Y (INVX2TS)                                       0.08       2.04 f
  U3453/Y (NOR2X1TS)                                      0.12       2.16 r
  alu_a_29i_r_reg_12_/D (DFFHQX2TS)                       0.00       2.16 r
  data arrival time                                                  2.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_12_/CK (DFFHQX2TS)                      0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.38


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_70_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U2184/Y (NOR2X4TS)                                      0.07       0.36 f
  U2716/Y (AND3X6TS)                                      0.22       0.58 f
  U1246/Y (INVX4TS)                                       0.13       0.71 r
  U2475/Y (CLKINVX3TS)                                    0.14       0.85 f
  U2235/Y (NAND2X2TS)                                     0.11       0.97 r
  U2618/Y (NAND2X2TS)                                     0.12       1.08 f
  U1864/Y (OA21X2TS)                                      0.30       1.38 f
  U2553/Y (INVX2TS)                                       0.12       1.50 r
  U3808/Y (OAI22X1TS)                                     0.13       1.63 f
  u_fpalu_s2_br4_pp_r_reg_70_/D (EDFFX1TS)                0.00       1.63 f
  data arrival time                                                  1.63

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_70_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.38


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U3888/Y (CLKBUFX2TS)                     0.25       1.49 f
  U3889/Y (CLKBUFX2TS)                     0.26       1.76 f
  U4142/Y (AOI22X1TS)                      0.25       2.00 r
  U4144/Y (NAND2X1TS)                      0.13       2.13 f
  alu_b_29i_r_reg_26_/D (DFFHQX4TS)        0.00       2.13 f
  data arrival time                                   2.13

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_26_/CK (DFFHQX4TS)       0.00       0.00 r
  library setup time                      -0.25      -0.25
  data required time                                 -0.25
  -----------------------------------------------------------
  data required time                                 -0.25
  data arrival time                                  -2.13
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.38


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U3888/Y (CLKBUFX2TS)                     0.25       1.49 f
  U3889/Y (CLKBUFX2TS)                     0.26       1.76 f
  U3890/Y (AOI22X1TS)                      0.25       2.00 r
  U3892/Y (NAND2X1TS)                      0.13       2.13 f
  alu_b_29i_r_reg_0_/D (DFFHQX4TS)         0.00       2.13 f
  data arrival time                                   2.13

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_0_/CK (DFFHQX4TS)        0.00       0.00 r
  library setup time                      -0.25      -0.25
  data required time                                 -0.25
  -----------------------------------------------------------
  data required time                                 -0.25
  data arrival time                                  -2.13
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.38


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_66_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U2184/Y (NOR2X4TS)                                      0.07       0.36 f
  U2716/Y (AND3X6TS)                                      0.22       0.58 f
  U1246/Y (INVX4TS)                                       0.13       0.71 r
  U2475/Y (CLKINVX3TS)                                    0.14       0.85 f
  U2235/Y (NAND2X2TS)                                     0.11       0.97 r
  U2618/Y (NAND2X2TS)                                     0.12       1.08 f
  U1864/Y (OA21X2TS)                                      0.30       1.38 f
  U1804/Y (INVX2TS)                                       0.13       1.51 r
  U3815/Y (OAI22X1TS)                                     0.11       1.62 f
  u_fpalu_s2_br4_pp_r_reg_66_/D (EDFFX1TS)                0.00       1.62 f
  data arrival time                                                  1.62

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_66_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.38


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U2068/Y (CLKBUFX2TS)                     0.22       1.46 f
  U3893/Y (CLKBUFX2TS)                     0.25       1.71 f
  U3894/Y (AOI22X1TS)                      0.25       1.96 r
  U3896/Y (NAND2X1TS)                      0.12       2.08 f
  alu_b_29i_r_reg_6_/D (DFFHQX2TS)         0.00       2.08 f
  data arrival time                                   2.08

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_6_/CK (DFFHQX2TS)        0.00       0.00 r
  library setup time                      -0.30      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -2.08
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.38


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFHQX4TS)        0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFHQX4TS)         0.30       0.30 f
  U1719/Y (INVX2TS)                                       0.10       0.40 r
  U1696/Y (INVX2TS)                                       0.07       0.47 f
  U1681/Y (NOR2X2TS)                                      0.15       0.62 r
  U1582/Y (CLKBUFX2TS)                                    0.22       0.84 r
  U3661/Y (NAND2X1TS)                                     0.10       0.95 f
  U3662/Y (NAND4X1TS)                                     0.21       1.16 r
  U3725/Y (OAI22X1TS)                                     0.19       1.35 f
  U1566/Y (NAND4BX1TS)                                    0.32       1.66 f
  U3731/Y (AOI2BB1X1TS)                                   0.18       1.84 r
  U2302/Y (XOR2XLTS)                                      0.21       2.05 r
  u_fpalu_s3_rhs_r_reg_2_/D (DFFHQX4TS)                   0.00       2.05 r
  data arrival time                                                  2.05

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_2_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.33      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -2.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.38


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U1425/Y (CLKINVX12TS)                                   0.08       0.55 f
  U1464/Y (NOR2X6TS)                                      0.17       0.72 r
  U2161/Y (CLKINVX12TS)                                   0.11       0.83 f
  U1521/Y (INVX8TS)                                       0.09       0.92 r
  U2104/Y (NAND2X2TS)                                     0.11       1.03 f
  U2108/Y (NAND4X4TS)                                     0.11       1.14 r
  U1300/Y (NAND2X2TS)                                     0.10       1.24 f
  U2787/Y (NAND4X2TS)                                     0.12       1.36 r
  U2123/Y (CLKINVX3TS)                                    0.10       1.46 f
  U1477/Y (CLKBUFX2TS)                                    0.20       1.66 f
  U1290/Y (CLKINVX3TS)                                    0.09       1.74 r
  U1302/Y (NAND2X2TS)                                     0.10       1.84 f
  U1301/Y (NAND2X4TS)                                     0.11       1.95 r
  U3454/Y (INVX2TS)                                       0.08       2.03 f
  U3455/Y (NOR2X1TS)                                      0.12       2.15 r
  alu_a_29i_r_reg_14_/D (DFFHQX2TS)                       0.00       2.15 r
  data arrival time                                                  2.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_14_/CK (DFFHQX2TS)                      0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.38


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2114/Y (NAND2X2TS)                                     0.11       0.68 r
  U2483/Y (NAND4X2TS)                                     0.19       0.87 f
  U2482/Y (INVX2TS)                                       0.14       1.00 r
  U2781/Y (AOI2BB2X4TS)                                   0.20       1.20 r
  U2433/Y (AOI2BB2X1TS)                                   0.36       1.56 r
  U1295/Y (OAI21X4TS)                                     0.21       1.77 f
  U3514/Y (AOI22X1TS)                                     0.18       1.95 r
  U3515/Y (NAND2X1TS)                                     0.13       2.08 f
  alu_a_29i_r_reg_6_/D (DFFHQX2TS)                        0.00       2.08 f
  data arrival time                                                  2.08

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_6_/CK (DFFHQX2TS)                       0.00       0.00 r
  library setup time                                     -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -2.08
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.38


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U2184/Y (NOR2X4TS)                                      0.07       0.36 f
  U2716/Y (AND3X6TS)                                      0.22       0.58 f
  U1246/Y (INVX4TS)                                       0.13       0.71 r
  U2475/Y (CLKINVX3TS)                                    0.14       0.85 f
  U2235/Y (NAND2X2TS)                                     0.11       0.97 r
  U2618/Y (NAND2X2TS)                                     0.12       1.08 f
  U1864/Y (OA21X2TS)                                      0.30       1.38 f
  U2553/Y (INVX2TS)                                       0.12       1.50 r
  U3817/Y (OAI22X1TS)                                     0.12       1.62 f
  u_fpalu_s2_br4_pp_r_reg_69_/D (EDFFX1TS)                0.00       1.62 f
  data arrival time                                                  1.62

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_69_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.38


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_9_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1386/Y (NOR2X8TS)                                      0.07       0.57 f
  U2136/Y (CLKINVX12TS)                                   0.07       0.64 r
  U2088/Y (INVX12TS)                                      0.06       0.70 f
  U2103/Y (NAND2X2TS)                                     0.11       0.81 r
  U1452/Y (NAND4X1TS)                                     0.22       1.04 f
  U1443/Y (NAND2X2TS)                                     0.18       1.22 r
  U1401/Y (NAND4X4TS)                                     0.17       1.39 f
  U3223/Y (INVX2TS)                                       0.09       1.48 r
  U2659/Y (NAND2X2TS)                                     0.09       1.57 f
  U3224/Y (NAND2X1TS)                                     0.12       1.68 r
  U3227/Y (NAND2X2TS)                                     0.17       1.85 f
  alumux_self_fp29i_r_reg_9_/D (DFFNSRX1TS)               0.00       1.85 f
  data arrival time                                                  1.85

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_9_/CKN (DFFNSRX1TS)             0.00       0.00 f
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.37


  Startpoint: u_fpalu_s2_br4_pp_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_12_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_12_/Q (EDFFX1TS)                0.63       0.63 f
  U2705/CO (ADDHX1TS)                                     0.34       0.97 f
  U2666/Y (OR2X4TS)                                       0.27       1.24 f
  U2682/Y (AOI21X2TS)                                     0.16       1.40 r
  U3337/Y (OAI21X2TS)                                     0.15       1.55 f
  U3341/Y (AOI21X4TS)                                     0.22       1.76 r
  U2206/Y (INVX2TS)                                       0.12       1.88 f
  U3414/Y (XNOR2X1TS)                                     0.21       2.10 f
  u_fpalu_s3_ps0_r_reg_6_/D (DFFHQX4TS)                   0.00       2.10 f
  data arrival time                                                  2.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_6_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.37


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U2184/Y (NOR2X4TS)                                      0.07       0.36 f
  U2716/Y (AND3X6TS)                                      0.22       0.58 f
  U1246/Y (INVX4TS)                                       0.13       0.71 r
  U2475/Y (CLKINVX3TS)                                    0.14       0.85 f
  U2235/Y (NAND2X2TS)                                     0.11       0.97 r
  U2618/Y (NAND2X2TS)                                     0.12       1.08 f
  U1864/Y (OA21X2TS)                                      0.30       1.38 f
  U1804/Y (INVX2TS)                                       0.13       1.51 r
  U1786/Y (NOR2X1TS)                                      0.08       1.59 f
  u_fpalu_s2_br4_pp_r_reg_60_/D (EDFFX2TS)                0.00       1.59 f
  data arrival time                                                  1.59

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_60_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.78      -0.78
  data required time                                                -0.78
  --------------------------------------------------------------------------
  data required time                                                -0.78
  data arrival time                                                 -1.59
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.37


  Startpoint: alu_a_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_24_/CK (DFFHQX2TS)                      0.00       0.00 r
  alu_a_29i_r_reg_24_/Q (DFFHQX2TS)                       0.35       0.35 f
  U2736/Y (NOR2X2TS)                                      0.13       0.48 r
  U2739/Y (AND3X6TS)                                      0.25       0.73 r
  U1677/Y (INVX2TS)                                       0.10       0.83 f
  U1664/Y (OR2X2TS)                                       0.32       1.15 f
  U2740/Y (INVX2TS)                                       0.14       1.30 r
  U3505/Y (MXI2X1TS)                                      0.18       1.48 r
  U3506/Y (OAI21XLTS)                                     0.14       1.62 f
  u_fpalu_s2_br4_pp_r_reg_10_/D (EDFFX1TS)                0.00       1.62 f
  data arrival time                                                  1.62

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_10_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.75      -0.75
  data required time                                                -0.75
  --------------------------------------------------------------------------
  data required time                                                -0.75
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.37


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U2172/Y (NAND2X2TS)                                     0.11       1.16 f
  U2804/Y (NAND4X4TS)                                     0.13       1.29 r
  U2819/Y (NAND2X1TS)                                     0.13       1.42 f
  U2714/Y (NAND2X2TS)                                     0.12       1.53 r
  U3209/Y (INVX2TS)                                       0.09       1.63 f
  U1303/Y (NAND2X4TS)                                     0.09       1.71 r
  U1321/Y (NAND2X2TS)                                     0.10       1.81 f
  U1320/Y (NAND2X4TS)                                     0.11       1.93 r
  U3508/Y (AOI22X1TS)                                     0.11       2.04 f
  U3509/Y (NAND2X1TS)                                     0.12       2.15 r
  alu_a_29i_r_reg_0_/D (DFFHQX2TS)                        0.00       2.15 r
  data arrival time                                                  2.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_0_/CK (DFFHQX2TS)                       0.00       0.00 r
  library setup time                                     -0.22      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.37


  Startpoint: alu_a_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_24_/CK (DFFHQX2TS)                      0.00       0.00 r
  alu_a_29i_r_reg_24_/Q (DFFHQX2TS)                       0.35       0.35 f
  U2736/Y (NOR2X2TS)                                      0.13       0.48 r
  U2739/Y (AND3X6TS)                                      0.25       0.73 r
  U1677/Y (INVX2TS)                                       0.10       0.83 f
  U1664/Y (OR2X2TS)                                       0.32       1.15 f
  U2740/Y (INVX2TS)                                       0.14       1.30 r
  U3494/Y (MXI2X1TS)                                      0.19       1.49 r
  U3497/Y (NAND2X1TS)                                     0.13       1.62 f
  u_fpalu_s2_br4_pp_r_reg_35_/D (EDFFX1TS)                0.00       1.62 f
  data arrival time                                                  1.62

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_35_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.75      -0.75
  data required time                                                -0.75
  --------------------------------------------------------------------------
  data required time                                                -0.75
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.36


  Startpoint: u_fpalu_s2_mmux_rhs_r_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_14_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_rhs_r_reg_14_/Q (DFFQX1TS)              0.72       0.72 f
  U1715/Y (INVX2TS)                                       0.10       0.83 r
  U2010/Y (INVX2TS)                                       0.07       0.90 f
  U3676/Y (NAND2X1TS)                                     0.10       1.00 r
  U1648/Y (NAND4XLTS)                                     0.22       1.22 f
  U3679/Y (MXI2X1TS)                                      0.29       1.51 r
  U3739/Y (MXI2X1TS)                                      0.20       1.71 f
  U3741/Y (NAND2X1TS)                                     0.13       1.84 r
  U2293/Y (XOR2XLTS)                                      0.19       2.03 r
  u_fpalu_s3_rhs_r_reg_0_/D (DFFHQX4TS)                   0.00       2.03 r
  data arrival time                                                  2.03

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_0_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.33      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.36


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2114/Y (NAND2X2TS)                                     0.11       0.68 r
  U2483/Y (NAND4X2TS)                                     0.19       0.87 f
  U2482/Y (INVX2TS)                                       0.14       1.00 r
  U2781/Y (AOI2BB2X4TS)                                   0.20       1.20 r
  U2433/Y (AOI2BB2X1TS)                                   0.36       1.56 r
  U1295/Y (OAI21X4TS)                                     0.21       1.77 f
  U1153/Y (MX2X2TS)                                       0.27       2.04 f
  alumux_dly_r_reg_6_/D (DFFQX4TS)                        0.00       2.04 f
  data arrival time                                                  2.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_6_/CK (DFFQX4TS)                       0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.36


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_20_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1386/Y (NOR2X8TS)                                      0.07       0.57 f
  U2136/Y (CLKINVX12TS)                                   0.07       0.64 r
  U2088/Y (INVX12TS)                                      0.06       0.70 f
  U2103/Y (NAND2X2TS)                                     0.11       0.81 r
  U1452/Y (NAND4X1TS)                                     0.22       1.04 f
  U1443/Y (NAND2X2TS)                                     0.18       1.22 r
  U1401/Y (NAND4X4TS)                                     0.17       1.39 f
  U3223/Y (INVX2TS)                                       0.09       1.48 r
  U2659/Y (NAND2X2TS)                                     0.09       1.57 f
  U3476/Y (NAND2X1TS)                                     0.12       1.68 r
  U3478/Y (NAND2X2TS)                                     0.16       1.84 f
  alumux_self_fp29i_r_reg_20_/D (DFFNSRX1TS)              0.00       1.84 f
  data arrival time                                                  1.84

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_20_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.36


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1296/Y (NAND2X4TS)                                     0.07       1.10 f
  U1259/Y (NAND4X1TS)                                     0.11       1.22 r
  U1541/Y (NAND2X1TS)                                     0.14       1.36 f
  U2688/Y (NAND4X2TS)                                     0.17       1.53 r
  U2687/Y (AOI2BB1X4TS)                                   0.12       1.65 f
  U2525/Y (OAI21X4TS)                                     0.20       1.85 r
  U2304/Y (MX2X1TS)                                       0.25       2.10 r
  alumux_dly_r_reg_21_/D (DFFQX1TS)                       0.00       2.10 r
  data arrival time                                                  2.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_21_/CK (DFFQX1TS)                      0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.35


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_7_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1386/Y (NOR2X8TS)                                      0.07       0.57 f
  U2136/Y (CLKINVX12TS)                                   0.07       0.64 r
  U2088/Y (INVX12TS)                                      0.06       0.70 f
  U2100/Y (NAND2X8TS)                                     0.07       0.77 r
  U2143/Y (NAND4X4TS)                                     0.14       0.91 f
  U2790/Y (NAND2X2TS)                                     0.10       1.01 r
  U2141/Y (NAND3X2TS)                                     0.10       1.12 f
  U1498/Y (CLKINVX3TS)                                    0.09       1.20 r
  U1497/Y (CLKBUFX2TS)                                    0.15       1.36 r
  U1220/Y (CLKINVX2TS)                                    0.09       1.44 f
  U1364/Y (AOI22X2TS)                                     0.25       1.69 r
  U1363/Y (NAND2X4TS)                                     0.16       1.85 f
  alumux_self_fp29i_r_reg_7_/D (DFFNSRX1TS)               0.00       1.85 f
  data arrival time                                                  1.85

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_7_/CKN (DFFNSRX1TS)             0.00       0.00 f
  library setup time                                     -0.50      -0.50
  data required time                                                -0.50
  --------------------------------------------------------------------------
  data required time                                                -0.50
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.35


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U1406/Y (NAND2X4TS)                                     0.07       1.12 f
  U2430/Y (NAND4X2TS)                                     0.09       1.21 r
  U2784/Y (AOI22X2TS)                                     0.12       1.34 f
  U3219/Y (NAND3X1TS)                                     0.17       1.51 r
  U3742/Y (NAND2X1TS)                                     0.14       1.65 f
  U3744/Y (NAND2X2TS)                                     0.16       1.81 r
  U3897/Y (CLKMX2X2TS)                                    0.28       2.10 r
  alumux_dly_r_reg_18_/D (DFFQX1TS)                       0.00       2.10 r
  data arrival time                                                  2.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_18_/CK (DFFQX1TS)                      0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.35


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1396/Y (NOR2X6TS)                                      0.14       0.68 r
  U1469/Y (CLKINVX12TS)                                   0.12       0.80 f
  U1408/Y (INVX12TS)                                      0.10       0.90 r
  U1429/Y (NAND2X8TS)                                     0.08       0.98 f
  U2118/Y (NAND4X4TS)                                     0.12       1.10 r
  U2387/Y (NAND2X2TS)                                     0.11       1.21 f
  U1435/Y (NAND3X2TS)                                     0.11       1.31 r
  U1398/Y (CLKINVX2TS)                                    0.11       1.42 f
  U2464/Y (CLKBUFX2TS)                                    0.21       1.63 f
  U1771/Y (INVX2TS)                                       0.08       1.71 r
  U1293/Y (NAND2X2TS)                                     0.09       1.80 f
  U1292/Y (OAI2BB1X4TS)                                   0.12       1.91 r
  U3448/Y (INVX2TS)                                       0.08       2.00 f
  U3449/Y (NOR2X1TS)                                      0.12       2.12 r
  alu_a_29i_r_reg_10_/D (DFFHQX2TS)                       0.00       2.12 r
  data arrival time                                                  2.12

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_10_/CK (DFFHQX2TS)                      0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.34


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2409/Y (INVX4TS)                                       0.11       0.78 f
  U1197/Y (NAND2X1TS)                                     0.13       0.91 r
  U3462/Y (NOR2X1TS)                                      0.11       1.02 f
  U1571/Y (CLKBUFX2TS)                                    0.24       1.26 f
  U3752/Y (MXI2X1TS)                                      0.19       1.45 r
  U2603/Y (OAI21XLTS)                                     0.14       1.59 f
  u_fpalu_s2_br4_pp_r_reg_8_/D (EDFFX1TS)                 0.00       1.59 f
  data arrival time                                                  1.59

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_8_/CK (EDFFX1TS)                0.00       0.00 r
  library setup time                                     -0.75      -0.75
  data required time                                                -0.75
  --------------------------------------------------------------------------
  data required time                                                -0.75
  data arrival time                                                 -1.59
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.34


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2409/Y (INVX4TS)                                       0.11       0.78 f
  U1197/Y (NAND2X1TS)                                     0.13       0.91 r
  U3462/Y (NOR2X1TS)                                      0.11       1.02 f
  U1653/Y (CLKBUFX2TS)                                    0.24       1.26 f
  U3747/Y (MXI2X1TS)                                      0.19       1.45 r
  U2604/Y (OAI21XLTS)                                     0.14       1.59 f
  u_fpalu_s2_br4_pp_r_reg_7_/D (EDFFX1TS)                 0.00       1.59 f
  data arrival time                                                  1.59

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_7_/CK (EDFFX1TS)                0.00       0.00 r
  library setup time                                     -0.75      -0.75
  data required time                                                -0.75
  --------------------------------------------------------------------------
  data required time                                                -0.75
  data arrival time                                                 -1.59
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.34


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2409/Y (INVX4TS)                                       0.11       0.78 f
  U1197/Y (NAND2X1TS)                                     0.13       0.91 r
  U3462/Y (NOR2X1TS)                                      0.11       1.02 f
  U1653/Y (CLKBUFX2TS)                                    0.24       1.26 f
  U3755/Y (MXI2X1TS)                                      0.19       1.45 r
  U2601/Y (OAI21XLTS)                                     0.14       1.59 f
  u_fpalu_s2_br4_pp_r_reg_9_/D (EDFFX1TS)                 0.00       1.59 f
  data arrival time                                                  1.59

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_9_/CK (EDFFX1TS)                0.00       0.00 r
  library setup time                                     -0.75      -0.75
  data required time                                                -0.75
  --------------------------------------------------------------------------
  data required time                                                -0.75
  data arrival time                                                 -1.59
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.34


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U2172/Y (NAND2X2TS)                                     0.11       1.16 f
  U2804/Y (NAND4X4TS)                                     0.13       1.29 r
  U2819/Y (NAND2X1TS)                                     0.13       1.42 f
  U2714/Y (NAND2X2TS)                                     0.12       1.53 r
  U3209/Y (INVX2TS)                                       0.09       1.63 f
  U1303/Y (NAND2X4TS)                                     0.09       1.71 r
  U1306/Y (NAND2X2TS)                                     0.10       1.81 f
  U1305/Y (NAND2X4TS)                                     0.11       1.92 r
  U3466/Y (INVX2TS)                                       0.08       2.01 f
  U3467/Y (NOR2X1TS)                                      0.11       2.11 r
  alu_a_29i_r_reg_11_/D (DFFHQX2TS)                       0.00       2.11 r
  data arrival time                                                  2.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_11_/CK (DFFHQX2TS)                      0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -2.11
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.34


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFHQX4TS)        0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFHQX4TS)         0.30       0.30 f
  U1719/Y (INVX2TS)                                       0.10       0.40 r
  U1696/Y (INVX2TS)                                       0.07       0.47 f
  U1681/Y (NOR2X2TS)                                      0.15       0.62 r
  U1583/Y (BUFX3TS)                                       0.20       0.82 r
  U1903/Y (BUFX3TS)                                       0.17       0.98 r
  U3671/Y (NAND2X1TS)                                     0.10       1.08 f
  U3674/Y (NAND4X1TS)                                     0.16       1.24 r
  U3765/Y (NAND2X1TS)                                     0.13       1.37 f
  U2244/Y (OAI21XLTS)                                     0.11       1.48 r
  U2224/Y (AOI2BB1XLTS)                                   0.13       1.61 f
  U2223/Y (OAI21XLTS)                                     0.14       1.75 r
  U2222/Y (XOR2XLTS)                                      0.26       2.01 r
  u_fpalu_s3_rhs_r_reg_4_/D (DFFHQX4TS)                   0.00       2.01 r
  data arrival time                                                  2.01

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_4_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.33      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.34


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[22]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U1455/Y (NOR3X2TS)                                      0.12       1.65 f
  U2159/Y (NAND3BX2TS)                                    0.15       1.80 r
  U2158/Y (CLKINVX6TS)                                    0.14       1.94 f
  U1525/Y (NAND2X2TS)                                     0.11       2.05 r
  U2085/Y (NAND2X2TS)                                     0.12       2.17 f
  U1421/Y (NAND2BX4TS)                                    0.12       2.29 r
  dout_29i[22] (out)                                      0.00       2.29 r
  data arrival time                                                  2.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.34


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U2068/Y (CLKBUFX2TS)                     0.22       1.46 f
  U3914/Y (CLKBUFX2TS)                     0.25       1.71 f
  U3926/Y (AOI22X1TS)                      0.25       1.96 r
  U3928/Y (NAND2X1TS)                      0.13       2.09 f
  alu_b_29i_r_reg_22_/D (DFFHQX4TS)        0.00       2.09 f
  data arrival time                                   2.09

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)       0.00       0.00 r
  library setup time                      -0.25      -0.25
  data required time                                 -0.25
  -----------------------------------------------------------
  data required time                                 -0.25
  data arrival time                                  -2.09
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.34


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U2068/Y (CLKBUFX2TS)                     0.22       1.46 f
  U3914/Y (CLKBUFX2TS)                     0.25       1.71 f
  U3923/Y (AOI22X1TS)                      0.25       1.96 r
  U3925/Y (NAND2X1TS)                      0.13       2.09 f
  alu_b_29i_r_reg_23_/D (DFFHQX4TS)        0.00       2.09 f
  data arrival time                                   2.09

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)       0.00       0.00 r
  library setup time                      -0.25      -0.25
  data required time                                 -0.25
  -----------------------------------------------------------
  data required time                                 -0.25
  data arrival time                                  -2.09
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.34


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U2068/Y (CLKBUFX2TS)                     0.22       1.46 f
  U3914/Y (CLKBUFX2TS)                     0.25       1.71 f
  U3918/Y (AOI22X1TS)                      0.25       1.96 r
  U3920/Y (NAND2X1TS)                      0.13       2.09 f
  alu_b_29i_r_reg_24_/D (DFFHQX4TS)        0.00       2.09 f
  data arrival time                                   2.09

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_24_/CK (DFFHQX4TS)       0.00       0.00 r
  library setup time                      -0.25      -0.25
  data required time                                 -0.25
  -----------------------------------------------------------
  data required time                                 -0.25
  data arrival time                                  -2.09
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.34


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U2068/Y (CLKBUFX2TS)                     0.22       1.46 f
  U3893/Y (CLKBUFX2TS)                     0.25       1.71 f
  U4139/Y (AOI22X1TS)                      0.25       1.96 r
  U4141/Y (NAND2X1TS)                      0.13       2.09 f
  alu_b_29i_r_reg_25_/D (DFFHQX4TS)        0.00       2.09 f
  data arrival time                                   2.09

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_25_/CK (DFFHQX4TS)       0.00       0.00 r
  library setup time                      -0.25      -0.25
  data required time                                 -0.25
  -----------------------------------------------------------
  data required time                                 -0.25
  data arrival time                                  -2.09
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.34


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U2068/Y (CLKBUFX2TS)                     0.22       1.46 f
  U3893/Y (CLKBUFX2TS)                     0.25       1.71 f
  U3945/Y (AOI22X1TS)                      0.25       1.96 r
  U3947/Y (NAND2X1TS)                      0.13       2.09 f
  alu_b_29i_r_reg_8_/D (DFFHQX4TS)         0.00       2.09 f
  data arrival time                                   2.09

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_8_/CK (DFFHQX4TS)        0.00       0.00 r
  library setup time                      -0.25      -0.25
  data required time                                 -0.25
  -----------------------------------------------------------
  data required time                                 -0.25
  data arrival time                                  -2.09
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.34


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U2068/Y (CLKBUFX2TS)                     0.22       1.46 f
  U3914/Y (CLKBUFX2TS)                     0.25       1.71 f
  U3915/Y (AOI22X1TS)                      0.25       1.96 r
  U3917/Y (NAND2X1TS)                      0.13       2.09 f
  alu_b_29i_r_reg_1_/D (DFFHQX4TS)         0.00       2.09 f
  data arrival time                                   2.09

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_1_/CK (DFFHQX4TS)        0.00       0.00 r
  library setup time                      -0.25      -0.25
  data required time                                 -0.25
  -----------------------------------------------------------
  data required time                                 -0.25
  data arrival time                                  -2.09
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.34


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U2068/Y (CLKBUFX2TS)                     0.22       1.46 f
  U3893/Y (CLKBUFX2TS)                     0.25       1.71 f
  U3929/Y (AOI22X1TS)                      0.25       1.96 r
  U3931/Y (NAND2X1TS)                      0.13       2.09 f
  alu_b_29i_r_reg_9_/D (DFFHQX4TS)         0.00       2.09 f
  data arrival time                                   2.09

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_9_/CK (DFFHQX4TS)        0.00       0.00 r
  library setup time                      -0.25      -0.25
  data required time                                 -0.25
  -----------------------------------------------------------
  data required time                                 -0.25
  data arrival time                                  -2.09
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.34


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U3215/Y (NAND2X1TS)                                     0.15       1.68 f
  U3216/Y (NAND3X2TS)                                     0.18       1.86 r
  U4156/Y (AOI22X1TS)                                     0.15       2.00 f
  U4157/Y (NAND2X1TS)                                     0.12       2.13 r
  alu_a_29i_r_reg_5_/D (DFFHQX4TS)                        0.00       2.13 r
  data arrival time                                                  2.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_5_/CK (DFFHQX4TS)                       0.00       0.00 r
  library setup time                                     -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -2.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.33


  Startpoint: u_fpalu_s2_mmux_rhs_r_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_14_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_rhs_r_reg_14_/Q (DFFQX1TS)              0.72       0.72 f
  U1715/Y (INVX2TS)                                       0.10       0.83 r
  U2010/Y (INVX2TS)                                       0.07       0.90 f
  U3676/Y (NAND2X1TS)                                     0.10       1.00 r
  U1648/Y (NAND4XLTS)                                     0.22       1.22 f
  U3699/Y (MXI2X1TS)                                      0.27       1.49 r
  U3700/Y (MXI2X1TS)                                      0.20       1.69 f
  U3701/Y (NAND2X1TS)                                     0.14       1.82 r
  U1621/Y (XOR2X1TS)                                      0.23       2.05 f
  u_fpalu_s3_rhs_r_reg_12_/D (DFFHQX4TS)                  0.00       2.05 f
  data arrival time                                                  2.05

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_12_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.32


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_15_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2410/Y (CLKINVX12TS)                                   0.07       0.63 r
  U1417/Y (INVX4TS)                                       0.08       0.71 f
  U2806/Y (NAND2X1TS)                                     0.13       0.84 r
  U2164/Y (NAND4X2TS)                                     0.17       1.01 f
  U2375/Y (NAND2X2TS)                                     0.12       1.13 r
  U2807/Y (NAND4X2TS)                                     0.18       1.31 f
  U2434/Y (CLKINVX1TS)                                    0.13       1.44 r
  U2435/Y (INVX2TS)                                       0.08       1.52 f
  U3236/Y (NAND2X1TS)                                     0.11       1.63 r
  U3238/Y (NAND2X2TS)                                     0.16       1.80 f
  alumux_self_fp29i_r_reg_15_/D (DFFNSRX1TS)              0.00       1.80 f
  data arrival time                                                  1.80

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_15_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.32


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[15]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U2172/Y (NAND2X2TS)                                     0.11       1.16 f
  U2804/Y (NAND4X4TS)                                     0.13       1.29 r
  U2173/Y (NAND2X2TS)                                     0.10       1.39 f
  U2807/Y (NAND4X2TS)                                     0.13       1.52 r
  U2434/Y (CLKINVX1TS)                                    0.13       1.65 f
  U2435/Y (INVX2TS)                                       0.10       1.75 r
  U3236/Y (NAND2X1TS)                                     0.11       1.86 f
  U3238/Y (NAND2X2TS)                                     0.16       2.02 r
  U3239/Y (CLKBUFX2TS)                                    0.24       2.26 r
  dout_29i[15] (out)                                      0.00       2.26 r
  data arrival time                                                  2.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.31


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U2768/Y (AND2X4TS)                       0.23       1.34 r
  U1312/Y (BUFX12TS)                       0.15       1.48 r
  U1311/Y (INVX8TS)                        0.05       1.53 f
  U2019/Y (OR2X4TS)                        0.22       1.76 f
  U1960/Y (INVX2TS)                        0.11       1.87 r
  U3958/Y (AOI22X1TS)                      0.12       1.99 f
  U3960/Y (NAND2X1TS)                      0.11       2.10 r
  alu_b_29i_r_reg_4_/D (DFFHQX4TS)         0.00       2.10 r
  data arrival time                                   2.10

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_4_/CK (DFFHQX4TS)        0.00       0.00 r
  library setup time                      -0.21      -0.21
  data required time                                 -0.21
  -----------------------------------------------------------
  data required time                                 -0.21
  data arrival time                                  -2.10
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.31


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U2768/Y (AND2X4TS)                       0.23       1.34 r
  U1312/Y (BUFX12TS)                       0.15       1.48 r
  U1311/Y (INVX8TS)                        0.05       1.53 f
  U2019/Y (OR2X4TS)                        0.22       1.76 f
  U1959/Y (INVX2TS)                        0.11       1.87 r
  U3955/Y (AOI22X1TS)                      0.12       1.99 f
  U3957/Y (NAND2X1TS)                      0.11       2.10 r
  alu_b_29i_r_reg_5_/D (DFFHQX4TS)         0.00       2.10 r
  data arrival time                                   2.10

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_5_/CK (DFFHQX4TS)        0.00       0.00 r
  library setup time                      -0.21      -0.21
  data required time                                 -0.21
  -----------------------------------------------------------
  data required time                                 -0.21
  data arrival time                                  -2.10
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.31


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U2768/Y (AND2X4TS)                       0.23       1.34 r
  U1312/Y (BUFX12TS)                       0.15       1.48 r
  U1311/Y (INVX8TS)                        0.05       1.53 f
  U2019/Y (OR2X4TS)                        0.22       1.76 f
  U1961/Y (INVX2TS)                        0.11       1.87 r
  U3961/Y (AOI22X1TS)                      0.12       1.99 f
  U3963/Y (NAND2X1TS)                      0.11       2.10 r
  alu_b_29i_r_reg_3_/D (DFFHQX4TS)         0.00       2.10 r
  data arrival time                                   2.10

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_3_/CK (DFFHQX4TS)        0.00       0.00 r
  library setup time                      -0.21      -0.21
  data required time                                 -0.21
  -----------------------------------------------------------
  data required time                                 -0.21
  data arrival time                                  -2.10
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.31


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U2768/Y (AND2X4TS)                       0.23       1.34 r
  U1312/Y (BUFX12TS)                       0.15       1.48 r
  U1311/Y (INVX8TS)                        0.05       1.53 f
  U2019/Y (OR2X4TS)                        0.22       1.76 f
  U1960/Y (INVX2TS)                        0.11       1.87 r
  U3965/Y (AOI22X1TS)                      0.12       1.99 f
  U3967/Y (NAND2X1TS)                      0.11       2.10 r
  alu_b_29i_r_reg_2_/D (DFFHQX4TS)         0.00       2.10 r
  data arrival time                                   2.10

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_2_/CK (DFFHQX4TS)        0.00       0.00 r
  library setup time                      -0.21      -0.21
  data required time                                 -0.21
  -----------------------------------------------------------
  data required time                                 -0.21
  data arrival time                                  -2.10
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.31


  Startpoint: u_fpalu_s2_br4_pp_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_12_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_12_/Q (EDFFX1TS)                0.65       0.65 r
  U2705/CO (ADDHX1TS)                                     0.27       0.93 r
  U2666/Y (OR2X4TS)                                       0.19       1.12 r
  U3330/Y (NAND2X1TS)                                     0.13       1.24 f
  U3337/Y (OAI21X2TS)                                     0.24       1.48 r
  U3409/Y (INVX2TS)                                       0.14       1.62 f
  U3415/Y (OAI21X1TS)                                     0.16       1.78 r
  U3418/Y (XNOR2X1TS)                                     0.25       2.03 f
  u_fpalu_s3_ps0_r_reg_5_/D (DFFHQX4TS)                   0.00       2.03 f
  data arrival time                                                  2.03

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_5_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.30


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[9]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U2182/Y (NAND2X2TS)                                     0.11       1.42 f
  U1401/Y (NAND4X4TS)                                     0.14       1.56 r
  U3223/Y (INVX2TS)                                       0.08       1.65 f
  U2659/Y (NAND2X2TS)                                     0.08       1.73 r
  U3224/Y (NAND2X1TS)                                     0.11       1.84 f
  U3227/Y (NAND2X2TS)                                     0.17       2.01 r
  U2259/Y (CLKBUFX2TS)                                    0.24       2.25 r
  dout_29i[9] (out)                                       0.00       2.25 r
  data arrival time                                                  2.25

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.30


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[8]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U1451/Y (NAND2X2TS)                                     0.08       1.13 f
  U2164/Y (NAND4X2TS)                                     0.11       1.25 r
  U2809/Y (NAND2X1TS)                                     0.15       1.40 f
  U2678/Y (NAND4X2TS)                                     0.18       1.59 r
  U3221/Y (INVX2TS)                                       0.10       1.68 f
  U2664/Y (NAND2X2TS)                                     0.09       1.78 r
  U1332/Y (NAND2X2TS)                                     0.12       1.89 f
  U1331/Y (NAND3X4TS)                                     0.13       2.03 r
  U1616/Y (CLKBUFX2TS)                                    0.22       2.25 r
  dout_29i[8] (out)                                       0.00       2.25 r
  data arrival time                                                  2.25

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.30


  Startpoint: alu_a_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_24_/CK (DFFHQX2TS)                      0.00       0.00 r
  alu_a_29i_r_reg_24_/Q (DFFHQX2TS)                       0.35       0.35 f
  U2736/Y (NOR2X2TS)                                      0.13       0.48 r
  U2739/Y (AND3X6TS)                                      0.25       0.73 r
  U1228/Y (INVX2TS)                                       0.14       0.88 f
  U2751/Y (MXI2X2TS)                                      0.27       1.14 f
  U2340/Y (INVX2TS)                                       0.20       1.34 r
  U1338/Y (INVX6TS)                                       0.10       1.44 f
  U1337/Y (INVX4TS)                                       0.08       1.53 r
  U2752/Y (OAI22X1TS)                                     0.13       1.65 f
  U1562/Y (MX2X1TS)                                       0.32       1.97 f
  u_fpalu_s2_br4_pp_r_reg_68_/D (DFFQX4TS)                0.00       1.97 f
  data arrival time                                                  1.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_68_/CK (DFFQX4TS)               0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.29


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1296/Y (NAND2X4TS)                                     0.07       1.10 f
  U2170/Y (NAND4X2TS)                                     0.10       1.20 r
  U2166/Y (NAND2X2TS)                                     0.11       1.31 f
  U1410/Y (OAI2BB1X4TS)                                   0.10       1.41 r
  U1383/Y (NOR2X4TS)                                      0.07       1.48 f
  U3217/Y (BUFX3TS)                                       0.19       1.67 f
  U2526/Y (OAI21X4TS)                                     0.20       1.87 r
  U3901/Y (AND2X2TS)                                      0.23       2.10 r
  alu_a_29i_r_reg_17_/D (DFFHQX4TS)                       0.00       2.10 r
  data arrival time                                                  2.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_17_/CK (DFFHQX4TS)                      0.00       0.00 r
  library setup time                                     -0.20      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.29


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFHQX4TS)        0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFHQX4TS)         0.30       0.30 f
  U1719/Y (INVX2TS)                                       0.10       0.40 r
  U1696/Y (INVX2TS)                                       0.07       0.47 f
  U1681/Y (NOR2X2TS)                                      0.15       0.62 r
  U1583/Y (BUFX3TS)                                       0.20       0.82 r
  U1903/Y (BUFX3TS)                                       0.17       0.98 r
  U3636/Y (NAND2X1TS)                                     0.09       1.08 f
  U3638/Y (NAND3X1TS)                                     0.15       1.22 r
  U3639/Y (NAND2X1TS)                                     0.19       1.41 f
  U3640/Y (NAND2X1TS)                                     0.14       1.55 r
  U3641/Y (NAND4BBX1TS)                                   0.20       1.75 f
  U1624/Y (XOR2X1TS)                                      0.25       2.01 f
  u_fpalu_s3_rhs_r_reg_3_/D (DFFHQX4TS)                   0.00       2.01 f
  data arrival time                                                  2.01

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_3_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.28


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_13_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1458/Y (NOR2X6TS)                                      0.06       0.55 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1439/Y (NAND2X8TS)                                     0.07       0.76 r
  U1432/Y (NAND4X4TS)                                     0.13       0.88 f
  U1441/Y (NAND2X4TS)                                     0.09       0.97 r
  U2788/Y (NAND4X2TS)                                     0.15       1.12 f
  U1409/Y (CLKINVX2TS)                                    0.09       1.21 r
  U1474/Y (CLKBUFX2TS)                                    0.16       1.37 r
  U1219/Y (CLKINVX2TS)                                    0.10       1.47 f
  U3231/Y (NAND2X1TS)                                     0.13       1.60 r
  U3233/Y (NAND2X2TS)                                     0.16       1.76 f
  alumux_self_fp29i_r_reg_13_/D (DFFNSRX1TS)              0.00       1.76 f
  data arrival time                                                  1.76

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_13_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.28


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_6_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2114/Y (NAND2X2TS)                                     0.11       0.68 r
  U2483/Y (NAND4X2TS)                                     0.19       0.87 f
  U2482/Y (INVX2TS)                                       0.14       1.00 r
  U2781/Y (AOI2BB2X4TS)                                   0.20       1.20 r
  U2433/Y (AOI2BB2X1TS)                                   0.36       1.56 r
  U1295/Y (OAI21X4TS)                                     0.21       1.77 f
  alumux_self_fp29i_r_reg_6_/D (DFFNSRX1TS)               0.00       1.77 f
  data arrival time                                                  1.77

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_6_/CKN (DFFNSRX1TS)             0.00       0.00 f
  library setup time                                     -0.51      -0.51
  data required time                                                -0.51
  --------------------------------------------------------------------------
  data required time                                                -0.51
  data arrival time                                                 -1.77
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.28


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFHQX4TS)        0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFHQX4TS)         0.30       0.30 f
  U1719/Y (INVX2TS)                                       0.10       0.40 r
  U1696/Y (INVX2TS)                                       0.07       0.47 f
  U1681/Y (NOR2X2TS)                                      0.15       0.62 r
  U1583/Y (BUFX3TS)                                       0.20       0.82 r
  U1903/Y (BUFX3TS)                                       0.17       0.98 r
  U3690/Y (NAND2X1TS)                                     0.10       1.08 f
  U3691/Y (NAND4X1TS)                                     0.21       1.29 r
  U3702/Y (OAI22X1TS)                                     0.18       1.47 f
  U3711/Y (NAND3BX1TS)                                    0.29       1.76 f
  U1627/Y (XOR2X1TS)                                      0.24       2.00 f
  u_fpalu_s3_rhs_r_reg_5_/D (DFFHQX4TS)                   0.00       2.00 f
  data arrival time                                                  2.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_5_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.27


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_3_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1464/Y (NOR2X6TS)                                      0.07       0.58 f
  U2161/Y (CLKINVX12TS)                                   0.06       0.64 r
  U1521/Y (INVX8TS)                                       0.06       0.70 f
  U2104/Y (NAND2X2TS)                                     0.10       0.80 r
  U2108/Y (NAND4X4TS)                                     0.12       0.92 f
  U1300/Y (NAND2X2TS)                                     0.10       1.02 r
  U2787/Y (NAND4X2TS)                                     0.14       1.16 f
  U2123/Y (CLKINVX3TS)                                    0.09       1.25 r
  U1477/Y (CLKBUFX2TS)                                    0.16       1.41 r
  U1290/Y (CLKINVX3TS)                                    0.09       1.50 f
  U1315/Y (NAND2X2TS)                                     0.11       1.60 r
  U1314/Y (NAND3X4TS)                                     0.16       1.76 f
  alumux_self_fp29i_r_reg_3_/D (DFFNSRX1TS)               0.00       1.76 f
  data arrival time                                                  1.76

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_3_/CKN (DFFNSRX1TS)             0.00       0.00 f
  library setup time                                     -0.51      -0.51
  data required time                                                -0.51
  --------------------------------------------------------------------------
  data required time                                                -0.51
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.27


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[28]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U1455/Y (NOR3X2TS)                                      0.12       1.65 f
  U2159/Y (NAND3BX2TS)                                    0.15       1.80 r
  U1487/Y (CLKBUFX2TS)                                    0.19       1.99 r
  U2099/Y (OAI2BB1X4TS)                                   0.23       2.22 r
  dout_29i[28] (out)                                      0.00       2.22 r
  data arrival time                                                  2.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.27


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_16_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1458/Y (NOR2X6TS)                                      0.06       0.55 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1520/Y (CLKINVX12TS)                                   0.06       0.74 r
  U1519/Y (INVX8TS)                                       0.05       0.79 f
  U1473/Y (NAND2X4TS)                                     0.06       0.85 r
  U2107/Y (OAI2BB1X4TS)                                   0.08       0.94 f
  U1635/Y (INVX4TS)                                       0.08       1.01 r
  U1397/Y (NAND2X4TS)                                     0.07       1.08 f
  U1381/Y (NAND2X2TS)                                     0.08       1.16 r
  U2801/Y (NAND4X2TS)                                     0.16       1.32 f
  U1440/Y (CLKBUFX2TS)                                    0.24       1.56 f
  U1289/Y (NAND2X2TS)                                     0.11       1.67 r
  U1288/Y (NAND2X4TS)                                     0.11       1.78 f
  alumux_self_fp29i_r_reg_16_/D (DFFNSRX1TS)              0.00       1.78 f
  data arrival time                                                  1.78

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_16_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.27


  Startpoint: u_fpalu_s2_mmux_rhs_r_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_14_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_rhs_r_reg_14_/Q (DFFQX1TS)              0.72       0.72 f
  U1715/Y (INVX2TS)                                       0.10       0.83 r
  U2010/Y (INVX2TS)                                       0.07       0.90 f
  U3656/Y (AOI22X1TS)                                     0.21       1.12 r
  U3657/Y (OAI21X1TS)                                     0.18       1.30 f
  U3759/Y (MXI2X1TS)                                      0.26       1.56 r
  U3761/Y (OAI21X1TS)                                     0.21       1.77 f
  U1628/Y (XOR2X1TS)                                      0.22       2.00 f
  u_fpalu_s3_rhs_r_reg_6_/D (DFFHQX4TS)                   0.00       2.00 f
  data arrival time                                                  2.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_6_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -2.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.27


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_4_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2410/Y (CLKINVX12TS)                                   0.07       0.63 r
  U1417/Y (INVX4TS)                                       0.08       0.71 f
  U2806/Y (NAND2X1TS)                                     0.13       0.84 r
  U2164/Y (NAND4X2TS)                                     0.17       1.01 f
  U2375/Y (NAND2X2TS)                                     0.12       1.13 r
  U2807/Y (NAND4X2TS)                                     0.18       1.31 f
  U2434/Y (CLKINVX1TS)                                    0.13       1.44 r
  U2435/Y (INVX2TS)                                       0.08       1.52 f
  U1298/Y (NAND2X2TS)                                     0.10       1.62 r
  U1297/Y (NAND3X4TS)                                     0.14       1.76 f
  alumux_self_fp29i_r_reg_4_/D (DFFNSRX1TS)               0.00       1.76 f
  data arrival time                                                  1.76

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_4_/CKN (DFFNSRX1TS)             0.00       0.00 f
  library setup time                                     -0.51      -0.51
  data required time                                                -0.51
  --------------------------------------------------------------------------
  data required time                                                -0.51
  data arrival time                                                 -1.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.27


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_5_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2410/Y (CLKINVX12TS)                                   0.07       0.63 r
  U1475/Y (INVX8TS)                                       0.06       0.70 f
  U1388/Y (NAND2X6TS)                                     0.09       0.79 r
  U1438/Y (NAND4X4TS)                                     0.13       0.92 f
  U2128/Y (NAND2BX2TS)                                    0.12       1.04 r
  U2116/Y (OAI2BB1X4TS)                                   0.10       1.14 f
  U1507/Y (NAND2X4TS)                                     0.08       1.22 r
  U1457/Y (CLKINVX6TS)                                    0.08       1.30 f
  U2095/Y (NAND2XLTS)                                     0.17       1.47 r
  U3216/Y (NAND3X2TS)                                     0.25       1.72 f
  alumux_self_fp29i_r_reg_5_/D (DFFNSRX1TS)               0.00       1.72 f
  data arrival time                                                  1.72

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_5_/CKN (DFFNSRX1TS)             0.00       0.00 f
  library setup time                                     -0.55      -0.55
  data required time                                                -0.55
  --------------------------------------------------------------------------
  data required time                                                -0.55
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.27


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1296/Y (NAND2X4TS)                                     0.07       1.10 f
  U1259/Y (NAND4X1TS)                                     0.11       1.22 r
  U1541/Y (NAND2X1TS)                                     0.14       1.36 f
  U2688/Y (NAND4X2TS)                                     0.17       1.53 r
  U2687/Y (AOI2BB1X4TS)                                   0.12       1.65 f
  U2525/Y (OAI21X4TS)                                     0.20       1.85 r
  U1557/Y (AND2X2TS)                                      0.23       2.07 r
  alu_a_29i_r_reg_21_/D (DFFHQX4TS)                       0.00       2.07 r
  data arrival time                                                  2.07

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_21_/CK (DFFHQX4TS)                      0.00       0.00 r
  library setup time                                     -0.20      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -2.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.27


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFHQX4TS)        0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFHQX4TS)         0.30       0.30 f
  U1719/Y (INVX2TS)                                       0.10       0.40 r
  U1696/Y (INVX2TS)                                       0.07       0.47 f
  U1681/Y (NOR2X2TS)                                      0.15       0.62 r
  U1583/Y (BUFX3TS)                                       0.20       0.82 r
  U1903/Y (BUFX3TS)                                       0.17       0.98 r
  U3690/Y (NAND2X1TS)                                     0.10       1.08 f
  U3691/Y (NAND4X1TS)                                     0.21       1.29 r
  U3696/Y (NOR2X1TS)                                      0.14       1.42 f
  U3697/Y (MXI2X1TS)                                      0.16       1.59 r
  U3698/Y (NAND2BX1TS)                                    0.15       1.74 f
  U2299/Y (XOR2XLTS)                                      0.20       1.94 r
  u_fpalu_s3_rhs_r_reg_13_/D (DFFHQX4TS)                  0.00       1.94 r
  data arrival time                                                  1.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_13_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.33      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.27


  Startpoint: regf_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk')
  Endpoint: regf_addr_r_reg_5_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (fall edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00       0.00 f
  regf_addr_r_reg_0_/QN (DFFNSRX1TS)       0.98       0.98 f
  U1917/Y (INVX2TS)                        0.09       1.07 r
  U2481/Y (NAND3X2TS)                      0.15       1.22 f
  U3681/Y (NOR2X1TS)                       0.21       1.42 r
  U3682/Y (XNOR2X1TS)                      0.21       1.63 r
  U1799/Y (NOR2X1TS)                       0.14       1.78 f
  regf_addr_r_reg_5_/D (DFFNSRX1TS)        0.00       1.78 f
  data arrival time                                   1.78

  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_5_/CKN (DFFNSRX1TS)      0.00       0.00 f
  library setup time                      -0.49      -0.49
  data required time                                 -0.49
  -----------------------------------------------------------
  data required time                                 -0.49
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.26


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U1425/Y (CLKINVX12TS)                                   0.08       0.55 f
  U1464/Y (NOR2X6TS)                                      0.17       0.72 r
  U2161/Y (CLKINVX12TS)                                   0.11       0.83 f
  U1521/Y (INVX8TS)                                       0.09       0.92 r
  U2104/Y (NAND2X2TS)                                     0.11       1.03 f
  U2108/Y (NAND4X4TS)                                     0.11       1.14 r
  U1300/Y (NAND2X2TS)                                     0.10       1.24 f
  U2787/Y (NAND4X2TS)                                     0.12       1.36 r
  U2123/Y (CLKINVX3TS)                                    0.10       1.46 f
  U1477/Y (CLKBUFX2TS)                                    0.20       1.66 f
  U1290/Y (CLKINVX3TS)                                    0.09       1.74 r
  U1315/Y (NAND2X2TS)                                     0.10       1.84 f
  U1314/Y (NAND3X4TS)                                     0.15       1.99 r
  U1556/Y (CLKBUFX2TS)                                    0.22       2.21 r
  dout_29i[3] (out)                                       0.00       2.21 r
  data arrival time                                                  2.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.26


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[13]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1396/Y (NOR2X6TS)                                      0.14       0.68 r
  U1469/Y (CLKINVX12TS)                                   0.12       0.80 f
  U1408/Y (INVX12TS)                                      0.10       0.90 r
  U1434/Y (NAND2X8TS)                                     0.09       0.99 f
  U1403/Y (NAND3X8TS)                                     0.11       1.10 r
  U1402/Y (NAND2X4TS)                                     0.08       1.19 f
  U2788/Y (NAND4X2TS)                                     0.11       1.30 r
  U1409/Y (CLKINVX2TS)                                    0.12       1.42 f
  U1474/Y (CLKBUFX2TS)                                    0.20       1.62 f
  U1219/Y (CLKINVX2TS)                                    0.08       1.70 r
  U3231/Y (NAND2X1TS)                                     0.11       1.81 f
  U3233/Y (NAND2X2TS)                                     0.16       1.97 r
  U3234/Y (CLKBUFX2TS)                                    0.24       2.21 r
  dout_29i[13] (out)                                      0.00       2.21 r
  data arrival time                                                  2.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.26


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U2172/Y (NAND2X2TS)                                     0.11       1.16 f
  U2804/Y (NAND4X4TS)                                     0.13       1.29 r
  U2173/Y (NAND2X2TS)                                     0.10       1.39 f
  U2807/Y (NAND4X2TS)                                     0.13       1.52 r
  U2434/Y (CLKINVX1TS)                                    0.13       1.65 f
  U2435/Y (INVX2TS)                                       0.10       1.75 r
  U1298/Y (NAND2X2TS)                                     0.10       1.85 f
  U1297/Y (NAND3X4TS)                                     0.13       1.99 r
  U2256/Y (CLKBUFX2TS)                                    0.22       2.21 r
  dout_29i[4] (out)                                       0.00       2.21 r
  data arrival time                                                  2.21

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.21
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.26


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1692/Y (CLKBUFX2TS)                                    0.19       0.99 r
  U1988/Y (CLKBUFX2TS)                                    0.21       1.20 r
  U1938/Y (CLKBUFX2TS)                                    0.20       1.40 r
  u_fpalu_s2_br4_pp_r_reg_5_/E (EDFFX1TS)                 0.00       1.40 r
  data arrival time                                                  1.40

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_5_/CK (EDFFX1TS)                0.00       0.00 r
  library setup time                                     -0.85      -0.85
  data required time                                                -0.85
  --------------------------------------------------------------------------
  data required time                                                -0.85
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.25


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1692/Y (CLKBUFX2TS)                                    0.19       0.99 r
  U1988/Y (CLKBUFX2TS)                                    0.21       1.20 r
  U1938/Y (CLKBUFX2TS)                                    0.20       1.40 r
  u_fpalu_s2_br4_pp_r_reg_6_/E (EDFFX1TS)                 0.00       1.40 r
  data arrival time                                                  1.40

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_6_/CK (EDFFX1TS)                0.00       0.00 r
  library setup time                                     -0.85      -0.85
  data required time                                                -0.85
  --------------------------------------------------------------------------
  data required time                                                -0.85
  data arrival time                                                 -1.40
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.25


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U1425/Y (CLKINVX12TS)                                   0.08       0.55 f
  U1464/Y (NOR2X6TS)                                      0.17       0.72 r
  U2161/Y (CLKINVX12TS)                                   0.11       0.83 f
  U1521/Y (INVX8TS)                                       0.09       0.92 r
  U2102/Y (NAND2X4TS)                                     0.08       1.00 f
  U2131/Y (NAND4X4TS)                                     0.12       1.13 r
  U2440/Y (NAND2X2TS)                                     0.10       1.22 f
  U2147/Y (NAND4X2TS)                                     0.11       1.33 r
  U2793/Y (CLKINVX2TS)                                    0.12       1.45 f
  U2377/Y (CLKBUFX2TS)                                    0.21       1.66 f
  U1307/Y (CLKINVX3TS)                                    0.09       1.75 r
  U1326/Y (NAND2X2TS)                                     0.10       1.85 f
  U1325/Y (NAND3X4TS)                                     0.13       1.98 r
  U2255/Y (CLKBUFX2TS)                                    0.22       2.20 r
  dout_29i[1] (out)                                       0.00       2.20 r
  data arrival time                                                  2.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.25


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U3643/Y (BUFX3TS)                                       0.14       1.09 r
  U1948/Y (CLKBUFX2TS)                                    0.20       1.28 r
  u_fpalu_s2_br4_s_r_reg_3_/E (EDFFX4TS)                  0.00       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_3_/CK (EDFFX4TS)                 0.00       0.00 r
  library setup time                                     -0.97      -0.97
  data required time                                                -0.97
  --------------------------------------------------------------------------
  data required time                                                -0.97
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.25


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_1_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1464/Y (NOR2X6TS)                                      0.07       0.58 f
  U2161/Y (CLKINVX12TS)                                   0.06       0.64 r
  U1521/Y (INVX8TS)                                       0.06       0.70 f
  U1500/Y (NAND2X8TS)                                     0.07       0.76 r
  U2378/Y (NAND4X4TS)                                     0.14       0.90 f
  U2792/Y (NAND2X2TS)                                     0.11       1.01 r
  U2147/Y (NAND4X2TS)                                     0.14       1.15 f
  U2793/Y (CLKINVX2TS)                                    0.09       1.24 r
  U2377/Y (CLKBUFX2TS)                                    0.17       1.41 r
  U1307/Y (CLKINVX3TS)                                    0.09       1.49 f
  U1326/Y (NAND2X2TS)                                     0.11       1.60 r
  U1325/Y (NAND3X4TS)                                     0.14       1.74 f
  alumux_self_fp29i_r_reg_1_/D (DFFNSRX1TS)               0.00       1.74 f
  data arrival time                                                  1.74

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_1_/CKN (DFFNSRX1TS)             0.00       0.00 f
  library setup time                                     -0.51      -0.51
  data required time                                                -0.51
  --------------------------------------------------------------------------
  data required time                                                -0.51
  data arrival time                                                 -1.74
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.25


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFHQX4TS)        0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFHQX4TS)         0.29       0.29 r
  U1719/Y (INVX2TS)                                       0.08       0.37 f
  U1696/Y (INVX2TS)                                       0.07       0.45 r
  U1681/Y (NOR2X2TS)                                      0.08       0.52 f
  U1583/Y (BUFX3TS)                                       0.18       0.71 f
  U1903/Y (BUFX3TS)                                       0.18       0.89 f
  U3690/Y (NAND2X1TS)                                     0.10       0.99 r
  U3691/Y (NAND4X1TS)                                     0.25       1.24 f
  U1815/Y (MXI2X1TS)                                      0.29       1.53 r
  U3695/Y (OAI22X1TS)                                     0.19       1.71 f
  U1781/Y (XOR2XLTS)                                      0.20       1.91 r
  u_fpalu_s3_rhs_r_reg_9_/D (DFFHQX4TS)                   0.00       1.91 r
  data arrival time                                                  1.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_9_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.33      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.24


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_2_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1458/Y (NOR2X6TS)                                      0.06       0.55 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1439/Y (NAND2X8TS)                                     0.07       0.76 r
  U1432/Y (NAND4X4TS)                                     0.13       0.88 f
  U1441/Y (NAND2X4TS)                                     0.09       0.97 r
  U2788/Y (NAND4X2TS)                                     0.15       1.12 f
  U1409/Y (CLKINVX2TS)                                    0.09       1.21 r
  U1474/Y (CLKBUFX2TS)                                    0.16       1.37 r
  U1219/Y (CLKINVX2TS)                                    0.10       1.47 f
  U1373/Y (NAND2X2TS)                                     0.12       1.59 r
  U1372/Y (NAND3X4TS)                                     0.14       1.73 f
  alumux_self_fp29i_r_reg_2_/D (DFFNSRX1TS)               0.00       1.73 f
  data arrival time                                                  1.73

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_2_/CKN (DFFNSRX1TS)             0.00       0.00 f
  library setup time                                     -0.51      -0.51
  data required time                                                -0.51
  --------------------------------------------------------------------------
  data required time                                                -0.51
  data arrival time                                                 -1.73
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.24


  Startpoint: u_fpalu_s2_mmux_rhs_r_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_14_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_rhs_r_reg_14_/Q (DFFQX1TS)              0.72       0.72 f
  U1715/Y (INVX2TS)                                       0.10       0.83 r
  U2010/Y (INVX2TS)                                       0.07       0.90 f
  U3676/Y (NAND2X1TS)                                     0.10       1.00 r
  U1648/Y (NAND4XLTS)                                     0.22       1.22 f
  U3679/Y (MXI2X1TS)                                      0.29       1.51 r
  U3680/Y (OAI22X1TS)                                     0.22       1.72 f
  U1560/Y (XOR2X1TS)                                      0.24       1.96 f
  u_fpalu_s3_rhs_r_reg_8_/D (DFFHQX4TS)                   0.00       1.96 f
  data arrival time                                                  1.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_8_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.24


  Startpoint: u_fpalu_s2_br4_pp_r_reg_48_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_48_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_48_/Q (EDFFX1TS)                0.65       0.65 r
  U2686/CO (ADDHX1TS)                                     0.27       0.93 r
  U2665/Y (OR2X4TS)                                       0.19       1.12 r
  U3252/Y (NAND2X1TS)                                     0.13       1.24 f
  U3260/Y (OAI21X2TS)                                     0.20       1.44 r
  U3317/Y (INVX2TS)                                       0.11       1.56 f
  U3323/Y (OAI21X1TS)                                     0.15       1.71 r
  U3326/Y (XNOR2X1TS)                                     0.25       1.96 f
  u_fpalu_s3_ps1_r_reg_5_/D (DFFHQX4TS)                   0.00       1.96 f
  data arrival time                                                  1.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_5_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.23


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1650/Y (CLKBUFX2TS)                                    0.27       1.48 f
  U3974/Y (INVX2TS)                                       0.17       1.65 r
  U3991/Y (MXI2X1TS)                                      0.24       1.89 f
  u_fpalu_s2_mmux_rhs_r_reg_14_/D (DFFQX1TS)              0.00       1.89 f
  data arrival time                                                  1.89

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_14_/CK (DFFQX1TS)             0.00       0.00 r
  library setup time                                     -0.34      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.23


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1650/Y (CLKBUFX2TS)                                    0.27       1.48 f
  U4002/Y (INVX2TS)                                       0.17       1.65 r
  U4003/Y (MXI2X1TS)                                      0.24       1.89 f
  u_fpalu_s2_mmux_rhs_r_reg_11_/D (DFFQX1TS)              0.00       1.89 f
  data arrival time                                                  1.89

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_11_/CK (DFFQX1TS)             0.00       0.00 r
  library setup time                                     -0.34      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.23


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_a_29i_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U1406/Y (NAND2X4TS)                                     0.07       1.12 f
  U2430/Y (NAND4X2TS)                                     0.09       1.21 r
  U2784/Y (AOI22X2TS)                                     0.12       1.34 f
  U3219/Y (NAND3X1TS)                                     0.17       1.51 r
  U3742/Y (NAND2X1TS)                                     0.14       1.65 f
  U3744/Y (NAND2X2TS)                                     0.16       1.81 r
  U4122/Y (AND2X2TS)                                      0.23       2.04 r
  alu_a_29i_r_reg_18_/D (DFFHQX4TS)                       0.00       2.04 r
  data arrival time                                                  2.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_18_/CK (DFFHQX4TS)                      0.00       0.00 r
  library setup time                                     -0.20      -0.20
  data required time                                                -0.20
  --------------------------------------------------------------------------
  data required time                                                -0.20
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.23


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U2068/Y (CLKBUFX2TS)                     0.22       1.46 f
  U3796/Y (CLKBUFX2TS)                     0.21       1.67 f
  U3801/Y (OAI2BB1X1TS)                    0.26       1.93 f
  alu_b_29i_r_reg_21_/D (DFFHQX1TS)        0.00       1.93 f
  data arrival time                                   1.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_21_/CK (DFFHQX1TS)       0.00       0.00 r
  library setup time                      -0.30      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.23


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U2068/Y (CLKBUFX2TS)                     0.22       1.46 f
  U3796/Y (CLKBUFX2TS)                     0.21       1.67 f
  U3806/Y (OAI2BB1X1TS)                    0.26       1.93 f
  alu_b_29i_r_reg_10_/D (DFFHQX1TS)        0.00       1.93 f
  data arrival time                                   1.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_10_/CK (DFFHQX1TS)       0.00       0.00 r
  library setup time                      -0.30      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.23


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U2068/Y (CLKBUFX2TS)                     0.22       1.46 f
  U3796/Y (CLKBUFX2TS)                     0.21       1.67 f
  U3799/Y (OAI2BB1X1TS)                    0.26       1.93 f
  alu_b_29i_r_reg_12_/D (DFFHQX1TS)        0.00       1.93 f
  data arrival time                                   1.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_12_/CK (DFFHQX1TS)       0.00       0.00 r
  library setup time                      -0.30      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.23


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U2068/Y (CLKBUFX2TS)                     0.22       1.46 f
  U3796/Y (CLKBUFX2TS)                     0.21       1.67 f
  U3803/Y (OAI2BB1X1TS)                    0.26       1.93 f
  alu_b_29i_r_reg_16_/D (DFFHQX1TS)        0.00       1.93 f
  data arrival time                                   1.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_16_/CK (DFFHQX1TS)       0.00       0.00 r
  library setup time                      -0.30      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.23


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U2070/Y (CLKBUFX2TS)                     0.21       1.46 f
  U3776/Y (CLKBUFX2TS)                     0.20       1.66 f
  U3787/Y (OAI2BB1X1TS)                    0.26       1.93 f
  alu_b_29i_r_reg_20_/D (DFFHQX1TS)        0.00       1.93 f
  data arrival time                                   1.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_20_/CK (DFFHQX1TS)       0.00       0.00 r
  library setup time                      -0.30      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.22


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U2070/Y (CLKBUFX2TS)                     0.21       1.46 f
  U3779/Y (CLKBUFX2TS)                     0.20       1.66 f
  U3792/Y (OAI2BB1X1TS)                    0.26       1.93 f
  alu_b_29i_r_reg_13_/D (DFFHQX1TS)        0.00       1.93 f
  data arrival time                                   1.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_13_/CK (DFFHQX1TS)       0.00       0.00 r
  library setup time                      -0.30      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.22


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U2070/Y (CLKBUFX2TS)                     0.21       1.46 f
  U3779/Y (CLKBUFX2TS)                     0.20       1.66 f
  U3781/Y (OAI2BB1X1TS)                    0.26       1.93 f
  alu_b_29i_r_reg_11_/D (DFFHQX1TS)        0.00       1.93 f
  data arrival time                                   1.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_11_/CK (DFFHQX1TS)       0.00       0.00 r
  library setup time                      -0.30      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.22


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U2070/Y (CLKBUFX2TS)                     0.21       1.46 f
  U3776/Y (CLKBUFX2TS)                     0.20       1.66 f
  U3795/Y (OAI2BB1X1TS)                    0.26       1.93 f
  alu_b_29i_r_reg_19_/D (DFFHQX1TS)        0.00       1.93 f
  data arrival time                                   1.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_19_/CK (DFFHQX1TS)       0.00       0.00 r
  library setup time                      -0.30      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.22


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U2070/Y (CLKBUFX2TS)                     0.21       1.46 f
  U3776/Y (CLKBUFX2TS)                     0.20       1.66 f
  U3783/Y (OAI2BB1X1TS)                    0.26       1.93 f
  alu_b_29i_r_reg_18_/D (DFFHQX1TS)        0.00       1.93 f
  data arrival time                                   1.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_18_/CK (DFFHQX1TS)       0.00       0.00 r
  library setup time                      -0.30      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.22


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U2070/Y (CLKBUFX2TS)                     0.21       1.46 f
  U3779/Y (CLKBUFX2TS)                     0.20       1.66 f
  U3785/Y (OAI2BB1X1TS)                    0.26       1.93 f
  alu_b_29i_r_reg_17_/D (DFFHQX1TS)        0.00       1.93 f
  data arrival time                                   1.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_17_/CK (DFFHQX1TS)       0.00       0.00 r
  library setup time                      -0.30      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.22


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U2070/Y (CLKBUFX2TS)                     0.21       1.46 f
  U3779/Y (CLKBUFX2TS)                     0.20       1.66 f
  U3790/Y (OAI2BB1X1TS)                    0.26       1.93 f
  alu_b_29i_r_reg_15_/D (DFFHQX1TS)        0.00       1.93 f
  data arrival time                                   1.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_15_/CK (DFFHQX1TS)       0.00       0.00 r
  library setup time                      -0.30      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.22


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1649/Y (CLKBUFX2TS)                                    0.26       1.47 f
  U3908/Y (INVX2TS)                                       0.17       1.64 r
  U1853/Y (MXI2X1TS)                                      0.24       1.88 f
  u_fpalu_s2_mmux_rhs_r_reg_9_/D (DFFQX1TS)               0.00       1.88 f
  data arrival time                                                  1.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_9_/CK (DFFQX1TS)              0.00       0.00 r
  library setup time                                     -0.34      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.22


  Startpoint: u_fpalu_s2_mmux_rhs_r_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_14_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_rhs_r_reg_14_/Q (DFFQX1TS)              0.72       0.72 f
  U1715/Y (INVX2TS)                                       0.10       0.83 r
  U2010/Y (INVX2TS)                                       0.07       0.90 f
  U3656/Y (AOI22X1TS)                                     0.21       1.12 r
  U3657/Y (OAI21X1TS)                                     0.18       1.30 f
  U3759/Y (MXI2X1TS)                                      0.26       1.56 r
  U3982/Y (MXI2X1TS)                                      0.32       1.88 f
  U3983/Y (NAND2X1TS)                                     0.13       2.01 r
  u_fpalu_s3_rhs_r_reg_14_/D (DFFHQX4TS)                  0.00       2.01 r
  data arrival time                                                  2.01

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_14_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.22


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U1170/Y (CLKBUFX2TS)                                    0.18       1.12 r
  U1930/Y (CLKBUFX2TS)                                    0.21       1.32 r
  u_fpalu_s2_br4_pp_r_reg_31_/E (EDFFX2TS)                0.00       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_31_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.90      -0.90
  data required time                                                -0.90
  --------------------------------------------------------------------------
  data required time                                                -0.90
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.22


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U1170/Y (CLKBUFX2TS)                                    0.18       1.12 r
  U1930/Y (CLKBUFX2TS)                                    0.21       1.32 r
  u_fpalu_s2_br4_pp_r_reg_32_/E (EDFFX2TS)                0.00       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_32_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.90      -0.90
  data required time                                                -0.90
  --------------------------------------------------------------------------
  data required time                                                -0.90
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.22


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U1170/Y (CLKBUFX2TS)                                    0.18       1.12 r
  U1930/Y (CLKBUFX2TS)                                    0.21       1.32 r
  u_fpalu_s2_br4_pp_r_reg_30_/E (EDFFX2TS)                0.00       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_30_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.90      -0.90
  data required time                                                -0.90
  --------------------------------------------------------------------------
  data required time                                                -0.90
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.22


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_0_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1464/Y (NOR2X6TS)                                      0.07       0.58 f
  U2161/Y (CLKINVX12TS)                                   0.06       0.64 r
  U2137/Y (NAND2BX4TS)                                    0.15       0.78 r
  U2142/Y (NAND4X4TS)                                     0.11       0.89 f
  U2802/Y (BUFX4TS)                                       0.18       1.07 f
  U2820/Y (NAND2X1TS)                                     0.12       1.18 r
  U2714/Y (NAND2X2TS)                                     0.13       1.32 f
  U3209/Y (INVX2TS)                                       0.10       1.42 r
  U1303/Y (NAND2X4TS)                                     0.09       1.51 f
  U1321/Y (NAND2X2TS)                                     0.10       1.61 r
  U1320/Y (NAND2X4TS)                                     0.11       1.72 f
  alumux_self_fp29i_r_reg_0_/D (DFFNSRX1TS)               0.00       1.72 f
  data arrival time                                                  1.72

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_0_/CKN (DFFNSRX1TS)             0.00       0.00 f
  library setup time                                     -0.50      -0.50
  data required time                                                -0.50
  --------------------------------------------------------------------------
  data required time                                                -0.50
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.22


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U1170/Y (CLKBUFX2TS)                                    0.18       1.12 r
  U1941/Y (CLKBUFX2TS)                                    0.20       1.32 r
  u_fpalu_s2_br4_pp_r_reg_2_/E (EDFFX2TS)                 0.00       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_2_/CK (EDFFX2TS)                0.00       0.00 r
  library setup time                                     -0.90      -0.90
  data required time                                                -0.90
  --------------------------------------------------------------------------
  data required time                                                -0.90
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.22


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[12]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U1425/Y (CLKINVX12TS)                                   0.08       0.55 f
  U1464/Y (NOR2X6TS)                                      0.17       0.72 r
  U2161/Y (CLKINVX12TS)                                   0.11       0.83 f
  U1521/Y (INVX8TS)                                       0.09       0.92 r
  U2102/Y (NAND2X4TS)                                     0.08       1.00 f
  U2131/Y (NAND4X4TS)                                     0.12       1.13 r
  U2440/Y (NAND2X2TS)                                     0.10       1.22 f
  U2147/Y (NAND4X2TS)                                     0.11       1.33 r
  U2793/Y (CLKINVX2TS)                                    0.12       1.45 f
  U2377/Y (CLKBUFX2TS)                                    0.21       1.66 f
  U1307/Y (CLKINVX3TS)                                    0.09       1.75 r
  U1309/Y (NAND2X2TS)                                     0.10       1.85 f
  U1308/Y (NAND2X4TS)                                     0.11       1.96 r
  U3230/Y (CLKBUFX2TS)                                    0.21       2.17 r
  dout_29i[12] (out)                                      0.00       2.17 r
  data arrival time                                                  2.17

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.22


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_11_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1464/Y (NOR2X6TS)                                      0.07       0.58 f
  U2161/Y (CLKINVX12TS)                                   0.06       0.64 r
  U2137/Y (NAND2BX4TS)                                    0.15       0.78 r
  U2142/Y (NAND4X4TS)                                     0.11       0.89 f
  U2802/Y (BUFX4TS)                                       0.18       1.07 f
  U2820/Y (NAND2X1TS)                                     0.12       1.18 r
  U2714/Y (NAND2X2TS)                                     0.13       1.32 f
  U3209/Y (INVX2TS)                                       0.10       1.42 r
  U1303/Y (NAND2X4TS)                                     0.09       1.51 f
  U1306/Y (NAND2X2TS)                                     0.10       1.61 r
  U1305/Y (NAND2X4TS)                                     0.11       1.72 f
  alumux_self_fp29i_r_reg_11_/D (DFFNSRX1TS)              0.00       1.72 f
  data arrival time                                                  1.72

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_11_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.21


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1396/Y (NOR2X6TS)                                      0.14       0.68 r
  U1469/Y (CLKINVX12TS)                                   0.12       0.80 f
  U1408/Y (INVX12TS)                                      0.10       0.90 r
  U1434/Y (NAND2X8TS)                                     0.09       0.99 f
  U1403/Y (NAND3X8TS)                                     0.11       1.10 r
  U1402/Y (NAND2X4TS)                                     0.08       1.19 f
  U2788/Y (NAND4X2TS)                                     0.11       1.30 r
  U1409/Y (CLKINVX2TS)                                    0.12       1.42 f
  U1474/Y (CLKBUFX2TS)                                    0.20       1.62 f
  U1219/Y (CLKINVX2TS)                                    0.08       1.70 r
  U1373/Y (NAND2X2TS)                                     0.10       1.81 f
  U1372/Y (NAND3X4TS)                                     0.13       1.94 r
  U2218/Y (CLKBUFX2TS)                                    0.22       2.16 r
  dout_29i[2] (out)                                       0.00       2.16 r
  data arrival time                                                  2.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.21


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[14]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U1425/Y (CLKINVX12TS)                                   0.08       0.55 f
  U1464/Y (NOR2X6TS)                                      0.17       0.72 r
  U2161/Y (CLKINVX12TS)                                   0.11       0.83 f
  U1521/Y (INVX8TS)                                       0.09       0.92 r
  U2104/Y (NAND2X2TS)                                     0.11       1.03 f
  U2108/Y (NAND4X4TS)                                     0.11       1.14 r
  U1300/Y (NAND2X2TS)                                     0.10       1.24 f
  U2787/Y (NAND4X2TS)                                     0.12       1.36 r
  U2123/Y (CLKINVX3TS)                                    0.10       1.46 f
  U1477/Y (CLKBUFX2TS)                                    0.20       1.66 f
  U1290/Y (CLKINVX3TS)                                    0.09       1.74 r
  U1302/Y (NAND2X2TS)                                     0.10       1.84 f
  U1301/Y (NAND2X4TS)                                     0.11       1.95 r
  U3235/Y (CLKBUFX2TS)                                    0.21       2.16 r
  dout_29i[14] (out)                                      0.00       2.16 r
  data arrival time                                                  2.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.21


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_18_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1458/Y (NOR2X6TS)                                      0.06       0.55 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1520/Y (CLKINVX12TS)                                   0.06       0.74 r
  U1385/Y (INVX6TS)                                       0.06       0.80 f
  U1406/Y (NAND2X4TS)                                     0.06       0.87 r
  U2430/Y (NAND4X2TS)                                     0.11       0.97 f
  U2784/Y (AOI22X2TS)                                     0.20       1.17 r
  U3219/Y (NAND3X1TS)                                     0.21       1.38 f
  U3742/Y (NAND2X1TS)                                     0.15       1.54 r
  U3744/Y (NAND2X2TS)                                     0.16       1.69 f
  alumux_self_fp29i_r_reg_18_/D (DFFNSRX1TS)              0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_18_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.21


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_21_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1458/Y (NOR2X6TS)                                      0.06       0.55 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1520/Y (CLKINVX12TS)                                   0.06       0.74 r
  U1519/Y (INVX8TS)                                       0.05       0.79 f
  U1296/Y (NAND2X4TS)                                     0.06       0.86 r
  U1259/Y (NAND4X1TS)                                     0.13       0.99 f
  U1541/Y (NAND2X1TS)                                     0.15       1.14 r
  U2688/Y (NAND4X2TS)                                     0.20       1.34 f
  U2687/Y (AOI2BB1X4TS)                                   0.21       1.55 r
  U2525/Y (OAI21X4TS)                                     0.16       1.71 f
  alumux_self_fp29i_r_reg_21_/D (DFFNSRX1TS)              0.00       1.71 f
  data arrival time                                                  1.71

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_21_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.50      -0.50
  data required time                                                -0.50
  --------------------------------------------------------------------------
  data required time                                                -0.50
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.21


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1650/Y (CLKBUFX2TS)                                    0.27       1.48 f
  U3974/Y (INVX2TS)                                       0.17       1.65 r
  U1813/Y (MXI2X1TS)                                      0.24       1.89 f
  u_fpalu_s2_mmux_rhs_r_reg_13_/D (DFFHQX1TS)             0.00       1.89 f
  data arrival time                                                  1.89

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_13_/CK (DFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.21


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1650/Y (CLKBUFX2TS)                                    0.27       1.48 f
  U3974/Y (INVX2TS)                                       0.17       1.65 r
  U1805/Y (MXI2X1TS)                                      0.24       1.89 f
  u_fpalu_s2_mmux_rhs_r_reg_10_/D (DFFHQX1TS)             0.00       1.89 f
  data arrival time                                                  1.89

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_10_/CK (DFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.21


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1650/Y (CLKBUFX2TS)                                    0.27       1.48 f
  U4002/Y (INVX2TS)                                       0.17       1.65 r
  U1832/Y (MXI2X1TS)                                      0.24       1.89 f
  u_fpalu_s2_mmux_rhs_r_reg_17_/D (DFFHQX1TS)             0.00       1.89 f
  data arrival time                                                  1.89

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_17_/CK (DFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.21


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_14_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1464/Y (NOR2X6TS)                                      0.07       0.58 f
  U2161/Y (CLKINVX12TS)                                   0.06       0.64 r
  U1521/Y (INVX8TS)                                       0.06       0.70 f
  U2104/Y (NAND2X2TS)                                     0.10       0.80 r
  U2108/Y (NAND4X4TS)                                     0.12       0.92 f
  U1300/Y (NAND2X2TS)                                     0.10       1.02 r
  U2787/Y (NAND4X2TS)                                     0.14       1.16 f
  U2123/Y (CLKINVX3TS)                                    0.09       1.25 r
  U1477/Y (CLKBUFX2TS)                                    0.16       1.41 r
  U1290/Y (CLKINVX3TS)                                    0.09       1.50 f
  U1302/Y (NAND2X2TS)                                     0.11       1.60 r
  U1301/Y (NAND2X4TS)                                     0.11       1.71 f
  alumux_self_fp29i_r_reg_14_/D (DFFNSRX1TS)              0.00       1.71 f
  data arrival time                                                  1.71

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_14_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.20


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[7]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U1425/Y (CLKINVX12TS)                                   0.08       0.55 f
  U1464/Y (NOR2X6TS)                                      0.17       0.72 r
  U2161/Y (CLKINVX12TS)                                   0.11       0.83 f
  U2137/Y (NAND2BX4TS)                                    0.18       1.01 f
  U2142/Y (NAND4X4TS)                                     0.10       1.11 r
  U2791/Y (NAND2X2TS)                                     0.10       1.20 f
  U2141/Y (NAND3X2TS)                                     0.11       1.31 r
  U1498/Y (CLKINVX3TS)                                    0.09       1.40 f
  U1497/Y (CLKBUFX2TS)                                    0.19       1.59 f
  U1220/Y (CLKINVX2TS)                                    0.08       1.67 r
  U1364/Y (AOI22X2TS)                                     0.14       1.81 f
  U1363/Y (NAND2X4TS)                                     0.14       1.94 r
  U2258/Y (CLKBUFX2TS)                                    0.21       2.15 r
  dout_29i[7] (out)                                       0.00       2.15 r
  data arrival time                                                  2.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.20


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_12_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1464/Y (NOR2X6TS)                                      0.07       0.58 f
  U2161/Y (CLKINVX12TS)                                   0.06       0.64 r
  U1521/Y (INVX8TS)                                       0.06       0.70 f
  U1500/Y (NAND2X8TS)                                     0.07       0.76 r
  U2378/Y (NAND4X4TS)                                     0.14       0.90 f
  U2792/Y (NAND2X2TS)                                     0.11       1.01 r
  U2147/Y (NAND4X2TS)                                     0.14       1.15 f
  U2793/Y (CLKINVX2TS)                                    0.09       1.24 r
  U2377/Y (CLKBUFX2TS)                                    0.17       1.41 r
  U1307/Y (CLKINVX3TS)                                    0.09       1.49 f
  U1309/Y (NAND2X2TS)                                     0.11       1.60 r
  U1308/Y (NAND2X4TS)                                     0.11       1.71 f
  alumux_self_fp29i_r_reg_12_/D (DFFNSRX1TS)              0.00       1.71 f
  data arrival time                                                  1.71

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_12_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -1.71
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.20


  Startpoint: u_fpalu_s4_many_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_lzd_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_4_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_4_/Q (DFFHQX4TS)                  0.31       0.31 f
  U2539/Y (NOR2X2TS)                                      0.14       0.45 r
  U2866/Y (NAND3X2TS)                                     0.18       0.63 f
  U2436/Y (NOR3X2TS)                                      0.18       0.81 r
  U3113/Y (NAND2X2TS)                                     0.15       0.96 f
  U3130/Y (NAND2X2TS)                                     0.11       1.07 r
  U3131/Y (XNOR2X4TS)                                     0.18       1.25 f
  U2451/Y (OR3X4TS)                                       0.31       1.56 f
  U3163/Y (NOR2X2TS)                                      0.12       1.68 r
  U3164/Y (NAND2X2TS)                                     0.14       1.82 f
  U2457/Y (NOR2X4TS)                                      0.15       1.97 r
  u_fpalu_s5_lzd_r_reg_3_/D (DFFHQX4TS)                   0.00       1.97 r
  data arrival time                                                  1.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_3_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.20


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1649/Y (CLKBUFX2TS)                                    0.26       1.47 f
  U3936/Y (INVX2TS)                                       0.17       1.64 r
  U1820/Y (MXI2X1TS)                                      0.24       1.88 f
  u_fpalu_s2_mmux_rhs_r_reg_12_/D (DFFHQX1TS)             0.00       1.88 f
  data arrival time                                                  1.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_12_/CK (DFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.20


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1649/Y (CLKBUFX2TS)                                    0.26       1.47 f
  U3936/Y (INVX2TS)                                       0.17       1.64 r
  U3944/Y (MXI2X1TS)                                      0.24       1.88 f
  u_fpalu_s2_mmux_rhs_r_reg_15_/D (DFFHQX1TS)             0.00       1.88 f
  data arrival time                                                  1.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_15_/CK (DFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.20


  Startpoint: u_fpalu_s4_many_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_lzd_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_2_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_2_/Q (DFFHQX4TS)                  0.33       0.33 f
  U2757/Y (NOR2X4TS)                                      0.13       0.45 r
  U2758/Y (NAND2X2TS)                                     0.11       0.56 f
  U2488/Y (NAND3BX4TS)                                    0.23       0.80 f
  U1492/Y (NOR2X4TS)                                      0.14       0.94 r
  U3099/Y (NAND2X4TS)                                     0.10       1.03 f
  U3122/Y (NAND2X2TS)                                     0.10       1.13 r
  U3123/Y (XNOR2X4TS)                                     0.19       1.32 f
  U1479/Y (NOR2X4TS)                                      0.16       1.48 r
  U1478/Y (NAND2X2TS)                                     0.11       1.59 f
  U3152/Y (NAND3BX4TS)                                    0.22       1.81 f
  U2388/Y (NOR2BX4TS)                                     0.16       1.97 r
  u_fpalu_s5_lzd_r_reg_4_/D (DFFHQX4TS)                   0.00       1.97 r
  data arrival time                                                  1.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_4_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.22      -0.22
  data required time                                                -0.22
  --------------------------------------------------------------------------
  data required time                                                -0.22
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.20


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U1732/Y (INVX1TS)                        0.14       1.25 f
  U2070/Y (CLKBUFX2TS)                     0.21       1.46 f
  U3776/Y (CLKBUFX2TS)                     0.20       1.66 f
  U3778/Y (OAI2BB1X1TS)                    0.28       1.94 f
  alu_b_29i_r_reg_27_/D (DFFHQX4TS)        0.00       1.94 f
  data arrival time                                   1.94

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_27_/CK (DFFHQX4TS)       0.00       0.00 r
  library setup time                      -0.26      -0.26
  data required time                                 -0.26
  -----------------------------------------------------------
  data required time                                 -0.26
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.19


  Startpoint: u_fpalu_s2_mmux_rhs_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_9_/CK (DFFQX1TS)              0.00       0.00 r
  u_fpalu_s2_mmux_rhs_r_reg_9_/Q (DFFQX1TS)               0.76       0.76 f
  U2049/Y (INVX2TS)                                       0.12       0.87 r
  U2499/Y (INVX2TS)                                       0.06       0.93 f
  U3617/Y (NAND2X1TS)                                     0.09       1.02 r
  U1570/Y (NAND4XLTS)                                     0.22       1.24 f
  U3763/Y (AOI22X1TS)                                     0.29       1.53 r
  U3764/Y (OAI21X1TS)                                     0.14       1.67 f
  U1782/Y (XOR2XLTS)                                      0.19       1.86 r
  u_fpalu_s3_rhs_r_reg_7_/D (DFFHQX4TS)                   0.00       1.86 r
  data arrival time                                                  1.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_7_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.33      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.19


  Startpoint: u_fpalu_s2_mmux_rhs_r_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_14_/CK (DFFQX1TS)             0.00       0.00 r
  u_fpalu_s2_mmux_rhs_r_reg_14_/Q (DFFQX1TS)              0.72       0.72 f
  U1715/Y (INVX2TS)                                       0.10       0.83 r
  U2010/Y (INVX2TS)                                       0.07       0.90 f
  U3629/Y (NAND2X1TS)                                     0.10       1.00 r
  U3631/Y (NAND4X1TS)                                     0.23       1.24 f
  U3757/Y (AOI22X1TS)                                     0.27       1.51 r
  U3758/Y (OAI21X1TS)                                     0.14       1.65 f
  U2295/Y (XOR2XLTS)                                      0.20       1.85 f
  u_fpalu_s3_rhs_r_reg_11_/D (DFFQX1TS)                   0.00       1.85 f
  data arrival time                                                  1.85

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_11_/CK (DFFQX1TS)                  0.00       0.00 r
  library setup time                                     -0.34      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.19


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U2172/Y (NAND2X2TS)                                     0.11       1.16 f
  U2804/Y (NAND4X4TS)                                     0.13       1.29 r
  U2819/Y (NAND2X1TS)                                     0.13       1.42 f
  U2714/Y (NAND2X2TS)                                     0.12       1.53 r
  U3209/Y (INVX2TS)                                       0.09       1.63 f
  U1303/Y (NAND2X4TS)                                     0.09       1.71 r
  U1321/Y (NAND2X2TS)                                     0.10       1.81 f
  U1320/Y (NAND2X4TS)                                     0.11       1.93 r
  U1617/Y (CLKBUFX2TS)                                    0.21       2.14 r
  dout_29i[0] (out)                                       0.00       2.14 r
  data arrival time                                                  2.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.19


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_b_29i_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.78       0.78 f
  U2683/Y (NOR2X2TS)                       0.14       0.92 r
  U2530/Y (NOR2X2TS)                       0.11       1.03 f
  U2069/Y (AND2X2TS)                       0.22       1.25 f
  U3771/Y (BUFX3TS)                        0.18       1.43 f
  U3772/Y (CLKBUFX2TS)                     0.23       1.66 f
  U3773/Y (NAND2X1TS)                      0.13       1.79 r
  U3774/Y (OAI2BB1X1TS)                    0.10       1.89 f
  alu_b_29i_r_reg_14_/D (DFFHQX1TS)        0.00       1.89 f
  data arrival time                                   1.89

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_14_/CK (DFFHQX1TS)       0.00       0.00 r
  library setup time                      -0.30      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -1.89
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.18


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[11]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U2172/Y (NAND2X2TS)                                     0.11       1.16 f
  U2804/Y (NAND4X4TS)                                     0.13       1.29 r
  U2819/Y (NAND2X1TS)                                     0.13       1.42 f
  U2714/Y (NAND2X2TS)                                     0.12       1.53 r
  U3209/Y (INVX2TS)                                       0.09       1.63 f
  U1303/Y (NAND2X4TS)                                     0.09       1.71 r
  U1306/Y (NAND2X2TS)                                     0.10       1.81 f
  U1305/Y (NAND2X4TS)                                     0.11       1.92 r
  U3229/Y (CLKBUFX2TS)                                    0.21       2.13 r
  dout_29i[11] (out)                                      0.00       2.13 r
  data arrival time                                                  2.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U3642/Y (BUFX3TS)                                       0.14       1.09 r
  U1951/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_s_r_reg_4_/E (EDFFX2TS)                  0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_4_/CK (EDFFX2TS)                 0.00       0.00 r
  library setup time                                     -0.90      -0.90
  data required time                                                -0.90
  --------------------------------------------------------------------------
  data required time                                                -0.90
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_64_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U2734/Y (BUFX3TS)                                       0.14       1.09 r
  U1950/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_64_/E (EDFFX2TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_64_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.90      -0.90
  data required time                                                -0.90
  --------------------------------------------------------------------------
  data required time                                                -0.90
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U2734/Y (BUFX3TS)                                       0.14       1.09 r
  U1950/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_65_/E (EDFFX2TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_65_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.90      -0.90
  data required time                                                -0.90
  --------------------------------------------------------------------------
  data required time                                                -0.90
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U1170/Y (CLKBUFX2TS)                                    0.18       1.12 r
  U1931/Y (CLKBUFX2TS)                                    0.21       1.32 r
  u_fpalu_s2_br4_pp_r_reg_23_/E (EDFFX1TS)                0.00       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_23_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U1170/Y (CLKBUFX2TS)                                    0.18       1.12 r
  U1931/Y (CLKBUFX2TS)                                    0.21       1.32 r
  u_fpalu_s2_br4_pp_r_reg_22_/E (EDFFX1TS)                0.00       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_22_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U1170/Y (CLKBUFX2TS)                                    0.18       1.12 r
  U1931/Y (CLKBUFX2TS)                                    0.21       1.32 r
  u_fpalu_s2_br4_pp_r_reg_0_/E (EDFFX1TS)                 0.00       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_0_/CK (EDFFX1TS)                0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U3642/Y (BUFX3TS)                                       0.14       1.09 r
  U2285/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_62_/E (EDFFX2TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_62_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.90      -0.90
  data required time                                                -0.90
  --------------------------------------------------------------------------
  data required time                                                -0.90
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U3642/Y (BUFX3TS)                                       0.14       1.09 r
  U2285/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_63_/E (EDFFX2TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_63_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.90      -0.90
  data required time                                                -0.90
  --------------------------------------------------------------------------
  data required time                                                -0.90
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U3642/Y (BUFX3TS)                                       0.14       1.09 r
  U2285/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_60_/E (EDFFX2TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_60_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.90      -0.90
  data required time                                                -0.90
  --------------------------------------------------------------------------
  data required time                                                -0.90
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U3642/Y (BUFX3TS)                                       0.14       1.09 r
  U2285/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_61_/E (EDFFX2TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_61_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.90      -0.90
  data required time                                                -0.90
  --------------------------------------------------------------------------
  data required time                                                -0.90
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U3643/Y (BUFX3TS)                                       0.14       1.09 r
  U1948/Y (CLKBUFX2TS)                                    0.20       1.28 r
  u_fpalu_s2_br4_pp_r_reg_25_/E (EDFFX2TS)                0.00       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_25_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.90      -0.90
  data required time                                                -0.90
  --------------------------------------------------------------------------
  data required time                                                -0.90
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U3643/Y (BUFX3TS)                                       0.14       1.09 r
  U1948/Y (CLKBUFX2TS)                                    0.20       1.28 r
  u_fpalu_s2_br4_pp_r_reg_24_/E (EDFFX2TS)                0.00       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_24_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.90      -0.90
  data required time                                                -0.90
  --------------------------------------------------------------------------
  data required time                                                -0.90
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U3643/Y (BUFX3TS)                                       0.14       1.09 r
  U1953/Y (CLKBUFX2TS)                                    0.20       1.28 r
  u_fpalu_s2_br4_pp_r_reg_26_/E (EDFFX2TS)                0.00       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_26_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.90      -0.90
  data required time                                                -0.90
  --------------------------------------------------------------------------
  data required time                                                -0.90
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U3643/Y (BUFX3TS)                                       0.14       1.09 r
  U1953/Y (CLKBUFX2TS)                                    0.20       1.28 r
  u_fpalu_s2_br4_pp_r_reg_27_/E (EDFFX2TS)                0.00       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_27_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.90      -0.90
  data required time                                                -0.90
  --------------------------------------------------------------------------
  data required time                                                -0.90
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U3643/Y (BUFX3TS)                                       0.14       1.09 r
  U1953/Y (CLKBUFX2TS)                                    0.20       1.28 r
  u_fpalu_s2_br4_pp_r_reg_28_/E (EDFFX2TS)                0.00       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_28_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.90      -0.90
  data required time                                                -0.90
  --------------------------------------------------------------------------
  data required time                                                -0.90
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U3643/Y (BUFX3TS)                                       0.14       1.09 r
  U1953/Y (CLKBUFX2TS)                                    0.20       1.28 r
  u_fpalu_s2_br4_pp_r_reg_29_/E (EDFFX2TS)                0.00       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_29_/CK (EDFFX2TS)               0.00       0.00 r
  library setup time                                     -0.90      -0.90
  data required time                                                -0.90
  --------------------------------------------------------------------------
  data required time                                                -0.90
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1156/Y (CLKBUFX2TS)                                    0.28       1.49 f
  U3520/Y (INVX2TS)                                       0.17       1.66 r
  u_fpalu_s2_mmux_lhs_r_reg_16_/S0 (MDFFHQX1TS)           0.00       1.66 r
  data arrival time                                                  1.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_16_/CK (MDFFHQX1TS)           0.00       0.00 r
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1156/Y (CLKBUFX2TS)                                    0.28       1.49 f
  U3520/Y (INVX2TS)                                       0.17       1.66 r
  u_fpalu_s2_mmux_lhs_r_reg_7_/S0 (MDFFHQX1TS)            0.00       1.66 r
  data arrival time                                                  1.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_7_/CK (MDFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1156/Y (CLKBUFX2TS)                                    0.28       1.49 f
  U3519/Y (INVX2TS)                                       0.17       1.66 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/S0 (MDFFHQX1TS)            0.00       1.66 r
  data arrival time                                                  1.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1156/Y (CLKBUFX2TS)                                    0.28       1.49 f
  U3520/Y (INVX2TS)                                       0.17       1.66 r
  u_fpalu_s2_mmux_lhs_r_reg_4_/S0 (MDFFHQX1TS)            0.00       1.66 r
  data arrival time                                                  1.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_4_/CK (MDFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1156/Y (CLKBUFX2TS)                                    0.28       1.49 f
  U3519/Y (INVX2TS)                                       0.17       1.66 r
  u_fpalu_s2_mmux_lhs_r_reg_3_/S0 (MDFFHQX1TS)            0.00       1.66 r
  data arrival time                                                  1.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_3_/CK (MDFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1156/Y (CLKBUFX2TS)                                    0.28       1.49 f
  U3520/Y (INVX2TS)                                       0.17       1.66 r
  u_fpalu_s2_mmux_lhs_r_reg_2_/S0 (MDFFHQX1TS)            0.00       1.66 r
  data arrival time                                                  1.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_2_/CK (MDFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1156/Y (CLKBUFX2TS)                                    0.28       1.49 f
  U3519/Y (INVX2TS)                                       0.17       1.66 r
  u_fpalu_s2_mmux_lhs_r_reg_0_/S0 (MDFFHQX1TS)            0.00       1.66 r
  data arrival time                                                  1.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_0_/CK (MDFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1156/Y (CLKBUFX2TS)                                    0.28       1.49 f
  U3519/Y (INVX2TS)                                       0.17       1.66 r
  u_fpalu_s2_mmux_lhs_r_reg_1_/S0 (MDFFHQX1TS)            0.00       1.66 r
  data arrival time                                                  1.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_1_/CK (MDFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U1170/Y (CLKBUFX2TS)                                    0.18       1.12 r
  U1944/Y (CLKBUFX2TS)                                    0.20       1.32 r
  u_fpalu_s2_br4_pp_r_reg_18_/E (EDFFX1TS)                0.00       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_18_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U1170/Y (CLKBUFX2TS)                                    0.18       1.12 r
  U1944/Y (CLKBUFX2TS)                                    0.20       1.32 r
  u_fpalu_s2_br4_pp_r_reg_20_/E (EDFFX1TS)                0.00       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_20_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U1170/Y (CLKBUFX2TS)                                    0.18       1.12 r
  U1944/Y (CLKBUFX2TS)                                    0.20       1.32 r
  u_fpalu_s2_br4_pp_r_reg_21_/E (EDFFX1TS)                0.00       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_21_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U1170/Y (CLKBUFX2TS)                                    0.18       1.12 r
  U1944/Y (CLKBUFX2TS)                                    0.20       1.32 r
  u_fpalu_s2_br4_pp_r_reg_19_/E (EDFFX1TS)                0.00       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_19_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U1170/Y (CLKBUFX2TS)                                    0.18       1.12 r
  U1941/Y (CLKBUFX2TS)                                    0.20       1.32 r
  u_fpalu_s2_br4_pp_r_reg_1_/E (EDFFX1TS)                 0.00       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_1_/CK (EDFFX1TS)                0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U1170/Y (CLKBUFX2TS)                                    0.18       1.12 r
  U1941/Y (CLKBUFX2TS)                                    0.20       1.32 r
  u_fpalu_s2_br4_pp_r_reg_3_/E (EDFFX1TS)                 0.00       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_3_/CK (EDFFX1TS)                0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U1170/Y (CLKBUFX2TS)                                    0.18       1.12 r
  U1941/Y (CLKBUFX2TS)                                    0.20       1.32 r
  u_fpalu_s2_br4_pp_r_reg_4_/E (EDFFX1TS)                 0.00       1.32 r
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_4_/CK (EDFFX1TS)                0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[10]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1396/Y (NOR2X6TS)                                      0.14       0.68 r
  U1469/Y (CLKINVX12TS)                                   0.12       0.80 f
  U1408/Y (INVX12TS)                                      0.10       0.90 r
  U1429/Y (NAND2X8TS)                                     0.08       0.98 f
  U2118/Y (NAND4X4TS)                                     0.12       1.10 r
  U2387/Y (NAND2X2TS)                                     0.11       1.21 f
  U1435/Y (NAND3X2TS)                                     0.11       1.31 r
  U1398/Y (CLKINVX2TS)                                    0.11       1.42 f
  U2464/Y (CLKBUFX2TS)                                    0.21       1.63 f
  U1771/Y (INVX2TS)                                       0.08       1.71 r
  U1293/Y (NAND2X2TS)                                     0.09       1.80 f
  U1292/Y (OAI2BB1X4TS)                                   0.12       1.91 r
  U1555/Y (CLKBUFX2TS)                                    0.21       2.13 r
  dout_29i[10] (out)                                      0.00       2.13 r
  data arrival time                                                  2.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.18


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1650/Y (CLKBUFX2TS)                                    0.27       1.48 f
  U4002/Y (INVX2TS)                                       0.17       1.65 r
  U1823/Y (MXI2X1TS)                                      0.25       1.90 f
  u_fpalu_s2_mmux_lhs_r_reg_19_/D (DFFHQX4TS)             0.00       1.90 f
  data arrival time                                                  1.90

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_19_/CK (DFFHQX4TS)            0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.17


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1650/Y (CLKBUFX2TS)                                    0.27       1.48 f
  U4123/Y (INVX2TS)                                       0.17       1.65 r
  U1808/Y (MXI2X1TS)                                      0.25       1.90 f
  u_fpalu_s2_mmux_lhs_r_reg_18_/D (DFFHQX4TS)             0.00       1.90 f
  data arrival time                                                  1.90

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_18_/CK (DFFHQX4TS)            0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.17


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1650/Y (CLKBUFX2TS)                                    0.27       1.48 f
  U4123/Y (INVX2TS)                                       0.17       1.65 r
  U1838/Y (MXI2X1TS)                                      0.25       1.90 f
  u_fpalu_s2_mmux_lhs_r_reg_15_/D (DFFHQX4TS)             0.00       1.90 f
  data arrival time                                                  1.90

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_15_/CK (DFFHQX4TS)            0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.17


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1650/Y (CLKBUFX2TS)                                    0.27       1.48 f
  U4123/Y (INVX2TS)                                       0.17       1.65 r
  U1810/Y (MXI2X1TS)                                      0.25       1.90 f
  u_fpalu_s2_mmux_lhs_r_reg_6_/D (DFFHQX4TS)              0.00       1.90 f
  data arrival time                                                  1.90

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_6_/CK (DFFHQX4TS)             0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.17


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1650/Y (CLKBUFX2TS)                                    0.27       1.48 f
  U4123/Y (INVX2TS)                                       0.17       1.65 r
  U4130/Y (MXI2X1TS)                                      0.25       1.90 f
  u_fpalu_s2_mmux_lhs_r_reg_12_/D (DFFHQX4TS)             0.00       1.90 f
  data arrival time                                                  1.90

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_12_/CK (DFFHQX4TS)            0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.17


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1650/Y (CLKBUFX2TS)                                    0.27       1.48 f
  U3974/Y (INVX2TS)                                       0.17       1.65 r
  U1828/Y (MXI2X1TS)                                      0.25       1.90 f
  u_fpalu_s2_mmux_lhs_r_reg_14_/D (DFFHQX4TS)             0.00       1.90 f
  data arrival time                                                  1.90

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_14_/CK (DFFHQX4TS)            0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.17


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1650/Y (CLKBUFX2TS)                                    0.27       1.48 f
  U4002/Y (INVX2TS)                                       0.17       1.65 r
  U1830/Y (MXI2X1TS)                                      0.25       1.90 f
  u_fpalu_s2_mmux_lhs_r_reg_20_/D (DFFHQX4TS)             0.00       1.90 f
  data arrival time                                                  1.90

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_20_/CK (DFFHQX4TS)            0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.17


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U1425/Y (CLKINVX12TS)                                   0.08       0.55 f
  U1386/Y (NOR2X8TS)                                      0.14       0.69 r
  U2113/Y (NAND2X2TS)                                     0.14       0.83 f
  U2483/Y (NAND4X2TS)                                     0.13       0.96 r
  U2482/Y (INVX2TS)                                       0.12       1.08 f
  U2781/Y (AOI2BB2X4TS)                                   0.24       1.32 f
  U2433/Y (AOI2BB2X1TS)                                   0.40       1.72 f
  U1295/Y (OAI21X4TS)                                     0.16       1.88 r
  U3218/Y (CLKBUFX2TS)                                    0.24       2.12 r
  dout_29i[6] (out)                                       0.00       2.12 r
  data arrival time                                                  2.12

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.12
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.17


  Startpoint: ss_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr_r_reg_2_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_0_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_0_/Q (DFFRX4TS)                 0.71       0.71 f
  U1317/Y (CLKINVX6TS)                     0.09       0.80 r
  U1316/Y (INVX6TS)                        0.06       0.86 f
  U1359/Y (NOR3X4TS)                       0.13       0.99 r
  U2064/Y (NOR2X2TS)                       0.13       1.12 f
  U2859/Y (INVX2TS)                        0.10       1.22 r
  U2663/Y (AND2X4TS)                       0.18       1.40 r
  U1335/Y (NAND2X4TS)                      0.09       1.49 f
  U1334/Y (NOR2X4TS)                       0.12       1.61 r
  U4182/Y (AOI21X1TS)                      0.08       1.68 f
  dmem_addr_r_reg_2_/D (DFFNSRX1TS)        0.00       1.68 f
  data arrival time                                   1.68

  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_addr_r_reg_2_/CKN (DFFNSRX1TS)      0.00       0.00 f
  library setup time                      -0.49      -0.49
  data required time                                 -0.49
  -----------------------------------------------------------
  data required time                                 -0.49
  data arrival time                                  -1.68
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.17


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1649/Y (CLKBUFX2TS)                                    0.26       1.47 f
  U3948/Y (INVX2TS)                                       0.17       1.64 r
  U1848/Y (MXI2X1TS)                                      0.25       1.89 f
  u_fpalu_s2_mmux_lhs_r_reg_10_/D (DFFHQX4TS)             0.00       1.89 f
  data arrival time                                                  1.89

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_10_/CK (DFFHQX4TS)            0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.16


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1649/Y (CLKBUFX2TS)                                    0.26       1.47 f
  U3908/Y (INVX2TS)                                       0.17       1.64 r
  U1851/Y (MXI2X1TS)                                      0.25       1.89 f
  u_fpalu_s2_mmux_lhs_r_reg_9_/D (DFFHQX4TS)              0.00       1.89 f
  data arrival time                                                  1.89

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_9_/CK (DFFHQX4TS)             0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.16


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1649/Y (CLKBUFX2TS)                                    0.26       1.47 f
  U3936/Y (INVX2TS)                                       0.17       1.64 r
  U1811/Y (MXI2X1TS)                                      0.25       1.89 f
  u_fpalu_s2_mmux_lhs_r_reg_13_/D (DFFHQX4TS)             0.00       1.89 f
  data arrival time                                                  1.89

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_13_/CK (DFFHQX4TS)            0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.16


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1649/Y (CLKBUFX2TS)                                    0.26       1.47 f
  U3936/Y (INVX2TS)                                       0.17       1.64 r
  U1826/Y (MXI2X1TS)                                      0.25       1.89 f
  u_fpalu_s2_mmux_lhs_r_reg_11_/D (DFFHQX4TS)             0.00       1.89 f
  data arrival time                                                  1.89

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_11_/CK (DFFHQX4TS)            0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.16


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1649/Y (CLKBUFX2TS)                                    0.26       1.47 f
  U3948/Y (INVX2TS)                                       0.17       1.64 r
  U1827/Y (MXI2X1TS)                                      0.25       1.89 f
  u_fpalu_s2_mmux_lhs_r_reg_8_/D (DFFHQX4TS)              0.00       1.89 f
  data arrival time                                                  1.89

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_8_/CK (DFFHQX4TS)             0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.16


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1649/Y (CLKBUFX2TS)                                    0.26       1.47 f
  U3948/Y (INVX2TS)                                       0.17       1.64 r
  U1835/Y (MXI2X1TS)                                      0.25       1.89 f
  u_fpalu_s2_mmux_rhs_r_reg_16_/D (DFFHQX4TS)             0.00       1.89 f
  data arrival time                                                  1.89

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_16_/CK (DFFHQX4TS)            0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.16


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1649/Y (CLKBUFX2TS)                                    0.26       1.47 f
  U3908/Y (INVX2TS)                                       0.17       1.64 r
  U1807/Y (MXI2X1TS)                                      0.25       1.89 f
  u_fpalu_s2_mmux_rhs_r_reg_21_/D (DFFHQX4TS)             0.00       1.89 f
  data arrival time                                                  1.89

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_21_/CK (DFFHQX4TS)            0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.16


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1649/Y (CLKBUFX2TS)                                    0.26       1.47 f
  U3908/Y (INVX2TS)                                       0.17       1.64 r
  U1822/Y (MXI2X1TS)                                      0.25       1.89 f
  u_fpalu_s2_mmux_rhs_r_reg_19_/D (DFFHQX4TS)             0.00       1.89 f
  data arrival time                                                  1.89

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_19_/CK (DFFHQX4TS)            0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.16


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1649/Y (CLKBUFX2TS)                                    0.26       1.47 f
  U3948/Y (INVX2TS)                                       0.17       1.64 r
  U1817/Y (MXI2X1TS)                                      0.25       1.89 f
  u_fpalu_s2_mmux_rhs_r_reg_8_/D (DFFHQX8TS)              0.00       1.89 f
  data arrival time                                                  1.89

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_8_/CK (DFFHQX8TS)             0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -1.89
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.16


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_17_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1386/Y (NOR2X8TS)                                      0.07       0.57 f
  U2125/Y (NAND2X2TS)                                     0.14       0.71 r
  U1414/Y (NAND4X2TS)                                     0.19       0.90 f
  U2441/Y (NAND2X2TS)                                     0.13       1.04 r
  U1501/Y (NAND3X4TS)                                     0.13       1.17 f
  U1383/Y (NOR2X4TS)                                      0.14       1.31 r
  U3217/Y (BUFX3TS)                                       0.21       1.52 r
  U2526/Y (OAI21X4TS)                                     0.15       1.66 f
  alumux_self_fp29i_r_reg_17_/D (DFFNSRX1TS)              0.00       1.66 f
  data arrival time                                                  1.66

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_17_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.50      -0.50
  data required time                                                -0.50
  --------------------------------------------------------------------------
  data required time                                                -0.50
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.16


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U3215/Y (NAND2X1TS)                                     0.15       1.68 f
  U3216/Y (NAND3X2TS)                                     0.18       1.86 r
  U2257/Y (CLKBUFX2TS)                                    0.25       2.10 r
  dout_29i[5] (out)                                       0.00       2.10 r
  data arrival time                                                  2.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.10
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.15


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U2734/Y (BUFX3TS)                                       0.14       1.09 r
  U1949/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_69_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_69_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.15


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_70_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U2734/Y (BUFX3TS)                                       0.14       1.09 r
  U1949/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_70_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_70_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.15


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFHQX4TS)        0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFHQX4TS)         0.30       0.30 f
  U1719/Y (INVX2TS)                                       0.10       0.40 r
  U1696/Y (INVX2TS)                                       0.07       0.47 f
  U1681/Y (NOR2X2TS)                                      0.15       0.62 r
  U1239/Y (CLKBUFX2TS)                                    0.22       0.84 r
  U3650/Y (NAND2X1TS)                                     0.11       0.95 f
  U3653/Y (NAND4X1TS)                                     0.16       1.11 r
  U1858/Y (NAND2X1TS)                                     0.19       1.30 f
  U1842/Y (INVX1TS)                                       0.13       1.43 r
  U3654/Y (NAND2X1TS)                                     0.09       1.52 f
  U3664/Y (NAND3X1TS)                                     0.12       1.64 r
  U1622/Y (XOR2X1TS)                                      0.24       1.87 f
  u_fpalu_s3_rhs_r_reg_10_/D (DFFHQX4TS)                  0.00       1.87 f
  data arrival time                                                  1.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_10_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.15


  Startpoint: u_fpalu_s2_br4_pp_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_12_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_12_/Q (EDFFX1TS)                0.63       0.63 f
  U2705/CO (ADDHX1TS)                                     0.34       0.97 f
  U2666/Y (OR2X4TS)                                       0.27       1.24 f
  U2682/Y (AOI21X2TS)                                     0.16       1.40 r
  U3337/Y (OAI21X2TS)                                     0.15       1.55 f
  U3409/Y (INVX2TS)                                       0.10       1.65 r
  U3410/Y (XOR2X1TS)                                      0.22       1.87 f
  u_fpalu_s3_ps0_r_reg_4_/D (DFFHQX4TS)                   0.00       1.87 f
  data arrival time                                                  1.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_4_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: u_fpalu_s2_br4_s_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_0_/CK (DFFQX4TS)                 0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_0_/Q (DFFQX4TS)                  0.72       0.72 f
  U1606/Y (BUFX3TS)                                       0.19       0.91 f
  U3331/Y (NAND2X1TS)                                     0.13       1.04 r
  U3332/Y (INVX2TS)                                       0.10       1.14 f
  U3333/Y (NAND2X1TS)                                     0.15       1.29 r
  U1895/Y (CLKINVX2TS)                                    0.14       1.44 f
  U3411/Y (AOI21X1TS)                                     0.19       1.62 r
  U1866/Y (XOR2X1TS)                                      0.25       1.87 f
  u_fpalu_s3_ps0_r_reg_3_/D (DFFHQX4TS)                   0.00       1.87 f
  data arrival time                                                  1.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_3_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_39_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U3642/Y (BUFX3TS)                                       0.14       1.09 r
  U1933/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_39_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_39_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U3642/Y (BUFX3TS)                                       0.14       1.09 r
  U1933/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_40_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_40_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_41_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U3642/Y (BUFX3TS)                                       0.14       1.09 r
  U1933/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_41_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_41_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U3642/Y (BUFX3TS)                                       0.14       1.09 r
  U1933/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_42_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_42_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_59_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U3642/Y (BUFX3TS)                                       0.14       1.09 r
  U1936/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_59_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_59_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U2734/Y (BUFX3TS)                                       0.14       1.09 r
  U1932/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_49_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_49_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_50_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U2734/Y (BUFX3TS)                                       0.14       1.09 r
  U1932/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_50_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_50_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U2734/Y (BUFX3TS)                                       0.14       1.09 r
  U1932/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_51_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_51_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_52_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U2734/Y (BUFX3TS)                                       0.14       1.09 r
  U1945/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_52_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_52_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_53_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U2734/Y (BUFX3TS)                                       0.14       1.09 r
  U1945/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_53_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_53_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U2734/Y (BUFX3TS)                                       0.14       1.09 r
  U1945/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_54_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_54_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_56_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U3642/Y (BUFX3TS)                                       0.14       1.09 r
  U1936/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_56_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_56_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_57_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U3642/Y (BUFX3TS)                                       0.14       1.09 r
  U1936/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_57_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_57_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U2734/Y (BUFX3TS)                                       0.14       1.09 r
  U1945/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_55_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_55_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U3642/Y (BUFX3TS)                                       0.14       1.09 r
  U1936/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_58_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_58_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U2734/Y (BUFX3TS)                                       0.14       1.09 r
  U1932/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_48_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_48_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_36_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U3642/Y (BUFX3TS)                                       0.14       1.09 r
  U1951/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_36_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_36_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_37_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U3642/Y (BUFX3TS)                                       0.14       1.09 r
  U1951/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_37_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_37_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_38_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U3642/Y (BUFX3TS)                                       0.14       1.09 r
  U1951/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_38_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_38_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_66_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U2734/Y (BUFX3TS)                                       0.14       1.09 r
  U1950/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_66_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_66_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  U2734/Y (BUFX3TS)                                       0.14       1.09 r
  U1950/Y (CLKBUFX2TS)                                    0.20       1.29 r
  u_fpalu_s2_br4_pp_r_reg_67_/E (EDFFX1TS)                0.00       1.29 r
  data arrival time                                                  1.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_67_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U3643/Y (BUFX3TS)                                       0.14       1.09 r
  U1948/Y (CLKBUFX2TS)                                    0.20       1.28 r
  u_fpalu_s2_br4_pp_r_reg_47_/E (EDFFX1TS)                0.00       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_47_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_10_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1396/Y (NOR2X6TS)                                      0.06       0.55 f
  U1469/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1408/Y (INVX12TS)                                      0.07       0.69 f
  U1429/Y (NAND2X8TS)                                     0.08       0.77 r
  U2118/Y (NAND4X4TS)                                     0.13       0.90 f
  U2387/Y (NAND2X2TS)                                     0.11       1.01 r
  U1435/Y (NAND3X2TS)                                     0.13       1.14 f
  U1398/Y (CLKINVX2TS)                                    0.09       1.22 r
  U2464/Y (CLKBUFX2TS)                                    0.16       1.39 r
  U1771/Y (INVX2TS)                                       0.06       1.44 f
  U1293/Y (NAND2X2TS)                                     0.08       1.53 r
  U1292/Y (OAI2BB1X4TS)                                   0.11       1.64 f
  alumux_self_fp29i_r_reg_10_/D (DFFNSRX1TS)              0.00       1.64 f
  data arrival time                                                  1.64

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_10_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.50      -0.50
  data required time                                                -0.50
  --------------------------------------------------------------------------
  data required time                                                -0.50
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U3643/Y (BUFX3TS)                                       0.14       1.09 r
  U1942/Y (CLKBUFX2TS)                                    0.20       1.28 r
  u_fpalu_s2_br4_pp_r_reg_43_/E (EDFFX1TS)                0.00       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_43_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_44_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U3643/Y (BUFX3TS)                                       0.14       1.09 r
  U1942/Y (CLKBUFX2TS)                                    0.20       1.28 r
  u_fpalu_s2_br4_pp_r_reg_44_/E (EDFFX1TS)                0.00       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_44_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_45_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U3643/Y (BUFX3TS)                                       0.14       1.09 r
  U1942/Y (CLKBUFX2TS)                                    0.20       1.28 r
  u_fpalu_s2_br4_pp_r_reg_45_/E (EDFFX1TS)                0.00       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_45_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_46_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U3643/Y (BUFX3TS)                                       0.14       1.09 r
  U1942/Y (CLKBUFX2TS)                                    0.20       1.28 r
  u_fpalu_s2_br4_pp_r_reg_46_/E (EDFFX1TS)                0.00       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_46_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U3643/Y (BUFX3TS)                                       0.14       1.09 r
  U1939/Y (CLKBUFX2TS)                                    0.20       1.28 r
  u_fpalu_s2_br4_pp_r_reg_14_/E (EDFFX1TS)                0.00       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_14_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U3643/Y (BUFX3TS)                                       0.14       1.09 r
  U1939/Y (CLKBUFX2TS)                                    0.20       1.28 r
  u_fpalu_s2_br4_pp_r_reg_15_/E (EDFFX1TS)                0.00       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_15_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U3643/Y (BUFX3TS)                                       0.14       1.09 r
  U1939/Y (CLKBUFX2TS)                                    0.20       1.28 r
  u_fpalu_s2_br4_pp_r_reg_16_/E (EDFFX1TS)                0.00       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_16_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  U3643/Y (BUFX3TS)                                       0.14       1.09 r
  U1939/Y (CLKBUFX2TS)                                    0.20       1.28 r
  u_fpalu_s2_br4_pp_r_reg_17_/E (EDFFX1TS)                0.00       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_17_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.86      -0.86
  data required time                                                -0.86
  --------------------------------------------------------------------------
  data required time                                                -0.86
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U3615/Y (BUFX3TS)                                       0.21       1.42 f
  U3964/Y (INVX2TS)                                       0.13       1.56 r
  U1840/Y (MXI2X1TS)                                      0.24       1.79 f
  u_fpalu_s2_mmux_rhs_r_reg_0_/D (DFFQX1TS)               0.00       1.79 f
  data arrival time                                                  1.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_0_/CK (DFFQX1TS)              0.00       0.00 r
  library setup time                                     -0.34      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U3615/Y (BUFX3TS)                                       0.21       1.42 f
  U3964/Y (INVX2TS)                                       0.13       1.56 r
  U1852/Y (MXI2X1TS)                                      0.24       1.79 f
  u_fpalu_s2_mmux_rhs_r_reg_1_/D (DFFQX1TS)               0.00       1.79 f
  data arrival time                                                  1.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_1_/CK (DFFQX1TS)              0.00       0.00 r
  library setup time                                     -0.34      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U3615/Y (BUFX3TS)                                       0.21       1.42 f
  U3964/Y (INVX2TS)                                       0.13       1.56 r
  U1825/Y (MXI2X1TS)                                      0.24       1.79 f
  u_fpalu_s2_mmux_rhs_r_reg_2_/D (DFFQX1TS)               0.00       1.79 f
  data arrival time                                                  1.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_2_/CK (DFFQX1TS)              0.00       0.00 r
  library setup time                                     -0.34      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFHQX4TS)        0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFHQX4TS)         0.29       0.29 r
  U1719/Y (INVX2TS)                                       0.08       0.37 f
  U1696/Y (INVX2TS)                                       0.07       0.45 r
  U1681/Y (NOR2X2TS)                                      0.08       0.52 f
  U1239/Y (CLKBUFX2TS)                                    0.23       0.75 f
  U3693/Y (NAND2X1TS)                                     0.13       0.88 r
  U3694/Y (NAND4X1TS)                                     0.22       1.10 f
  U1806/Y (MXI2X1TS)                                      0.34       1.44 r
  U3911/Y (MXI2X1TS)                                      0.36       1.80 f
  U3912/Y (NAND2X1TS)                                     0.13       1.93 r
  u_fpalu_s3_rhs_r_reg_17_/D (DFFHQX4TS)                  0.00       1.93 r
  data arrival time                                                  1.93

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_17_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.14


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.66       0.66 r
  U2029/Y (INVX4TS)                                       0.07       0.74 f
  U1692/Y (CLKBUFX2TS)                                    0.22       0.96 f
  U1988/Y (CLKBUFX2TS)                                    0.27       1.23 f
  U1938/Y (CLKBUFX2TS)                                    0.26       1.49 f
  U2279/Y (MX2X1TS)                                       0.31       1.80 f
  u_fpalu_s2_br4_s_r_reg_0_/D (DFFQX4TS)                  0.00       1.80 f
  data arrival time                                                  1.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_0_/CK (DFFQX4TS)                 0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.13


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.30       0.30 f
  U3433/Y (INVX2TS)                                       0.08       0.38 r
  U1996/Y (NOR2X1TS)                                      0.08       0.46 f
  U3435/Y (OAI21X1TS)                                     0.21       0.68 r
  U3439/Y (AOI21X1TS)                                     0.23       0.91 f
  U3612/Y (OAI21XLTS)                                     0.30       1.22 r
  U3613/Y (XNOR2X1TS)                                     0.30       1.51 f
  U1638/Y (MX2X1TS)                                       0.35       1.86 f
  u_fpalu_s2_ea_sub_eb_abs_r_reg_5_/D (DFFHQX4TS)         0.00       1.86 f
  data arrival time                                                  1.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_5_/CK (DFFHQX4TS)        0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.11


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/QN (DFFRX4TS)                0.88       0.88 r
  U1359/Y (NOR3X4TS)                       0.09       0.97 f
  U2064/Y (NOR2X2TS)                       0.19       1.15 r
  U2330/Y (CLKAND2X2TS)                    0.32       1.47 r
  u_cmem/CEN (SP_CMEM)                     0.00       1.47 r
  data arrival time                                   1.47

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.64      -0.64
  data required time                                 -0.64
  -----------------------------------------------------------
  data required time                                 -0.64
  data arrival time                                  -1.47
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.11


  Startpoint: u_fpalu_s2_br4_pp_r_reg_48_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_48_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_48_/Q (EDFFX1TS)                0.63       0.63 f
  U2686/CO (ADDHX1TS)                                     0.34       0.97 f
  U2665/Y (OR2X4TS)                                       0.27       1.24 f
  U3259/Y (AOI21X2TS)                                     0.16       1.40 r
  U3260/Y (OAI21X2TS)                                     0.13       1.52 f
  U3317/Y (INVX2TS)                                       0.09       1.61 r
  U3318/Y (XOR2X1TS)                                      0.22       1.83 f
  u_fpalu_s3_ps1_r_reg_4_/D (DFFHQX4TS)                   0.00       1.83 f
  data arrival time                                                  1.83

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_4_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -1.83
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.11


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cmem_addr_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/Q (DFFRX4TS)                 0.70       0.70 f
  U2486/Y (NOR2X2TS)                       0.19       0.89 r
  U3422/Y (NOR2X1TS)                       0.14       1.03 f
  U3423/Y (NAND2X1TS)                      0.18       1.21 r
  U3426/Y (NOR2X1TS)                       0.15       1.36 f
  U4179/Y (NAND2X1TS)                      0.11       1.47 r
  U4180/Y (XOR2X1TS)                       0.22       1.70 f
  U1957/Y (NAND2XLTS)                      0.13       1.83 r
  cmem_addr_r_reg_5_/D (DFFHQX1TS)         0.00       1.83 r
  data arrival time                                   1.83

  clock clk' (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cmem_addr_r_reg_5_/CK (DFFHQX1TS)        0.00       0.00 r
  library setup time                      -0.28      -0.28
  data required time                                 -0.28
  -----------------------------------------------------------
  data required time                                 -0.28
  data arrival time                                  -1.83
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.10


  Startpoint: regf_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk')
  Endpoint: regf_addr_r_reg_3_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (fall edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00       0.00 f
  regf_addr_r_reg_0_/QN (DFFNSRX1TS)       0.98       0.98 f
  U1917/Y (INVX2TS)                        0.09       1.07 r
  U2481/Y (NAND3X2TS)                      0.15       1.22 f
  U1861/Y (XOR2XLTS)                       0.21       1.42 r
  U2226/Y (NOR2XLTS)                       0.17       1.60 f
  regf_addr_r_reg_3_/D (DFFNSRX1TS)        0.00       1.60 f
  data arrival time                                   1.60

  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_3_/CKN (DFFNSRX1TS)      0.00       0.00 f
  library setup time                      -0.50      -0.50
  data required time                                 -0.50
  -----------------------------------------------------------
  data required time                                 -0.50
  data arrival time                                  -1.60
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.09


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U3615/Y (BUFX3TS)                                       0.21       1.42 f
  U3644/Y (INVX2TS)                                       0.11       1.53 r
  U1829/Y (MX2X1TS)                                       0.31       1.84 f
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/D (DFFHQX4TS)         0.00       1.84 f
  data arrival time                                                  1.84

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFHQX4TS)        0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.09


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1156/Y (CLKBUFX2TS)                                    0.28       1.49 f
  U1869/Y (MX2X1TS)                                       0.35       1.84 f
  u_fpalu_s2_ea_sub_eb_abs_r_reg_4_/D (DFFHQX4TS)         0.00       1.84 f
  data arrival time                                                  1.84

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_4_/CK (DFFHQX4TS)        0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.09


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U3615/Y (BUFX3TS)                                       0.21       1.42 f
  U3644/Y (INVX2TS)                                       0.11       1.53 r
  U1836/Y (MX2X1TS)                                       0.31       1.84 f
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/D (DFFHQX8TS)         0.00       1.84 f
  data arrival time                                                  1.84

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/CK (DFFHQX8TS)        0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -1.84
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.09


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2450/Y (INVX6TS)                                       0.10       0.76 f
  U2746/Y (MXI2X4TS)                                      0.19       0.96 f
  U1229/Y (INVX2TS)                                       0.12       1.08 r
  U1574/Y (INVX2TS)                                       0.08       1.16 f
  U4008/Y (NAND2X1TS)                                     0.09       1.25 r
  U4009/Y (NAND2X1TS)                                     0.09       1.34 f
  u_fpalu_s2_br4_pp_r_reg_11_/D (EDFFX1TS)                0.00       1.34 f
  data arrival time                                                  1.34

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_11_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.75      -0.75
  data required time                                                -0.75
  --------------------------------------------------------------------------
  data required time                                                -0.75
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.08


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFHQX4TS)        0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFHQX4TS)         0.29       0.29 r
  U1719/Y (INVX2TS)                                       0.08       0.37 f
  U1696/Y (INVX2TS)                                       0.07       0.45 r
  U1681/Y (NOR2X2TS)                                      0.08       0.52 f
  U1582/Y (CLKBUFX2TS)                                    0.23       0.75 f
  U3622/Y (NAND2X1TS)                                     0.13       0.88 r
  U3625/Y (NAND4X1TS)                                     0.23       1.12 f
  U3762/Y (MXI2X1TS)                                      0.31       1.42 r
  U4049/Y (MXI2X1TS)                                      0.32       1.75 f
  U4050/Y (NAND2X1TS)                                     0.13       1.88 r
  u_fpalu_s3_rhs_r_reg_15_/D (DFFHQX4TS)                  0.00       1.88 r
  data arrival time                                                  1.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_15_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.08


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U3615/Y (BUFX3TS)                                       0.21       1.42 f
  U3953/Y (INVX2TS)                                       0.13       1.56 r
  U1831/Y (MXI2X1TS)                                      0.25       1.80 f
  u_fpalu_s2_mmux_lhs_r_reg_21_/D (DFFHQX4TS)             0.00       1.80 f
  data arrival time                                                  1.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_21_/CK (DFFHQX4TS)            0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.08


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U3615/Y (BUFX3TS)                                       0.21       1.42 f
  U3953/Y (INVX2TS)                                       0.13       1.56 r
  U1824/Y (MXI2X1TS)                                      0.25       1.80 f
  u_fpalu_s2_mmux_rhs_r_reg_4_/D (DFFHQX4TS)              0.00       1.80 f
  data arrival time                                                  1.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_4_/CK (DFFHQX4TS)             0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.08


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U3615/Y (BUFX3TS)                                       0.21       1.42 f
  U3964/Y (INVX2TS)                                       0.13       1.56 r
  U1818/Y (MXI2X1TS)                                      0.25       1.80 f
  u_fpalu_s2_mmux_rhs_r_reg_3_/D (DFFHQX4TS)              0.00       1.80 f
  data arrival time                                                  1.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_3_/CK (DFFHQX4TS)             0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.08


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U3615/Y (BUFX3TS)                                       0.21       1.42 f
  U3953/Y (INVX2TS)                                       0.13       1.56 r
  U1809/Y (MXI2X1TS)                                      0.25       1.80 f
  u_fpalu_s2_mmux_rhs_r_reg_5_/D (DFFHQX4TS)              0.00       1.80 f
  data arrival time                                                  1.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_5_/CK (DFFHQX4TS)             0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.08


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U3615/Y (BUFX3TS)                                       0.21       1.42 f
  U3953/Y (INVX2TS)                                       0.13       1.56 r
  U1837/Y (MXI2X1TS)                                      0.25       1.80 f
  u_fpalu_s2_mmux_rhs_r_reg_6_/D (DFFHQX4TS)              0.00       1.80 f
  data arrival time                                                  1.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_6_/CK (DFFHQX4TS)             0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.08


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U1246/Y (INVX4TS)                                       0.11       0.77 f
  U2475/Y (CLKINVX3TS)                                    0.11       0.88 r
  U2235/Y (NAND2X2TS)                                     0.10       0.98 f
  U2618/Y (NAND2X2TS)                                     0.12       1.10 r
  U2470/Y (NAND2X2TS)                                     0.16       1.27 f
  u_fpalu_s2_br4_s_r_reg_4_/D (EDFFX2TS)                  0.00       1.27 f
  data arrival time                                                  1.27

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_4_/CK (EDFFX2TS)                 0.00       0.00 r
  library setup time                                     -0.81      -0.81
  data required time                                                -0.81
  --------------------------------------------------------------------------
  data required time                                                -0.81
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.08


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[8] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U1451/Y (NAND2X2TS)                                     0.08       1.13 f
  U2164/Y (NAND4X2TS)                                     0.11       1.25 r
  U2809/Y (NAND2X1TS)                                     0.15       1.40 f
  U2678/Y (NAND4X2TS)                                     0.18       1.59 r
  U3221/Y (INVX2TS)                                       0.10       1.68 f
  U2664/Y (NAND2X2TS)                                     0.09       1.78 r
  U1332/Y (NAND2X2TS)                                     0.12       1.89 f
  U1331/Y (NAND3X4TS)                                     0.13       2.03 r
  dout[8] (out)                                           0.00       2.03 r
  data arrival time                                                  2.03

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.08


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U3615/Y (BUFX3TS)                                       0.21       1.42 f
  U3616/Y (INVX2TS)                                       0.13       1.55 r
  u_fpalu_s2_mmux_lhs_r_reg_17_/S0 (MDFFHQX1TS)           0.00       1.55 r
  data arrival time                                                  1.55

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_17_/CK (MDFFHQX1TS)           0.00       0.00 r
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -1.55
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.08


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[15] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U2172/Y (NAND2X2TS)                                     0.11       1.16 f
  U2804/Y (NAND4X4TS)                                     0.13       1.29 r
  U2173/Y (NAND2X2TS)                                     0.10       1.39 f
  U2807/Y (NAND4X2TS)                                     0.13       1.52 r
  U2434/Y (CLKINVX1TS)                                    0.13       1.65 f
  U2435/Y (INVX2TS)                                       0.10       1.75 r
  U3236/Y (NAND2X1TS)                                     0.11       1.86 f
  U3238/Y (NAND2X2TS)                                     0.16       2.02 r
  dout[15] (out)                                          0.00       2.02 r
  data arrival time                                                  2.02

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.02
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.07


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U3615/Y (BUFX3TS)                                       0.21       1.42 f
  U3616/Y (INVX2TS)                                       0.13       1.55 r
  U1846/Y (MXI2X1TS)                                      0.24       1.80 f
  u_fpalu_s2_mmux_rhs_r_reg_18_/D (DFFHQX4TS)             0.00       1.80 f
  data arrival time                                                  1.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_18_/CK (DFFHQX4TS)            0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.07


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U3615/Y (BUFX3TS)                                       0.21       1.42 f
  U3616/Y (INVX2TS)                                       0.13       1.55 r
  U1841/Y (MXI2X1TS)                                      0.24       1.80 f
  u_fpalu_s2_mmux_rhs_r_reg_7_/D (DFFHQX4TS)              0.00       1.80 f
  data arrival time                                                  1.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_7_/CK (DFFHQX4TS)             0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.07


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_rhs_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U3615/Y (BUFX3TS)                                       0.21       1.42 f
  U3616/Y (INVX2TS)                                       0.13       1.55 r
  U1833/Y (MXI2X1TS)                                      0.24       1.80 f
  u_fpalu_s2_mmux_rhs_r_reg_20_/D (DFFHQX4TS)             0.00       1.80 f
  data arrival time                                                  1.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_rhs_r_reg_20_/CK (DFFHQX4TS)            0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.07


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regf_addr_r_reg_1_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/Q (DFFRX4TS)                 0.54       0.54 r
  U1734/Y (CLKINVX2TS)                     0.12       0.66 f
  U1350/Y (INVX4TS)                        0.10       0.76 r
  U1349/Y (NOR3X4TS)                       0.07       0.82 f
  U2550/Y (OAI21X1TS)                      0.24       1.06 r
  U1899/Y (NOR2X1TS)                       0.15       1.22 f
  U1891/Y (MX2X1TS)                        0.31       1.53 f
  regf_addr_r_reg_1_/D (DFFNSRX2TS)        0.00       1.53 f
  data arrival time                                   1.53

  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_1_/CKN (DFFNSRX2TS)      0.00       0.00 f
  library setup time                      -0.54      -0.54
  data required time                                 -0.54
  -----------------------------------------------------------
  data required time                                 -0.54
  data arrival time                                  -1.53
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.06


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[9] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U2182/Y (NAND2X2TS)                                     0.11       1.42 f
  U1401/Y (NAND4X4TS)                                     0.14       1.56 r
  U3223/Y (INVX2TS)                                       0.08       1.65 f
  U2659/Y (NAND2X2TS)                                     0.08       1.73 r
  U3224/Y (NAND2X1TS)                                     0.11       1.84 f
  U3227/Y (NAND2X2TS)                                     0.17       2.01 r
  dout[9] (out)                                           0.00       2.01 r
  data arrival time                                                  2.01

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.01
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.06


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_71_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U1246/Y (INVX4TS)                                       0.11       0.77 f
  U2475/Y (CLKINVX3TS)                                    0.11       0.88 r
  U2235/Y (NAND2X2TS)                                     0.10       0.98 f
  U2616/Y (NAND2X1TS)                                     0.18       1.16 r
  U1642/Y (CLKBUFX2TS)                                    0.25       1.41 r
  U1802/Y (NOR2X1TS)                                      0.08       1.50 f
  U2276/Y (MX2X1TS)                                       0.31       1.81 f
  u_fpalu_s2_br4_pp_r_reg_71_/D (DFFHQX4TS)               0.00       1.81 f
  data arrival time                                                  1.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_71_/CK (DFFHQX4TS)              0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.06


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1692/Y (CLKBUFX2TS)                                    0.19       0.99 r
  U1988/Y (CLKBUFX2TS)                                    0.21       1.20 r
  u_fpalu_s2_br4_pp_r_reg_8_/E (EDFFX1TS)                 0.00       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_8_/CK (EDFFX1TS)                0.00       0.00 r
  library setup time                                     -0.85      -0.85
  data required time                                                -0.85
  --------------------------------------------------------------------------
  data required time                                                -0.85
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.05


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1692/Y (CLKBUFX2TS)                                    0.19       0.99 r
  U1988/Y (CLKBUFX2TS)                                    0.21       1.20 r
  u_fpalu_s2_br4_pp_r_reg_10_/E (EDFFX1TS)                0.00       1.20 r
  data arrival time                                                  1.20

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_10_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.85      -0.85
  data required time                                                -0.85
  --------------------------------------------------------------------------
  data required time                                                -0.85
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.05


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[19]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U1451/Y (NAND2X2TS)                                     0.08       1.13 f
  U2164/Y (NAND4X2TS)                                     0.11       1.25 r
  U2809/Y (NAND2X1TS)                                     0.15       1.40 f
  U2678/Y (NAND4X2TS)                                     0.18       1.59 r
  U3221/Y (INVX2TS)                                       0.10       1.68 f
  U2664/Y (NAND2X2TS)                                     0.09       1.78 r
  U1328/Y (NAND2X2TS)                                     0.11       1.89 f
  U1327/Y (NAND2X4TS)                                     0.11       2.00 r
  dout_29i[19] (out)                                      0.00       2.00 r
  data arrival time                                                  2.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.05


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[20]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U2182/Y (NAND2X2TS)                                     0.11       1.42 f
  U1401/Y (NAND4X4TS)                                     0.14       1.56 r
  U3223/Y (INVX2TS)                                       0.08       1.65 f
  U2659/Y (NAND2X2TS)                                     0.08       1.73 r
  U3476/Y (NAND2X1TS)                                     0.11       1.84 f
  U3478/Y (NAND2X2TS)                                     0.16       2.00 r
  dout_29i[20] (out)                                      0.00       2.00 r
  data arrival time                                                  2.00

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -2.00
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.05


  Startpoint: regf_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk')
  Endpoint: regf_addr_r_reg_4_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (fall edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00       0.00 f
  regf_addr_r_reg_0_/QN (DFFNSRX1TS)       0.98       0.98 f
  U1917/Y (INVX2TS)                        0.09       1.07 r
  U2481/Y (NAND3X2TS)                      0.15       1.22 f
  U3681/Y (NOR2X1TS)                       0.21       1.42 r
  U1845/Y (NOR3BX1TS)                      0.13       1.55 f
  regf_addr_r_reg_4_/D (DFFNSRX1TS)        0.00       1.55 f
  data arrival time                                   1.55

  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_4_/CKN (DFFNSRX1TS)      0.00       0.00 f
  library setup time                      -0.49      -0.49
  data required time                                 -0.49
  -----------------------------------------------------------
  data required time                                 -0.49
  data arrival time                                  -1.55
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.04


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[3] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U1425/Y (CLKINVX12TS)                                   0.08       0.55 f
  U1464/Y (NOR2X6TS)                                      0.17       0.72 r
  U2161/Y (CLKINVX12TS)                                   0.11       0.83 f
  U1521/Y (INVX8TS)                                       0.09       0.92 r
  U2104/Y (NAND2X2TS)                                     0.11       1.03 f
  U2108/Y (NAND4X4TS)                                     0.11       1.14 r
  U1300/Y (NAND2X2TS)                                     0.10       1.24 f
  U2787/Y (NAND4X2TS)                                     0.12       1.36 r
  U2123/Y (CLKINVX3TS)                                    0.10       1.46 f
  U1477/Y (CLKBUFX2TS)                                    0.20       1.66 f
  U1290/Y (CLKINVX3TS)                                    0.09       1.74 r
  U1315/Y (NAND2X2TS)                                     0.10       1.84 f
  U1314/Y (NAND3X4TS)                                     0.15       1.99 r
  dout[3] (out)                                           0.00       1.99 r
  data arrival time                                                  1.99

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.04


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U3615/Y (BUFX3TS)                                       0.21       1.42 f
  U3644/Y (INVX2TS)                                       0.11       1.53 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_2_/S0 (MDFFHQX1TS)       0.00       1.53 r
  data arrival time                                                  1.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_2_/CK (MDFFHQX1TS)       0.00       0.00 r
  library setup time                                     -0.51      -0.51
  data required time                                                -0.51
  --------------------------------------------------------------------------
  data required time                                                -0.51
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.04


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[4] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U2172/Y (NAND2X2TS)                                     0.11       1.16 f
  U2804/Y (NAND4X4TS)                                     0.13       1.29 r
  U2173/Y (NAND2X2TS)                                     0.10       1.39 f
  U2807/Y (NAND4X2TS)                                     0.13       1.52 r
  U2434/Y (CLKINVX1TS)                                    0.13       1.65 f
  U2435/Y (INVX2TS)                                       0.10       1.75 r
  U1298/Y (NAND2X2TS)                                     0.10       1.85 f
  U1297/Y (NAND3X4TS)                                     0.13       1.99 r
  dout[4] (out)                                           0.00       1.99 r
  data arrival time                                                  1.99

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.99
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.04


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U1425/Y (CLKINVX12TS)                                   0.08       0.55 f
  U1464/Y (NOR2X6TS)                                      0.17       0.72 r
  U2161/Y (CLKINVX12TS)                                   0.11       0.83 f
  U1521/Y (INVX8TS)                                       0.09       0.92 r
  U2102/Y (NAND2X4TS)                                     0.08       1.00 f
  U2131/Y (NAND4X4TS)                                     0.12       1.13 r
  U2440/Y (NAND2X2TS)                                     0.10       1.22 f
  U2147/Y (NAND4X2TS)                                     0.11       1.33 r
  U2793/Y (CLKINVX2TS)                                    0.12       1.45 f
  U2377/Y (CLKBUFX2TS)                                    0.21       1.66 f
  U1307/Y (CLKINVX3TS)                                    0.09       1.75 r
  U1326/Y (NAND2X2TS)                                     0.10       1.85 f
  U1325/Y (NAND3X4TS)                                     0.13       1.98 r
  dout[1] (out)                                           0.00       1.98 r
  data arrival time                                                  1.98

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.03


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_addr_r_reg_0_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/QN (DFFRX4TS)                0.88       0.88 r
  U1359/Y (NOR3X4TS)                       0.09       0.97 f
  U2064/Y (NOR2X2TS)                       0.19       1.15 r
  U2859/Y (INVX2TS)                        0.14       1.30 f
  U3614/Y (XOR2X1TS)                       0.21       1.51 f
  dmem_addr_r_reg_0_/D (DFFNSRX1TS)        0.00       1.51 f
  data arrival time                                   1.51

  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00       0.00 f
  library setup time                      -0.51      -0.51
  data required time                                 -0.51
  -----------------------------------------------------------
  data required time                                 -0.51
  data arrival time                                  -1.51
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.02


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[13] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1396/Y (NOR2X6TS)                                      0.14       0.68 r
  U1469/Y (CLKINVX12TS)                                   0.12       0.80 f
  U1408/Y (INVX12TS)                                      0.10       0.90 r
  U1434/Y (NAND2X8TS)                                     0.09       0.99 f
  U1403/Y (NAND3X8TS)                                     0.11       1.10 r
  U1402/Y (NAND2X4TS)                                     0.08       1.19 f
  U2788/Y (NAND4X2TS)                                     0.11       1.30 r
  U1409/Y (CLKINVX2TS)                                    0.12       1.42 f
  U1474/Y (CLKBUFX2TS)                                    0.20       1.62 f
  U1219/Y (CLKINVX2TS)                                    0.08       1.70 r
  U3231/Y (NAND2X1TS)                                     0.11       1.81 f
  U3233/Y (NAND2X2TS)                                     0.16       1.97 r
  dout[13] (out)                                          0.00       1.97 r
  data arrival time                                                  1.97

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.97
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.02


  Startpoint: dmem_addr_r_reg_1_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_addr_r_reg_1_/CKN (DFFNSRX1TS)      0.00       0.00 f
  dmem_addr_r_reg_1_/Q (DFFNSRX1TS)        0.98       0.98 r
  u_dmem/A[1] (SP_DMEM)                    0.00       0.98 r
  data arrival time                                   0.98

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_dmem/CLK (SP_DMEM)                     0.00       0.00 r
  library setup time                      -1.04      -1.04
  data required time                                 -1.04
  -----------------------------------------------------------
  data required time                                 -1.04
  data arrival time                                  -0.98
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.02


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.61       0.61 r
  U1713/Y (NOR2BX2TS)                                     0.28       0.88 r
  U1706/Y (INVX2TS)                                       0.16       1.05 f
  U1981/Y (INVX2TS)                                       0.11       1.16 r
  u_fpalu_s5_many_skip_r_reg_8_/E (EDFFX1TS)              0.00       1.16 r
  data arrival time                                                  1.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_8_/CK (EDFFX1TS)             0.00       0.00 r
  library setup time                                     -0.85      -0.85
  data required time                                                -0.85
  --------------------------------------------------------------------------
  data required time                                                -0.85
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.01


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.61       0.61 r
  U1713/Y (NOR2BX2TS)                                     0.28       0.88 r
  U1706/Y (INVX2TS)                                       0.16       1.05 f
  U1981/Y (INVX2TS)                                       0.11       1.16 r
  u_fpalu_s5_many_skip_r_reg_9_/E (EDFFX1TS)              0.00       1.16 r
  data arrival time                                                  1.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_9_/CK (EDFFX1TS)             0.00       0.00 r
  library setup time                                     -0.85      -0.85
  data required time                                                -0.85
  --------------------------------------------------------------------------
  data required time                                                -0.85
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.01


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.61       0.61 r
  U1713/Y (NOR2BX2TS)                                     0.28       0.88 r
  U1706/Y (INVX2TS)                                       0.16       1.05 f
  U1981/Y (INVX2TS)                                       0.11       1.16 r
  u_fpalu_s5_many_skip_r_reg_12_/E (EDFFX1TS)             0.00       1.16 r
  data arrival time                                                  1.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_12_/CK (EDFFX1TS)            0.00       0.00 r
  library setup time                                     -0.85      -0.85
  data required time                                                -0.85
  --------------------------------------------------------------------------
  data required time                                                -0.85
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.01


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.61       0.61 r
  U1713/Y (NOR2BX2TS)                                     0.28       0.88 r
  U1706/Y (INVX2TS)                                       0.16       1.05 f
  U1981/Y (INVX2TS)                                       0.11       1.16 r
  u_fpalu_s5_many_skip_r_reg_5_/E (EDFFX1TS)              0.00       1.16 r
  data arrival time                                                  1.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_5_/CK (EDFFX1TS)             0.00       0.00 r
  library setup time                                     -0.85      -0.85
  data required time                                                -0.85
  --------------------------------------------------------------------------
  data required time                                                -0.85
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.01


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFHQX4TS)        0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFHQX4TS)         0.30       0.30 f
  U1719/Y (INVX2TS)                                       0.10       0.40 r
  U1696/Y (INVX2TS)                                       0.07       0.47 f
  U1681/Y (NOR2X2TS)                                      0.15       0.62 r
  U1583/Y (BUFX3TS)                                       0.20       0.82 r
  U1903/Y (BUFX3TS)                                       0.17       0.98 r
  U3636/Y (NAND2X1TS)                                     0.09       1.08 f
  U3638/Y (NAND3X1TS)                                     0.15       1.22 r
  U3639/Y (NAND2X1TS)                                     0.19       1.41 f
  U4112/Y (MXI2X1TS)                                      0.26       1.67 f
  U4113/Y (NAND2X1TS)                                     0.13       1.80 r
  u_fpalu_s3_rhs_r_reg_19_/D (DFFHQX4TS)                  0.00       1.80 r
  data arrival time                                                  1.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_19_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.01


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[12] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U1425/Y (CLKINVX12TS)                                   0.08       0.55 f
  U1464/Y (NOR2X6TS)                                      0.17       0.72 r
  U2161/Y (CLKINVX12TS)                                   0.11       0.83 f
  U1521/Y (INVX8TS)                                       0.09       0.92 r
  U2102/Y (NAND2X4TS)                                     0.08       1.00 f
  U2131/Y (NAND4X4TS)                                     0.12       1.13 r
  U2440/Y (NAND2X2TS)                                     0.10       1.22 f
  U2147/Y (NAND4X2TS)                                     0.11       1.33 r
  U2793/Y (CLKINVX2TS)                                    0.12       1.45 f
  U2377/Y (CLKBUFX2TS)                                    0.21       1.66 f
  U1307/Y (CLKINVX3TS)                                    0.09       1.75 r
  U1309/Y (NAND2X2TS)                                     0.10       1.85 f
  U1308/Y (NAND2X4TS)                                     0.11       1.96 r
  dout[12] (out)                                          0.00       1.96 r
  data arrival time                                                  1.96

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.01


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: first_cycle_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/Q (DFFRX4TS)                 0.70       0.70 f
  U2486/Y (NOR2X2TS)                       0.19       0.89 r
  U2207/Y (INVX2TS)                        0.12       1.01 f
  U3833/Y (NOR2X2TS)                       0.15       1.16 r
  U3834/Y (NAND3X2TS)                      0.15       1.31 f
  U2695/Y (INVX2TS)                        0.10       1.41 r
  U3864/Y (NAND2X1TS)                      0.14       1.55 f
  U2278/Y (CLKAND2X2TS)                    0.23       1.77 f
  first_cycle_r_reg/D (DFFSRHQX8TS)        0.00       1.77 f
  data arrival time                                   1.77

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  first_cycle_r_reg/CK (DFFSRHQX8TS)       0.00       0.00 r
  library setup time                      -0.23      -0.23
  data required time                                 -0.23
  -----------------------------------------------------------
  data required time                                 -0.23
  data arrival time                                  -1.77
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.00


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alu_opcode_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.89       0.89 r
  U2683/Y (NOR2X2TS)                       0.08       0.97 f
  U2530/Y (NOR2X2TS)                       0.14       1.11 r
  U2768/Y (AND2X4TS)                       0.23       1.34 r
  U1236/Y (BUFX6TS)                        0.16       1.49 r
  U1318/Y (BUFX12TS)                       0.13       1.62 r
  U3447/Y (INVX2TS)                        0.06       1.69 f
  alu_opcode_r_reg_0_/D (DFFQX4TS)         0.00       1.69 f
  data arrival time                                   1.69

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)        0.00       0.00 r
  library setup time                      -0.32      -0.32
  data required time                                 -0.32
  -----------------------------------------------------------
  data required time                                 -0.32
  data arrival time                                  -1.69
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.00


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[14] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U1425/Y (CLKINVX12TS)                                   0.08       0.55 f
  U1464/Y (NOR2X6TS)                                      0.17       0.72 r
  U2161/Y (CLKINVX12TS)                                   0.11       0.83 f
  U1521/Y (INVX8TS)                                       0.09       0.92 r
  U2104/Y (NAND2X2TS)                                     0.11       1.03 f
  U2108/Y (NAND4X4TS)                                     0.11       1.14 r
  U1300/Y (NAND2X2TS)                                     0.10       1.24 f
  U2787/Y (NAND4X2TS)                                     0.12       1.36 r
  U2123/Y (CLKINVX3TS)                                    0.10       1.46 f
  U1477/Y (CLKBUFX2TS)                                    0.20       1.66 f
  U1290/Y (CLKINVX3TS)                                    0.09       1.74 r
  U1302/Y (NAND2X2TS)                                     0.10       1.84 f
  U1301/Y (NAND2X4TS)                                     0.11       1.95 r
  dout[14] (out)                                          0.00       1.95 r
  data arrival time                                                  1.95

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.00


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_0_/CK (DFFHQX4TS)        0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_0_/Q (DFFHQX4TS)         0.30       0.30 f
  U2027/Y (INVX2TS)                                       0.10       0.40 r
  U2622/Y (NAND2X2TS)                                     0.10       0.49 f
  U1984/Y (INVX2TS)                                       0.12       0.61 r
  U2579/Y (INVX2TS)                                       0.10       0.72 f
  U3665/Y (OAI22X1TS)                                     0.15       0.86 r
  U3666/Y (AOI21X1TS)                                     0.13       1.00 f
  U3669/Y (MXI2X1TS)                                      0.30       1.30 r
  U4051/Y (MXI2X1TS)                                      0.36       1.66 f
  U4052/Y (NAND2X1TS)                                     0.13       1.79 r
  u_fpalu_s3_rhs_r_reg_16_/D (DFFHQX4TS)                  0.00       1.79 r
  data arrival time                                                  1.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_16_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.79
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.99


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[7] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U1425/Y (CLKINVX12TS)                                   0.08       0.55 f
  U1464/Y (NOR2X6TS)                                      0.17       0.72 r
  U2161/Y (CLKINVX12TS)                                   0.11       0.83 f
  U2137/Y (NAND2BX4TS)                                    0.18       1.01 f
  U2142/Y (NAND4X4TS)                                     0.10       1.11 r
  U2791/Y (NAND2X2TS)                                     0.10       1.20 f
  U2141/Y (NAND3X2TS)                                     0.11       1.31 r
  U1498/Y (CLKINVX3TS)                                    0.09       1.40 f
  U1497/Y (CLKBUFX2TS)                                    0.19       1.59 f
  U1220/Y (CLKINVX2TS)                                    0.08       1.67 r
  U1364/Y (AOI22X2TS)                                     0.14       1.81 f
  U1363/Y (NAND2X4TS)                                     0.14       1.94 r
  dout[7] (out)                                           0.00       1.94 r
  data arrival time                                                  1.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.99


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[16]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U1440/Y (CLKBUFX2TS)                                    0.20       1.73 r
  U1289/Y (NAND2X2TS)                                     0.10       1.83 f
  U1288/Y (NAND2X4TS)                                     0.11       1.94 r
  dout_29i[16] (out)                                      0.00       1.94 r
  data arrival time                                                  1.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.99


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[2] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1396/Y (NOR2X6TS)                                      0.14       0.68 r
  U1469/Y (CLKINVX12TS)                                   0.12       0.80 f
  U1408/Y (INVX12TS)                                      0.10       0.90 r
  U1434/Y (NAND2X8TS)                                     0.09       0.99 f
  U1403/Y (NAND3X8TS)                                     0.11       1.10 r
  U1402/Y (NAND2X4TS)                                     0.08       1.19 f
  U2788/Y (NAND4X2TS)                                     0.11       1.30 r
  U1409/Y (CLKINVX2TS)                                    0.12       1.42 f
  U1474/Y (CLKBUFX2TS)                                    0.20       1.62 f
  U1219/Y (CLKINVX2TS)                                    0.08       1.70 r
  U1373/Y (NAND2X2TS)                                     0.10       1.81 f
  U1372/Y (NAND3X4TS)                                     0.13       1.94 r
  dout[2] (out)                                           0.00       1.94 r
  data arrival time                                                  1.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.99


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U2172/Y (NAND2X2TS)                                     0.11       1.16 f
  U2804/Y (NAND4X4TS)                                     0.13       1.29 r
  U2819/Y (NAND2X1TS)                                     0.13       1.42 f
  U2714/Y (NAND2X2TS)                                     0.12       1.53 r
  U3209/Y (INVX2TS)                                       0.09       1.63 f
  U1303/Y (NAND2X4TS)                                     0.09       1.71 r
  U1321/Y (NAND2X2TS)                                     0.10       1.81 f
  U1320/Y (NAND2X4TS)                                     0.11       1.93 r
  dout[0] (out)                                           0.00       1.93 r
  data arrival time                                                  1.93

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.98


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cmem_addr_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/Q (DFFRX4TS)                 0.70       0.70 f
  U2486/Y (NOR2X2TS)                       0.19       0.89 r
  U3422/Y (NOR2X1TS)                       0.14       1.03 f
  U3423/Y (NAND2X1TS)                      0.18       1.21 r
  U3426/Y (NOR2X1TS)                       0.15       1.36 f
  U4177/Y (XNOR2X1TS)                      0.17       1.53 r
  U4178/Y (NAND2X1TS)                      0.16       1.68 f
  cmem_addr_r_reg_4_/D (DFFHQX1TS)         0.00       1.68 f
  data arrival time                                   1.68

  clock clk' (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cmem_addr_r_reg_4_/CK (DFFHQX1TS)        0.00       0.00 r
  library setup time                      -0.29      -0.29
  data required time                                 -0.29
  -----------------------------------------------------------
  data required time                                 -0.29
  data arrival time                                  -1.68
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.98


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[11] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U2172/Y (NAND2X2TS)                                     0.11       1.16 f
  U2804/Y (NAND4X4TS)                                     0.13       1.29 r
  U2819/Y (NAND2X1TS)                                     0.13       1.42 f
  U2714/Y (NAND2X2TS)                                     0.12       1.53 r
  U3209/Y (INVX2TS)                                       0.09       1.63 f
  U1303/Y (NAND2X4TS)                                     0.09       1.71 r
  U1306/Y (NAND2X2TS)                                     0.10       1.81 f
  U1305/Y (NAND2X4TS)                                     0.11       1.92 r
  dout[11] (out)                                          0.00       1.92 r
  data arrival time                                                  1.92

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.92
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.97


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[10] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1396/Y (NOR2X6TS)                                      0.14       0.68 r
  U1469/Y (CLKINVX12TS)                                   0.12       0.80 f
  U1408/Y (INVX12TS)                                      0.10       0.90 r
  U1429/Y (NAND2X8TS)                                     0.08       0.98 f
  U2118/Y (NAND4X4TS)                                     0.12       1.10 r
  U2387/Y (NAND2X2TS)                                     0.11       1.21 f
  U1435/Y (NAND3X2TS)                                     0.11       1.31 r
  U1398/Y (CLKINVX2TS)                                    0.11       1.42 f
  U2464/Y (CLKBUFX2TS)                                    0.21       1.63 f
  U1771/Y (INVX2TS)                                       0.08       1.71 r
  U1293/Y (NAND2X2TS)                                     0.09       1.80 f
  U1292/Y (OAI2BB1X4TS)                                   0.12       1.91 r
  dout[10] (out)                                          0.00       1.91 r
  data arrival time                                                  1.91

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.91
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.96


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.66       0.66 r
  U2029/Y (INVX4TS)                                       0.07       0.74 f
  U1704/Y (BUFX4TS)                                       0.15       0.89 f
  U1170/Y (CLKBUFX2TS)                                    0.21       1.10 f
  U1930/Y (CLKBUFX2TS)                                    0.26       1.36 f
  u_fpalu_s2_br4_pp_r_reg_33_/E (EDFFHQX1TS)              0.00       1.36 f
  data arrival time                                                  1.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_33_/CK (EDFFHQX1TS)             0.00       0.00 r
  library setup time                                     -0.59      -0.59
  data required time                                                -0.59
  --------------------------------------------------------------------------
  data required time                                                -0.59
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.95


  Startpoint: u_fpalu_s2_br4_s_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_0_/CK (DFFQX4TS)                 0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_0_/Q (DFFQX4TS)                  0.72       0.72 f
  U1606/Y (BUFX3TS)                                       0.19       0.91 f
  U3331/Y (NAND2X1TS)                                     0.13       1.04 r
  U3332/Y (INVX2TS)                                       0.10       1.14 f
  U3333/Y (NAND2X1TS)                                     0.15       1.29 r
  U1895/Y (CLKINVX2TS)                                    0.14       1.44 f
  U3405/Y (XNOR2X1TS)                                     0.24       1.67 r
  u_fpalu_s3_ps0_r_reg_2_/D (DFFHQX4TS)                   0.00       1.67 r
  data arrival time                                                  1.67

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_2_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.95


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2184/Y (NOR2X4TS)                                      0.12       0.41 r
  U2716/Y (AND3X6TS)                                      0.25       0.67 r
  U2409/Y (INVX4TS)                                       0.11       0.78 f
  U1484/Y (MXI2X1TS)                                      0.27       1.05 f
  u_fpalu_s2_br4_s_r_reg_3_/D (EDFFX4TS)                  0.00       1.05 f
  data arrival time                                                  1.05

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_3_/CK (EDFFX4TS)                 0.00       0.00 r
  library setup time                                     -0.90      -0.90
  data required time                                                -0.90
  --------------------------------------------------------------------------
  data required time                                                -0.90
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.95


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.66       0.66 r
  U2029/Y (INVX4TS)                                       0.07       0.74 f
  U1704/Y (BUFX4TS)                                       0.15       0.89 f
  U1170/Y (CLKBUFX2TS)                                    0.21       1.10 f
  U1931/Y (CLKBUFX2TS)                                    0.26       1.36 f
  U1868/Y (MX2X1TS)                                       0.33       1.69 f
  u_fpalu_s2_br4_s_r_reg_1_/D (DFFHQX4TS)                 0.00       1.69 f
  data arrival time                                                  1.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_1_/CK (DFFHQX4TS)                0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.94


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cmem_addr_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/Q (DFFRX4TS)                 0.70       0.70 f
  U2486/Y (NOR2X2TS)                       0.19       0.89 r
  U3422/Y (NOR2X1TS)                       0.14       1.03 f
  U3423/Y (NAND2X1TS)                      0.18       1.21 r
  U2059/Y (XOR2XLTS)                       0.22       1.43 r
  U2018/Y (NAND2XLTS)                      0.20       1.63 f
  cmem_addr_r_reg_2_/D (DFFHQX1TS)         0.00       1.63 f
  data arrival time                                   1.63

  clock clk' (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cmem_addr_r_reg_2_/CK (DFFHQX1TS)        0.00       0.00 r
  library setup time                      -0.30      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -1.63
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.94


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[6] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U1425/Y (CLKINVX12TS)                                   0.08       0.55 f
  U1386/Y (NOR2X8TS)                                      0.14       0.69 r
  U2113/Y (NAND2X2TS)                                     0.14       0.83 f
  U2483/Y (NAND4X2TS)                                     0.13       0.96 r
  U2482/Y (INVX2TS)                                       0.12       1.08 f
  U2781/Y (AOI2BB2X4TS)                                   0.24       1.32 f
  U2433/Y (AOI2BB2X1TS)                                   0.40       1.72 f
  U1295/Y (OAI21X4TS)                                     0.16       1.88 r
  dout[6] (out)                                           0.00       1.88 r
  data arrival time                                                  1.88

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.88
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.93


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cmem_addr_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/Q (DFFRX4TS)                 0.70       0.70 f
  U2486/Y (NOR2X2TS)                       0.19       0.89 r
  U3422/Y (NOR2X1TS)                       0.14       1.03 f
  U3423/Y (NAND2X1TS)                      0.18       1.21 r
  U3426/Y (NOR2X1TS)                       0.15       1.36 f
  U1549/Y (OAI21XLTS)                      0.25       1.61 r
  cmem_addr_r_reg_3_/D (DFFHQX1TS)         0.00       1.61 r
  data arrival time                                   1.61

  clock clk' (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cmem_addr_r_reg_3_/CK (DFFHQX1TS)        0.00       0.00 r
  library setup time                      -0.32      -0.32
  data required time                                 -0.32
  -----------------------------------------------------------
  data required time                                 -0.32
  data arrival time                                  -1.61
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.93


  Startpoint: dmem_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00       0.00 f
  dmem_addr_r_reg_0_/Q (DFFNSRX1TS)        0.94       0.94 r
  u_dmem/A[0] (SP_DMEM)                    0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_dmem/CLK (SP_DMEM)                     0.00       0.00 r
  library setup time                      -0.98      -0.98
  data required time                                 -0.98
  -----------------------------------------------------------
  data required time                                 -0.98
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.92


  Startpoint: dmem_addr_r_reg_3_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_addr_r_reg_3_/CKN (DFFNSRX1TS)      0.00       0.00 f
  dmem_addr_r_reg_3_/Q (DFFNSRX1TS)        0.94       0.94 r
  u_dmem/A[3] (SP_DMEM)                    0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_dmem/CLK (SP_DMEM)                     0.00       0.00 r
  library setup time                      -0.98      -0.98
  data required time                                 -0.98
  -----------------------------------------------------------
  data required time                                 -0.98
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.92


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFHQX4TS)        0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFHQX4TS)         0.30       0.30 f
  U1719/Y (INVX2TS)                                       0.10       0.40 r
  U1696/Y (INVX2TS)                                       0.07       0.47 f
  U1681/Y (NOR2X2TS)                                      0.15       0.62 r
  U1583/Y (BUFX3TS)                                       0.20       0.82 r
  U1915/Y (NAND2X1TS)                                     0.10       0.91 f
  U3668/Y (NAND2X1TS)                                     0.12       1.04 r
  U1855/Y (NAND2X1TS)                                     0.16       1.20 f
  U1569/Y (MXI2XLTS)                                      0.26       1.46 r
  U4110/Y (NAND2X1TS)                                     0.20       1.66 f
  u_fpalu_s3_rhs_r_reg_20_/D (DFFHQX4TS)                  0.00       1.66 f
  data arrival time                                                  1.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_20_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -1.66
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.92


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[17]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1296/Y (NAND2X4TS)                                     0.07       1.10 f
  U2170/Y (NAND4X2TS)                                     0.10       1.20 r
  U2166/Y (NAND2X2TS)                                     0.11       1.31 f
  U1410/Y (OAI2BB1X4TS)                                   0.10       1.41 r
  U1383/Y (NOR2X4TS)                                      0.07       1.48 f
  U3217/Y (BUFX3TS)                                       0.19       1.67 f
  U2526/Y (OAI21X4TS)                                     0.20       1.87 r
  dout_29i[17] (out)                                      0.00       1.87 r
  data arrival time                                                  1.87

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.92


  Startpoint: regf_addr_r_reg_2_
              (falling edge-triggered flip-flop clocked by clk')
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (fall edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_2_/CKN (DFFNSRX1TS)      0.00       0.00 f
  regf_addr_r_reg_2_/Q (DFFNSRX1TS)        0.95       0.95 r
  u_regf/A[2] (SP_REGF)                    0.00       0.95 r
  data arrival time                                   0.95

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_regf/CLK (SP_REGF)                     0.00       0.00 r
  library setup time                      -0.96      -0.96
  data required time                                 -0.96
  -----------------------------------------------------------
  data required time                                 -0.96
  data arrival time                                  -0.95
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.91


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/QN (DFFRX4TS)                0.88       0.88 r
  U1359/Y (NOR3X4TS)                       0.09       0.97 f
  U2064/Y (NOR2X2TS)                       0.19       1.15 r
  u_dmem/CEN (SP_DMEM)                     0.00       1.15 r
  data arrival time                                   1.15

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_dmem/CLK (SP_DMEM)                     0.00       0.00 r
  library setup time                      -0.75      -0.75
  data required time                                 -0.75
  -----------------------------------------------------------
  data required time                                 -0.75
  data arrival time                                  -1.15
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.91


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U3215/Y (NAND2X1TS)                                     0.15       1.68 f
  U3216/Y (NAND3X2TS)                                     0.18       1.86 r
  dout[5] (out)                                           0.00       1.86 r
  data arrival time                                                  1.86

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.91


  Startpoint: regf_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk')
  Endpoint: regf_addr_r_reg_2_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (fall edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00       0.00 f
  regf_addr_r_reg_0_/QN (DFFNSRX1TS)       0.98       0.98 f
  U1917/Y (INVX2TS)                        0.09       1.07 r
  U2481/Y (NAND3X2TS)                      0.15       1.22 f
  U1544/Y (INVX1TS)                        0.12       1.34 r
  U1812/Y (NOR3X1TS)                       0.08       1.42 f
  regf_addr_r_reg_2_/D (DFFNSRX1TS)        0.00       1.42 f
  data arrival time                                   1.42

  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_2_/CKN (DFFNSRX1TS)      0.00       0.00 f
  library setup time                      -0.48      -0.48
  data required time                                 -0.48
  -----------------------------------------------------------
  data required time                                 -0.48
  data arrival time                                  -1.42
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.90


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[21]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1296/Y (NAND2X4TS)                                     0.07       1.10 f
  U1259/Y (NAND4X1TS)                                     0.11       1.22 r
  U1541/Y (NAND2X1TS)                                     0.14       1.36 f
  U2688/Y (NAND4X2TS)                                     0.17       1.53 r
  U2687/Y (AOI2BB1X4TS)                                   0.12       1.65 f
  U2525/Y (OAI21X4TS)                                     0.20       1.85 r
  dout_29i[21] (out)                                      0.00       1.85 r
  data arrival time                                                  1.85

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.85
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.90


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFHQX4TS)        0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFHQX4TS)         0.30       0.30 f
  U1719/Y (INVX2TS)                                       0.10       0.40 r
  U1696/Y (INVX2TS)                                       0.07       0.47 f
  U1681/Y (NOR2X2TS)                                      0.15       0.62 r
  U1239/Y (CLKBUFX2TS)                                    0.22       0.84 r
  U3650/Y (NAND2X1TS)                                     0.11       0.95 f
  U3653/Y (NAND4X1TS)                                     0.16       1.11 r
  U1858/Y (NAND2X1TS)                                     0.19       1.30 f
  U4114/Y (MXI2X1TS)                                      0.26       1.56 f
  U4115/Y (NAND2X1TS)                                     0.13       1.69 r
  u_fpalu_s3_rhs_r_reg_18_/D (DFFHQX4TS)                  0.00       1.69 r
  data arrival time                                                  1.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_18_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.90


  Startpoint: u_fpalu_s2_br4_pp_r_reg_48_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_48_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_48_/Q (EDFFX1TS)                0.65       0.65 r
  U2686/S (ADDHX1TS)                                      0.26       0.91 f
  U3249/Y (NOR2X1TS)                                      0.18       1.09 r
  U3250/Y (INVX2TS)                                       0.11       1.21 f
  U3319/Y (AOI21X1TS)                                     0.17       1.37 r
  U1886/Y (XOR2X1TS)                                      0.25       1.62 f
  u_fpalu_s3_ps1_r_reg_3_/D (DFFHQX4TS)                   0.00       1.62 f
  data arrival time                                                  1.62

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_3_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -1.62
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.89


  Startpoint: regf_addr_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk')
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (fall edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00       0.00 f
  regf_addr_r_reg_0_/Q (DFFNSRX1TS)        0.94       0.94 r
  u_regf/A[0] (SP_REGF)                    0.00       0.94 r
  data arrival time                                   0.94

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_regf/CLK (SP_REGF)                     0.00       0.00 r
  library setup time                      -0.95      -0.95
  data required time                                 -0.95
  -----------------------------------------------------------
  data required time                                 -0.95
  data arrival time                                  -0.94
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.89


  Startpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK (DFFHQX4TS)        0.00       0.00 r
  u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/Q (DFFHQX4TS)         0.30       0.30 f
  U1607/Y (NOR2X1TS)                                      0.20       0.50 r
  U1701/Y (CLKBUFX2TS)                                    0.24       0.74 r
  U1983/Y (AND2X2TS)                                      0.21       0.96 r
  U1925/Y (NAND2X1TS)                                     0.15       1.10 f
  U1579/Y (MXI2XLTS)                                      0.27       1.37 r
  U4111/Y (NAND2X1TS)                                     0.18       1.56 f
  u_fpalu_s3_rhs_r_reg_21_/D (DFFQX1TS)                   0.00       1.56 f
  data arrival time                                                  1.56

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_21_/CK (DFFQX1TS)                  0.00       0.00 r
  library setup time                                     -0.33      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.88


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dout_29i[18]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1385/Y (INVX6TS)                                       0.08       1.05 r
  U1406/Y (NAND2X4TS)                                     0.07       1.12 f
  U2430/Y (NAND4X2TS)                                     0.09       1.21 r
  U2784/Y (AOI22X2TS)                                     0.12       1.34 f
  U3219/Y (NAND3X1TS)                                     0.17       1.51 r
  U3742/Y (NAND2X1TS)                                     0.14       1.65 f
  U3744/Y (NAND2X2TS)                                     0.16       1.81 r
  dout_29i[18] (out)                                      0.00       1.81 r
  data arrival time                                                  1.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -1.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.86


  Startpoint: regf_addr_r_reg_1_
              (falling edge-triggered flip-flop clocked by clk')
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (fall edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_1_/CKN (DFFNSRX2TS)      0.00       0.00 f
  regf_addr_r_reg_1_/Q (DFFNSRX2TS)        0.99       0.99 r
  u_regf/A[1] (SP_REGF)                    0.00       0.99 r
  data arrival time                                   0.99

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_regf/CLK (SP_REGF)                     0.00       0.00 r
  library setup time                      -0.86      -0.86
  data required time                                 -0.86
  -----------------------------------------------------------
  data required time                                 -0.86
  data arrival time                                  -0.99
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.85


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.76       0.76 f
  U1713/Y (NOR2BX2TS)                                     0.24       1.00 f
  U1706/Y (INVX2TS)                                       0.12       1.12 r
  U2337/Y (INVX2TS)                                       0.11       1.23 f
  U2267/Y (MX2X1TS)                                       0.29       1.52 f
  u_fpalu_s5_many_skip_r_reg_13_/D (DFFQX1TS)             0.00       1.52 f
  data arrival time                                                  1.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_13_/CK (DFFQX1TS)            0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.84


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.76       0.76 f
  U1713/Y (NOR2BX2TS)                                     0.24       1.00 f
  U1706/Y (INVX2TS)                                       0.12       1.12 r
  U2336/Y (INVX2TS)                                       0.11       1.23 f
  U2274/Y (MX2X1TS)                                       0.29       1.52 f
  u_fpalu_s5_many_skip_r_reg_20_/D (DFFQX1TS)             0.00       1.52 f
  data arrival time                                                  1.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_20_/CK (DFFQX1TS)            0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.84


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.76       0.76 f
  U1713/Y (NOR2BX2TS)                                     0.24       1.00 f
  U1706/Y (INVX2TS)                                       0.12       1.12 r
  U2336/Y (INVX2TS)                                       0.11       1.23 f
  U2275/Y (MX2X1TS)                                       0.29       1.52 f
  u_fpalu_s5_many_skip_r_reg_21_/D (DFFQX1TS)             0.00       1.52 f
  data arrival time                                                  1.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_21_/CK (DFFQX1TS)            0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.84


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.76       0.76 f
  U1713/Y (NOR2BX2TS)                                     0.24       1.00 f
  U1706/Y (INVX2TS)                                       0.12       1.12 r
  U2336/Y (INVX2TS)                                       0.11       1.23 f
  U2271/Y (MX2X1TS)                                       0.29       1.52 f
  u_fpalu_s5_many_skip_r_reg_17_/D (DFFQX1TS)             0.00       1.52 f
  data arrival time                                                  1.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_17_/CK (DFFQX1TS)            0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.84


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1692/Y (CLKBUFX2TS)                                    0.19       0.99 r
  u_fpalu_s2_br4_pp_r_reg_11_/E (EDFFX1TS)                0.00       0.99 r
  data arrival time                                                  0.99

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_11_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.85      -0.85
  data required time                                                -0.85
  --------------------------------------------------------------------------
  data required time                                                -0.85
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.84


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1692/Y (CLKBUFX2TS)                                    0.19       0.99 r
  u_fpalu_s2_br4_pp_r_reg_7_/E (EDFFX1TS)                 0.00       0.99 r
  data arrival time                                                  0.99

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_7_/CK (EDFFX1TS)                0.00       0.00 r
  library setup time                                     -0.85      -0.85
  data required time                                                -0.85
  --------------------------------------------------------------------------
  data required time                                                -0.85
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.84


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1692/Y (CLKBUFX2TS)                                    0.19       0.99 r
  u_fpalu_s2_br4_pp_r_reg_9_/E (EDFFX1TS)                 0.00       0.99 r
  data arrival time                                                  0.99

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_9_/CK (EDFFX1TS)                0.00       0.00 r
  library setup time                                     -0.85      -0.85
  data required time                                                -0.85
  --------------------------------------------------------------------------
  data required time                                                -0.85
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.84


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_gte_eb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3433/Y (INVX2TS)                                       0.08       0.37 f
  U1996/Y (NOR2X1TS)                                      0.15       0.52 r
  U3435/Y (OAI21X1TS)                                     0.19       0.71 f
  U3439/Y (AOI21X1TS)                                     0.31       1.01 r
  U1660/Y (OAI21X2TS)                                     0.20       1.22 f
  U1650/Y (CLKBUFX2TS)                                    0.27       1.48 f
  u_fpalu_s2_ea_gte_eb_r_reg/D (DFFQX1TS)                 0.00       1.48 f
  data arrival time                                                  1.48

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_gte_eb_r_reg/CK (DFFQX1TS)                0.00       0.00 r
  library setup time                                     -0.36      -0.36
  data required time                                                -0.36
  --------------------------------------------------------------------------
  data required time                                                -0.36
  data arrival time                                                 -1.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.84


  Startpoint: u_fpalu_s4_many_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_2_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_2_/Q (DFFHQX4TS)                  0.33       0.33 f
  U2757/Y (NOR2X4TS)                                      0.13       0.45 r
  U2758/Y (NAND2X2TS)                                     0.11       0.56 f
  U2488/Y (NAND3BX4TS)                                    0.23       0.80 f
  U1492/Y (NOR2X4TS)                                      0.14       0.94 r
  U3099/Y (NAND2X4TS)                                     0.10       1.03 f
  U2241/Y (OAI21X2TS)                                     0.16       1.19 r
  U3144/Y (AND2X4TS)                                      0.21       1.41 r
  U3160/Y (BUFX3TS)                                       0.16       1.57 r
  u_fpalu_s5_many_r_reg_17_/D (DFFHQX1TS)                 0.00       1.57 r
  data arrival time                                                  1.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_17_/CK (DFFHQX1TS)                0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.83


  Startpoint: regf_addr_r_reg_3_
              (falling edge-triggered flip-flop clocked by clk')
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (fall edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_3_/CKN (DFFNSRX1TS)      0.00       0.00 f
  regf_addr_r_reg_3_/Q (DFFNSRX1TS)        0.92       0.92 r
  u_regf/A[3] (SP_REGF)                    0.00       0.92 r
  data arrival time                                   0.92

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_regf/CLK (SP_REGF)                     0.00       0.00 r
  library setup time                      -0.91      -0.91
  data required time                                 -0.91
  -----------------------------------------------------------
  data required time                                 -0.91
  data arrival time                                  -0.92
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.82


  Startpoint: dmem_addr_r_reg_5_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_addr_r_reg_5_/CKN (DFFNSRX1TS)      0.00       0.00 f
  dmem_addr_r_reg_5_/Q (DFFNSRX1TS)        0.90       0.90 r
  u_dmem/A[5] (SP_DMEM)                    0.00       0.90 r
  data arrival time                                   0.90

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_dmem/CLK (SP_DMEM)                     0.00       0.00 r
  library setup time                      -0.92      -0.92
  data required time                                 -0.92
  -----------------------------------------------------------
  data required time                                 -0.92
  data arrival time                                  -0.90
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.81


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.76       0.76 f
  U1713/Y (NOR2BX2TS)                                     0.24       1.00 f
  U1592/Y (INVX2TS)                                       0.11       1.10 r
  U2644/Y (INVX2TS)                                       0.10       1.20 f
  U2273/Y (MX2X1TS)                                       0.29       1.49 f
  u_fpalu_s5_many_skip_r_reg_19_/D (DFFQX1TS)             0.00       1.49 f
  data arrival time                                                  1.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_19_/CK (DFFQX1TS)            0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.81


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.76       0.76 f
  U1713/Y (NOR2BX2TS)                                     0.24       1.00 f
  U1592/Y (INVX2TS)                                       0.11       1.10 r
  U2644/Y (INVX2TS)                                       0.10       1.20 f
  U2272/Y (MX2X1TS)                                       0.29       1.49 f
  u_fpalu_s5_many_skip_r_reg_18_/D (DFFQX1TS)             0.00       1.49 f
  data arrival time                                                  1.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_18_/CK (DFFQX1TS)            0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.81


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.76       0.76 f
  U1713/Y (NOR2BX2TS)                                     0.24       1.00 f
  U1592/Y (INVX2TS)                                       0.11       1.10 r
  U2644/Y (INVX2TS)                                       0.10       1.20 f
  U1940/Y (MX2X1TS)                                       0.29       1.49 f
  u_fpalu_s5_many_skip_r_reg_1_/D (DFFQX1TS)              0.00       1.49 f
  data arrival time                                                  1.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_1_/CK (DFFQX1TS)             0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.81


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.76       0.76 f
  U1713/Y (NOR2BX2TS)                                     0.24       1.00 f
  U1592/Y (INVX2TS)                                       0.11       1.10 r
  U2643/Y (INVX2TS)                                       0.10       1.20 f
  U2264/Y (MX2X1TS)                                       0.29       1.49 f
  u_fpalu_s5_many_skip_r_reg_6_/D (DFFQX1TS)              0.00       1.49 f
  data arrival time                                                  1.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_6_/CK (DFFQX1TS)             0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.81


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.76       0.76 f
  U1713/Y (NOR2BX2TS)                                     0.24       1.00 f
  U1592/Y (INVX2TS)                                       0.11       1.10 r
  U2643/Y (INVX2TS)                                       0.10       1.20 f
  U2265/Y (MX2X1TS)                                       0.29       1.49 f
  u_fpalu_s5_many_skip_r_reg_10_/D (DFFQX1TS)             0.00       1.49 f
  data arrival time                                                  1.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_10_/CK (DFFQX1TS)            0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.81


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_s_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.66       0.66 r
  U2029/Y (INVX4TS)                                       0.07       0.74 f
  U1692/Y (CLKBUFX2TS)                                    0.22       0.96 f
  U1988/Y (CLKBUFX2TS)                                    0.27       1.23 f
  U2277/Y (MX2X1TS)                                       0.33       1.56 f
  u_fpalu_s2_br4_s_r_reg_2_/D (DFFHQX8TS)                 0.00       1.56 f
  data arrival time                                                  1.56

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_2_/CK (DFFHQX8TS)                0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.81


  Startpoint: u_fpalu_s2_br4_pp_r_reg_48_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_48_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_48_/Q (EDFFX1TS)                0.65       0.65 r
  U2686/S (ADDHX1TS)                                      0.26       0.91 f
  U3249/Y (NOR2X1TS)                                      0.18       1.09 r
  U3250/Y (INVX2TS)                                       0.11       1.21 f
  U3310/Y (NAND2X1TS)                                     0.10       1.30 r
  U3311/Y (XNOR2X1TS)                                     0.22       1.53 f
  u_fpalu_s3_ps1_r_reg_2_/D (DFFHQX4TS)                   0.00       1.53 f
  data arrival time                                                  1.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_2_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.80


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1896/Y (INVX2TS)                                       0.17       1.29 r
  U2654/Y (INVX2TS)                                       0.10       1.39 f
  U3597/Y (OAI21X1TS)                                     0.13       1.52 r
  u_fpalu_s3_lhs_r_reg_21_/D (DFFQX1TS)                   0.00       1.52 r
  data arrival time                                                  1.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_21_/CK (DFFQX1TS)                  0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.80


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1580/Y (INVX2TS)                                       0.17       1.29 r
  U2521/Y (INVX2TS)                                       0.10       1.39 f
  U3562/Y (OAI21X1TS)                                     0.13       1.52 r
  u_fpalu_s3_lhs_r_reg_14_/D (DFFQX1TS)                   0.00       1.52 r
  data arrival time                                                  1.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_14_/CK (DFFQX1TS)                  0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.80


  Startpoint: regf_addr_r_reg_5_
              (falling edge-triggered flip-flop clocked by clk')
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (fall edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_5_/CKN (DFFNSRX1TS)      0.00       0.00 f
  regf_addr_r_reg_5_/Q (DFFNSRX1TS)        0.91       0.91 r
  u_regf/A[5] (SP_REGF)                    0.00       0.91 r
  data arrival time                                   0.91

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_regf/CLK (SP_REGF)                     0.00       0.00 r
  library setup time                      -0.89      -0.89
  data required time                                 -0.89
  -----------------------------------------------------------
  data required time                                 -0.89
  data arrival time                                  -0.91
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.80


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.76       0.76 f
  U1713/Y (NOR2BX2TS)                                     0.24       1.00 f
  U1706/Y (INVX2TS)                                       0.12       1.12 r
  U2337/Y (INVX2TS)                                       0.11       1.23 f
  U2269/Y (MX2X1TS)                                       0.30       1.54 f
  u_fpalu_s5_many_skip_r_reg_15_/D (DFFHQX4TS)            0.00       1.54 f
  data arrival time                                                  1.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_15_/CK (DFFHQX4TS)           0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.79


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.76       0.76 f
  U1713/Y (NOR2BX2TS)                                     0.24       1.00 f
  U1706/Y (INVX2TS)                                       0.12       1.12 r
  U2337/Y (INVX2TS)                                       0.11       1.23 f
  U2220/Y (MX2X1TS)                                       0.30       1.54 f
  u_fpalu_s5_many_skip_r_reg_2_/D (DFFHQX8TS)             0.00       1.54 f
  data arrival time                                                  1.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_2_/CK (DFFHQX8TS)            0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.79


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.76       0.76 f
  U1713/Y (NOR2BX2TS)                                     0.24       1.00 f
  U1706/Y (INVX2TS)                                       0.12       1.12 r
  U2337/Y (INVX2TS)                                       0.11       1.23 f
  U2270/Y (MX2X1TS)                                       0.30       1.54 f
  u_fpalu_s5_many_skip_r_reg_16_/D (DFFHQX8TS)            0.00       1.54 f
  data arrival time                                                  1.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_16_/CK (DFFHQX8TS)           0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.79


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.76       0.76 f
  U1713/Y (NOR2BX2TS)                                     0.24       1.00 f
  U1706/Y (INVX2TS)                                       0.12       1.12 r
  U2336/Y (INVX2TS)                                       0.11       1.23 f
  U1943/Y (MX2X1TS)                                       0.30       1.54 f
  u_fpalu_s5_many_skip_r_reg_7_/D (DFFHQX8TS)             0.00       1.54 f
  data arrival time                                                  1.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_7_/CK (DFFHQX8TS)            0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.79


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  u_fpalu_s2_br4_pp_r_reg_13_/E (EDFFX1TS)                0.00       0.94 r
  data arrival time                                                  0.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_13_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.84      -0.84
  data required time                                                -0.84
  --------------------------------------------------------------------------
  data required time                                                -0.84
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1693/Y (BUFX4TS)                                       0.14       0.94 r
  u_fpalu_s2_br4_pp_r_reg_12_/E (EDFFX1TS)                0.00       0.94 r
  data arrival time                                                  0.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_12_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.84      -0.84
  data required time                                                -0.84
  --------------------------------------------------------------------------
  data required time                                                -0.84
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: regf_addr_r_reg_4_
              (falling edge-triggered flip-flop clocked by clk')
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk' (fall edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_4_/CKN (DFFNSRX1TS)      0.00       0.00 f
  regf_addr_r_reg_4_/Q (DFFNSRX1TS)        0.90       0.90 r
  u_regf/A[4] (SP_REGF)                    0.00       0.90 r
  data arrival time                                   0.90

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_regf/CLK (SP_REGF)                     0.00       0.00 r
  library setup time                      -0.88      -0.88
  data required time                                 -0.88
  -----------------------------------------------------------
  data required time                                 -0.88
  data arrival time                                  -0.90
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.78


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  u_fpalu_s2_br4_pp_r_reg_35_/E (EDFFX1TS)                0.00       0.94 r
  data arrival time                                                  0.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_35_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.84      -0.84
  data required time                                                -0.84
  --------------------------------------------------------------------------
  data required time                                                -0.84
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_br4_pp_r_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2029/Y (INVX4TS)                                       0.08       0.80 r
  U1704/Y (BUFX4TS)                                       0.14       0.94 r
  u_fpalu_s2_br4_pp_r_reg_34_/E (EDFFX1TS)                0.00       0.94 r
  data arrival time                                                  0.94

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_34_/CK (EDFFX1TS)               0.00       0.00 r
  library setup time                                     -0.84      -0.84
  data required time                                                -0.84
  --------------------------------------------------------------------------
  data required time                                                -0.84
  data arrival time                                                 -0.94
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.78


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1896/Y (INVX2TS)                                       0.17       1.29 r
  U2653/Y (INVX2TS)                                       0.10       1.39 f
  U3589/Y (OAI21X1TS)                                     0.15       1.54 r
  u_fpalu_s3_lhs_r_reg_3_/D (DFFHQX4TS)                   0.00       1.54 r
  data arrival time                                                  1.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_3_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1896/Y (INVX2TS)                                       0.17       1.29 r
  U2653/Y (INVX2TS)                                       0.10       1.39 f
  U3599/Y (OAI21X1TS)                                     0.15       1.54 r
  u_fpalu_s3_lhs_r_reg_2_/D (DFFHQX4TS)                   0.00       1.54 r
  data arrival time                                                  1.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_2_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1580/Y (INVX2TS)                                       0.17       1.29 r
  U2521/Y (INVX2TS)                                       0.10       1.39 f
  U3591/Y (OAI21X1TS)                                     0.15       1.54 r
  u_fpalu_s3_lhs_r_reg_18_/D (DFFHQX4TS)                  0.00       1.54 r
  data arrival time                                                  1.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_18_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1580/Y (INVX2TS)                                       0.17       1.29 r
  U2520/Y (INVX2TS)                                       0.10       1.39 f
  U3593/Y (OAI21X1TS)                                     0.15       1.54 r
  u_fpalu_s3_lhs_r_reg_5_/D (DFFHQX4TS)                   0.00       1.54 r
  data arrival time                                                  1.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_5_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1580/Y (INVX2TS)                                       0.17       1.29 r
  U2520/Y (INVX2TS)                                       0.10       1.39 f
  U3583/Y (OAI21X1TS)                                     0.15       1.54 r
  u_fpalu_s3_lhs_r_reg_13_/D (DFFHQX4TS)                  0.00       1.54 r
  data arrival time                                                  1.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_13_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1896/Y (INVX2TS)                                       0.17       1.29 r
  U2653/Y (INVX2TS)                                       0.10       1.39 f
  U3560/Y (OAI21X1TS)                                     0.15       1.54 r
  u_fpalu_s3_lhs_r_reg_6_/D (DFFHQX4TS)                   0.00       1.54 r
  data arrival time                                                  1.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_6_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1896/Y (INVX2TS)                                       0.17       1.29 r
  U2654/Y (INVX2TS)                                       0.10       1.39 f
  U3576/Y (OAI21X1TS)                                     0.15       1.54 r
  u_fpalu_s3_lhs_r_reg_7_/D (DFFHQX4TS)                   0.00       1.54 r
  data arrival time                                                  1.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_7_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1896/Y (INVX2TS)                                       0.17       1.29 r
  U2652/Y (INVX2TS)                                       0.10       1.39 f
  U3575/Y (OAI21X1TS)                                     0.15       1.54 r
  u_fpalu_s3_lhs_r_reg_8_/D (DFFHQX4TS)                   0.00       1.54 r
  data arrival time                                                  1.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_8_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1896/Y (INVX2TS)                                       0.17       1.29 r
  U2653/Y (INVX2TS)                                       0.10       1.39 f
  U3573/Y (OAI21X1TS)                                     0.15       1.54 r
  u_fpalu_s3_lhs_r_reg_17_/D (DFFHQX4TS)                  0.00       1.54 r
  data arrival time                                                  1.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_17_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1896/Y (INVX2TS)                                       0.17       1.29 r
  U2654/Y (INVX2TS)                                       0.10       1.39 f
  U3571/Y (OAI21X1TS)                                     0.15       1.54 r
  u_fpalu_s3_lhs_r_reg_16_/D (DFFHQX4TS)                  0.00       1.54 r
  data arrival time                                                  1.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_16_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1896/Y (INVX2TS)                                       0.17       1.29 r
  U2652/Y (INVX2TS)                                       0.10       1.39 f
  U3567/Y (OAI21X1TS)                                     0.15       1.54 r
  u_fpalu_s3_lhs_r_reg_12_/D (DFFHQX4TS)                  0.00       1.54 r
  data arrival time                                                  1.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_12_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1580/Y (INVX2TS)                                       0.17       1.29 r
  U2520/Y (INVX2TS)                                       0.10       1.39 f
  U3565/Y (OAI21X1TS)                                     0.15       1.54 r
  u_fpalu_s3_lhs_r_reg_11_/D (DFFHQX4TS)                  0.00       1.54 r
  data arrival time                                                  1.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_11_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1580/Y (INVX2TS)                                       0.17       1.29 r
  U2520/Y (INVX2TS)                                       0.10       1.39 f
  U3579/Y (OAI21X1TS)                                     0.15       1.54 r
  u_fpalu_s3_lhs_r_reg_20_/D (DFFHQX4TS)                  0.00       1.54 r
  data arrival time                                                  1.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_20_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1896/Y (INVX2TS)                                       0.17       1.29 r
  U2652/Y (INVX2TS)                                       0.10       1.39 f
  U3581/Y (OAI21X1TS)                                     0.15       1.54 r
  u_fpalu_s3_lhs_r_reg_15_/D (DFFHQX4TS)                  0.00       1.54 r
  data arrival time                                                  1.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_15_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1580/Y (INVX2TS)                                       0.17       1.29 r
  U2521/Y (INVX2TS)                                       0.10       1.39 f
  U3587/Y (OAI21X1TS)                                     0.15       1.54 r
  u_fpalu_s3_lhs_r_reg_19_/D (DFFHQX4TS)                  0.00       1.54 r
  data arrival time                                                  1.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_19_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: dmem_addr_r_reg_2_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_addr_r_reg_2_/CKN (DFFNSRX1TS)      0.00       0.00 f
  dmem_addr_r_reg_2_/Q (DFFNSRX1TS)        0.88       0.88 r
  u_dmem/A[2] (SP_DMEM)                    0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_dmem/CLK (SP_DMEM)                     0.00       0.00 r
  library setup time                      -0.89      -0.89
  data required time                                 -0.89
  -----------------------------------------------------------
  data required time                                 -0.89
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.77


  Startpoint: dmem_addr_r_reg_4_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_addr_r_reg_4_/CKN (DFFNSRX1TS)      0.00       0.00 f
  dmem_addr_r_reg_4_/Q (DFFNSRX1TS)        0.88       0.88 r
  u_dmem/A[4] (SP_DMEM)                    0.00       0.88 r
  data arrival time                                   0.88

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_dmem/CLK (SP_DMEM)                     0.00       0.00 r
  library setup time                      -0.89      -0.89
  data required time                                 -0.89
  -----------------------------------------------------------
  data required time                                 -0.89
  data arrival time                                  -0.88
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.77


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_opcode_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1580/Y (INVX2TS)                                       0.17       1.29 r
  U2651/Y (INVX2TS)                                       0.10       1.39 f
  U4173/Y (INVX2TS)                                       0.06       1.45 r
  U4174/Y (NAND2X1TS)                                     0.08       1.53 f
  u_fpalu_s3_opcode_r_reg_1_/D (DFFHQX4TS)                0.00       1.53 f
  data arrival time                                                  1.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_opcode_r_reg_1_/CK (DFFHQX4TS)               0.00       0.00 r
  library setup time                                     -0.24      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1580/Y (INVX2TS)                                       0.17       1.29 r
  U2521/Y (INVX2TS)                                       0.10       1.39 f
  U3595/Y (OAI21X1TS)                                     0.14       1.53 r
  u_fpalu_s3_lhs_r_reg_0_/D (DFFHQX2TS)                   0.00       1.53 r
  data arrival time                                                  1.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_0_/CK (DFFHQX2TS)                  0.00       0.00 r
  library setup time                                     -0.24      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1896/Y (INVX2TS)                                       0.17       1.29 r
  U2652/Y (INVX2TS)                                       0.10       1.39 f
  U3585/Y (OAI21X1TS)                                     0.14       1.53 r
  u_fpalu_s3_lhs_r_reg_1_/D (DFFHQX2TS)                   0.00       1.53 r
  data arrival time                                                  1.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_1_/CK (DFFHQX2TS)                  0.00       0.00 r
  library setup time                                     -0.24      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1896/Y (INVX2TS)                                       0.17       1.29 r
  U2654/Y (INVX2TS)                                       0.10       1.39 f
  U3601/Y (OAI21X1TS)                                     0.14       1.53 r
  u_fpalu_s3_lhs_r_reg_4_/D (DFFHQX2TS)                   0.00       1.53 r
  data arrival time                                                  1.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_4_/CK (DFFHQX2TS)                  0.00       0.00 r
  library setup time                                     -0.24      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1580/Y (INVX2TS)                                       0.17       1.29 r
  U2651/Y (INVX2TS)                                       0.10       1.39 f
  U3569/Y (OAI21X1TS)                                     0.15       1.54 r
  u_fpalu_s3_lhs_r_reg_10_/D (DFFHQX4TS)                  0.00       1.54 r
  data arrival time                                                  1.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_10_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -1.54
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.77


  Startpoint: first_cycle_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  first_cycle_r_reg/CK (DFFSRHQX8TS)       0.00       0.00 r
  first_cycle_r_reg/Q (DFFSRHQX8TS)        0.40       0.40 r
  U1612/Y (INVX3TS)                        0.07       0.47 f
  U1733/Y (INVX2TS)                        0.13       0.60 r
  U1610/Y (CLKMX2X2TS)                     0.36       0.96 r
  u_cmem/A[2] (SP_CMEM)                    0.00       0.96 r
  data arrival time                                   0.96

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.81      -0.81
  data required time                                 -0.81
  -----------------------------------------------------------
  data required time                                 -0.81
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.76


  Startpoint: first_cycle_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  first_cycle_r_reg/CK (DFFSRHQX8TS)       0.00       0.00 r
  first_cycle_r_reg/Q (DFFSRHQX8TS)        0.40       0.40 r
  U1612/Y (INVX3TS)                        0.07       0.47 f
  U1733/Y (INVX2TS)                        0.13       0.60 r
  U1608/Y (CLKMX2X2TS)                     0.36       0.96 r
  u_cmem/A[3] (SP_CMEM)                    0.00       0.96 r
  data arrival time                                   0.96

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.81      -0.81
  data required time                                 -0.81
  -----------------------------------------------------------
  data required time                                 -0.81
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.76


  Startpoint: first_cycle_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  first_cycle_r_reg/CK (DFFSRHQX8TS)       0.00       0.00 r
  first_cycle_r_reg/Q (DFFSRHQX8TS)        0.40       0.40 r
  U1612/Y (INVX3TS)                        0.07       0.47 f
  U1733/Y (INVX2TS)                        0.13       0.60 r
  U1731/Y (CLKMX2X2TS)                     0.36       0.96 r
  u_cmem/A[4] (SP_CMEM)                    0.00       0.96 r
  data arrival time                                   0.96

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.81      -0.81
  data required time                                 -0.81
  -----------------------------------------------------------
  data required time                                 -0.81
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.76


  Startpoint: first_cycle_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  first_cycle_r_reg/CK (DFFSRHQX8TS)       0.00       0.00 r
  first_cycle_r_reg/Q (DFFSRHQX8TS)        0.40       0.40 r
  U1612/Y (INVX3TS)                        0.07       0.47 f
  U1733/Y (INVX2TS)                        0.13       0.60 r
  U1609/Y (CLKMX2X2TS)                     0.36       0.96 r
  u_cmem/A[5] (SP_CMEM)                    0.00       0.96 r
  data arrival time                                   0.96

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.81      -0.81
  data required time                                 -0.81
  -----------------------------------------------------------
  data required time                                 -0.81
  data arrival time                                  -0.96
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.76


  Startpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_lhs_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  u_fpalu_s2_mmux_lhs_r_reg_5_/Q (MDFFHQX1TS)             0.37       0.37 f
  U3552/Y (NOR2X1TS)                                      0.14       0.51 r
  U1595/Y (AND4X1TS)                                      0.41       0.91 r
  U1665/Y (NAND3X1TS)                                     0.21       1.12 f
  U1580/Y (INVX2TS)                                       0.17       1.29 r
  U2651/Y (INVX2TS)                                       0.10       1.39 f
  U3578/Y (OAI21X1TS)                                     0.14       1.53 r
  u_fpalu_s3_lhs_r_reg_9_/D (DFFHQX2TS)                   0.00       1.53 r
  data arrival time                                                  1.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_lhs_r_reg_9_/CK (DFFHQX2TS)                  0.00       0.00 r
  library setup time                                     -0.24      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.76


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.76       0.76 f
  U1713/Y (NOR2BX2TS)                                     0.24       1.00 f
  U1592/Y (INVX2TS)                                       0.11       1.10 r
  U2643/Y (INVX2TS)                                       0.10       1.20 f
  U2266/Y (MX2X1TS)                                       0.30       1.50 f
  u_fpalu_s5_many_skip_r_reg_11_/D (DFFHQX8TS)            0.00       1.50 f
  data arrival time                                                  1.50

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_11_/CK (DFFHQX8TS)           0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -1.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.75


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.76       0.76 f
  U1713/Y (NOR2BX2TS)                                     0.24       1.00 f
  U1592/Y (INVX2TS)                                       0.11       1.10 r
  U2643/Y (INVX2TS)                                       0.10       1.20 f
  U2221/Y (MX2X1TS)                                       0.30       1.50 f
  u_fpalu_s5_many_skip_r_reg_3_/D (DFFHQX8TS)             0.00       1.50 f
  data arrival time                                                  1.50

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_3_/CK (DFFHQX8TS)            0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -1.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.75


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.76       0.76 f
  U1713/Y (NOR2BX2TS)                                     0.24       1.00 f
  U1592/Y (INVX2TS)                                       0.11       1.10 r
  U2644/Y (INVX2TS)                                       0.10       1.20 f
  U2263/Y (MX2X1TS)                                       0.30       1.50 f
  u_fpalu_s5_many_skip_r_reg_4_/D (DFFHQX8TS)             0.00       1.50 f
  data arrival time                                                  1.50

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_4_/CK (DFFHQX8TS)            0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -1.50
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.75


  Startpoint: u_fpalu_s2_br4_s_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_0_/CK (DFFQX4TS)                 0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_0_/Q (DFFQX4TS)                  0.72       0.72 f
  U1606/Y (BUFX3TS)                                       0.19       0.91 f
  U1691/Y (OR2X1TS)                                       0.33       1.24 f
  U1679/Y (CLKAND2X2TS)                                   0.19       1.43 f
  u_fpalu_s3_ps0_r_reg_0_/D (DFFQX1TS)                    0.00       1.43 f
  data arrival time                                                  1.43

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_0_/CK (DFFQX1TS)                   0.00       0.00 r
  library setup time                                     -0.31      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.75


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cmem_addr_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/Q (DFFRX4TS)                 0.70       0.70 f
  U2486/Y (NOR2X2TS)                       0.19       0.89 r
  U3422/Y (NOR2X1TS)                       0.14       1.03 f
  U2727/Y (OAI21XLTS)                      0.27       1.30 r
  U4176/Y (NAND2X1TS)                      0.15       1.45 f
  cmem_addr_r_reg_1_/D (DFFHQX1TS)         0.00       1.45 f
  data arrival time                                   1.45

  clock clk' (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cmem_addr_r_reg_1_/CK (DFFHQX1TS)        0.00       0.00 r
  library setup time                      -0.29      -0.29
  data required time                                 -0.29
  -----------------------------------------------------------
  data required time                                 -0.29
  data arrival time                                  -1.45
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.74


  Startpoint: first_cycle_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  first_cycle_r_reg/CK (DFFSRHQX8TS)       0.00       0.00 r
  first_cycle_r_reg/Q (DFFSRHQX8TS)        0.40       0.40 r
  U1612/Y (INVX3TS)                        0.07       0.47 f
  U2080/Y (INVX2TS)                        0.12       0.59 r
  U2073/Y (CLKMX2X2TS)                     0.35       0.93 r
  u_cmem/A[1] (SP_CMEM)                    0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.81      -0.81
  data required time                                 -0.81
  -----------------------------------------------------------
  data required time                                 -0.81
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.74


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)                       0.29       0.29 r
  U3431/Y (INVX2TS)                                       0.07       0.35 f
  U3434/Y (NAND2X1TS)                                     0.14       0.49 r
  U1972/Y (INVX1TS)                                       0.11       0.60 f
  U3607/Y (OAI21X1TS)                                     0.22       0.82 r
  U1904/Y (INVX2TS)                                       0.14       0.96 f
  U3876/Y (XOR2X1TS)                                      0.21       1.17 f
  u_fpalu_s2_ea_sub_eb_abs_r_reg_2_/D1 (MDFFHQX1TS)       0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_2_/CK (MDFFHQX1TS)       0.00       0.00 r
  library setup time                                     -0.55      -0.55
  data required time                                                -0.55
  --------------------------------------------------------------------------
  data required time                                                -0.55
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.72


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regf_addr_r_reg_0_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/Q (DFFRX4TS)                 0.54       0.54 r
  U1734/Y (CLKINVX2TS)                     0.12       0.66 f
  U1350/Y (INVX4TS)                        0.10       0.76 r
  U1349/Y (NOR3X4TS)                       0.07       0.82 f
  U2550/Y (OAI21X1TS)                      0.24       1.06 r
  U1899/Y (NOR2X1TS)                       0.15       1.22 f
  regf_addr_r_reg_0_/D (DFFNSRX1TS)        0.00       1.22 f
  data arrival time                                   1.22

  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_addr_r_reg_0_/CKN (DFFNSRX1TS)      0.00       0.00 f
  library setup time                      -0.49      -0.49
  data required time                                 -0.49
  -----------------------------------------------------------
  data required time                                 -0.49
  data arrival time                                  -1.22
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.71


  Startpoint: first_cycle_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  first_cycle_r_reg/CK (DFFSRHQX8TS)       0.00       0.00 r
  first_cycle_r_reg/Q (DFFSRHQX8TS)        0.40       0.40 r
  U1612/Y (INVX3TS)                        0.07       0.47 f
  U2080/Y (INVX2TS)                        0.12       0.59 r
  U2075/Y (CLKMX2X3TS)                     0.33       0.92 r
  u_cmem/A[0] (SP_CMEM)                    0.00       0.92 r
  data arrival time                                   0.92

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.79      -0.79
  data required time                                 -0.79
  -----------------------------------------------------------
  data required time                                 -0.79
  data arrival time                                  -0.92
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.70


  Startpoint: ss_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dmem_wr_r_reg
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_0_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_0_/QN (DFFRX4TS)                0.86       0.86 r
  U2563/Y (NOR2X2TS)                       0.08       0.94 f
  U3770/Y (NOR2BX1TS)                      0.25       1.19 f
  dmem_wr_r_reg/D (DFFNSRX1TS)             0.00       1.19 f
  data arrival time                                   1.19

  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_wr_r_reg/CKN (DFFNSRX1TS)           0.00       0.00 f
  library setup time                      -0.49      -0.49
  data required time                                 -0.49
  -----------------------------------------------------------
  data required time                                 -0.49
  data arrival time                                  -1.19
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.68


  Startpoint: alu_a_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_24_/CK (DFFHQX2TS)                      0.00       0.00 r
  alu_a_29i_r_reg_24_/Q (DFFHQX2TS)                       0.35       0.35 f
  U3428/Y (NOR2X1TS)                                      0.22       0.57 r
  U1682/Y (INVX1TS)                                       0.17       0.74 f
  U3875/Y (NAND2X1TS)                                     0.14       0.88 r
  U3877/Y (XOR2X1TS)                                      0.25       1.13 f
  u_fpalu_s2_ea_sub_eb_abs_r_reg_2_/D0 (MDFFHQX1TS)       0.00       1.13 f
  data arrival time                                                  1.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_2_/CK (MDFFHQX1TS)       0.00       0.00 r
  library setup time                                     -0.54      -0.54
  data required time                                                -0.54
  --------------------------------------------------------------------------
  data required time                                                -0.54
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.67


  Startpoint: regf_wr_r_reg
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_wr_r_reg/CKN (DFFNSRXLTS)           0.00       0.00 f
  regf_wr_r_reg/QN (DFFNSRXLTS)            0.93       0.93 r
  u_regf/WEN (SP_REGF)                     0.00       0.93 r
  data arrival time                                   0.93

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_regf/CLK (SP_REGF)                     0.00       0.00 r
  library setup time                      -0.74      -0.74
  data required time                                 -0.74
  -----------------------------------------------------------
  data required time                                 -0.74
  data arrival time                                  -0.93
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.67


  Startpoint: u_fpalu_s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_1_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_1_/Q (DFFHQX4TS)                  0.31       0.31 f
  U1480/Y (NOR2X6TS)                                      0.13       0.45 r
  U2863/Y (NAND4BX2TS)                                    0.22       0.66 f
  U2865/Y (NOR2X4TS)                                      0.17       0.83 r
  U2867/Y (NAND2X4TS)                                     0.15       0.98 f
  U2874/Y (OAI21X4TS)                                     0.15       1.14 r
  U2875/Y (XNOR2X4TS)                                     0.18       1.32 f
  u_fpalu_s5_many_r_reg_22_/D (DFFQX1TS)                  0.00       1.32 f
  data arrival time                                                  1.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_22_/CK (DFFQX1TS)                 0.00       0.00 r
  library setup time                                     -0.34      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.66


  Startpoint: u_fpalu_s4_flipsign_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_flipsign_r_reg/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_flipsign_r_reg/Q (DFFHQX4TS)                 0.30       0.30 f
  U2469/Y (INVX4TS)                                       0.11       0.42 r
  U1481/Y (INVX6TS)                                       0.08       0.50 f
  U1989/Y (INVX3TS)                                       0.10       0.60 r
  U1528/Y (INVX2TS)                                       0.10       0.71 f
  U3117/Y (NAND2X1TS)                                     0.13       0.84 r
  U3120/Y (NAND3X2TS)                                     0.14       0.98 f
  U3121/Y (XOR2X4TS)                                      0.19       1.17 f
  U1639/Y (CLKBUFX2TS)                                    0.23       1.39 f
  u_fpalu_s5_many_r_reg_18_/D (DFFHQX4TS)                 0.00       1.39 f
  data arrival time                                                  1.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_18_/CK (DFFHQX4TS)                0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.64


  Startpoint: u_fpalu_s2_br4_s_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps0_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_0_/CK (DFFQX4TS)                 0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_0_/Q (DFFQX4TS)                  0.72       0.72 f
  U1606/Y (BUFX3TS)                                       0.19       0.91 f
  U3331/Y (NAND2X1TS)                                     0.13       1.04 r
  U3332/Y (INVX2TS)                                       0.10       1.14 f
  U3406/Y (XNOR2X1TS)                                     0.22       1.36 r
  u_fpalu_s3_ps0_r_reg_1_/D (DFFHQX4TS)                   0.00       1.36 r
  data arrival time                                                  1.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps0_r_reg_1_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.64


  Startpoint: dmem_wr_r_reg
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_dmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dmem_wr_r_reg/CKN (DFFNSRX1TS)           0.00       0.00 f
  dmem_wr_r_reg/QN (DFFNSRX1TS)            1.04       1.04 f
  u_dmem/WEN (SP_DMEM)                     0.00       1.04 f
  data arrival time                                   1.04

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_dmem/CLK (SP_DMEM)                     0.00       0.00 r
  library setup time                      -0.58      -0.58
  data required time                                 -0.58
  -----------------------------------------------------------
  data required time                                 -0.58
  data arrival time                                  -1.04
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.62


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.76       0.76 f
  U1713/Y (NOR2BX2TS)                                     0.24       1.00 f
  U2219/Y (MX2X1TS)                                       0.30       1.30 f
  u_fpalu_s5_many_skip_r_reg_0_/D (DFFQX1TS)              0.00       1.30 f
  data arrival time                                                  1.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_0_/CK (DFFQX1TS)             0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.62


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.76       0.76 f
  U1713/Y (NOR2BX2TS)                                     0.24       1.00 f
  U2268/Y (MX2X1TS)                                       0.30       1.30 f
  u_fpalu_s5_many_skip_r_reg_14_/D (DFFQX1TS)             0.00       1.30 f
  data arrival time                                                  1.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_14_/CK (DFFQX1TS)            0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.62


  Startpoint: u_fpalu_s4_many_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_2_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_2_/Q (DFFHQX4TS)                  0.33       0.33 f
  U2757/Y (NOR2X4TS)                                      0.13       0.45 r
  U2758/Y (NAND2X2TS)                                     0.11       0.56 f
  U2488/Y (NAND3BX4TS)                                    0.23       0.80 f
  U1491/Y (NOR2X2TS)                                      0.16       0.95 r
  U3103/Y (NOR2X1TS)                                      0.15       1.10 f
  U3104/Y (NOR2X2TS)                                      0.20       1.31 r
  u_fpalu_s5_many_r_reg_15_/D (DFFHQX1TS)                 0.00       1.31 r
  data arrival time                                                  1.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_15_/CK (DFFHQX1TS)                0.00       0.00 r
  library setup time                                     -0.31      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.62


  Startpoint: u_fpalu_s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_1_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_1_/Q (DFFHQX4TS)                  0.31       0.31 f
  U1480/Y (NOR2X6TS)                                      0.13       0.45 r
  U2863/Y (NAND4BX2TS)                                    0.22       0.66 f
  U2865/Y (NOR2X4TS)                                      0.17       0.83 r
  U2867/Y (NAND2X4TS)                                     0.15       0.98 f
  U2870/Y (NOR2X4TS)                                      0.13       1.11 r
  U2872/Y (XOR2X4TS)                                      0.17       1.28 r
  u_fpalu_s5_many_r_reg_21_/D (DFFHQX1TS)                 0.00       1.28 r
  data arrival time                                                  1.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_21_/CK (DFFHQX1TS)                0.00       0.00 r
  library setup time                                     -0.33      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.61


  Startpoint: u_fpalu_s4_flipsign_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_flipsign_r_reg/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_flipsign_r_reg/Q (DFFHQX4TS)                 0.30       0.30 r
  U2469/Y (INVX4TS)                                       0.09       0.39 f
  U2513/Y (INVX4TS)                                       0.11       0.50 r
  U2869/Y (XOR2X4TS)                                      0.21       0.72 r
  U1584/Y (INVX2TS)                                       0.12       0.83 f
  U3114/Y (OAI2BB1X2TS)                                   0.23       1.06 f
  U2448/Y (AOI21X2TS)                                     0.21       1.27 r
  u_fpalu_s5_many_r_reg_19_/D (DFFHQX1TS)                 0.00       1.27 r
  data arrival time                                                  1.27

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_19_/CK (DFFHQX1TS)                0.00       0.00 r
  library setup time                                     -0.33      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.61


  Startpoint: u_fpalu_s4_flipsign_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_flipsign_r_reg/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_flipsign_r_reg/Q (DFFHQX4TS)                 0.30       0.30 f
  U2432/Y (INVX6TS)                                       0.12       0.42 r
  U2506/Y (INVX4TS)                                       0.09       0.51 f
  U3105/Y (XNOR2X4TS)                                     0.16       0.68 f
  U1483/Y (NOR2X6TS)                                      0.15       0.83 r
  U3107/Y (NAND2X2TS)                                     0.12       0.95 f
  U3161/Y (NAND2X1TS)                                     0.13       1.07 r
  U1244/Y (XNOR2X2TS)                                     0.23       1.30 r
  u_fpalu_s5_many_r_reg_6_/D (DFFHQX4TS)                  0.00       1.30 r
  data arrival time                                                  1.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_6_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.31      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.60


  Startpoint: u_fpalu_s4_many_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_2_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_2_/Q (DFFHQX4TS)                  0.33       0.33 f
  U2757/Y (NOR2X4TS)                                      0.13       0.45 r
  U2758/Y (NAND2X2TS)                                     0.11       0.56 f
  U2488/Y (NAND3BX4TS)                                    0.23       0.80 f
  U1492/Y (NOR2X4TS)                                      0.14       0.94 r
  U3099/Y (NAND2X4TS)                                     0.10       1.03 f
  U3122/Y (NAND2X2TS)                                     0.10       1.13 r
  U3123/Y (XNOR2X4TS)                                     0.18       1.31 r
  u_fpalu_s5_many_r_reg_16_/D (DFFHQX8TS)                 0.00       1.31 r
  data arrival time                                                  1.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_16_/CK (DFFHQX8TS)                0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.59


  Startpoint: u_fpalu_s4_many_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_4_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_4_/Q (DFFHQX4TS)                  0.31       0.31 f
  U2539/Y (NOR2X2TS)                                      0.14       0.45 r
  U2866/Y (NAND3X2TS)                                     0.18       0.63 f
  U2436/Y (NOR3X2TS)                                      0.18       0.81 r
  U3113/Y (NAND2X2TS)                                     0.15       0.96 f
  U3130/Y (NAND2X2TS)                                     0.11       1.07 r
  U3131/Y (XNOR2X4TS)                                     0.18       1.25 f
  u_fpalu_s5_many_r_reg_20_/D (DFFQX1TS)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_20_/CK (DFFQX1TS)                 0.00       0.00 r
  library setup time                                     -0.34      -0.34
  data required time                                                -0.34
  --------------------------------------------------------------------------
  data required time                                                -0.34
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.58


  Startpoint: u_fpalu_s4_many_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_2_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_2_/Q (DFFHQX4TS)                  0.33       0.33 f
  U2757/Y (NOR2X4TS)                                      0.13       0.45 r
  U2758/Y (NAND2X2TS)                                     0.11       0.56 f
  U2762/Y (NAND3BX4TS)                                    0.22       0.78 f
  U1502/Y (INVX2TS)                                       0.10       0.88 r
  U2928/Y (NAND3X2TS)                                     0.09       0.97 f
  U2565/Y (AO21X4TS)                                      0.27       1.24 f
  U2567/Y (INVX2TS)                                       0.11       1.35 r
  u_fpalu_s5_many_r_reg_13_/D (DFFHQX4TS)                 0.00       1.35 r
  data arrival time                                                  1.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_13_/CK (DFFHQX4TS)                0.00       0.00 r
  library setup time                                     -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -1.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.56


  Startpoint: u_fpalu_s4_flipsign_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_flipsign_r_reg/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_flipsign_r_reg/Q (DFFHQX4TS)                 0.30       0.30 f
  U2469/Y (INVX4TS)                                       0.11       0.42 r
  U1481/Y (INVX6TS)                                       0.08       0.50 f
  U3124/Y (XNOR2X4TS)                                     0.16       0.66 f
  U2712/Y (NOR2X4TS)                                      0.16       0.83 r
  U3128/Y (NAND2X2TS)                                     0.14       0.97 f
  U2467/Y (AOI2BB2X4TS)                                   0.28       1.25 f
  u_fpalu_s5_many_r_reg_8_/D (DFFHQX4TS)                  0.00       1.25 f
  data arrival time                                                  1.25

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_8_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.52


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cmem_addr_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk')
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/Q (DFFRX4TS)                 0.70       0.70 f
  U2486/Y (NOR2X2TS)                       0.19       0.89 r
  U2207/Y (INVX2TS)                        0.12       1.01 f
  U3602/Y (NOR2X1TS)                       0.13       1.13 r
  U2071/Y (OAI21X1TS)                      0.13       1.26 f
  cmem_addr_r_reg_0_/D (DFFHQX4TS)         0.00       1.26 f
  data arrival time                                   1.26

  clock clk' (rise edge)                   0.00       0.00
  clock network delay (ideal)              0.00       0.00
  cmem_addr_r_reg_0_/CK (DFFHQX4TS)        0.00       0.00 r
  library setup time                      -0.25      -0.25
  data required time                                 -0.25
  -----------------------------------------------------------
  data required time                                 -0.25
  data arrival time                                  -1.26
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.51


  Startpoint: u_fpalu_s4_flipsign_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_flipsign_r_reg/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_flipsign_r_reg/Q (DFFHQX4TS)                 0.30       0.30 f
  U2469/Y (INVX4TS)                                       0.11       0.42 r
  U1481/Y (INVX6TS)                                       0.08       0.50 f
  U3124/Y (XNOR2X4TS)                                     0.16       0.66 f
  U2712/Y (NOR2X4TS)                                      0.16       0.83 r
  U3125/Y (NAND3X4TS)                                     0.19       1.02 f
  U1644/Y (NAND3X4TS)                                     0.16       1.17 r
  U2459/Y (INVX2TS)                                       0.09       1.27 f
  u_fpalu_s5_many_r_reg_7_/D (DFFHQX4TS)                  0.00       1.27 f
  data arrival time                                                  1.27

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_7_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.24      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.50


  Startpoint: u_fpalu_s4_many_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_2_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_2_/Q (DFFHQX4TS)                  0.33       0.33 f
  U2757/Y (NOR2X4TS)                                      0.13       0.45 r
  U2758/Y (NAND2X2TS)                                     0.11       0.56 f
  U2488/Y (NAND3BX4TS)                                    0.23       0.80 f
  U3132/Y (NAND4X1TS)                                     0.20       0.99 r
  U3135/Y (NAND2X2TS)                                     0.16       1.16 f
  u_fpalu_s5_many_r_reg_9_/D (DFFHQX2TS)                  0.00       1.16 f
  data arrival time                                                  1.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_9_/CK (DFFHQX2TS)                 0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.48


  Startpoint: u_fpalu_s4_many_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_2_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_2_/Q (DFFHQX4TS)                  0.33       0.33 f
  U2757/Y (NOR2X4TS)                                      0.13       0.45 r
  U2758/Y (NAND2X2TS)                                     0.11       0.56 f
  U2762/Y (NAND3BX4TS)                                    0.22       0.78 f
  U3115/Y (NAND2X4TS)                                     0.11       0.89 r
  U3136/Y (OAI2BB1X2TS)                                   0.11       1.01 f
  U3137/Y (XOR2X4TS)                                      0.16       1.17 r
  u_fpalu_s5_many_r_reg_14_/D (DFFHQX1TS)                 0.00       1.17 r
  data arrival time                                                  1.17

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_14_/CK (DFFHQX1TS)                0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.48


  Startpoint: u_fpalu_s2_br4_pp_r_reg_37_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_37_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_37_/QN (EDFFX1TS)               0.96       0.96 f
  U3312/Y (XNOR2X1TS)                                     0.23       1.19 f
  u_fpalu_s3_ps1_r_reg_1_/D (DFFHQX4TS)                   0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_1_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.46


  Startpoint: u_fpalu_s4_many_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_2_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_2_/Q (DFFHQX4TS)                  0.33       0.33 f
  U2757/Y (NOR2X4TS)                                      0.13       0.45 r
  U2758/Y (NAND2X2TS)                                     0.11       0.56 f
  U2488/Y (NAND3BX4TS)                                    0.23       0.80 f
  U1266/Y (INVX2TS)                                       0.12       0.92 r
  U2764/Y (NAND2X1TS)                                     0.12       1.04 f
  U2767/Y (AOI22X2TS)                                     0.18       1.22 r
  u_fpalu_s5_many_r_reg_11_/D (DFFHQX4TS)                 0.00       1.22 r
  data arrival time                                                  1.22

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_11_/CK (DFFHQX4TS)                0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.46


  Startpoint: u_fpalu_s4_flipsign_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_flipsign_r_reg/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_flipsign_r_reg/Q (DFFHQX4TS)                 0.30       0.30 f
  U2469/Y (INVX4TS)                                       0.11       0.42 r
  U1481/Y (INVX6TS)                                       0.08       0.50 f
  U2765/Y (XNOR2X4TS)                                     0.15       0.65 r
  U2766/Y (NOR2X2TS)                                      0.15       0.80 f
  U2463/Y (OAI21X2TS)                                     0.18       0.98 r
  U2439/Y (XOR2X4TS)                                      0.19       1.16 f
  u_fpalu_s5_many_r_reg_12_/D (DFFHQX1TS)                 0.00       1.16 f
  data arrival time                                                  1.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_12_/CK (DFFHQX1TS)                0.00       0.00 r
  library setup time                                     -0.30      -0.30
  data required time                                                -0.30
  --------------------------------------------------------------------------
  data required time                                                -0.30
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.46


  Startpoint: ss_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regf_wr_r_reg
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_1_/CK (DFFRX4TS)                0.00       0.00 r
  ss_r_reg_1_/QN (DFFRX4TS)                0.88       0.88 r
  U1359/Y (NOR3X4TS)                       0.09       0.97 f
  regf_wr_r_reg/D (DFFNSRXLTS)             0.00       0.97 f
  data arrival time                                   0.97

  clock clk (fall edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regf_wr_r_reg/CKN (DFFNSRXLTS)           0.00       0.00 f
  library setup time                      -0.49      -0.49
  data required time                                 -0.49
  -----------------------------------------------------------
  data required time                                 -0.49
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.45


  Startpoint: u_fpalu_s4_flipsign_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_flipsign_r_reg/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_flipsign_r_reg/Q (DFFHQX4TS)                 0.30       0.30 r
  U2432/Y (INVX6TS)                                       0.10       0.39 f
  U2155/Y (NOR2X8TS)                                      0.13       0.53 r
  U2571/Y (NAND3X4TS)                                     0.14       0.67 f
  U1482/Y (INVX6TS)                                       0.11       0.78 r
  U2569/Y (INVX2TS)                                       0.06       0.84 f
  U3162/Y (NAND2X1TS)                                     0.10       0.94 r
  U2540/Y (XNOR2X2TS)                                     0.23       1.17 f
  u_fpalu_s5_many_r_reg_4_/D (DFFHQX4TS)                  0.00       1.17 f
  data arrival time                                                  1.17

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_4_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -1.17
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.45


  Startpoint: u_fpalu_s2_br4_pp_r_reg_36_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ps1_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_pp_r_reg_36_/CK (EDFFX1TS)               0.00       0.00 r
  u_fpalu_s2_br4_pp_r_reg_36_/Q (EDFFX1TS)                0.60       0.60 f
  U1712/Y (OR2X1TS)                                       0.40       0.99 f
  U1594/Y (CLKAND2X2TS)                                   0.20       1.19 f
  u_fpalu_s3_ps1_r_reg_0_/D (DFFHQX4TS)                   0.00       1.19 f
  data arrival time                                                  1.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ps1_r_reg_0_/CK (DFFHQX4TS)                  0.00       0.00 r
  library setup time                                     -0.24      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.44


  Startpoint: u_fpalu_s4_many_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_2_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_2_/Q (DFFHQX4TS)                  0.33       0.33 f
  U2757/Y (NOR2X4TS)                                      0.13       0.45 r
  U2758/Y (NAND2X2TS)                                     0.11       0.56 f
  U2762/Y (NAND3BX4TS)                                    0.22       0.78 f
  U3115/Y (NAND2X4TS)                                     0.11       0.89 r
  U3116/Y (XOR2X2TS)                                      0.20       1.10 f
  u_fpalu_s5_many_r_reg_10_/D (DFFHQX2TS)                 0.00       1.10 f
  data arrival time                                                  1.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_10_/CK (DFFHQX2TS)                0.00       0.00 r
  library setup time                                     -0.33      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -1.10
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.43


  Startpoint: first_cycle_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  first_cycle_r_reg/CK (DFFSRHQX8TS)       0.00       0.00 r
  first_cycle_r_reg/Q (DFFSRHQX8TS)        0.40       0.40 r
  U1612/Y (INVX3TS)                        0.07       0.47 f
  U2080/Y (INVX2TS)                        0.12       0.59 r
  U2076/Y (NAND2X1TS)                      0.21       0.79 f
  u_cmem/WEN (SP_CMEM)                     0.00       0.79 f
  data arrival time                                   0.79

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.63      -0.63
  data required time                                 -0.63
  -----------------------------------------------------------
  data required time                                 -0.63
  data arrival time                                  -0.79
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.42


  Startpoint: u_fpalu_s4_flipsign_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_flipsign_r_reg/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_flipsign_r_reg/Q (DFFHQX4TS)                 0.30       0.30 f
  U2432/Y (INVX6TS)                                       0.12       0.42 r
  U2506/Y (INVX4TS)                                       0.09       0.51 f
  U3105/Y (XNOR2X4TS)                                     0.16       0.68 f
  U1483/Y (NOR2X6TS)                                      0.15       0.83 r
  U3107/Y (NAND2X2TS)                                     0.12       0.95 f
  U3109/Y (NAND2X2TS)                                     0.10       1.04 r
  U3110/Y (INVX2TS)                                       0.09       1.13 f
  u_fpalu_s5_many_r_reg_5_/D (DFFHQX4TS)                  0.00       1.13 f
  data arrival time                                                  1.13

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_5_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.24      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -1.13
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.37


  Startpoint: u_fpalu_s4_many_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_1_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_1_/Q (DFFHQX4TS)                  0.31       0.31 f
  U2732/Y (CLKBUFX2TS)                                    0.22       0.53 f
  U1995/Y (INVX1TS)                                       0.11       0.64 r
  U3112/Y (NAND4X1TS)                                     0.13       0.77 f
  U1906/Y (AOI21X1TS)                                     0.30       1.07 r
  u_fpalu_s5_many_r_reg_3_/D (DFFHQX4TS)                  0.00       1.07 r
  data arrival time                                                  1.07

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_3_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.37


  Startpoint: u_fpalu_s4_flipsign_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_flipsign_r_reg/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_flipsign_r_reg/Q (DFFHQX4TS)                 0.30       0.30 f
  U2469/Y (INVX4TS)                                       0.11       0.42 r
  U1481/Y (INVX6TS)                                       0.08       0.50 f
  U1989/Y (INVX3TS)                                       0.10       0.60 r
  U1527/Y (INVX2TS)                                       0.11       0.71 f
  U3169/Y (NAND2X1TS)                                     0.11       0.82 r
  U3170/Y (XNOR2X1TS)                                     0.24       1.06 f
  u_fpalu_s5_many_r_reg_1_/D (DFFHQX4TS)                  0.00       1.06 f
  data arrival time                                                  1.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_1_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -1.06
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.35


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2026/Y (CLKAND2X2TS)                                   0.20       0.92 f
  u_fpalu_s2_ea_r_reg_5_/D (DFFHQX1TS)                    0.00       0.92 f
  data arrival time                                                  0.92

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_r_reg_5_/CK (DFFHQX1TS)                   0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.21


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_eb_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  U2024/Y (CLKAND2X2TS)                                   0.20       0.92 f
  u_fpalu_s2_eb_r_reg_5_/D (DFFHQX1TS)                    0.00       0.92 f
  data arrival time                                                  0.92

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_eb_r_reg_5_/CK (DFFHQX1TS)                   0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.92
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.21


  Startpoint: rst_n (input port clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 r
  rst_n (in)                               0.05       0.10 r
  U2564/Y (CLKINVX1TS)                     0.23       0.33 f
  u_regf/CEN (SP_REGF)                     0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_regf/CLK (SP_REGF)                     0.00       0.00 r
  library setup time                      -0.87      -0.87
  data required time                                 -0.87
  -----------------------------------------------------------
  data required time                                 -0.87
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.20


  Startpoint: u_fpalu_s4_flipsign_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_flipsign_r_reg/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_flipsign_r_reg/Q (DFFHQX4TS)                 0.30       0.30 r
  U2469/Y (INVX4TS)                                       0.09       0.39 f
  U1481/Y (INVX6TS)                                       0.09       0.47 r
  U1989/Y (INVX3TS)                                       0.09       0.56 f
  U1934/Y (NOR2X2TS)                                      0.14       0.69 r
  U1909/Y (XOR2X2TS)                                      0.21       0.90 f
  u_fpalu_s5_many_r_reg_2_/D (DFFHQX4TS)                  0.00       0.90 f
  data arrival time                                                  0.90

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_2_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.18


  Startpoint: ss_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: valid (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ss_r_reg_4_/CK (DFFSX4TS)                0.00       0.00 r
  ss_r_reg_4_/QN (DFFSX4TS)                0.78       0.78 f
  U2510/Y (NOR2X2TS)                       0.25       1.03 r
  valid (out)                              0.00       1.03 r
  data arrival time                                   1.03

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  output external delay                   -0.05      -0.05
  data required time                                 -0.05
  -----------------------------------------------------------
  data required time                                 -0.05
  data arrival time                                  -1.03
  -----------------------------------------------------------
  slack (VIOLATED)                                   -1.08


  Startpoint: u_fpalu_s4_many_r_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_12_/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_many_r_reg_12_/Q (DFFHQX4TS)                 0.32       0.32 f
  u_fpalu_s5_many_skip_r_reg_12_/D (EDFFX1TS)             0.00       0.32 f
  data arrival time                                                  0.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_12_/CK (EDFFX1TS)            0.00       0.00 r
  library setup time                                     -0.76      -0.76
  data required time                                                -0.76
  --------------------------------------------------------------------------
  data required time                                                -0.76
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.07


  Startpoint: u_fpalu_s4_many_r_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_8_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_8_/Q (DFFHQX4TS)                  0.31       0.31 f
  u_fpalu_s5_many_skip_r_reg_8_/D (EDFFX1TS)              0.00       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_8_/CK (EDFFX1TS)             0.00       0.00 r
  library setup time                                     -0.75      -0.75
  data required time                                                -0.75
  --------------------------------------------------------------------------
  data required time                                                -0.75
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.07


  Startpoint: alumux_self_fp29i_r_reg_0_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_0_/CKN (DFFNSRX1TS)             0.00       0.00 f
  alumux_self_fp29i_r_reg_0_/Q (DFFNSRX1TS)               0.81       0.81 r
  u_regf/D[0] (SP_REGF)                                   0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_10_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_10_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_10_/Q (DFFNSRX1TS)              0.81       0.81 r
  u_regf/D[10] (SP_REGF)                                  0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_11_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_11_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_11_/Q (DFFNSRX1TS)              0.81       0.81 r
  u_regf/D[11] (SP_REGF)                                  0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_12_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_12_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_12_/Q (DFFNSRX1TS)              0.81       0.81 r
  u_regf/D[12] (SP_REGF)                                  0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_13_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_13_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_13_/Q (DFFNSRX1TS)              0.81       0.81 r
  u_regf/D[13] (SP_REGF)                                  0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_14_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_14_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_14_/Q (DFFNSRX1TS)              0.81       0.81 r
  u_regf/D[14] (SP_REGF)                                  0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_15_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_15_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_15_/Q (DFFNSRX1TS)              0.81       0.81 r
  u_regf/D[15] (SP_REGF)                                  0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_16_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_16_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_16_/Q (DFFNSRX1TS)              0.81       0.81 r
  u_regf/D[16] (SP_REGF)                                  0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_17_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_17_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_17_/Q (DFFNSRX1TS)              0.81       0.81 r
  u_regf/D[17] (SP_REGF)                                  0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_18_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_18_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_18_/Q (DFFNSRX1TS)              0.81       0.81 r
  u_regf/D[18] (SP_REGF)                                  0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_19_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_19_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_19_/Q (DFFNSRX1TS)              0.81       0.81 r
  u_regf/D[19] (SP_REGF)                                  0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_1_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_1_/CKN (DFFNSRX1TS)             0.00       0.00 f
  alumux_self_fp29i_r_reg_1_/Q (DFFNSRX1TS)               0.81       0.81 r
  u_regf/D[1] (SP_REGF)                                   0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_20_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_20_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_20_/Q (DFFNSRX1TS)              0.81       0.81 r
  u_regf/D[20] (SP_REGF)                                  0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_21_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_21_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_21_/Q (DFFNSRX1TS)              0.81       0.81 r
  u_regf/D[21] (SP_REGF)                                  0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_22_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_22_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_22_/Q (DFFNSRX1TS)              0.81       0.81 r
  u_regf/D[22] (SP_REGF)                                  0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_23_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_23_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_23_/Q (DFFNSRX1TS)              0.81       0.81 r
  u_regf/D[23] (SP_REGF)                                  0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_24_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_24_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_24_/Q (DFFNSRX1TS)              0.81       0.81 r
  u_regf/D[24] (SP_REGF)                                  0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_25_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_25_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_25_/Q (DFFNSRX1TS)              0.81       0.81 r
  u_regf/D[25] (SP_REGF)                                  0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_26_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_26_/Q (DFFNSRX1TS)              0.81       0.81 r
  u_regf/D[26] (SP_REGF)                                  0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_27_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_27_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_27_/Q (DFFNSRX1TS)              0.81       0.81 r
  u_regf/D[27] (SP_REGF)                                  0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_28_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_28_/CKN (DFFNSRX1TS)            0.00       0.00 f
  alumux_self_fp29i_r_reg_28_/Q (DFFNSRX1TS)              0.81       0.81 r
  u_regf/D[28] (SP_REGF)                                  0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_2_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_2_/CKN (DFFNSRX1TS)             0.00       0.00 f
  alumux_self_fp29i_r_reg_2_/Q (DFFNSRX1TS)               0.81       0.81 r
  u_regf/D[2] (SP_REGF)                                   0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_3_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_3_/CKN (DFFNSRX1TS)             0.00       0.00 f
  alumux_self_fp29i_r_reg_3_/Q (DFFNSRX1TS)               0.81       0.81 r
  u_regf/D[3] (SP_REGF)                                   0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_4_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_4_/CKN (DFFNSRX1TS)             0.00       0.00 f
  alumux_self_fp29i_r_reg_4_/Q (DFFNSRX1TS)               0.81       0.81 r
  u_regf/D[4] (SP_REGF)                                   0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_5_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_5_/CKN (DFFNSRX1TS)             0.00       0.00 f
  alumux_self_fp29i_r_reg_5_/Q (DFFNSRX1TS)               0.81       0.81 r
  u_regf/D[5] (SP_REGF)                                   0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_6_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_6_/CKN (DFFNSRX1TS)             0.00       0.00 f
  alumux_self_fp29i_r_reg_6_/Q (DFFNSRX1TS)               0.81       0.81 r
  u_regf/D[6] (SP_REGF)                                   0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_7_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_7_/CKN (DFFNSRX1TS)             0.00       0.00 f
  alumux_self_fp29i_r_reg_7_/Q (DFFNSRX1TS)               0.81       0.81 r
  u_regf/D[7] (SP_REGF)                                   0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_8_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_8_/CKN (DFFNSRX1TS)             0.00       0.00 f
  alumux_self_fp29i_r_reg_8_/Q (DFFNSRX1TS)               0.81       0.81 r
  u_regf/D[8] (SP_REGF)                                   0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alumux_self_fp29i_r_reg_9_
              (falling edge-triggered flip-flop clocked by clk)
  Endpoint: u_regf (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_9_/CKN (DFFNSRX1TS)             0.00       0.00 f
  alumux_self_fp29i_r_reg_9_/Q (DFFNSRX1TS)               0.81       0.81 r
  u_regf/D[9] (SP_REGF)                                   0.00       0.81 r
  data arrival time                                                  0.81

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_regf/CLK (SP_REGF)                                    0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: u_fpalu_s4_many_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_5_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_5_/Q (DFFHQX4TS)                  0.31       0.31 f
  u_fpalu_s5_many_skip_r_reg_5_/D (EDFFX1TS)              0.00       0.31 f
  data arrival time                                                  0.31

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_5_/CK (EDFFX1TS)             0.00       0.00 r
  library setup time                                     -0.75      -0.75
  data required time                                                -0.75
  --------------------------------------------------------------------------
  data required time                                                -0.75
  data arrival time                                                 -0.31
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.06


  Startpoint: alu_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_opcode_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_opcode_r_reg_0_/CK (DFFQX4TS)                       0.00       0.00 r
  alu_opcode_r_reg_0_/Q (DFFQX4TS)                        0.72       0.72 f
  u_fpalu_s2_opcode_r_reg_0_/D (DFFQX1TS)                 0.00       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  library setup time                                     -0.33      -0.33
  data required time                                                -0.33
  --------------------------------------------------------------------------
  data required time                                                -0.33
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.05


  Startpoint: u_fpalu_s4_many_r_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_skip_r_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_9_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_9_/Q (DFFHQX4TS)                  0.29       0.29 f
  u_fpalu_s5_many_skip_r_reg_9_/D (EDFFX1TS)              0.00       0.29 f
  data arrival time                                                  0.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_skip_r_reg_9_/CK (EDFFX1TS)             0.00       0.00 r
  library setup time                                     -0.75      -0.75
  data required time                                                -0.75
  --------------------------------------------------------------------------
  data required time                                                -0.75
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.04


  Startpoint: u_fpalu_s4_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_opcode_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_0_/Q (DFFQX2TS)                 0.76       0.76 f
  u_fpalu_s5_opcode_r_reg_0_/D (DFFHQX4TS)                0.00       0.76 f
  data arrival time                                                  0.76

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_0_/CK (DFFHQX4TS)               0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.02


  Startpoint: u_fpalu_s3_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_opcode_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_opcode_r_reg_0_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s3_opcode_r_reg_0_/Q (DFFHQX4TS)                0.32       0.32 f
  U2523/Y (BUFX4TS)                                       0.17       0.50 f
  U1707/Y (CLKBUFX2TS)                                    0.20       0.69 f
  u_fpalu_s4_opcode_r_reg_0_/D (DFFQX2TS)                 0.00       0.69 f
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_0_/CK (DFFQX2TS)                0.00       0.00 r
  library setup time                                     -0.32      -0.32
  data required time                                                -0.32
  --------------------------------------------------------------------------
  data required time                                                -0.32
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.01


  Startpoint: u_fpalu_s2_ea_gte_eb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ea_gte_eb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_gte_eb_r_reg/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s2_ea_gte_eb_r_reg/Q (DFFQX1TS)                 0.68       0.68 f
  u_fpalu_s3_ea_gte_eb_r_reg/D (DFFHQX1TS)                0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_gte_eb_r_reg/CK (DFFHQX1TS)               0.00       0.00 r
  library setup time                                     -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.98


  Startpoint: u_fpalu_s2_eb_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_eb_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_eb_r_reg_0_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_eb_r_reg_0_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s3_eb_r_reg_0_/D (DFFHQX1TS)                    0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_0_/CK (DFFHQX1TS)                   0.00       0.00 r
  library setup time                                     -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.98


  Startpoint: u_fpalu_s2_ea_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ea_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_r_reg_1_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_ea_r_reg_1_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s3_ea_r_reg_1_/D (DFFHQX1TS)                    0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_1_/CK (DFFHQX1TS)                   0.00       0.00 r
  library setup time                                     -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.98


  Startpoint: u_fpalu_s2_ea_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ea_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_r_reg_2_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_ea_r_reg_2_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s3_ea_r_reg_2_/D (DFFHQX1TS)                    0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_2_/CK (DFFHQX1TS)                   0.00       0.00 r
  library setup time                                     -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.98


  Startpoint: u_fpalu_s2_eb_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_eb_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_eb_r_reg_2_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_eb_r_reg_2_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s3_eb_r_reg_2_/D (DFFHQX1TS)                    0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_2_/CK (DFFHQX1TS)                   0.00       0.00 r
  library setup time                                     -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.98


  Startpoint: u_fpalu_s2_ea_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ea_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_r_reg_3_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_ea_r_reg_3_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s3_ea_r_reg_3_/D (DFFHQX1TS)                    0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_3_/CK (DFFHQX1TS)                   0.00       0.00 r
  library setup time                                     -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.98


  Startpoint: u_fpalu_s2_eb_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_eb_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_eb_r_reg_3_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_eb_r_reg_3_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s3_eb_r_reg_3_/D (DFFHQX1TS)                    0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_3_/CK (DFFHQX1TS)                   0.00       0.00 r
  library setup time                                     -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.98


  Startpoint: u_fpalu_s2_ea_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ea_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_r_reg_4_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_ea_r_reg_4_/Q (DFFQX1TS)                     0.68       0.68 f
  u_fpalu_s3_ea_r_reg_4_/D (DFFHQX1TS)                    0.00       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_4_/CK (DFFHQX1TS)                   0.00       0.00 r
  library setup time                                     -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.98


  Startpoint: u_fpalu_s2_opcode_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_opcode_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_opcode_r_reg_0_/CK (DFFQX1TS)                0.00       0.00 r
  u_fpalu_s2_opcode_r_reg_0_/Q (DFFQX1TS)                 0.71       0.71 f
  u_fpalu_s3_opcode_r_reg_0_/D (DFFHQX4TS)                0.00       0.71 f
  data arrival time                                                  0.71

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_opcode_r_reg_0_/CK (DFFHQX4TS)               0.00       0.00 r
  library setup time                                     -0.26      -0.26
  data required time                                                -0.26
  --------------------------------------------------------------------------
  data required time                                                -0.26
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.97


  Startpoint: alu_b_29i_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_7_/CK (DFFHQX1TS)                       0.00       0.00 r
  alu_b_29i_r_reg_7_/Q (DFFHQX1TS)                        0.39       0.39 f
  u_fpalu_s2_mmux_lhs_r_reg_7_/D1 (MDFFHQX1TS)            0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_7_/CK (MDFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.55      -0.55
  data required time                                                -0.55
  --------------------------------------------------------------------------
  data required time                                                -0.55
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.94


  Startpoint: u_fpalu_s2_eb_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_eb_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_eb_r_reg_1_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_eb_r_reg_1_/Q (DFFQX1TS)                     0.69       0.69 f
  u_fpalu_s3_eb_r_reg_1_/D (DFFHQX4TS)                    0.00       0.69 f
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_1_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.94


  Startpoint: u_fpalu_s2_eb_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_eb_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_eb_r_reg_4_/CK (DFFQX1TS)                    0.00       0.00 r
  u_fpalu_s2_eb_r_reg_4_/Q (DFFQX1TS)                     0.69       0.69 f
  u_fpalu_s3_eb_r_reg_4_/D (DFFHQX4TS)                    0.00       0.69 f
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_4_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.94


  Startpoint: u_fpalu_s4_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_addsubn_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.00 r
  u_fpalu_s4_addsubn_r_reg/Q (DFFQX1TS)                   0.69       0.69 f
  u_fpalu_s5_addsubn_r_reg/D (DFFHQX4TS)                  0.00       0.69 f
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_addsubn_r_reg/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.94


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_addsubn_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFHQX4TS)                  0.28       0.28 r
  U2030/Y (INVX2TS)                                       0.08       0.36 f
  U1198/Y (CLKBUFX2TS)                                    0.23       0.58 f
  U2374/Y (INVX2TS)                                       0.13       0.71 r
  u_fpalu_s3_addsubn_r_reg/D (DFFHQX4TS)                  0.00       0.71 r
  data arrival time                                                  0.71

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_addsubn_r_reg/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.21      -0.21
  data required time                                                -0.21
  --------------------------------------------------------------------------
  data required time                                                -0.21
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.92


  Startpoint: alu_a_29i_r_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_7_/CK (DFFHQX1TS)                       0.00       0.00 r
  alu_a_29i_r_reg_7_/Q (DFFHQX1TS)                        0.36       0.36 f
  u_fpalu_s2_mmux_lhs_r_reg_7_/D0 (MDFFHQX1TS)            0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_7_/CK (MDFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.53      -0.53
  data required time                                                -0.53
  --------------------------------------------------------------------------
  data required time                                                -0.53
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.89


  Startpoint: alu_b_29i_r_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_17_/CK (DFFHQX1TS)                      0.00       0.00 r
  alu_b_29i_r_reg_17_/Q (DFFHQX1TS)                       0.34       0.34 f
  u_fpalu_s2_mmux_lhs_r_reg_17_/D1 (MDFFHQX1TS)           0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_17_/CK (MDFFHQX1TS)           0.00       0.00 r
  library setup time                                     -0.53      -0.53
  data required time                                                -0.53
  --------------------------------------------------------------------------
  data required time                                                -0.53
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.87


  Startpoint: alu_b_29i_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_16_/CK (DFFHQX1TS)                      0.00       0.00 r
  alu_b_29i_r_reg_16_/Q (DFFHQX1TS)                       0.34       0.34 f
  u_fpalu_s2_mmux_lhs_r_reg_16_/D1 (MDFFHQX1TS)           0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_16_/CK (MDFFHQX1TS)           0.00       0.00 r
  library setup time                                     -0.53      -0.53
  data required time                                                -0.53
  --------------------------------------------------------------------------
  data required time                                                -0.53
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.87


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_sub_eb_abs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)                       0.30       0.30 f
  U3433/Y (INVX2TS)                                       0.08       0.38 r
  U3878/Y (XNOR2X1TS)                                     0.21       0.60 f
  u_fpalu_s2_ea_sub_eb_abs_r_reg_0_/D (DFFHQX4TS)         0.00       0.60 f
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_sub_eb_abs_r_reg_0_/CK (DFFHQX4TS)        0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.87


  Startpoint: alu_a_29i_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_0_/CK (DFFHQX2TS)                       0.00       0.00 r
  alu_a_29i_r_reg_0_/Q (DFFHQX2TS)                        0.34       0.34 f
  u_fpalu_s2_mmux_lhs_r_reg_0_/D0 (MDFFHQX1TS)            0.00       0.34 f
  data arrival time                                                  0.34

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_0_/CK (MDFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -0.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.86


  Startpoint: alu_a_29i_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_4_/CK (DFFHQX2TS)                       0.00       0.00 r
  alu_a_29i_r_reg_4_/Q (DFFHQX2TS)                        0.33       0.33 f
  u_fpalu_s2_mmux_lhs_r_reg_4_/D0 (MDFFHQX1TS)            0.00       0.33 f
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_4_/CK (MDFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.85


  Startpoint: alu_a_29i_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_3_/CK (DFFHQX2TS)                       0.00       0.00 r
  alu_a_29i_r_reg_3_/Q (DFFHQX2TS)                        0.33       0.33 f
  u_fpalu_s2_mmux_lhs_r_reg_3_/D0 (MDFFHQX1TS)            0.00       0.33 f
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_3_/CK (MDFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.85


  Startpoint: alu_a_29i_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_2_/CK (DFFHQX2TS)                       0.00       0.00 r
  alu_a_29i_r_reg_2_/Q (DFFHQX2TS)                        0.33       0.33 f
  u_fpalu_s2_mmux_lhs_r_reg_2_/D0 (MDFFHQX1TS)            0.00       0.33 f
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_2_/CK (MDFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.85


  Startpoint: alu_a_29i_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_1_/CK (DFFHQX2TS)                       0.00       0.00 r
  alu_a_29i_r_reg_1_/Q (DFFHQX2TS)                        0.33       0.33 f
  u_fpalu_s2_mmux_lhs_r_reg_1_/D0 (MDFFHQX1TS)            0.00       0.33 f
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_1_/CK (MDFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.85


  Startpoint: alu_b_29i_r_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_addsubn_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_28_/CK (DFFHQX1TS)                      0.00       0.00 r
  alu_b_29i_r_reg_28_/Q (DFFHQX1TS)                       0.34       0.34 f
  U2021/Y (XNOR2X1TS)                                     0.22       0.57 f
  u_fpalu_s2_addsubn_r_reg/D (DFFHQX4TS)                  0.00       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.84


  Startpoint: alu_b_29i_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_3_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_3_/Q (DFFHQX4TS)                        0.30       0.30 f
  u_fpalu_s2_mmux_lhs_r_reg_3_/D1 (MDFFHQX1TS)            0.00       0.30 f
  data arrival time                                                  0.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_3_/CK (MDFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.53      -0.53
  data required time                                                -0.53
  --------------------------------------------------------------------------
  data required time                                                -0.53
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.83


  Startpoint: alu_b_29i_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_2_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_2_/Q (DFFHQX4TS)                        0.30       0.30 f
  u_fpalu_s2_mmux_lhs_r_reg_2_/D1 (MDFFHQX1TS)            0.00       0.30 f
  data arrival time                                                  0.30

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_2_/CK (MDFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.53      -0.53
  data required time                                                -0.53
  --------------------------------------------------------------------------
  data required time                                                -0.53
  data arrival time                                                 -0.30
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.83


  Startpoint: u_fpalu_s4_many_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_many_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_many_r_reg_0_/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s4_many_r_reg_0_/Q (DFFHQX4TS)                  0.32       0.32 f
  U2864/Y (INVX2TS)                                       0.15       0.46 r
  U2260/Y (INVX2TS)                                       0.12       0.58 f
  u_fpalu_s5_many_r_reg_0_/D (DFFHQX4TS)                  0.00       0.58 f
  data arrival time                                                  0.58

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_many_r_reg_0_/CK (DFFHQX4TS)                 0.00       0.00 r
  library setup time                                     -0.24      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.82


  Startpoint: alu_b_29i_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_0_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_0_/Q (DFFHQX4TS)                        0.29       0.29 f
  u_fpalu_s2_mmux_lhs_r_reg_0_/D1 (MDFFHQX1TS)            0.00       0.29 f
  data arrival time                                                  0.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_0_/CK (MDFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.81


  Startpoint: alu_b_29i_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_5_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_5_/Q (DFFHQX4TS)                        0.29       0.29 f
  u_fpalu_s2_mmux_lhs_r_reg_5_/D1 (MDFFHQX1TS)            0.00       0.29 f
  data arrival time                                                  0.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.81


  Startpoint: alu_b_29i_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_1_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_1_/Q (DFFHQX4TS)                        0.29       0.29 f
  u_fpalu_s2_mmux_lhs_r_reg_1_/D1 (MDFFHQX1TS)            0.00       0.29 f
  data arrival time                                                  0.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_1_/CK (MDFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.81


  Startpoint: alu_b_29i_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_b_29i_r_reg_4_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_b_29i_r_reg_4_/Q (DFFHQX4TS)                        0.29       0.29 f
  u_fpalu_s2_mmux_lhs_r_reg_4_/D1 (MDFFHQX1TS)            0.00       0.29 f
  data arrival time                                                  0.29

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_4_/CK (MDFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.52      -0.52
  data required time                                                -0.52
  --------------------------------------------------------------------------
  data required time                                                -0.52
  data arrival time                                                 -0.29
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.81


  Startpoint: alu_a_29i_r_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_17_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_a_29i_r_reg_17_/Q (DFFHQX4TS)                       0.28       0.28 f
  u_fpalu_s2_mmux_lhs_r_reg_17_/D0 (MDFFHQX1TS)           0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_17_/CK (MDFFHQX1TS)           0.00       0.00 r
  library setup time                                     -0.51      -0.51
  data required time                                                -0.51
  --------------------------------------------------------------------------
  data required time                                                -0.51
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.79


  Startpoint: alu_a_29i_r_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_16_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_a_29i_r_reg_16_/Q (DFFHQX4TS)                       0.28       0.28 f
  u_fpalu_s2_mmux_lhs_r_reg_16_/D0 (MDFFHQX1TS)           0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_16_/CK (MDFFHQX1TS)           0.00       0.00 r
  library setup time                                     -0.51      -0.51
  data required time                                                -0.51
  --------------------------------------------------------------------------
  data required time                                                -0.51
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.79


  Startpoint: alu_a_29i_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_mmux_lhs_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_5_/CK (DFFHQX4TS)                       0.00       0.00 r
  alu_a_29i_r_reg_5_/Q (DFFHQX4TS)                        0.28       0.28 f
  u_fpalu_s2_mmux_lhs_r_reg_5_/D0 (MDFFHQX1TS)            0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_mmux_lhs_r_reg_5_/CK (MDFFHQX1TS)            0.00       0.00 r
  library setup time                                     -0.51      -0.51
  data required time                                                -0.51
  --------------------------------------------------------------------------
  data required time                                                -0.51
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.79


  Startpoint: u_fpalu_s4_flipsign_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_flipsign_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_flipsign_r_reg/CK (DFFHQX4TS)                0.00       0.00 r
  u_fpalu_s4_flipsign_r_reg/Q (DFFHQX4TS)                 0.30       0.30 f
  U2432/Y (INVX6TS)                                       0.12       0.42 r
  U1271/Y (INVX2TS)                                       0.11       0.53 f
  u_fpalu_s5_flipsign_r_reg/D (DFFHQX4TS)                 0.00       0.53 f
  data arrival time                                                  0.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_flipsign_r_reg/CK (DFFHQX4TS)                0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.78


  Startpoint: u_fpalu_s3_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_opcode_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_opcode_r_reg_1_/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s3_opcode_r_reg_1_/Q (DFFHQX4TS)                0.31       0.31 f
  U2932/Y (BUFX3TS)                                       0.18       0.48 f
  u_fpalu_s4_opcode_r_reg_1_/D (DFFHQX1TS)                0.00       0.48 f
  data arrival time                                                  0.48

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFHQX1TS)               0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.77


  Startpoint: alu_a_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_a_29i_r_reg_24_/CK (DFFHQX2TS)       0.00       0.00 r
  alu_a_29i_r_reg_24_/Q (DFFHQX2TS)        0.35       0.35 f
  u_fpalu_s2_ea_r_reg_2_/D (DFFQX1TS)      0.00       0.35 f
  data arrival time                                   0.35

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_ea_r_reg_2_/CK (DFFQX1TS)     0.00       0.00 r
  library setup time                      -0.33      -0.33
  data required time                                 -0.33
  -----------------------------------------------------------
  data required time                                 -0.33
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.68


  Startpoint: u_fpalu_s2_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_rhs_r_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_addsubn_r_reg/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s2_addsubn_r_reg/Q (DFFHQX4TS)                  0.28       0.28 r
  U2030/Y (INVX2TS)                                       0.08       0.36 f
  u_fpalu_s3_rhs_r_reg_22_/D (DFFQX1TS)                   0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_rhs_r_reg_22_/CK (DFFQX1TS)                  0.00       0.00 r
  library setup time                                     -0.31      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.67


  Startpoint: alu_a_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alu_a_29i_r_reg_22_/CK (DFFHQX4TS)                      0.00       0.00 r
  alu_a_29i_r_reg_22_/Q (DFFHQX4TS)                       0.30       0.30 f
  U2053/Y (INVX2TS)                                       0.07       0.37 r
  U2007/Y (INVX1TS)                                       0.06       0.43 f
  u_fpalu_s2_ea_r_reg_0_/D (DFFHQX4TS)                    0.00       0.43 f
  data arrival time                                                  0.43

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_r_reg_0_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.66


  Startpoint: alu_b_29i_r_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_sb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_28_/CK (DFFHQX1TS)       0.00       0.00 r
  alu_b_29i_r_reg_28_/Q (DFFHQX1TS)        0.34       0.34 f
  u_fpalu_s2_sb_r_reg/D (DFFHQX1TS)        0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_sb_r_reg/CK (DFFHQX1TS)       0.00       0.00 r
  library setup time                      -0.30      -0.30
  data required time                                 -0.30
  -----------------------------------------------------------
  data required time                                 -0.30
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.64


  Startpoint: u_fpalu_s4_opcode_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_opcode_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_opcode_r_reg_1_/CK (DFFHQX1TS)               0.00       0.00 r
  u_fpalu_s4_opcode_r_reg_1_/Q (DFFHQX1TS)                0.37       0.37 f
  u_fpalu_s5_opcode_r_reg_1_/D (DFFHQX4TS)                0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_opcode_r_reg_1_/CK (DFFHQX4TS)               0.00       0.00 r
  library setup time                                     -0.27      -0.27
  data required time                                                -0.27
  --------------------------------------------------------------------------
  data required time                                                -0.27
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.63


  Startpoint: alu_b_29i_r_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_eb_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_22_/CK (DFFHQX4TS)       0.00       0.00 r
  alu_b_29i_r_reg_22_/Q (DFFHQX4TS)        0.30       0.30 f
  u_fpalu_s2_eb_r_reg_0_/D (DFFQX1TS)      0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_eb_r_reg_0_/CK (DFFQX1TS)     0.00       0.00 r
  library setup time                      -0.32      -0.32
  data required time                                 -0.32
  -----------------------------------------------------------
  data required time                                 -0.32
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.62


  Startpoint: alu_b_29i_r_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_eb_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_24_/CK (DFFHQX4TS)       0.00       0.00 r
  alu_b_29i_r_reg_24_/Q (DFFHQX4TS)        0.30       0.30 f
  u_fpalu_s2_eb_r_reg_2_/D (DFFQX1TS)      0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_eb_r_reg_2_/CK (DFFQX1TS)     0.00       0.00 r
  library setup time                      -0.32      -0.32
  data required time                                 -0.32
  -----------------------------------------------------------
  data required time                                 -0.32
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.62


  Startpoint: alu_b_29i_r_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_eb_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_25_/CK (DFFHQX4TS)       0.00       0.00 r
  alu_b_29i_r_reg_25_/Q (DFFHQX4TS)        0.30       0.30 f
  u_fpalu_s2_eb_r_reg_3_/D (DFFQX1TS)      0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_eb_r_reg_3_/CK (DFFQX1TS)     0.00       0.00 r
  library setup time                      -0.32      -0.32
  data required time                                 -0.32
  -----------------------------------------------------------
  data required time                                 -0.32
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.61


  Startpoint: alu_b_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_eb_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_23_/CK (DFFHQX4TS)       0.00       0.00 r
  alu_b_29i_r_reg_23_/Q (DFFHQX4TS)        0.30       0.30 f
  u_fpalu_s2_eb_r_reg_1_/D (DFFQX1TS)      0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_eb_r_reg_1_/CK (DFFQX1TS)     0.00       0.00 r
  library setup time                      -0.32      -0.32
  data required time                                 -0.32
  -----------------------------------------------------------
  data required time                                 -0.32
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.61


  Startpoint: alu_a_29i_r_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_sa_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_a_29i_r_reg_28_/CK (DFFHQX8TS)       0.00       0.00 r
  alu_a_29i_r_reg_28_/Q (DFFHQX8TS)        0.32       0.32 f
  u_fpalu_s2_sa_r_reg/D (DFFHQX1TS)        0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_sa_r_reg/CK (DFFHQX1TS)       0.00       0.00 r
  library setup time                      -0.28      -0.28
  data required time                                 -0.28
  -----------------------------------------------------------
  data required time                                 -0.28
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.61


  Startpoint: alu_a_29i_r_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_a_29i_r_reg_23_/CK (DFFHQX4TS)       0.00       0.00 r
  alu_a_29i_r_reg_23_/Q (DFFHQX4TS)        0.29       0.29 f
  u_fpalu_s2_ea_r_reg_1_/D (DFFQX1TS)      0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_ea_r_reg_1_/CK (DFFQX1TS)     0.00       0.00 r
  library setup time                      -0.31      -0.31
  data required time                                 -0.31
  -----------------------------------------------------------
  data required time                                 -0.31
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.60


  Startpoint: alu_a_29i_r_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_a_29i_r_reg_25_/CK (DFFHQX4TS)       0.00       0.00 r
  alu_a_29i_r_reg_25_/Q (DFFHQX4TS)        0.29       0.29 f
  u_fpalu_s2_ea_r_reg_3_/D (DFFQX1TS)      0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_ea_r_reg_3_/CK (DFFQX1TS)     0.00       0.00 r
  library setup time                      -0.31      -0.31
  data required time                                 -0.31
  -----------------------------------------------------------
  data required time                                 -0.31
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.60


  Startpoint: u_fpalu_s2_ea_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ea_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_r_reg_5_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s2_ea_r_reg_5_/Q (DFFHQX1TS)                    0.32       0.32 f
  u_fpalu_s3_ea_r_reg_5_/D (DFFHQX1TS)                    0.00       0.32 f
  data arrival time                                                  0.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_5_/CK (DFFHQX1TS)                   0.00       0.00 r
  library setup time                                     -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: u_fpalu_s3_ea_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_5_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s3_ea_r_reg_5_/Q (DFFHQX1TS)                    0.32       0.32 f
  u_fpalu_s4_ea_r_reg_5_/D (DFFHQX1TS)                    0.00       0.32 f
  data arrival time                                                  0.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_5_/CK (DFFHQX1TS)                   0.00       0.00 r
  library setup time                                     -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: u_fpalu_s3_ea_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_3_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s3_ea_r_reg_3_/Q (DFFHQX1TS)                    0.32       0.32 f
  u_fpalu_s4_ea_r_reg_3_/D (DFFHQX1TS)                    0.00       0.32 f
  data arrival time                                                  0.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_3_/CK (DFFHQX1TS)                   0.00       0.00 r
  library setup time                                     -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: u_fpalu_s3_eb_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_eb_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_3_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s3_eb_r_reg_3_/Q (DFFHQX1TS)                    0.32       0.32 f
  u_fpalu_s4_eb_r_reg_3_/D (DFFHQX1TS)                    0.00       0.32 f
  data arrival time                                                  0.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_3_/CK (DFFHQX1TS)                   0.00       0.00 r
  library setup time                                     -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: u_fpalu_s2_sa_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_sa_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_sa_r_reg/CK (DFFHQX1TS)       0.00       0.00 r
  u_fpalu_s2_sa_r_reg/Q (DFFHQX1TS)        0.32       0.32 f
  u_fpalu_s3_sa_r_reg/D (DFFHQX1TS)        0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s3_sa_r_reg/CK (DFFHQX1TS)       0.00       0.00 r
  library setup time                      -0.29      -0.29
  data required time                                 -0.29
  -----------------------------------------------------------
  data required time                                 -0.29
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.60


  Startpoint: u_fpalu_s2_sb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_sb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_sb_r_reg/CK (DFFHQX1TS)       0.00       0.00 r
  u_fpalu_s2_sb_r_reg/Q (DFFHQX1TS)        0.32       0.32 f
  u_fpalu_s3_sb_r_reg/D (DFFHQX1TS)        0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s3_sb_r_reg/CK (DFFHQX1TS)       0.00       0.00 r
  library setup time                      -0.29      -0.29
  data required time                                 -0.29
  -----------------------------------------------------------
  data required time                                 -0.29
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.60


  Startpoint: u_fpalu_s2_eb_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_eb_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_eb_r_reg_5_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s2_eb_r_reg_5_/Q (DFFHQX1TS)                    0.32       0.32 f
  u_fpalu_s3_eb_r_reg_5_/D (DFFHQX1TS)                    0.00       0.32 f
  data arrival time                                                  0.32

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_5_/CK (DFFHQX1TS)                   0.00       0.00 r
  library setup time                                     -0.29      -0.29
  data required time                                                -0.29
  --------------------------------------------------------------------------
  data required time                                                -0.29
  data arrival time                                                 -0.32
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: alu_a_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_ea_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_a_29i_r_reg_26_/CK (DFFHQX4TS)       0.00       0.00 r
  alu_a_29i_r_reg_26_/Q (DFFHQX4TS)        0.29       0.29 f
  u_fpalu_s2_ea_r_reg_4_/D (DFFQX1TS)      0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_ea_r_reg_4_/CK (DFFQX1TS)     0.00       0.00 r
  library setup time                      -0.31      -0.31
  data required time                                 -0.31
  -----------------------------------------------------------
  data required time                                 -0.31
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.60


  Startpoint: alu_b_29i_r_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s2_eb_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  alu_b_29i_r_reg_26_/CK (DFFHQX4TS)       0.00       0.00 r
  alu_b_29i_r_reg_26_/Q (DFFHQX4TS)        0.29       0.29 f
  u_fpalu_s2_eb_r_reg_4_/D (DFFQX1TS)      0.00       0.29 f
  data arrival time                                   0.29

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s2_eb_r_reg_4_/CK (DFFQX1TS)     0.00       0.00 r
  library setup time                      -0.31      -0.31
  data required time                                 -0.31
  -----------------------------------------------------------
  data required time                                 -0.31
  data arrival time                                  -0.29
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.60


  Startpoint: u_fpalu_s3_addsubn_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_addsubn_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_addsubn_r_reg/CK (DFFHQX4TS)                 0.00       0.00 r
  u_fpalu_s3_addsubn_r_reg/Q (DFFHQX4TS)                  0.28       0.28 f
  u_fpalu_s4_addsubn_r_reg/D (DFFQX1TS)                   0.00       0.28 f
  data arrival time                                                  0.28

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_addsubn_r_reg/CK (DFFQX1TS)                  0.00       0.00 r
  library setup time                                     -0.31      -0.31
  data required time                                                -0.31
  --------------------------------------------------------------------------
  data required time                                                -0.31
  data arrival time                                                 -0.28
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: u_fpalu_s3_ea_gte_eb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_gte_eb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_gte_eb_r_reg/CK (DFFHQX1TS)               0.00       0.00 r
  u_fpalu_s3_ea_gte_eb_r_reg/Q (DFFHQX1TS)                0.33       0.33 f
  u_fpalu_s4_ea_gte_eb_r_reg/D (DFFHQX4TS)                0.00       0.33 f
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_gte_eb_r_reg/CK (DFFHQX4TS)               0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.57


  Startpoint: u_fpalu_s3_ea_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_0_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s3_ea_r_reg_0_/Q (DFFHQX1TS)                    0.33       0.33 f
  u_fpalu_s4_ea_r_reg_0_/D (DFFHQX4TS)                    0.00       0.33 f
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_0_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.57


  Startpoint: u_fpalu_s3_eb_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_eb_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_0_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s3_eb_r_reg_0_/Q (DFFHQX1TS)                    0.33       0.33 f
  u_fpalu_s4_eb_r_reg_0_/D (DFFHQX4TS)                    0.00       0.33 f
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_0_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.57


  Startpoint: u_fpalu_s3_ea_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_1_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s3_ea_r_reg_1_/Q (DFFHQX1TS)                    0.33       0.33 f
  u_fpalu_s4_ea_r_reg_1_/D (DFFHQX4TS)                    0.00       0.33 f
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_1_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.57


  Startpoint: u_fpalu_s3_ea_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_2_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s3_ea_r_reg_2_/Q (DFFHQX1TS)                    0.33       0.33 f
  u_fpalu_s4_ea_r_reg_2_/D (DFFHQX4TS)                    0.00       0.33 f
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_2_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.57


  Startpoint: u_fpalu_s3_eb_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_eb_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_2_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s3_eb_r_reg_2_/Q (DFFHQX1TS)                    0.33       0.33 f
  u_fpalu_s4_eb_r_reg_2_/D (DFFHQX4TS)                    0.00       0.33 f
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_2_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.57


  Startpoint: u_fpalu_s4_ea_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_3_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s4_ea_r_reg_3_/Q (DFFHQX1TS)                    0.33       0.33 f
  u_fpalu_s5_ea_r_reg_3_/D (DFFHQX4TS)                    0.00       0.33 f
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_ea_r_reg_3_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.57


  Startpoint: u_fpalu_s4_eb_r_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_eb_r_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_3_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s4_eb_r_reg_3_/Q (DFFHQX1TS)                    0.33       0.33 f
  u_fpalu_s5_eb_r_reg_3_/D (DFFHQX4TS)                    0.00       0.33 f
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_eb_r_reg_3_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.57


  Startpoint: u_fpalu_s3_ea_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_ea_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_4_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s3_ea_r_reg_4_/Q (DFFHQX1TS)                    0.33       0.33 f
  u_fpalu_s4_ea_r_reg_4_/D (DFFHQX4TS)                    0.00       0.33 f
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_4_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.57


  Startpoint: u_fpalu_s3_sa_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_sa_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s3_sa_r_reg/CK (DFFHQX1TS)       0.00       0.00 r
  u_fpalu_s3_sa_r_reg/Q (DFFHQX1TS)        0.33       0.33 f
  u_fpalu_s4_sa_r_reg/D (DFFHQX4TS)        0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s4_sa_r_reg/CK (DFFHQX4TS)       0.00       0.00 r
  library setup time                      -0.25      -0.25
  data required time                                 -0.25
  -----------------------------------------------------------
  data required time                                 -0.25
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.57


  Startpoint: u_fpalu_s3_sb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_sb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s3_sb_r_reg/CK (DFFHQX1TS)       0.00       0.00 r
  u_fpalu_s3_sb_r_reg/Q (DFFHQX1TS)        0.33       0.33 f
  u_fpalu_s4_sb_r_reg/D (DFFHQX4TS)        0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s4_sb_r_reg/CK (DFFHQX4TS)       0.00       0.00 r
  library setup time                      -0.25      -0.25
  data required time                                 -0.25
  -----------------------------------------------------------
  data required time                                 -0.25
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.57


  Startpoint: u_fpalu_s3_eb_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_eb_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_5_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s3_eb_r_reg_5_/Q (DFFHQX1TS)                    0.33       0.33 f
  u_fpalu_s4_eb_r_reg_5_/D (DFFHQX4TS)                    0.00       0.33 f
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_5_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.57


  Startpoint: u_fpalu_s4_ea_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_5_/CK (DFFHQX1TS)                   0.00       0.00 r
  u_fpalu_s4_ea_r_reg_5_/Q (DFFHQX1TS)                    0.33       0.33 f
  u_fpalu_s5_ea_r_reg_5_/D (DFFHQX4TS)                    0.00       0.33 f
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_ea_r_reg_5_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.25      -0.25
  data required time                                                -0.25
  --------------------------------------------------------------------------
  data required time                                                -0.25
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.57


  Startpoint: u_fpalu_s2_br4_s_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_s2_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_br4_s_r_reg_2_/CK (DFFHQX8TS)                0.00       0.00 r
  u_fpalu_s2_br4_s_r_reg_2_/Q (DFFHQX8TS)                 0.33       0.33 f
  u_fpalu_s3_s2_r_reg/D (DFFHQX4TS)                       0.00       0.33 f
  data arrival time                                                  0.33

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_s2_r_reg/CK (DFFHQX4TS)                      0.00       0.00 r
  library setup time                                     -0.24      -0.24
  data required time                                                -0.24
  --------------------------------------------------------------------------
  data required time                                                -0.24
  data arrival time                                                 -0.33
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.57


  Startpoint: u_fpalu_s4_ea_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_2_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s4_ea_r_reg_2_/Q (DFFHQX4TS)                    0.27       0.27 f
  u_fpalu_s5_ea_r_reg_2_/D (DFFHQX2TS)                    0.00       0.27 f
  data arrival time                                                  0.27

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_ea_r_reg_2_/CK (DFFHQX2TS)                   0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.55


  Startpoint: u_fpalu_s2_ea_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s3_ea_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s2_ea_r_reg_0_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s2_ea_r_reg_0_/Q (DFFHQX4TS)                    0.27       0.27 f
  u_fpalu_s3_ea_r_reg_0_/D (DFFHQX1TS)                    0.00       0.27 f
  data arrival time                                                  0.27

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_ea_r_reg_0_/CK (DFFHQX1TS)                   0.00       0.00 r
  library setup time                                     -0.28      -0.28
  data required time                                                -0.28
  --------------------------------------------------------------------------
  data required time                                                -0.28
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.54


  Startpoint: u_fpalu_s4_sb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_sb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s4_sb_r_reg/CK (DFFHQX4TS)       0.00       0.00 r
  u_fpalu_s4_sb_r_reg/Q (DFFHQX4TS)        0.27       0.27 f
  u_fpalu_s5_sb_r_reg/D (DFFHQX1TS)        0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s5_sb_r_reg/CK (DFFHQX1TS)       0.00       0.00 r
  library setup time                      -0.28      -0.28
  data required time                                 -0.28
  -----------------------------------------------------------
  data required time                                 -0.28
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.54


  Startpoint: u_fpalu_s3_eb_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_eb_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_1_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s3_eb_r_reg_1_/Q (DFFHQX4TS)                    0.27       0.27 f
  u_fpalu_s4_eb_r_reg_1_/D (DFFHQX4TS)                    0.00       0.27 f
  data arrival time                                                  0.27

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_1_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: u_fpalu_s3_eb_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s4_eb_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s3_eb_r_reg_4_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s3_eb_r_reg_4_/Q (DFFHQX4TS)                    0.27       0.27 f
  u_fpalu_s4_eb_r_reg_4_/D (DFFHQX4TS)                    0.00       0.27 f
  data arrival time                                                  0.27

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_4_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: u_fpalu_s4_sa_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_sa_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s4_sa_r_reg/CK (DFFHQX4TS)       0.00       0.00 r
  u_fpalu_s4_sa_r_reg/Q (DFFHQX4TS)        0.27       0.27 f
  u_fpalu_s5_sa_r_reg/D (DFFHQX4TS)        0.00       0.27 f
  data arrival time                                   0.27

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_fpalu_s5_sa_r_reg/CK (DFFHQX4TS)       0.00       0.00 r
  library setup time                      -0.23      -0.23
  data required time                                 -0.23
  -----------------------------------------------------------
  data required time                                 -0.23
  data arrival time                                  -0.27
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.50


  Startpoint: u_fpalu_s4_eb_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_eb_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_1_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s4_eb_r_reg_1_/Q (DFFHQX4TS)                    0.27       0.27 f
  u_fpalu_s5_eb_r_reg_1_/D (DFFHQX4TS)                    0.00       0.27 f
  data arrival time                                                  0.27

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_eb_r_reg_1_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: u_fpalu_s4_eb_r_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_eb_r_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_5_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s4_eb_r_reg_5_/Q (DFFHQX4TS)                    0.27       0.27 f
  u_fpalu_s5_eb_r_reg_5_/D (DFFHQX4TS)                    0.00       0.27 f
  data arrival time                                                  0.27

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_eb_r_reg_5_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: u_fpalu_s4_ea_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_r_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_1_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s4_ea_r_reg_1_/Q (DFFHQX4TS)                    0.27       0.27 f
  u_fpalu_s5_ea_r_reg_1_/D (DFFHQX4TS)                    0.00       0.27 f
  data arrival time                                                  0.27

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_ea_r_reg_1_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: u_fpalu_s4_ea_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_4_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s4_ea_r_reg_4_/Q (DFFHQX4TS)                    0.27       0.27 f
  u_fpalu_s5_ea_r_reg_4_/D (DFFHQX4TS)                    0.00       0.27 f
  data arrival time                                                  0.27

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_ea_r_reg_4_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: u_fpalu_s4_eb_r_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_eb_r_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_2_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s4_eb_r_reg_2_/Q (DFFHQX4TS)                    0.27       0.27 f
  u_fpalu_s5_eb_r_reg_2_/D (DFFHQX4TS)                    0.00       0.27 f
  data arrival time                                                  0.27

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_eb_r_reg_2_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: u_fpalu_s4_eb_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_eb_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_0_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s4_eb_r_reg_0_/Q (DFFHQX4TS)                    0.27       0.27 f
  u_fpalu_s5_eb_r_reg_0_/D (DFFHQX4TS)                    0.00       0.27 f
  data arrival time                                                  0.27

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_eb_r_reg_0_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: u_fpalu_s4_ea_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_r_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_r_reg_0_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s4_ea_r_reg_0_/Q (DFFHQX4TS)                    0.27       0.27 f
  u_fpalu_s5_ea_r_reg_0_/D (DFFHQX4TS)                    0.00       0.27 f
  data arrival time                                                  0.27

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_ea_r_reg_0_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: u_fpalu_s4_ea_gte_eb_r_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_ea_gte_eb_r_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_ea_gte_eb_r_reg/CK (DFFHQX4TS)               0.00       0.00 r
  u_fpalu_s4_ea_gte_eb_r_reg/Q (DFFHQX4TS)                0.27       0.27 f
  u_fpalu_s5_ea_gte_eb_r_reg/D (DFFHQX4TS)                0.00       0.27 f
  data arrival time                                                  0.27

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_ea_gte_eb_r_reg/CK (DFFHQX4TS)               0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: u_fpalu_s4_eb_r_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: u_fpalu_s5_eb_r_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s4_eb_r_reg_4_/CK (DFFHQX4TS)                   0.00       0.00 r
  u_fpalu_s4_eb_r_reg_4_/Q (DFFHQX4TS)                    0.27       0.27 f
  u_fpalu_s5_eb_r_reg_4_/D (DFFHQX4TS)                    0.00       0.27 f
  data arrival time                                                  0.27

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_eb_r_reg_4_/CK (DFFHQX4TS)                   0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -0.27
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.50


  Startpoint: cin[0] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[0] (in)                              0.02       0.07 f
  u_cmem/D[0] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.34      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.41


  Startpoint: cin[10] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[10] (in)                             0.02       0.07 f
  u_cmem/D[10] (SP_CMEM)                   0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.34      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.41


  Startpoint: cin[11] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[11] (in)                             0.02       0.07 f
  u_cmem/D[11] (SP_CMEM)                   0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.34      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.41


  Startpoint: cin[12] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[12] (in)                             0.02       0.07 f
  u_cmem/D[12] (SP_CMEM)                   0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.34      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.41


  Startpoint: cin[13] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[13] (in)                             0.02       0.07 f
  u_cmem/D[13] (SP_CMEM)                   0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.34      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.41


  Startpoint: cin[14] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[14] (in)                             0.02       0.07 f
  u_cmem/D[14] (SP_CMEM)                   0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.34      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.41


  Startpoint: cin[15] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[15] (in)                             0.02       0.07 f
  u_cmem/D[15] (SP_CMEM)                   0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.34      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.41


  Startpoint: cin[1] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[1] (in)                              0.02       0.07 f
  u_cmem/D[1] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.34      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.41


  Startpoint: cin[2] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[2] (in)                              0.02       0.07 f
  u_cmem/D[2] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.34      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.41


  Startpoint: cin[3] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[3] (in)                              0.02       0.07 f
  u_cmem/D[3] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.34      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.41


  Startpoint: cin[4] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[4] (in)                              0.02       0.07 f
  u_cmem/D[4] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.34      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.41


  Startpoint: cin[5] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[5] (in)                              0.02       0.07 f
  u_cmem/D[5] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.34      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.41


  Startpoint: cin[6] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[6] (in)                              0.02       0.07 f
  u_cmem/D[6] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.34      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.41


  Startpoint: cin[7] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[7] (in)                              0.02       0.07 f
  u_cmem/D[7] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.34      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.41


  Startpoint: cin[8] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[8] (in)                              0.02       0.07 f
  u_cmem/D[8] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.34      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.41


  Startpoint: cin[9] (input port clocked by clk)
  Endpoint: u_cmem (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.05       0.05 f
  cin[9] (in)                              0.02       0.07 f
  u_cmem/D[9] (SP_CMEM)                    0.00       0.07 f
  data arrival time                                   0.07

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  u_cmem/CLK (SP_CMEM)                     0.00       0.00 r
  library setup time                      -0.34      -0.34
  data required time                                 -0.34
  -----------------------------------------------------------
  data required time                                 -0.34
  data arrival time                                  -0.07
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.41


    Net: n966

    max_fanout             4.00
  - Fanout                 7.00
  ------------------------------
    Slack                 -3.00  (VIOLATED)


    Net: n963

    max_fanout             4.00
  - Fanout                 6.00
  ------------------------------
    Slack                 -2.00  (VIOLATED)


    Net: n989

    max_fanout             4.00
  - Fanout                 5.00
  ------------------------------
    Slack                 -1.00  (VIOLATED)


    Net: n1121

    max_fanout             4.00
  - Fanout                 5.00
  ------------------------------
    Slack                 -1.00  (VIOLATED)


    Net: n1152

    max_fanout             4.00
  - Fanout                 5.00
  ------------------------------
    Slack                 -1.00  (VIOLATED)


    Design: W4823_FIR

    max_area               0.00
  - Current Area       87812.14
  ------------------------------
    Slack              -87812.14  (VIOLATED)


    Pin: u_regf/CLK(high)

    Period              0.00
  - min_period          3.68
  ------------------------------
    Slack              -3.68 (VIOLATED)


    Pin: u_regf/CLK(low)

    Period              0.00
  - min_period          3.68
  ------------------------------
    Slack              -3.68 (VIOLATED)


    Pin: u_cmem/CLK(high)

    Period              0.00
  - min_period          3.41
  ------------------------------
    Slack              -3.41 (VIOLATED)


    Pin: u_cmem/CLK(low)

    Period              0.00
  - min_period          3.41
  ------------------------------
    Slack              -3.41 (VIOLATED)


    Pin: u_dmem/CLK(high)

    Period              0.00
  - min_period          3.41
  ------------------------------
    Slack              -3.41 (VIOLATED)


    Pin: u_dmem/CLK(low)

    Period              0.00
  - min_period          3.41
  ------------------------------
    Slack              -3.41 (VIOLATED)


    Pin: alu_a_29i_r_reg_0_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_0_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_1_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_1_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_2_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_2_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_3_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_3_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_4_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_4_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_5_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_5_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_6_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_6_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_7_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_7_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_8_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_8_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_9_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_9_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_10_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_10_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_11_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_11_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_12_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_12_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_13_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_13_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_14_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_14_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_15_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_15_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_16_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_16_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_17_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_17_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_18_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_18_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_19_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_19_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_20_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_20_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_21_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_21_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_22_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_22_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_23_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_23_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_24_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_24_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_25_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_25_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_26_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_26_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_27_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_27_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_28_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_a_29i_r_reg_28_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_0_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_0_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_1_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_1_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_2_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_2_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_3_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_3_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_4_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_4_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_5_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_5_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_6_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_6_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_7_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_7_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_8_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_8_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_9_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_9_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_10_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_10_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_11_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_11_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_12_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_12_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_13_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_13_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_14_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_14_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_15_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_15_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_16_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_16_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_17_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_17_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_18_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_18_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_19_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_19_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_20_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_20_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_21_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_21_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_22_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_22_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_23_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_23_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_24_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_24_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_25_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_25_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_26_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_26_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_27_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_27_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_28_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_b_29i_r_reg_28_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_opcode_r_reg_0_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alu_opcode_r_reg_0_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_0_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_0_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_1_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_1_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_2_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_2_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_3_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_3_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_4_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_4_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_5_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_5_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_6_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_6_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_7_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_7_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_8_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_8_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_9_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_9_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_10_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_10_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_11_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_11_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_12_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_12_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_13_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_13_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_14_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_14_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_15_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_15_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_16_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_16_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_17_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_17_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_18_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_18_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_19_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_19_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_20_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_20_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_21_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_21_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_22_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_22_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_23_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_23_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_24_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_24_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_25_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_25_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_26_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_26_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_27_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_27_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_28_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_dly_r_reg_28_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_0_/CKN(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_0_/CKN(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_1_/CKN(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_1_/CKN(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_2_/CKN(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_2_/CKN(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_3_/CKN(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_3_/CKN(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_4_/CKN(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_4_/CKN(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_5_/CKN(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_5_/CKN(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_6_/CKN(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_6_/CKN(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_7_/CKN(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_7_/CKN(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_8_/CKN(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_8_/CKN(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_9_/CKN(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_9_/CKN(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_10_/CKN(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_10_/CKN(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_11_/CKN(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_11_/CKN(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_12_/CKN(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_12_/CKN(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_13_/CKN(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_13_/CKN(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_14_/CKN(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_14_/CKN(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_15_/CKN(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_15_/CKN(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_16_/CKN(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_16_/CKN(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_17_/CKN(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_17_/CKN(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_18_/CKN(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_18_/CKN(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_19_/CKN(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_19_/CKN(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_20_/CKN(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_20_/CKN(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_21_/CKN(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_21_/CKN(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_22_/CKN(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_22_/CKN(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_23_/CKN(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_23_/CKN(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_24_/CKN(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_24_/CKN(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_25_/CKN(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_25_/CKN(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_26_/CKN(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_26_/CKN(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_27_/CKN(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_27_/CKN(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_28_/CKN(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: alumux_self_fp29i_r_reg_28_/CKN(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: cmem_addr_r_reg_0_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: cmem_addr_r_reg_0_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: cmem_addr_r_reg_1_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: cmem_addr_r_reg_1_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: cmem_addr_r_reg_2_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: cmem_addr_r_reg_2_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: cmem_addr_r_reg_3_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: cmem_addr_r_reg_3_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: cmem_addr_r_reg_4_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: cmem_addr_r_reg_4_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: cmem_addr_r_reg_5_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: cmem_addr_r_reg_5_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: cycle_cnt_r_reg_0_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: cycle_cnt_r_reg_0_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: cycle_cnt_r_reg_1_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: cycle_cnt_r_reg_1_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: cycle_cnt_r_reg_2_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: cycle_cnt_r_reg_2_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: cycle_cnt_r_reg_3_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: cycle_cnt_r_reg_3_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: cycle_cnt_r_reg_4_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: cycle_cnt_r_reg_4_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: cycle_cnt_r_reg_5_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: cycle_cnt_r_reg_5_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: cycle_cnt_r_reg_6_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: cycle_cnt_r_reg_6_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: cycle_cnt_r_reg_7_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: cycle_cnt_r_reg_7_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: cycle_mul_dly1_r_reg/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: cycle_mul_dly1_r_reg/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: dmem_addr_r_reg_0_/CKN(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: dmem_addr_r_reg_0_/CKN(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: dmem_addr_r_reg_1_/CKN(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: dmem_addr_r_reg_1_/CKN(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: dmem_addr_r_reg_2_/CKN(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: dmem_addr_r_reg_2_/CKN(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: dmem_addr_r_reg_3_/CKN(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: dmem_addr_r_reg_3_/CKN(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: dmem_addr_r_reg_4_/CKN(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: dmem_addr_r_reg_4_/CKN(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: dmem_addr_r_reg_5_/CKN(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: dmem_addr_r_reg_5_/CKN(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: dmem_wr_r_reg/CKN(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: dmem_wr_r_reg/CKN(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: first_cycle_r_reg/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: first_cycle_r_reg/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: regf_addr_r_reg_0_/CKN(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: regf_addr_r_reg_0_/CKN(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: regf_addr_r_reg_1_/CKN(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: regf_addr_r_reg_1_/CKN(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: regf_addr_r_reg_2_/CKN(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: regf_addr_r_reg_2_/CKN(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: regf_addr_r_reg_3_/CKN(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: regf_addr_r_reg_3_/CKN(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: regf_addr_r_reg_4_/CKN(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: regf_addr_r_reg_4_/CKN(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: regf_addr_r_reg_5_/CKN(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: regf_addr_r_reg_5_/CKN(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: regf_wr_r_reg/CKN(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: regf_wr_r_reg/CKN(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: ss_r_reg_0_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: ss_r_reg_0_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: ss_r_reg_1_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: ss_r_reg_1_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: ss_r_reg_2_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: ss_r_reg_2_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: ss_r_reg_3_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: ss_r_reg_3_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: ss_r_reg_4_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: ss_r_reg_4_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: ss_r_reg_5_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: ss_r_reg_5_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_addsubn_r_reg/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_addsubn_r_reg/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_0_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_0_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_1_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_1_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_2_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_2_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_3_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_3_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_4_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_4_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_5_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_5_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_6_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_6_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_7_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_7_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_8_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_8_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_9_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_9_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_10_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_10_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_11_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_11_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_12_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_12_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_13_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_13_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_14_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_14_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_15_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_15_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_16_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_16_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_17_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_17_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_18_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_18_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_19_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_19_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_20_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_20_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_21_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_21_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_22_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_22_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_23_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_23_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_24_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_24_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_25_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_25_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_26_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_26_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_27_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_27_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_28_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_28_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_29_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_29_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_30_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_30_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_31_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_31_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_32_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_32_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_33_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_33_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_34_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_34_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_35_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_35_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_36_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_36_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_37_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_37_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_38_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_38_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_39_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_39_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_40_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_40_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_41_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_41_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_42_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_42_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_43_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_43_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_44_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_44_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_45_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_45_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_46_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_46_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_47_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_47_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_48_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_48_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_49_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_49_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_50_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_50_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_51_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_51_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_52_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_52_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_53_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_53_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_54_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_54_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_55_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_55_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_56_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_56_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_57_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_57_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_58_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_58_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_59_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_59_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_60_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_60_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_61_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_61_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_62_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_62_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_63_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_63_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_64_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_64_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_65_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_65_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_66_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_66_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_67_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_67_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_68_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_68_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_69_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_69_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_70_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_70_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_71_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_pp_r_reg_71_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_s_r_reg_0_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_s_r_reg_0_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_s_r_reg_1_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_s_r_reg_1_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_s_r_reg_2_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_s_r_reg_2_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_s_r_reg_3_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_s_r_reg_3_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_s_r_reg_4_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_br4_s_r_reg_4_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_ea_gte_eb_r_reg/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_ea_gte_eb_r_reg/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_ea_r_reg_0_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_ea_r_reg_0_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_ea_r_reg_1_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_ea_r_reg_1_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_ea_r_reg_2_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_ea_r_reg_2_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_ea_r_reg_3_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_ea_r_reg_3_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_ea_r_reg_4_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_ea_r_reg_4_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_ea_r_reg_5_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_ea_r_reg_5_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_ea_sub_eb_abs_r_reg_0_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_ea_sub_eb_abs_r_reg_0_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_ea_sub_eb_abs_r_reg_1_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_ea_sub_eb_abs_r_reg_2_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_ea_sub_eb_abs_r_reg_2_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_ea_sub_eb_abs_r_reg_3_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_ea_sub_eb_abs_r_reg_4_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_ea_sub_eb_abs_r_reg_4_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_ea_sub_eb_abs_r_reg_5_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_ea_sub_eb_abs_r_reg_5_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_eb_r_reg_0_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_eb_r_reg_0_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_eb_r_reg_1_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_eb_r_reg_1_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_eb_r_reg_2_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_eb_r_reg_2_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_eb_r_reg_3_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_eb_r_reg_3_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_eb_r_reg_4_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_eb_r_reg_4_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_eb_r_reg_5_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_eb_r_reg_5_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_0_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_0_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_1_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_1_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_2_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_2_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_3_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_3_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_4_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_4_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_5_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_5_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_6_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_6_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_7_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_7_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_8_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_8_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_9_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_9_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_10_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_10_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_11_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_11_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_12_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_12_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_13_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_13_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_14_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_14_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_15_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_15_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_16_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_16_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_17_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_17_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_18_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_18_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_19_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_19_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_20_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_20_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_21_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_lhs_r_reg_21_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_0_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_0_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_1_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_1_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_2_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_2_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_3_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_3_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_4_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_4_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_5_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_5_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_6_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_6_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_7_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_7_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_8_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_8_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_9_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_9_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_10_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_10_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_11_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_11_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_12_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_12_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_13_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_13_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_14_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_14_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_15_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_15_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_16_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_16_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_17_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_17_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_18_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_18_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_19_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_19_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_20_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_20_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_21_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_mmux_rhs_r_reg_21_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_opcode_r_reg_0_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_opcode_r_reg_0_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_sa_r_reg/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_sa_r_reg/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_sb_r_reg/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s2_sb_r_reg/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_addsubn_r_reg/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_addsubn_r_reg/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ea_gte_eb_r_reg/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ea_gte_eb_r_reg/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ea_r_reg_0_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ea_r_reg_0_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ea_r_reg_1_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ea_r_reg_1_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ea_r_reg_2_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ea_r_reg_2_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ea_r_reg_3_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ea_r_reg_3_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ea_r_reg_4_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ea_r_reg_4_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ea_r_reg_5_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ea_r_reg_5_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_eb_r_reg_0_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_eb_r_reg_0_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_eb_r_reg_1_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_eb_r_reg_1_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_eb_r_reg_2_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_eb_r_reg_2_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_eb_r_reg_3_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_eb_r_reg_3_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_eb_r_reg_4_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_eb_r_reg_4_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_eb_r_reg_5_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_eb_r_reg_5_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_0_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_0_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_1_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_1_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_2_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_2_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_3_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_3_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_4_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_4_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_5_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_5_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_6_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_6_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_7_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_7_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_8_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_8_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_9_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_9_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_10_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_10_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_11_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_11_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_12_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_12_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_13_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_13_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_14_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_14_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_15_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_15_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_16_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_16_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_17_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_17_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_18_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_18_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_19_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_19_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_20_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_20_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_21_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_lhs_r_reg_21_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_opcode_r_reg_0_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_opcode_r_reg_0_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_opcode_r_reg_1_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_opcode_r_reg_1_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps0_r_reg_0_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps0_r_reg_0_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps0_r_reg_1_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps0_r_reg_1_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps0_r_reg_2_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps0_r_reg_2_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps0_r_reg_3_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps0_r_reg_3_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps0_r_reg_4_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps0_r_reg_4_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps0_r_reg_5_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps0_r_reg_5_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps0_r_reg_6_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps0_r_reg_6_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps0_r_reg_7_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps0_r_reg_7_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps0_r_reg_8_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps0_r_reg_8_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps0_r_reg_9_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps0_r_reg_9_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps0_r_reg_10_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps0_r_reg_10_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps0_r_reg_11_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps0_r_reg_11_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps0_r_reg_12_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps0_r_reg_12_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps0_r_reg_13_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps0_r_reg_13_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps0_r_reg_14_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps0_r_reg_14_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps0_r_reg_15_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps0_r_reg_15_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps0_r_reg_16_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps0_r_reg_16_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps0_r_reg_17_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps0_r_reg_17_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps0_r_reg_18_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps0_r_reg_18_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps1_r_reg_0_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps1_r_reg_0_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps1_r_reg_1_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps1_r_reg_1_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps1_r_reg_2_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps1_r_reg_2_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps1_r_reg_3_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps1_r_reg_3_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps1_r_reg_4_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps1_r_reg_4_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps1_r_reg_5_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps1_r_reg_5_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps1_r_reg_6_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps1_r_reg_6_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps1_r_reg_7_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps1_r_reg_7_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps1_r_reg_8_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps1_r_reg_8_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps1_r_reg_9_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps1_r_reg_9_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps1_r_reg_10_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps1_r_reg_10_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps1_r_reg_11_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps1_r_reg_11_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps1_r_reg_12_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps1_r_reg_12_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps1_r_reg_13_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps1_r_reg_13_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps1_r_reg_14_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps1_r_reg_14_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps1_r_reg_15_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_ps1_r_reg_15_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_0_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_0_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_1_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_1_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_2_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_2_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_3_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_3_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_4_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_4_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_5_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_5_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_6_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_6_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_7_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_7_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_8_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_8_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_9_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_9_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_10_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_10_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_11_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_11_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_12_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_12_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_13_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_13_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_14_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_14_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_15_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_15_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_16_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_16_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_17_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_17_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_18_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_18_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_19_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_19_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_20_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_20_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_21_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_21_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_22_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_rhs_r_reg_22_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_s2_r_reg/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_s2_r_reg/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_sa_r_reg/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_sa_r_reg/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_sb_r_reg/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s3_sb_r_reg/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_addsubn_r_reg/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_addsubn_r_reg/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_ea_gte_eb_r_reg/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_ea_gte_eb_r_reg/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_ea_r_reg_0_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_ea_r_reg_0_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_ea_r_reg_1_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_ea_r_reg_1_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_ea_r_reg_2_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_ea_r_reg_2_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_ea_r_reg_3_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_ea_r_reg_3_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_ea_r_reg_4_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_ea_r_reg_4_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_ea_r_reg_5_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_ea_r_reg_5_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_eb_r_reg_0_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_eb_r_reg_0_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_eb_r_reg_1_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_eb_r_reg_1_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_eb_r_reg_2_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_eb_r_reg_2_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_eb_r_reg_3_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_eb_r_reg_3_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_eb_r_reg_4_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_eb_r_reg_4_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_eb_r_reg_5_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_eb_r_reg_5_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_flipsign_r_reg/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_flipsign_r_reg/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_0_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_0_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_1_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_1_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_2_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_2_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_3_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_3_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_4_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_4_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_5_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_5_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_6_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_6_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_7_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_7_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_8_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_8_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_9_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_9_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_10_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_10_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_11_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_11_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_12_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_12_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_13_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_13_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_14_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_14_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_15_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_15_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_16_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_16_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_17_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_17_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_18_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_18_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_19_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_19_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_20_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_20_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_21_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_21_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_22_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_many_r_reg_22_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_opcode_r_reg_0_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_opcode_r_reg_0_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_opcode_r_reg_1_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_opcode_r_reg_1_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_sa_r_reg/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_sa_r_reg/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_sb_r_reg/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s4_sb_r_reg/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_addsubn_r_reg/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_addsubn_r_reg/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_ea_gte_eb_r_reg/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_ea_gte_eb_r_reg/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_ea_r_reg_0_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_ea_r_reg_0_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_ea_r_reg_1_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_ea_r_reg_1_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_ea_r_reg_2_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_ea_r_reg_2_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_ea_r_reg_3_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_ea_r_reg_3_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_ea_r_reg_4_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_ea_r_reg_4_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_ea_r_reg_5_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_ea_r_reg_5_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_eb_r_reg_0_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_eb_r_reg_0_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_eb_r_reg_1_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_eb_r_reg_1_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_eb_r_reg_2_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_eb_r_reg_2_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_eb_r_reg_3_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_eb_r_reg_3_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_eb_r_reg_4_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_eb_r_reg_4_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_eb_r_reg_5_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_eb_r_reg_5_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_flipsign_r_reg/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_flipsign_r_reg/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_lzd_r_reg_0_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_lzd_r_reg_0_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_lzd_r_reg_1_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_lzd_r_reg_1_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_lzd_r_reg_2_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_lzd_r_reg_2_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_lzd_r_reg_3_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_lzd_r_reg_3_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_lzd_r_reg_4_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_lzd_r_reg_4_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_0_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_0_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_1_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_1_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_2_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_2_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_3_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_3_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_4_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_4_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_5_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_5_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_6_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_6_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_7_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_7_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_8_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_8_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_9_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_9_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_10_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_10_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_11_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_11_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_12_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_12_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_13_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_13_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_14_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_14_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_15_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_15_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_16_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_16_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_17_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_17_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_18_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_18_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_19_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_19_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_20_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_20_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_21_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_21_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_22_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_r_reg_22_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_0_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_0_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_1_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_1_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_2_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_2_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_3_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_3_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_4_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_4_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_5_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_5_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_6_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_6_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_7_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_7_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_8_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_8_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_9_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_9_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_10_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_10_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_11_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_11_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_12_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_12_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_13_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_13_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_14_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_14_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_15_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_15_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_16_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_16_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_17_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_17_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_18_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_18_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_19_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_19_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_20_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_20_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_21_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_many_skip_r_reg_21_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_opcode_r_reg_0_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_opcode_r_reg_0_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_opcode_r_reg_1_/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_opcode_r_reg_1_/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_sa_r_reg/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_sa_r_reg/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_sb_r_reg/CK(high)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


    Pin: u_fpalu_s5_sb_r_reg/CK(low)

    Period              0.00
  - min_period          1.00
  ------------------------------
    Slack              -1.00 (VIOLATED)


1
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 100
Design : W4823_FIR
Version: O-2018.06-SP5-1
Date   : Tue Dec 14 19:11:32 2021
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1458/Y (NOR2X6TS)                                      0.06       0.55 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1439/Y (NAND2X8TS)                                     0.07       0.76 r
  U1432/Y (NAND4X4TS)                                     0.13       0.88 f
  U1441/Y (NAND2X4TS)                                     0.09       0.97 r
  U2788/Y (NAND4X2TS)                                     0.15       1.12 f
  U1409/Y (CLKINVX2TS)                                    0.09       1.21 r
  U1442/Y (NAND4X2TS)                                     0.15       1.36 f
  U2796/Y (NOR3X2TS)                                      0.21       1.57 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.97 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.18 r
  U2447/Y (NAND3X2TS)                                     0.07       2.25 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.25 f
  data arrival time                                                  2.25

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1464/Y (NOR2X6TS)                                      0.07       0.58 f
  U2161/Y (CLKINVX12TS)                                   0.06       0.64 r
  U1521/Y (INVX8TS)                                       0.06       0.70 f
  U1500/Y (NAND2X8TS)                                     0.07       0.76 r
  U2378/Y (NAND4X4TS)                                     0.14       0.90 f
  U2792/Y (NAND2X2TS)                                     0.11       1.01 r
  U2147/Y (NAND4X2TS)                                     0.14       1.15 f
  U2793/Y (CLKINVX2TS)                                    0.09       1.24 r
  U2795/Y (NAND3X2TS)                                     0.10       1.35 f
  U2796/Y (NOR3X2TS)                                      0.22       1.57 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.97 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.18 r
  U2447/Y (NAND3X2TS)                                     0.07       2.25 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.25 f
  data arrival time                                                  2.25

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1396/Y (NOR2X6TS)                                      0.06       0.55 f
  U1469/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1470/Y (INVX12TS)                                      0.06       0.68 f
  U1416/Y (NAND2X8TS)                                     0.06       0.75 r
  U2378/Y (NAND4X4TS)                                     0.15       0.90 f
  U2792/Y (NAND2X2TS)                                     0.11       1.01 r
  U2147/Y (NAND4X2TS)                                     0.14       1.15 f
  U2793/Y (CLKINVX2TS)                                    0.09       1.24 r
  U2795/Y (NAND3X2TS)                                     0.10       1.35 f
  U2796/Y (NOR3X2TS)                                      0.22       1.57 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.97 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.18 r
  U2447/Y (NAND3X2TS)                                     0.07       2.25 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.25 f
  data arrival time                                                  2.25

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1386/Y (NOR2X8TS)                                      0.07       0.57 f
  U2125/Y (NAND2X2TS)                                     0.14       0.71 r
  U1432/Y (NAND4X4TS)                                     0.17       0.88 f
  U1441/Y (NAND2X4TS)                                     0.09       0.97 r
  U2788/Y (NAND4X2TS)                                     0.15       1.12 f
  U1409/Y (CLKINVX2TS)                                    0.09       1.21 r
  U1442/Y (NAND4X2TS)                                     0.15       1.36 f
  U2796/Y (NOR3X2TS)                                      0.21       1.57 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.97 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.18 r
  U2447/Y (NAND3X2TS)                                     0.07       2.25 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.25 f
  data arrival time                                                  2.25

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1458/Y (NOR2X6TS)                                      0.06       0.55 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1387/Y (INVX8TS)                                       0.06       0.68 f
  U1415/Y (NAND2X8TS)                                     0.08       0.76 r
  U2139/Y (NAND4X4TS)                                     0.14       0.90 f
  U2484/Y (NAND2X2TS)                                     0.10       0.99 r
  U2788/Y (NAND4X2TS)                                     0.13       1.12 f
  U1409/Y (CLKINVX2TS)                                    0.09       1.21 r
  U1442/Y (NAND4X2TS)                                     0.15       1.36 f
  U2796/Y (NOR3X2TS)                                      0.21       1.57 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.97 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.18 r
  U2447/Y (NAND3X2TS)                                     0.07       2.25 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.25 f
  data arrival time                                                  2.25

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U1446/Y (BUFX4TS)                                       0.15       0.62 r
  U1272/Y (OR2X6TS)                                       0.16       0.77 r
  U2139/Y (NAND4X4TS)                                     0.12       0.90 f
  U2484/Y (NAND2X2TS)                                     0.10       0.99 r
  U2788/Y (NAND4X2TS)                                     0.13       1.12 f
  U1409/Y (CLKINVX2TS)                                    0.09       1.21 r
  U1442/Y (NAND4X2TS)                                     0.15       1.36 f
  U2796/Y (NOR3X2TS)                                      0.21       1.57 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.97 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.18 r
  U2447/Y (NAND3X2TS)                                     0.07       2.25 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.25 f
  data arrival time                                                  2.25

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1386/Y (NOR2X8TS)                                      0.07       0.57 f
  U2125/Y (NAND2X2TS)                                     0.14       0.71 r
  U1414/Y (NAND4X2TS)                                     0.19       0.90 f
  U2441/Y (NAND2X2TS)                                     0.13       1.04 r
  U1501/Y (NAND3X4TS)                                     0.13       1.17 f
  U1383/Y (NOR2X4TS)                                      0.14       1.31 r
  U1382/Y (OAI2BB1X4TS)                                   0.09       1.40 f
  U1455/Y (NOR3X2TS)                                      0.15       1.55 r
  U2159/Y (NAND3BX2TS)                                    0.21       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.97 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.18 r
  U2447/Y (NAND3X2TS)                                     0.07       2.25 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.25 f
  data arrival time                                                  2.25

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1386/Y (NOR2X8TS)                                      0.07       0.57 f
  U2125/Y (NAND2X2TS)                                     0.14       0.71 r
  U1414/Y (NAND4X2TS)                                     0.19       0.90 f
  U2441/Y (NAND2X2TS)                                     0.13       1.04 r
  U1501/Y (NAND3X4TS)                                     0.13       1.17 f
  U1383/Y (NOR2X4TS)                                      0.14       1.31 r
  U1382/Y (OAI2BB1X4TS)                                   0.09       1.40 f
  U1455/Y (NOR3X2TS)                                      0.15       1.55 r
  U2159/Y (NAND3BX2TS)                                    0.21       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.97 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.18 r
  U2447/Y (NAND3X2TS)                                     0.07       2.25 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.25 f
  data arrival time                                                  2.25

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1458/Y (NOR2X6TS)                                      0.06       0.55 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1439/Y (NAND2X8TS)                                     0.07       0.76 r
  U1414/Y (NAND4X2TS)                                     0.15       0.90 f
  U2441/Y (NAND2X2TS)                                     0.13       1.04 r
  U1501/Y (NAND3X4TS)                                     0.13       1.17 f
  U1383/Y (NOR2X4TS)                                      0.14       1.31 r
  U1382/Y (OAI2BB1X4TS)                                   0.09       1.40 f
  U1455/Y (NOR3X2TS)                                      0.15       1.55 r
  U2159/Y (NAND3BX2TS)                                    0.21       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.97 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.18 r
  U2447/Y (NAND3X2TS)                                     0.07       2.25 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.25 f
  data arrival time                                                  2.25

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1458/Y (NOR2X6TS)                                      0.06       0.55 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1439/Y (NAND2X8TS)                                     0.07       0.76 r
  U1414/Y (NAND4X2TS)                                     0.15       0.90 f
  U2441/Y (NAND2X2TS)                                     0.13       1.04 r
  U1501/Y (NAND3X4TS)                                     0.13       1.17 f
  U1383/Y (NOR2X4TS)                                      0.14       1.31 r
  U1382/Y (OAI2BB1X4TS)                                   0.09       1.40 f
  U1455/Y (NOR3X2TS)                                      0.15       1.55 r
  U2159/Y (NAND3BX2TS)                                    0.21       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.97 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.18 r
  U2447/Y (NAND3X2TS)                                     0.07       2.25 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.25 f
  data arrival time                                                  2.25

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1396/Y (NOR2X6TS)                                      0.06       0.55 f
  U1469/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1470/Y (INVX12TS)                                      0.06       0.68 f
  U1433/Y (NAND2X8TS)                                     0.08       0.77 r
  U2134/Y (NAND4X4TS)                                     0.13       0.90 f
  U1251/Y (AOI22X1TS)                                     0.31       1.21 r
  U2785/Y (NAND4X2TS)                                     0.19       1.40 f
  U2796/Y (NOR3X2TS)                                      0.17       1.56 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.18 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1386/Y (NOR2X8TS)                                      0.07       0.57 f
  U2136/Y (CLKINVX12TS)                                   0.07       0.64 r
  U2088/Y (INVX12TS)                                      0.06       0.70 f
  U2100/Y (NAND2X8TS)                                     0.07       0.77 r
  U2143/Y (NAND4X4TS)                                     0.14       0.91 f
  U2790/Y (NAND2X2TS)                                     0.10       1.01 r
  U2141/Y (NAND3X2TS)                                     0.10       1.12 f
  U1498/Y (CLKINVX3TS)                                    0.09       1.20 r
  U1442/Y (NAND4X2TS)                                     0.15       1.36 f
  U2796/Y (NOR3X2TS)                                      0.21       1.56 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.18 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1396/Y (NOR2X6TS)                                      0.06       0.55 f
  U1469/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1408/Y (INVX12TS)                                      0.07       0.69 f
  U1434/Y (NAND2X8TS)                                     0.09       0.78 r
  U1403/Y (NAND3X8TS)                                     0.12       0.90 f
  U1402/Y (NAND2X4TS)                                     0.08       0.98 r
  U2788/Y (NAND4X2TS)                                     0.13       1.12 f
  U1409/Y (CLKINVX2TS)                                    0.09       1.21 r
  U1442/Y (NAND4X2TS)                                     0.15       1.36 f
  U2796/Y (NOR3X2TS)                                      0.21       1.56 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.18 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2410/Y (CLKINVX12TS)                                   0.07       0.63 r
  U1417/Y (INVX4TS)                                       0.08       0.71 f
  U2806/Y (NAND2X1TS)                                     0.13       0.84 r
  U2164/Y (NAND4X2TS)                                     0.17       1.01 f
  U2375/Y (NAND2X2TS)                                     0.12       1.13 r
  U2807/Y (NAND4X2TS)                                     0.18       1.31 f
  U1455/Y (NOR3X2TS)                                      0.24       1.55 r
  U2159/Y (NAND3BX2TS)                                    0.21       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.18 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1386/Y (NOR2X8TS)                                      0.07       0.57 f
  U2136/Y (CLKINVX12TS)                                   0.07       0.64 r
  U2088/Y (INVX12TS)                                      0.06       0.70 f
  U1505/Y (NAND2X8TS)                                     0.10       0.80 r
  U1403/Y (NAND3X8TS)                                     0.11       0.90 f
  U1402/Y (NAND2X4TS)                                     0.08       0.98 r
  U2788/Y (NAND4X2TS)                                     0.13       1.12 f
  U1409/Y (CLKINVX2TS)                                    0.09       1.21 r
  U1442/Y (NAND4X2TS)                                     0.15       1.36 f
  U2796/Y (NOR3X2TS)                                      0.21       1.56 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.18 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1386/Y (NOR2X8TS)                                      0.07       0.57 f
  U2125/Y (NAND2X2TS)                                     0.14       0.71 r
  U1414/Y (NAND4X2TS)                                     0.19       0.90 f
  U2441/Y (NAND2X2TS)                                     0.13       1.04 r
  U1501/Y (NAND3X4TS)                                     0.13       1.17 f
  U1383/Y (NOR2X4TS)                                      0.14       1.31 r
  U1382/Y (OAI2BB1X4TS)                                   0.09       1.40 f
  U1455/Y (NOR3X2TS)                                      0.15       1.55 r
  U2159/Y (NAND3BX2TS)                                    0.21       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.18 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U2656/Y (CLKINVX12TS)                                   0.10       0.48 r
  U1458/Y (NOR2X6TS)                                      0.06       0.54 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.61 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1439/Y (NAND2X8TS)                                     0.07       0.75 r
  U1432/Y (NAND4X4TS)                                     0.13       0.88 f
  U1441/Y (NAND2X4TS)                                     0.09       0.97 r
  U2788/Y (NAND4X2TS)                                     0.15       1.12 f
  U1409/Y (CLKINVX2TS)                                    0.09       1.21 r
  U1442/Y (NAND4X2TS)                                     0.15       1.36 f
  U2796/Y (NOR3X2TS)                                      0.21       1.56 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2410/Y (CLKINVX12TS)                                   0.07       0.63 r
  U1417/Y (INVX4TS)                                       0.08       0.71 f
  U1394/Y (NAND2X6TS)                                     0.09       0.80 r
  U2143/Y (NAND4X4TS)                                     0.11       0.91 f
  U2790/Y (NAND2X2TS)                                     0.10       1.01 r
  U2141/Y (NAND3X2TS)                                     0.10       1.11 f
  U1498/Y (CLKINVX3TS)                                    0.09       1.20 r
  U1442/Y (NAND4X2TS)                                     0.15       1.36 f
  U2796/Y (NOR3X2TS)                                      0.21       1.56 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1464/Y (NOR2X6TS)                                      0.07       0.58 f
  U2161/Y (CLKINVX12TS)                                   0.06       0.64 r
  U2137/Y (NAND2BX4TS)                                    0.15       0.78 r
  U2142/Y (NAND4X4TS)                                     0.11       0.89 f
  U2791/Y (NAND2X2TS)                                     0.10       0.99 r
  U2141/Y (NAND3X2TS)                                     0.13       1.11 f
  U1498/Y (CLKINVX3TS)                                    0.09       1.20 r
  U1442/Y (NAND4X2TS)                                     0.15       1.36 f
  U2796/Y (NOR3X2TS)                                      0.21       1.56 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1396/Y (NOR2X6TS)                                      0.06       0.55 f
  U1469/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1408/Y (INVX12TS)                                      0.07       0.69 f
  U1429/Y (NAND2X8TS)                                     0.08       0.77 r
  U2118/Y (NAND4X4TS)                                     0.13       0.90 f
  U2387/Y (NAND2X2TS)                                     0.11       1.01 r
  U1435/Y (NAND3X2TS)                                     0.13       1.14 f
  U1398/Y (CLKINVX2TS)                                    0.09       1.22 r
  U1442/Y (NAND4X2TS)                                     0.13       1.36 f
  U2796/Y (NOR3X2TS)                                      0.21       1.56 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U2656/Y (CLKINVX12TS)                                   0.10       0.48 r
  U1396/Y (NOR2X6TS)                                      0.06       0.54 f
  U1469/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1470/Y (INVX12TS)                                      0.06       0.68 f
  U1416/Y (NAND2X8TS)                                     0.06       0.74 r
  U2378/Y (NAND4X4TS)                                     0.15       0.89 f
  U2792/Y (NAND2X2TS)                                     0.11       1.01 r
  U2147/Y (NAND4X2TS)                                     0.14       1.15 f
  U2793/Y (CLKINVX2TS)                                    0.09       1.24 r
  U2795/Y (NAND3X2TS)                                     0.10       1.34 f
  U2796/Y (NOR3X2TS)                                      0.22       1.56 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1386/Y (NOR2X8TS)                                      0.07       0.57 f
  U2136/Y (CLKINVX12TS)                                   0.07       0.64 r
  U2088/Y (INVX12TS)                                      0.06       0.70 f
  U2103/Y (NAND2X2TS)                                     0.11       0.81 r
  U1453/Y (NAND4X4TS)                                     0.13       0.94 f
  U2465/Y (NAND2X2TS)                                     0.10       1.04 r
  U2147/Y (NAND4X2TS)                                     0.10       1.15 f
  U2793/Y (CLKINVX2TS)                                    0.09       1.24 r
  U2795/Y (NAND3X2TS)                                     0.10       1.34 f
  U2796/Y (NOR3X2TS)                                      0.22       1.56 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1458/Y (NOR2X6TS)                                      0.06       0.55 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1439/Y (NAND2X8TS)                                     0.07       0.76 r
  U1414/Y (NAND4X2TS)                                     0.15       0.90 f
  U2441/Y (NAND2X2TS)                                     0.13       1.04 r
  U1501/Y (NAND3X4TS)                                     0.13       1.17 f
  U1383/Y (NOR2X4TS)                                      0.14       1.31 r
  U1382/Y (OAI2BB1X4TS)                                   0.09       1.40 f
  U1455/Y (NOR3X2TS)                                      0.15       1.55 r
  U2159/Y (NAND3BX2TS)                                    0.21       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2410/Y (CLKINVX12TS)                                   0.07       0.63 r
  U1417/Y (INVX4TS)                                       0.08       0.71 f
  U2160/Y (NAND2X4TS)                                     0.10       0.81 r
  U1453/Y (NAND4X4TS)                                     0.13       0.94 f
  U2465/Y (NAND2X2TS)                                     0.10       1.04 r
  U2147/Y (NAND4X2TS)                                     0.10       1.15 f
  U2793/Y (CLKINVX2TS)                                    0.09       1.24 r
  U2795/Y (NAND3X2TS)                                     0.10       1.34 f
  U2796/Y (NOR3X2TS)                                      0.22       1.56 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2410/Y (CLKINVX12TS)                                   0.07       0.63 r
  U1475/Y (INVX8TS)                                       0.06       0.70 f
  U1388/Y (NAND2X6TS)                                     0.09       0.79 r
  U2134/Y (NAND4X4TS)                                     0.11       0.90 f
  U1251/Y (AOI22X1TS)                                     0.31       1.21 r
  U2785/Y (NAND4X2TS)                                     0.19       1.39 f
  U2796/Y (NOR3X2TS)                                      0.17       1.56 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1464/Y (NOR2X6TS)                                      0.07       0.58 f
  U2161/Y (CLKINVX12TS)                                   0.06       0.64 r
  U2137/Y (NAND2BX4TS)                                    0.15       0.78 r
  U2142/Y (NAND4X4TS)                                     0.11       0.89 f
  U2802/Y (BUFX4TS)                                       0.18       1.07 f
  U1252/Y (NAND2X2TS)                                     0.08       1.15 r
  U2807/Y (NAND4X2TS)                                     0.17       1.31 f
  U1455/Y (NOR3X2TS)                                      0.24       1.55 r
  U2159/Y (NAND3BX2TS)                                    0.21       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2405/Y (CLKINVX12TS)                                   0.07       0.64 r
  U1384/Y (INVX16TS)                                      0.06       0.70 f
  U1274/Y (NAND2X6TS)                                     0.07       0.77 r
  U1432/Y (NAND4X4TS)                                     0.11       0.88 f
  U1441/Y (NAND2X4TS)                                     0.09       0.97 r
  U2788/Y (NAND4X2TS)                                     0.15       1.11 f
  U1409/Y (CLKINVX2TS)                                    0.09       1.21 r
  U1442/Y (NAND4X2TS)                                     0.15       1.36 f
  U2796/Y (NOR3X2TS)                                      0.21       1.56 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U2656/Y (CLKINVX12TS)                                   0.11       0.47 f
  U1286/Y (INVX4TS)                                       0.12       0.59 r
  U1450/Y (INVX6TS)                                       0.09       0.69 f
  U2132/Y (NAND3X6TS)                                     0.11       0.80 r
  U1885/Y (NAND4X4TS)                                     0.15       0.95 f
  U1647/Y (NAND2X2TS)                                     0.09       1.04 r
  U1435/Y (NAND3X2TS)                                     0.10       1.14 f
  U1398/Y (CLKINVX2TS)                                    0.09       1.22 r
  U1442/Y (NAND4X2TS)                                     0.13       1.36 f
  U2796/Y (NOR3X2TS)                                      0.21       1.56 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1464/Y (NOR2X6TS)                                      0.07       0.58 f
  U2161/Y (CLKINVX12TS)                                   0.06       0.64 r
  U1521/Y (INVX8TS)                                       0.06       0.70 f
  U2104/Y (NAND2X2TS)                                     0.10       0.80 r
  U2108/Y (NAND4X4TS)                                     0.12       0.92 f
  U1300/Y (NAND2X2TS)                                     0.10       1.02 r
  U2787/Y (NAND4X2TS)                                     0.14       1.16 f
  U2123/Y (CLKINVX3TS)                                    0.09       1.25 r
  U1442/Y (NAND4X2TS)                                     0.11       1.36 f
  U2796/Y (NOR3X2TS)                                      0.21       1.56 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1458/Y (NOR2X6TS)                                      0.06       0.55 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1520/Y (CLKINVX12TS)                                   0.06       0.74 r
  U1519/Y (INVX8TS)                                       0.05       0.79 f
  U1473/Y (NAND2X4TS)                                     0.06       0.85 r
  U2107/Y (OAI2BB1X4TS)                                   0.08       0.94 f
  U1635/Y (INVX4TS)                                       0.08       1.01 r
  U1397/Y (NAND2X4TS)                                     0.07       1.08 f
  U1381/Y (NAND2X2TS)                                     0.08       1.16 r
  U2801/Y (NAND4X2TS)                                     0.16       1.32 f
  U1455/Y (NOR3X2TS)                                      0.22       1.55 r
  U2159/Y (NAND3BX2TS)                                    0.21       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1458/Y (NOR2X6TS)                                      0.06       0.55 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1520/Y (CLKINVX12TS)                                   0.06       0.74 r
  U1519/Y (INVX8TS)                                       0.05       0.79 f
  U1473/Y (NAND2X4TS)                                     0.06       0.85 r
  U2107/Y (OAI2BB1X4TS)                                   0.08       0.94 f
  U1635/Y (INVX4TS)                                       0.08       1.01 r
  U1397/Y (NAND2X4TS)                                     0.07       1.08 f
  U1381/Y (NAND2X2TS)                                     0.08       1.16 r
  U2801/Y (NAND4X2TS)                                     0.16       1.32 f
  U1455/Y (NOR3X2TS)                                      0.22       1.55 r
  U2159/Y (NAND3BX2TS)                                    0.21       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1464/Y (NOR2X6TS)                                      0.07       0.58 f
  U2161/Y (CLKINVX12TS)                                   0.06       0.64 r
  U1521/Y (INVX8TS)                                       0.06       0.70 f
  U1500/Y (NAND2X8TS)                                     0.07       0.76 r
  U2378/Y (NAND4X4TS)                                     0.14       0.90 f
  U1461/Y (NAND2X1TS)                                     0.13       1.03 r
  U1463/Y (AND2X4TS)                                      0.19       1.22 r
  U2795/Y (NAND3X2TS)                                     0.12       1.34 f
  U2796/Y (NOR3X2TS)                                      0.22       1.56 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U2656/Y (CLKINVX12TS)                                   0.10       0.48 r
  U1458/Y (NOR2X6TS)                                      0.06       0.54 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.61 r
  U1387/Y (INVX8TS)                                       0.06       0.67 f
  U1415/Y (NAND2X8TS)                                     0.08       0.75 r
  U2139/Y (NAND4X4TS)                                     0.14       0.89 f
  U2484/Y (NAND2X2TS)                                     0.10       0.99 r
  U2788/Y (NAND4X2TS)                                     0.13       1.11 f
  U1409/Y (CLKINVX2TS)                                    0.09       1.21 r
  U1442/Y (NAND4X2TS)                                     0.15       1.36 f
  U2796/Y (NOR3X2TS)                                      0.21       1.56 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1396/Y (NOR2X6TS)                                      0.06       0.55 f
  U1469/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1470/Y (INVX12TS)                                      0.06       0.68 f
  U1416/Y (NAND2X8TS)                                     0.06       0.75 r
  U2378/Y (NAND4X4TS)                                     0.15       0.90 f
  U1461/Y (NAND2X1TS)                                     0.13       1.03 r
  U1463/Y (AND2X4TS)                                      0.19       1.22 r
  U2795/Y (NAND3X2TS)                                     0.12       1.34 f
  U2796/Y (NOR3X2TS)                                      0.22       1.56 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2466/Y (CLKINVX12TS)                                   0.10       0.47 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2410/Y (CLKINVX12TS)                                   0.07       0.63 r
  U1417/Y (INVX4TS)                                       0.08       0.71 f
  U2806/Y (NAND2X1TS)                                     0.13       0.84 r
  U2164/Y (NAND4X2TS)                                     0.17       1.01 f
  U2375/Y (NAND2X2TS)                                     0.12       1.13 r
  U2807/Y (NAND4X2TS)                                     0.18       1.31 f
  U1455/Y (NOR3X2TS)                                      0.24       1.55 r
  U2159/Y (NAND3BX2TS)                                    0.21       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1386/Y (NOR2X8TS)                                      0.07       0.57 f
  U2136/Y (CLKINVX12TS)                                   0.07       0.64 r
  U2088/Y (INVX12TS)                                      0.06       0.70 f
  U2101/Y (NAND2X4TS)                                     0.08       0.78 r
  U2118/Y (NAND4X4TS)                                     0.12       0.90 f
  U2387/Y (NAND2X2TS)                                     0.11       1.01 r
  U1435/Y (NAND3X2TS)                                     0.13       1.13 f
  U1398/Y (CLKINVX2TS)                                    0.09       1.22 r
  U1442/Y (NAND4X2TS)                                     0.13       1.35 f
  U2796/Y (NOR3X2TS)                                      0.21       1.56 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1464/Y (NOR2X6TS)                                      0.07       0.58 f
  U2161/Y (CLKINVX12TS)                                   0.06       0.64 r
  U1521/Y (INVX8TS)                                       0.06       0.70 f
  U2102/Y (NAND2X4TS)                                     0.08       0.77 r
  U2131/Y (NAND4X4TS)                                     0.14       0.92 f
  U2440/Y (NAND2X2TS)                                     0.10       1.02 r
  U2147/Y (NAND4X2TS)                                     0.13       1.14 f
  U2793/Y (CLKINVX2TS)                                    0.09       1.24 r
  U2795/Y (NAND3X2TS)                                     0.10       1.34 f
  U2796/Y (NOR3X2TS)                                      0.22       1.56 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1396/Y (NOR2X6TS)                                      0.06       0.55 f
  U1469/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1408/Y (INVX12TS)                                      0.07       0.69 f
  U1429/Y (NAND2X8TS)                                     0.08       0.77 r
  U2118/Y (NAND4X4TS)                                     0.13       0.90 f
  U1871/Y (NAND2X2TS)                                     0.11       1.01 r
  U2787/Y (NAND4X2TS)                                     0.15       1.16 f
  U2123/Y (CLKINVX3TS)                                    0.09       1.25 r
  U1442/Y (NAND4X2TS)                                     0.11       1.35 f
  U2796/Y (NOR3X2TS)                                      0.21       1.56 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1396/Y (NOR2X6TS)                                      0.06       0.55 f
  U1469/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1470/Y (INVX12TS)                                      0.06       0.68 f
  U1431/Y (NAND2BX4TS)                                    0.09       0.77 r
  U2108/Y (NAND4X4TS)                                     0.15       0.92 f
  U1300/Y (NAND2X2TS)                                     0.10       1.02 r
  U2787/Y (NAND4X2TS)                                     0.14       1.16 f
  U2123/Y (CLKINVX3TS)                                    0.09       1.25 r
  U1442/Y (NAND4X2TS)                                     0.11       1.35 f
  U2796/Y (NOR3X2TS)                                      0.21       1.56 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2466/Y (CLKINVX12TS)                                   0.10       0.47 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2410/Y (CLKINVX12TS)                                   0.07       0.63 r
  U1417/Y (INVX4TS)                                       0.08       0.71 f
  U1394/Y (NAND2X6TS)                                     0.09       0.80 r
  U2143/Y (NAND4X4TS)                                     0.11       0.91 f
  U2790/Y (NAND2X2TS)                                     0.10       1.01 r
  U2141/Y (NAND3X2TS)                                     0.10       1.11 f
  U1498/Y (CLKINVX3TS)                                    0.09       1.20 r
  U1442/Y (NAND4X2TS)                                     0.15       1.35 f
  U2796/Y (NOR3X2TS)                                      0.21       1.56 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U2656/Y (CLKINVX12TS)                                   0.10       0.48 r
  U1458/Y (NOR2X6TS)                                      0.06       0.54 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.61 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1439/Y (NAND2X8TS)                                     0.07       0.75 r
  U1414/Y (NAND4X2TS)                                     0.15       0.90 f
  U2441/Y (NAND2X2TS)                                     0.13       1.03 r
  U1501/Y (NAND3X4TS)                                     0.13       1.16 f
  U1383/Y (NOR2X4TS)                                      0.14       1.30 r
  U1382/Y (OAI2BB1X4TS)                                   0.09       1.40 f
  U1455/Y (NOR3X2TS)                                      0.15       1.55 r
  U2159/Y (NAND3BX2TS)                                    0.21       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U2656/Y (CLKINVX12TS)                                   0.10       0.48 r
  U1458/Y (NOR2X6TS)                                      0.06       0.54 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.61 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1439/Y (NAND2X8TS)                                     0.07       0.75 r
  U1414/Y (NAND4X2TS)                                     0.15       0.90 f
  U2441/Y (NAND2X2TS)                                     0.13       1.03 r
  U1501/Y (NAND3X4TS)                                     0.13       1.16 f
  U1383/Y (NOR2X4TS)                                      0.14       1.30 r
  U1382/Y (OAI2BB1X4TS)                                   0.09       1.40 f
  U1455/Y (NOR3X2TS)                                      0.15       1.55 r
  U2159/Y (NAND3BX2TS)                                    0.21       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2466/Y (CLKINVX12TS)                                   0.10       0.47 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2410/Y (CLKINVX12TS)                                   0.07       0.63 r
  U1417/Y (INVX4TS)                                       0.08       0.71 f
  U2160/Y (NAND2X4TS)                                     0.10       0.81 r
  U1453/Y (NAND4X4TS)                                     0.13       0.94 f
  U2465/Y (NAND2X2TS)                                     0.10       1.04 r
  U2147/Y (NAND4X2TS)                                     0.10       1.14 f
  U2793/Y (CLKINVX2TS)                                    0.09       1.23 r
  U2795/Y (NAND3X2TS)                                     0.10       1.34 f
  U2796/Y (NOR3X2TS)                                      0.22       1.56 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2466/Y (CLKINVX12TS)                                   0.10       0.47 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2410/Y (CLKINVX12TS)                                   0.07       0.63 r
  U1475/Y (INVX8TS)                                       0.06       0.69 f
  U1388/Y (NAND2X6TS)                                     0.09       0.78 r
  U2134/Y (NAND4X4TS)                                     0.11       0.90 f
  U1251/Y (AOI22X1TS)                                     0.31       1.21 r
  U2785/Y (NAND4X2TS)                                     0.19       1.39 f
  U2796/Y (NOR3X2TS)                                      0.17       1.56 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2466/Y (CLKINVX12TS)                                   0.10       0.47 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2405/Y (CLKINVX12TS)                                   0.07       0.64 r
  U1384/Y (INVX16TS)                                      0.06       0.69 f
  U1274/Y (NAND2X6TS)                                     0.07       0.77 r
  U1432/Y (NAND4X4TS)                                     0.11       0.88 f
  U1441/Y (NAND2X4TS)                                     0.09       0.97 r
  U2788/Y (NAND4X2TS)                                     0.15       1.11 f
  U1409/Y (CLKINVX2TS)                                    0.09       1.21 r
  U1442/Y (NAND4X2TS)                                     0.15       1.35 f
  U2796/Y (NOR3X2TS)                                      0.21       1.56 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.13 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1386/Y (NOR2X8TS)                                      0.07       0.57 f
  U2136/Y (CLKINVX12TS)                                   0.07       0.64 r
  U2088/Y (INVX12TS)                                      0.06       0.70 f
  U2101/Y (NAND2X4TS)                                     0.08       0.78 r
  U2118/Y (NAND4X4TS)                                     0.12       0.90 f
  U1871/Y (NAND2X2TS)                                     0.11       1.01 r
  U2787/Y (NAND4X2TS)                                     0.15       1.16 f
  U2123/Y (CLKINVX3TS)                                    0.09       1.25 r
  U1442/Y (NAND4X2TS)                                     0.11       1.35 f
  U2796/Y (NOR3X2TS)                                      0.21       1.56 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U2656/Y (CLKINVX12TS)                                   0.10       0.48 r
  U1396/Y (NOR2X6TS)                                      0.06       0.54 f
  U1469/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1470/Y (INVX12TS)                                      0.06       0.68 f
  U1433/Y (NAND2X8TS)                                     0.08       0.76 r
  U2134/Y (NAND4X4TS)                                     0.13       0.90 f
  U1251/Y (AOI22X1TS)                                     0.31       1.20 r
  U2785/Y (NAND4X2TS)                                     0.19       1.39 f
  U2796/Y (NOR3X2TS)                                      0.17       1.56 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2114/Y (NAND2X2TS)                                     0.11       0.68 r
  U2483/Y (NAND4X2TS)                                     0.19       0.87 f
  U2786/Y (NAND2X2TS)                                     0.12       0.99 r
  U2787/Y (NAND4X2TS)                                     0.17       1.16 f
  U2123/Y (CLKINVX3TS)                                    0.09       1.25 r
  U1442/Y (NAND4X2TS)                                     0.11       1.35 f
  U2796/Y (NOR3X2TS)                                      0.21       1.56 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1458/Y (NOR2X6TS)                                      0.06       0.55 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1520/Y (CLKINVX12TS)                                   0.06       0.74 r
  U1519/Y (INVX8TS)                                       0.05       0.79 f
  U1473/Y (NAND2X4TS)                                     0.06       0.85 r
  U2107/Y (OAI2BB1X4TS)                                   0.08       0.93 f
  U1635/Y (INVX4TS)                                       0.08       1.01 r
  U1397/Y (NAND2X4TS)                                     0.07       1.08 f
  U1381/Y (NAND2X2TS)                                     0.08       1.16 r
  U2801/Y (NAND4X2TS)                                     0.16       1.32 f
  U1455/Y (NOR3X2TS)                                      0.22       1.54 r
  U2159/Y (NAND3BX2TS)                                    0.21       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U2656/Y (CLKINVX12TS)                                   0.10       0.48 r
  U1396/Y (NOR2X6TS)                                      0.06       0.54 f
  U1469/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1408/Y (INVX12TS)                                      0.07       0.69 f
  U1434/Y (NAND2X8TS)                                     0.09       0.78 r
  U1403/Y (NAND3X8TS)                                     0.12       0.90 f
  U1402/Y (NAND2X4TS)                                     0.08       0.98 r
  U2788/Y (NAND4X2TS)                                     0.13       1.11 f
  U1409/Y (CLKINVX2TS)                                    0.09       1.20 r
  U1442/Y (NAND4X2TS)                                     0.15       1.35 f
  U2796/Y (NOR3X2TS)                                      0.21       1.56 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.73


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2405/Y (CLKINVX12TS)                                   0.07       0.64 r
  U1384/Y (INVX16TS)                                      0.06       0.70 f
  U1273/Y (NAND2X4TS)                                     0.07       0.77 r
  U2378/Y (NAND4X4TS)                                     0.12       0.89 f
  U2792/Y (NAND2X2TS)                                     0.11       1.00 r
  U2147/Y (NAND4X2TS)                                     0.14       1.14 f
  U2793/Y (CLKINVX2TS)                                    0.09       1.23 r
  U2795/Y (NAND3X2TS)                                     0.10       1.34 f
  U2796/Y (NOR3X2TS)                                      0.22       1.56 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U2656/Y (CLKINVX12TS)                                   0.10       0.48 r
  U1396/Y (NOR2X6TS)                                      0.06       0.54 f
  U1469/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1408/Y (INVX12TS)                                      0.07       0.69 f
  U1429/Y (NAND2X8TS)                                     0.08       0.76 r
  U2118/Y (NAND4X4TS)                                     0.13       0.90 f
  U2387/Y (NAND2X2TS)                                     0.11       1.01 r
  U1435/Y (NAND3X2TS)                                     0.13       1.13 f
  U1398/Y (CLKINVX2TS)                                    0.09       1.22 r
  U1442/Y (NAND4X2TS)                                     0.13       1.35 f
  U2796/Y (NOR3X2TS)                                      0.21       1.56 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.87 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2405/Y (CLKINVX12TS)                                   0.07       0.64 r
  U1384/Y (INVX16TS)                                      0.06       0.70 f
  U1274/Y (NAND2X6TS)                                     0.07       0.77 r
  U1414/Y (NAND4X2TS)                                     0.13       0.90 f
  U2441/Y (NAND2X2TS)                                     0.13       1.03 r
  U1501/Y (NAND3X4TS)                                     0.13       1.16 f
  U1383/Y (NOR2X4TS)                                      0.14       1.30 r
  U1382/Y (OAI2BB1X4TS)                                   0.09       1.39 f
  U1455/Y (NOR3X2TS)                                      0.15       1.54 r
  U2159/Y (NAND3BX2TS)                                    0.21       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.87 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U2656/Y (CLKINVX12TS)                                   0.10       0.48 r
  U1458/Y (NOR2X6TS)                                      0.06       0.54 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.61 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1439/Y (NAND2X8TS)                                     0.07       0.75 r
  U1414/Y (NAND4X2TS)                                     0.15       0.90 f
  U2441/Y (NAND2X2TS)                                     0.13       1.03 r
  U1501/Y (NAND3X4TS)                                     0.13       1.16 f
  U1383/Y (NOR2X4TS)                                      0.14       1.30 r
  U1382/Y (OAI2BB1X4TS)                                   0.09       1.39 f
  U1455/Y (NOR3X2TS)                                      0.15       1.54 r
  U2159/Y (NAND3BX2TS)                                    0.21       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.87 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1464/Y (NOR2X6TS)                                      0.07       0.58 f
  U2161/Y (CLKINVX12TS)                                   0.06       0.64 r
  U1521/Y (INVX8TS)                                       0.06       0.70 f
  U1500/Y (NAND2X8TS)                                     0.07       0.76 r
  U2378/Y (NAND4X4TS)                                     0.14       0.90 f
  U2798/Y (AOI22X1TS)                                     0.23       1.13 r
  U2801/Y (NAND4X2TS)                                     0.19       1.32 f
  U1455/Y (NOR3X2TS)                                      0.22       1.54 r
  U2159/Y (NAND3BX2TS)                                    0.21       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.87 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2410/Y (CLKINVX12TS)                                   0.07       0.63 r
  U1475/Y (INVX8TS)                                       0.06       0.70 f
  U1554/Y (NAND2X6TS)                                     0.11       0.80 r
  U1412/Y (NAND4X4TS)                                     0.15       0.95 f
  U2105/Y (NAND2X2TS)                                     0.09       1.04 r
  U2787/Y (NAND4X2TS)                                     0.11       1.16 f
  U2123/Y (CLKINVX3TS)                                    0.09       1.25 r
  U1442/Y (NAND4X2TS)                                     0.11       1.35 f
  U2796/Y (NOR3X2TS)                                      0.21       1.56 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.87 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2405/Y (CLKINVX12TS)                                   0.07       0.64 r
  U1384/Y (INVX16TS)                                      0.06       0.70 f
  U1274/Y (NAND2X6TS)                                     0.07       0.77 r
  U1414/Y (NAND4X2TS)                                     0.13       0.90 f
  U2441/Y (NAND2X2TS)                                     0.13       1.03 r
  U1501/Y (NAND3X4TS)                                     0.13       1.16 f
  U1383/Y (NOR2X4TS)                                      0.14       1.30 r
  U1382/Y (OAI2BB1X4TS)                                   0.09       1.39 f
  U1455/Y (NOR3X2TS)                                      0.15       1.54 r
  U2159/Y (NAND3BX2TS)                                    0.21       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.87 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1396/Y (NOR2X6TS)                                      0.06       0.55 f
  U1469/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1470/Y (INVX12TS)                                      0.06       0.68 f
  U1416/Y (NAND2X8TS)                                     0.06       0.75 r
  U2378/Y (NAND4X4TS)                                     0.15       0.90 f
  U2798/Y (AOI22X1TS)                                     0.23       1.13 r
  U2801/Y (NAND4X2TS)                                     0.19       1.32 f
  U1455/Y (NOR3X2TS)                                      0.22       1.54 r
  U2159/Y (NAND3BX2TS)                                    0.21       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.87 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U2656/Y (CLKINVX12TS)                                   0.10       0.48 r
  U1458/Y (NOR2X6TS)                                      0.06       0.54 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.61 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1520/Y (CLKINVX12TS)                                   0.06       0.74 r
  U1519/Y (INVX8TS)                                       0.05       0.79 f
  U1473/Y (NAND2X4TS)                                     0.06       0.85 r
  U2107/Y (OAI2BB1X4TS)                                   0.08       0.93 f
  U1635/Y (INVX4TS)                                       0.08       1.01 r
  U1397/Y (NAND2X4TS)                                     0.07       1.08 f
  U1381/Y (NAND2X2TS)                                     0.08       1.16 r
  U2801/Y (NAND4X2TS)                                     0.16       1.32 f
  U1455/Y (NOR3X2TS)                                      0.22       1.54 r
  U2159/Y (NAND3BX2TS)                                    0.21       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.87 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U2656/Y (CLKINVX12TS)                                   0.10       0.48 r
  U1458/Y (NOR2X6TS)                                      0.06       0.54 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.61 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1520/Y (CLKINVX12TS)                                   0.06       0.74 r
  U1519/Y (INVX8TS)                                       0.05       0.79 f
  U1473/Y (NAND2X4TS)                                     0.06       0.85 r
  U2107/Y (OAI2BB1X4TS)                                   0.08       0.93 f
  U1635/Y (INVX4TS)                                       0.08       1.01 r
  U1397/Y (NAND2X4TS)                                     0.07       1.08 f
  U1381/Y (NAND2X2TS)                                     0.08       1.16 r
  U2801/Y (NAND4X2TS)                                     0.16       1.32 f
  U1455/Y (NOR3X2TS)                                      0.22       1.54 r
  U2159/Y (NAND3BX2TS)                                    0.21       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.87 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1396/Y (NOR2X6TS)                                      0.06       0.55 f
  U1469/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1408/Y (INVX12TS)                                      0.07       0.69 f
  U1389/Y (NAND2X6TS)                                     0.07       0.76 r
  U2142/Y (NAND4X4TS)                                     0.12       0.88 f
  U2791/Y (NAND2X2TS)                                     0.10       0.98 r
  U2141/Y (NAND3X2TS)                                     0.13       1.11 f
  U1498/Y (CLKINVX3TS)                                    0.09       1.20 r
  U1442/Y (NAND4X2TS)                                     0.15       1.35 f
  U2796/Y (NOR3X2TS)                                      0.21       1.56 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.87 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U2656/Y (CLKINVX12TS)                                   0.10       0.48 r
  U1396/Y (NOR2X6TS)                                      0.06       0.54 f
  U1469/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1470/Y (INVX12TS)                                      0.06       0.68 f
  U1416/Y (NAND2X8TS)                                     0.06       0.74 r
  U2378/Y (NAND4X4TS)                                     0.15       0.89 f
  U1461/Y (NAND2X1TS)                                     0.13       1.03 r
  U1463/Y (AND2X4TS)                                      0.19       1.22 r
  U2795/Y (NAND3X2TS)                                     0.12       1.34 f
  U2796/Y (NOR3X2TS)                                      0.22       1.56 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.87 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2466/Y (CLKINVX12TS)                                   0.10       0.47 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2114/Y (NAND2X2TS)                                     0.11       0.68 r
  U2483/Y (NAND4X2TS)                                     0.19       0.86 f
  U2786/Y (NAND2X2TS)                                     0.12       0.99 r
  U2787/Y (NAND4X2TS)                                     0.17       1.16 f
  U2123/Y (CLKINVX3TS)                                    0.09       1.25 r
  U1442/Y (NAND4X2TS)                                     0.11       1.35 f
  U2796/Y (NOR3X2TS)                                      0.21       1.56 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.87 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_24_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1458/Y (NOR2X6TS)                                      0.06       0.55 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1439/Y (NAND2X8TS)                                     0.07       0.76 r
  U1432/Y (NAND4X4TS)                                     0.13       0.88 f
  U1441/Y (NAND2X4TS)                                     0.09       0.97 r
  U2788/Y (NAND4X2TS)                                     0.15       1.12 f
  U1409/Y (CLKINVX2TS)                                    0.09       1.21 r
  U1442/Y (NAND4X2TS)                                     0.15       1.36 f
  U2796/Y (NOR3X2TS)                                      0.21       1.57 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.97 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1407/Y (NOR2X6TS)                                      0.08       2.14 f
  U2112/Y (CLKINVX6TS)                                    0.06       2.20 r
  U2444/Y (NAND2X2TS)                                     0.05       2.25 f
  alumux_self_fp29i_r_reg_24_/D (DFFNSRX1TS)              0.00       2.25 f
  data arrival time                                                  2.25

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_24_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.47      -0.47
  data required time                                                -0.47
  --------------------------------------------------------------------------
  data required time                                                -0.47
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2122/Y (BUFX4TS)                                       0.16       0.59 f
  U2110/Y (NAND3X6TS)                                     0.09       0.68 r
  U2483/Y (NAND4X2TS)                                     0.19       0.86 f
  U2786/Y (NAND2X2TS)                                     0.12       0.99 r
  U2787/Y (NAND4X2TS)                                     0.17       1.16 f
  U2123/Y (CLKINVX3TS)                                    0.09       1.24 r
  U1442/Y (NAND4X2TS)                                     0.11       1.35 f
  U2796/Y (NOR3X2TS)                                      0.21       1.56 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.87 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1396/Y (NOR2X6TS)                                      0.06       0.55 f
  U1469/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1408/Y (INVX12TS)                                      0.07       0.69 f
  U1389/Y (NAND2X6TS)                                     0.07       0.76 r
  U2142/Y (NAND4X4TS)                                     0.12       0.88 f
  U2802/Y (BUFX4TS)                                       0.18       1.06 f
  U1252/Y (NAND2X2TS)                                     0.08       1.14 r
  U2807/Y (NAND4X2TS)                                     0.17       1.31 f
  U1455/Y (NOR3X2TS)                                      0.24       1.54 r
  U2159/Y (NAND3BX2TS)                                    0.21       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.87 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1458/Y (NOR2X6TS)                                      0.06       0.55 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1520/Y (CLKINVX12TS)                                   0.06       0.74 r
  U1385/Y (INVX6TS)                                       0.06       0.80 f
  U2172/Y (NAND2X2TS)                                     0.10       0.91 r
  U2804/Y (NAND4X4TS)                                     0.15       1.05 f
  U2173/Y (NAND2X2TS)                                     0.10       1.15 r
  U2807/Y (NAND4X2TS)                                     0.15       1.31 f
  U1455/Y (NOR3X2TS)                                      0.24       1.54 r
  U2159/Y (NAND3BX2TS)                                    0.21       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.87 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_24_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1464/Y (NOR2X6TS)                                      0.07       0.58 f
  U2161/Y (CLKINVX12TS)                                   0.06       0.64 r
  U1521/Y (INVX8TS)                                       0.06       0.70 f
  U1500/Y (NAND2X8TS)                                     0.07       0.76 r
  U2378/Y (NAND4X4TS)                                     0.14       0.90 f
  U2792/Y (NAND2X2TS)                                     0.11       1.01 r
  U2147/Y (NAND4X2TS)                                     0.14       1.15 f
  U2793/Y (CLKINVX2TS)                                    0.09       1.24 r
  U2795/Y (NAND3X2TS)                                     0.10       1.35 f
  U2796/Y (NOR3X2TS)                                      0.22       1.57 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.97 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1407/Y (NOR2X6TS)                                      0.08       2.14 f
  U2112/Y (CLKINVX6TS)                                    0.06       2.20 r
  U2444/Y (NAND2X2TS)                                     0.05       2.25 f
  alumux_self_fp29i_r_reg_24_/D (DFFNSRX1TS)              0.00       2.25 f
  data arrival time                                                  2.25

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_24_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.47      -0.47
  data required time                                                -0.47
  --------------------------------------------------------------------------
  data required time                                                -0.47
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2466/Y (CLKINVX12TS)                                   0.10       0.47 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2405/Y (CLKINVX12TS)                                   0.07       0.64 r
  U1384/Y (INVX16TS)                                      0.06       0.69 f
  U1273/Y (NAND2X4TS)                                     0.07       0.77 r
  U2378/Y (NAND4X4TS)                                     0.12       0.89 f
  U2792/Y (NAND2X2TS)                                     0.11       1.00 r
  U2147/Y (NAND4X2TS)                                     0.14       1.14 f
  U2793/Y (CLKINVX2TS)                                    0.09       1.23 r
  U2795/Y (NAND3X2TS)                                     0.10       1.34 f
  U2796/Y (NOR3X2TS)                                      0.22       1.56 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.87 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2410/Y (CLKINVX12TS)                                   0.07       0.63 r
  U1475/Y (INVX8TS)                                       0.06       0.70 f
  U1388/Y (NAND2X6TS)                                     0.09       0.79 r
  U1438/Y (NAND4X4TS)                                     0.13       0.92 f
  U2174/Y (NAND2X2TS)                                     0.12       1.04 r
  U1501/Y (NAND3X4TS)                                     0.11       1.16 f
  U1383/Y (NOR2X4TS)                                      0.14       1.30 r
  U1382/Y (OAI2BB1X4TS)                                   0.09       1.39 f
  U1455/Y (NOR3X2TS)                                      0.15       1.54 r
  U2159/Y (NAND3BX2TS)                                    0.21       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.87 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2410/Y (CLKINVX12TS)                                   0.07       0.63 r
  U1475/Y (INVX8TS)                                       0.06       0.70 f
  U1388/Y (NAND2X6TS)                                     0.09       0.79 r
  U1438/Y (NAND4X4TS)                                     0.13       0.92 f
  U2174/Y (NAND2X2TS)                                     0.12       1.04 r
  U1501/Y (NAND3X4TS)                                     0.11       1.16 f
  U1383/Y (NOR2X4TS)                                      0.14       1.30 r
  U1382/Y (OAI2BB1X4TS)                                   0.09       1.39 f
  U1455/Y (NOR3X2TS)                                      0.15       1.54 r
  U2159/Y (NAND3BX2TS)                                    0.21       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.87 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U2656/Y (CLKINVX12TS)                                   0.10       0.48 r
  U1396/Y (NOR2X6TS)                                      0.06       0.54 f
  U1469/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1408/Y (INVX12TS)                                      0.07       0.69 f
  U1429/Y (NAND2X8TS)                                     0.08       0.76 r
  U2118/Y (NAND4X4TS)                                     0.13       0.90 f
  U1871/Y (NAND2X2TS)                                     0.11       1.00 r
  U2787/Y (NAND4X2TS)                                     0.15       1.15 f
  U2123/Y (CLKINVX3TS)                                    0.09       1.24 r
  U1442/Y (NAND4X2TS)                                     0.11       1.35 f
  U2796/Y (NOR3X2TS)                                      0.21       1.56 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.87 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U2656/Y (CLKINVX12TS)                                   0.10       0.48 r
  U1396/Y (NOR2X6TS)                                      0.06       0.54 f
  U1469/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1470/Y (INVX12TS)                                      0.06       0.68 f
  U1431/Y (NAND2BX4TS)                                    0.09       0.77 r
  U2108/Y (NAND4X4TS)                                     0.15       0.92 f
  U1300/Y (NAND2X2TS)                                     0.10       1.02 r
  U2787/Y (NAND4X2TS)                                     0.14       1.15 f
  U2123/Y (CLKINVX3TS)                                    0.09       1.24 r
  U1442/Y (NAND4X2TS)                                     0.11       1.35 f
  U2796/Y (NOR3X2TS)                                      0.21       1.56 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.87 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1386/Y (NOR2X8TS)                                      0.07       0.57 f
  U2136/Y (CLKINVX12TS)                                   0.07       0.64 r
  U2088/Y (INVX12TS)                                      0.06       0.70 f
  U2103/Y (NAND2X2TS)                                     0.11       0.81 r
  U1452/Y (NAND4X1TS)                                     0.22       1.04 f
  U1443/Y (NAND2X2TS)                                     0.18       1.22 r
  U1401/Y (NAND4X4TS)                                     0.17       1.39 f
  U1304/Y (NOR2X2TS)                                      0.18       1.56 r
  U1506/Y (NAND4BX4TS)                                    0.18       1.75 f
  U1486/Y (CLKINVX6TS)                                    0.12       1.86 r
  U1426/Y (NAND2X6TS)                                     0.09       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_24_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1396/Y (NOR2X6TS)                                      0.06       0.55 f
  U1469/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1470/Y (INVX12TS)                                      0.06       0.68 f
  U1416/Y (NAND2X8TS)                                     0.06       0.75 r
  U2378/Y (NAND4X4TS)                                     0.15       0.90 f
  U2792/Y (NAND2X2TS)                                     0.11       1.01 r
  U2147/Y (NAND4X2TS)                                     0.14       1.15 f
  U2793/Y (CLKINVX2TS)                                    0.09       1.24 r
  U2795/Y (NAND3X2TS)                                     0.10       1.35 f
  U2796/Y (NOR3X2TS)                                      0.22       1.57 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.97 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1407/Y (NOR2X6TS)                                      0.08       2.14 f
  U2112/Y (CLKINVX6TS)                                    0.06       2.20 r
  U2444/Y (NAND2X2TS)                                     0.05       2.25 f
  alumux_self_fp29i_r_reg_24_/D (DFFNSRX1TS)              0.00       2.25 f
  data arrival time                                                  2.25

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_24_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.47      -0.47
  data required time                                                -0.47
  --------------------------------------------------------------------------
  data required time                                                -0.47
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_24_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1386/Y (NOR2X8TS)                                      0.07       0.57 f
  U2125/Y (NAND2X2TS)                                     0.14       0.71 r
  U1432/Y (NAND4X4TS)                                     0.17       0.88 f
  U1441/Y (NAND2X4TS)                                     0.09       0.97 r
  U2788/Y (NAND4X2TS)                                     0.15       1.12 f
  U1409/Y (CLKINVX2TS)                                    0.09       1.21 r
  U1442/Y (NAND4X2TS)                                     0.15       1.36 f
  U2796/Y (NOR3X2TS)                                      0.21       1.57 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.97 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1407/Y (NOR2X6TS)                                      0.08       2.14 f
  U2112/Y (CLKINVX6TS)                                    0.06       2.20 r
  U2444/Y (NAND2X2TS)                                     0.05       2.25 f
  alumux_self_fp29i_r_reg_24_/D (DFFNSRX1TS)              0.00       2.25 f
  data arrival time                                                  2.25

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_24_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.47      -0.47
  data required time                                                -0.47
  --------------------------------------------------------------------------
  data required time                                                -0.47
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1458/Y (NOR2X6TS)                                      0.06       0.55 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1520/Y (CLKINVX12TS)                                   0.06       0.74 r
  U1385/Y (INVX6TS)                                       0.06       0.80 f
  U1451/Y (NAND2X2TS)                                     0.08       0.88 r
  U2164/Y (NAND4X2TS)                                     0.13       1.01 f
  U2375/Y (NAND2X2TS)                                     0.12       1.12 r
  U2807/Y (NAND4X2TS)                                     0.18       1.31 f
  U1455/Y (NOR3X2TS)                                      0.24       1.54 r
  U2159/Y (NAND3BX2TS)                                    0.21       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.87 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1458/Y (NOR2X6TS)                                      0.06       0.55 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1520/Y (CLKINVX12TS)                                   0.06       0.74 r
  U1385/Y (INVX6TS)                                       0.06       0.80 f
  U1406/Y (NAND2X4TS)                                     0.06       0.87 r
  U2430/Y (NAND4X2TS)                                     0.11       0.97 f
  U2784/Y (AOI22X2TS)                                     0.20       1.17 r
  U2785/Y (NAND4X2TS)                                     0.21       1.39 f
  U2796/Y (NOR3X2TS)                                      0.17       1.56 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.87 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2466/Y (CLKINVX12TS)                                   0.10       0.47 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2405/Y (CLKINVX12TS)                                   0.07       0.64 r
  U1384/Y (INVX16TS)                                      0.06       0.69 f
  U1274/Y (NAND2X6TS)                                     0.07       0.77 r
  U1414/Y (NAND4X2TS)                                     0.13       0.89 f
  U2441/Y (NAND2X2TS)                                     0.13       1.03 r
  U1501/Y (NAND3X4TS)                                     0.13       1.16 f
  U1383/Y (NOR2X4TS)                                      0.14       1.30 r
  U1382/Y (OAI2BB1X4TS)                                   0.09       1.39 f
  U1455/Y (NOR3X2TS)                                      0.15       1.54 r
  U2159/Y (NAND3BX2TS)                                    0.21       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.87 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2466/Y (CLKINVX12TS)                                   0.10       0.47 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2410/Y (CLKINVX12TS)                                   0.07       0.63 r
  U1475/Y (INVX8TS)                                       0.06       0.69 f
  U1554/Y (NAND2X6TS)                                     0.11       0.80 r
  U1412/Y (NAND4X4TS)                                     0.15       0.95 f
  U2105/Y (NAND2X2TS)                                     0.09       1.04 r
  U2787/Y (NAND4X2TS)                                     0.11       1.15 f
  U2123/Y (CLKINVX3TS)                                    0.09       1.24 r
  U1442/Y (NAND4X2TS)                                     0.11       1.35 f
  U2796/Y (NOR3X2TS)                                      0.21       1.55 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.87 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2466/Y (CLKINVX12TS)                                   0.10       0.47 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2405/Y (CLKINVX12TS)                                   0.07       0.64 r
  U1384/Y (INVX16TS)                                      0.06       0.69 f
  U1274/Y (NAND2X6TS)                                     0.07       0.77 r
  U1414/Y (NAND4X2TS)                                     0.13       0.89 f
  U2441/Y (NAND2X2TS)                                     0.13       1.03 r
  U1501/Y (NAND3X4TS)                                     0.13       1.16 f
  U1383/Y (NOR2X4TS)                                      0.14       1.30 r
  U1382/Y (OAI2BB1X4TS)                                   0.09       1.39 f
  U1455/Y (NOR3X2TS)                                      0.15       1.54 r
  U2159/Y (NAND3BX2TS)                                    0.21       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.87 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2405/Y (CLKINVX12TS)                                   0.07       0.64 r
  U1384/Y (INVX16TS)                                      0.06       0.70 f
  U1274/Y (NAND2X6TS)                                     0.07       0.77 r
  U1414/Y (NAND4X2TS)                                     0.13       0.90 f
  U2441/Y (NAND2X2TS)                                     0.13       1.03 r
  U1501/Y (NAND3X4TS)                                     0.13       1.16 f
  U1383/Y (NOR2X4TS)                                      0.14       1.30 r
  U1382/Y (OAI2BB1X4TS)                                   0.09       1.39 f
  U1455/Y (NOR3X2TS)                                      0.15       1.54 r
  U2159/Y (NAND3BX2TS)                                    0.21       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.87 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1396/Y (NOR2X6TS)                                      0.06       0.55 f
  U1469/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1408/Y (INVX12TS)                                      0.07       0.69 f
  U2093/Y (NAND2X4TS)                                     0.10       0.79 r
  U1453/Y (NAND4X4TS)                                     0.15       0.94 f
  U2465/Y (NAND2X2TS)                                     0.10       1.04 r
  U2147/Y (NAND4X2TS)                                     0.10       1.14 f
  U2793/Y (CLKINVX2TS)                                    0.09       1.23 r
  U2795/Y (NAND3X2TS)                                     0.10       1.33 f
  U2796/Y (NOR3X2TS)                                      0.22       1.55 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.87 r
  U1426/Y (NAND2X6TS)                                     0.08       1.96 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.24 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.24 f
  data arrival time                                                  2.24

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_24_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1458/Y (NOR2X6TS)                                      0.06       0.55 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1387/Y (INVX8TS)                                       0.06       0.68 f
  U1415/Y (NAND2X8TS)                                     0.08       0.76 r
  U2139/Y (NAND4X4TS)                                     0.14       0.90 f
  U2484/Y (NAND2X2TS)                                     0.10       0.99 r
  U2788/Y (NAND4X2TS)                                     0.13       1.12 f
  U1409/Y (CLKINVX2TS)                                    0.09       1.21 r
  U1442/Y (NAND4X2TS)                                     0.15       1.36 f
  U2796/Y (NOR3X2TS)                                      0.21       1.57 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.97 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1407/Y (NOR2X6TS)                                      0.08       2.14 f
  U2112/Y (CLKINVX6TS)                                    0.06       2.20 r
  U2444/Y (NAND2X2TS)                                     0.05       2.25 f
  alumux_self_fp29i_r_reg_24_/D (DFFNSRX1TS)              0.00       2.25 f
  data arrival time                                                  2.25

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_24_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.47      -0.47
  data required time                                                -0.47
  --------------------------------------------------------------------------
  data required time                                                -0.47
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_24_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U1446/Y (BUFX4TS)                                       0.15       0.62 r
  U1272/Y (OR2X6TS)                                       0.16       0.77 r
  U2139/Y (NAND4X4TS)                                     0.12       0.90 f
  U2484/Y (NAND2X2TS)                                     0.10       0.99 r
  U2788/Y (NAND4X2TS)                                     0.13       1.12 f
  U1409/Y (CLKINVX2TS)                                    0.09       1.21 r
  U1442/Y (NAND4X2TS)                                     0.15       1.36 f
  U2796/Y (NOR3X2TS)                                      0.21       1.57 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.97 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1407/Y (NOR2X6TS)                                      0.08       2.14 f
  U2112/Y (CLKINVX6TS)                                    0.06       2.20 r
  U2444/Y (NAND2X2TS)                                     0.05       2.25 f
  alumux_self_fp29i_r_reg_24_/D (DFFNSRX1TS)              0.00       2.25 f
  data arrival time                                                  2.25

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_24_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.47      -0.47
  data required time                                                -0.47
  --------------------------------------------------------------------------
  data required time                                                -0.47
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_24_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1386/Y (NOR2X8TS)                                      0.07       0.57 f
  U2125/Y (NAND2X2TS)                                     0.14       0.71 r
  U1414/Y (NAND4X2TS)                                     0.19       0.90 f
  U2441/Y (NAND2X2TS)                                     0.13       1.04 r
  U1501/Y (NAND3X4TS)                                     0.13       1.17 f
  U1383/Y (NOR2X4TS)                                      0.14       1.31 r
  U1382/Y (OAI2BB1X4TS)                                   0.09       1.40 f
  U1455/Y (NOR3X2TS)                                      0.15       1.55 r
  U2159/Y (NAND3BX2TS)                                    0.21       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.97 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1407/Y (NOR2X6TS)                                      0.08       2.14 f
  U2112/Y (CLKINVX6TS)                                    0.06       2.20 r
  U2444/Y (NAND2X2TS)                                     0.05       2.25 f
  alumux_self_fp29i_r_reg_24_/D (DFFNSRX1TS)              0.00       2.25 f
  data arrival time                                                  2.25

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_24_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.47      -0.47
  data required time                                                -0.47
  --------------------------------------------------------------------------
  data required time                                                -0.47
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_24_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1386/Y (NOR2X8TS)                                      0.07       0.57 f
  U2125/Y (NAND2X2TS)                                     0.14       0.71 r
  U1414/Y (NAND4X2TS)                                     0.19       0.90 f
  U2441/Y (NAND2X2TS)                                     0.13       1.04 r
  U1501/Y (NAND3X4TS)                                     0.13       1.17 f
  U1383/Y (NOR2X4TS)                                      0.14       1.31 r
  U1382/Y (OAI2BB1X4TS)                                   0.09       1.40 f
  U1455/Y (NOR3X2TS)                                      0.15       1.55 r
  U2159/Y (NAND3BX2TS)                                    0.21       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.97 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1407/Y (NOR2X6TS)                                      0.08       2.14 f
  U2112/Y (CLKINVX6TS)                                    0.06       2.20 r
  U2444/Y (NAND2X2TS)                                     0.05       2.25 f
  alumux_self_fp29i_r_reg_24_/D (DFFNSRX1TS)              0.00       2.25 f
  data arrival time                                                  2.25

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_24_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.47      -0.47
  data required time                                                -0.47
  --------------------------------------------------------------------------
  data required time                                                -0.47
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U1446/Y (BUFX4TS)                                       0.15       0.62 r
  U1272/Y (OR2X6TS)                                       0.16       0.77 r
  U2167/Y (NAND4X4TS)                                     0.17       0.94 f
  U1437/Y (NOR2X4TS)                                      0.12       1.06 r
  U2797/Y (NAND4BX2TS)                                    0.13       1.19 f
  U1382/Y (OAI2BB1X4TS)                                   0.20       1.39 f
  U1455/Y (NOR3X2TS)                                      0.15       1.54 r
  U2159/Y (NAND3BX2TS)                                    0.21       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.87 r
  U1426/Y (NAND2X6TS)                                     0.08       1.95 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.23 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.23 f
  data arrival time                                                  2.23

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U2656/Y (CLKINVX12TS)                                   0.10       0.48 r
  U1458/Y (NOR2X6TS)                                      0.06       0.54 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.61 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1520/Y (CLKINVX12TS)                                   0.06       0.74 r
  U1519/Y (INVX8TS)                                       0.05       0.79 f
  U1473/Y (NAND2X4TS)                                     0.06       0.85 r
  U2107/Y (OAI2BB1X4TS)                                   0.08       0.93 f
  U1635/Y (INVX4TS)                                       0.08       1.00 r
  U1397/Y (NAND2X4TS)                                     0.07       1.07 f
  U1381/Y (NAND2X2TS)                                     0.08       1.15 r
  U2801/Y (NAND4X2TS)                                     0.16       1.32 f
  U1455/Y (NOR3X2TS)                                      0.22       1.54 r
  U2159/Y (NAND3BX2TS)                                    0.21       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.87 r
  U1426/Y (NAND2X6TS)                                     0.08       1.95 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.23 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.23 f
  data arrival time                                                  2.23

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2405/Y (CLKINVX12TS)                                   0.07       0.64 r
  U1384/Y (INVX16TS)                                      0.06       0.70 f
  U1471/Y (NAND2X6TS)                                     0.08       0.78 r
  U2139/Y (NAND4X4TS)                                     0.10       0.88 f
  U2484/Y (NAND2X2TS)                                     0.10       0.98 r
  U2788/Y (NAND4X2TS)                                     0.13       1.11 f
  U1409/Y (CLKINVX2TS)                                    0.09       1.20 r
  U1442/Y (NAND4X2TS)                                     0.15       1.35 f
  U2796/Y (NOR3X2TS)                                      0.21       1.55 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.87 r
  U1426/Y (NAND2X6TS)                                     0.08       1.95 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.23 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.23 f
  data arrival time                                                  2.23

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U2145/Y (NOR2X6TS)                                      0.09       0.45 f
  U1467/Y (CLKINVX12TS)                                   0.09       0.54 r
  U1468/Y (INVX6TS)                                       0.07       0.61 f
  U1276/Y (NAND2X4TS)                                     0.13       0.74 r
  U1403/Y (NAND3X8TS)                                     0.15       0.89 f
  U1402/Y (NAND2X4TS)                                     0.08       0.97 r
  U2788/Y (NAND4X2TS)                                     0.13       1.11 f
  U1409/Y (CLKINVX2TS)                                    0.09       1.20 r
  U1442/Y (NAND4X2TS)                                     0.15       1.35 f
  U2796/Y (NOR3X2TS)                                      0.21       1.55 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.87 r
  U1426/Y (NAND2X6TS)                                     0.08       1.95 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.23 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.23 f
  data arrival time                                                  2.23

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2466/Y (CLKINVX12TS)                                   0.10       0.47 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2410/Y (CLKINVX12TS)                                   0.07       0.63 r
  U1475/Y (INVX8TS)                                       0.06       0.69 f
  U1388/Y (NAND2X6TS)                                     0.09       0.78 r
  U1438/Y (NAND4X4TS)                                     0.13       0.92 f
  U2174/Y (NAND2X2TS)                                     0.12       1.04 r
  U1501/Y (NAND3X4TS)                                     0.11       1.15 f
  U1383/Y (NOR2X4TS)                                      0.14       1.30 r
  U1382/Y (OAI2BB1X4TS)                                   0.09       1.39 f
  U1455/Y (NOR3X2TS)                                      0.15       1.54 r
  U2159/Y (NAND3BX2TS)                                    0.21       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.87 r
  U1426/Y (NAND2X6TS)                                     0.08       1.95 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.23 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.23 f
  data arrival time                                                  2.23

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1396/Y (NOR2X6TS)                                      0.06       0.55 f
  U1469/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1470/Y (INVX12TS)                                      0.06       0.68 f
  U1433/Y (NAND2X8TS)                                     0.08       0.77 r
  U2134/Y (NAND4X4TS)                                     0.13       0.90 f
  U2385/Y (NAND2X2TS)                                     0.10       1.00 r
  U2788/Y (NAND4X2TS)                                     0.10       1.11 f
  U1409/Y (CLKINVX2TS)                                    0.09       1.20 r
  U1442/Y (NAND4X2TS)                                     0.15       1.35 f
  U2796/Y (NOR3X2TS)                                      0.21       1.55 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.87 r
  U1426/Y (NAND2X6TS)                                     0.08       1.95 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.23 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.23 f
  data arrival time                                                  2.23

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2466/Y (CLKINVX12TS)                                   0.10       0.47 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2410/Y (CLKINVX12TS)                                   0.07       0.63 r
  U1475/Y (INVX8TS)                                       0.06       0.69 f
  U1388/Y (NAND2X6TS)                                     0.09       0.78 r
  U1438/Y (NAND4X4TS)                                     0.13       0.92 f
  U2174/Y (NAND2X2TS)                                     0.12       1.04 r
  U1501/Y (NAND3X4TS)                                     0.11       1.15 f
  U1383/Y (NOR2X4TS)                                      0.14       1.30 r
  U1382/Y (OAI2BB1X4TS)                                   0.09       1.39 f
  U1455/Y (NOR3X2TS)                                      0.15       1.54 r
  U2159/Y (NAND3BX2TS)                                    0.21       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.87 r
  U1426/Y (NAND2X6TS)                                     0.08       1.95 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.23 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.23 f
  data arrival time                                                  2.23

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2410/Y (CLKINVX12TS)                                   0.07       0.63 r
  U1475/Y (INVX8TS)                                       0.06       0.70 f
  U1388/Y (NAND2X6TS)                                     0.09       0.79 r
  U1438/Y (NAND4X4TS)                                     0.13       0.92 f
  U2174/Y (NAND2X2TS)                                     0.12       1.04 r
  U1501/Y (NAND3X4TS)                                     0.11       1.16 f
  U1383/Y (NOR2X4TS)                                      0.14       1.30 r
  U1382/Y (OAI2BB1X4TS)                                   0.09       1.39 f
  U1455/Y (NOR3X2TS)                                      0.15       1.54 r
  U2159/Y (NAND3BX2TS)                                    0.21       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.87 r
  U1426/Y (NAND2X6TS)                                     0.08       1.95 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.23 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.23 f
  data arrival time                                                  2.23

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_24_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1458/Y (NOR2X6TS)                                      0.06       0.55 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1439/Y (NAND2X8TS)                                     0.07       0.76 r
  U1414/Y (NAND4X2TS)                                     0.15       0.90 f
  U2441/Y (NAND2X2TS)                                     0.13       1.04 r
  U1501/Y (NAND3X4TS)                                     0.13       1.17 f
  U1383/Y (NOR2X4TS)                                      0.14       1.31 r
  U1382/Y (OAI2BB1X4TS)                                   0.09       1.40 f
  U1455/Y (NOR3X2TS)                                      0.15       1.55 r
  U2159/Y (NAND3BX2TS)                                    0.21       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.97 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1407/Y (NOR2X6TS)                                      0.08       2.14 f
  U2112/Y (CLKINVX6TS)                                    0.06       2.19 r
  U2444/Y (NAND2X2TS)                                     0.05       2.25 f
  alumux_self_fp29i_r_reg_24_/D (DFFNSRX1TS)              0.00       2.25 f
  data arrival time                                                  2.25

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_24_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.47      -0.47
  data required time                                                -0.47
  --------------------------------------------------------------------------
  data required time                                                -0.47
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_24_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.34       0.34 r
  U2124/Y (INVX8TS)                                       0.08       0.43 f
  U2386/Y (CLKINVX12TS)                                   0.06       0.49 r
  U1458/Y (NOR2X6TS)                                      0.06       0.55 f
  U1466/Y (CLKINVX12TS)                                   0.07       0.62 r
  U1390/Y (INVX12TS)                                      0.07       0.68 f
  U1439/Y (NAND2X8TS)                                     0.07       0.76 r
  U1414/Y (NAND4X2TS)                                     0.15       0.90 f
  U2441/Y (NAND2X2TS)                                     0.13       1.04 r
  U1501/Y (NAND3X4TS)                                     0.13       1.17 f
  U1383/Y (NOR2X4TS)                                      0.14       1.31 r
  U1382/Y (OAI2BB1X4TS)                                   0.09       1.40 f
  U1455/Y (NOR3X2TS)                                      0.15       1.55 r
  U2159/Y (NAND3BX2TS)                                    0.21       1.76 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.88 r
  U1426/Y (NAND2X6TS)                                     0.08       1.97 f
  U1405/Y (NAND2X8TS)                                     0.09       2.06 r
  U1407/Y (NOR2X6TS)                                      0.08       2.14 f
  U2112/Y (CLKINVX6TS)                                    0.06       2.19 r
  U2444/Y (NAND2X2TS)                                     0.05       2.25 f
  alumux_self_fp29i_r_reg_24_/D (DFFNSRX1TS)              0.00       2.25 f
  data arrival time                                                  2.25

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_24_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.47      -0.47
  data required time                                                -0.47
  --------------------------------------------------------------------------
  data required time                                                -0.47
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.36       0.36 r
  U1454/Y (INVX12TS)                                      0.09       0.44 f
  U1425/Y (CLKINVX12TS)                                   0.06       0.51 r
  U1386/Y (NOR2X8TS)                                      0.07       0.57 f
  U2136/Y (CLKINVX12TS)                                   0.07       0.64 r
  U1522/Y (INVX2TS)                                       0.06       0.70 f
  U1524/Y (NAND2X1TS)                                     0.11       0.81 r
  U2430/Y (NAND4X2TS)                                     0.16       0.97 f
  U2784/Y (AOI22X2TS)                                     0.20       1.17 r
  U2785/Y (NAND4X2TS)                                     0.21       1.39 f
  U2796/Y (NOR3X2TS)                                      0.17       1.55 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.87 r
  U1426/Y (NAND2X6TS)                                     0.08       1.95 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.23 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.23 f
  data arrival time                                                  2.23

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_dly_r_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_1_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_1_/Q (DFFHQX8TS)                   0.37       0.37 f
  U2124/Y (INVX8TS)                                       0.10       0.46 r
  U2386/Y (CLKINVX12TS)                                   0.07       0.54 f
  U1458/Y (NOR2X6TS)                                      0.14       0.68 r
  U1466/Y (CLKINVX12TS)                                   0.11       0.79 f
  U1390/Y (INVX12TS)                                      0.10       0.89 r
  U1520/Y (CLKINVX12TS)                                   0.08       0.97 f
  U1519/Y (INVX8TS)                                       0.07       1.04 r
  U1473/Y (NAND2X4TS)                                     0.07       1.10 f
  U2107/Y (OAI2BB1X4TS)                                   0.08       1.18 r
  U1635/Y (INVX4TS)                                       0.06       1.25 f
  U1397/Y (NAND2X4TS)                                     0.07       1.31 r
  U1381/Y (NAND2X2TS)                                     0.08       1.40 f
  U2801/Y (NAND4X2TS)                                     0.14       1.53 r
  U1455/Y (NOR3X2TS)                                      0.12       1.65 f
  U2159/Y (NAND3BX2TS)                                    0.15       1.80 r
  U2158/Y (CLKINVX6TS)                                    0.14       1.94 f
  U1426/Y (NAND2X6TS)                                     0.10       2.04 r
  U1405/Y (NAND2X8TS)                                     0.09       2.13 f
  U1407/Y (NOR2X6TS)                                      0.15       2.28 r
  U1399/Y (NOR2X4TS)                                      0.09       2.37 f
  U2171/Y (AOI22X2TS)                                     0.12       2.49 r
  alumux_dly_r_reg_24_/D (DFFHQX4TS)                      0.00       2.49 r
  data arrival time                                                  2.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_dly_r_reg_24_/CK (DFFHQX4TS)                     0.00       0.00 r
  library setup time                                     -0.23      -0.23
  data required time                                                -0.23
  --------------------------------------------------------------------------
  data required time                                                -0.23
  data arrival time                                                 -2.49
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


  Startpoint: u_fpalu_s5_lzd_r_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: alumux_self_fp29i_r_reg_26_
            (falling edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  u_fpalu_s5_lzd_r_reg_0_/CK (DFFHQX8TS)                  0.00       0.00 r
  u_fpalu_s5_lzd_r_reg_0_/Q (DFFHQX8TS)                   0.38       0.38 f
  U1454/Y (INVX12TS)                                      0.10       0.48 r
  U2382/Y (NOR2X8TS)                                      0.09       0.56 f
  U2114/Y (NAND2X2TS)                                     0.11       0.68 r
  U1413/Y (NAND4X2TS)                                     0.20       0.88 f
  U2789/Y (NAND2X2TS)                                     0.13       1.01 r
  U1435/Y (NAND3X2TS)                                     0.12       1.13 f
  U1398/Y (CLKINVX2TS)                                    0.09       1.21 r
  U1442/Y (NAND4X2TS)                                     0.13       1.35 f
  U2796/Y (NOR3X2TS)                                      0.21       1.55 r
  U2159/Y (NAND3BX2TS)                                    0.19       1.75 f
  U2158/Y (CLKINVX6TS)                                    0.12       1.87 r
  U1426/Y (NAND2X6TS)                                     0.08       1.95 f
  U1405/Y (NAND2X8TS)                                     0.09       2.05 r
  U1404/Y (NOR2X6TS)                                      0.07       2.12 f
  U3195/Y (CLKINVX6TS)                                    0.05       2.17 r
  U2447/Y (NAND3X2TS)                                     0.07       2.23 f
  alumux_self_fp29i_r_reg_26_/D (DFFNSRX1TS)              0.00       2.23 f
  data arrival time                                                  2.23

  clock clk (fall edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  alumux_self_fp29i_r_reg_26_/CKN (DFFNSRX1TS)            0.00       0.00 f
  library setup time                                     -0.49      -0.49
  data required time                                                -0.49
  --------------------------------------------------------------------------
  data required time                                                -0.49
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -2.72


1
