Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_files/Vivado/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto a61a1a3b955f412db2eb444704a0bd52 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot phaser_datapath_tb_behav xil_defaultlib.phaser_datapath_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.phaser_datapath [phaser_datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.phaser_datapath_tb
Built simulation snapshot phaser_datapath_tb_behav
