

================================================================
== Synthesis Summary Report of 'dut'
================================================================
+ General Information: 
    * Date:           Fri Oct 17 21:59:00 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        dut.prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |                Modules                |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |      |    |           |           |     |
    |                & Loops                |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +---------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ dut                                  |  Timing|  -2.59|     1072|  5.361e+03|         -|     1073|     -|        no|     -|   -|  1202 (1%)|   800 (1%)|    -|
    | + dut_Pipeline_burst_loop_inner_loop  |  Timing|  -1.39|     1027|  3.902e+03|         -|     1027|     -|        no|     -|   -|  590 (~0%)|  300 (~0%)|    -|
    |  o burst_loop_inner_loop              |      II|   2.41|     1025|  3.894e+03|         4|        2|   512|       yes|     -|   -|          -|          -|    -|
    | + dut_Pipeline_residual_loop          |  Timing|  -2.59|       33|    165.033|         -|       33|     -|        no|     -|   -|   17 (~0%)|   99 (~0%)|    -|
    |  o residual_loop                      |       -|   2.41|       31|    155.031|         2|        1|    31|       yes|     -|   -|          -|          -|    -|
    +---------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------+-----------+---------------+-------+-------+-------+--------+-------+--------+
| Interface | Direction | Register Mode | TDATA | TKEEP | TLAST | TREADY | TSTRB | TVALID |
+-----------+-----------+---------------+-------+-------+-------+--------+-------+--------+
| in_s      | in        | both          | 32    | 4     | 1     | 1      | 4     | 1      |
+-----------+-----------+---------------+-------+-------+-------+--------+-------+--------+

* AP_MEMORY
+-------------+-----------+----------+
| Port        | Direction | Bitwidth |
+-------------+-----------+----------+
| mm_address0 | out       | 9        |
| mm_d0       | out       | 32       |
+-------------+-----------+----------+

* Other Ports
+------+---------+-----------+----------+
| Port | Mode    | Direction | Bitwidth |
+------+---------+-----------+----------+
| sz   | ap_none | in        | 64       |
+------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------------------------------------------------+
| Argument | Direction | Datatype                                                |
+----------+-----------+---------------------------------------------------------+
| in_s     | in        | stream<hls::axis<ap_uint<32>, 0, 0, 0, '8', false>, 0>& |
| mm       | out       | ap_uint<32>*                                            |
| sz       | in        | long long unsigned int                                  |
+----------+-----------+---------------------------------------------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+----------+
| Argument | HW Interface | HW Type   | HW Usage |
+----------+--------------+-----------+----------+
| in_s     | in_s         | interface |          |
| mm       | mm_address0  | port      | offset   |
| mm       | mm_ce0       | port      |          |
| mm       | mm_we0       | port      |          |
| mm       | mm_d0        | port      |          |
| sz       | sz           | port      |          |
+----------+--------------+-----------+----------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------+-----+--------+---------------+--------+----------+---------+
| Name                                  | DSP | Pragma | Variable      | Op     | Impl     | Latency |
+---------------------------------------+-----+--------+---------------+--------+----------+---------+
| + dut                                 | 0   |        |               |        |          |         |
|   icmp_ln22_fu_121_p2                 |     |        | icmp_ln22     | setne  | auto     | 0       |
|   add_32ns_32ns_32_2_1_U20            |     |        | nBlks         | add    | fabric   | 1       |
|   sub_32ns_32ns_32_2_1_U21            |     |        | sub_ln23      | sub    | fabric   | 1       |
|   sub_ln23_1_fu_186_p2                |     |        | sub_ln23_1    | sub    | fabric   | 0       |
|   nBurst_fu_200_p3                    |     |        | nBurst        | select | auto_sel | 0       |
|   icmp_ln28_fu_209_p2                 |     |        | icmp_ln28     | setgt  | auto     | 0       |
|   empty_fu_227_p2                     |     |        | empty         | setgt  | auto     | 0       |
|   empty_17_fu_232_p3                  |     |        | empty_17      | select | auto_sel | 0       |
|   select_ln43_fu_253_p3               |     |        | select_ln43   | select | auto_sel | 0       |
|   sub_ln43_fu_194_p2                  |     |        | sub_ln43      | sub    | fabric   | 0       |
|   select_ln43_1_fu_221_p3             |     |        | select_ln43_1 | select | auto_sel | 0       |
|  + dut_Pipeline_burst_loop_inner_loop | 0   |        |               |        |          |         |
|    icmp_30ns_30ns_1_2_1_U1            |     |        | icmp_ln28     | seteq  | auto     | 1       |
|    add_30ns_30ns_30_2_1_U2            |     |        | add_ln28_1    | add    | fabric   | 1       |
|    or_ln25_fu_203_p2                  |     |        | or_ln25       | or     | auto     | 0       |
|    select_ln28_fu_209_p3              |     |        | select_ln28   | select | auto_sel | 0       |
|    add_ln38_fu_261_p2                 |     |        | add_ln38      | add    | fabric   | 0       |
|    add_ln32_fu_226_p2                 |     |        | add_ln32      | add    | fabric   | 0       |
|    j_3_fu_267_p3                      |     |        | j_3           | select | auto_sel | 0       |
|    add_32ns_32ns_32_2_1_U3            |     |        | add_ln28      | add    | fabric   | 1       |
|  + dut_Pipeline_residual_loop         | 0   |        |               |        |          |         |
|    icmp_ln45_fu_124_p2                |     |        | icmp_ln45     | setlt  | auto     | 0       |
|    add_ln45_fu_130_p2                 |     |        | add_ln45      | add    | fabric   | 0       |
|    add_ln49_fu_154_p2                 |     |        | add_ln49      | add    | fabric   | 0       |
+---------------------------------------+-----+--------+---------------+--------+----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------------+------------------------+--------------------------------------------------------------------------------------+
| Type           | Options                | Location                                                                             |
+----------------+------------------------+--------------------------------------------------------------------------------------+
| interface      | m_axi port=mm depth=32 | ../../include/xf_data_mover/store_stream_to_master.hpp:19 in storestreamtomaster, mm |
| loop_tripcount | min=1 max=32           | ../../include/xf_data_mover/store_stream_to_master.hpp:29 in storestreamtomaster     |
| pipeline       | II=1                   | ../../include/xf_data_mover/store_stream_to_master.hpp:33 in storestreamtomaster     |
| unroll         | factor=2               | ../../include/xf_data_mover/store_stream_to_master.hpp:34 in storestreamtomaster     |
| pipeline       | II=1                   | ../../include/xf_data_mover/store_stream_to_master.hpp:46 in storestreamtomaster     |
| interface      | m_axi port=mm depth=32 | ../../include/xf_data_mover/store_stream_to_master.hpp:63 in storestreamtomaster, mm |
| loop_tripcount | min=1 max=32           | ../../include/xf_data_mover/store_stream_to_master.hpp:74 in storestreamtomaster     |
| pipeline       | II=1                   | ../../include/xf_data_mover/store_stream_to_master.hpp:77 in storestreamtomaster     |
| unroll         | factor=2               | ../../include/xf_data_mover/store_stream_to_master.hpp:78 in storestreamtomaster     |
| pipeline       | II=1                   | ../../include/xf_data_mover/store_stream_to_master.hpp:92 in storestreamtomaster     |
| interface      | axis port = in_s       | test_store_stream_to_master.cpp:31 in dut                                            |
+----------------+------------------------+--------------------------------------------------------------------------------------+


