

================================================================
== Vivado HLS Report for 'cnn_top'
================================================================
* Date:           Fri Jan  9 14:45:43 2026

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Cnn_Hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    10.283|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16220|  16220|  16220|  16220|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  16218|  16218|        37|         18|          1|   900|    yes   |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      9|       -|      -|
|Expression       |        -|      -|       0|   1303|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      -|     687|    909|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    338|
|Register         |        -|      -|    1312|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      9|    1999|   2550|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      4|       1|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+-----------------------+---------+-------+-----+-----+
    |         Instance        |         Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+-----------------------+---------+-------+-----+-----+
    |cnn_top_control_s_axi_U  |cnn_top_control_s_axi  |        0|      0|  150|  232|
    |cnn_top_gmem_m_axi_U     |cnn_top_gmem_m_axi     |        2|      0|  537|  677|
    +-------------------------+-----------------------+---------+-------+-----+-----+
    |Total                    |                       |        2|      0|  687|  909|
    +-------------------------+-----------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |cnn_top_mac_muladcud_U2  |cnn_top_mac_muladcud  | i0 + i1 * i2 |
    |cnn_top_mac_muladcud_U4  |cnn_top_mac_muladcud  | i0 + i1 * i2 |
    |cnn_top_mac_muladcud_U6  |cnn_top_mac_muladcud  | i0 + i1 * i2 |
    |cnn_top_mac_muladcud_U8  |cnn_top_mac_muladcud  | i0 + i1 * i2 |
    |cnn_top_mac_muladcud_U9  |cnn_top_mac_muladcud  | i0 * i1 + i2 |
    |cnn_top_mul_mul_1bkb_U1  |cnn_top_mul_mul_1bkb  |    i0 * i1   |
    |cnn_top_mul_mul_1bkb_U3  |cnn_top_mul_mul_1bkb  |    i0 * i1   |
    |cnn_top_mul_mul_1bkb_U5  |cnn_top_mul_mul_1bkb  |    i0 * i1   |
    |cnn_top_mul_mul_1bkb_U7  |cnn_top_mul_mul_1bkb  |    i0 * i1   |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |i_1_mid1_fu_627_p2                 |     +    |      0|  0|  15|           2|           5|
    |i_s_fu_613_p2                      |     +    |      0|  0|  15|           1|           5|
    |indvar_flatten_next_fu_593_p2      |     +    |      0|  0|  14|          10|           1|
    |input_V2_sum1_fu_790_p2            |     +    |      0|  0|  71|          64|          64|
    |input_V2_sum2_fu_853_p2            |     +    |      0|  0|  39|          32|          32|
    |input_V2_sum3_fu_742_p2            |     +    |      0|  0|  71|          64|          64|
    |input_V2_sum4_fu_811_p2            |     +    |      0|  0|  71|          64|          64|
    |input_V2_sum5_fu_881_p2            |     +    |      0|  0|  39|          32|          32|
    |input_V2_sum6_fu_769_p2            |     +    |      0|  0|  71|          64|          64|
    |input_V2_sum7_fu_832_p2            |     +    |      0|  0|  71|          64|          64|
    |input_V2_sum8_fu_906_p2            |     +    |      0|  0|  39|          32|          32|
    |input_V2_sum_fu_667_p2             |     +    |      0|  0|  71|          64|          64|
    |j_1_fu_726_p2                      |     +    |      0|  0|  15|           1|           5|
    |kernel_V6_sum1_fu_507_p2           |     +    |      0|  0|  39|          32|           3|
    |kernel_V6_sum2_fu_523_p2           |     +    |      0|  0|  39|          32|           3|
    |kernel_V6_sum3_fu_539_p2           |     +    |      0|  0|  39|          32|           3|
    |kernel_V6_sum4_fu_555_p2           |     +    |      0|  0|  39|          32|           3|
    |kernel_V6_sum5_fu_571_p2           |     +    |      0|  0|  39|          32|           4|
    |kernel_V6_sum8_fu_475_p2           |     +    |      0|  0|  39|          32|           2|
    |kernel_V6_sum9_fu_491_p2           |     +    |      0|  0|  39|          32|           2|
    |kernel_V6_sum_fu_459_p2            |     +    |      0|  0|  39|          32|           1|
    |output_V4_sum_fu_715_p2            |     +    |      0|  0|  15|          64|          64|
    |sum_V_2_2_cast_fu_960_p2           |     +    |      0|  0|  15|          15|          15|
    |sum_V_2_2_fu_943_p2                |     +    |      0|  0|  15|          16|          16|
    |tmp10_fu_934_p2                    |     +    |      0|  0|  15|          16|          16|
    |tmp7_fu_927_p2                     |     +    |      0|  0|  23|          16|          16|
    |tmp_12_fu_709_p2                   |     +    |      0|  0|  15|          64|          64|
    |tmp_14_fu_956_p2                   |     +    |      0|  0|  15|          15|          15|
    |tmp_15_fu_938_p2                   |     +    |      0|  0|  21|          15|          15|
    |tmp_6_2_mid2_v_fu_649_p2           |     +    |      0|  0|  15|           5|           5|
    |tmp_9_0_2_fu_753_p2                |     +    |      0|  0|  15|           2|           5|
    |tmp_4_fu_700_p2                    |     -    |      0|  0|  71|          64|          64|
    |ap_block_pp0_stage10_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage10_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage11_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage14_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage15_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage16_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage17_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage8_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state21_pp0_stage1_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state32_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state33_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state38_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1003                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1016                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1029                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1042                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1053                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1066                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1079                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1092                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1105                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1118                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1131                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1657                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1661                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_916                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_930                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_940                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_952                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_964                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_976                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_988                   |    and   |      0|  0|   2|           1|           1|
    |exitcond_flatten_fu_587_p2         |   icmp   |      0|  0|  13|          10|           8|
    |exitcond_fu_599_p2                 |   icmp   |      0|  0|  11|           5|           3|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage12_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage13_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001          |    or    |      0|  0|   2|           1|           1|
    |j_mid2_fu_605_p3                   |  select  |      0|  0|   5|           1|           1|
    |p_s_fu_965_p3                      |  select  |      0|  0|  15|           1|           1|
    |p_v_fu_633_p3                      |  select  |      0|  0|   5|           1|           5|
    |tmp_6_2_mid2_v_v_cas_fu_641_p3     |  select  |      0|  0|   2|           1|           2|
    |tmp_mid2_v_fu_619_p3               |  select  |      0|  0|   5|           1|           5|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|1303|        1112|         887|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+-----+-----------+-----+-----------+
    |                   Name                  | LUT | Input Size| Bits| Total Bits|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                |  101|         21|    1|         21|
    |ap_enable_reg_pp0_iter1                  |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                  |    9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_385_p4               |    9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten_phi_fu_374_p4  |    9|          2|   10|         20|
    |ap_phi_mux_j_phi_fu_396_p4               |    9|          2|    5|         10|
    |ap_sig_ioackin_gmem_ARREADY              |    9|          2|    1|          2|
    |ap_sig_ioackin_gmem_AWREADY              |    9|          2|    1|          2|
    |ap_sig_ioackin_gmem_WREADY               |    9|          2|    1|          2|
    |gmem_ARADDR                              |   93|         19|   32|        608|
    |gmem_blk_n_AR                            |    9|          2|    1|          2|
    |gmem_blk_n_AW                            |    9|          2|    1|          2|
    |gmem_blk_n_B                             |    9|          2|    1|          2|
    |gmem_blk_n_R                             |    9|          2|    1|          2|
    |gmem_blk_n_W                             |    9|          2|    1|          2|
    |i_reg_381                                |    9|          2|    5|         10|
    |indvar_flatten_reg_370                   |    9|          2|   10|         20|
    |j_reg_392                                |    9|          2|    5|         10|
    +-----------------------------------------+-----+-----------+-----+-----------+
    |Total                                    |  338|         72|   83|        729|
    +-----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |  20|   0|   20|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_ARREADY              |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_AWREADY              |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_WREADY               |   1|   0|    1|          0|
    |exitcond_flatten_reg_1099                |   1|   0|    1|          0|
    |exitcond_flatten_reg_1099_pp0_iter1_reg  |   1|   0|    1|          0|
    |gmem_addr_10_read_reg_1258               |  16|   0|   16|          0|
    |gmem_addr_10_reg_1177                    |  32|   0|   32|          0|
    |gmem_addr_11_read_reg_1293               |  16|   0|   16|          0|
    |gmem_addr_11_reg_1220                    |  32|   0|   32|          0|
    |gmem_addr_12_reg_1146                    |  32|   0|   32|          0|
    |gmem_addr_12_reg_1146_pp0_iter1_reg      |  32|   0|   32|          0|
    |gmem_addr_13_read_reg_1210               |  16|   0|   16|          0|
    |gmem_addr_13_reg_1159                    |  32|   0|   32|          0|
    |gmem_addr_14_read_reg_1268               |  16|   0|   16|          0|
    |gmem_addr_14_reg_1183                    |  32|   0|   32|          0|
    |gmem_addr_15_read_reg_1313               |  16|   0|   16|          0|
    |gmem_addr_15_reg_1246                    |  32|   0|   32|          0|
    |gmem_addr_16_read_reg_1226               |  16|   0|   16|          0|
    |gmem_addr_16_reg_1171                    |  32|   0|   32|          0|
    |gmem_addr_17_read_reg_1283               |  16|   0|   16|          0|
    |gmem_addr_17_reg_1189                    |  32|   0|   32|          0|
    |gmem_addr_18_read_reg_1328               |  16|   0|   16|          0|
    |gmem_addr_18_reg_1252                    |  32|   0|   32|          0|
    |gmem_addr_1_read_reg_1215                |  16|   0|   16|          0|
    |gmem_addr_1_reg_1051                     |  32|   0|   32|          0|
    |gmem_addr_2_read_reg_1241                |  16|   0|   16|          0|
    |gmem_addr_2_reg_1057                     |  32|   0|   32|          0|
    |gmem_addr_3_read_reg_1263                |  16|   0|   16|          0|
    |gmem_addr_3_reg_1063                     |  32|   0|   32|          0|
    |gmem_addr_4_read_reg_1273                |  16|   0|   16|          0|
    |gmem_addr_4_reg_1069                     |  32|   0|   32|          0|
    |gmem_addr_5_read_reg_1288                |  16|   0|   16|          0|
    |gmem_addr_5_reg_1075                     |  32|   0|   32|          0|
    |gmem_addr_6_read_reg_1308                |  16|   0|   16|          0|
    |gmem_addr_6_reg_1081                     |  32|   0|   32|          0|
    |gmem_addr_7_read_reg_1318                |  16|   0|   16|          0|
    |gmem_addr_7_reg_1087                     |  32|   0|   32|          0|
    |gmem_addr_8_read_reg_1333                |  16|   0|   16|          0|
    |gmem_addr_8_reg_1093                     |  32|   0|   32|          0|
    |gmem_addr_9_read_reg_1195                |  16|   0|   16|          0|
    |gmem_addr_9_reg_1140                     |  32|   0|   32|          0|
    |gmem_addr_read_reg_1200                  |  16|   0|   16|          0|
    |gmem_addr_reg_1023                       |  31|   0|   32|          1|
    |i_reg_381                                |   5|   0|    5|          0|
    |indvar_flatten_next_reg_1103             |  10|   0|   10|          0|
    |indvar_flatten_reg_370                   |  10|   0|   10|          0|
    |j_1_reg_1152                             |   5|   0|    5|          0|
    |j_mid2_reg_1108                          |   5|   0|    5|          0|
    |j_reg_392                                |   5|   0|    5|          0|
    |p_1_1_1_reg_1278                         |  16|   0|   16|          0|
    |p_1_2_1_reg_1323                         |  16|   0|   16|          0|
    |p_1_2_2_reg_1348                         |  16|   0|   16|          0|
    |p_1_reg_1205                             |  16|   0|   16|          0|
    |p_s_reg_1368                             |  15|   0|   15|          0|
    |p_v_reg_1126                             |   5|   0|    5|          0|
    |tmp5_reg_1231                            |  16|   0|   16|          0|
    |tmp6_reg_1353                            |  16|   0|   16|          0|
    |tmp7_reg_1343                            |  16|   0|   16|          0|
    |tmp9_reg_1298                            |  16|   0|   16|          0|
    |tmp_15_reg_1358                          |  15|   0|   15|          0|
    |tmp_25_reg_1303                          |  15|   0|   15|          0|
    |tmp_26_reg_1338                          |  15|   0|   15|          0|
    |tmp_28_reg_1236                          |  15|   0|   15|          0|
    |tmp_29_reg_1363                          |   1|   0|    1|          0|
    |tmp_5_reg_1029                           |  31|   0|   64|         33|
    |tmp_6_2_mid2_v_reg_1133                  |   5|   0|    5|          0|
    |tmp_6_cast_reg_1044                      |  31|   0|   32|          1|
    |tmp_6_reg_1034                           |  31|   0|   64|         33|
    |tmp_9_0_2_reg_1165                       |   5|   0|    5|          0|
    |tmp_mid2_v_reg_1117                      |   5|   0|    5|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |1312|   0| 1380|         68|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_AWADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |    scalar    |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_ARADDR   |  in |    6|    s_axi   |    control   |    scalar    |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |    scalar    |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |    scalar    |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |    scalar    |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |    scalar    |
|ap_clk                 |  in |    1| ap_ctrl_hs |    cnn_top   | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    cnn_top   | return value |
|interrupt              | out |    1| ap_ctrl_hs |    cnn_top   | return value |
|m_axi_gmem_AWVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR      | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID     | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY     |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR      | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN       | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST     | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT      | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS       | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION    | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA       |  in |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP       |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID         |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER       |  in |    1|    m_axi   |     gmem     |    pointer   |
+-----------------------+-----+-----+------------+--------------+--------------+

