Tiantao Lu , Ankur Srivastava, Gated low-power clock tree synthesis for 3D-ICs, Proceedings of the 2014 international symposium on Low power electronics and design, August 11-13, 2014, La Jolla, California, USA
Shih-Hsu Huang , Wen-Pin Tu , Chia-Ming Chang , Song-Bin Pan, Low-power anti-aging zero skew clock gating, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.18 n.2, p.1-37, March 2013
Hyungjung Seo , Juyeon Kim , Minseok Kang , Taewhan Kim, Synthesis for Power-Aware Clock Spines, Proceedings of the IEEE/ACM International Conference on Computer-Aided Design, p.126-131, November 02-06, 2015, Austin, TX, USA
Jingwei Lu , Wing-Kai Chow , Chiu-Wing Sham, Clock network synthesis with concurrent gate insertion, Proceedings of the 20th international conference on Integrated circuit and system design: power and timing modeling, optimization and simulation, September 07-10, 2010, Grenoble, France
Matthew R. Guthaus , Gustavo Wilke , Ricardo Reis, Revisiting automated physical synthesis of high-performance clock networks, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.18 n.2, p.1-27, March 2013
Jingwei Lu , Wing-Kai Chow , Chiu-Wing Sham, Fast power- and slew-aware gated clock tree synthesis, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.11, p.2094-2103, November 2012
Laung-Terng Wang , Yao-Wen Chang , Kwang-Ting (Tim) Cheng, Electronic Design Automation: Synthesis, Verification, and Test, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2009
