============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Apr 04 2022  12:39:11 am
  Module:                 min
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (5438 ps) Late External Delay Assertion at pin y
          Group: aclk
     Startpoint: (R) b
          Clock: (R) aclk
       Endpoint: (R) y
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     162                  
             Slack:=    5438                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_2_1 
  output_delay             2000            chip.sdc_line_8     

#--------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------
  b              -       -     R     (arrival)                 1  0.6     0     0    2000    (-,-) 
  g543__8246/Y   -       A->Y  F     NOR2xp33_ASAP7_75t_R      2  1.7    39    21    2021    (-,-) 
  g541__1617/Y   -       A->Y  R     MAJIxp5_ASAP7_75t_R       1 15.3   268   139    2161    (-,-) 
  y              -       -     R     (port)                    -    -     -     1    2162    (-,-) 
#--------------------------------------------------------------------------------------------------



Path 2: MET (7440 ps) Setup Check with Pin counter_reg[3]/CLK->D
          Group: aclk
     Startpoint: (F) b
          Clock: (R) aclk
       Endpoint: (R) counter_reg[3]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     161                  
             Slack:=    7440                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_2_1 

#---------------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  b                -       -      F     (arrival)                     1  0.6     0     0    2000    (-,-) 
  g543__8246/Y     -       A->Y   R     NOR2xp33_ASAP7_75t_R          2  1.7    48    25    2025    (-,-) 
  g540__2802/Y     -       B->Y   F     OAI21xp5_ASAP7_75t_R          2  1.4    32    24    2048    (-,-) 
  g538__3680/Y     -       B->Y   F     AND2x2_ASAP7_75t_R            2  1.6    11    29    2077    (-,-) 
  g536__5526/Y     -       B->Y   R     NAND2xp5_ASAP7_75t_R          2  1.5    29    16    2093    (-,-) 
  g535/Y           -       A->Y   F     INVxp67_ASAP7_75t_R           1  1.2    19    17    2110    (-,-) 
  g2/CON           -       B->CON R     HAxp5_ASAP7_75t_R             1  1.3    33    21    2131    (-,-) 
  g528__2398/Y     -       B->Y   R     XOR2xp5_ASAP7_75t_R           1  0.9    30    30    2161    (-,-) 
  counter_reg[3]/D -       -      R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2161    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 3: MET (7459 ps) Setup Check with Pin counter_reg[2]/CLK->D
          Group: aclk
     Startpoint: (R) b
          Clock: (R) aclk
       Endpoint: (R) counter_reg[2]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     142                  
             Slack:=    7459                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_2_1 

#----------------------------------------------------------------------------------------------------------
#  Timing Point    Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------
  b                -       -       R     (arrival)                     1  0.6     0     0    2000    (-,-) 
  g543__8246/Y     -       A->Y    F     NOR2xp33_ASAP7_75t_R          2  1.7    39    21    2021    (-,-) 
  g540__2802/Y     -       B->Y    R     OAI21xp5_ASAP7_75t_R          2  1.4    39    22    2044    (-,-) 
  g538__3680/Y     -       B->Y    R     AND2x2_ASAP7_75t_R            2  1.6    13    29    2073    (-,-) 
  g536__5526/Y     -       B->Y    F     NAND2xp5_ASAP7_75t_R          2  1.5    25    16    2089    (-,-) 
  g535/Y           -       A->Y    R     INVxp67_ASAP7_75t_R           1  1.1    21    18    2107    (-,-) 
  g2/CON           -       B->CON  F     HAxp5_ASAP7_75t_R             1  1.2    29    20    2126    (-,-) 
  g2/SN            -       CON->SN R     HAxp5_ASAP7_75t_R             1  0.9    28    16    2142    (-,-) 
  counter_reg[2]/D -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2142    (-,-) 
#----------------------------------------------------------------------------------------------------------



Path 4: MET (7491 ps) Setup Check with Pin counter_reg[0]/CLK->D
          Group: aclk
     Startpoint: (F) b
          Clock: (R) aclk
       Endpoint: (R) counter_reg[0]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -2                  
       Uncertainty:-     400                  
     Required Time:=    9602                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     111                  
             Slack:=    7491                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_2_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  b                -       -     F     (arrival)                     1  0.6     0     0    2000    (-,-) 
  g543__8246/Y     -       A->Y  R     NOR2xp33_ASAP7_75t_R          2  1.7    48    25    2025    (-,-) 
  g540__2802/Y     -       B->Y  F     OAI21xp5_ASAP7_75t_R          2  1.4    32    24    2048    (-,-) 
  g539/Y           -       A->Y  R     INVxp67_ASAP7_75t_R           2  1.5    28    23    2071    (-,-) 
  g537__6783/Y     -       B->Y  F     AOI211xp5_ASAP7_75t_R         1  0.8    29    18    2089    (-,-) 
  g533__8428/Y     -       B->Y  R     AOI21xp5_ASAP7_75t_R          1  0.9    27    22    2111    (-,-) 
  counter_reg[0]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2111    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 5: MET (7497 ps) Setup Check with Pin counter_reg[1]/CLK->D
          Group: aclk
     Startpoint: (R) b
          Clock: (R) aclk
       Endpoint: (R) counter_reg[1]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -2                  
       Uncertainty:-     400                  
     Required Time:=    9602                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     105                  
             Slack:=    7497                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_2_1 

#--------------------------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  b                -       -     R     (arrival)                     1  0.6     0     0    2000    (-,-) 
  g543__8246/Y     -       A->Y  F     NOR2xp33_ASAP7_75t_R          2  1.7    39    21    2021    (-,-) 
  g540__2802/Y     -       B->Y  R     OAI21xp5_ASAP7_75t_R          2  1.4    39    22    2044    (-,-) 
  g538__3680/Y     -       B->Y  R     AND2x2_ASAP7_75t_R            2  1.6    13    29    2073    (-,-) 
  g536__5526/Y     -       B->Y  F     NAND2xp5_ASAP7_75t_R          2  1.5    25    16    2089    (-,-) 
  g534__4319/Y     -       B->Y  R     OAI21xp5_ASAP7_75t_R          1  0.9    25    16    2105    (-,-) 
  counter_reg[1]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2105    (-,-) 
#--------------------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

