OpenROAD v2.0-3879-g0b8b7ae25 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/foobar/tmp/merged.unpadded.nom.lef
[INFO ODB-0223]     Created 13 technology layers
[INFO ODB-0224]     Created 25 technology vias
[INFO ODB-0225]     Created 442 library cells
[INFO ODB-0226] Finished LEF file:  /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/foobar/tmp/merged.unpadded.nom.lef
[INFO ODB-0127] Reading DEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/foobar/tmp/floorplan/7-pdn.def
[INFO ODB-0128] Design: adc_clkgen_with_edgedetect
[INFO ODB-0130]     Created 7 pins.
[INFO ODB-0131]     Created 214 components and 927 component-terminals.
[INFO ODB-0132]     Created 4 special nets and 718 connections.
[INFO ODB-0133]     Created 106 nets and 209 connections.
[INFO ODB-0134] Finished DEF file: /foss/designs/SKY130_SAR-ADC/openlane/adc_clkgen_with_edgedetect/runs/foobar/tmp/floorplan/7-pdn.def
[INFO]: Setting RC values...
[INFO]: Setting signal min routing layer to: met1 and clock min routing layer to met1. 
[INFO]: Setting signal max routing layer to: met4 and clock max routing layer to met4. 
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 460 2720
[INFO GPL-0004] CoreAreaLxLy: 5520 10880
[INFO GPL-0005] CoreAreaUxUy: 89240 68000
[INFO GPL-0006] NumInstances: 214
[INFO GPL-0007] NumPlaceInstances: 103
[INFO GPL-0008] NumFixedInstances: 111
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 106
[INFO GPL-0011] NumPins: 214
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 95000 80000
[INFO GPL-0014] CoreAreaLxLy: 5520 10880
[INFO GPL-0015] CoreAreaUxUy: 89240 68000
[INFO GPL-0016] CoreArea: 4782086400
[INFO GPL-0017] NonPlaceInstsArea: 243984000
[INFO GPL-0018] PlaceInstsArea: 2524921600
[INFO GPL-0019] Util(%): 55.64
[INFO GPL-0020] StdInstsArea: 2524921600
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00000348 HPWL: 1879784
[InitialPlace]  Iter: 2 CG residual: 0.00001169 HPWL: 1636396
[InitialPlace]  Iter: 3 CG residual: 0.00000269 HPWL: 1651735
[InitialPlace]  Iter: 4 CG residual: 0.00000428 HPWL: 1656153
[InitialPlace]  Iter: 5 CG residual: 0.00000182 HPWL: 1654527
[INFO GPL-0031] FillerInit: NumGCells: 129
[INFO GPL-0032] FillerInit: NumGNets: 106
[INFO GPL-0033] FillerInit: NumGPins: 214
[INFO GPL-0023] TargetDensity: 0.70
[INFO GPL-0024] AveragePlaceInstArea: 24513801
[INFO GPL-0025] IdealBinArea: 35019716
[INFO GPL-0026] IdealBinCnt: 136
[INFO GPL-0027] TotalBinArea: 4782086400
[INFO GPL-0028] BinCnt: 8 8
[INFO GPL-0029] BinSize: 10465 7140
[INFO GPL-0030] NumBins: 64
[NesterovSolve] Iter: 1 overflow: 0.457223 HPWL: 827008
[INFO GPL-0100] worst slack 1e+30
[WARNING GPL-0102] No slacks found. Timing-driven mode disabled.
[NesterovSolve] Snapshot saved at iter = 0
[NesterovSolve] Iter: 10 overflow: 0.408392 HPWL: 847712
[NesterovSolve] Iter: 20 overflow: 0.387854 HPWL: 849320
[NesterovSolve] Iter: 30 overflow: 0.37302 HPWL: 844194
[NesterovSolve] Iter: 40 overflow: 0.358224 HPWL: 840183
[NesterovSolve] Iter: 50 overflow: 0.361666 HPWL: 838493
[NesterovSolve] Iter: 60 overflow: 0.367129 HPWL: 837959
[NesterovSolve] Iter: 70 overflow: 0.384888 HPWL: 837643
[NesterovSolve] Iter: 80 overflow: 0.392573 HPWL: 836793
[NesterovSolve] Iter: 90 overflow: 0.394593 HPWL: 836296
[NesterovSolve] Iter: 100 overflow: 0.394852 HPWL: 836297
[NesterovSolve] Iter: 110 overflow: 0.393687 HPWL: 836381
[NesterovSolve] Iter: 120 overflow: 0.391782 HPWL: 836958
[NesterovSolve] Iter: 130 overflow: 0.389507 HPWL: 838638
[NesterovSolve] Iter: 140 overflow: 0.383466 HPWL: 841127
[NesterovSolve] Iter: 150 overflow: 0.363485 HPWL: 844209
[NesterovSolve] Iter: 160 overflow: 0.335527 HPWL: 848041
[NesterovSolve] Iter: 170 overflow: 0.322302 HPWL: 852068
[NesterovSolve] Iter: 180 overflow: 0.30259 HPWL: 856185
[NesterovSolve] Iter: 190 overflow: 0.279691 HPWL: 860571
[NesterovSolve] Iter: 200 overflow: 0.260575 HPWL: 861654
[NesterovSolve] Iter: 210 overflow: 0.241301 HPWL: 863994
[NesterovSolve] Iter: 220 overflow: 0.22185 HPWL: 866149
[NesterovSolve] Iter: 230 overflow: 0.202929 HPWL: 867945
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 6900 6900
[INFO GPL-0038] TileCnt: 13 11
[INFO GPL-0039] numRoutingLayers: 6
[INFO GPL-0040] NumTiles: 143
[INFO GPL-0063] TotalRouteOverflowH2: 0.0
[INFO GPL-0064] TotalRouteOverflowV2: 0.0
[INFO GPL-0065] OverflowTileCnt2: 0
[INFO GPL-0066] 0.5%RC: 1.0
[INFO GPL-0067] 1.0%RC: 0.9833333293596903
[INFO GPL-0068] 2.0%RC: 0.949999988079071
[INFO GPL-0069] 5.0%RC: 0.8583333343267441
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 0.9916667
[NesterovSolve] Iter: 240 overflow: 0.183786 HPWL: 869933
[NesterovSolve] Iter: 250 overflow: 0.1748 HPWL: 870850
[NesterovSolve] Iter: 260 overflow: 0.1591 HPWL: 872611
[NesterovSolve] Iter: 270 overflow: 0.139236 HPWL: 877310
[NesterovSolve] Iter: 280 overflow: 0.131604 HPWL: 877528
[NesterovSolve] Iter: 290 overflow: 0.110693 HPWL: 877262
[NesterovSolve] Finished with Overflow: 0.098861
###############################################################################
# Created by write_sdc
# Fri Sep  9 12:12:54 2022
###############################################################################
current_design adc_clkgen_with_edgedetect
###############################################################################
# Timing Constraints
###############################################################################
create_clock -name clk -period 10.0000 
set_clock_uncertainty 0.2500 clk
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {comp_trig}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {ena_in}]
set_input_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {start_conv}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {clk_comp}]
set_output_delay 2.0000 -clock [get_clocks {clk}] -add_delay [get_ports {clk_dig}]
###############################################################################
# Environment
###############################################################################
set_load -pin_load 0.0334 [get_ports {clk_comp}]
set_load -pin_load 0.0334 [get_ports {clk_dig}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {comp_trig}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {ena_in}]
set_driving_cell -lib_cell sky130_fd_sc_hd__inv_2 -pin {Y} -input_transition_rise 0.0000 -input_transition_fall 0.0000 [get_ports {start_conv}]
set_timing_derate -early 0.9500
set_timing_derate -late 1.0500
###############################################################################
# Design Rules
###############################################################################
set_max_fanout 5.0000 [current_design]
[INFO]: Setting RC values...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
No paths found.
min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
No paths found.
max_report_end
check_report

===========================================================================
report_checks -unconstrained
============================================================================
Startpoint: start_conv (input port clocked by clk)
Endpoint: clkgen.delay_100ns_3.genblk1[1].delay_unit/in (internal pin)
Path Group: (none)
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          2.00    2.00 v input external delay
                  0.02    0.01    2.01 v start_conv (in)
     2    0.01                           start_conv (net)
                  0.02    0.00    2.01 v _2_/B (sky130_fd_sc_hd__and2b_2)
                  0.04    0.18    2.19 v _2_/X (sky130_fd_sc_hd__and2b_2)
     1    0.00                           _0_ (net)
                  0.04    0.00    2.19 v _3_/A2 (sky130_fd_sc_hd__o21ba_2)
                  0.04    0.20    2.39 v _3_/X (sky130_fd_sc_hd__o21ba_2)
     1    0.00                           clkgen.delay_100ns_3._intsig_a_[1] (net)
                  0.04    0.00    2.39 v clkgen.delay_100ns_3.genblk1[1].delay_unit/in (sky130_mm_sc_hd_dly5ns)
                                  2.39   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



===========================================================================
report_checks --slack_max -0.01
============================================================================
No paths found.
check_report_end
check_slew

===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================
check_slew_end
tns_report

===========================================================================
 report_tns
============================================================================
tns 0.00
tns_report_end
wns_report

===========================================================================
 report_wns
============================================================================
wns 0.00
wns_report_end
worst_slack

===========================================================================
 report_worst_slack -max (Setup)
============================================================================
worst slack INF

===========================================================================
 report_worst_slack -min (Hold)
============================================================================
worst slack INF
worst_slack_end
clock_skew

===========================================================================
 report_clock_skew
============================================================================
Clock clk
No launch/capture paths found.

clock_skew_end
power_report

===========================================================================
 report_power
============================================================================
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          6.10e-07   3.13e-07   4.62e-10   9.23e-07 100.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.10e-07   3.13e-07   4.62e-10   9.23e-07 100.0%
                          66.1%      33.9%       0.0%
power_report_end
area_report

===========================================================================
 report_design_area
============================================================================
Design area 2769 u^2 58% utilization.
area_report_end
