ARM GAS  C:\Users\hao\AppData\Local\Temp\ccooSK6b.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"system_stm32f10x.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.global	SystemCoreClock
  18              		.section	.data.SystemCoreClock,"aw"
  19              		.align	2
  22              	SystemCoreClock:
  23 0000 00A24A04 		.word	72000000
  24              		.global	AHBPrescTable
  25              		.section	.data.AHBPrescTable,"aw"
  26              		.align	2
  29              	AHBPrescTable:
  30 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\001\002\003\004\006"
  30      00000000 
  30      01020304 
  30      06
  31 000d 070809   		.ascii	"\007\010\011"
  32              		.section	.text.SystemInit,"ax",%progbits
  33              		.align	1
  34              		.global	SystemInit
  35              		.syntax unified
  36              		.thumb
  37              		.thumb_func
  39              	SystemInit:
  40              	.LFB29:
  41              		.file 1 "./Libraries/CMSIS/system_stm32f10x.c"
   1:./Libraries/CMSIS/system_stm32f10x.c **** /**
   2:./Libraries/CMSIS/system_stm32f10x.c ****   ******************************************************************************
   3:./Libraries/CMSIS/system_stm32f10x.c ****   * @file    system_stm32f10x.c
   4:./Libraries/CMSIS/system_stm32f10x.c ****   * @author  MCD Application Team
   5:./Libraries/CMSIS/system_stm32f10x.c ****   * @version V3.5.0
   6:./Libraries/CMSIS/system_stm32f10x.c ****   * @date    11-March-2011
   7:./Libraries/CMSIS/system_stm32f10x.c ****   * @brief   CMSIS Cortex-M3 Device Peripheral Access Layer System Source File.
   8:./Libraries/CMSIS/system_stm32f10x.c ****   * 
   9:./Libraries/CMSIS/system_stm32f10x.c ****   * 1.  This file provides two functions and one global variable to be called from 
  10:./Libraries/CMSIS/system_stm32f10x.c ****   *     user application:
  11:./Libraries/CMSIS/system_stm32f10x.c ****   *      - SystemInit(): Setups the system clock (System clock source, PLL Multiplier
  12:./Libraries/CMSIS/system_stm32f10x.c ****   *                      factors, AHB/APBx prescalers and Flash settings). 
  13:./Libraries/CMSIS/system_stm32f10x.c ****   *                      This function is called at startup just after reset and 
  14:./Libraries/CMSIS/system_stm32f10x.c ****   *                      before branch to main program. This call is made inside
  15:./Libraries/CMSIS/system_stm32f10x.c ****   *                      the "startup_stm32f10x_xx.s" file.
  16:./Libraries/CMSIS/system_stm32f10x.c ****   *
  17:./Libraries/CMSIS/system_stm32f10x.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  18:./Libraries/CMSIS/system_stm32f10x.c ****   *                                  by the user application to setup the SysTick 
ARM GAS  C:\Users\hao\AppData\Local\Temp\ccooSK6b.s 			page 2


  19:./Libraries/CMSIS/system_stm32f10x.c ****   *                                  timer or configure other parameters.
  20:./Libraries/CMSIS/system_stm32f10x.c ****   *                                     
  21:./Libraries/CMSIS/system_stm32f10x.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  22:./Libraries/CMSIS/system_stm32f10x.c ****   *                                 be called whenever the core clock is changed
  23:./Libraries/CMSIS/system_stm32f10x.c ****   *                                 during program execution.
  24:./Libraries/CMSIS/system_stm32f10x.c ****   *
  25:./Libraries/CMSIS/system_stm32f10x.c ****   * 2. After each device reset the HSI (8 MHz) is used as system clock source.
  26:./Libraries/CMSIS/system_stm32f10x.c ****   *    Then SystemInit() function is called, in "startup_stm32f10x_xx.s" file, to
  27:./Libraries/CMSIS/system_stm32f10x.c ****   *    configure the system clock before to branch to main program.
  28:./Libraries/CMSIS/system_stm32f10x.c ****   *
  29:./Libraries/CMSIS/system_stm32f10x.c ****   * 3. If the system clock source selected by user fails to startup, the SystemInit()
  30:./Libraries/CMSIS/system_stm32f10x.c ****   *    function will do nothing and HSI still used as system clock source. User can 
  31:./Libraries/CMSIS/system_stm32f10x.c ****   *    add some code to deal with this issue inside the SetSysClock() function.
  32:./Libraries/CMSIS/system_stm32f10x.c ****   *
  33:./Libraries/CMSIS/system_stm32f10x.c ****   * 4. The default value of HSE crystal is set to 8 MHz (or 25 MHz, depedning on
  34:./Libraries/CMSIS/system_stm32f10x.c ****   *    the product used), refer to "HSE_VALUE" define in "stm32f10x.h" file. 
  35:./Libraries/CMSIS/system_stm32f10x.c ****   *    When HSE is used as system clock source, directly or through PLL, and you
  36:./Libraries/CMSIS/system_stm32f10x.c ****   *    are using different crystal you have to adapt the HSE value to your own
  37:./Libraries/CMSIS/system_stm32f10x.c ****   *    configuration.
  38:./Libraries/CMSIS/system_stm32f10x.c ****   *        
  39:./Libraries/CMSIS/system_stm32f10x.c ****   ******************************************************************************
  40:./Libraries/CMSIS/system_stm32f10x.c ****   * @attention
  41:./Libraries/CMSIS/system_stm32f10x.c ****   *
  42:./Libraries/CMSIS/system_stm32f10x.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  43:./Libraries/CMSIS/system_stm32f10x.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  44:./Libraries/CMSIS/system_stm32f10x.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  45:./Libraries/CMSIS/system_stm32f10x.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  46:./Libraries/CMSIS/system_stm32f10x.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  47:./Libraries/CMSIS/system_stm32f10x.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  48:./Libraries/CMSIS/system_stm32f10x.c ****   *
  49:./Libraries/CMSIS/system_stm32f10x.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  50:./Libraries/CMSIS/system_stm32f10x.c ****   ******************************************************************************
  51:./Libraries/CMSIS/system_stm32f10x.c ****   */
  52:./Libraries/CMSIS/system_stm32f10x.c **** 
  53:./Libraries/CMSIS/system_stm32f10x.c **** /** @addtogroup CMSIS
  54:./Libraries/CMSIS/system_stm32f10x.c ****   * @{
  55:./Libraries/CMSIS/system_stm32f10x.c ****   */
  56:./Libraries/CMSIS/system_stm32f10x.c **** 
  57:./Libraries/CMSIS/system_stm32f10x.c **** /** @addtogroup stm32f10x_system
  58:./Libraries/CMSIS/system_stm32f10x.c ****   * @{
  59:./Libraries/CMSIS/system_stm32f10x.c ****   */  
  60:./Libraries/CMSIS/system_stm32f10x.c ****   
  61:./Libraries/CMSIS/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Includes
  62:./Libraries/CMSIS/system_stm32f10x.c ****   * @{
  63:./Libraries/CMSIS/system_stm32f10x.c ****   */
  64:./Libraries/CMSIS/system_stm32f10x.c **** 
  65:./Libraries/CMSIS/system_stm32f10x.c **** #include "stm32f10x.h"
  66:./Libraries/CMSIS/system_stm32f10x.c **** 
  67:./Libraries/CMSIS/system_stm32f10x.c **** /**
  68:./Libraries/CMSIS/system_stm32f10x.c ****   * @}
  69:./Libraries/CMSIS/system_stm32f10x.c ****   */
  70:./Libraries/CMSIS/system_stm32f10x.c **** 
  71:./Libraries/CMSIS/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_TypesDefinitions
  72:./Libraries/CMSIS/system_stm32f10x.c ****   * @{
  73:./Libraries/CMSIS/system_stm32f10x.c ****   */
  74:./Libraries/CMSIS/system_stm32f10x.c **** 
  75:./Libraries/CMSIS/system_stm32f10x.c **** /**
ARM GAS  C:\Users\hao\AppData\Local\Temp\ccooSK6b.s 			page 3


  76:./Libraries/CMSIS/system_stm32f10x.c ****   * @}
  77:./Libraries/CMSIS/system_stm32f10x.c ****   */
  78:./Libraries/CMSIS/system_stm32f10x.c **** 
  79:./Libraries/CMSIS/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Defines
  80:./Libraries/CMSIS/system_stm32f10x.c ****   * @{
  81:./Libraries/CMSIS/system_stm32f10x.c ****   */
  82:./Libraries/CMSIS/system_stm32f10x.c **** 
  83:./Libraries/CMSIS/system_stm32f10x.c **** /*!< Uncomment the line corresponding to the desired System clock (SYSCLK)
  84:./Libraries/CMSIS/system_stm32f10x.c ****    frequency (after reset the HSI is used as SYSCLK source)
  85:./Libraries/CMSIS/system_stm32f10x.c ****    
  86:./Libraries/CMSIS/system_stm32f10x.c ****    IMPORTANT NOTE:
  87:./Libraries/CMSIS/system_stm32f10x.c ****    ============== 
  88:./Libraries/CMSIS/system_stm32f10x.c ****    1. After each device reset the HSI is used as System clock source.
  89:./Libraries/CMSIS/system_stm32f10x.c **** 
  90:./Libraries/CMSIS/system_stm32f10x.c ****    2. Please make sure that the selected System clock doesn't exceed your device's
  91:./Libraries/CMSIS/system_stm32f10x.c ****       maximum frequency.
  92:./Libraries/CMSIS/system_stm32f10x.c ****       
  93:./Libraries/CMSIS/system_stm32f10x.c ****    3. If none of the define below is enabled, the HSI is used as System clock
  94:./Libraries/CMSIS/system_stm32f10x.c ****     source.
  95:./Libraries/CMSIS/system_stm32f10x.c **** 
  96:./Libraries/CMSIS/system_stm32f10x.c ****    4. The System clock configuration functions provided within this file assume that:
  97:./Libraries/CMSIS/system_stm32f10x.c ****         - For Low, Medium and High density Value line devices an external 8MHz 
  98:./Libraries/CMSIS/system_stm32f10x.c ****           crystal is used to drive the System clock.
  99:./Libraries/CMSIS/system_stm32f10x.c ****         - For Low, Medium and High density devices an external 8MHz crystal is
 100:./Libraries/CMSIS/system_stm32f10x.c ****           used to drive the System clock.
 101:./Libraries/CMSIS/system_stm32f10x.c ****         - For Connectivity line devices an external 25MHz crystal is used to drive
 102:./Libraries/CMSIS/system_stm32f10x.c ****           the System clock.
 103:./Libraries/CMSIS/system_stm32f10x.c ****      If you are using different crystal you have to adapt those functions accordingly.
 104:./Libraries/CMSIS/system_stm32f10x.c ****     */
 105:./Libraries/CMSIS/system_stm32f10x.c ****     
 106:./Libraries/CMSIS/system_stm32f10x.c **** #if defined (STM32F10X_LD_VL) || (defined STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 107:./Libraries/CMSIS/system_stm32f10x.c **** /* #define SYSCLK_FREQ_HSE    HSE_VALUE */
 108:./Libraries/CMSIS/system_stm32f10x.c ****  #define SYSCLK_FREQ_24MHz  24000000
 109:./Libraries/CMSIS/system_stm32f10x.c **** #else
 110:./Libraries/CMSIS/system_stm32f10x.c **** /* #define SYSCLK_FREQ_HSE    HSE_VALUE */
 111:./Libraries/CMSIS/system_stm32f10x.c **** /* #define SYSCLK_FREQ_24MHz  24000000 */ 
 112:./Libraries/CMSIS/system_stm32f10x.c **** /* #define SYSCLK_FREQ_36MHz  36000000 */
 113:./Libraries/CMSIS/system_stm32f10x.c **** /* #define SYSCLK_FREQ_48MHz  48000000 */
 114:./Libraries/CMSIS/system_stm32f10x.c **** /* #define SYSCLK_FREQ_56MHz  56000000 */
 115:./Libraries/CMSIS/system_stm32f10x.c **** #define SYSCLK_FREQ_72MHz  72000000
 116:./Libraries/CMSIS/system_stm32f10x.c **** #endif
 117:./Libraries/CMSIS/system_stm32f10x.c **** 
 118:./Libraries/CMSIS/system_stm32f10x.c **** /*!< Uncomment the following line if you need to use external SRAM mounted
 119:./Libraries/CMSIS/system_stm32f10x.c ****      on STM3210E-EVAL board (STM32 High density and XL-density devices) or on 
 120:./Libraries/CMSIS/system_stm32f10x.c ****      STM32100E-EVAL board (STM32 High-density value line devices) as data memory */ 
 121:./Libraries/CMSIS/system_stm32f10x.c **** #if defined (STM32F10X_HD) || (defined STM32F10X_XL) || (defined STM32F10X_HD_VL)
 122:./Libraries/CMSIS/system_stm32f10x.c **** /* #define DATA_IN_ExtSRAM */
 123:./Libraries/CMSIS/system_stm32f10x.c **** #endif
 124:./Libraries/CMSIS/system_stm32f10x.c **** 
 125:./Libraries/CMSIS/system_stm32f10x.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
 126:./Libraries/CMSIS/system_stm32f10x.c ****      Internal SRAM. */ 
 127:./Libraries/CMSIS/system_stm32f10x.c **** /* #define VECT_TAB_SRAM */
 128:./Libraries/CMSIS/system_stm32f10x.c **** #define VECT_TAB_OFFSET  0x0 /*!< Vector Table base offset field. 
 129:./Libraries/CMSIS/system_stm32f10x.c ****                                   This value must be a multiple of 0x200. */
 130:./Libraries/CMSIS/system_stm32f10x.c **** 
 131:./Libraries/CMSIS/system_stm32f10x.c **** 
 132:./Libraries/CMSIS/system_stm32f10x.c **** /**
ARM GAS  C:\Users\hao\AppData\Local\Temp\ccooSK6b.s 			page 4


 133:./Libraries/CMSIS/system_stm32f10x.c ****   * @}
 134:./Libraries/CMSIS/system_stm32f10x.c ****   */
 135:./Libraries/CMSIS/system_stm32f10x.c **** 
 136:./Libraries/CMSIS/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Macros
 137:./Libraries/CMSIS/system_stm32f10x.c ****   * @{
 138:./Libraries/CMSIS/system_stm32f10x.c ****   */
 139:./Libraries/CMSIS/system_stm32f10x.c **** 
 140:./Libraries/CMSIS/system_stm32f10x.c **** /**
 141:./Libraries/CMSIS/system_stm32f10x.c ****   * @}
 142:./Libraries/CMSIS/system_stm32f10x.c ****   */
 143:./Libraries/CMSIS/system_stm32f10x.c **** 
 144:./Libraries/CMSIS/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Variables
 145:./Libraries/CMSIS/system_stm32f10x.c ****   * @{
 146:./Libraries/CMSIS/system_stm32f10x.c ****   */
 147:./Libraries/CMSIS/system_stm32f10x.c **** 
 148:./Libraries/CMSIS/system_stm32f10x.c **** /*******************************************************************************
 149:./Libraries/CMSIS/system_stm32f10x.c **** *  Clock Definitions
 150:./Libraries/CMSIS/system_stm32f10x.c **** *******************************************************************************/
 151:./Libraries/CMSIS/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 152:./Libraries/CMSIS/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_HSE;        /*!< System Clock Frequency (Core Cloc
 153:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 154:./Libraries/CMSIS/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_24MHz;        /*!< System Clock Frequency (Core Cl
 155:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 156:./Libraries/CMSIS/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_36MHz;        /*!< System Clock Frequency (Core Cl
 157:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 158:./Libraries/CMSIS/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_48MHz;        /*!< System Clock Frequency (Core Cl
 159:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 160:./Libraries/CMSIS/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_56MHz;        /*!< System Clock Frequency (Core Cl
 161:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 162:./Libraries/CMSIS/system_stm32f10x.c ****   uint32_t SystemCoreClock         = SYSCLK_FREQ_72MHz;        /*!< System Clock Frequency (Core Cl
 163:./Libraries/CMSIS/system_stm32f10x.c **** #else /*!< HSI Selected as System Clock source */
 164:./Libraries/CMSIS/system_stm32f10x.c ****   uint32_t SystemCoreClock         = HSI_VALUE;        /*!< System Clock Frequency (Core Clock) */
 165:./Libraries/CMSIS/system_stm32f10x.c **** #endif
 166:./Libraries/CMSIS/system_stm32f10x.c **** 
 167:./Libraries/CMSIS/system_stm32f10x.c **** __I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 168:./Libraries/CMSIS/system_stm32f10x.c **** /**
 169:./Libraries/CMSIS/system_stm32f10x.c ****   * @}
 170:./Libraries/CMSIS/system_stm32f10x.c ****   */
 171:./Libraries/CMSIS/system_stm32f10x.c **** 
 172:./Libraries/CMSIS/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_FunctionPrototypes
 173:./Libraries/CMSIS/system_stm32f10x.c ****   * @{
 174:./Libraries/CMSIS/system_stm32f10x.c ****   */
 175:./Libraries/CMSIS/system_stm32f10x.c **** 
 176:./Libraries/CMSIS/system_stm32f10x.c **** static void SetSysClock(void);
 177:./Libraries/CMSIS/system_stm32f10x.c **** 
 178:./Libraries/CMSIS/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 179:./Libraries/CMSIS/system_stm32f10x.c ****   static void SetSysClockToHSE(void);
 180:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 181:./Libraries/CMSIS/system_stm32f10x.c ****   static void SetSysClockTo24(void);
 182:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 183:./Libraries/CMSIS/system_stm32f10x.c ****   static void SetSysClockTo36(void);
 184:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 185:./Libraries/CMSIS/system_stm32f10x.c ****   static void SetSysClockTo48(void);
 186:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 187:./Libraries/CMSIS/system_stm32f10x.c ****   static void SetSysClockTo56(void);  
 188:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 189:./Libraries/CMSIS/system_stm32f10x.c ****   static void SetSysClockTo72(void);
ARM GAS  C:\Users\hao\AppData\Local\Temp\ccooSK6b.s 			page 5


 190:./Libraries/CMSIS/system_stm32f10x.c **** #endif
 191:./Libraries/CMSIS/system_stm32f10x.c **** 
 192:./Libraries/CMSIS/system_stm32f10x.c **** #ifdef DATA_IN_ExtSRAM
 193:./Libraries/CMSIS/system_stm32f10x.c ****   static void SystemInit_ExtMemCtl(void); 
 194:./Libraries/CMSIS/system_stm32f10x.c **** #endif /* DATA_IN_ExtSRAM */
 195:./Libraries/CMSIS/system_stm32f10x.c **** 
 196:./Libraries/CMSIS/system_stm32f10x.c **** /**
 197:./Libraries/CMSIS/system_stm32f10x.c ****   * @}
 198:./Libraries/CMSIS/system_stm32f10x.c ****   */
 199:./Libraries/CMSIS/system_stm32f10x.c **** 
 200:./Libraries/CMSIS/system_stm32f10x.c **** /** @addtogroup STM32F10x_System_Private_Functions
 201:./Libraries/CMSIS/system_stm32f10x.c ****   * @{
 202:./Libraries/CMSIS/system_stm32f10x.c ****   */
 203:./Libraries/CMSIS/system_stm32f10x.c **** 
 204:./Libraries/CMSIS/system_stm32f10x.c **** /**
 205:./Libraries/CMSIS/system_stm32f10x.c ****   * @brief  Setup the microcontroller system
 206:./Libraries/CMSIS/system_stm32f10x.c ****   *         Initialize the Embedded Flash Interface, the PLL and update the 
 207:./Libraries/CMSIS/system_stm32f10x.c ****   *         SystemCoreClock variable.
 208:./Libraries/CMSIS/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 209:./Libraries/CMSIS/system_stm32f10x.c ****   * @param  None
 210:./Libraries/CMSIS/system_stm32f10x.c ****   * @retval None
 211:./Libraries/CMSIS/system_stm32f10x.c ****   */
 212:./Libraries/CMSIS/system_stm32f10x.c **** void SystemInit (void)
 213:./Libraries/CMSIS/system_stm32f10x.c **** {
  42              		.loc 1 213 1
  43              		.cfi_startproc
  44              		@ args = 0, pretend = 0, frame = 0
  45              		@ frame_needed = 1, uses_anonymous_args = 0
  46 0000 80B5     		push	{r7, lr}
  47              	.LCFI0:
  48              		.cfi_def_cfa_offset 8
  49              		.cfi_offset 7, -8
  50              		.cfi_offset 14, -4
  51 0002 00AF     		add	r7, sp, #0
  52              	.LCFI1:
  53              		.cfi_def_cfa_register 7
 214:./Libraries/CMSIS/system_stm32f10x.c ****   /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
 215:./Libraries/CMSIS/system_stm32f10x.c ****   /* Set HSION bit */
 216:./Libraries/CMSIS/system_stm32f10x.c ****   RCC->CR |= (uint32_t)0x00000001;
  54              		.loc 1 216 11
  55 0004 154B     		ldr	r3, .L2
  56 0006 1B68     		ldr	r3, [r3]
  57 0008 144A     		ldr	r2, .L2
  58 000a 43F00103 		orr	r3, r3, #1
  59 000e 1360     		str	r3, [r2]
 217:./Libraries/CMSIS/system_stm32f10x.c **** 
 218:./Libraries/CMSIS/system_stm32f10x.c ****   /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
 219:./Libraries/CMSIS/system_stm32f10x.c **** #ifndef STM32F10X_CL
 220:./Libraries/CMSIS/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xF8FF0000;
  60              		.loc 1 220 13
  61 0010 124B     		ldr	r3, .L2
  62 0012 5A68     		ldr	r2, [r3, #4]
  63 0014 1149     		ldr	r1, .L2
  64 0016 124B     		ldr	r3, .L2+4
  65 0018 1340     		ands	r3, r3, r2
  66 001a 4B60     		str	r3, [r1, #4]
 221:./Libraries/CMSIS/system_stm32f10x.c **** #else
ARM GAS  C:\Users\hao\AppData\Local\Temp\ccooSK6b.s 			page 6


 222:./Libraries/CMSIS/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xF0FF0000;
 223:./Libraries/CMSIS/system_stm32f10x.c **** #endif /* STM32F10X_CL */   
 224:./Libraries/CMSIS/system_stm32f10x.c ****   
 225:./Libraries/CMSIS/system_stm32f10x.c ****   /* Reset HSEON, CSSON and PLLON bits */
 226:./Libraries/CMSIS/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
  67              		.loc 1 226 11
  68 001c 0F4B     		ldr	r3, .L2
  69 001e 1B68     		ldr	r3, [r3]
  70 0020 0E4A     		ldr	r2, .L2
  71 0022 23F08473 		bic	r3, r3, #17301504
  72 0026 23F48033 		bic	r3, r3, #65536
  73 002a 1360     		str	r3, [r2]
 227:./Libraries/CMSIS/system_stm32f10x.c **** 
 228:./Libraries/CMSIS/system_stm32f10x.c ****   /* Reset HSEBYP bit */
 229:./Libraries/CMSIS/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
  74              		.loc 1 229 11
  75 002c 0B4B     		ldr	r3, .L2
  76 002e 1B68     		ldr	r3, [r3]
  77 0030 0A4A     		ldr	r2, .L2
  78 0032 23F48023 		bic	r3, r3, #262144
  79 0036 1360     		str	r3, [r2]
 230:./Libraries/CMSIS/system_stm32f10x.c **** 
 231:./Libraries/CMSIS/system_stm32f10x.c ****   /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
 232:./Libraries/CMSIS/system_stm32f10x.c ****   RCC->CFGR &= (uint32_t)0xFF80FFFF;
  80              		.loc 1 232 13
  81 0038 084B     		ldr	r3, .L2
  82 003a 5B68     		ldr	r3, [r3, #4]
  83 003c 074A     		ldr	r2, .L2
  84 003e 23F4FE03 		bic	r3, r3, #8323072
  85 0042 5360     		str	r3, [r2, #4]
 233:./Libraries/CMSIS/system_stm32f10x.c **** 
 234:./Libraries/CMSIS/system_stm32f10x.c **** #ifdef STM32F10X_CL
 235:./Libraries/CMSIS/system_stm32f10x.c ****   /* Reset PLL2ON and PLL3ON bits */
 236:./Libraries/CMSIS/system_stm32f10x.c ****   RCC->CR &= (uint32_t)0xEBFFFFFF;
 237:./Libraries/CMSIS/system_stm32f10x.c **** 
 238:./Libraries/CMSIS/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 239:./Libraries/CMSIS/system_stm32f10x.c ****   RCC->CIR = 0x00FF0000;
 240:./Libraries/CMSIS/system_stm32f10x.c **** 
 241:./Libraries/CMSIS/system_stm32f10x.c ****   /* Reset CFGR2 register */
 242:./Libraries/CMSIS/system_stm32f10x.c ****   RCC->CFGR2 = 0x00000000;
 243:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 244:./Libraries/CMSIS/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 245:./Libraries/CMSIS/system_stm32f10x.c ****   RCC->CIR = 0x009F0000;
 246:./Libraries/CMSIS/system_stm32f10x.c **** 
 247:./Libraries/CMSIS/system_stm32f10x.c ****   /* Reset CFGR2 register */
 248:./Libraries/CMSIS/system_stm32f10x.c ****   RCC->CFGR2 = 0x00000000;      
 249:./Libraries/CMSIS/system_stm32f10x.c **** #else
 250:./Libraries/CMSIS/system_stm32f10x.c ****   /* Disable all interrupts and clear pending bits  */
 251:./Libraries/CMSIS/system_stm32f10x.c ****   RCC->CIR = 0x009F0000;
  86              		.loc 1 251 6
  87 0044 054B     		ldr	r3, .L2
  88              		.loc 1 251 12
  89 0046 4FF41F02 		mov	r2, #10420224
  90 004a 9A60     		str	r2, [r3, #8]
 252:./Libraries/CMSIS/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 253:./Libraries/CMSIS/system_stm32f10x.c ****     
 254:./Libraries/CMSIS/system_stm32f10x.c **** #if defined (STM32F10X_HD) || (defined STM32F10X_XL) || (defined STM32F10X_HD_VL)
ARM GAS  C:\Users\hao\AppData\Local\Temp\ccooSK6b.s 			page 7


 255:./Libraries/CMSIS/system_stm32f10x.c ****   #ifdef DATA_IN_ExtSRAM
 256:./Libraries/CMSIS/system_stm32f10x.c ****     SystemInit_ExtMemCtl(); 
 257:./Libraries/CMSIS/system_stm32f10x.c ****   #endif /* DATA_IN_ExtSRAM */
 258:./Libraries/CMSIS/system_stm32f10x.c **** #endif 
 259:./Libraries/CMSIS/system_stm32f10x.c **** 
 260:./Libraries/CMSIS/system_stm32f10x.c ****   /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
 261:./Libraries/CMSIS/system_stm32f10x.c ****   /* Configure the Flash Latency cycles and enable prefetch buffer */
 262:./Libraries/CMSIS/system_stm32f10x.c ****   SetSysClock();
  91              		.loc 1 262 3
  92 004c FFF7FEFF 		bl	SetSysClock
 263:./Libraries/CMSIS/system_stm32f10x.c **** 
 264:./Libraries/CMSIS/system_stm32f10x.c **** #ifdef VECT_TAB_SRAM
 265:./Libraries/CMSIS/system_stm32f10x.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
 266:./Libraries/CMSIS/system_stm32f10x.c **** #else
 267:./Libraries/CMSIS/system_stm32f10x.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
  93              		.loc 1 267 6
  94 0050 044B     		ldr	r3, .L2+8
  95              		.loc 1 267 13
  96 0052 4FF00062 		mov	r2, #134217728
  97 0056 9A60     		str	r2, [r3, #8]
 268:./Libraries/CMSIS/system_stm32f10x.c **** #endif 
 269:./Libraries/CMSIS/system_stm32f10x.c **** }
  98              		.loc 1 269 1
  99 0058 00BF     		nop
 100 005a 80BD     		pop	{r7, pc}
 101              	.L3:
 102              		.align	2
 103              	.L2:
 104 005c 00100240 		.word	1073876992
 105 0060 0000FFF8 		.word	-117506048
 106 0064 00ED00E0 		.word	-536810240
 107              		.cfi_endproc
 108              	.LFE29:
 110              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 111              		.align	1
 112              		.global	SystemCoreClockUpdate
 113              		.syntax unified
 114              		.thumb
 115              		.thumb_func
 117              	SystemCoreClockUpdate:
 118              	.LFB30:
 270:./Libraries/CMSIS/system_stm32f10x.c **** 
 271:./Libraries/CMSIS/system_stm32f10x.c **** /**
 272:./Libraries/CMSIS/system_stm32f10x.c ****   * @brief  Update SystemCoreClock variable according to Clock Register Values.
 273:./Libraries/CMSIS/system_stm32f10x.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 274:./Libraries/CMSIS/system_stm32f10x.c ****   *         be used by the user application to setup the SysTick timer or configure
 275:./Libraries/CMSIS/system_stm32f10x.c ****   *         other parameters.
 276:./Libraries/CMSIS/system_stm32f10x.c ****   *           
 277:./Libraries/CMSIS/system_stm32f10x.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 278:./Libraries/CMSIS/system_stm32f10x.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 279:./Libraries/CMSIS/system_stm32f10x.c ****   *         based on this variable will be incorrect.         
 280:./Libraries/CMSIS/system_stm32f10x.c ****   *     
 281:./Libraries/CMSIS/system_stm32f10x.c ****   * @note   - The system frequency computed by this function is not the real 
 282:./Libraries/CMSIS/system_stm32f10x.c ****   *           frequency in the chip. It is calculated based on the predefined 
 283:./Libraries/CMSIS/system_stm32f10x.c ****   *           constant and the selected clock source:
 284:./Libraries/CMSIS/system_stm32f10x.c ****   *             
 285:./Libraries/CMSIS/system_stm32f10x.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
ARM GAS  C:\Users\hao\AppData\Local\Temp\ccooSK6b.s 			page 8


 286:./Libraries/CMSIS/system_stm32f10x.c ****   *                                              
 287:./Libraries/CMSIS/system_stm32f10x.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 288:./Libraries/CMSIS/system_stm32f10x.c ****   *                          
 289:./Libraries/CMSIS/system_stm32f10x.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 290:./Libraries/CMSIS/system_stm32f10x.c ****   *             or HSI_VALUE(*) multiplied by the PLL factors.
 291:./Libraries/CMSIS/system_stm32f10x.c ****   *         
 292:./Libraries/CMSIS/system_stm32f10x.c ****   *         (*) HSI_VALUE is a constant defined in stm32f1xx.h file (default value
 293:./Libraries/CMSIS/system_stm32f10x.c ****   *             8 MHz) but the real value may vary depending on the variations
 294:./Libraries/CMSIS/system_stm32f10x.c ****   *             in voltage and temperature.   
 295:./Libraries/CMSIS/system_stm32f10x.c ****   *    
 296:./Libraries/CMSIS/system_stm32f10x.c ****   *         (**) HSE_VALUE is a constant defined in stm32f1xx.h file (default value
 297:./Libraries/CMSIS/system_stm32f10x.c ****   *              8 MHz or 25 MHz, depedning on the product used), user has to ensure
 298:./Libraries/CMSIS/system_stm32f10x.c ****   *              that HSE_VALUE is same as the real frequency of the crystal used.
 299:./Libraries/CMSIS/system_stm32f10x.c ****   *              Otherwise, this function may have wrong result.
 300:./Libraries/CMSIS/system_stm32f10x.c ****   *                
 301:./Libraries/CMSIS/system_stm32f10x.c ****   *         - The result of this function could be not correct when using fractional
 302:./Libraries/CMSIS/system_stm32f10x.c ****   *           value for HSE crystal.
 303:./Libraries/CMSIS/system_stm32f10x.c ****   * @param  None
 304:./Libraries/CMSIS/system_stm32f10x.c ****   * @retval None
 305:./Libraries/CMSIS/system_stm32f10x.c ****   */
 306:./Libraries/CMSIS/system_stm32f10x.c **** void SystemCoreClockUpdate (void)
 307:./Libraries/CMSIS/system_stm32f10x.c **** {
 119              		.loc 1 307 1
 120              		.cfi_startproc
 121              		@ args = 0, pretend = 0, frame = 16
 122              		@ frame_needed = 1, uses_anonymous_args = 0
 123              		@ link register save eliminated.
 124 0000 80B4     		push	{r7}
 125              	.LCFI2:
 126              		.cfi_def_cfa_offset 4
 127              		.cfi_offset 7, -4
 128 0002 85B0     		sub	sp, sp, #20
 129              	.LCFI3:
 130              		.cfi_def_cfa_offset 24
 131 0004 00AF     		add	r7, sp, #0
 132              	.LCFI4:
 133              		.cfi_def_cfa_register 7
 308:./Libraries/CMSIS/system_stm32f10x.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 134              		.loc 1 308 12
 135 0006 0023     		movs	r3, #0
 136 0008 FB60     		str	r3, [r7, #12]
 137              		.loc 1 308 21
 138 000a 0023     		movs	r3, #0
 139 000c BB60     		str	r3, [r7, #8]
 140              		.loc 1 308 34
 141 000e 0023     		movs	r3, #0
 142 0010 7B60     		str	r3, [r7, #4]
 309:./Libraries/CMSIS/system_stm32f10x.c **** 
 310:./Libraries/CMSIS/system_stm32f10x.c **** #ifdef  STM32F10X_CL
 311:./Libraries/CMSIS/system_stm32f10x.c ****   uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0;
 312:./Libraries/CMSIS/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 313:./Libraries/CMSIS/system_stm32f10x.c **** 
 314:./Libraries/CMSIS/system_stm32f10x.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 315:./Libraries/CMSIS/system_stm32f10x.c ****   uint32_t prediv1factor = 0;
 316:./Libraries/CMSIS/system_stm32f10x.c **** #endif /* STM32F10X_LD_VL or STM32F10X_MD_VL or STM32F10X_HD_VL */
 317:./Libraries/CMSIS/system_stm32f10x.c ****     
 318:./Libraries/CMSIS/system_stm32f10x.c ****   /* Get SYSCLK source -------------------------------------------------------*/
ARM GAS  C:\Users\hao\AppData\Local\Temp\ccooSK6b.s 			page 9


 319:./Libraries/CMSIS/system_stm32f10x.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 143              		.loc 1 319 12
 144 0012 2F4B     		ldr	r3, .L13
 145 0014 5B68     		ldr	r3, [r3, #4]
 146              		.loc 1 319 7
 147 0016 03F00C03 		and	r3, r3, #12
 148 001a FB60     		str	r3, [r7, #12]
 320:./Libraries/CMSIS/system_stm32f10x.c ****   
 321:./Libraries/CMSIS/system_stm32f10x.c ****   switch (tmp)
 149              		.loc 1 321 3
 150 001c FB68     		ldr	r3, [r7, #12]
 151 001e 082B     		cmp	r3, #8
 152 0020 11D0     		beq	.L5
 153 0022 FB68     		ldr	r3, [r7, #12]
 154 0024 082B     		cmp	r3, #8
 155 0026 3AD8     		bhi	.L6
 156 0028 FB68     		ldr	r3, [r7, #12]
 157 002a 002B     		cmp	r3, #0
 158 002c 03D0     		beq	.L7
 159 002e FB68     		ldr	r3, [r7, #12]
 160 0030 042B     		cmp	r3, #4
 161 0032 04D0     		beq	.L8
 162 0034 33E0     		b	.L6
 163              	.L7:
 322:./Libraries/CMSIS/system_stm32f10x.c ****   {
 323:./Libraries/CMSIS/system_stm32f10x.c ****     case 0x00:  /* HSI used as system clock */
 324:./Libraries/CMSIS/system_stm32f10x.c ****       SystemCoreClock = HSI_VALUE;
 164              		.loc 1 324 23
 165 0036 274B     		ldr	r3, .L13+4
 166 0038 274A     		ldr	r2, .L13+8
 167 003a 1A60     		str	r2, [r3]
 325:./Libraries/CMSIS/system_stm32f10x.c ****       break;
 168              		.loc 1 325 7
 169 003c 33E0     		b	.L9
 170              	.L8:
 326:./Libraries/CMSIS/system_stm32f10x.c ****     case 0x04:  /* HSE used as system clock */
 327:./Libraries/CMSIS/system_stm32f10x.c ****       SystemCoreClock = HSE_VALUE;
 171              		.loc 1 327 23
 172 003e 254B     		ldr	r3, .L13+4
 173 0040 254A     		ldr	r2, .L13+8
 174 0042 1A60     		str	r2, [r3]
 328:./Libraries/CMSIS/system_stm32f10x.c ****       break;
 175              		.loc 1 328 7
 176 0044 2FE0     		b	.L9
 177              	.L5:
 329:./Libraries/CMSIS/system_stm32f10x.c ****     case 0x08:  /* PLL used as system clock */
 330:./Libraries/CMSIS/system_stm32f10x.c **** 
 331:./Libraries/CMSIS/system_stm32f10x.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 332:./Libraries/CMSIS/system_stm32f10x.c ****       pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 178              		.loc 1 332 20
 179 0046 224B     		ldr	r3, .L13
 180 0048 5B68     		ldr	r3, [r3, #4]
 181              		.loc 1 332 15
 182 004a 03F47013 		and	r3, r3, #3932160
 183 004e BB60     		str	r3, [r7, #8]
 333:./Libraries/CMSIS/system_stm32f10x.c ****       pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 184              		.loc 1 333 22
ARM GAS  C:\Users\hao\AppData\Local\Temp\ccooSK6b.s 			page 10


 185 0050 1F4B     		ldr	r3, .L13
 186 0052 5B68     		ldr	r3, [r3, #4]
 187              		.loc 1 333 17
 188 0054 03F48033 		and	r3, r3, #65536
 189 0058 7B60     		str	r3, [r7, #4]
 334:./Libraries/CMSIS/system_stm32f10x.c ****       
 335:./Libraries/CMSIS/system_stm32f10x.c **** #ifndef STM32F10X_CL      
 336:./Libraries/CMSIS/system_stm32f10x.c ****       pllmull = ( pllmull >> 18) + 2;
 190              		.loc 1 336 27
 191 005a BB68     		ldr	r3, [r7, #8]
 192 005c 9B0C     		lsrs	r3, r3, #18
 193              		.loc 1 336 15
 194 005e 0233     		adds	r3, r3, #2
 195 0060 BB60     		str	r3, [r7, #8]
 337:./Libraries/CMSIS/system_stm32f10x.c ****       
 338:./Libraries/CMSIS/system_stm32f10x.c ****       if (pllsource == 0x00)
 196              		.loc 1 338 10
 197 0062 7B68     		ldr	r3, [r7, #4]
 198 0064 002B     		cmp	r3, #0
 199 0066 06D1     		bne	.L10
 339:./Libraries/CMSIS/system_stm32f10x.c ****       {
 340:./Libraries/CMSIS/system_stm32f10x.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 341:./Libraries/CMSIS/system_stm32f10x.c ****         SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 200              		.loc 1 341 44
 201 0068 BB68     		ldr	r3, [r7, #8]
 202 006a 1C4A     		ldr	r2, .L13+12
 203 006c 02FB03F3 		mul	r3, r2, r3
 204              		.loc 1 341 25
 205 0070 184A     		ldr	r2, .L13+4
 206 0072 1360     		str	r3, [r2]
 342:./Libraries/CMSIS/system_stm32f10x.c ****       }
 343:./Libraries/CMSIS/system_stm32f10x.c ****       else
 344:./Libraries/CMSIS/system_stm32f10x.c ****       {
 345:./Libraries/CMSIS/system_stm32f10x.c ****  #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || (defined STM32F10X_HD_VL)
 346:./Libraries/CMSIS/system_stm32f10x.c ****        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 347:./Libraries/CMSIS/system_stm32f10x.c ****        /* HSE oscillator clock selected as PREDIV1 clock entry */
 348:./Libraries/CMSIS/system_stm32f10x.c ****        SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull; 
 349:./Libraries/CMSIS/system_stm32f10x.c ****  #else
 350:./Libraries/CMSIS/system_stm32f10x.c ****         /* HSE selected as PLL clock entry */
 351:./Libraries/CMSIS/system_stm32f10x.c ****         if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 352:./Libraries/CMSIS/system_stm32f10x.c ****         {/* HSE oscillator clock divided by 2 */
 353:./Libraries/CMSIS/system_stm32f10x.c ****           SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 354:./Libraries/CMSIS/system_stm32f10x.c ****         }
 355:./Libraries/CMSIS/system_stm32f10x.c ****         else
 356:./Libraries/CMSIS/system_stm32f10x.c ****         {
 357:./Libraries/CMSIS/system_stm32f10x.c ****           SystemCoreClock = HSE_VALUE * pllmull;
 358:./Libraries/CMSIS/system_stm32f10x.c ****         }
 359:./Libraries/CMSIS/system_stm32f10x.c ****  #endif
 360:./Libraries/CMSIS/system_stm32f10x.c ****       }
 361:./Libraries/CMSIS/system_stm32f10x.c **** #else
 362:./Libraries/CMSIS/system_stm32f10x.c ****       pllmull = pllmull >> 18;
 363:./Libraries/CMSIS/system_stm32f10x.c ****       
 364:./Libraries/CMSIS/system_stm32f10x.c ****       if (pllmull != 0x0D)
 365:./Libraries/CMSIS/system_stm32f10x.c ****       {
 366:./Libraries/CMSIS/system_stm32f10x.c ****          pllmull += 2;
 367:./Libraries/CMSIS/system_stm32f10x.c ****       }
 368:./Libraries/CMSIS/system_stm32f10x.c ****       else
ARM GAS  C:\Users\hao\AppData\Local\Temp\ccooSK6b.s 			page 11


 369:./Libraries/CMSIS/system_stm32f10x.c ****       { /* PLL multiplication factor = PLL input clock * 6.5 */
 370:./Libraries/CMSIS/system_stm32f10x.c ****         pllmull = 13 / 2; 
 371:./Libraries/CMSIS/system_stm32f10x.c ****       }
 372:./Libraries/CMSIS/system_stm32f10x.c ****             
 373:./Libraries/CMSIS/system_stm32f10x.c ****       if (pllsource == 0x00)
 374:./Libraries/CMSIS/system_stm32f10x.c ****       {
 375:./Libraries/CMSIS/system_stm32f10x.c ****         /* HSI oscillator clock divided by 2 selected as PLL clock entry */
 376:./Libraries/CMSIS/system_stm32f10x.c ****         SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 377:./Libraries/CMSIS/system_stm32f10x.c ****       }
 378:./Libraries/CMSIS/system_stm32f10x.c ****       else
 379:./Libraries/CMSIS/system_stm32f10x.c ****       {/* PREDIV1 selected as PLL clock entry */
 380:./Libraries/CMSIS/system_stm32f10x.c ****         
 381:./Libraries/CMSIS/system_stm32f10x.c ****         /* Get PREDIV1 clock source and division factor */
 382:./Libraries/CMSIS/system_stm32f10x.c ****         prediv1source = RCC->CFGR2 & RCC_CFGR2_PREDIV1SRC;
 383:./Libraries/CMSIS/system_stm32f10x.c ****         prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 384:./Libraries/CMSIS/system_stm32f10x.c ****         
 385:./Libraries/CMSIS/system_stm32f10x.c ****         if (prediv1source == 0)
 386:./Libraries/CMSIS/system_stm32f10x.c ****         { 
 387:./Libraries/CMSIS/system_stm32f10x.c ****           /* HSE oscillator clock selected as PREDIV1 clock entry */
 388:./Libraries/CMSIS/system_stm32f10x.c ****           SystemCoreClock = (HSE_VALUE / prediv1factor) * pllmull;          
 389:./Libraries/CMSIS/system_stm32f10x.c ****         }
 390:./Libraries/CMSIS/system_stm32f10x.c ****         else
 391:./Libraries/CMSIS/system_stm32f10x.c ****         {/* PLL2 clock selected as PREDIV1 clock entry */
 392:./Libraries/CMSIS/system_stm32f10x.c ****           
 393:./Libraries/CMSIS/system_stm32f10x.c ****           /* Get PREDIV2 division factor and PLL2 multiplication factor */
 394:./Libraries/CMSIS/system_stm32f10x.c ****           prediv2factor = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> 4) + 1;
 395:./Libraries/CMSIS/system_stm32f10x.c ****           pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
 396:./Libraries/CMSIS/system_stm32f10x.c ****           SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;  
 397:./Libraries/CMSIS/system_stm32f10x.c ****         }
 398:./Libraries/CMSIS/system_stm32f10x.c ****       }
 399:./Libraries/CMSIS/system_stm32f10x.c **** #endif /* STM32F10X_CL */ 
 400:./Libraries/CMSIS/system_stm32f10x.c ****       break;
 207              		.loc 1 400 7
 208 0074 17E0     		b	.L9
 209              	.L10:
 351:./Libraries/CMSIS/system_stm32f10x.c ****         {/* HSE oscillator clock divided by 2 */
 210              		.loc 1 351 17
 211 0076 164B     		ldr	r3, .L13
 212 0078 5B68     		ldr	r3, [r3, #4]
 351:./Libraries/CMSIS/system_stm32f10x.c ****         {/* HSE oscillator clock divided by 2 */
 213              		.loc 1 351 24
 214 007a 03F40033 		and	r3, r3, #131072
 351:./Libraries/CMSIS/system_stm32f10x.c ****         {/* HSE oscillator clock divided by 2 */
 215              		.loc 1 351 12
 216 007e 002B     		cmp	r3, #0
 217 0080 06D0     		beq	.L12
 353:./Libraries/CMSIS/system_stm32f10x.c ****         }
 218              		.loc 1 353 46
 219 0082 BB68     		ldr	r3, [r7, #8]
 220 0084 154A     		ldr	r2, .L13+12
 221 0086 02FB03F3 		mul	r3, r2, r3
 353:./Libraries/CMSIS/system_stm32f10x.c ****         }
 222              		.loc 1 353 27
 223 008a 124A     		ldr	r2, .L13+4
 224 008c 1360     		str	r3, [r2]
 225              		.loc 1 400 7
 226 008e 0AE0     		b	.L9
ARM GAS  C:\Users\hao\AppData\Local\Temp\ccooSK6b.s 			page 12


 227              	.L12:
 357:./Libraries/CMSIS/system_stm32f10x.c ****         }
 228              		.loc 1 357 39
 229 0090 BB68     		ldr	r3, [r7, #8]
 230 0092 114A     		ldr	r2, .L13+8
 231 0094 02FB03F3 		mul	r3, r2, r3
 357:./Libraries/CMSIS/system_stm32f10x.c ****         }
 232              		.loc 1 357 27
 233 0098 0E4A     		ldr	r2, .L13+4
 234 009a 1360     		str	r3, [r2]
 235              		.loc 1 400 7
 236 009c 03E0     		b	.L9
 237              	.L6:
 401:./Libraries/CMSIS/system_stm32f10x.c **** 
 402:./Libraries/CMSIS/system_stm32f10x.c ****     default:
 403:./Libraries/CMSIS/system_stm32f10x.c ****       SystemCoreClock = HSI_VALUE;
 238              		.loc 1 403 23
 239 009e 0D4B     		ldr	r3, .L13+4
 240 00a0 0D4A     		ldr	r2, .L13+8
 241 00a2 1A60     		str	r2, [r3]
 404:./Libraries/CMSIS/system_stm32f10x.c ****       break;
 242              		.loc 1 404 7
 243 00a4 00BF     		nop
 244              	.L9:
 405:./Libraries/CMSIS/system_stm32f10x.c ****   }
 406:./Libraries/CMSIS/system_stm32f10x.c ****   
 407:./Libraries/CMSIS/system_stm32f10x.c ****   /* Compute HCLK clock frequency ----------------*/
 408:./Libraries/CMSIS/system_stm32f10x.c ****   /* Get HCLK prescaler */
 409:./Libraries/CMSIS/system_stm32f10x.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 245              		.loc 1 409 28
 246 00a6 0A4B     		ldr	r3, .L13
 247 00a8 5B68     		ldr	r3, [r3, #4]
 248              		.loc 1 409 52
 249 00aa 1B09     		lsrs	r3, r3, #4
 250 00ac 03F00F03 		and	r3, r3, #15
 251              		.loc 1 409 22
 252 00b0 0B4A     		ldr	r2, .L13+16
 253 00b2 D35C     		ldrb	r3, [r2, r3]
 254 00b4 DBB2     		uxtb	r3, r3
 255              		.loc 1 409 7
 256 00b6 FB60     		str	r3, [r7, #12]
 410:./Libraries/CMSIS/system_stm32f10x.c ****   /* HCLK clock frequency */
 411:./Libraries/CMSIS/system_stm32f10x.c ****   SystemCoreClock >>= tmp;  
 257              		.loc 1 411 19
 258 00b8 064B     		ldr	r3, .L13+4
 259 00ba 1A68     		ldr	r2, [r3]
 260 00bc FB68     		ldr	r3, [r7, #12]
 261 00be 22FA03F3 		lsr	r3, r2, r3
 262 00c2 044A     		ldr	r2, .L13+4
 263 00c4 1360     		str	r3, [r2]
 412:./Libraries/CMSIS/system_stm32f10x.c **** }
 264              		.loc 1 412 1
 265 00c6 00BF     		nop
 266 00c8 1437     		adds	r7, r7, #20
 267              	.LCFI5:
 268              		.cfi_def_cfa_offset 4
 269 00ca BD46     		mov	sp, r7
ARM GAS  C:\Users\hao\AppData\Local\Temp\ccooSK6b.s 			page 13


 270              	.LCFI6:
 271              		.cfi_def_cfa_register 13
 272              		@ sp needed
 273 00cc 80BC     		pop	{r7}
 274              	.LCFI7:
 275              		.cfi_restore 7
 276              		.cfi_def_cfa_offset 0
 277 00ce 7047     		bx	lr
 278              	.L14:
 279              		.align	2
 280              	.L13:
 281 00d0 00100240 		.word	1073876992
 282 00d4 00000000 		.word	SystemCoreClock
 283 00d8 00127A00 		.word	8000000
 284 00dc 00093D00 		.word	4000000
 285 00e0 00000000 		.word	AHBPrescTable
 286              		.cfi_endproc
 287              	.LFE30:
 289              		.section	.text.SetSysClock,"ax",%progbits
 290              		.align	1
 291              		.syntax unified
 292              		.thumb
 293              		.thumb_func
 295              	SetSysClock:
 296              	.LFB31:
 413:./Libraries/CMSIS/system_stm32f10x.c **** 
 414:./Libraries/CMSIS/system_stm32f10x.c **** /**
 415:./Libraries/CMSIS/system_stm32f10x.c ****   * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
 416:./Libraries/CMSIS/system_stm32f10x.c ****   * @param  None
 417:./Libraries/CMSIS/system_stm32f10x.c ****   * @retval None
 418:./Libraries/CMSIS/system_stm32f10x.c ****   */
 419:./Libraries/CMSIS/system_stm32f10x.c **** static void SetSysClock(void)
 420:./Libraries/CMSIS/system_stm32f10x.c **** {
 297              		.loc 1 420 1
 298              		.cfi_startproc
 299              		@ args = 0, pretend = 0, frame = 0
 300              		@ frame_needed = 1, uses_anonymous_args = 0
 301 0000 80B5     		push	{r7, lr}
 302              	.LCFI8:
 303              		.cfi_def_cfa_offset 8
 304              		.cfi_offset 7, -8
 305              		.cfi_offset 14, -4
 306 0002 00AF     		add	r7, sp, #0
 307              	.LCFI9:
 308              		.cfi_def_cfa_register 7
 421:./Libraries/CMSIS/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 422:./Libraries/CMSIS/system_stm32f10x.c ****   SetSysClockToHSE();
 423:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 424:./Libraries/CMSIS/system_stm32f10x.c ****   SetSysClockTo24();
 425:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 426:./Libraries/CMSIS/system_stm32f10x.c ****   SetSysClockTo36();
 427:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 428:./Libraries/CMSIS/system_stm32f10x.c ****   SetSysClockTo48();
 429:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 430:./Libraries/CMSIS/system_stm32f10x.c ****   SetSysClockTo56();  
 431:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 432:./Libraries/CMSIS/system_stm32f10x.c ****   SetSysClockTo72();
ARM GAS  C:\Users\hao\AppData\Local\Temp\ccooSK6b.s 			page 14


 309              		.loc 1 432 3
 310 0004 FFF7FEFF 		bl	SetSysClockTo72
 433:./Libraries/CMSIS/system_stm32f10x.c **** #endif
 434:./Libraries/CMSIS/system_stm32f10x.c ****  
 435:./Libraries/CMSIS/system_stm32f10x.c ****  /* If none of the define above is enabled, the HSI is used as System clock
 436:./Libraries/CMSIS/system_stm32f10x.c ****     source (default after reset) */ 
 437:./Libraries/CMSIS/system_stm32f10x.c **** }
 311              		.loc 1 437 1
 312 0008 00BF     		nop
 313 000a 80BD     		pop	{r7, pc}
 314              		.cfi_endproc
 315              	.LFE31:
 317              		.section	.text.SetSysClockTo72,"ax",%progbits
 318              		.align	1
 319              		.syntax unified
 320              		.thumb
 321              		.thumb_func
 323              	SetSysClockTo72:
 324              	.LFB32:
 438:./Libraries/CMSIS/system_stm32f10x.c **** 
 439:./Libraries/CMSIS/system_stm32f10x.c **** /**
 440:./Libraries/CMSIS/system_stm32f10x.c ****   * @brief  Setup the external memory controller. Called in startup_stm32f10x.s 
 441:./Libraries/CMSIS/system_stm32f10x.c ****   *          before jump to __main
 442:./Libraries/CMSIS/system_stm32f10x.c ****   * @param  None
 443:./Libraries/CMSIS/system_stm32f10x.c ****   * @retval None
 444:./Libraries/CMSIS/system_stm32f10x.c ****   */ 
 445:./Libraries/CMSIS/system_stm32f10x.c **** #ifdef DATA_IN_ExtSRAM
 446:./Libraries/CMSIS/system_stm32f10x.c **** /**
 447:./Libraries/CMSIS/system_stm32f10x.c ****   * @brief  Setup the external memory controller. 
 448:./Libraries/CMSIS/system_stm32f10x.c ****   *         Called in startup_stm32f10x_xx.s/.c before jump to main.
 449:./Libraries/CMSIS/system_stm32f10x.c ****   * 	      This function configures the external SRAM mounted on STM3210E-EVAL
 450:./Libraries/CMSIS/system_stm32f10x.c ****   *         board (STM32 High density devices). This SRAM will be used as program
 451:./Libraries/CMSIS/system_stm32f10x.c ****   *         data memory (including heap and stack).
 452:./Libraries/CMSIS/system_stm32f10x.c ****   * @param  None
 453:./Libraries/CMSIS/system_stm32f10x.c ****   * @retval None
 454:./Libraries/CMSIS/system_stm32f10x.c ****   */ 
 455:./Libraries/CMSIS/system_stm32f10x.c **** void SystemInit_ExtMemCtl(void) 
 456:./Libraries/CMSIS/system_stm32f10x.c **** {
 457:./Libraries/CMSIS/system_stm32f10x.c **** /*!< FSMC Bank1 NOR/SRAM3 is used for the STM3210E-EVAL, if another Bank is 
 458:./Libraries/CMSIS/system_stm32f10x.c ****   required, then adjust the Register Addresses */
 459:./Libraries/CMSIS/system_stm32f10x.c **** 
 460:./Libraries/CMSIS/system_stm32f10x.c ****   /* Enable FSMC clock */
 461:./Libraries/CMSIS/system_stm32f10x.c ****   RCC->AHBENR = 0x00000114;
 462:./Libraries/CMSIS/system_stm32f10x.c ****   
 463:./Libraries/CMSIS/system_stm32f10x.c ****   /* Enable GPIOD, GPIOE, GPIOF and GPIOG clocks */  
 464:./Libraries/CMSIS/system_stm32f10x.c ****   RCC->APB2ENR = 0x000001E0;
 465:./Libraries/CMSIS/system_stm32f10x.c ****   
 466:./Libraries/CMSIS/system_stm32f10x.c **** /* ---------------  SRAM Data lines, NOE and NWE configuration ---------------*/
 467:./Libraries/CMSIS/system_stm32f10x.c **** /*----------------  SRAM Address lines configuration -------------------------*/
 468:./Libraries/CMSIS/system_stm32f10x.c **** /*----------------  NOE and NWE configuration --------------------------------*/  
 469:./Libraries/CMSIS/system_stm32f10x.c **** /*----------------  NE3 configuration ----------------------------------------*/
 470:./Libraries/CMSIS/system_stm32f10x.c **** /*----------------  NBL0, NBL1 configuration ---------------------------------*/
 471:./Libraries/CMSIS/system_stm32f10x.c ****   
 472:./Libraries/CMSIS/system_stm32f10x.c ****   GPIOD->CRL = 0x44BB44BB;  
 473:./Libraries/CMSIS/system_stm32f10x.c ****   GPIOD->CRH = 0xBBBBBBBB;
 474:./Libraries/CMSIS/system_stm32f10x.c **** 
 475:./Libraries/CMSIS/system_stm32f10x.c ****   GPIOE->CRL = 0xB44444BB;  
ARM GAS  C:\Users\hao\AppData\Local\Temp\ccooSK6b.s 			page 15


 476:./Libraries/CMSIS/system_stm32f10x.c ****   GPIOE->CRH = 0xBBBBBBBB;
 477:./Libraries/CMSIS/system_stm32f10x.c **** 
 478:./Libraries/CMSIS/system_stm32f10x.c ****   GPIOF->CRL = 0x44BBBBBB;  
 479:./Libraries/CMSIS/system_stm32f10x.c ****   GPIOF->CRH = 0xBBBB4444;
 480:./Libraries/CMSIS/system_stm32f10x.c **** 
 481:./Libraries/CMSIS/system_stm32f10x.c ****   GPIOG->CRL = 0x44BBBBBB;  
 482:./Libraries/CMSIS/system_stm32f10x.c ****   GPIOG->CRH = 0x44444B44;
 483:./Libraries/CMSIS/system_stm32f10x.c ****    
 484:./Libraries/CMSIS/system_stm32f10x.c **** /*----------------  FSMC Configuration ---------------------------------------*/  
 485:./Libraries/CMSIS/system_stm32f10x.c **** /*----------------  Enable FSMC Bank1_SRAM Bank ------------------------------*/
 486:./Libraries/CMSIS/system_stm32f10x.c ****   
 487:./Libraries/CMSIS/system_stm32f10x.c ****   FSMC_Bank1->BTCR[4] = 0x00001011;
 488:./Libraries/CMSIS/system_stm32f10x.c ****   FSMC_Bank1->BTCR[5] = 0x00000200;
 489:./Libraries/CMSIS/system_stm32f10x.c **** }
 490:./Libraries/CMSIS/system_stm32f10x.c **** #endif /* DATA_IN_ExtSRAM */
 491:./Libraries/CMSIS/system_stm32f10x.c **** 
 492:./Libraries/CMSIS/system_stm32f10x.c **** #ifdef SYSCLK_FREQ_HSE
 493:./Libraries/CMSIS/system_stm32f10x.c **** /**
 494:./Libraries/CMSIS/system_stm32f10x.c ****   * @brief  Selects HSE as System clock source and configure HCLK, PCLK2
 495:./Libraries/CMSIS/system_stm32f10x.c ****   *         and PCLK1 prescalers.
 496:./Libraries/CMSIS/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 497:./Libraries/CMSIS/system_stm32f10x.c ****   * @param  None
 498:./Libraries/CMSIS/system_stm32f10x.c ****   * @retval None
 499:./Libraries/CMSIS/system_stm32f10x.c ****   */
 500:./Libraries/CMSIS/system_stm32f10x.c **** static void SetSysClockToHSE(void)
 501:./Libraries/CMSIS/system_stm32f10x.c **** {
 502:./Libraries/CMSIS/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 503:./Libraries/CMSIS/system_stm32f10x.c ****   
 504:./Libraries/CMSIS/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 505:./Libraries/CMSIS/system_stm32f10x.c ****   /* Enable HSE */    
 506:./Libraries/CMSIS/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 507:./Libraries/CMSIS/system_stm32f10x.c ****  
 508:./Libraries/CMSIS/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 509:./Libraries/CMSIS/system_stm32f10x.c ****   do
 510:./Libraries/CMSIS/system_stm32f10x.c ****   {
 511:./Libraries/CMSIS/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 512:./Libraries/CMSIS/system_stm32f10x.c ****     StartUpCounter++;  
 513:./Libraries/CMSIS/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 514:./Libraries/CMSIS/system_stm32f10x.c **** 
 515:./Libraries/CMSIS/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 516:./Libraries/CMSIS/system_stm32f10x.c ****   {
 517:./Libraries/CMSIS/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 518:./Libraries/CMSIS/system_stm32f10x.c ****   }
 519:./Libraries/CMSIS/system_stm32f10x.c ****   else
 520:./Libraries/CMSIS/system_stm32f10x.c ****   {
 521:./Libraries/CMSIS/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 522:./Libraries/CMSIS/system_stm32f10x.c ****   }  
 523:./Libraries/CMSIS/system_stm32f10x.c **** 
 524:./Libraries/CMSIS/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 525:./Libraries/CMSIS/system_stm32f10x.c ****   {
 526:./Libraries/CMSIS/system_stm32f10x.c **** 
 527:./Libraries/CMSIS/system_stm32f10x.c **** #if !defined STM32F10X_LD_VL && !defined STM32F10X_MD_VL && !defined STM32F10X_HD_VL
 528:./Libraries/CMSIS/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 529:./Libraries/CMSIS/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 530:./Libraries/CMSIS/system_stm32f10x.c **** 
 531:./Libraries/CMSIS/system_stm32f10x.c ****     /* Flash 0 wait state */
 532:./Libraries/CMSIS/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
ARM GAS  C:\Users\hao\AppData\Local\Temp\ccooSK6b.s 			page 16


 533:./Libraries/CMSIS/system_stm32f10x.c **** 
 534:./Libraries/CMSIS/system_stm32f10x.c **** #ifndef STM32F10X_CL
 535:./Libraries/CMSIS/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;
 536:./Libraries/CMSIS/system_stm32f10x.c **** #else
 537:./Libraries/CMSIS/system_stm32f10x.c ****     if (HSE_VALUE <= 24000000)
 538:./Libraries/CMSIS/system_stm32f10x.c **** 	{
 539:./Libraries/CMSIS/system_stm32f10x.c ****       FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;
 540:./Libraries/CMSIS/system_stm32f10x.c **** 	}
 541:./Libraries/CMSIS/system_stm32f10x.c **** 	else
 542:./Libraries/CMSIS/system_stm32f10x.c **** 	{
 543:./Libraries/CMSIS/system_stm32f10x.c ****       FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1;
 544:./Libraries/CMSIS/system_stm32f10x.c **** 	}
 545:./Libraries/CMSIS/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 546:./Libraries/CMSIS/system_stm32f10x.c **** #endif
 547:./Libraries/CMSIS/system_stm32f10x.c ****  
 548:./Libraries/CMSIS/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 549:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 550:./Libraries/CMSIS/system_stm32f10x.c ****       
 551:./Libraries/CMSIS/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 552:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 553:./Libraries/CMSIS/system_stm32f10x.c ****     
 554:./Libraries/CMSIS/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 555:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 556:./Libraries/CMSIS/system_stm32f10x.c ****     
 557:./Libraries/CMSIS/system_stm32f10x.c ****     /* Select HSE as system clock source */
 558:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 559:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_HSE;    
 560:./Libraries/CMSIS/system_stm32f10x.c **** 
 561:./Libraries/CMSIS/system_stm32f10x.c ****     /* Wait till HSE is used as system clock source */
 562:./Libraries/CMSIS/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x04)
 563:./Libraries/CMSIS/system_stm32f10x.c ****     {
 564:./Libraries/CMSIS/system_stm32f10x.c ****     }
 565:./Libraries/CMSIS/system_stm32f10x.c ****   }
 566:./Libraries/CMSIS/system_stm32f10x.c ****   else
 567:./Libraries/CMSIS/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 568:./Libraries/CMSIS/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 569:./Libraries/CMSIS/system_stm32f10x.c ****   }  
 570:./Libraries/CMSIS/system_stm32f10x.c **** }
 571:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_24MHz
 572:./Libraries/CMSIS/system_stm32f10x.c **** /**
 573:./Libraries/CMSIS/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 24MHz and configure HCLK, PCLK2 
 574:./Libraries/CMSIS/system_stm32f10x.c ****   *         and PCLK1 prescalers.
 575:./Libraries/CMSIS/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 576:./Libraries/CMSIS/system_stm32f10x.c ****   * @param  None
 577:./Libraries/CMSIS/system_stm32f10x.c ****   * @retval None
 578:./Libraries/CMSIS/system_stm32f10x.c ****   */
 579:./Libraries/CMSIS/system_stm32f10x.c **** static void SetSysClockTo24(void)
 580:./Libraries/CMSIS/system_stm32f10x.c **** {
 581:./Libraries/CMSIS/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 582:./Libraries/CMSIS/system_stm32f10x.c ****   
 583:./Libraries/CMSIS/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 584:./Libraries/CMSIS/system_stm32f10x.c ****   /* Enable HSE */    
 585:./Libraries/CMSIS/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 586:./Libraries/CMSIS/system_stm32f10x.c ****  
 587:./Libraries/CMSIS/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 588:./Libraries/CMSIS/system_stm32f10x.c ****   do
 589:./Libraries/CMSIS/system_stm32f10x.c ****   {
ARM GAS  C:\Users\hao\AppData\Local\Temp\ccooSK6b.s 			page 17


 590:./Libraries/CMSIS/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 591:./Libraries/CMSIS/system_stm32f10x.c ****     StartUpCounter++;  
 592:./Libraries/CMSIS/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 593:./Libraries/CMSIS/system_stm32f10x.c **** 
 594:./Libraries/CMSIS/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 595:./Libraries/CMSIS/system_stm32f10x.c ****   {
 596:./Libraries/CMSIS/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 597:./Libraries/CMSIS/system_stm32f10x.c ****   }
 598:./Libraries/CMSIS/system_stm32f10x.c ****   else
 599:./Libraries/CMSIS/system_stm32f10x.c ****   {
 600:./Libraries/CMSIS/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 601:./Libraries/CMSIS/system_stm32f10x.c ****   }  
 602:./Libraries/CMSIS/system_stm32f10x.c **** 
 603:./Libraries/CMSIS/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 604:./Libraries/CMSIS/system_stm32f10x.c ****   {
 605:./Libraries/CMSIS/system_stm32f10x.c **** #if !defined STM32F10X_LD_VL && !defined STM32F10X_MD_VL && !defined STM32F10X_HD_VL 
 606:./Libraries/CMSIS/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 607:./Libraries/CMSIS/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 608:./Libraries/CMSIS/system_stm32f10x.c **** 
 609:./Libraries/CMSIS/system_stm32f10x.c ****     /* Flash 0 wait state */
 610:./Libraries/CMSIS/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 611:./Libraries/CMSIS/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_0;    
 612:./Libraries/CMSIS/system_stm32f10x.c **** #endif
 613:./Libraries/CMSIS/system_stm32f10x.c ****  
 614:./Libraries/CMSIS/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 615:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 616:./Libraries/CMSIS/system_stm32f10x.c ****       
 617:./Libraries/CMSIS/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 618:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 619:./Libraries/CMSIS/system_stm32f10x.c ****     
 620:./Libraries/CMSIS/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 621:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 622:./Libraries/CMSIS/system_stm32f10x.c ****     
 623:./Libraries/CMSIS/system_stm32f10x.c **** #ifdef STM32F10X_CL
 624:./Libraries/CMSIS/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
 625:./Libraries/CMSIS/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 6 = 24 MHz */ 
 626:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 627:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 628:./Libraries/CMSIS/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL6); 
 629:./Libraries/CMSIS/system_stm32f10x.c **** 
 630:./Libraries/CMSIS/system_stm32f10x.c ****     /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
 631:./Libraries/CMSIS/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 10 = 4 MHz */       
 632:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 633:./Libraries/CMSIS/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 634:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 635:./Libraries/CMSIS/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV10);
 636:./Libraries/CMSIS/system_stm32f10x.c ****   
 637:./Libraries/CMSIS/system_stm32f10x.c ****     /* Enable PLL2 */
 638:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
 639:./Libraries/CMSIS/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
 640:./Libraries/CMSIS/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 641:./Libraries/CMSIS/system_stm32f10x.c ****     {
 642:./Libraries/CMSIS/system_stm32f10x.c ****     }   
 643:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)
 644:./Libraries/CMSIS/system_stm32f10x.c ****     /*  PLL configuration:  = (HSE / 2) * 6 = 24 MHz */
 645:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 646:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_PREDIV1 | RCC_CFGR_PLLXTPRE_PREDIV1_Div2 | RCC_CFGR_PLL
ARM GAS  C:\Users\hao\AppData\Local\Temp\ccooSK6b.s 			page 18


 647:./Libraries/CMSIS/system_stm32f10x.c **** #else    
 648:./Libraries/CMSIS/system_stm32f10x.c ****     /*  PLL configuration:  = (HSE / 2) * 6 = 24 MHz */
 649:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 650:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLXTPRE_HSE_Div2 | RCC_CFGR_PLLMULL6);
 651:./Libraries/CMSIS/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 652:./Libraries/CMSIS/system_stm32f10x.c **** 
 653:./Libraries/CMSIS/system_stm32f10x.c ****     /* Enable PLL */
 654:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 655:./Libraries/CMSIS/system_stm32f10x.c **** 
 656:./Libraries/CMSIS/system_stm32f10x.c ****     /* Wait till PLL is ready */
 657:./Libraries/CMSIS/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 658:./Libraries/CMSIS/system_stm32f10x.c ****     {
 659:./Libraries/CMSIS/system_stm32f10x.c ****     }
 660:./Libraries/CMSIS/system_stm32f10x.c **** 
 661:./Libraries/CMSIS/system_stm32f10x.c ****     /* Select PLL as system clock source */
 662:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 663:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 664:./Libraries/CMSIS/system_stm32f10x.c **** 
 665:./Libraries/CMSIS/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
 666:./Libraries/CMSIS/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 667:./Libraries/CMSIS/system_stm32f10x.c ****     {
 668:./Libraries/CMSIS/system_stm32f10x.c ****     }
 669:./Libraries/CMSIS/system_stm32f10x.c ****   }
 670:./Libraries/CMSIS/system_stm32f10x.c ****   else
 671:./Libraries/CMSIS/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 672:./Libraries/CMSIS/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 673:./Libraries/CMSIS/system_stm32f10x.c ****   } 
 674:./Libraries/CMSIS/system_stm32f10x.c **** }
 675:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_36MHz
 676:./Libraries/CMSIS/system_stm32f10x.c **** /**
 677:./Libraries/CMSIS/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 36MHz and configure HCLK, PCLK2 
 678:./Libraries/CMSIS/system_stm32f10x.c ****   *         and PCLK1 prescalers. 
 679:./Libraries/CMSIS/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 680:./Libraries/CMSIS/system_stm32f10x.c ****   * @param  None
 681:./Libraries/CMSIS/system_stm32f10x.c ****   * @retval None
 682:./Libraries/CMSIS/system_stm32f10x.c ****   */
 683:./Libraries/CMSIS/system_stm32f10x.c **** static void SetSysClockTo36(void)
 684:./Libraries/CMSIS/system_stm32f10x.c **** {
 685:./Libraries/CMSIS/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 686:./Libraries/CMSIS/system_stm32f10x.c ****   
 687:./Libraries/CMSIS/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 688:./Libraries/CMSIS/system_stm32f10x.c ****   /* Enable HSE */    
 689:./Libraries/CMSIS/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 690:./Libraries/CMSIS/system_stm32f10x.c ****  
 691:./Libraries/CMSIS/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 692:./Libraries/CMSIS/system_stm32f10x.c ****   do
 693:./Libraries/CMSIS/system_stm32f10x.c ****   {
 694:./Libraries/CMSIS/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 695:./Libraries/CMSIS/system_stm32f10x.c ****     StartUpCounter++;  
 696:./Libraries/CMSIS/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 697:./Libraries/CMSIS/system_stm32f10x.c **** 
 698:./Libraries/CMSIS/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 699:./Libraries/CMSIS/system_stm32f10x.c ****   {
 700:./Libraries/CMSIS/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 701:./Libraries/CMSIS/system_stm32f10x.c ****   }
 702:./Libraries/CMSIS/system_stm32f10x.c ****   else
 703:./Libraries/CMSIS/system_stm32f10x.c ****   {
ARM GAS  C:\Users\hao\AppData\Local\Temp\ccooSK6b.s 			page 19


 704:./Libraries/CMSIS/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 705:./Libraries/CMSIS/system_stm32f10x.c ****   }  
 706:./Libraries/CMSIS/system_stm32f10x.c **** 
 707:./Libraries/CMSIS/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 708:./Libraries/CMSIS/system_stm32f10x.c ****   {
 709:./Libraries/CMSIS/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 710:./Libraries/CMSIS/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 711:./Libraries/CMSIS/system_stm32f10x.c **** 
 712:./Libraries/CMSIS/system_stm32f10x.c ****     /* Flash 1 wait state */
 713:./Libraries/CMSIS/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 714:./Libraries/CMSIS/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1;    
 715:./Libraries/CMSIS/system_stm32f10x.c ****  
 716:./Libraries/CMSIS/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 717:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 718:./Libraries/CMSIS/system_stm32f10x.c ****       
 719:./Libraries/CMSIS/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 720:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 721:./Libraries/CMSIS/system_stm32f10x.c ****     
 722:./Libraries/CMSIS/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 723:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 724:./Libraries/CMSIS/system_stm32f10x.c ****     
 725:./Libraries/CMSIS/system_stm32f10x.c **** #ifdef STM32F10X_CL
 726:./Libraries/CMSIS/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
 727:./Libraries/CMSIS/system_stm32f10x.c ****     
 728:./Libraries/CMSIS/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 9 = 36 MHz */ 
 729:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 730:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 731:./Libraries/CMSIS/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL9); 
 732:./Libraries/CMSIS/system_stm32f10x.c **** 
 733:./Libraries/CMSIS/system_stm32f10x.c **** 	/*!< PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
 734:./Libraries/CMSIS/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 10 = 4 MHz */
 735:./Libraries/CMSIS/system_stm32f10x.c ****         
 736:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 737:./Libraries/CMSIS/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 738:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 739:./Libraries/CMSIS/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV10);
 740:./Libraries/CMSIS/system_stm32f10x.c ****   
 741:./Libraries/CMSIS/system_stm32f10x.c ****     /* Enable PLL2 */
 742:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
 743:./Libraries/CMSIS/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
 744:./Libraries/CMSIS/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 745:./Libraries/CMSIS/system_stm32f10x.c ****     {
 746:./Libraries/CMSIS/system_stm32f10x.c ****     }
 747:./Libraries/CMSIS/system_stm32f10x.c ****     
 748:./Libraries/CMSIS/system_stm32f10x.c **** #else    
 749:./Libraries/CMSIS/system_stm32f10x.c ****     /*  PLL configuration: PLLCLK = (HSE / 2) * 9 = 36 MHz */
 750:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 751:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLXTPRE_HSE_Div2 | RCC_CFGR_PLLMULL9);
 752:./Libraries/CMSIS/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 753:./Libraries/CMSIS/system_stm32f10x.c **** 
 754:./Libraries/CMSIS/system_stm32f10x.c ****     /* Enable PLL */
 755:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 756:./Libraries/CMSIS/system_stm32f10x.c **** 
 757:./Libraries/CMSIS/system_stm32f10x.c ****     /* Wait till PLL is ready */
 758:./Libraries/CMSIS/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 759:./Libraries/CMSIS/system_stm32f10x.c ****     {
 760:./Libraries/CMSIS/system_stm32f10x.c ****     }
ARM GAS  C:\Users\hao\AppData\Local\Temp\ccooSK6b.s 			page 20


 761:./Libraries/CMSIS/system_stm32f10x.c **** 
 762:./Libraries/CMSIS/system_stm32f10x.c ****     /* Select PLL as system clock source */
 763:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 764:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 765:./Libraries/CMSIS/system_stm32f10x.c **** 
 766:./Libraries/CMSIS/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
 767:./Libraries/CMSIS/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 768:./Libraries/CMSIS/system_stm32f10x.c ****     {
 769:./Libraries/CMSIS/system_stm32f10x.c ****     }
 770:./Libraries/CMSIS/system_stm32f10x.c ****   }
 771:./Libraries/CMSIS/system_stm32f10x.c ****   else
 772:./Libraries/CMSIS/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 773:./Libraries/CMSIS/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 774:./Libraries/CMSIS/system_stm32f10x.c ****   } 
 775:./Libraries/CMSIS/system_stm32f10x.c **** }
 776:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_48MHz
 777:./Libraries/CMSIS/system_stm32f10x.c **** /**
 778:./Libraries/CMSIS/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 48MHz and configure HCLK, PCLK2 
 779:./Libraries/CMSIS/system_stm32f10x.c ****   *         and PCLK1 prescalers. 
 780:./Libraries/CMSIS/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 781:./Libraries/CMSIS/system_stm32f10x.c ****   * @param  None
 782:./Libraries/CMSIS/system_stm32f10x.c ****   * @retval None
 783:./Libraries/CMSIS/system_stm32f10x.c ****   */
 784:./Libraries/CMSIS/system_stm32f10x.c **** static void SetSysClockTo48(void)
 785:./Libraries/CMSIS/system_stm32f10x.c **** {
 786:./Libraries/CMSIS/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 787:./Libraries/CMSIS/system_stm32f10x.c ****   
 788:./Libraries/CMSIS/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 789:./Libraries/CMSIS/system_stm32f10x.c ****   /* Enable HSE */    
 790:./Libraries/CMSIS/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 791:./Libraries/CMSIS/system_stm32f10x.c ****  
 792:./Libraries/CMSIS/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 793:./Libraries/CMSIS/system_stm32f10x.c ****   do
 794:./Libraries/CMSIS/system_stm32f10x.c ****   {
 795:./Libraries/CMSIS/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 796:./Libraries/CMSIS/system_stm32f10x.c ****     StartUpCounter++;  
 797:./Libraries/CMSIS/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 798:./Libraries/CMSIS/system_stm32f10x.c **** 
 799:./Libraries/CMSIS/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 800:./Libraries/CMSIS/system_stm32f10x.c ****   {
 801:./Libraries/CMSIS/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 802:./Libraries/CMSIS/system_stm32f10x.c ****   }
 803:./Libraries/CMSIS/system_stm32f10x.c ****   else
 804:./Libraries/CMSIS/system_stm32f10x.c ****   {
 805:./Libraries/CMSIS/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 806:./Libraries/CMSIS/system_stm32f10x.c ****   }  
 807:./Libraries/CMSIS/system_stm32f10x.c **** 
 808:./Libraries/CMSIS/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 809:./Libraries/CMSIS/system_stm32f10x.c ****   {
 810:./Libraries/CMSIS/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 811:./Libraries/CMSIS/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 812:./Libraries/CMSIS/system_stm32f10x.c **** 
 813:./Libraries/CMSIS/system_stm32f10x.c ****     /* Flash 1 wait state */
 814:./Libraries/CMSIS/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 815:./Libraries/CMSIS/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_1;    
 816:./Libraries/CMSIS/system_stm32f10x.c ****  
 817:./Libraries/CMSIS/system_stm32f10x.c ****     /* HCLK = SYSCLK */
ARM GAS  C:\Users\hao\AppData\Local\Temp\ccooSK6b.s 			page 21


 818:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 819:./Libraries/CMSIS/system_stm32f10x.c ****       
 820:./Libraries/CMSIS/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 821:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 822:./Libraries/CMSIS/system_stm32f10x.c ****     
 823:./Libraries/CMSIS/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 824:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 825:./Libraries/CMSIS/system_stm32f10x.c ****     
 826:./Libraries/CMSIS/system_stm32f10x.c **** #ifdef STM32F10X_CL
 827:./Libraries/CMSIS/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
 828:./Libraries/CMSIS/system_stm32f10x.c ****     /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
 829:./Libraries/CMSIS/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 5 = 8 MHz */
 830:./Libraries/CMSIS/system_stm32f10x.c ****         
 831:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 832:./Libraries/CMSIS/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 833:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 834:./Libraries/CMSIS/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5);
 835:./Libraries/CMSIS/system_stm32f10x.c ****   
 836:./Libraries/CMSIS/system_stm32f10x.c ****     /* Enable PLL2 */
 837:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
 838:./Libraries/CMSIS/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
 839:./Libraries/CMSIS/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 840:./Libraries/CMSIS/system_stm32f10x.c ****     {
 841:./Libraries/CMSIS/system_stm32f10x.c ****     }
 842:./Libraries/CMSIS/system_stm32f10x.c ****     
 843:./Libraries/CMSIS/system_stm32f10x.c ****    
 844:./Libraries/CMSIS/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 6 = 48 MHz */ 
 845:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 846:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 847:./Libraries/CMSIS/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL6); 
 848:./Libraries/CMSIS/system_stm32f10x.c **** #else    
 849:./Libraries/CMSIS/system_stm32f10x.c ****     /*  PLL configuration: PLLCLK = HSE * 6 = 48 MHz */
 850:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 851:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL6);
 852:./Libraries/CMSIS/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 853:./Libraries/CMSIS/system_stm32f10x.c **** 
 854:./Libraries/CMSIS/system_stm32f10x.c ****     /* Enable PLL */
 855:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 856:./Libraries/CMSIS/system_stm32f10x.c **** 
 857:./Libraries/CMSIS/system_stm32f10x.c ****     /* Wait till PLL is ready */
 858:./Libraries/CMSIS/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 859:./Libraries/CMSIS/system_stm32f10x.c ****     {
 860:./Libraries/CMSIS/system_stm32f10x.c ****     }
 861:./Libraries/CMSIS/system_stm32f10x.c **** 
 862:./Libraries/CMSIS/system_stm32f10x.c ****     /* Select PLL as system clock source */
 863:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 864:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 865:./Libraries/CMSIS/system_stm32f10x.c **** 
 866:./Libraries/CMSIS/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
 867:./Libraries/CMSIS/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 868:./Libraries/CMSIS/system_stm32f10x.c ****     {
 869:./Libraries/CMSIS/system_stm32f10x.c ****     }
 870:./Libraries/CMSIS/system_stm32f10x.c ****   }
 871:./Libraries/CMSIS/system_stm32f10x.c ****   else
 872:./Libraries/CMSIS/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 873:./Libraries/CMSIS/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 874:./Libraries/CMSIS/system_stm32f10x.c ****   } 
ARM GAS  C:\Users\hao\AppData\Local\Temp\ccooSK6b.s 			page 22


 875:./Libraries/CMSIS/system_stm32f10x.c **** }
 876:./Libraries/CMSIS/system_stm32f10x.c **** 
 877:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_56MHz
 878:./Libraries/CMSIS/system_stm32f10x.c **** /**
 879:./Libraries/CMSIS/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 56MHz and configure HCLK, PCLK2 
 880:./Libraries/CMSIS/system_stm32f10x.c ****   *         and PCLK1 prescalers. 
 881:./Libraries/CMSIS/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 882:./Libraries/CMSIS/system_stm32f10x.c ****   * @param  None
 883:./Libraries/CMSIS/system_stm32f10x.c ****   * @retval None
 884:./Libraries/CMSIS/system_stm32f10x.c ****   */
 885:./Libraries/CMSIS/system_stm32f10x.c **** static void SetSysClockTo56(void)
 886:./Libraries/CMSIS/system_stm32f10x.c **** {
 887:./Libraries/CMSIS/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 888:./Libraries/CMSIS/system_stm32f10x.c ****   
 889:./Libraries/CMSIS/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/   
 890:./Libraries/CMSIS/system_stm32f10x.c ****   /* Enable HSE */    
 891:./Libraries/CMSIS/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 892:./Libraries/CMSIS/system_stm32f10x.c ****  
 893:./Libraries/CMSIS/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 894:./Libraries/CMSIS/system_stm32f10x.c ****   do
 895:./Libraries/CMSIS/system_stm32f10x.c ****   {
 896:./Libraries/CMSIS/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 897:./Libraries/CMSIS/system_stm32f10x.c ****     StartUpCounter++;  
 898:./Libraries/CMSIS/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 899:./Libraries/CMSIS/system_stm32f10x.c **** 
 900:./Libraries/CMSIS/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 901:./Libraries/CMSIS/system_stm32f10x.c ****   {
 902:./Libraries/CMSIS/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 903:./Libraries/CMSIS/system_stm32f10x.c ****   }
 904:./Libraries/CMSIS/system_stm32f10x.c ****   else
 905:./Libraries/CMSIS/system_stm32f10x.c ****   {
 906:./Libraries/CMSIS/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 907:./Libraries/CMSIS/system_stm32f10x.c ****   }  
 908:./Libraries/CMSIS/system_stm32f10x.c **** 
 909:./Libraries/CMSIS/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 910:./Libraries/CMSIS/system_stm32f10x.c ****   {
 911:./Libraries/CMSIS/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
 912:./Libraries/CMSIS/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 913:./Libraries/CMSIS/system_stm32f10x.c **** 
 914:./Libraries/CMSIS/system_stm32f10x.c ****     /* Flash 2 wait state */
 915:./Libraries/CMSIS/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 916:./Libraries/CMSIS/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 917:./Libraries/CMSIS/system_stm32f10x.c ****  
 918:./Libraries/CMSIS/system_stm32f10x.c ****     /* HCLK = SYSCLK */
 919:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 920:./Libraries/CMSIS/system_stm32f10x.c ****       
 921:./Libraries/CMSIS/system_stm32f10x.c ****     /* PCLK2 = HCLK */
 922:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 923:./Libraries/CMSIS/system_stm32f10x.c ****     
 924:./Libraries/CMSIS/system_stm32f10x.c ****     /* PCLK1 = HCLK */
 925:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 926:./Libraries/CMSIS/system_stm32f10x.c **** 
 927:./Libraries/CMSIS/system_stm32f10x.c **** #ifdef STM32F10X_CL
 928:./Libraries/CMSIS/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
 929:./Libraries/CMSIS/system_stm32f10x.c ****     /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
 930:./Libraries/CMSIS/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 5 = 8 MHz */
 931:./Libraries/CMSIS/system_stm32f10x.c ****         
ARM GAS  C:\Users\hao\AppData\Local\Temp\ccooSK6b.s 			page 23


 932:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 933:./Libraries/CMSIS/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
 934:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 935:./Libraries/CMSIS/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5);
 936:./Libraries/CMSIS/system_stm32f10x.c ****   
 937:./Libraries/CMSIS/system_stm32f10x.c ****     /* Enable PLL2 */
 938:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
 939:./Libraries/CMSIS/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
 940:./Libraries/CMSIS/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 941:./Libraries/CMSIS/system_stm32f10x.c ****     {
 942:./Libraries/CMSIS/system_stm32f10x.c ****     }
 943:./Libraries/CMSIS/system_stm32f10x.c ****     
 944:./Libraries/CMSIS/system_stm32f10x.c ****    
 945:./Libraries/CMSIS/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 7 = 56 MHz */ 
 946:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 947:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 948:./Libraries/CMSIS/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL7); 
 949:./Libraries/CMSIS/system_stm32f10x.c **** #else     
 950:./Libraries/CMSIS/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = HSE * 7 = 56 MHz */
 951:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 952:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL7);
 953:./Libraries/CMSIS/system_stm32f10x.c **** 
 954:./Libraries/CMSIS/system_stm32f10x.c **** #endif /* STM32F10X_CL */
 955:./Libraries/CMSIS/system_stm32f10x.c **** 
 956:./Libraries/CMSIS/system_stm32f10x.c ****     /* Enable PLL */
 957:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 958:./Libraries/CMSIS/system_stm32f10x.c **** 
 959:./Libraries/CMSIS/system_stm32f10x.c ****     /* Wait till PLL is ready */
 960:./Libraries/CMSIS/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 961:./Libraries/CMSIS/system_stm32f10x.c ****     {
 962:./Libraries/CMSIS/system_stm32f10x.c ****     }
 963:./Libraries/CMSIS/system_stm32f10x.c **** 
 964:./Libraries/CMSIS/system_stm32f10x.c ****     /* Select PLL as system clock source */
 965:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 966:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 967:./Libraries/CMSIS/system_stm32f10x.c **** 
 968:./Libraries/CMSIS/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
 969:./Libraries/CMSIS/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 970:./Libraries/CMSIS/system_stm32f10x.c ****     {
 971:./Libraries/CMSIS/system_stm32f10x.c ****     }
 972:./Libraries/CMSIS/system_stm32f10x.c ****   }
 973:./Libraries/CMSIS/system_stm32f10x.c ****   else
 974:./Libraries/CMSIS/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
 975:./Libraries/CMSIS/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
 976:./Libraries/CMSIS/system_stm32f10x.c ****   } 
 977:./Libraries/CMSIS/system_stm32f10x.c **** }
 978:./Libraries/CMSIS/system_stm32f10x.c **** 
 979:./Libraries/CMSIS/system_stm32f10x.c **** #elif defined SYSCLK_FREQ_72MHz
 980:./Libraries/CMSIS/system_stm32f10x.c **** /**
 981:./Libraries/CMSIS/system_stm32f10x.c ****   * @brief  Sets System clock frequency to 72MHz and configure HCLK, PCLK2 
 982:./Libraries/CMSIS/system_stm32f10x.c ****   *         and PCLK1 prescalers. 
 983:./Libraries/CMSIS/system_stm32f10x.c ****   * @note   This function should be used only after reset.
 984:./Libraries/CMSIS/system_stm32f10x.c ****   * @param  None
 985:./Libraries/CMSIS/system_stm32f10x.c ****   * @retval None
 986:./Libraries/CMSIS/system_stm32f10x.c ****   */
 987:./Libraries/CMSIS/system_stm32f10x.c **** static void SetSysClockTo72(void)
 988:./Libraries/CMSIS/system_stm32f10x.c **** {
ARM GAS  C:\Users\hao\AppData\Local\Temp\ccooSK6b.s 			page 24


 325              		.loc 1 988 1
 326              		.cfi_startproc
 327              		@ args = 0, pretend = 0, frame = 8
 328              		@ frame_needed = 1, uses_anonymous_args = 0
 329              		@ link register save eliminated.
 330 0000 80B4     		push	{r7}
 331              	.LCFI10:
 332              		.cfi_def_cfa_offset 4
 333              		.cfi_offset 7, -4
 334 0002 83B0     		sub	sp, sp, #12
 335              	.LCFI11:
 336              		.cfi_def_cfa_offset 16
 337 0004 00AF     		add	r7, sp, #0
 338              	.LCFI12:
 339              		.cfi_def_cfa_register 7
 989:./Libraries/CMSIS/system_stm32f10x.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 340              		.loc 1 989 17
 341 0006 0023     		movs	r3, #0
 342 0008 7B60     		str	r3, [r7, #4]
 343              		.loc 1 989 37
 344 000a 0023     		movs	r3, #0
 345 000c 3B60     		str	r3, [r7]
 990:./Libraries/CMSIS/system_stm32f10x.c ****   
 991:./Libraries/CMSIS/system_stm32f10x.c ****   /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
 992:./Libraries/CMSIS/system_stm32f10x.c ****   /* Enable HSE */    
 993:./Libraries/CMSIS/system_stm32f10x.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 346              		.loc 1 993 11
 347 000e 3A4B     		ldr	r3, .L25
 348 0010 1B68     		ldr	r3, [r3]
 349 0012 394A     		ldr	r2, .L25
 350 0014 43F48033 		orr	r3, r3, #65536
 351 0018 1360     		str	r3, [r2]
 352              	.L18:
 994:./Libraries/CMSIS/system_stm32f10x.c ****  
 995:./Libraries/CMSIS/system_stm32f10x.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 996:./Libraries/CMSIS/system_stm32f10x.c ****   do
 997:./Libraries/CMSIS/system_stm32f10x.c ****   {
 998:./Libraries/CMSIS/system_stm32f10x.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
 353              		.loc 1 998 20 discriminator 2
 354 001a 374B     		ldr	r3, .L25
 355 001c 1B68     		ldr	r3, [r3]
 356              		.loc 1 998 25 discriminator 2
 357 001e 03F40033 		and	r3, r3, #131072
 358              		.loc 1 998 15 discriminator 2
 359 0022 3B60     		str	r3, [r7]
 999:./Libraries/CMSIS/system_stm32f10x.c ****     StartUpCounter++;  
 360              		.loc 1 999 19 discriminator 2
 361 0024 7B68     		ldr	r3, [r7, #4]
 362 0026 0133     		adds	r3, r3, #1
 363 0028 7B60     		str	r3, [r7, #4]
1000:./Libraries/CMSIS/system_stm32f10x.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 364              		.loc 1 1000 22 discriminator 2
 365 002a 3B68     		ldr	r3, [r7]
 366              		.loc 1 1000 3 discriminator 2
 367 002c 002B     		cmp	r3, #0
 368 002e 03D1     		bne	.L17
 369              		.loc 1 1000 47 discriminator 1
ARM GAS  C:\Users\hao\AppData\Local\Temp\ccooSK6b.s 			page 25


 370 0030 7B68     		ldr	r3, [r7, #4]
 371              		.loc 1 1000 28 discriminator 1
 372 0032 B3F5A06F 		cmp	r3, #1280
 373 0036 F0D1     		bne	.L18
 374              	.L17:
1001:./Libraries/CMSIS/system_stm32f10x.c **** 
1002:./Libraries/CMSIS/system_stm32f10x.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 375              		.loc 1 1002 11
 376 0038 2F4B     		ldr	r3, .L25
 377 003a 1B68     		ldr	r3, [r3]
 378              		.loc 1 1002 16
 379 003c 03F40033 		and	r3, r3, #131072
 380              		.loc 1 1002 6
 381 0040 002B     		cmp	r3, #0
 382 0042 02D0     		beq	.L19
1003:./Libraries/CMSIS/system_stm32f10x.c ****   {
1004:./Libraries/CMSIS/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x01;
 383              		.loc 1 1004 15
 384 0044 0123     		movs	r3, #1
 385 0046 3B60     		str	r3, [r7]
 386 0048 01E0     		b	.L20
 387              	.L19:
1005:./Libraries/CMSIS/system_stm32f10x.c ****   }
1006:./Libraries/CMSIS/system_stm32f10x.c ****   else
1007:./Libraries/CMSIS/system_stm32f10x.c ****   {
1008:./Libraries/CMSIS/system_stm32f10x.c ****     HSEStatus = (uint32_t)0x00;
 388              		.loc 1 1008 15
 389 004a 0023     		movs	r3, #0
 390 004c 3B60     		str	r3, [r7]
 391              	.L20:
1009:./Libraries/CMSIS/system_stm32f10x.c ****   }  
1010:./Libraries/CMSIS/system_stm32f10x.c **** 
1011:./Libraries/CMSIS/system_stm32f10x.c ****   if (HSEStatus == (uint32_t)0x01)
 392              		.loc 1 1011 17
 393 004e 3B68     		ldr	r3, [r7]
 394              		.loc 1 1011 6
 395 0050 012B     		cmp	r3, #1
 396 0052 4BD1     		bne	.L24
1012:./Libraries/CMSIS/system_stm32f10x.c ****   {
1013:./Libraries/CMSIS/system_stm32f10x.c ****     /* Enable Prefetch Buffer */
1014:./Libraries/CMSIS/system_stm32f10x.c ****     FLASH->ACR |= FLASH_ACR_PRFTBE;
 397              		.loc 1 1014 16
 398 0054 294B     		ldr	r3, .L25+4
 399 0056 1B68     		ldr	r3, [r3]
 400 0058 284A     		ldr	r2, .L25+4
 401 005a 43F01003 		orr	r3, r3, #16
 402 005e 1360     		str	r3, [r2]
1015:./Libraries/CMSIS/system_stm32f10x.c **** 
1016:./Libraries/CMSIS/system_stm32f10x.c ****     /* Flash 2 wait state */
1017:./Libraries/CMSIS/system_stm32f10x.c ****     FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 403              		.loc 1 1017 16
 404 0060 264B     		ldr	r3, .L25+4
 405 0062 1B68     		ldr	r3, [r3]
 406 0064 254A     		ldr	r2, .L25+4
 407 0066 23F00303 		bic	r3, r3, #3
 408 006a 1360     		str	r3, [r2]
1018:./Libraries/CMSIS/system_stm32f10x.c ****     FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
ARM GAS  C:\Users\hao\AppData\Local\Temp\ccooSK6b.s 			page 26


 409              		.loc 1 1018 16
 410 006c 234B     		ldr	r3, .L25+4
 411 006e 1B68     		ldr	r3, [r3]
 412 0070 224A     		ldr	r2, .L25+4
 413 0072 43F00203 		orr	r3, r3, #2
 414 0076 1360     		str	r3, [r2]
1019:./Libraries/CMSIS/system_stm32f10x.c **** 
1020:./Libraries/CMSIS/system_stm32f10x.c ****  
1021:./Libraries/CMSIS/system_stm32f10x.c ****     /* HCLK = SYSCLK */
1022:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 415              		.loc 1 1022 15
 416 0078 1F4B     		ldr	r3, .L25
 417 007a 1F4A     		ldr	r2, .L25
 418 007c 5B68     		ldr	r3, [r3, #4]
 419 007e 5360     		str	r3, [r2, #4]
1023:./Libraries/CMSIS/system_stm32f10x.c ****       
1024:./Libraries/CMSIS/system_stm32f10x.c ****     /* PCLK2 = HCLK */
1025:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 420              		.loc 1 1025 15
 421 0080 1D4B     		ldr	r3, .L25
 422 0082 1D4A     		ldr	r2, .L25
 423 0084 5B68     		ldr	r3, [r3, #4]
 424 0086 5360     		str	r3, [r2, #4]
1026:./Libraries/CMSIS/system_stm32f10x.c ****     
1027:./Libraries/CMSIS/system_stm32f10x.c ****     /* PCLK1 = HCLK */
1028:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 425              		.loc 1 1028 15
 426 0088 1B4B     		ldr	r3, .L25
 427 008a 5B68     		ldr	r3, [r3, #4]
 428 008c 1A4A     		ldr	r2, .L25
 429 008e 43F48063 		orr	r3, r3, #1024
 430 0092 5360     		str	r3, [r2, #4]
1029:./Libraries/CMSIS/system_stm32f10x.c **** 
1030:./Libraries/CMSIS/system_stm32f10x.c **** #ifdef STM32F10X_CL
1031:./Libraries/CMSIS/system_stm32f10x.c ****     /* Configure PLLs ------------------------------------------------------*/
1032:./Libraries/CMSIS/system_stm32f10x.c ****     /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
1033:./Libraries/CMSIS/system_stm32f10x.c ****     /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 5 = 8 MHz */
1034:./Libraries/CMSIS/system_stm32f10x.c ****         
1035:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
1036:./Libraries/CMSIS/system_stm32f10x.c ****                               RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
1037:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
1038:./Libraries/CMSIS/system_stm32f10x.c ****                              RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5);
1039:./Libraries/CMSIS/system_stm32f10x.c ****   
1040:./Libraries/CMSIS/system_stm32f10x.c ****     /* Enable PLL2 */
1041:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLL2ON;
1042:./Libraries/CMSIS/system_stm32f10x.c ****     /* Wait till PLL2 is ready */
1043:./Libraries/CMSIS/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLL2RDY) == 0)
1044:./Libraries/CMSIS/system_stm32f10x.c ****     {
1045:./Libraries/CMSIS/system_stm32f10x.c ****     }
1046:./Libraries/CMSIS/system_stm32f10x.c ****     
1047:./Libraries/CMSIS/system_stm32f10x.c ****    
1048:./Libraries/CMSIS/system_stm32f10x.c ****     /* PLL configuration: PLLCLK = PREDIV1 * 9 = 72 MHz */ 
1049:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
1050:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
1051:./Libraries/CMSIS/system_stm32f10x.c ****                             RCC_CFGR_PLLMULL9); 
1052:./Libraries/CMSIS/system_stm32f10x.c **** #else    
1053:./Libraries/CMSIS/system_stm32f10x.c ****     /*  PLL configuration: PLLCLK = HSE * 9 = 72 MHz */
ARM GAS  C:\Users\hao\AppData\Local\Temp\ccooSK6b.s 			page 27


1054:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE |
 431              		.loc 1 1054 15
 432 0094 184B     		ldr	r3, .L25
 433 0096 5B68     		ldr	r3, [r3, #4]
 434 0098 174A     		ldr	r2, .L25
 435 009a 23F47C13 		bic	r3, r3, #4128768
 436 009e 5360     		str	r3, [r2, #4]
1055:./Libraries/CMSIS/system_stm32f10x.c ****                                         RCC_CFGR_PLLMULL));
1056:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
 437              		.loc 1 1056 15
 438 00a0 154B     		ldr	r3, .L25
 439 00a2 5B68     		ldr	r3, [r3, #4]
 440 00a4 144A     		ldr	r2, .L25
 441 00a6 43F4E813 		orr	r3, r3, #1900544
 442 00aa 5360     		str	r3, [r2, #4]
1057:./Libraries/CMSIS/system_stm32f10x.c **** #endif /* STM32F10X_CL */
1058:./Libraries/CMSIS/system_stm32f10x.c **** 
1059:./Libraries/CMSIS/system_stm32f10x.c ****     /* Enable PLL */
1060:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CR |= RCC_CR_PLLON;
 443              		.loc 1 1060 13
 444 00ac 124B     		ldr	r3, .L25
 445 00ae 1B68     		ldr	r3, [r3]
 446 00b0 114A     		ldr	r2, .L25
 447 00b2 43F08073 		orr	r3, r3, #16777216
 448 00b6 1360     		str	r3, [r2]
1061:./Libraries/CMSIS/system_stm32f10x.c **** 
1062:./Libraries/CMSIS/system_stm32f10x.c ****     /* Wait till PLL is ready */
1063:./Libraries/CMSIS/system_stm32f10x.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 449              		.loc 1 1063 10
 450 00b8 00BF     		nop
 451              	.L22:
 452              		.loc 1 1063 15 discriminator 1
 453 00ba 0F4B     		ldr	r3, .L25
 454 00bc 1B68     		ldr	r3, [r3]
 455              		.loc 1 1063 20 discriminator 1
 456 00be 03F00073 		and	r3, r3, #33554432
 457              		.loc 1 1063 10 discriminator 1
 458 00c2 002B     		cmp	r3, #0
 459 00c4 F9D0     		beq	.L22
1064:./Libraries/CMSIS/system_stm32f10x.c ****     {
1065:./Libraries/CMSIS/system_stm32f10x.c ****     }
1066:./Libraries/CMSIS/system_stm32f10x.c ****     
1067:./Libraries/CMSIS/system_stm32f10x.c ****     /* Select PLL as system clock source */
1068:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 460              		.loc 1 1068 15
 461 00c6 0C4B     		ldr	r3, .L25
 462 00c8 5B68     		ldr	r3, [r3, #4]
 463 00ca 0B4A     		ldr	r2, .L25
 464 00cc 23F00303 		bic	r3, r3, #3
 465 00d0 5360     		str	r3, [r2, #4]
1069:./Libraries/CMSIS/system_stm32f10x.c ****     RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 466              		.loc 1 1069 15
 467 00d2 094B     		ldr	r3, .L25
 468 00d4 5B68     		ldr	r3, [r3, #4]
 469 00d6 084A     		ldr	r2, .L25
 470 00d8 43F00203 		orr	r3, r3, #2
 471 00dc 5360     		str	r3, [r2, #4]
ARM GAS  C:\Users\hao\AppData\Local\Temp\ccooSK6b.s 			page 28


1070:./Libraries/CMSIS/system_stm32f10x.c **** 
1071:./Libraries/CMSIS/system_stm32f10x.c ****     /* Wait till PLL is used as system clock source */
1072:./Libraries/CMSIS/system_stm32f10x.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 472              		.loc 1 1072 11
 473 00de 00BF     		nop
 474              	.L23:
 475              		.loc 1 1072 16 discriminator 1
 476 00e0 054B     		ldr	r3, .L25
 477 00e2 5B68     		ldr	r3, [r3, #4]
 478              		.loc 1 1072 23 discriminator 1
 479 00e4 03F00C03 		and	r3, r3, #12
 480              		.loc 1 1072 11 discriminator 1
 481 00e8 082B     		cmp	r3, #8
 482 00ea F9D1     		bne	.L23
 483              	.L24:
1073:./Libraries/CMSIS/system_stm32f10x.c ****     {
1074:./Libraries/CMSIS/system_stm32f10x.c ****     }
1075:./Libraries/CMSIS/system_stm32f10x.c ****   }
1076:./Libraries/CMSIS/system_stm32f10x.c ****   else
1077:./Libraries/CMSIS/system_stm32f10x.c ****   { /* If HSE fails to start-up, the application will have wrong clock 
1078:./Libraries/CMSIS/system_stm32f10x.c ****          configuration. User can add here some code to deal with this error */
1079:./Libraries/CMSIS/system_stm32f10x.c ****   }
1080:./Libraries/CMSIS/system_stm32f10x.c **** }
 484              		.loc 1 1080 1
 485 00ec 00BF     		nop
 486 00ee 0C37     		adds	r7, r7, #12
 487              	.LCFI13:
 488              		.cfi_def_cfa_offset 4
 489 00f0 BD46     		mov	sp, r7
 490              	.LCFI14:
 491              		.cfi_def_cfa_register 13
 492              		@ sp needed
 493 00f2 80BC     		pop	{r7}
 494              	.LCFI15:
 495              		.cfi_restore 7
 496              		.cfi_def_cfa_offset 0
 497 00f4 7047     		bx	lr
 498              	.L26:
 499 00f6 00BF     		.align	2
 500              	.L25:
 501 00f8 00100240 		.word	1073876992
 502 00fc 00200240 		.word	1073881088
 503              		.cfi_endproc
 504              	.LFE32:
 506              		.text
 507              	.Letext0:
 508              		.file 2 "c:\\gcc-arm-none-eabi\\arm-none-eabi\\include\\machine\\_default_types.h"
 509              		.file 3 "c:\\gcc-arm-none-eabi\\arm-none-eabi\\include\\sys\\_stdint.h"
 510              		.file 4 "./Libraries/CMSIS/core_cm3.h"
 511              		.file 5 "./Libraries/CMSIS/stm32f10x.h"
 512              		.file 6 "./Libraries/CMSIS/system_stm32f10x.h"
ARM GAS  C:\Users\hao\AppData\Local\Temp\ccooSK6b.s 			page 29


DEFINED SYMBOLS
                            *ABS*:00000000 system_stm32f10x.c
C:\Users\hao\AppData\Local\Temp\ccooSK6b.s:22     .data.SystemCoreClock:00000000 SystemCoreClock
C:\Users\hao\AppData\Local\Temp\ccooSK6b.s:19     .data.SystemCoreClock:00000000 $d
C:\Users\hao\AppData\Local\Temp\ccooSK6b.s:29     .data.AHBPrescTable:00000000 AHBPrescTable
C:\Users\hao\AppData\Local\Temp\ccooSK6b.s:26     .data.AHBPrescTable:00000000 $d
C:\Users\hao\AppData\Local\Temp\ccooSK6b.s:33     .text.SystemInit:00000000 $t
C:\Users\hao\AppData\Local\Temp\ccooSK6b.s:39     .text.SystemInit:00000000 SystemInit
C:\Users\hao\AppData\Local\Temp\ccooSK6b.s:295    .text.SetSysClock:00000000 SetSysClock
C:\Users\hao\AppData\Local\Temp\ccooSK6b.s:104    .text.SystemInit:0000005c $d
C:\Users\hao\AppData\Local\Temp\ccooSK6b.s:111    .text.SystemCoreClockUpdate:00000000 $t
C:\Users\hao\AppData\Local\Temp\ccooSK6b.s:117    .text.SystemCoreClockUpdate:00000000 SystemCoreClockUpdate
C:\Users\hao\AppData\Local\Temp\ccooSK6b.s:281    .text.SystemCoreClockUpdate:000000d0 $d
C:\Users\hao\AppData\Local\Temp\ccooSK6b.s:290    .text.SetSysClock:00000000 $t
C:\Users\hao\AppData\Local\Temp\ccooSK6b.s:323    .text.SetSysClockTo72:00000000 SetSysClockTo72
C:\Users\hao\AppData\Local\Temp\ccooSK6b.s:318    .text.SetSysClockTo72:00000000 $t
C:\Users\hao\AppData\Local\Temp\ccooSK6b.s:501    .text.SetSysClockTo72:000000f8 $d

NO UNDEFINED SYMBOLS
