<profile>
    <ReportVersion>
        <Version>2025.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>gemm</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.297</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>4202625</Best-caseLatency>
            <Average-caseLatency>4202625</Average-caseLatency>
            <Worst-caseLatency>4202625</Worst-caseLatency>
            <Best-caseRealTimeLatency>42.026 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>42.026 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>42.026 ms</Worst-caseRealTimeLatency>
            <Interval-min>4202626</Interval-min>
            <Interval-max>4202626</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <outer>
                <Slack>7.30</Slack>
                <TripCount>64</TripCount>
                <isPerfectNested>0</isPerfectNested>
                <Latency>4202624</Latency>
                <AbsoluteTimeLatency>42026240</AbsoluteTimeLatency>
                <IterationLatency>65666</IterationLatency>
                <PerformancePragma>-</PerformancePragma>
                <InstanceList/>
                <middle>
                    <Slack>7.30</Slack>
                    <TripCount>64</TripCount>
                    <isPerfectNested>1</isPerfectNested>
                    <Latency>65664</Latency>
                    <AbsoluteTimeLatency>656640</AbsoluteTimeLatency>
                    <IterationLatency>1026</IterationLatency>
                    <PerformancePragma>-</PerformancePragma>
                    <InstanceList/>
                    <inner>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>1024</Latency>
                        <AbsoluteTimeLatency>10240</AbsoluteTimeLatency>
                        <IterationLatency>16</IterationLatency>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </inner>
                </middle>
            </outer>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../CASE/test/gemm.cc:4</SourceLocation>
            <SummaryOfLoopViolations>
                <outer>
                    <Name>outer</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../CASE/test/gemm.cc:8</SourceLocation>
                    <middle>
                        <Name>middle</Name>
                        <IssueType>-</IssueType>
                        <ViolationType>-</ViolationType>
                        <SourceLocation>../CASE/test/gemm.cc:9</SourceLocation>
                        <inner>
                            <Name>inner</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../CASE/test/gemm.cc:12</SourceLocation>
                        </inner>
                    </middle>
                </outer>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>14</DSP>
            <FF>1302</FF>
            <LUT>1986</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>gemm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>gemm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>gemm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>gemm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>gemm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>gemm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m1_address0</name>
            <Object>m1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m1_ce0</name>
            <Object>m1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m1_q0</name>
            <Object>m1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m2_address0</name>
            <Object>m2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m2_ce0</name>
            <Object>m2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m2_q0</name>
            <Object>m2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>prod_address0</name>
            <Object>prod</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>12</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>prod_ce0</name>
            <Object>prod</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>prod_we0</name>
            <Object>prod</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>prod_d0</name>
            <Object>prod</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>gemm</ModuleName>
            <BindInstances>icmp_ln8_fu_146_p2 add_ln8_fu_152_p2 icmp_ln9_fu_170_p2 add_ln9_fu_176_p2 icmp_ln12_fu_190_p2 add_ln12_fu_196_p2 add_ln14_fu_218_p2 add_ln14_1_fu_228_p2 dmul_64ns_64ns_64_7_max_dsp_1_U2 dadd_64ns_64ns_64_7_full_dsp_1_U1 add_ln17_fu_238_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>gemm</Name>
            <Loops>
                <outer>
                    <middle>
                        <inner/>
                    </middle>
                </outer>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.297</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4202625</Best-caseLatency>
                    <Average-caseLatency>4202625</Average-caseLatency>
                    <Worst-caseLatency>4202625</Worst-caseLatency>
                    <Best-caseRealTimeLatency>42.026 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>42.026 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>42.026 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4202626</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <outer>
                        <Name>outer</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>4202624</Latency>
                        <AbsoluteTimeLatency>42.026 ms</AbsoluteTimeLatency>
                        <IterationLatency>65666</IterationLatency>
                        <PipelineDepth>65666</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                        <middle>
                            <Name>middle</Name>
                            <Slack>7.30</Slack>
                            <TripCount>64</TripCount>
                            <isPerfectNested>1</isPerfectNested>
                            <Latency>65664</Latency>
                            <AbsoluteTimeLatency>0.657 ms</AbsoluteTimeLatency>
                            <IterationLatency>1026</IterationLatency>
                            <PipelineDepth>1026</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <PerformancePragma>-</PerformancePragma>
                            <InstanceList/>
                            <inner>
                                <Name>inner</Name>
                                <Slack>7.30</Slack>
                                <TripCount>64</TripCount>
                                <isPerfectNested>0</isPerfectNested>
                                <Latency>1024</Latency>
                                <AbsoluteTimeLatency>10.240 us</AbsoluteTimeLatency>
                                <IterationLatency>16</IterationLatency>
                                <PipelineDepth>16</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <PerformancePragma>-</PerformancePragma>
                                <InstanceList/>
                            </inner>
                        </middle>
                    </outer>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../CASE/test/gemm.cc:4</SourceLocation>
                    <SummaryOfLoopViolations>
                        <outer>
                            <Name>outer</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../CASE/test/gemm.cc:8</SourceLocation>
                            <middle>
                                <Name>middle</Name>
                                <IssueType>-</IssueType>
                                <ViolationType>-</ViolationType>
                                <SourceLocation>../CASE/test/gemm.cc:9</SourceLocation>
                                <inner>
                                    <Name>inner</Name>
                                    <IssueType>-</IssueType>
                                    <ViolationType>-</ViolationType>
                                    <SourceLocation>../CASE/test/gemm.cc:12</SourceLocation>
                                </inner>
                            </middle>
                        </outer>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>14</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>1302</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1986</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="outer" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln8_fu_146_p2" SOURCE="../CASE/test/gemm.cc:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outer" OPTYPE="add" PRAGMA="" RTLNAME="add_ln8_fu_152_p2" SOURCE="../CASE/test/gemm.cc:8" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="middle" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln9_fu_170_p2" SOURCE="../CASE/test/gemm.cc:9" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="middle" OPTYPE="add" PRAGMA="" RTLNAME="add_ln9_fu_176_p2" SOURCE="../CASE/test/gemm.cc:9" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="inner" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln12_fu_190_p2" SOURCE="../CASE/test/gemm.cc:12" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="inner" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_196_p2" SOURCE="../CASE/test/gemm.cc:12" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="inner" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_218_p2" SOURCE="../CASE/test/gemm.cc:14" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="inner" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_1_fu_228_p2" SOURCE="../CASE/test/gemm.cc:14" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln14_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dmul" DSP="11" ID="" IMPL="maxdsp" LATENCY="6" LOOP="inner" OPTYPE="dmul" PRAGMA="" RTLNAME="dmul_64ns_64ns_64_7_max_dsp_1_U2" SOURCE="../CASE/test/gemm.cc:14" STORAGESUBTYPE="" URAM="0" VARIABLE="mult" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op dadd" DSP="3" ID="" IMPL="fulldsp" LATENCY="6" LOOP="inner" OPTYPE="dadd" PRAGMA="" RTLNAME="dadd_64ns_64ns_64_7_full_dsp_1_U1" SOURCE="../CASE/test/gemm.cc:15" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="middle" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_238_p2" SOURCE="../CASE/test/gemm.cc:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="m1" index="0" direction="in" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="m1_address0" name="m1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="m1_ce0" name="m1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="m1_q0" name="m1_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="m2" index="1" direction="in" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="m2_address0" name="m2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="m2_ce0" name="m2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="m2_q0" name="m2_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="prod" index="2" direction="out" srcType="double*" srcSize="64">
            <hwRefs>
                <hwRef type="port" interface="prod_address0" name="prod_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="prod_ce0" name="prod_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="prod_we0" name="prod_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="prod_d0" name="prod_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="m1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>m1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="m1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="m1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>m1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="m1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="m2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>m2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="m2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="64">
            <portMaps>
                <portMap portMapName="m2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>m2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="m2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="prod_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="12">
            <portMaps>
                <portMap portMapName="prod_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>prod_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="prod"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="prod_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="64">
            <portMaps>
                <portMap portMapName="prod_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>prod_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="prod"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="m1_address0">out, 12</column>
                    <column name="m1_q0">in, 64</column>
                    <column name="m2_address0">out, 12</column>
                    <column name="m2_q0">in, 64</column>
                    <column name="prod_address0">out, 12</column>
                    <column name="prod_d0">out, 64</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="m1">in, double*</column>
                    <column name="m2">in, double*</column>
                    <column name="prod">out, double*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="m1">m1_address0, port, offset</column>
                    <column name="m1">m1_ce0, port, </column>
                    <column name="m1">m1_q0, port, </column>
                    <column name="m2">m2_address0, port, offset</column>
                    <column name="m2">m2_ce0, port, </column>
                    <column name="m2">m2_q0, port, </column>
                    <column name="prod">prod_address0, port, offset</column>
                    <column name="prod">prod_ce0, port, </column>
                    <column name="prod">prod_we0, port, </column>
                    <column name="prod">prod_d0, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="bind_op" location="verify_hls.tcl:13" status="valid" parentFunction="gemm" variable="mult" isDirective="1" options="impl=dsp op=mul variable=mult"/>
        <Pragma type="pipeline" location="verify_hls.tcl:10" status="valid" parentFunction="gemm" variable="" isDirective="1" options="off=true"/>
        <Pragma type="pipeline" location="verify_hls.tcl:11" status="valid" parentFunction="gemm" variable="" isDirective="1" options="off=true"/>
        <Pragma type="pipeline" location="verify_hls.tcl:12" status="valid" parentFunction="gemm" variable="" isDirective="1" options="off=true"/>
    </PragmaReport>
</profile>

