#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffdb5c11a0 .scope module, "AND3_TEST" "AND3_TEST" 2 15;
 .timescale -9 -9;
v0x7fffdb5e18b0_0 .net "L", 0 0, L_0x7fffdb5e1d50;  1 drivers
v0x7fffdb5e1970_0 .var "SW0", 0 0;
v0x7fffdb5e1a40_0 .var "SW1", 0 0;
v0x7fffdb5e1b40_0 .var "SW2", 0 0;
S_0x7fffdb5c1320 .scope module, "A" "AND3" 2 19, 2 4 0, S_0x7fffdb5c11a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "SW0"
    .port_info 1 /INPUT 1 "SW1"
    .port_info 2 /INPUT 1 "SW2"
    .port_info 3 /OUTPUT 1 "L"
L_0x7fffdb5e1c10 .functor AND 1, v0x7fffdb5e1970_0, v0x7fffdb5e1a40_0, C4<1>, C4<1>;
L_0x7fffdb5e1d50 .functor AND 1, L_0x7fffdb5e1c10, v0x7fffdb5e1b40_0, C4<1>, C4<1>;
v0x7fffdb5c1560_0 .net "L", 0 0, L_0x7fffdb5e1d50;  alias, 1 drivers
v0x7fffdb5e14e0_0 .net "SW0", 0 0, v0x7fffdb5e1970_0;  1 drivers
v0x7fffdb5e15a0_0 .net "SW1", 0 0, v0x7fffdb5e1a40_0;  1 drivers
v0x7fffdb5e1640_0 .net "SW2", 0 0, v0x7fffdb5e1b40_0;  1 drivers
v0x7fffdb5e1700_0 .net *"_s0", 0 0, L_0x7fffdb5e1c10;  1 drivers
    .scope S_0x7fffdb5c11a0;
T_0 ;
    %vpi_call 2 21 "$dumpfile", "AND2_TEST.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %vpi_call 2 23 "$monitor", "%4t SW0:%b SW1:%b SW2:%b L:%b", $time, v0x7fffdb5e1970_0, v0x7fffdb5e1a40_0, v0x7fffdb5e1b40_0, v0x7fffdb5e18b0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdb5e1970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdb5e1a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdb5e1b40_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdb5e1970_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdb5e1a40_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdb5e1970_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdb5e1a40_0, 0, 1;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdb5e1b40_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdb5e1970_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffdb5e1a40_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffdb5e1970_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 37 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "/mnt/c/Users/kouki/Documents/Projects/verilog_test/exam2/ex2/e2.v";
