# 3-Input-NAND
This repository contains images of the process used to create a 3-input NAND gate at the transistor level. "LVS" checks to see if my physical layout matches the schematic drawn. "av_extracted" Shows the layout with parasitic impedances introduced by the layout. 
