

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-fc80690a07466c1876745320413ad46fcb9c3275_modified_18.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   75 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   75 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:512,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-gpgpu_perfect_mem_data                    0 # no wait for data on scoreboard
-gpgpu_write_sched_order                    0 # write order in which warps were executed in file
-gpgpu_follow_defined_sched_order                    0 # follow sched order written in file
-gpgpu_print_stall_data                    0 # Print verbose stall data per cycle
-gpgpu_print_cout_statements                    0 # Print verbose stall data per cycle
-gpgpu_sched_all_warps                    0 # All schedulers see all warps
-gpgpu_reply_buffer                     1 # Replay instructions which could not be executed later
-gpgpu_reply_buffer_seperate_mem_comp                    0 # Replay instructions which could not be executed later
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    1 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      34 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                65536 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   75 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,0,4,4,4,4,0,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                     fast # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_perfect_control                    0 # perfect control so that all control hazardsare resolved immediately
-gpgpu_pending_write_ignore                    0 # Ignore Pending Writes
-gpgpu_ignore_synchronization                    0 # Ignores synchronization (CAREFUL: may break execution)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,1,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3      1,4,8,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         1,4,4,4,4,UDP # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           16 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                   16 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=4:RRD=10:RCD=20:RAS=50:RP=20:RC=62: CL=20:WL=8:CDLR=9:WR=20:nbkgrp=4:CCDL=4:RTPL=4 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_ptx_sim.xml # AccelWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    5 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1905.0:1905.0:1905.0:3500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ../../../../hw_run/rodinia_2.0-ft/11.0/pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  4,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  4,2 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  8,4 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 20,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  8,4 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  8,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,2 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     4 # column to column delay
RRD                                    10 # minimal delay between activation of rows in different banks
RCD                                    20 # row to column delay
RAS                                    50 # time needed to activate row
RP                                     20 # time needed to precharge (deactivate) row
RC                                     62 # row cycle time
CDLR                                    9 # switching from write to read (changes tWTR)
WR                                     20 # last data-in to row precharge
CL                                     20 # CAS latency
WL                                      8 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    4 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 32
addr_dec_mask[CHIP]  = 0000000000000f00 	high:12 low:8
addr_dec_mask[BK]    = 0000000000070080 	high:19 low:7
addr_dec_mask[ROW]   = 00000000fff80000 	high:32 low:19
addr_dec_mask[COL]   = 000000000000f07f 	high:16 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1905000000.000000:1905000000.000000:1905000000.000000:3500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000052493438320:0.00000000052493438320:0.00000000052493438320:0.00000000028571428571
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f188b700000,4000
launching memcpy command : MemcpyHtoD,0x00007f188b702000,76000
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-1.traceg
-kernel name = _Z14dynproc_kerneliPiS_S_iiii
-kernel id = 1
-grid dim = (5,1,1)
-block dim = (256,1,1)
-shmem = 2048
-nregs = 18
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f18c2000000
-local mem base_addr = 0x00007f18c4000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-1.traceg
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
thread block = 0,0,0
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 10072
gpu_sim_insn = 261080
gpu_ipc =      25.9214
gpu_tot_sim_cycle = 10072
gpu_tot_stall_cycle = 356
tot_cycles_exec_all_SM = 100708
cycles_passed = 10072
gpu_tot_sim_insn = 261080
gpu_tot_ipc =      25.9214
gpu_tot_issued_cta = 5
gpu_occupancy = 24.7718% 
gpu_tot_occupancy = 24.7718% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0996
partiton_level_parallism_total  =       0.0996
partiton_level_parallism_util =       2.5917
partiton_level_parallism_util_total  =       2.5917
L2_BW  =       7.0692 GB/Sec
L2_BW_total  =       7.0692 GB/Sec
gpu_total_sim_rate=65270

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4659
	L1I_total_cache_misses = 440
	L1I_total_cache_miss_rate = 0.0944
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 269, Miss = 265, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 60
	L1D_cache_core[1]: Access = 274, Miss = 270, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[2]: Access = 279, Miss = 275, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[3]: Access = 278, Miss = 274, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[4]: Access = 24, Miss = 20, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1124
	L1D_total_cache_misses = 1104
	L1D_total_cache_miss_rate = 0.9822
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 226
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 558
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 142
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 390
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 156
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 156
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 4219
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 440
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 385
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1124
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 156
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5044

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 142
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 84
ctas_completed 5, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
234, 234, 234, 234, 234, 234, 234, 234, 
gpgpu_n_tot_thrd_icount = 261080
gpgpu_n_tot_w_icount = 9318
gpgpu_n_stall_shd_mem = 264
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 792
gpgpu_n_mem_write_global = 156
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6120
gpgpu_n_store_insn = 1000
gpgpu_n_shmem_insn = 30520
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 51
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 11
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 202
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1600	W0_Idle:159891	W0_Scoreboard:23123	W1:0	W2:0	W3:0	W4:0	W5:8	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:25	W17:21	W18:21	W19:21	W20:21	W21:5	W22:0	W23:0	W24:0	W25:0	W26:0	W27:281	W28:147	W29:147	W30:147	W31:147	W32:7314
single_issue_nums: WS0:2334	WS1:2328	WS2:2328	WS3:2328	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6336 {8:792,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6240 {40:156,}
traffic_breakdown_coretomem[INST_ACC_R] = 440 {8:55,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31680 {40:792,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1248 {8:156,}
traffic_breakdown_memtocore[INST_ACC_R] = 8800 {40:220,}
ENTERING ACCELSIM HERE
maxmflatency = 327 
max_icnt2mem_latency = 50 
maxmrqlatency = 13 
max_icnt2sh_latency = 9 
averagemflatency = 197 
avg_icnt2mem_latency = 37 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 2 
mrq_lat_table:13 	0 	0 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	933 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	46 	9 	0 	542 	406 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	899 	47 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5266      5584         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5919      6235         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6559      6878         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      7205      7533         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      7878      8199         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      8540         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.500000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 46/12 = 3.833333
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 46
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1435      1387    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1499      1414    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1499      1485    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1526      1811    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1401      1397    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1410    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none        3743    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        327       200         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        288       211         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        211       211         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        211       318         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        200       200         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        205       212         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        213       214         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        210       207         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        199       198         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        205       214         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        212       206         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        213       202         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        200       199         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        211       211         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        211       211         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        208       322         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=18504 n_nop=18491 n_act=3 n_pre=1 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001946
n_activity=206 dram_eff=0.1748
bk0: 5a 18436i bk1: 4a 18474i bk2: 0a 18502i bk3: 0a 18502i bk4: 0a 18502i bk5: 0a 18503i bk6: 0a 18504i bk7: 0a 18504i bk8: 0a 18504i bk9: 0a 18504i bk10: 0a 18504i bk11: 0a 18504i bk12: 0a 18505i bk13: 0a 18505i bk14: 0a 18505i bk15: 0a 18506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001946 
total_CMD = 18504 
util_bw = 36 
Wasted_Col = 60 
Wasted_Row = 20 
Idle = 18388 

BW Util Bottlenecks: 
RCDc_limit = 60 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18504 
n_nop = 18491 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 9 
Row_Bus_Util =  0.000216 
CoL_Bus_Util = 0.000486 
Either_Row_CoL_Bus_Util = 0.000703 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006971 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00697147
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=18504 n_nop=18494 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001729
n_activity=124 dram_eff=0.2581
bk0: 4a 18476i bk1: 4a 18475i bk2: 0a 18503i bk3: 0a 18503i bk4: 0a 18503i bk5: 0a 18504i bk6: 0a 18504i bk7: 0a 18504i bk8: 0a 18504i bk9: 0a 18504i bk10: 0a 18504i bk11: 0a 18504i bk12: 0a 18504i bk13: 0a 18504i bk14: 0a 18504i bk15: 0a 18505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001729 
total_CMD = 18504 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 18432 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18504 
n_nop = 18494 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.000432 
Either_Row_CoL_Bus_Util = 0.000540 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006971 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00697147
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=18504 n_nop=18494 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001729
n_activity=124 dram_eff=0.2581
bk0: 4a 18476i bk1: 4a 18475i bk2: 0a 18503i bk3: 0a 18503i bk4: 0a 18503i bk5: 0a 18504i bk6: 0a 18504i bk7: 0a 18504i bk8: 0a 18504i bk9: 0a 18504i bk10: 0a 18504i bk11: 0a 18504i bk12: 0a 18504i bk13: 0a 18504i bk14: 0a 18504i bk15: 0a 18505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001729 
total_CMD = 18504 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 18432 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18504 
n_nop = 18494 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.000432 
Either_Row_CoL_Bus_Util = 0.000540 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006971 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00697147
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=18504 n_nop=18494 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001729
n_activity=124 dram_eff=0.2581
bk0: 4a 18476i bk1: 4a 18475i bk2: 0a 18503i bk3: 0a 18503i bk4: 0a 18503i bk5: 0a 18504i bk6: 0a 18504i bk7: 0a 18504i bk8: 0a 18504i bk9: 0a 18504i bk10: 0a 18504i bk11: 0a 18504i bk12: 0a 18504i bk13: 0a 18504i bk14: 0a 18504i bk15: 0a 18505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001729 
total_CMD = 18504 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 18432 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18504 
n_nop = 18494 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.000432 
Either_Row_CoL_Bus_Util = 0.000540 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006917 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00691742
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=18504 n_nop=18494 n_act=2 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001729
n_activity=124 dram_eff=0.2581
bk0: 4a 18476i bk1: 4a 18475i bk2: 0a 18503i bk3: 0a 18503i bk4: 0a 18503i bk5: 0a 18504i bk6: 0a 18504i bk7: 0a 18504i bk8: 0a 18504i bk9: 0a 18504i bk10: 0a 18504i bk11: 0a 18504i bk12: 0a 18504i bk13: 0a 18504i bk14: 0a 18504i bk15: 0a 18505i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001729 
total_CMD = 18504 
util_bw = 32 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 18432 

BW Util Bottlenecks: 
RCDc_limit = 40 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18504 
n_nop = 18494 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 8 
Row_Bus_Util =  0.000108 
CoL_Bus_Util = 0.000432 
Either_Row_CoL_Bus_Util = 0.000540 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006917 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00691742
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=18504 n_nop=18499 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008647
n_activity=62 dram_eff=0.2581
bk0: 4a 18475i bk1: 0a 18504i bk2: 0a 18504i bk3: 0a 18504i bk4: 0a 18504i bk5: 0a 18504i bk6: 0a 18504i bk7: 0a 18504i bk8: 0a 18504i bk9: 0a 18504i bk10: 0a 18504i bk11: 0a 18504i bk12: 0a 18504i bk13: 0a 18504i bk14: 0a 18504i bk15: 0a 18504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000865 
total_CMD = 18504 
util_bw = 16 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 18468 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18504 
n_nop = 18499 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.000216 
Either_Row_CoL_Bus_Util = 0.000270 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00345871
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=18504 n_nop=18504 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 18504i bk1: 0a 18504i bk2: 0a 18504i bk3: 0a 18504i bk4: 0a 18504i bk5: 0a 18504i bk6: 0a 18504i bk7: 0a 18504i bk8: 0a 18504i bk9: 0a 18504i bk10: 0a 18504i bk11: 0a 18504i bk12: 0a 18504i bk13: 0a 18504i bk14: 0a 18504i bk15: 0a 18504i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 18504 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 18504 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18504 
n_nop = 18504 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=18504 n_nop=18504 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 18504i bk1: 0a 18504i bk2: 0a 18504i bk3: 0a 18504i bk4: 0a 18504i bk5: 0a 18504i bk6: 0a 18504i bk7: 0a 18504i bk8: 0a 18504i bk9: 0a 18504i bk10: 0a 18504i bk11: 0a 18504i bk12: 0a 18504i bk13: 0a 18504i bk14: 0a 18504i bk15: 0a 18504i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 18504 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 18504 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18504 
n_nop = 18504 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=18504 n_nop=18504 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 18504i bk1: 0a 18504i bk2: 0a 18504i bk3: 0a 18504i bk4: 0a 18504i bk5: 0a 18504i bk6: 0a 18504i bk7: 0a 18504i bk8: 0a 18504i bk9: 0a 18504i bk10: 0a 18504i bk11: 0a 18504i bk12: 0a 18504i bk13: 0a 18504i bk14: 0a 18504i bk15: 0a 18504i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 18504 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 18504 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18504 
n_nop = 18504 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=18504 n_nop=18504 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 18504i bk1: 0a 18504i bk2: 0a 18504i bk3: 0a 18504i bk4: 0a 18504i bk5: 0a 18504i bk6: 0a 18504i bk7: 0a 18504i bk8: 0a 18504i bk9: 0a 18504i bk10: 0a 18504i bk11: 0a 18504i bk12: 0a 18504i bk13: 0a 18504i bk14: 0a 18504i bk15: 0a 18504i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 18504 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 18504 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18504 
n_nop = 18504 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=18504 n_nop=18504 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 18504i bk1: 0a 18504i bk2: 0a 18504i bk3: 0a 18504i bk4: 0a 18504i bk5: 0a 18504i bk6: 0a 18504i bk7: 0a 18504i bk8: 0a 18504i bk9: 0a 18504i bk10: 0a 18504i bk11: 0a 18504i bk12: 0a 18504i bk13: 0a 18504i bk14: 0a 18504i bk15: 0a 18504i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 18504 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 18504 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18504 
n_nop = 18504 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=18504 n_nop=18504 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 18504i bk1: 0a 18504i bk2: 0a 18504i bk3: 0a 18504i bk4: 0a 18504i bk5: 0a 18504i bk6: 0a 18504i bk7: 0a 18504i bk8: 0a 18504i bk9: 0a 18504i bk10: 0a 18504i bk11: 0a 18504i bk12: 0a 18504i bk13: 0a 18504i bk14: 0a 18504i bk15: 0a 18504i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 18504 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 18504 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18504 
n_nop = 18504 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=18504 n_nop=18504 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 18504i bk1: 0a 18504i bk2: 0a 18504i bk3: 0a 18504i bk4: 0a 18504i bk5: 0a 18504i bk6: 0a 18504i bk7: 0a 18504i bk8: 0a 18504i bk9: 0a 18504i bk10: 0a 18504i bk11: 0a 18504i bk12: 0a 18504i bk13: 0a 18504i bk14: 0a 18504i bk15: 0a 18504i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 18504 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 18504 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18504 
n_nop = 18504 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=18504 n_nop=18504 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 18504i bk1: 0a 18504i bk2: 0a 18504i bk3: 0a 18504i bk4: 0a 18504i bk5: 0a 18504i bk6: 0a 18504i bk7: 0a 18504i bk8: 0a 18504i bk9: 0a 18504i bk10: 0a 18504i bk11: 0a 18504i bk12: 0a 18504i bk13: 0a 18504i bk14: 0a 18504i bk15: 0a 18504i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 18504 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 18504 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18504 
n_nop = 18504 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=18504 n_nop=18504 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 18504i bk1: 0a 18504i bk2: 0a 18504i bk3: 0a 18504i bk4: 0a 18504i bk5: 0a 18504i bk6: 0a 18504i bk7: 0a 18504i bk8: 0a 18504i bk9: 0a 18504i bk10: 0a 18504i bk11: 0a 18504i bk12: 0a 18504i bk13: 0a 18504i bk14: 0a 18504i bk15: 0a 18504i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 18504 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 18504 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18504 
n_nop = 18504 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=18504 n_nop=18502 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002162
n_activity=62 dram_eff=0.06452
bk0: 0a 18504i bk1: 1a 18484i bk2: 0a 18503i bk3: 0a 18504i bk4: 0a 18504i bk5: 0a 18504i bk6: 0a 18504i bk7: 0a 18504i bk8: 0a 18504i bk9: 0a 18504i bk10: 0a 18504i bk11: 0a 18504i bk12: 0a 18504i bk13: 0a 18504i bk14: 0a 18504i bk15: 0a 18504i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000216 
total_CMD = 18504 
util_bw = 4 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 18480 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 18504 
n_nop = 18502 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000054 
CoL_Bus_Util = 0.000054 
Either_Row_CoL_Bus_Util = 0.000108 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 54, Miss = 10, Miss_rate = 0.185, Pending_hits = 15, Reservation_fails = 226
L2_cache_bank[1]: Access = 49, Miss = 9, Miss_rate = 0.184, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[2]: Access = 49, Miss = 9, Miss_rate = 0.184, Pending_hits = 12, Reservation_fails = 110
L2_cache_bank[3]: Access = 49, Miss = 9, Miss_rate = 0.184, Pending_hits = 12, Reservation_fails = 105
L2_cache_bank[4]: Access = 50, Miss = 9, Miss_rate = 0.180, Pending_hits = 12, Reservation_fails = 111
L2_cache_bank[5]: Access = 50, Miss = 9, Miss_rate = 0.180, Pending_hits = 12, Reservation_fails = 110
L2_cache_bank[6]: Access = 51, Miss = 9, Miss_rate = 0.176, Pending_hits = 12, Reservation_fails = 111
L2_cache_bank[7]: Access = 54, Miss = 9, Miss_rate = 0.167, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[8]: Access = 49, Miss = 9, Miss_rate = 0.184, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[9]: Access = 49, Miss = 9, Miss_rate = 0.184, Pending_hits = 12, Reservation_fails = 110
L2_cache_bank[10]: Access = 49, Miss = 9, Miss_rate = 0.184, Pending_hits = 12, Reservation_fails = 111
L2_cache_bank[11]: Access = 29, Miss = 5, Miss_rate = 0.172, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 30, Miss = 5, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 31, Miss = 5, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 30, Miss = 5, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 33, Miss = 5, Miss_rate = 0.152, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 29, Miss = 5, Miss_rate = 0.172, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 29, Miss = 5, Miss_rate = 0.172, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 29, Miss = 5, Miss_rate = 0.172, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 29, Miss = 5, Miss_rate = 0.172, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 31, Miss = 5, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 30, Miss = 5, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 33, Miss = 5, Miss_rate = 0.152, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 32, Miss = 6, Miss_rate = 0.188, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 29, Miss = 5, Miss_rate = 0.172, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 29, Miss = 5, Miss_rate = 0.172, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 29, Miss = 5, Miss_rate = 0.172, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 29, Miss = 5, Miss_rate = 0.172, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 28, Miss = 5, Miss_rate = 0.179, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 28, Miss = 5, Miss_rate = 0.179, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 29, Miss = 4, Miss_rate = 0.138, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 19, Miss = 2, Miss_rate = 0.105, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1168
L2_total_cache_misses = 202
L2_total_cache_miss_rate = 0.1729
L2_total_cache_pending_hits = 135
L2_total_cache_reservation_fails = 1316
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 787
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 114
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 3
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 132
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1202
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 33
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 132
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 795
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 156
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 352
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 114
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1202
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1168
icnt_total_pkts_simt_to_mem=1003
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1003
Req_Network_cycles = 10072
Req_Network_injected_packets_per_cycle =       0.0996 
Req_Network_conflicts_per_cycle =       0.0033
Req_Network_conflicts_per_cycle_util =       0.0853
Req_Bank_Level_Parallism =       2.5917
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0003
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0031

Reply_Network_injected_packets_num = 1168
Reply_Network_cycles = 10072
Reply_Network_injected_packets_per_cycle =        0.1160
Reply_Network_conflicts_per_cycle =        0.0119
Reply_Network_conflicts_per_cycle_util =       0.2105
Reply_Bank_Level_Parallism =       2.0491
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0006
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0034
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 4 sec (4 sec)
gpgpu_simulation_rate = 65270 (inst/sec)
gpgpu_simulation_rate = 2518 (cycle/sec)
gpgpu_silicon_slowdown = 756552x
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-2.traceg
-kernel name = _Z14dynproc_kerneliPiS_S_iiii
-kernel id = 2
-grid dim = (5,1,1)
-block dim = (256,1,1)
-shmem = 2048
-nregs = 18
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f18c2000000
-local mem base_addr = 0x00007f18c4000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-2.traceg
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 8661
gpu_sim_insn = 261080
gpu_ipc =      30.1443
gpu_tot_sim_cycle = 18733
gpu_tot_stall_cycle = 733
tot_cycles_exec_all_SM = 173184
cycles_passed = 18733
gpu_tot_sim_insn = 522160
gpu_tot_ipc =      27.8738
gpu_tot_issued_cta = 10
gpu_occupancy = 24.6831% 
gpu_tot_occupancy = 24.7347% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1157
partiton_level_parallism_total  =       0.1070
partiton_level_parallism_util =       2.0366
partiton_level_parallism_util_total  =       2.2810
L2_BW  =       8.2139 GB/Sec
L2_BW_total  =       7.5984 GB/Sec
gpu_total_sim_rate=87026

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 9318
	L1I_total_cache_misses = 880
	L1I_total_cache_miss_rate = 0.0944
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 269, Miss = 265, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 60
	L1D_cache_core[1]: Access = 274, Miss = 270, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[2]: Access = 279, Miss = 275, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[3]: Access = 278, Miss = 274, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[4]: Access = 24, Miss = 20, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 269, Miss = 264, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[6]: Access = 274, Miss = 270, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[7]: Access = 279, Miss = 275, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 54
	L1D_cache_core[8]: Access = 278, Miss = 274, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 53
	L1D_cache_core[9]: Access = 24, Miss = 20, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2248
	L1D_total_cache_misses = 2207
	L1D_total_cache_miss_rate = 0.9818
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 445
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.037
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 41
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1096
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 277
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 799
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 312
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 312
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 8438
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 880
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 770
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2248
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 312
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 10088

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 277
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 168
ctas_completed 10, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
234, 234, 234, 234, 234, 234, 234, 234, 
gpgpu_n_tot_thrd_icount = 522160
gpgpu_n_tot_w_icount = 18636
gpgpu_n_stall_shd_mem = 485
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1583
gpgpu_n_mem_write_global = 312
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12240
gpgpu_n_store_insn = 2000
gpgpu_n_shmem_insn = 61040
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 61
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 20
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 404
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3224	W0_Idle:260722	W0_Scoreboard:48859	W1:0	W2:0	W3:0	W4:0	W5:16	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:50	W17:42	W18:42	W19:42	W20:42	W21:10	W22:0	W23:0	W24:0	W25:0	W26:0	W27:562	W28:294	W29:294	W30:294	W31:294	W32:14628
single_issue_nums: WS0:4668	WS1:4656	WS2:4656	WS3:4656	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 12664 {8:1583,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12480 {40:312,}
traffic_breakdown_coretomem[INST_ACC_R] = 880 {8:110,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 63320 {40:1583,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2496 {8:312,}
traffic_breakdown_memtocore[INST_ACC_R] = 17600 {40:440,}
ENTERING ACCELSIM HERE
maxmflatency = 340 
max_icnt2mem_latency = 50 
maxmrqlatency = 13 
max_icnt2sh_latency = 29 
averagemflatency = 198 
avg_icnt2mem_latency = 34 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 2 
mrq_lat_table:43 	1 	0 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1846 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	98 	12 	0 	1058 	837 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1787 	84 	23 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5266      5584         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5919      6235         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6559      6878         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      7205      7533         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      7878      8199         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      8540      5701         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5707      5705         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5712      5710         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5698      5694         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5699      5704         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5711      5707         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5716      5702         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5701      5706         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5710      5716         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5714      5720         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000  2.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.500000  2.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.500000  2.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.500000  2.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.500000  2.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.500000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 77/42 = 1.833333
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 77
min_bank_accesses = 0!
chip skew: 11/1 = 11.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       2372      2312    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       2395      2395    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       2405      2357    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       2400      2734    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2333      2324    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2369     11674    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      11815     11952    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      11744     13002    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      11598     11731    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      11786     11947    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      11900     11727    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      12546      6319    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      11343     10960    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      11238     10946    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      11148     11378    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none        8016    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        331       327         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        329       333         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        338       334         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        340       335         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        330       325         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        330       320         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        326       321         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        328       326         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        317       313         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        315       319         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        324       320         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        325       316         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        316       319         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        320       323         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        323       326         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        208       322         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=34416 n_nop=34397 n_act=5 n_pre=3 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001278
n_activity=298 dram_eff=0.1477
bk0: 6a 34300i bk1: 5a 34346i bk2: 0a 34412i bk3: 0a 34414i bk4: 0a 34414i bk5: 0a 34415i bk6: 0a 34416i bk7: 0a 34416i bk8: 0a 34416i bk9: 0a 34416i bk10: 0a 34416i bk11: 0a 34416i bk12: 0a 34417i bk13: 0a 34417i bk14: 0a 34417i bk15: 0a 34419i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545455
Row_Buffer_Locality_read = 0.545455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.246835
Bank_Level_Parallism_Col = 1.087719
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.087719 

BW Util details:
bwutil = 0.001278 
total_CMD = 34416 
util_bw = 44 
Wasted_Col = 86 
Wasted_Row = 40 
Idle = 34246 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34416 
n_nop = 34397 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 11 
Row_Bus_Util =  0.000232 
CoL_Bus_Util = 0.000320 
Either_Row_CoL_Bus_Util = 0.000552 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00374826
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=34416 n_nop=34400 n_act=4 n_pre=2 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001162
n_activity=216 dram_eff=0.1852
bk0: 5a 34348i bk1: 5a 34343i bk2: 0a 34413i bk3: 0a 34414i bk4: 0a 34414i bk5: 0a 34415i bk6: 0a 34416i bk7: 0a 34416i bk8: 0a 34416i bk9: 0a 34416i bk10: 0a 34416i bk11: 0a 34416i bk12: 0a 34417i bk13: 0a 34417i bk14: 0a 34417i bk15: 0a 34418i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.290598
Bank_Level_Parallism_Col = 1.106383
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.106383 

BW Util details:
bwutil = 0.001162 
total_CMD = 34416 
util_bw = 40 
Wasted_Col = 66 
Wasted_Row = 20 
Idle = 34290 

BW Util Bottlenecks: 
RCDc_limit = 76 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34416 
n_nop = 34400 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 10 
Row_Bus_Util =  0.000174 
CoL_Bus_Util = 0.000291 
Either_Row_CoL_Bus_Util = 0.000465 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00374826
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=34416 n_nop=34400 n_act=4 n_pre=2 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001162
n_activity=216 dram_eff=0.1852
bk0: 5a 34341i bk1: 5a 34347i bk2: 0a 34412i bk3: 0a 34414i bk4: 0a 34414i bk5: 0a 34415i bk6: 0a 34416i bk7: 0a 34416i bk8: 0a 34416i bk9: 0a 34416i bk10: 0a 34416i bk11: 0a 34416i bk12: 0a 34416i bk13: 0a 34416i bk14: 0a 34417i bk15: 0a 34419i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.106383
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.106383 

BW Util details:
bwutil = 0.001162 
total_CMD = 34416 
util_bw = 40 
Wasted_Col = 66 
Wasted_Row = 20 
Idle = 34290 

BW Util Bottlenecks: 
RCDc_limit = 76 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34416 
n_nop = 34400 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 10 
Row_Bus_Util =  0.000174 
CoL_Bus_Util = 0.000291 
Either_Row_CoL_Bus_Util = 0.000465 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00374826
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=34416 n_nop=34400 n_act=4 n_pre=2 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001162
n_activity=216 dram_eff=0.1852
bk0: 5a 34343i bk1: 5a 34347i bk2: 0a 34412i bk3: 0a 34414i bk4: 0a 34414i bk5: 0a 34415i bk6: 0a 34416i bk7: 0a 34416i bk8: 0a 34416i bk9: 0a 34416i bk10: 0a 34416i bk11: 0a 34416i bk12: 0a 34416i bk13: 0a 34416i bk14: 0a 34417i bk15: 0a 34419i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.316239
Bank_Level_Parallism_Col = 1.106383
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.106383 

BW Util details:
bwutil = 0.001162 
total_CMD = 34416 
util_bw = 40 
Wasted_Col = 66 
Wasted_Row = 20 
Idle = 34290 

BW Util Bottlenecks: 
RCDc_limit = 76 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34416 
n_nop = 34400 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 10 
Row_Bus_Util =  0.000174 
CoL_Bus_Util = 0.000291 
Either_Row_CoL_Bus_Util = 0.000465 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0037192
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=34416 n_nop=34400 n_act=4 n_pre=2 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001162
n_activity=216 dram_eff=0.1852
bk0: 5a 34343i bk1: 5a 34347i bk2: 0a 34412i bk3: 0a 34414i bk4: 0a 34414i bk5: 0a 34415i bk6: 0a 34416i bk7: 0a 34416i bk8: 0a 34416i bk9: 0a 34416i bk10: 0a 34416i bk11: 0a 34416i bk12: 0a 34416i bk13: 0a 34416i bk14: 0a 34417i bk15: 0a 34419i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.316239
Bank_Level_Parallism_Col = 1.106383
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.106383 

BW Util details:
bwutil = 0.001162 
total_CMD = 34416 
util_bw = 40 
Wasted_Col = 66 
Wasted_Row = 20 
Idle = 34290 

BW Util Bottlenecks: 
RCDc_limit = 76 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34416 
n_nop = 34400 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 10 
Row_Bus_Util =  0.000174 
CoL_Bus_Util = 0.000291 
Either_Row_CoL_Bus_Util = 0.000465 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0037192
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=34416 n_nop=34406 n_act=3 n_pre=1 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006974
n_activity=144 dram_eff=0.1667
bk0: 5a 34347i bk1: 1a 34395i bk2: 0a 34415i bk3: 0a 34415i bk4: 0a 34415i bk5: 0a 34416i bk6: 0a 34416i bk7: 0a 34416i bk8: 0a 34416i bk9: 0a 34416i bk10: 0a 34416i bk11: 0a 34416i bk12: 0a 34416i bk13: 0a 34417i bk14: 0a 34417i bk15: 0a 34417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.283784
Bank_Level_Parallism_Col = 1.107692
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.107692 

BW Util details:
bwutil = 0.000697 
total_CMD = 34416 
util_bw = 24 
Wasted_Col = 49 
Wasted_Row = 7 
Idle = 34336 

BW Util Bottlenecks: 
RCDc_limit = 56 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34416 
n_nop = 34406 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 6 
Row_Bus_Util =  0.000116 
CoL_Bus_Util = 0.000174 
Either_Row_CoL_Bus_Util = 0.000291 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001860 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0018596
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=34416 n_nop=34412 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002325
n_activity=72 dram_eff=0.1111
bk0: 1a 34390i bk1: 1a 34396i bk2: 0a 34414i bk3: 0a 34416i bk4: 0a 34416i bk5: 0a 34416i bk6: 0a 34416i bk7: 0a 34416i bk8: 0a 34416i bk9: 0a 34416i bk10: 0a 34416i bk11: 0a 34416i bk12: 0a 34416i bk13: 0a 34416i bk14: 0a 34416i bk15: 0a 34417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.548387
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000232 
total_CMD = 34416 
util_bw = 8 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 34382 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34416 
n_nop = 34412 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=34416 n_nop=34412 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002325
n_activity=72 dram_eff=0.1111
bk0: 1a 34391i bk1: 1a 34396i bk2: 0a 34414i bk3: 0a 34416i bk4: 0a 34416i bk5: 0a 34416i bk6: 0a 34416i bk7: 0a 34416i bk8: 0a 34416i bk9: 0a 34416i bk10: 0a 34416i bk11: 0a 34416i bk12: 0a 34416i bk13: 0a 34416i bk14: 0a 34416i bk15: 0a 34417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.516129
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000232 
total_CMD = 34416 
util_bw = 8 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 34382 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34416 
n_nop = 34412 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=34416 n_nop=34412 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002325
n_activity=72 dram_eff=0.1111
bk0: 1a 34393i bk1: 1a 34396i bk2: 0a 34414i bk3: 0a 34416i bk4: 0a 34416i bk5: 0a 34416i bk6: 0a 34416i bk7: 0a 34416i bk8: 0a 34416i bk9: 0a 34416i bk10: 0a 34416i bk11: 0a 34416i bk12: 0a 34416i bk13: 0a 34416i bk14: 0a 34416i bk15: 0a 34417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.451613
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000232 
total_CMD = 34416 
util_bw = 8 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 34382 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34416 
n_nop = 34412 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=34416 n_nop=34412 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002325
n_activity=72 dram_eff=0.1111
bk0: 1a 34396i bk1: 1a 34394i bk2: 0a 34416i bk3: 0a 34416i bk4: 0a 34416i bk5: 0a 34416i bk6: 0a 34416i bk7: 0a 34416i bk8: 0a 34416i bk9: 0a 34416i bk10: 0a 34416i bk11: 0a 34416i bk12: 0a 34416i bk13: 0a 34416i bk14: 0a 34416i bk15: 0a 34416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.419355
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000232 
total_CMD = 34416 
util_bw = 8 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 34382 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34416 
n_nop = 34412 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=34416 n_nop=34412 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002325
n_activity=72 dram_eff=0.1111
bk0: 1a 34393i bk1: 1a 34396i bk2: 0a 34414i bk3: 0a 34416i bk4: 0a 34416i bk5: 0a 34416i bk6: 0a 34416i bk7: 0a 34416i bk8: 0a 34416i bk9: 0a 34416i bk10: 0a 34416i bk11: 0a 34416i bk12: 0a 34416i bk13: 0a 34416i bk14: 0a 34416i bk15: 0a 34417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.451613
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000232 
total_CMD = 34416 
util_bw = 8 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 34382 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34416 
n_nop = 34412 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=34416 n_nop=34411 n_act=2 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003487
n_activity=87 dram_eff=0.1379
bk0: 1a 34396i bk1: 2a 34392i bk2: 0a 34414i bk3: 0a 34415i bk4: 0a 34416i bk5: 0a 34416i bk6: 0a 34416i bk7: 0a 34416i bk8: 0a 34416i bk9: 0a 34416i bk10: 0a 34416i bk11: 0a 34416i bk12: 0a 34416i bk13: 0a 34416i bk14: 0a 34417i bk15: 0a 34417i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333333
Row_Buffer_Locality_read = 0.333333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000349 
total_CMD = 34416 
util_bw = 12 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 34367 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34416 
n_nop = 34411 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 3 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.000087 
Either_Row_CoL_Bus_Util = 0.000145 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.71688e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=34416 n_nop=34412 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002325
n_activity=72 dram_eff=0.1111
bk0: 1a 34396i bk1: 1a 34395i bk2: 0a 34416i bk3: 0a 34416i bk4: 0a 34416i bk5: 0a 34416i bk6: 0a 34416i bk7: 0a 34416i bk8: 0a 34416i bk9: 0a 34416i bk10: 0a 34416i bk11: 0a 34416i bk12: 0a 34416i bk13: 0a 34416i bk14: 0a 34416i bk15: 0a 34416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.387097
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000232 
total_CMD = 34416 
util_bw = 8 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 34382 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34416 
n_nop = 34412 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=34416 n_nop=34412 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002325
n_activity=72 dram_eff=0.1111
bk0: 1a 34396i bk1: 1a 34396i bk2: 0a 34416i bk3: 0a 34416i bk4: 0a 34416i bk5: 0a 34416i bk6: 0a 34416i bk7: 0a 34416i bk8: 0a 34416i bk9: 0a 34416i bk10: 0a 34416i bk11: 0a 34416i bk12: 0a 34416i bk13: 0a 34416i bk14: 0a 34416i bk15: 0a 34416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.354839
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000232 
total_CMD = 34416 
util_bw = 8 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 34382 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34416 
n_nop = 34412 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=34416 n_nop=34412 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002325
n_activity=73 dram_eff=0.1096
bk0: 1a 34396i bk1: 1a 34396i bk2: 0a 34416i bk3: 0a 34416i bk4: 0a 34416i bk5: 0a 34416i bk6: 0a 34416i bk7: 0a 34416i bk8: 0a 34416i bk9: 0a 34416i bk10: 0a 34416i bk11: 0a 34416i bk12: 0a 34416i bk13: 0a 34416i bk14: 0a 34416i bk15: 0a 34416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.312500
Bank_Level_Parallism_Col = 1.290323
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.290323 

BW Util details:
bwutil = 0.000232 
total_CMD = 34416 
util_bw = 8 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 34381 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34416 
n_nop = 34412 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000058 
CoL_Bus_Util = 0.000058 
Either_Row_CoL_Bus_Util = 0.000116 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=34416 n_nop=34414 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001162
n_activity=62 dram_eff=0.06452
bk0: 0a 34416i bk1: 1a 34396i bk2: 0a 34415i bk3: 0a 34416i bk4: 0a 34416i bk5: 0a 34416i bk6: 0a 34416i bk7: 0a 34416i bk8: 0a 34416i bk9: 0a 34416i bk10: 0a 34416i bk11: 0a 34416i bk12: 0a 34416i bk13: 0a 34416i bk14: 0a 34416i bk15: 0a 34416i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000116 
total_CMD = 34416 
util_bw = 4 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 34392 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 34416 
n_nop = 34414 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000029 
CoL_Bus_Util = 0.000029 
Either_Row_CoL_Bus_Util = 0.000058 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 109, Miss = 11, Miss_rate = 0.101, Pending_hits = 15, Reservation_fails = 226
L2_cache_bank[1]: Access = 99, Miss = 10, Miss_rate = 0.101, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[2]: Access = 99, Miss = 10, Miss_rate = 0.101, Pending_hits = 12, Reservation_fails = 110
L2_cache_bank[3]: Access = 101, Miss = 10, Miss_rate = 0.099, Pending_hits = 12, Reservation_fails = 105
L2_cache_bank[4]: Access = 100, Miss = 10, Miss_rate = 0.100, Pending_hits = 12, Reservation_fails = 111
L2_cache_bank[5]: Access = 99, Miss = 10, Miss_rate = 0.101, Pending_hits = 12, Reservation_fails = 110
L2_cache_bank[6]: Access = 100, Miss = 10, Miss_rate = 0.100, Pending_hits = 12, Reservation_fails = 111
L2_cache_bank[7]: Access = 105, Miss = 10, Miss_rate = 0.095, Pending_hits = 13, Reservation_fails = 109
L2_cache_bank[8]: Access = 99, Miss = 10, Miss_rate = 0.101, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[9]: Access = 99, Miss = 10, Miss_rate = 0.101, Pending_hits = 12, Reservation_fails = 110
L2_cache_bank[10]: Access = 100, Miss = 10, Miss_rate = 0.100, Pending_hits = 12, Reservation_fails = 111
L2_cache_bank[11]: Access = 59, Miss = 6, Miss_rate = 0.102, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 59, Miss = 6, Miss_rate = 0.102, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 60, Miss = 6, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 59, Miss = 6, Miss_rate = 0.102, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 65, Miss = 6, Miss_rate = 0.092, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 59, Miss = 6, Miss_rate = 0.102, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 60, Miss = 6, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 60, Miss = 6, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 60, Miss = 6, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 60, Miss = 6, Miss_rate = 0.100, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 59, Miss = 6, Miss_rate = 0.102, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 63, Miss = 6, Miss_rate = 0.095, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 63, Miss = 8, Miss_rate = 0.127, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[24]: Access = 58, Miss = 6, Miss_rate = 0.103, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 56, Miss = 6, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 57, Miss = 6, Miss_rate = 0.105, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 55, Miss = 6, Miss_rate = 0.109, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 56, Miss = 6, Miss_rate = 0.107, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 57, Miss = 6, Miss_rate = 0.105, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 59, Miss = 4, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 41, Miss = 2, Miss_rate = 0.049, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2335
L2_total_cache_misses = 233
L2_total_cache_miss_rate = 0.0998
L2_total_cache_pending_hits = 138
L2_total_cache_reservation_fails = 1316
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1544
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 114
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 156
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 264
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 132
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1202
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 33
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 132
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1589
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 312
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 572
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 114
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1202
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2335
icnt_total_pkts_simt_to_mem=2005
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2005
Req_Network_cycles = 18733
Req_Network_injected_packets_per_cycle =       0.1070 
Req_Network_conflicts_per_cycle =       0.0023
Req_Network_conflicts_per_cycle_util =       0.0501
Req_Bank_Level_Parallism =       2.2810
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0002
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0033

Reply_Network_injected_packets_num = 2335
Reply_Network_cycles = 18733
Reply_Network_injected_packets_per_cycle =        0.1246
Reply_Network_conflicts_per_cycle =        0.0160
Reply_Network_conflicts_per_cycle_util =       0.2421
Reply_Bank_Level_Parallism =       1.8907
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0016
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0037
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 6 sec (6 sec)
gpgpu_simulation_rate = 87026 (inst/sec)
gpgpu_simulation_rate = 3122 (cycle/sec)
gpgpu_silicon_slowdown = 610185x
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-3.traceg
-kernel name = _Z14dynproc_kerneliPiS_S_iiii
-kernel id = 3
-grid dim = (5,1,1)
-block dim = (256,1,1)
-shmem = 2048
-nregs = 18
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f18c2000000
-local mem base_addr = 0x00007f18c4000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-3.traceg
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 8647
gpu_sim_insn = 261080
gpu_ipc =      30.1931
gpu_tot_sim_cycle = 27380
gpu_tot_stall_cycle = 1093
tot_cycles_exec_all_SM = 245328
cycles_passed = 27380
gpu_tot_sim_insn = 783240
gpu_tot_ipc =      28.6063
gpu_tot_issued_cta = 15
gpu_occupancy = 24.6816% 
gpu_tot_occupancy = 24.7191% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1159
partiton_level_parallism_total  =       0.1098
partiton_level_parallism_util =       2.2316
partiton_level_parallism_util_total  =       2.2643
L2_BW  =       8.2272 GB/Sec
L2_BW_total  =       7.7970 GB/Sec
gpu_total_sim_rate=87026

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13977
	L1I_total_cache_misses = 1320
	L1I_total_cache_miss_rate = 0.0944
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 269, Miss = 265, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 60
	L1D_cache_core[1]: Access = 274, Miss = 270, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[2]: Access = 279, Miss = 275, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[3]: Access = 278, Miss = 274, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[4]: Access = 24, Miss = 20, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 269, Miss = 264, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[6]: Access = 274, Miss = 270, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[7]: Access = 279, Miss = 275, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 54
	L1D_cache_core[8]: Access = 278, Miss = 274, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 53
	L1D_cache_core[9]: Access = 24, Miss = 20, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 269, Miss = 264, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 46
	L1D_cache_core[11]: Access = 274, Miss = 270, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[12]: Access = 279, Miss = 275, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 63
	L1D_cache_core[13]: Access = 278, Miss = 274, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[14]: Access = 24, Miss = 20, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3372
	L1D_total_cache_misses = 3310
	L1D_total_cache_miss_rate = 0.9816
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 661
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.039
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 62
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1644
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 415
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 468
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 468
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 246
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 12657
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1320
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1155
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3372
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 468
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 15132

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 415
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 246
ctas_completed 15, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
234, 234, 234, 234, 234, 234, 234, 234, 
gpgpu_n_tot_thrd_icount = 783240
gpgpu_n_tot_w_icount = 27954
gpgpu_n_stall_shd_mem = 706
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2374
gpgpu_n_mem_write_global = 468
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 18360
gpgpu_n_store_insn = 3000
gpgpu_n_shmem_insn = 91560
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 71
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 29
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 606
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4828	W0_Idle:362807	W0_Scoreboard:72693	W1:0	W2:0	W3:0	W4:0	W5:24	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:75	W17:63	W18:63	W19:63	W20:63	W21:15	W22:0	W23:0	W24:0	W25:0	W26:0	W27:843	W28:441	W29:441	W30:441	W31:441	W32:21942
single_issue_nums: WS0:7002	WS1:6984	WS2:6984	WS3:6984	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18992 {8:2374,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18720 {40:468,}
traffic_breakdown_coretomem[INST_ACC_R] = 1320 {8:165,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 94960 {40:2374,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3744 {8:468,}
traffic_breakdown_memtocore[INST_ACC_R] = 26400 {40:660,}
ENTERING ACCELSIM HERE
maxmflatency = 340 
max_icnt2mem_latency = 50 
maxmrqlatency = 13 
max_icnt2sh_latency = 29 
averagemflatency = 197 
avg_icnt2mem_latency = 33 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 2 
mrq_lat_table:43 	1 	0 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2793 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	150 	15 	0 	1584 	1258 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2663 	139 	35 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5266      5584         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5919      6235         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6559      6878         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      7205      7533         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      7878      8199         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      8540      5701         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5707      5705         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5712      5710         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5698      5694         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5699      5704         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5711      5707         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5716      5702         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5701      5706         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5710      5716         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5714      5720         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000  2.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.500000  2.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.500000  2.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.500000  2.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.500000  2.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.500000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 77/42 = 1.833333
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 77
min_bank_accesses = 0!
chip skew: 11/1 = 11.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3414      3276    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       3364      3371    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       3397      3388    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       3434      3895    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       3299      3293    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       3332     16598    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      16828     17143    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      17329     18897    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      16379     16541    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      16656     16941    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      17107     17295    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      18068      9121    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      16524     16569    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      16855     16675    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      16910     17566    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none       12650    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        331       327       196       198         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        329       333       197       198         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        338       334       197       191         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        340       335       190       190         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        330       325       195       197         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        330       320       196       193         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        326       321       194       192         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        328       326       190       194         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        317       313       197       195         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        315       319       196       195         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        324       320       192         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        325       316         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        316       319         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        320       323         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        323       326         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        208       322         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=50303 n_nop=50284 n_act=5 n_pre=3 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008747
n_activity=298 dram_eff=0.1477
bk0: 6a 50187i bk1: 5a 50233i bk2: 0a 50299i bk3: 0a 50301i bk4: 0a 50301i bk5: 0a 50302i bk6: 0a 50303i bk7: 0a 50303i bk8: 0a 50303i bk9: 0a 50303i bk10: 0a 50303i bk11: 0a 50303i bk12: 0a 50304i bk13: 0a 50304i bk14: 0a 50304i bk15: 0a 50306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545455
Row_Buffer_Locality_read = 0.545455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.246835
Bank_Level_Parallism_Col = 1.087719
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.087719 

BW Util details:
bwutil = 0.000875 
total_CMD = 50303 
util_bw = 44 
Wasted_Col = 86 
Wasted_Row = 40 
Idle = 50133 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50303 
n_nop = 50284 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 11 
Row_Bus_Util =  0.000159 
CoL_Bus_Util = 0.000219 
Either_Row_CoL_Bus_Util = 0.000378 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00256446
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=50303 n_nop=50287 n_act=4 n_pre=2 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007952
n_activity=216 dram_eff=0.1852
bk0: 5a 50235i bk1: 5a 50230i bk2: 0a 50300i bk3: 0a 50301i bk4: 0a 50301i bk5: 0a 50302i bk6: 0a 50303i bk7: 0a 50303i bk8: 0a 50303i bk9: 0a 50303i bk10: 0a 50303i bk11: 0a 50303i bk12: 0a 50304i bk13: 0a 50304i bk14: 0a 50304i bk15: 0a 50305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.290598
Bank_Level_Parallism_Col = 1.106383
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.106383 

BW Util details:
bwutil = 0.000795 
total_CMD = 50303 
util_bw = 40 
Wasted_Col = 66 
Wasted_Row = 20 
Idle = 50177 

BW Util Bottlenecks: 
RCDc_limit = 76 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50303 
n_nop = 50287 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 10 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.000199 
Either_Row_CoL_Bus_Util = 0.000318 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00256446
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=50303 n_nop=50287 n_act=4 n_pre=2 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007952
n_activity=216 dram_eff=0.1852
bk0: 5a 50228i bk1: 5a 50234i bk2: 0a 50299i bk3: 0a 50301i bk4: 0a 50301i bk5: 0a 50302i bk6: 0a 50303i bk7: 0a 50303i bk8: 0a 50303i bk9: 0a 50303i bk10: 0a 50303i bk11: 0a 50303i bk12: 0a 50303i bk13: 0a 50303i bk14: 0a 50304i bk15: 0a 50306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.106383
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.106383 

BW Util details:
bwutil = 0.000795 
total_CMD = 50303 
util_bw = 40 
Wasted_Col = 66 
Wasted_Row = 20 
Idle = 50177 

BW Util Bottlenecks: 
RCDc_limit = 76 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50303 
n_nop = 50287 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 10 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.000199 
Either_Row_CoL_Bus_Util = 0.000318 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002564 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00256446
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=50303 n_nop=50287 n_act=4 n_pre=2 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007952
n_activity=216 dram_eff=0.1852
bk0: 5a 50230i bk1: 5a 50234i bk2: 0a 50299i bk3: 0a 50301i bk4: 0a 50301i bk5: 0a 50302i bk6: 0a 50303i bk7: 0a 50303i bk8: 0a 50303i bk9: 0a 50303i bk10: 0a 50303i bk11: 0a 50303i bk12: 0a 50303i bk13: 0a 50303i bk14: 0a 50304i bk15: 0a 50306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.316239
Bank_Level_Parallism_Col = 1.106383
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.106383 

BW Util details:
bwutil = 0.000795 
total_CMD = 50303 
util_bw = 40 
Wasted_Col = 66 
Wasted_Row = 20 
Idle = 50177 

BW Util Bottlenecks: 
RCDc_limit = 76 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50303 
n_nop = 50287 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 10 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.000199 
Either_Row_CoL_Bus_Util = 0.000318 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00254458
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=50303 n_nop=50287 n_act=4 n_pre=2 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007952
n_activity=216 dram_eff=0.1852
bk0: 5a 50230i bk1: 5a 50234i bk2: 0a 50299i bk3: 0a 50301i bk4: 0a 50301i bk5: 0a 50302i bk6: 0a 50303i bk7: 0a 50303i bk8: 0a 50303i bk9: 0a 50303i bk10: 0a 50303i bk11: 0a 50303i bk12: 0a 50303i bk13: 0a 50303i bk14: 0a 50304i bk15: 0a 50306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.316239
Bank_Level_Parallism_Col = 1.106383
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.106383 

BW Util details:
bwutil = 0.000795 
total_CMD = 50303 
util_bw = 40 
Wasted_Col = 66 
Wasted_Row = 20 
Idle = 50177 

BW Util Bottlenecks: 
RCDc_limit = 76 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50303 
n_nop = 50287 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 10 
Row_Bus_Util =  0.000119 
CoL_Bus_Util = 0.000199 
Either_Row_CoL_Bus_Util = 0.000318 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00254458
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=50303 n_nop=50293 n_act=3 n_pre=1 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004771
n_activity=144 dram_eff=0.1667
bk0: 5a 50234i bk1: 1a 50282i bk2: 0a 50302i bk3: 0a 50302i bk4: 0a 50302i bk5: 0a 50303i bk6: 0a 50303i bk7: 0a 50303i bk8: 0a 50303i bk9: 0a 50303i bk10: 0a 50303i bk11: 0a 50303i bk12: 0a 50303i bk13: 0a 50304i bk14: 0a 50304i bk15: 0a 50304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.283784
Bank_Level_Parallism_Col = 1.107692
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.107692 

BW Util details:
bwutil = 0.000477 
total_CMD = 50303 
util_bw = 24 
Wasted_Col = 49 
Wasted_Row = 7 
Idle = 50223 

BW Util Bottlenecks: 
RCDc_limit = 56 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50303 
n_nop = 50293 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 6 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.000119 
Either_Row_CoL_Bus_Util = 0.000199 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00127229
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=50303 n_nop=50299 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000159
n_activity=72 dram_eff=0.1111
bk0: 1a 50277i bk1: 1a 50283i bk2: 0a 50301i bk3: 0a 50303i bk4: 0a 50303i bk5: 0a 50303i bk6: 0a 50303i bk7: 0a 50303i bk8: 0a 50303i bk9: 0a 50303i bk10: 0a 50303i bk11: 0a 50303i bk12: 0a 50303i bk13: 0a 50303i bk14: 0a 50303i bk15: 0a 50304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.548387
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000159 
total_CMD = 50303 
util_bw = 8 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 50269 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50303 
n_nop = 50299 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000040 
CoL_Bus_Util = 0.000040 
Either_Row_CoL_Bus_Util = 0.000080 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=50303 n_nop=50299 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000159
n_activity=72 dram_eff=0.1111
bk0: 1a 50278i bk1: 1a 50283i bk2: 0a 50301i bk3: 0a 50303i bk4: 0a 50303i bk5: 0a 50303i bk6: 0a 50303i bk7: 0a 50303i bk8: 0a 50303i bk9: 0a 50303i bk10: 0a 50303i bk11: 0a 50303i bk12: 0a 50303i bk13: 0a 50303i bk14: 0a 50303i bk15: 0a 50304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.516129
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000159 
total_CMD = 50303 
util_bw = 8 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 50269 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50303 
n_nop = 50299 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000040 
CoL_Bus_Util = 0.000040 
Either_Row_CoL_Bus_Util = 0.000080 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=50303 n_nop=50299 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000159
n_activity=72 dram_eff=0.1111
bk0: 1a 50280i bk1: 1a 50283i bk2: 0a 50301i bk3: 0a 50303i bk4: 0a 50303i bk5: 0a 50303i bk6: 0a 50303i bk7: 0a 50303i bk8: 0a 50303i bk9: 0a 50303i bk10: 0a 50303i bk11: 0a 50303i bk12: 0a 50303i bk13: 0a 50303i bk14: 0a 50303i bk15: 0a 50304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.451613
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000159 
total_CMD = 50303 
util_bw = 8 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 50269 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50303 
n_nop = 50299 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000040 
CoL_Bus_Util = 0.000040 
Either_Row_CoL_Bus_Util = 0.000080 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=50303 n_nop=50299 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000159
n_activity=72 dram_eff=0.1111
bk0: 1a 50283i bk1: 1a 50281i bk2: 0a 50303i bk3: 0a 50303i bk4: 0a 50303i bk5: 0a 50303i bk6: 0a 50303i bk7: 0a 50303i bk8: 0a 50303i bk9: 0a 50303i bk10: 0a 50303i bk11: 0a 50303i bk12: 0a 50303i bk13: 0a 50303i bk14: 0a 50303i bk15: 0a 50303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.419355
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000159 
total_CMD = 50303 
util_bw = 8 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 50269 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50303 
n_nop = 50299 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000040 
CoL_Bus_Util = 0.000040 
Either_Row_CoL_Bus_Util = 0.000080 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=50303 n_nop=50299 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000159
n_activity=72 dram_eff=0.1111
bk0: 1a 50280i bk1: 1a 50283i bk2: 0a 50301i bk3: 0a 50303i bk4: 0a 50303i bk5: 0a 50303i bk6: 0a 50303i bk7: 0a 50303i bk8: 0a 50303i bk9: 0a 50303i bk10: 0a 50303i bk11: 0a 50303i bk12: 0a 50303i bk13: 0a 50303i bk14: 0a 50303i bk15: 0a 50304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.451613
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000159 
total_CMD = 50303 
util_bw = 8 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 50269 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50303 
n_nop = 50299 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000040 
CoL_Bus_Util = 0.000040 
Either_Row_CoL_Bus_Util = 0.000080 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=50303 n_nop=50298 n_act=2 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002386
n_activity=87 dram_eff=0.1379
bk0: 1a 50283i bk1: 2a 50279i bk2: 0a 50301i bk3: 0a 50302i bk4: 0a 50303i bk5: 0a 50303i bk6: 0a 50303i bk7: 0a 50303i bk8: 0a 50303i bk9: 0a 50303i bk10: 0a 50303i bk11: 0a 50303i bk12: 0a 50303i bk13: 0a 50303i bk14: 0a 50304i bk15: 0a 50304i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333333
Row_Buffer_Locality_read = 0.333333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000239 
total_CMD = 50303 
util_bw = 12 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 50254 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50303 
n_nop = 50298 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 3 
Row_Bus_Util =  0.000040 
CoL_Bus_Util = 0.000060 
Either_Row_CoL_Bus_Util = 0.000099 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000060 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.96386e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=50303 n_nop=50299 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000159
n_activity=72 dram_eff=0.1111
bk0: 1a 50283i bk1: 1a 50282i bk2: 0a 50303i bk3: 0a 50303i bk4: 0a 50303i bk5: 0a 50303i bk6: 0a 50303i bk7: 0a 50303i bk8: 0a 50303i bk9: 0a 50303i bk10: 0a 50303i bk11: 0a 50303i bk12: 0a 50303i bk13: 0a 50303i bk14: 0a 50303i bk15: 0a 50303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.387097
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000159 
total_CMD = 50303 
util_bw = 8 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 50269 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50303 
n_nop = 50299 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000040 
CoL_Bus_Util = 0.000040 
Either_Row_CoL_Bus_Util = 0.000080 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=50303 n_nop=50299 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000159
n_activity=72 dram_eff=0.1111
bk0: 1a 50283i bk1: 1a 50283i bk2: 0a 50303i bk3: 0a 50303i bk4: 0a 50303i bk5: 0a 50303i bk6: 0a 50303i bk7: 0a 50303i bk8: 0a 50303i bk9: 0a 50303i bk10: 0a 50303i bk11: 0a 50303i bk12: 0a 50303i bk13: 0a 50303i bk14: 0a 50303i bk15: 0a 50303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.354839
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000159 
total_CMD = 50303 
util_bw = 8 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 50269 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50303 
n_nop = 50299 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000040 
CoL_Bus_Util = 0.000040 
Either_Row_CoL_Bus_Util = 0.000080 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=50303 n_nop=50299 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000159
n_activity=73 dram_eff=0.1096
bk0: 1a 50283i bk1: 1a 50283i bk2: 0a 50303i bk3: 0a 50303i bk4: 0a 50303i bk5: 0a 50303i bk6: 0a 50303i bk7: 0a 50303i bk8: 0a 50303i bk9: 0a 50303i bk10: 0a 50303i bk11: 0a 50303i bk12: 0a 50303i bk13: 0a 50303i bk14: 0a 50303i bk15: 0a 50303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.312500
Bank_Level_Parallism_Col = 1.290323
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.290323 

BW Util details:
bwutil = 0.000159 
total_CMD = 50303 
util_bw = 8 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 50268 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50303 
n_nop = 50299 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000040 
CoL_Bus_Util = 0.000040 
Either_Row_CoL_Bus_Util = 0.000080 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=50303 n_nop=50301 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=7.952e-05
n_activity=62 dram_eff=0.06452
bk0: 0a 50303i bk1: 1a 50283i bk2: 0a 50302i bk3: 0a 50303i bk4: 0a 50303i bk5: 0a 50303i bk6: 0a 50303i bk7: 0a 50303i bk8: 0a 50303i bk9: 0a 50303i bk10: 0a 50303i bk11: 0a 50303i bk12: 0a 50303i bk13: 0a 50303i bk14: 0a 50303i bk15: 0a 50303i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000080 
total_CMD = 50303 
util_bw = 4 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 50279 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 50303 
n_nop = 50301 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000020 
CoL_Bus_Util = 0.000020 
Either_Row_CoL_Bus_Util = 0.000040 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 165, Miss = 11, Miss_rate = 0.067, Pending_hits = 15, Reservation_fails = 226
L2_cache_bank[1]: Access = 148, Miss = 10, Miss_rate = 0.068, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[2]: Access = 148, Miss = 10, Miss_rate = 0.068, Pending_hits = 12, Reservation_fails = 110
L2_cache_bank[3]: Access = 150, Miss = 10, Miss_rate = 0.067, Pending_hits = 12, Reservation_fails = 105
L2_cache_bank[4]: Access = 150, Miss = 10, Miss_rate = 0.067, Pending_hits = 12, Reservation_fails = 111
L2_cache_bank[5]: Access = 149, Miss = 10, Miss_rate = 0.067, Pending_hits = 12, Reservation_fails = 110
L2_cache_bank[6]: Access = 150, Miss = 10, Miss_rate = 0.067, Pending_hits = 12, Reservation_fails = 111
L2_cache_bank[7]: Access = 158, Miss = 10, Miss_rate = 0.063, Pending_hits = 13, Reservation_fails = 109
L2_cache_bank[8]: Access = 148, Miss = 10, Miss_rate = 0.068, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[9]: Access = 148, Miss = 10, Miss_rate = 0.068, Pending_hits = 12, Reservation_fails = 110
L2_cache_bank[10]: Access = 149, Miss = 10, Miss_rate = 0.067, Pending_hits = 12, Reservation_fails = 111
L2_cache_bank[11]: Access = 88, Miss = 6, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 89, Miss = 6, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 90, Miss = 6, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 91, Miss = 6, Miss_rate = 0.066, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 99, Miss = 6, Miss_rate = 0.061, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 88, Miss = 6, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 89, Miss = 6, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 89, Miss = 6, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 89, Miss = 6, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 89, Miss = 6, Miss_rate = 0.067, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 87, Miss = 6, Miss_rate = 0.069, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 91, Miss = 6, Miss_rate = 0.066, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 92, Miss = 8, Miss_rate = 0.087, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[24]: Access = 85, Miss = 6, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 85, Miss = 6, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 86, Miss = 6, Miss_rate = 0.070, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 84, Miss = 6, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 85, Miss = 6, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 88, Miss = 6, Miss_rate = 0.068, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 90, Miss = 4, Miss_rate = 0.044, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 65, Miss = 2, Miss_rate = 0.031, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3502
L2_total_cache_misses = 233
L2_total_cache_miss_rate = 0.0665
L2_total_cache_pending_hits = 138
L2_total_cache_reservation_fails = 1316
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2335
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 114
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 312
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 484
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 132
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1202
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 33
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 132
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2380
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 468
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 792
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 114
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1202
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3502
icnt_total_pkts_simt_to_mem=3007
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3007
Req_Network_cycles = 27380
Req_Network_injected_packets_per_cycle =       0.1098 
Req_Network_conflicts_per_cycle =       0.0024
Req_Network_conflicts_per_cycle_util =       0.0489
Req_Bank_Level_Parallism =       2.2643
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0002
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0034

Reply_Network_injected_packets_num = 3502
Reply_Network_cycles = 27380
Reply_Network_injected_packets_per_cycle =        0.1279
Reply_Network_conflicts_per_cycle =        0.0172
Reply_Network_conflicts_per_cycle_util =       0.2564
Reply_Bank_Level_Parallism =       1.9022
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0018
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0038
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 87026 (inst/sec)
gpgpu_simulation_rate = 3042 (cycle/sec)
gpgpu_silicon_slowdown = 626232x
Processing kernel ../../../../hw_run/rodinia_2.0-ft/11.0/pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-4.traceg
-kernel name = _Z14dynproc_kerneliPiS_S_iiii
-kernel id = 4
-grid dim = (5,1,1)
-block dim = (256,1,1)
-shmem = 2048
-nregs = 18
-binary version = 70
-cuda stream id = 0
-shmem base_addr = 0x00007f18c2000000
-local mem base_addr = 0x00007f18c4000000
-nvbit version = 1.4
-accelsim tracer version = 3
launching kernel command : ../../../../hw_run/rodinia_2.0-ft/11.0/pathfinder-rodinia-2.0-ft/1000_20_5___data_result_1000_20_5_txt/traces/kernel-4.traceg
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 0,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z14dynproc_kerneliPiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z14dynproc_kerneliPiS_S_iiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 8358
gpu_sim_insn = 217608
gpu_ipc =      26.0359
gpu_tot_sim_cycle = 35738
gpu_tot_stall_cycle = 1440
tot_cycles_exec_all_SM = 311656
cycles_passed = 35738
gpu_tot_sim_insn = 1000848
gpu_tot_ipc =      28.0051
gpu_tot_issued_cta = 20
gpu_occupancy = 24.6109% 
gpu_tot_occupancy = 24.6961% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1046
partiton_level_parallism_total  =       0.1086
partiton_level_parallism_util =       1.9251
partiton_level_parallism_util_total  =       2.1779
L2_BW  =       7.5781 GB/Sec
L2_BW_total  =       7.7458 GB/Sec
gpu_total_sim_rate=83404

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 17876
	L1I_total_cache_misses = 1760
	L1I_total_cache_miss_rate = 0.0985
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 269, Miss = 265, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 60
	L1D_cache_core[1]: Access = 274, Miss = 270, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[2]: Access = 279, Miss = 275, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 52
	L1D_cache_core[3]: Access = 278, Miss = 274, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[4]: Access = 24, Miss = 20, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 269, Miss = 264, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[6]: Access = 274, Miss = 270, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[7]: Access = 279, Miss = 275, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 54
	L1D_cache_core[8]: Access = 278, Miss = 274, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 53
	L1D_cache_core[9]: Access = 24, Miss = 20, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 269, Miss = 264, Miss_rate = 0.981, Pending_hits = 0, Reservation_fails = 46
	L1D_cache_core[11]: Access = 274, Miss = 270, Miss_rate = 0.985, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[12]: Access = 279, Miss = 275, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 63
	L1D_cache_core[13]: Access = 278, Miss = 274, Miss_rate = 0.986, Pending_hits = 0, Reservation_fails = 57
	L1D_cache_core[14]: Access = 24, Miss = 20, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 231, Miss = 227, Miss_rate = 0.983, Pending_hits = 0, Reservation_fails = 50
	L1D_cache_core[16]: Access = 239, Miss = 236, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[17]: Access = 239, Miss = 236, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 59
	L1D_cache_core[18]: Access = 239, Miss = 236, Miss_rate = 0.987, Pending_hits = 0, Reservation_fails = 58
	L1D_cache_core[19]: Access = 16, Miss = 13, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4336
	L1D_total_cache_misses = 4258
	L1D_total_cache_miss_rate = 0.9820
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 884
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.039
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2094
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 551
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 597
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 625
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 333
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 16116
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1760
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 1540
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4308
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 625
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 19416

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 551
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 333
ctas_completed 20, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 
distro:
234, 234, 234, 234, 234, 234, 234, 234, 
gpgpu_n_tot_thrd_icount = 1000848
gpgpu_n_tot_w_icount = 35712
gpgpu_n_stall_shd_mem = 888
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3036
gpgpu_n_mem_write_global = 625
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 23440
gpgpu_n_store_insn = 4000
gpgpu_n_shmem_insn = 115880
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 71
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 37
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 780
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:6232	W0_Idle:460872	W0_Scoreboard:91864	W1:0	W2:0	W3:0	W4:7	W5:25	W6:0	W7:0	W8:0	W9:24	W10:21	W11:21	W12:21	W13:5	W14:0	W15:0	W16:75	W17:63	W18:63	W19:63	W20:63	W21:15	W22:0	W23:1	W24:0	W25:0	W26:0	W27:935	W28:609	W29:588	W30:588	W31:588	W32:28072
single_issue_nums: WS0:8946	WS1:8922	WS2:8922	WS3:8922	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 24288 {8:3036,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 25000 {40:625,}
traffic_breakdown_coretomem[INST_ACC_R] = 1760 {8:220,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 121440 {40:3036,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5000 {8:625,}
traffic_breakdown_memtocore[INST_ACC_R] = 35200 {40:880,}
ENTERING ACCELSIM HERE
maxmflatency = 340 
max_icnt2mem_latency = 50 
maxmrqlatency = 13 
max_icnt2sh_latency = 31 
averagemflatency = 197 
avg_icnt2mem_latency = 34 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 2 
mrq_lat_table:43 	1 	0 	33 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3612 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	202 	18 	0 	1991 	1670 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3401 	194 	57 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	22 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5266      5584         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5919      6235         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      6559      6878         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      7205      7533         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      7878      8199         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      8540      5701         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5707      5705         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5712      5710         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5698      5694         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5699      5704         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5711      5707         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5716      5702         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5701      5706         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5710      5716         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5714      5720         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000  2.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.500000  2.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.500000  2.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.500000  2.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.500000  2.500000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.500000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  1.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 77/42 = 1.833333
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         6         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         5         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         1         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 77
min_bank_accesses = 0!
chip skew: 11/1 = 11.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       3870      3620    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       3714      3724    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       3763      3747    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       3803      4338    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       3649      3634    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       3678     18380    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      18666     18953    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:      19143     21103    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:      18105     18272    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:      18397     18734    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:      18937     19094    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:      19891     10224    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:      18258     18282    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:      18583     18492    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:      18737     19382    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none       13224    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        331       327       207       210         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        329       333       206       208         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        338       334       214       201         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        340       335       204       232         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        330       325       212       215         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        330       320       215       215         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        326       321       199       201         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        328       326       202       204         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        317       313       213       212         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        315       319       205       211         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        324       320       196       204         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        325       316       200       200         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        316       319       206       209         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        320       323       206       206         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        323       326       206       202         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        208       322       205       205         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=65659 n_nop=65640 n_act=5 n_pre=3 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006701
n_activity=298 dram_eff=0.1477
bk0: 6a 65543i bk1: 5a 65589i bk2: 0a 65655i bk3: 0a 65657i bk4: 0a 65657i bk5: 0a 65658i bk6: 0a 65659i bk7: 0a 65659i bk8: 0a 65659i bk9: 0a 65659i bk10: 0a 65659i bk11: 0a 65659i bk12: 0a 65660i bk13: 0a 65660i bk14: 0a 65660i bk15: 0a 65662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545455
Row_Buffer_Locality_read = 0.545455
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.246835
Bank_Level_Parallism_Col = 1.087719
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.087719 

BW Util details:
bwutil = 0.000670 
total_CMD = 65659 
util_bw = 44 
Wasted_Col = 86 
Wasted_Row = 40 
Idle = 65489 

BW Util Bottlenecks: 
RCDc_limit = 96 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65659 
n_nop = 65640 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 11 
Row_Bus_Util =  0.000122 
CoL_Bus_Util = 0.000168 
Either_Row_CoL_Bus_Util = 0.000289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0019647
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=65659 n_nop=65643 n_act=4 n_pre=2 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006092
n_activity=216 dram_eff=0.1852
bk0: 5a 65591i bk1: 5a 65586i bk2: 0a 65656i bk3: 0a 65657i bk4: 0a 65657i bk5: 0a 65658i bk6: 0a 65659i bk7: 0a 65659i bk8: 0a 65659i bk9: 0a 65659i bk10: 0a 65659i bk11: 0a 65659i bk12: 0a 65660i bk13: 0a 65660i bk14: 0a 65660i bk15: 0a 65661i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.290598
Bank_Level_Parallism_Col = 1.106383
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.106383 

BW Util details:
bwutil = 0.000609 
total_CMD = 65659 
util_bw = 40 
Wasted_Col = 66 
Wasted_Row = 20 
Idle = 65533 

BW Util Bottlenecks: 
RCDc_limit = 76 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65659 
n_nop = 65643 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 10 
Row_Bus_Util =  0.000091 
CoL_Bus_Util = 0.000152 
Either_Row_CoL_Bus_Util = 0.000244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0019647
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=65659 n_nop=65643 n_act=4 n_pre=2 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006092
n_activity=216 dram_eff=0.1852
bk0: 5a 65584i bk1: 5a 65590i bk2: 0a 65655i bk3: 0a 65657i bk4: 0a 65657i bk5: 0a 65658i bk6: 0a 65659i bk7: 0a 65659i bk8: 0a 65659i bk9: 0a 65659i bk10: 0a 65659i bk11: 0a 65659i bk12: 0a 65659i bk13: 0a 65659i bk14: 0a 65660i bk15: 0a 65662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.106383
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.106383 

BW Util details:
bwutil = 0.000609 
total_CMD = 65659 
util_bw = 40 
Wasted_Col = 66 
Wasted_Row = 20 
Idle = 65533 

BW Util Bottlenecks: 
RCDc_limit = 76 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65659 
n_nop = 65643 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 10 
Row_Bus_Util =  0.000091 
CoL_Bus_Util = 0.000152 
Either_Row_CoL_Bus_Util = 0.000244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001965 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0019647
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=65659 n_nop=65643 n_act=4 n_pre=2 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006092
n_activity=216 dram_eff=0.1852
bk0: 5a 65586i bk1: 5a 65590i bk2: 0a 65655i bk3: 0a 65657i bk4: 0a 65657i bk5: 0a 65658i bk6: 0a 65659i bk7: 0a 65659i bk8: 0a 65659i bk9: 0a 65659i bk10: 0a 65659i bk11: 0a 65659i bk12: 0a 65659i bk13: 0a 65659i bk14: 0a 65660i bk15: 0a 65662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.316239
Bank_Level_Parallism_Col = 1.106383
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.106383 

BW Util details:
bwutil = 0.000609 
total_CMD = 65659 
util_bw = 40 
Wasted_Col = 66 
Wasted_Row = 20 
Idle = 65533 

BW Util Bottlenecks: 
RCDc_limit = 76 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65659 
n_nop = 65643 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 10 
Row_Bus_Util =  0.000091 
CoL_Bus_Util = 0.000152 
Either_Row_CoL_Bus_Util = 0.000244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00194947
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=65659 n_nop=65643 n_act=4 n_pre=2 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006092
n_activity=216 dram_eff=0.1852
bk0: 5a 65586i bk1: 5a 65590i bk2: 0a 65655i bk3: 0a 65657i bk4: 0a 65657i bk5: 0a 65658i bk6: 0a 65659i bk7: 0a 65659i bk8: 0a 65659i bk9: 0a 65659i bk10: 0a 65659i bk11: 0a 65659i bk12: 0a 65659i bk13: 0a 65659i bk14: 0a 65660i bk15: 0a 65662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.316239
Bank_Level_Parallism_Col = 1.106383
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.106383 

BW Util details:
bwutil = 0.000609 
total_CMD = 65659 
util_bw = 40 
Wasted_Col = 66 
Wasted_Row = 20 
Idle = 65533 

BW Util Bottlenecks: 
RCDc_limit = 76 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65659 
n_nop = 65643 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 10 
Row_Bus_Util =  0.000091 
CoL_Bus_Util = 0.000152 
Either_Row_CoL_Bus_Util = 0.000244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00194947
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=65659 n_nop=65649 n_act=3 n_pre=1 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003655
n_activity=144 dram_eff=0.1667
bk0: 5a 65590i bk1: 1a 65638i bk2: 0a 65658i bk3: 0a 65658i bk4: 0a 65658i bk5: 0a 65659i bk6: 0a 65659i bk7: 0a 65659i bk8: 0a 65659i bk9: 0a 65659i bk10: 0a 65659i bk11: 0a 65659i bk12: 0a 65659i bk13: 0a 65660i bk14: 0a 65660i bk15: 0a 65660i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.283784
Bank_Level_Parallism_Col = 1.107692
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.107692 

BW Util details:
bwutil = 0.000366 
total_CMD = 65659 
util_bw = 24 
Wasted_Col = 49 
Wasted_Row = 7 
Idle = 65579 

BW Util Bottlenecks: 
RCDc_limit = 56 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65659 
n_nop = 65649 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 1 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 6 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000091 
Either_Row_CoL_Bus_Util = 0.000152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000974733
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=65659 n_nop=65655 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001218
n_activity=72 dram_eff=0.1111
bk0: 1a 65633i bk1: 1a 65639i bk2: 0a 65657i bk3: 0a 65659i bk4: 0a 65659i bk5: 0a 65659i bk6: 0a 65659i bk7: 0a 65659i bk8: 0a 65659i bk9: 0a 65659i bk10: 0a 65659i bk11: 0a 65659i bk12: 0a 65659i bk13: 0a 65659i bk14: 0a 65659i bk15: 0a 65660i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.548387
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000122 
total_CMD = 65659 
util_bw = 8 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 65625 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65659 
n_nop = 65655 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=65659 n_nop=65655 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001218
n_activity=72 dram_eff=0.1111
bk0: 1a 65634i bk1: 1a 65639i bk2: 0a 65657i bk3: 0a 65659i bk4: 0a 65659i bk5: 0a 65659i bk6: 0a 65659i bk7: 0a 65659i bk8: 0a 65659i bk9: 0a 65659i bk10: 0a 65659i bk11: 0a 65659i bk12: 0a 65659i bk13: 0a 65659i bk14: 0a 65659i bk15: 0a 65660i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.516129
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000122 
total_CMD = 65659 
util_bw = 8 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 65625 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65659 
n_nop = 65655 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=65659 n_nop=65655 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001218
n_activity=72 dram_eff=0.1111
bk0: 1a 65636i bk1: 1a 65639i bk2: 0a 65657i bk3: 0a 65659i bk4: 0a 65659i bk5: 0a 65659i bk6: 0a 65659i bk7: 0a 65659i bk8: 0a 65659i bk9: 0a 65659i bk10: 0a 65659i bk11: 0a 65659i bk12: 0a 65659i bk13: 0a 65659i bk14: 0a 65659i bk15: 0a 65660i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.451613
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000122 
total_CMD = 65659 
util_bw = 8 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 65625 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65659 
n_nop = 65655 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=65659 n_nop=65655 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001218
n_activity=72 dram_eff=0.1111
bk0: 1a 65639i bk1: 1a 65637i bk2: 0a 65659i bk3: 0a 65659i bk4: 0a 65659i bk5: 0a 65659i bk6: 0a 65659i bk7: 0a 65659i bk8: 0a 65659i bk9: 0a 65659i bk10: 0a 65659i bk11: 0a 65659i bk12: 0a 65659i bk13: 0a 65659i bk14: 0a 65659i bk15: 0a 65659i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.419355
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000122 
total_CMD = 65659 
util_bw = 8 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 65625 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65659 
n_nop = 65655 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=65659 n_nop=65655 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001218
n_activity=72 dram_eff=0.1111
bk0: 1a 65636i bk1: 1a 65639i bk2: 0a 65657i bk3: 0a 65659i bk4: 0a 65659i bk5: 0a 65659i bk6: 0a 65659i bk7: 0a 65659i bk8: 0a 65659i bk9: 0a 65659i bk10: 0a 65659i bk11: 0a 65659i bk12: 0a 65659i bk13: 0a 65659i bk14: 0a 65659i bk15: 0a 65660i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.451613
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000122 
total_CMD = 65659 
util_bw = 8 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 65625 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65659 
n_nop = 65655 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=65659 n_nop=65654 n_act=2 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001828
n_activity=87 dram_eff=0.1379
bk0: 1a 65639i bk1: 2a 65635i bk2: 0a 65657i bk3: 0a 65658i bk4: 0a 65659i bk5: 0a 65659i bk6: 0a 65659i bk7: 0a 65659i bk8: 0a 65659i bk9: 0a 65659i bk10: 0a 65659i bk11: 0a 65659i bk12: 0a 65659i bk13: 0a 65659i bk14: 0a 65660i bk15: 0a 65660i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333333
Row_Buffer_Locality_read = 0.333333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000183 
total_CMD = 65659 
util_bw = 12 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 65610 

BW Util Bottlenecks: 
RCDc_limit = 37 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65659 
n_nop = 65654 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 3 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000046 
Either_Row_CoL_Bus_Util = 0.000076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.56906e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=65659 n_nop=65655 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001218
n_activity=72 dram_eff=0.1111
bk0: 1a 65639i bk1: 1a 65638i bk2: 0a 65659i bk3: 0a 65659i bk4: 0a 65659i bk5: 0a 65659i bk6: 0a 65659i bk7: 0a 65659i bk8: 0a 65659i bk9: 0a 65659i bk10: 0a 65659i bk11: 0a 65659i bk12: 0a 65659i bk13: 0a 65659i bk14: 0a 65659i bk15: 0a 65659i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.387097
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000122 
total_CMD = 65659 
util_bw = 8 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 65625 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65659 
n_nop = 65655 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=65659 n_nop=65655 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001218
n_activity=72 dram_eff=0.1111
bk0: 1a 65639i bk1: 1a 65639i bk2: 0a 65659i bk3: 0a 65659i bk4: 0a 65659i bk5: 0a 65659i bk6: 0a 65659i bk7: 0a 65659i bk8: 0a 65659i bk9: 0a 65659i bk10: 0a 65659i bk11: 0a 65659i bk12: 0a 65659i bk13: 0a 65659i bk14: 0a 65659i bk15: 0a 65659i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.354839
Bank_Level_Parallism_Col = 1.333333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.333333 

BW Util details:
bwutil = 0.000122 
total_CMD = 65659 
util_bw = 8 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 65625 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65659 
n_nop = 65655 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=65659 n_nop=65655 n_act=2 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001218
n_activity=73 dram_eff=0.1096
bk0: 1a 65639i bk1: 1a 65639i bk2: 0a 65659i bk3: 0a 65659i bk4: 0a 65659i bk5: 0a 65659i bk6: 0a 65659i bk7: 0a 65659i bk8: 0a 65659i bk9: 0a 65659i bk10: 0a 65659i bk11: 0a 65659i bk12: 0a 65659i bk13: 0a 65659i bk14: 0a 65659i bk15: 0a 65659i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.312500
Bank_Level_Parallism_Col = 1.290323
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.290323 

BW Util details:
bwutil = 0.000122 
total_CMD = 65659 
util_bw = 8 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 65624 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65659 
n_nop = 65655 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 2 
Row_Bus_Util =  0.000030 
CoL_Bus_Util = 0.000030 
Either_Row_CoL_Bus_Util = 0.000061 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=2 BL=16 CL=20, tRRD=10 tCCD=4, tRCD=20 tRAS=50 tRP=20 tRC=62
n_cmd=65659 n_nop=65657 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.092e-05
n_activity=62 dram_eff=0.06452
bk0: 0a 65659i bk1: 1a 65639i bk2: 0a 65658i bk3: 0a 65659i bk4: 0a 65659i bk5: 0a 65659i bk6: 0a 65659i bk7: 0a 65659i bk8: 0a 65659i bk9: 0a 65659i bk10: 0a 65659i bk11: 0a 65659i bk12: 0a 65659i bk13: 0a 65659i bk14: 0a 65659i bk15: 0a 65659i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000061 
total_CMD = 65659 
util_bw = 4 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 65635 

BW Util Bottlenecks: 
RCDc_limit = 20 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 65659 
n_nop = 65657 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000015 
CoL_Bus_Util = 0.000015 
Either_Row_CoL_Bus_Util = 0.000030 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 215, Miss = 11, Miss_rate = 0.051, Pending_hits = 15, Reservation_fails = 226
L2_cache_bank[1]: Access = 194, Miss = 10, Miss_rate = 0.052, Pending_hits = 12, Reservation_fails = 109
L2_cache_bank[2]: Access = 194, Miss = 10, Miss_rate = 0.052, Pending_hits = 12, Reservation_fails = 110
L2_cache_bank[3]: Access = 197, Miss = 10, Miss_rate = 0.051, Pending_hits = 12, Reservation_fails = 105
L2_cache_bank[4]: Access = 197, Miss = 10, Miss_rate = 0.051, Pending_hits = 12, Reservation_fails = 111
L2_cache_bank[5]: Access = 194, Miss = 10, Miss_rate = 0.052, Pending_hits = 12, Reservation_fails = 110
L2_cache_bank[6]: Access = 195, Miss = 10, Miss_rate = 0.051, Pending_hits = 12, Reservation_fails = 111
L2_cache_bank[7]: Access = 205, Miss = 10, Miss_rate = 0.049, Pending_hits = 13, Reservation_fails = 109
L2_cache_bank[8]: Access = 193, Miss = 10, Miss_rate = 0.052, Pending_hits = 12, Reservation_fails = 104
L2_cache_bank[9]: Access = 194, Miss = 10, Miss_rate = 0.052, Pending_hits = 12, Reservation_fails = 110
L2_cache_bank[10]: Access = 195, Miss = 10, Miss_rate = 0.051, Pending_hits = 12, Reservation_fails = 111
L2_cache_bank[11]: Access = 116, Miss = 6, Miss_rate = 0.052, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 115, Miss = 6, Miss_rate = 0.052, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 115, Miss = 6, Miss_rate = 0.052, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 116, Miss = 6, Miss_rate = 0.052, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 126, Miss = 6, Miss_rate = 0.048, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[16]: Access = 113, Miss = 6, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 114, Miss = 6, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 112, Miss = 6, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 113, Miss = 6, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 111, Miss = 6, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 112, Miss = 6, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 116, Miss = 6, Miss_rate = 0.052, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 119, Miss = 8, Miss_rate = 0.067, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[24]: Access = 110, Miss = 6, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 110, Miss = 6, Miss_rate = 0.055, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 113, Miss = 6, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 111, Miss = 6, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 112, Miss = 6, Miss_rate = 0.054, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 113, Miss = 6, Miss_rate = 0.053, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 117, Miss = 4, Miss_rate = 0.034, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 84, Miss = 2, Miss_rate = 0.024, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4541
L2_total_cache_misses = 233
L2_total_cache_miss_rate = 0.0513
L2_total_cache_pending_hits = 138
L2_total_cache_reservation_fails = 1316
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2997
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 114
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 6
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 469
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 124
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 704
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 132
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1202
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 33
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 132
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3042
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 625
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1012
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 114
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 1202
L2_cache_data_port_util = 0.004
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4541
icnt_total_pkts_simt_to_mem=3881
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3881
Req_Network_cycles = 35738
Req_Network_injected_packets_per_cycle =       0.1086 
Req_Network_conflicts_per_cycle =       0.0023
Req_Network_conflicts_per_cycle_util =       0.0466
Req_Bank_Level_Parallism =       2.1779
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0002
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0034

Reply_Network_injected_packets_num = 4541
Reply_Network_cycles = 35738
Reply_Network_injected_packets_per_cycle =        0.1271
Reply_Network_conflicts_per_cycle =        0.0201
Reply_Network_conflicts_per_cycle_util =       0.2933
Reply_Bank_Level_Parallism =       1.8497
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0021
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0037
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 83404 (inst/sec)
gpgpu_simulation_rate = 2978 (cycle/sec)
gpgpu_silicon_slowdown = 639691x
TOTAL CYCLES TAKEN 35738
tot_inst_exec 35712
ICNT_TO_MEM_count 0 ICNT_TO_MEM_cycles 0
ROP_DELAY_count 0 ROP_DELAY_cycle 0
ICNT_TO_L2_QUEUE_count 0 ICNT_TO_L2_QUEUE_cycles 0
L2_TO_DRAM_QUEUE_count 0 L2_TO_DRAM_QUEUE_cycle 0
DRAM_LATENCY_QUEUE_count 0 DRAM_LATENCY_QUEUE_cycle 0
DRAM_TO_L2_QUEUE_count 0 DRAM_TO_L2_QUEUE_cycle 0
DRAM_L2_FILL_QUEUE_count 0 DRAM_L2_FILL_QUEUE_cycle 0
L2_TO_ICNT_count 0 L2_TO_ICNT_cycle 0
CLUSTER_TO_SHADER_QUEUE_count 3661 CLUSTER_TO_SHADER_QUEUE_cycle 0
ICNT_TO_SHADER_count 3661 ICNT_TO_SHADER_cycles 5061
CLUSTER_TO_SHADER_QUEUE_1_count 4541 CLUSTER_TO_SHADER_QUEUE_1_cycle 778731
issued_inst_count 35712
SHADER_ICNT_PUSH 3661
mem_inst_issue 5584
comp_inst_issue 30128
mem_data_stall 66235
comp_data_stall 76872
ibuffer_stall 188725
comp_str_stall 0
mem_str_stall 2
other_stall1 0
other_stall2 0
other_stall3 0
tot_cycles_exec_all_SM 311656
mem_data_stall_issue_irr 164490
comp_data_stall_issue_irr 210673
ibuffer_stall_issue_irr 375380
comp_str_stall_issue_irr 2677
mem_str_stall_issue_irr 2
other_stall_issue_irr1 0
other_stall_issue_irr2 0
other_stall_issue_irr3 0
shared_cycle_count 46001
constant_cycle_count 0
texture_cycle_count 0
memory_cycle_count 1708
shared_cycle_cycle 66516
constant_cycle_cycle 0
texture_cycle_cycle 0
memory_cycle_cycle 388674
texture_issue_cycle 0
memory_issue_cycle 11598
pushed_from_shader_icnt_l2_icnt 0
tex_icnt_l2_queue 0
icnt_ROP_queue 0
l2_queue_pop 0
l2_queue_reply 0
l2_dram_push 0
l2_dram_rop 0
l2_icnt_push 0
l2_dram_queue_pop 0
push_in_dram 0
push_from_dram 0
dram_l2_reached 0
icnt_back_to_shader 95977857
reached_shader_from_icnt 6919
reach_tex_from_l2 0
reach_glob_from_icnt 0
reach_L1_from_tex 0
reached_global_from_glob 0
finish_inst 0
ROP_no_push_l2_queue_push 0
ROP_extra_cycles 0
l2_dram_rop_count 0
NO_INST_ISSUE 559735
opp_for_ooo 3216
opp_for_mem 3309
dram_access_total 0
dram_write_req_total 0
dram_read_req_total 0
NUMBER OF MEM ISSUES 22768
MEMORY STALLS SUM 444648
l2_cache_bank_access 11546 l2_cache_bank_miss 901
l2_cache_access 11546 l2_cache_miss 901
l2_pending 549 l2_res_fail 5264
c_mem_resource_stall 0 s_mem_bk_conf 254 gl_mem_resource_stall 97 gl_mem_coal_stall 1992 gl_mem_data_port_stall 0
icnt_creat_inj 0
icnt_creat_arrival 0
icnt_inj_arrival 0
icnt_creat_inj_READ_REQUEST 0
icnt_creat_arrival_READ_REQUEST 0
icnt_inj_arrival_READ_REQUEST 0
icnt_creat_inj_WRITE_REQUEST 0
icnt_creat_arrival_WRITE_REQUEST 0
icnt_inj_arrival_WRITE_REQUEST 0
icnt_creat_inj_READ_REPLY 0
icnt_creat_arrival_READ_REPLY 0
icnt_inj_arrival_READ_REPLY 0
icnt_creat_inj_WRITE_REPLY 0
icnt_creat_arrival_WRITE_REPLY 0
icnt_inj_arrival_WRITE_REPLY 0
icnt_mem_total_time_spend_Ishita 0
L2_FINAL_STATS_HERE
L2_cache_access_total_Ishita 11546
L2_cache_access_miss_Ishita 901
L2_cache_access_pending_Ishita 549
L2_cache_access_resfail_Ishita 10528
DRAM MEM_STATS_HERE
simple_dram_count 0
delay_tot_sum 0
hits_num_total 0
access_num_total 0
hits_read_num_total 0
read_num_total 0
hits_write_num_total 0
write_num_total 0
banks_1time_total 0
banks_acess_total_Ishita 0
banks_time_rw_total 0
banks_access_rw_total_Ishita 0
banks_time_ready_total 0
banks_access_ready_total_Ishita 0
average row locality 0 0 
tot_DRAM_reads 0
tot_DRAM_writes 0
bwutil_total 0
gpu_stall_dramfull_total 0
gpu_stall_icnt2sh_total 0
icnt2mem_latency_tot 0
icnt2sh_latency_tot 0
n_act_tot 0
n_pre_tot 0
n_req_tot 0
n_wr_tot 0
total_dL1_misses 0
total_dL1_accesses 0
total_dL1_miss_rate 0
L2_total_cache_accesses 11546
L2_total_cache_misses 901
L2_total_cache_miss_rate 0.0780357
L2_total_cache_reservation_fails 5264
L1I_total_cache_accesses 45830
L1I_total_cache_misses 4400
L1I_total_cache_miss_rate 0.096007
L1I_total_cache_pending_hits 0
L1I_total_cache_reservation_fails 0
L1D_total_cache_accesses 11080
L1D_total_cache_misses 10879
L1D_total_cache_miss_rate 0.981859
L1D_total_cache_pending_hits 0
L1C_total_cache_accesses 0
L1C_total_cache_misses 0
NONE L1C_total_cache_miss_rate 0
L1D_total_cache_reservation_fails 2216
L1C_total_cache_pending_hits 0
L1C_total_cache_reservation_fails 0
L1T_total_cache_accesses 0
L1T_total_cache_misses 0
NONE L1T_total_cache_miss_rate 0
L1T_total_cache_pending_hits 0
L1T_total_cache_reservation_fails 0
comp_inst_finish_time -2099683676
mem_inst_finish_time -1396240510
ibuffer_flush_count1 0
ibuffer_flush_count2 0
ibuffer_flush_count3 0
replay_flush_count 0
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
