{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572362192624 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572362192624 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 09:16:32 2019 " "Processing started: Tue Oct 29 09:16:32 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572362192624 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572362192624 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Matrix_display -c Matrix_display " "Command: quartus_map --read_settings_files=on --write_settings_files=off Matrix_display -c Matrix_display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572362192624 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572362196373 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572362196373 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Matrix_display.v(339) " "Verilog HDL information at Matrix_display.v(339): always construct contains both blocking and non-blocking assignments" {  } { { "Matrix_display.v" "" { Text "U:/New folder/Matrix_display/Matrix_display.v" 339 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1572362209480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrix_display.v 3 3 " "Found 3 design units, including 3 entities, in source file matrix_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Matrix_display " "Found entity 1: Matrix_display" {  } { { "Matrix_display.v" "" { Text "U:/New folder/Matrix_display/Matrix_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572362209589 ""} { "Info" "ISGN_ENTITY_NAME" "2 display_rom " "Found entity 2: display_rom" {  } { { "Matrix_display.v" "" { Text "U:/New folder/Matrix_display/Matrix_display.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572362209589 ""} { "Info" "ISGN_ENTITY_NAME" "3 clock_divider " "Found entity 3: clock_divider" {  } { { "Matrix_display.v" "" { Text "U:/New folder/Matrix_display/Matrix_display.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572362209589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572362209589 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Matrix_display " "Elaborating entity \"Matrix_display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572362210854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:row_clock_gen " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:row_clock_gen\"" {  } { { "Matrix_display.v" "row_clock_gen" { Text "U:/New folder/Matrix_display/Matrix_display.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572362211167 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Matrix_display.v(340) " "Verilog HDL assignment warning at Matrix_display.v(340): truncated value with size 32 to match size of target (26)" {  } { { "Matrix_display.v" "" { Text "U:/New folder/Matrix_display/Matrix_display.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572362211182 "|Matrix_display|clock_divider:row_clock_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:frame_clock_gen " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:frame_clock_gen\"" {  } { { "Matrix_display.v" "frame_clock_gen" { Text "U:/New folder/Matrix_display/Matrix_display.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572362211479 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 Matrix_display.v(340) " "Verilog HDL assignment warning at Matrix_display.v(340): truncated value with size 32 to match size of target (26)" {  } { { "Matrix_display.v" "" { Text "U:/New folder/Matrix_display/Matrix_display.v" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572362211495 "|Matrix_display|clock_divider:frame_clock_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_rom display_rom:c0 " "Elaborating entity \"display_rom\" for hierarchy \"display_rom:c0\"" {  } { { "Matrix_display.v" "c0" { Text "U:/New folder/Matrix_display/Matrix_display.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572362211760 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_out Matrix_display.v(93) " "Verilog HDL Always Construct warning at Matrix_display.v(93): inferring latch(es) for variable \"data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Matrix_display.v" "" { Text "U:/New folder/Matrix_display/Matrix_display.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572362211776 "|Matrix_display|display_rom:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] Matrix_display.v(109) " "Inferred latch for \"data_out\[0\]\" at Matrix_display.v(109)" {  } { { "Matrix_display.v" "" { Text "U:/New folder/Matrix_display/Matrix_display.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572362211776 "|Matrix_display|display_rom:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] Matrix_display.v(109) " "Inferred latch for \"data_out\[1\]\" at Matrix_display.v(109)" {  } { { "Matrix_display.v" "" { Text "U:/New folder/Matrix_display/Matrix_display.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572362211776 "|Matrix_display|display_rom:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] Matrix_display.v(109) " "Inferred latch for \"data_out\[2\]\" at Matrix_display.v(109)" {  } { { "Matrix_display.v" "" { Text "U:/New folder/Matrix_display/Matrix_display.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572362211776 "|Matrix_display|display_rom:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] Matrix_display.v(109) " "Inferred latch for \"data_out\[3\]\" at Matrix_display.v(109)" {  } { { "Matrix_display.v" "" { Text "U:/New folder/Matrix_display/Matrix_display.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572362211776 "|Matrix_display|display_rom:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] Matrix_display.v(109) " "Inferred latch for \"data_out\[4\]\" at Matrix_display.v(109)" {  } { { "Matrix_display.v" "" { Text "U:/New folder/Matrix_display/Matrix_display.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572362211776 "|Matrix_display|display_rom:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] Matrix_display.v(109) " "Inferred latch for \"data_out\[5\]\" at Matrix_display.v(109)" {  } { { "Matrix_display.v" "" { Text "U:/New folder/Matrix_display/Matrix_display.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572362211776 "|Matrix_display|display_rom:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] Matrix_display.v(109) " "Inferred latch for \"data_out\[6\]\" at Matrix_display.v(109)" {  } { { "Matrix_display.v" "" { Text "U:/New folder/Matrix_display/Matrix_display.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572362211776 "|Matrix_display|display_rom:c0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] Matrix_display.v(109) " "Inferred latch for \"data_out\[7\]\" at Matrix_display.v(109)" {  } { { "Matrix_display.v" "" { Text "U:/New folder/Matrix_display/Matrix_display.v" 109 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572362211776 "|Matrix_display|display_rom:c0"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display_rom:c0\|data_out\[0\] " "LATCH primitive \"display_rom:c0\|data_out\[0\]\" is permanently enabled" {  } { { "Matrix_display.v" "" { Text "U:/New folder/Matrix_display/Matrix_display.v" 109 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572362213822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display_rom:c0\|data_out\[1\] " "LATCH primitive \"display_rom:c0\|data_out\[1\]\" is permanently enabled" {  } { { "Matrix_display.v" "" { Text "U:/New folder/Matrix_display/Matrix_display.v" 109 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572362213822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display_rom:c0\|data_out\[2\] " "LATCH primitive \"display_rom:c0\|data_out\[2\]\" is permanently enabled" {  } { { "Matrix_display.v" "" { Text "U:/New folder/Matrix_display/Matrix_display.v" 109 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572362213822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display_rom:c0\|data_out\[3\] " "LATCH primitive \"display_rom:c0\|data_out\[3\]\" is permanently enabled" {  } { { "Matrix_display.v" "" { Text "U:/New folder/Matrix_display/Matrix_display.v" 109 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572362213822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display_rom:c0\|data_out\[4\] " "LATCH primitive \"display_rom:c0\|data_out\[4\]\" is permanently enabled" {  } { { "Matrix_display.v" "" { Text "U:/New folder/Matrix_display/Matrix_display.v" 109 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572362213822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display_rom:c0\|data_out\[5\] " "LATCH primitive \"display_rom:c0\|data_out\[5\]\" is permanently enabled" {  } { { "Matrix_display.v" "" { Text "U:/New folder/Matrix_display/Matrix_display.v" 109 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572362213822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "display_rom:c0\|data_out\[6\] " "LATCH primitive \"display_rom:c0\|data_out\[6\]\" is permanently enabled" {  } { { "Matrix_display.v" "" { Text "U:/New folder/Matrix_display/Matrix_display.v" 109 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1572362213822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "display_rom:c0\|data_out\[7\] " "Latch display_rom:c0\|data_out\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA frame\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal frame\[3\]~reg0" {  } { { "Matrix_display.v" "" { Text "U:/New folder/Matrix_display/Matrix_display.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572362214525 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE frame\[1\]~reg0 " "Ports ENA and PRE on the latch are fed by the same signal frame\[1\]~reg0" {  } { { "Matrix_display.v" "" { Text "U:/New folder/Matrix_display/Matrix_display.v" 43 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1572362214525 ""}  } { { "Matrix_display.v" "" { Text "U:/New folder/Matrix_display/Matrix_display.v" 109 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1572362214525 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572362214822 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/New folder/Matrix_display/output_files/Matrix_display.map.smsg " "Generated suppressed messages file U:/New folder/Matrix_display/output_files/Matrix_display.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572362215713 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572362217915 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572362217915 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "186 " "Implemented 186 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572362219181 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572362219181 ""} { "Info" "ICUT_CUT_TM_LCELLS" "163 " "Implemented 163 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572362219181 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572362219181 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4892 " "Peak virtual memory: 4892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572362219540 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 29 09:16:59 2019 " "Processing ended: Tue Oct 29 09:16:59 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572362219540 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572362219540 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572362219540 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572362219540 ""}
