\BOOKMARK [1][-]{section.1}{Introduction}{}% 1
\BOOKMARK [2][-]{subsection.1.1}{Subsection Heading Here}{section.1}% 2
\BOOKMARK [3][-]{subsubsection.1.1.1}{Subsubsection Heading Here}{subsection.1.1}% 3
\BOOKMARK [1][-]{section.2}{Preliminary}{}% 4
\BOOKMARK [2][-]{subsection.2.1}{IMCL Mdodel}{section.2}% 5
\BOOKMARK [2][-]{subsection.2.2}{IMCL formal model}{section.2}% 6
\BOOKMARK [2][-]{subsection.2.3}{Group model generation}{section.2}% 7
\BOOKMARK [1][-]{section.3}{Approach}{}% 8
\BOOKMARK [2][-]{subsection.3.1}{Conversion of IMCL Model and Heterogeneous Platform}{section.3}% 9
\BOOKMARK [3][-]{subsubsection.3.1.1}{Conversion of FPGA and IMCL Model}{subsection.3.1}% 10
\BOOKMARK [3][-]{subsubsection.3.1.2}{Conversion of PLC and IMCL Model}{subsection.3.1}% 11
\BOOKMARK [3][-]{subsubsection.3.1.3}{Conversion of PC and IMCL Model}{subsection.3.1}% 12
\BOOKMARK [2][-]{subsection.3.2}{Code generation configuration}{section.3}% 13
\BOOKMARK [1][-]{section.4}{Rules}{}% 14
\BOOKMARK [1][-]{section.5}{Case Study}{}% 15
\BOOKMARK [1][-]{section.6}{Conclusion}{}% 16
\BOOKMARK [1][-]{section*.2}{References}{}% 17
