Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Feb 14 15:51:58 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                                              Path #1                                                              |                                                         WorstPath from Dst                                                        |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                     3.125 |                                                                                                                             3.125 |                                                                                                                             3.125 |
| Path Delay                |                     0.952 |                                                                                                                            10.122 |                                                                                                                             8.981 |
| Logic Delay               | 0.097(11%)                | 2.982(30%)                                                                                                                        | 2.854(32%)                                                                                                                        |
| Net Delay                 | 0.855(89%)                | 7.140(70%)                                                                                                                        | 6.127(68%)                                                                                                                        |
| Clock Skew                |                    -0.082 |                                                                                                                            -0.120 |                                                                                                                            -0.125 |
| Slack                     |                     2.082 |                                                                                                                            -7.125 |                                                                                                                            -5.990 |
| Timing Exception          |                           |                                                                                                                                   |                                                                                                                                   |
| Bounding Box Size         | 1% x 0%                   | 10% x 1%                                                                                                                          | 6% x 2%                                                                                                                           |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                            | (0, 0)                                                                                                                            |
| Cumulative Fanout         |                         3 |                                                                                                                               225 |                                                                                                                               228 |
| Fixed Loc                 |                         0 |                                                                                                                                 0 |                                                                                                                                 0 |
| Fixed Route               |                         0 |                                                                                                                                 0 |                                                                                                                                 0 |
| Hold Fix Detour           |                         0 |                                                                                                                                 0 |                                                                                                                                 0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                 0 |                                                                                                                                 0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                      | Safely Timed                                                                                                                      |
| Logic Levels              |                         0 |                                                                                                                                24 |                                                                                                                                24 |
| Routes                    |                         1 |                                                                                                                                24 |                                                                                                                                24 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 FDRE | FDRE LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT5 LUT5 LUT4 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                       | clk                                                                                                                               | clk                                                                                                                               |
| End Point Clock           | clk                       | clk                                                                                                                               | clk                                                                                                                               |
| DSP Block                 | None                      | None                                                                                                                              | None                                                                                                                              |
| BRAM                      | None                      | None                                                                                                                              | None                                                                                                                              |
| IO Crossings              |                         0 |                                                                                                                                 0 |                                                                                                                                 0 |
| SLR Crossings             |                         0 |                                                                                                                                 0 |                                                                                                                                 0 |
| PBlocks                   |                         0 |                                                                                                                                 0 |                                                                                                                                 0 |
| High Fanout               |                         3 |                                                                                                                                33 |                                                                                                                                52 |
| Dont Touch                |                         0 |                                                                                                                                 0 |                                                                                                                                 0 |
| Mark Debug                |                         0 |                                                                                                                                 0 |                                                                                                                                 0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                            | FDRE/C                                                                                                                            |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                            | FDRE/D                                                                                                                            |
| Start Point Pin           | sr_p.sr_3[196]/C          | muon_cand_12.pt_fast[0]/C                                                                                                         | sr_p.sr_1_15.pt_ret_3075/C                                                                                                        |
| End Point Pin             | muon_cand_12.pt_fast[0]/D | sr_p.sr_1_15.pt_ret_3075/D                                                                                                        | sr_p.sr_2_15.sector_ret_129/D                                                                                                     |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                                            Path #2                                                           |                                                           WorstPath from Dst                                                           |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                     3.125 |                                                                                                                        3.125 |                                                                                                                                  3.125 |
| Path Delay                |                     0.952 |                                                                                                                       10.158 |                                                                                                                                  9.192 |
| Logic Delay               | 0.097(11%)                | 2.740(27%)                                                                                                                   | 3.304(36%)                                                                                                                             |
| Net Delay                 | 0.855(89%)                | 7.418(73%)                                                                                                                   | 5.888(64%)                                                                                                                             |
| Clock Skew                |                    -0.082 |                                                                                                                       -0.083 |                                                                                                                                 -0.170 |
| Slack                     |                     2.082 |                                                                                                                       -7.124 |                                                                                                                                 -6.245 |
| Timing Exception          |                           |                                                                                                                              |                                                                                                                                        |
| Bounding Box Size         | 1% x 0%                   | 10% x 1%                                                                                                                     | 7% x 1%                                                                                                                                |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                       | (0, 0)                                                                                                                                 |
| Cumulative Fanout         |                         3 |                                                                                                                          225 |                                                                                                                                    221 |
| Fixed Loc                 |                         0 |                                                                                                                            0 |                                                                                                                                      0 |
| Fixed Route               |                         0 |                                                                                                                            0 |                                                                                                                                      0 |
| Hold Fix Detour           |                         0 |                                                                                                                            0 |                                                                                                                                      0 |
| Combined LUT Pairs        |                         0 |                                                                                                                            0 |                                                                                                                                      0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                 | Safely Timed                                                                                                                           |
| Logic Levels              |                         0 |                                                                                                                           23 |                                                                                                                                     25 |
| Routes                    |                         1 |                                                                                                                           23 |                                                                                                                                     25 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT4 FDRE | FDRE LUT6 LUT5 LUT6 LUT6 LUT4 LUT5 LUT4 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                       | clk                                                                                                                          | clk                                                                                                                                    |
| End Point Clock           | clk                       | clk                                                                                                                          | clk                                                                                                                                    |
| DSP Block                 | None                      | None                                                                                                                         | None                                                                                                                                   |
| BRAM                      | None                      | None                                                                                                                         | None                                                                                                                                   |
| IO Crossings              |                         0 |                                                                                                                            0 |                                                                                                                                      0 |
| SLR Crossings             |                         0 |                                                                                                                            0 |                                                                                                                                      0 |
| PBlocks                   |                         0 |                                                                                                                            0 |                                                                                                                                      0 |
| High Fanout               |                         3 |                                                                                                                           33 |                                                                                                                                     35 |
| Dont Touch                |                         0 |                                                                                                                            0 |                                                                                                                                      0 |
| Mark Debug                |                         0 |                                                                                                                            0 |                                                                                                                                      0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                       | FDRE/C                                                                                                                                 |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                       | FDRE/D                                                                                                                                 |
| Start Point Pin           | sr_p.sr_3[196]/C          | muon_cand_12.pt_fast[0]/C                                                                                                    | sr_p.sr_1_15.pt_ret_2320/C                                                                                                             |
| End Point Pin             | muon_cand_12.pt_fast[0]/D | sr_p.sr_1_15.pt_ret_2320/D                                                                                                   | sr_p.sr_2_15.sector_ret_129/D                                                                                                          |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                                              Path #3                                                              |                                                         WorstPath from Dst                                                        |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                     3.125 |                                                                                                                             3.125 |                                                                                                                             3.125 |
| Path Delay                |                     0.952 |                                                                                                                            10.123 |                                                                                                                             8.848 |
| Logic Delay               | 0.097(11%)                | 2.961(30%)                                                                                                                        | 2.932(34%)                                                                                                                        |
| Net Delay                 | 0.855(89%)                | 7.162(70%)                                                                                                                        | 5.916(66%)                                                                                                                        |
| Clock Skew                |                    -0.082 |                                                                                                                            -0.116 |                                                                                                                            -0.130 |
| Slack                     |                     2.082 |                                                                                                                            -7.122 |                                                                                                                            -5.862 |
| Timing Exception          |                           |                                                                                                                                   |                                                                                                                                   |
| Bounding Box Size         | 1% x 0%                   | 10% x 1%                                                                                                                          | 6% x 2%                                                                                                                           |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                            | (0, 0)                                                                                                                            |
| Cumulative Fanout         |                         3 |                                                                                                                               226 |                                                                                                                               224 |
| Fixed Loc                 |                         0 |                                                                                                                                 0 |                                                                                                                                 0 |
| Fixed Route               |                         0 |                                                                                                                                 0 |                                                                                                                                 0 |
| Hold Fix Detour           |                         0 |                                                                                                                                 0 |                                                                                                                                 0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                 0 |                                                                                                                                 0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                      | Safely Timed                                                                                                                      |
| Logic Levels              |                         0 |                                                                                                                                24 |                                                                                                                                24 |
| Routes                    |                         1 |                                                                                                                                24 |                                                                                                                                24 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 FDRE | FDRE LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT5 LUT5 LUT4 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                       | clk                                                                                                                               | clk                                                                                                                               |
| End Point Clock           | clk                       | clk                                                                                                                               | clk                                                                                                                               |
| DSP Block                 | None                      | None                                                                                                                              | None                                                                                                                              |
| BRAM                      | None                      | None                                                                                                                              | None                                                                                                                              |
| IO Crossings              |                         0 |                                                                                                                                 0 |                                                                                                                                 0 |
| SLR Crossings             |                         0 |                                                                                                                                 0 |                                                                                                                                 0 |
| PBlocks                   |                         0 |                                                                                                                                 0 |                                                                                                                                 0 |
| High Fanout               |                         3 |                                                                                                                                33 |                                                                                                                                52 |
| Dont Touch                |                         0 |                                                                                                                                 0 |                                                                                                                                 0 |
| Mark Debug                |                         0 |                                                                                                                                 0 |                                                                                                                                 0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                            | FDRE/C                                                                                                                            |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                            | FDRE/D                                                                                                                            |
| Start Point Pin           | sr_p.sr_3[196]/C          | muon_cand_12.pt_fast[0]/C                                                                                                         | sr_p.sr_1_8.sector_ret_25/C                                                                                                       |
| End Point Pin             | muon_cand_12.pt_fast[0]/D | sr_p.sr_1_8.sector_ret_25/D                                                                                                       | sr_p.sr_2_15.sector_ret_129/D                                                                                                     |
+---------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                                            Path #4                                                           |                                                           WorstPath from Dst                                                           |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                     3.125 |                                                                                                                        3.125 |                                                                                                                                  3.125 |
| Path Delay                |                     0.952 |                                                                                                                       10.107 |                                                                                                                                  8.928 |
| Logic Delay               | 0.097(11%)                | 2.740(28%)                                                                                                                   | 2.921(33%)                                                                                                                             |
| Net Delay                 | 0.855(89%)                | 7.367(72%)                                                                                                                   | 6.007(67%)                                                                                                                             |
| Clock Skew                |                    -0.082 |                                                                                                                       -0.124 |                                                                                                                                 -0.121 |
| Slack                     |                     2.082 |                                                                                                                       -7.115 |                                                                                                                                 -5.933 |
| Timing Exception          |                           |                                                                                                                              |                                                                                                                                        |
| Bounding Box Size         | 1% x 0%                   | 10% x 1%                                                                                                                     | 7% x 2%                                                                                                                                |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                       | (0, 0)                                                                                                                                 |
| Cumulative Fanout         |                         3 |                                                                                                                          225 |                                                                                                                                    222 |
| Fixed Loc                 |                         0 |                                                                                                                            0 |                                                                                                                                      0 |
| Fixed Route               |                         0 |                                                                                                                            0 |                                                                                                                                      0 |
| Hold Fix Detour           |                         0 |                                                                                                                            0 |                                                                                                                                      0 |
| Combined LUT Pairs        |                         0 |                                                                                                                            0 |                                                                                                                                      0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                 | Safely Timed                                                                                                                           |
| Logic Levels              |                         0 |                                                                                                                           23 |                                                                                                                                     25 |
| Routes                    |                         1 |                                                                                                                           23 |                                                                                                                                     25 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT5 FDRE | FDRE LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT5 LUT5 LUT4 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                       | clk                                                                                                                          | clk                                                                                                                                    |
| End Point Clock           | clk                       | clk                                                                                                                          | clk                                                                                                                                    |
| DSP Block                 | None                      | None                                                                                                                         | None                                                                                                                                   |
| BRAM                      | None                      | None                                                                                                                         | None                                                                                                                                   |
| IO Crossings              |                         0 |                                                                                                                            0 |                                                                                                                                      0 |
| SLR Crossings             |                         0 |                                                                                                                            0 |                                                                                                                                      0 |
| PBlocks                   |                         0 |                                                                                                                            0 |                                                                                                                                      0 |
| High Fanout               |                         3 |                                                                                                                           33 |                                                                                                                                     52 |
| Dont Touch                |                         0 |                                                                                                                            0 |                                                                                                                                      0 |
| Mark Debug                |                         0 |                                                                                                                            0 |                                                                                                                                      0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                       | FDRE/C                                                                                                                                 |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                       | FDRE/D                                                                                                                                 |
| Start Point Pin           | sr_p.sr_3[196]/C          | muon_cand_12.pt_fast[0]/C                                                                                                    | sr_p.sr_1_13.roi_ret_35/C                                                                                                              |
| End Point Pin             | muon_cand_12.pt_fast[0]/D | sr_p.sr_1_13.roi_ret_35/D                                                                                                    | sr_p.sr_2_15.sector_ret_129/D                                                                                                          |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                                         Path #5                                                         |                                                           WorstPath from Dst                                                           |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                     3.125 |                                                                                                                   3.125 |                                                                                                                                  3.125 |
| Path Delay                |                     0.952 |                                                                                                                  10.102 |                                                                                                                                  9.117 |
| Logic Delay               | 0.097(11%)                | 2.609(26%)                                                                                                              | 3.019(34%)                                                                                                                             |
| Net Delay                 | 0.855(89%)                | 7.493(74%)                                                                                                              | 6.098(66%)                                                                                                                             |
| Clock Skew                |                    -0.082 |                                                                                                                  -0.128 |                                                                                                                                 -0.116 |
| Slack                     |                     2.082 |                                                                                                                  -7.114 |                                                                                                                                 -6.117 |
| Timing Exception          |                           |                                                                                                                         |                                                                                                                                        |
| Bounding Box Size         | 1% x 0%                   | 9% x 1%                                                                                                                 | 6% x 2%                                                                                                                                |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                  | (0, 0)                                                                                                                                 |
| Cumulative Fanout         |                         3 |                                                                                                                     251 |                                                                                                                                    236 |
| Fixed Loc                 |                         0 |                                                                                                                       0 |                                                                                                                                      0 |
| Fixed Route               |                         0 |                                                                                                                       0 |                                                                                                                                      0 |
| Hold Fix Detour           |                         0 |                                                                                                                       0 |                                                                                                                                      0 |
| Combined LUT Pairs        |                         0 |                                                                                                                       0 |                                                                                                                                      0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                            | Safely Timed                                                                                                                           |
| Logic Levels              |                         0 |                                                                                                                      22 |                                                                                                                                     25 |
| Routes                    |                         1 |                                                                                                                      22 |                                                                                                                                     25 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 FDRE | FDRE LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT5 LUT5 LUT4 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                       | clk                                                                                                                     | clk                                                                                                                                    |
| End Point Clock           | clk                       | clk                                                                                                                     | clk                                                                                                                                    |
| DSP Block                 | None                      | None                                                                                                                    | None                                                                                                                                   |
| BRAM                      | None                      | None                                                                                                                    | None                                                                                                                                   |
| IO Crossings              |                         0 |                                                                                                                       0 |                                                                                                                                      0 |
| SLR Crossings             |                         0 |                                                                                                                       0 |                                                                                                                                      0 |
| PBlocks                   |                         0 |                                                                                                                       0 |                                                                                                                                      0 |
| High Fanout               |                         3 |                                                                                                                      33 |                                                                                                                                     52 |
| Dont Touch                |                         0 |                                                                                                                       0 |                                                                                                                                      0 |
| Mark Debug                |                         0 |                                                                                                                       0 |                                                                                                                                      0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                  | FDRE/C                                                                                                                                 |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                  | FDRE/D                                                                                                                                 |
| Start Point Pin           | sr_p.sr_3[196]/C          | muon_cand_12.pt_fast[0]/C                                                                                               | sr_p.sr_1_15.pt_ret_2323/C                                                                                                             |
| End Point Pin             | muon_cand_12.pt_fast[0]/D | sr_p.sr_1_15.pt_ret_2323/D                                                                                              | sr_p.sr_2_15.sector_ret_129/D                                                                                                          |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                                            Path #6                                                           |                                                           WorstPath from Dst                                                           |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                     3.125 |                                                                                                                        3.125 |                                                                                                                                  3.125 |
| Path Delay                |                     0.952 |                                                                                                                       10.219 |                                                                                                                                  8.959 |
| Logic Delay               | 0.097(11%)                | 2.739(27%)                                                                                                                   | 2.959(34%)                                                                                                                             |
| Net Delay                 | 0.855(89%)                | 7.480(73%)                                                                                                                   | 6.000(66%)                                                                                                                             |
| Clock Skew                |                    -0.082 |                                                                                                                       -0.011 |                                                                                                                                 -0.259 |
| Slack                     |                     2.082 |                                                                                                                       -7.113 |                                                                                                                                 -6.101 |
| Timing Exception          |                           |                                                                                                                              |                                                                                                                                        |
| Bounding Box Size         | 1% x 0%                   | 10% x 1%                                                                                                                     | 7% x 1%                                                                                                                                |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                       | (0, 0)                                                                                                                                 |
| Cumulative Fanout         |                         3 |                                                                                                                          225 |                                                                                                                                    234 |
| Fixed Loc                 |                         0 |                                                                                                                            0 |                                                                                                                                      0 |
| Fixed Route               |                         0 |                                                                                                                            0 |                                                                                                                                      0 |
| Hold Fix Detour           |                         0 |                                                                                                                            0 |                                                                                                                                      0 |
| Combined LUT Pairs        |                         0 |                                                                                                                            0 |                                                                                                                                      0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                 | Safely Timed                                                                                                                           |
| Logic Levels              |                         0 |                                                                                                                           23 |                                                                                                                                     25 |
| Routes                    |                         1 |                                                                                                                           23 |                                                                                                                                     25 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT5 FDRE | FDRE LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT5 LUT5 LUT4 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                       | clk                                                                                                                          | clk                                                                                                                                    |
| End Point Clock           | clk                       | clk                                                                                                                          | clk                                                                                                                                    |
| DSP Block                 | None                      | None                                                                                                                         | None                                                                                                                                   |
| BRAM                      | None                      | None                                                                                                                         | None                                                                                                                                   |
| IO Crossings              |                         0 |                                                                                                                            0 |                                                                                                                                      0 |
| SLR Crossings             |                         0 |                                                                                                                            0 |                                                                                                                                      0 |
| PBlocks                   |                         0 |                                                                                                                            0 |                                                                                                                                      0 |
| High Fanout               |                         3 |                                                                                                                           33 |                                                                                                                                     52 |
| Dont Touch                |                         0 |                                                                                                                            0 |                                                                                                                                      0 |
| Mark Debug                |                         0 |                                                                                                                            0 |                                                                                                                                      0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                       | FDRE/C                                                                                                                                 |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                       | FDRE/D                                                                                                                                 |
| Start Point Pin           | sr_p.sr_3[196]/C          | muon_cand_12.pt_fast[0]/C                                                                                                    | sr_p.sr_1_15.pt_ret_2326/C                                                                                                             |
| End Point Pin             | muon_cand_12.pt_fast[0]/D | sr_p.sr_1_15.pt_ret_2326/D                                                                                                   | sr_p.sr_2_15.sector_ret_129/D                                                                                                          |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                                            Path #7                                                           |                                                           WorstPath from Dst                                                           |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                     3.125 |                                                                                                                        3.125 |                                                                                                                                  3.125 |
| Path Delay                |                     0.952 |                                                                                                                       10.108 |                                                                                                                                  8.922 |
| Logic Delay               | 0.097(11%)                | 2.789(28%)                                                                                                                   | 2.821(32%)                                                                                                                             |
| Net Delay                 | 0.855(89%)                | 7.319(72%)                                                                                                                   | 6.101(68%)                                                                                                                             |
| Clock Skew                |                    -0.082 |                                                                                                                       -0.120 |                                                                                                                                 -0.136 |
| Slack                     |                     2.082 |                                                                                                                       -7.111 |                                                                                                                                 -5.942 |
| Timing Exception          |                           |                                                                                                                              |                                                                                                                                        |
| Bounding Box Size         | 1% x 0%                   | 10% x 1%                                                                                                                     | 7% x 2%                                                                                                                                |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                       | (0, 0)                                                                                                                                 |
| Cumulative Fanout         |                         3 |                                                                                                                          225 |                                                                                                                                    234 |
| Fixed Loc                 |                         0 |                                                                                                                            0 |                                                                                                                                      0 |
| Fixed Route               |                         0 |                                                                                                                            0 |                                                                                                                                      0 |
| Hold Fix Detour           |                         0 |                                                                                                                            0 |                                                                                                                                      0 |
| Combined LUT Pairs        |                         0 |                                                                                                                            0 |                                                                                                                                      0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                 | Safely Timed                                                                                                                           |
| Logic Levels              |                         0 |                                                                                                                           23 |                                                                                                                                     25 |
| Routes                    |                         1 |                                                                                                                           23 |                                                                                                                                     25 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT3 LUT6 LUT5 LUT6 LUT4 LUT5 LUT6 LUT4 LUT6 LUT5 FDRE | FDRE LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT5 LUT5 LUT4 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                       | clk                                                                                                                          | clk                                                                                                                                    |
| End Point Clock           | clk                       | clk                                                                                                                          | clk                                                                                                                                    |
| DSP Block                 | None                      | None                                                                                                                         | None                                                                                                                                   |
| BRAM                      | None                      | None                                                                                                                         | None                                                                                                                                   |
| IO Crossings              |                         0 |                                                                                                                            0 |                                                                                                                                      0 |
| SLR Crossings             |                         0 |                                                                                                                            0 |                                                                                                                                      0 |
| PBlocks                   |                         0 |                                                                                                                            0 |                                                                                                                                      0 |
| High Fanout               |                         3 |                                                                                                                           33 |                                                                                                                                     52 |
| Dont Touch                |                         0 |                                                                                                                            0 |                                                                                                                                      0 |
| Mark Debug                |                         0 |                                                                                                                            0 |                                                                                                                                      0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                       | FDRE/C                                                                                                                                 |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                       | FDRE/D                                                                                                                                 |
| Start Point Pin           | sr_p.sr_3[196]/C          | muon_cand_12.pt_fast[0]/C                                                                                                    | sr_p.sr_1_9.pt_ret_18/C                                                                                                                |
| End Point Pin             | muon_cand_12.pt_fast[0]/D | sr_p.sr_1_9.pt_ret_18/D                                                                                                      | sr_p.sr_2_15.sector_ret_129/D                                                                                                          |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                                                 Path #8                                                                |                                                 WorstPath from Dst                                                 |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Requirement               |                     3.125 |                                                                                                                                  3.125 |                                                                                                              3.125 |
| Path Delay                |                     0.952 |                                                                                                                                 10.158 |                                                                                                              8.583 |
| Logic Delay               | 0.097(11%)                | 2.972(30%)                                                                                                                             | 2.664(32%)                                                                                                         |
| Net Delay                 | 0.855(89%)                | 7.186(70%)                                                                                                                             | 5.919(68%)                                                                                                         |
| Clock Skew                |                    -0.082 |                                                                                                                                 -0.069 |                                                                                                             -0.175 |
| Slack                     |                     2.082 |                                                                                                                                 -7.110 |                                                                                                             -5.641 |
| Timing Exception          |                           |                                                                                                                                        |                                                                                                                    |
| Bounding Box Size         | 1% x 0%                   | 10% x 1%                                                                                                                               | 7% x 2%                                                                                                            |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                                 | (0, 0)                                                                                                             |
| Cumulative Fanout         |                         3 |                                                                                                                                    231 |                                                                                                                235 |
| Fixed Loc                 |                         0 |                                                                                                                                      0 |                                                                                                                  0 |
| Fixed Route               |                         0 |                                                                                                                                      0 |                                                                                                                  0 |
| Hold Fix Detour           |                         0 |                                                                                                                                      0 |                                                                                                                  0 |
| Combined LUT Pairs        |                         0 |                                                                                                                                      0 |                                                                                                                  0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                           | Safely Timed                                                                                                       |
| Logic Levels              |                         0 |                                                                                                                                     25 |                                                                                                                 21 |
| Routes                    |                         1 |                                                                                                                                     25 |                                                                                                                 21 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 FDRE | FDRE LUT5 LUT6 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT5 LUT6 LUT3 LUT5 LUT3 LUT6 LUT6 LUT5 LUT6 FDRE |
| Start Point Clock         | clk                       | clk                                                                                                                                    | clk                                                                                                                |
| End Point Clock           | clk                       | clk                                                                                                                                    | clk                                                                                                                |
| DSP Block                 | None                      | None                                                                                                                                   | None                                                                                                               |
| BRAM                      | None                      | None                                                                                                                                   | None                                                                                                               |
| IO Crossings              |                         0 |                                                                                                                                      0 |                                                                                                                  0 |
| SLR Crossings             |                         0 |                                                                                                                                      0 |                                                                                                                  0 |
| PBlocks                   |                         0 |                                                                                                                                      0 |                                                                                                                  0 |
| High Fanout               |                         3 |                                                                                                                                     33 |                                                                                                                 39 |
| Dont Touch                |                         0 |                                                                                                                                      0 |                                                                                                                  0 |
| Mark Debug                |                         0 |                                                                                                                                      0 |                                                                                                                  0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                                 | FDRE/C                                                                                                             |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                                 | FDRE/D                                                                                                             |
| Start Point Pin           | sr_p.sr_3[196]/C          | muon_cand_12.pt_fast[0]/C                                                                                                              | sr_p.sr_1_8.sector_ret_24/C                                                                                        |
| End Point Pin             | muon_cand_12.pt_fast[0]/D | sr_p.sr_1_8.sector_ret_24/D                                                                                                            | sr_p.sr_2_15.pt_ret_196/D                                                                                          |
+---------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                                         Path #9                                                         |                                                           WorstPath from Dst                                                           |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                     3.125 |                                                                                                                   3.125 |                                                                                                                                  3.125 |
| Path Delay                |                     0.952 |                                                                                                                  10.158 |                                                                                                                                  9.016 |
| Logic Delay               | 0.097(11%)                | 2.700(27%)                                                                                                              | 2.989(34%)                                                                                                                             |
| Net Delay                 | 0.855(89%)                | 7.458(73%)                                                                                                              | 6.027(66%)                                                                                                                             |
| Clock Skew                |                    -0.082 |                                                                                                                  -0.065 |                                                                                                                                 -0.195 |
| Slack                     |                     2.082 |                                                                                                                  -7.106 |                                                                                                                                 -6.094 |
| Timing Exception          |                           |                                                                                                                         |                                                                                                                                        |
| Bounding Box Size         | 1% x 0%                   | 10% x 1%                                                                                                                | 7% x 2%                                                                                                                                |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                  | (0, 0)                                                                                                                                 |
| Cumulative Fanout         |                         3 |                                                                                                                     232 |                                                                                                                                    232 |
| Fixed Loc                 |                         0 |                                                                                                                       0 |                                                                                                                                      0 |
| Fixed Route               |                         0 |                                                                                                                       0 |                                                                                                                                      0 |
| Hold Fix Detour           |                         0 |                                                                                                                       0 |                                                                                                                                      0 |
| Combined LUT Pairs        |                         0 |                                                                                                                       0 |                                                                                                                                      0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                            | Safely Timed                                                                                                                           |
| Logic Levels              |                         0 |                                                                                                                      22 |                                                                                                                                     25 |
| Routes                    |                         1 |                                                                                                                      22 |                                                                                                                                     25 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT3 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT5 FDRE | FDRE LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT4 LUT6 LUT5 LUT5 LUT5 LUT4 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                       | clk                                                                                                                     | clk                                                                                                                                    |
| End Point Clock           | clk                       | clk                                                                                                                     | clk                                                                                                                                    |
| DSP Block                 | None                      | None                                                                                                                    | None                                                                                                                                   |
| BRAM                      | None                      | None                                                                                                                    | None                                                                                                                                   |
| IO Crossings              |                         0 |                                                                                                                       0 |                                                                                                                                      0 |
| SLR Crossings             |                         0 |                                                                                                                       0 |                                                                                                                                      0 |
| PBlocks                   |                         0 |                                                                                                                       0 |                                                                                                                                      0 |
| High Fanout               |                         3 |                                                                                                                      33 |                                                                                                                                     52 |
| Dont Touch                |                         0 |                                                                                                                       0 |                                                                                                                                      0 |
| Mark Debug                |                         0 |                                                                                                                       0 |                                                                                                                                      0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                  | FDRE/C                                                                                                                                 |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                  | FDRE/D                                                                                                                                 |
| Start Point Pin           | sr_p.sr_3[196]/C          | muon_cand_12.pt_fast[0]/C                                                                                               | sr_p.sr_1_9.pt_ret_12/C                                                                                                                |
| End Point Pin             | muon_cand_12.pt_fast[0]/D | sr_p.sr_1_9.pt_ret_12/D                                                                                                 | sr_p.sr_2_15.sector_ret_129/D                                                                                                          |
+---------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |      WorstPath to Src     |                                                           Path #10                                                           |                                                              WorstPath from Dst                                                             |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                     3.125 |                                                                                                                        3.125 |                                                                                                                                       3.125 |
| Path Delay                |                     0.952 |                                                                                                                       10.144 |                                                                                                                                       8.997 |
| Logic Delay               | 0.097(11%)                | 2.696(27%)                                                                                                                   | 3.163(36%)                                                                                                                                  |
| Net Delay                 | 0.855(89%)                | 7.448(73%)                                                                                                                   | 5.834(64%)                                                                                                                                  |
| Clock Skew                |                    -0.082 |                                                                                                                       -0.078 |                                                                                                                                      -0.176 |
| Slack                     |                     2.082 |                                                                                                                       -7.105 |                                                                                                                                      -6.056 |
| Timing Exception          |                           |                                                                                                                              |                                                                                                                                             |
| Bounding Box Size         | 1% x 0%                   | 9% x 1%                                                                                                                      | 7% x 1%                                                                                                                                     |
| Clock Region Distance     | (0, 0)                    | (0, 0)                                                                                                                       | (0, 0)                                                                                                                                      |
| Cumulative Fanout         |                         3 |                                                                                                                          199 |                                                                                                                                         214 |
| Fixed Loc                 |                         0 |                                                                                                                            0 |                                                                                                                                           0 |
| Fixed Route               |                         0 |                                                                                                                            0 |                                                                                                                                           0 |
| Hold Fix Detour           |                         0 |                                                                                                                            0 |                                                                                                                                           0 |
| Combined LUT Pairs        |                         0 |                                                                                                                            0 |                                                                                                                                           0 |
| Clock Relationship        | Safely Timed              | Safely Timed                                                                                                                 | Safely Timed                                                                                                                                |
| Logic Levels              |                         0 |                                                                                                                           23 |                                                                                                                                          26 |
| Routes                    |                         1 |                                                                                                                           23 |                                                                                                                                          26 |
| Logical Path              | FDRE FDRE                 | FDRE LUT4 LUT5 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT4 LUT4 LUT6 LUT6 LUT5 LUT5 LUT5 LUT4 LUT6 LUT5 LUT5 LUT5 LUT4 LUT4 LUT6 LUT4 LUT6 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                       | clk                                                                                                                          | clk                                                                                                                                         |
| End Point Clock           | clk                       | clk                                                                                                                          | clk                                                                                                                                         |
| DSP Block                 | None                      | None                                                                                                                         | None                                                                                                                                        |
| BRAM                      | None                      | None                                                                                                                         | None                                                                                                                                        |
| IO Crossings              |                         0 |                                                                                                                            0 |                                                                                                                                           0 |
| SLR Crossings             |                         0 |                                                                                                                            0 |                                                                                                                                           0 |
| PBlocks                   |                         0 |                                                                                                                            0 |                                                                                                                                           0 |
| High Fanout               |                         3 |                                                                                                                           33 |                                                                                                                                          52 |
| Dont Touch                |                         0 |                                                                                                                            0 |                                                                                                                                           0 |
| Mark Debug                |                         0 |                                                                                                                            0 |                                                                                                                                           0 |
| Start Point Pin Primitive | FDRE/C                    | FDRE/C                                                                                                                       | FDRE/C                                                                                                                                      |
| End Point Pin Primitive   | FDRE/D                    | FDRE/D                                                                                                                       | FDRE/D                                                                                                                                      |
| Start Point Pin           | sr_p.sr_3[196]/C          | muon_cand_12.pt_fast[0]/C                                                                                                    | sr_p.sr_1_15.pt_ret_2321/C                                                                                                                  |
| End Point Pin             | muon_cand_12.pt_fast[0]/D | sr_p.sr_1_15.pt_ret_2321/D                                                                                                   | sr_p.sr_2_15.sector_ret_129/D                                                                                                               |
+---------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+----+----+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+----+----+----+
| End Point Clock | Requirement |  0  | 2 |  3 |  4 |  5 |  6 | 7 |  8 |  9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 |  21 | 22 | 23 | 24 | 25 | 26 |
+-----------------+-------------+-----+---+----+----+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+----+----+----+
| clk             | 3.125ns     | 280 | 3 | 29 | 12 | 12 | 11 | 7 | 22 | 10 |  8 |  9 | 20 |  2 | 17 | 30 | 30 | 25 | 18 | 25 | 64 | 105 | 84 | 71 | 89 | 14 |  3 |
+-----------------+-------------+-----+---+----+----+----+----+---+----+----+----+----+----+----+----+----+----+----+----+----+----+-----+----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+----------------+-------------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|    Instance    |                            Module                           | Rent | Average Fanout | Total Instances |   LUT1  |   LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+----------------+-------------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)          |                                                     wrapper | 0.82 |           3.65 |            9642 | 0(0.0%) | 99(1.7%) | 166(2.9%) | 631(10.8%) | 1428(24.5%) | 3498(60.1%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1 | muon_sorter_I016_O016_D002_SHORTSR-freq320retfan10000_rev_1 | 0.76 |           4.16 |            7036 | 0(0.0%) | 98(1.7%) | 166(2.9%) |  546(9.5%) | 1428(24.9%) | 3498(61.0%) |          0 |   0 |    0 |    0 |    0 |
+----------------+-------------------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                3 |       105% | (CLEM_X46Y585,CLEL_R_X49Y592) | wrapper(100%) |            0% |       5.35938 | 100%         | 0%         |   3% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                3 |       109% | (CLEL_R_X44Y581,CLEM_X48Y588) | wrapper(100%) |            0% |       5.33203 | 99%          | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                3 |       113% | (CLEL_R_X43Y582,CLEM_X47Y589) | wrapper(100%) |            0% |       5.29297 | 99%          | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                3 |       108% | (CLEL_R_X45Y563,CLEM_X49Y570) | wrapper(100%) |            0% |       5.17969 | 96%          | 0%         |  12% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |        Congestion Window        |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                3 |           0.118% | (CLEM_X44Y578,CLEL_R_X53Y593)   | wrapper(100%) |            0% |       5.21278 | 97%          | 0%         |  12% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     | Global |                3 |           0.035% | (CLEM_X46Y580,CLEM_X49Y591)     | wrapper(100%) |            0% |       5.33631 | 100%         | 0%         |   3% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Global |                3 |           0.106% | (CLEM_X44Y580,CLEM_X51Y595)     | wrapper(100%) |            0% |       4.95759 | 93%          | 0%         |   9% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Global |                4 |           0.134% | (CLEM_X45Y564,CLEM_X52Y587)     | wrapper(100%) |            0% |       5.16066 | 95%          | 0%         |  15% |   0% | NA   | NA   | 0%  |    0% |  0% |
| North     | Long   |                1 |           0.003% | (CLEM_X46Y589,CLEM_X47Y590)     | wrapper(100%) |            0% |       5.16667 | 100%         | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Long   |                1 |           0.001% | (CLEM_X47Y581,CLEM_X48Y581)     | wrapper(100%) |            0% |       5.29167 | 100%         | 0%         |   8% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Long   |                1 |           0.003% | (NULL_X319Y583,CLEM_X51Y563)    | wrapper(100%) |            0% |          4.75 | 81%          | 0%         |  21% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                5 |           0.282% | (CLEM_X39Y567,CLEM_X54Y598)     | wrapper(100%) |            0% |       3.80745 | 70%          | 0%         |  13% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                3 |           0.106% | (CLEM_X44Y576,CLEM_X49Y593)     | wrapper(100%) |            0% |       5.06124 | 94%          | 0%         |  13% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Short  |                5 |           0.260% | (CLEL_R_X38Y569,CLEL_R_X53Y600) | wrapper(100%) |            0% |       3.38411 | 62%          | 0%         |  12% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                5 |           0.305% | (CLEM_X42Y557,CLEM_X57Y596)     | wrapper(100%) |            0% |       3.81497 | 70%          | 0%         |  18% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |      Congestion Window      |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| West      |                0 |        93% | (CLEM_X48Y564,CLEM_X48Y564) | wrapper(100%) |            0% |         5.125 | 87%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        86% | (CLEM_X49Y562,CLEM_X49Y562) | wrapper(100%) |            0% |          3.75 | 62%          | 0%         |  68% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                0 |        90% | (CLEM_X49Y561,CLEM_X49Y561) | wrapper(100%) |            0% |           4.5 | 75%          | 0%         |  31% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X45Y568   | 299             | 344          | 50%                  | wrapper(100%) | Y                   |
| CLEM_X45Y569   | 299             | 343          | 49%                  | wrapper(100%) | Y                   |
| CLEL_R_X44Y568 | 298             | 344          | 47%                  | wrapper(100%) | Y                   |
| CLEM_X45Y570   | 299             | 341          | 47%                  | wrapper(100%) | Y                   |
| CLEM_X45Y567   | 299             | 345          | 47%                  | wrapper(100%) | Y                   |
| CLEM_X44Y568   | 296             | 344          | 47%                  | wrapper(100%) | Y                   |
| CLEL_R_X44Y569 | 298             | 343          | 46%                  | wrapper(100%) | Y                   |
| CLEL_R_X44Y567 | 298             | 345          | 46%                  | wrapper(100%) | Y                   |
| CLEL_R_X45Y569 | 301             | 343          | 45%                  | wrapper(100%) | Y                   |
| CLEM_X45Y571   | 299             | 340          | 45%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEM_X48Y565   | 310             | 347          | 43%                  | wrapper(100%) | Y                   |
| CLEL_R_X45Y563 | 301             | 349          | 42%                  | wrapper(100%) | Y                   |
| CLEM_X45Y564   | 299             | 348          | 42%                  | wrapper(100%) | Y                   |
| CLEM_X48Y567   | 310             | 345          | 41%                  | wrapper(100%) | Y                   |
| CLEM_X45Y563   | 299             | 349          | 41%                  | wrapper(100%) | Y                   |
| CLEM_X48Y566   | 310             | 346          | 41%                  | wrapper(100%) | Y                   |
| CLEL_R_X48Y565 | 312             | 347          | 41%                  | wrapper(100%) | Y                   |
| CLEM_X47Y563   | 307             | 349          | 41%                  | wrapper(100%) | Y                   |
| CLEL_R_X46Y565 | 304             | 347          | 41%                  | wrapper(100%) | Y                   |
| CLEM_X46Y565   | 302             | 347          | 40%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


