# Week-1_RISC-V_SoC_TapeOut
RTL Design Logic and Sysnthesis Using Sky130 PDK's
