strict digraph "" {
	node [label="\N"];
	"650:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbd1c2d23d0>",
		clk_sens=False,
		fillcolor=gold,
		label="650:AL",
		sens="['Clk_SYS', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'Add_wr_gray_dl1', 'Add_wr_jump_rd_pl1']"];
	"651:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbd1c2d2550>",
		fillcolor=springgreen,
		label="651:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"650:AL" -> "651:IF"	 [cond="[]",
		lineno=None];
	"654:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbd1c2d25d0>",
		fillcolor=turquoise,
		label="654:BL
Add_wr_ungray[9 - 1] = Add_wr_gray_dl1[9 - 1];",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbd1c2d2610>]",
		style=filled,
		typ=Block];
	"Leaf_650:AL"	 [def_var="['Add_wr_ungray']",
		label="Leaf_650:AL"];
	"654:BL" -> "Leaf_650:AL"	 [cond="[]",
		lineno=None];
	"653:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbd1c2d2590>",
		fillcolor=springgreen,
		label="653:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"653:IF" -> "654:BL"	 [cond="['Add_wr_jump_rd_pl1']",
		label="(!Add_wr_jump_rd_pl1)",
		lineno=653];
	"652:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbd1c2cf350>",
		fillcolor=cadetblue,
		label="652:BS
Add_wr_ungray = 0;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7fbd1c2cf350>]",
		style=filled,
		typ=BlockingSubstitution];
	"652:BS" -> "Leaf_650:AL"	 [cond="[]",
		lineno=None];
	"651:IF" -> "653:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=651];
	"651:IF" -> "652:BS"	 [cond="['Reset']",
		label=Reset,
		lineno=651];
}
