tst r0, #11 
mvnne r0, r1 
mov r2, r0, lsl #13 
mvn r3, r2 
orr r2, r0, r3, ror #10 
