#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x633d054aeb90 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -12;
v0x633d054de4c0_0 .var "clk", 0 0;
v0x633d054de560_0 .var/i "i", 31 0;
v0x633d054de640_0 .var "reset", 0 0;
S_0x633d0549fe30 .scope module, "UUT" "cpu_top" 2 8, 3 2 0, S_0x633d054aeb90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0x633d05488bd0 .functor BUFZ 1, v0x633d054d9060_0, C4<0>, C4<0>, C4<0>;
L_0x633d054f0240 .functor BUFZ 5, v0x633d054d9510_0, C4<00000>, C4<00000>, C4<00000>;
v0x633d054db240_0 .net "ALUOp", 1 0, v0x633d054d30c0_0;  1 drivers
v0x633d054db320_0 .net "ALUSrc", 0 0, v0x633d054d31d0_0;  1 drivers
v0x633d054db430_0 .net "ALUSrc_indec", 0 0, v0x633d054d5d10_0;  1 drivers
v0x633d054db4d0_0 .net "MemRead", 0 0, v0x633d054d3270_0;  1 drivers
v0x633d054db5c0_0 .net "MemRead_exmem", 0 0, v0x633d054d4990_0;  1 drivers
v0x633d054db700_0 .net "MemRead_indec", 0 0, v0x633d054d5ee0_0;  1 drivers
v0x633d054db7f0_0 .net "MemToReg", 0 0, v0x633d054d3340_0;  1 drivers
v0x633d054db8e0_0 .net "MemToReg_exmem", 0 0, v0x633d054d4af0_0;  1 drivers
v0x633d054db9d0_0 .net "MemToReg_indec", 0 0, v0x633d054d60b0_0;  1 drivers
v0x633d054dbb00_0 .net "MemToReg_memwb", 0 0, v0x633d054d8eb0_0;  1 drivers
o0x73c7451cfe28 .functor BUFZ 1, C4<z>; HiZ drive
v0x633d054dbba0_0 .net "MemWrite", 0 0, o0x73c7451cfe28;  0 drivers
v0x633d054dbc40_0 .net "MemWrite_exmem", 0 0, v0x633d054d4c50_0;  1 drivers
v0x633d054dbd30_0 .net "MemWrite_indec", 0 0, v0x633d054d6270_0;  1 drivers
v0x633d054dbe20_0 .net "RegWrite", 0 0, v0x633d054d3510_0;  1 drivers
v0x633d054dbf10_0 .net "RegWrite_exmem", 0 0, v0x633d054d4de0_0;  1 drivers
v0x633d054dc000_0 .net "RegWrite_indec", 0 0, v0x633d054d63e0_0;  1 drivers
v0x633d054dc0f0_0 .net "RegWrite_memwb", 0 0, v0x633d054d9060_0;  1 drivers
v0x633d054dc190_0 .net "RegWrite_wb", 0 0, L_0x633d05488bd0;  1 drivers
L_0x73c745186018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x633d054dc230_0 .net/2u *"_ivl_0", 31 0, L_0x73c745186018;  1 drivers
v0x633d054dc2d0_0 .net *"_ivl_12", 31 0, L_0x633d054ef380;  1 drivers
L_0x73c745186138 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x633d054dc370_0 .net *"_ivl_15", 26 0, L_0x73c745186138;  1 drivers
v0x633d054dc410_0 .net "alu_b", 31 0, L_0x633d054ef550;  1 drivers
L_0x73c745186180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
RS_0x73c7451cf078 .resolv tri, v0x633d054d2b70_0, L_0x73c745186180;
v0x633d054dc4b0_0 .net8 "alu_ctrl", 2 0, RS_0x73c7451cf078;  2 drivers
v0x633d054dc5a0_0 .net "alu_exmem", 31 0, v0x633d054d4f60_0;  1 drivers
v0x633d054dc660_0 .net "alu_memwb", 31 0, v0x633d054d9200_0;  1 drivers
v0x633d054dc720_0 .net "alu_res", 31 0, v0x633d054a3700_0;  1 drivers
v0x633d054dc810_0 .net "alu_zero", 0 0, L_0x633d054efa70;  1 drivers
v0x633d054dc8b0_0 .net "clk", 0 0, v0x633d054de4c0_0;  1 drivers
v0x633d054dc950_0 .var "cycles", 31 0;
v0x633d054dca10_0 .net "funct3", 2 0, L_0x633d054ef730;  1 drivers
v0x633d054dcad0_0 .net "funct7_7", 0 0, L_0x633d054ef980;  1 drivers
v0x633d054dcb70_0 .net "imm", 31 0, v0x633d054d88e0_0;  1 drivers
v0x633d054dcc60_0 .net "imm_indec", 31 0, v0x633d054d6620_0;  1 drivers
v0x633d054dcf10_0 .net "instr", 31 0, L_0x633d054b62a0;  1 drivers
v0x633d054dd000_0 .net "instr_ifid", 31 0, v0x633d054d7930_0;  1 drivers
v0x633d054dd110_0 .net "mem_read_data", 31 0, L_0x633d054efec0;  1 drivers
v0x633d054dd220_0 .net "next_pc", 31 0, L_0x633d054ee6f0;  1 drivers
v0x633d054dd2e0_0 .net "opcode", 6 0, L_0x633d054eeb00;  1 drivers
v0x633d054dd380_0 .net "pc", 31 0, v0x633d054d9e20_0;  1 drivers
v0x633d054dd420_0 .net "pc_ifid", 31 0, v0x633d054d7b00_0;  1 drivers
v0x633d054dd530_0 .net "pc_indec", 31 0, v0x633d054d6760_0;  1 drivers
v0x633d054dd5f0_0 .net "rd", 4 0, L_0x633d054eed30;  1 drivers
v0x633d054dd690_0 .net "rd_exmem", 4 0, v0x633d054d5280_0;  1 drivers
v0x633d054dd780_0 .net "rd_indec", 4 0, v0x633d054d68a0_0;  1 drivers
v0x633d054dd890_0 .net "rd_memwb", 4 0, v0x633d054d9510_0;  1 drivers
v0x633d054dd950_0 .net "rd_wb", 4 0, L_0x633d054f0240;  1 drivers
v0x633d054dd9f0_0 .net "read_mem_memwb", 31 0, v0x633d054d9740_0;  1 drivers
v0x633d054dda90_0 .net "reset", 0 0, v0x633d054de640_0;  1 drivers
v0x633d054ddb30_0 .net "rs1", 4 0, L_0x633d054eebf0;  1 drivers
v0x633d054ddc20_0 .net "rs1_data", 31 0, L_0x633d054a35e0;  1 drivers
v0x633d054ddd30_0 .net "rs1_data_indec", 31 0, v0x633d054d6b90_0;  1 drivers
v0x633d054dde40_0 .net "rs1_indec", 4 0, v0x633d054d6ad0_0;  1 drivers
v0x633d054ddf00_0 .net "rs2", 4 0, L_0x633d054eec90;  1 drivers
v0x633d054ddff0_0 .net "rs2_data", 31 0, L_0x633d054acd50;  1 drivers
v0x633d054de100_0 .net "rs2_data_indec", 31 0, v0x633d054d6f00_0;  1 drivers
v0x633d054de210_0 .net "rs2_exmem", 31 0, v0x633d054d54c0_0;  1 drivers
v0x633d054de320_0 .net "rs2_indec", 4 0, v0x633d054d6e20_0;  1 drivers
v0x633d054de3e0_0 .net "wb_data", 31 0, L_0x633d054effb0;  1 drivers
L_0x633d054ee6f0 .arith/sum 32, v0x633d054d9e20_0, L_0x73c745186018;
L_0x633d054eeb00 .part v0x633d054d7930_0, 0, 7;
L_0x633d054eebf0 .part v0x633d054d7930_0, 15, 5;
L_0x633d054eec90 .part v0x633d054d7930_0, 20, 5;
L_0x633d054eed30 .part v0x633d054d7930_0, 7, 5;
L_0x633d054ef380 .concat [ 5 27 0 0], v0x633d054d6e20_0, L_0x73c745186138;
L_0x633d054ef550 .functor MUXZ 32, L_0x633d054ef380, v0x633d054d6620_0, v0x633d054d5d10_0, C4<>;
L_0x633d054ef730 .part v0x633d054d7930_0, 12, 3;
L_0x633d054ef980 .part v0x633d054d7930_0, 30, 1;
L_0x633d054effb0 .functor MUXZ 32, v0x633d054d9200_0, v0x633d054d9740_0, v0x633d054d8eb0_0, C4<>;
S_0x633d054adfd0 .scope module, "ALU" "alu" 3 68, 4 1 0, S_0x633d0549fe30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alu_ctrl";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_0x73c7451861c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x633d054a0850_0 .net/2u *"_ivl_0", 31 0, L_0x73c7451861c8;  1 drivers
v0x633d054a0950_0 .net "a", 31 0, v0x633d054d6b90_0;  alias, 1 drivers
v0x633d054b63c0_0 .net8 "alu_ctrl", 2 0, RS_0x73c7451cf078;  alias, 2 drivers
v0x633d054b6460_0 .net "b", 31 0, L_0x633d054ef550;  alias, 1 drivers
v0x633d054a3700_0 .var "result", 31 0;
v0x633d054ace70_0 .net "zero", 0 0, L_0x633d054efa70;  alias, 1 drivers
E_0x633d05477630 .event anyedge, v0x633d054b63c0_0, v0x633d054a0950_0, v0x633d054b6460_0;
L_0x633d054efa70 .cmp/eq 32, v0x633d054a3700_0, L_0x73c7451861c8;
S_0x633d054d28f0 .scope module, "ALU_CTRL" "alu_control" 3 66, 5 1 0, S_0x633d0549fe30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7_7";
    .port_info 3 /OUTPUT 3 "alu_ctrl";
v0x633d054acf10_0 .net "ALUOp", 1 0, v0x633d054d30c0_0;  alias, 1 drivers
v0x633d054d2b70_0 .var "alu_ctrl", 2 0;
v0x633d054d2c30_0 .net "funct3", 2 0, L_0x633d054ef730;  alias, 1 drivers
v0x633d054d2cd0_0 .net "funct7_7", 0 0, L_0x633d054ef980;  alias, 1 drivers
E_0x633d054771c0 .event anyedge, v0x633d054acf10_0, v0x633d054d2c30_0, v0x633d054d2cd0_0;
S_0x633d054d2e10 .scope module, "CTRL" "control" 3 41, 6 1 0, S_0x633d0549fe30;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemWrite";
    .port_info 4 /OUTPUT 1 "MemToReg";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 2 "ALUOp";
v0x633d054d30c0_0 .var "ALUOp", 1 0;
v0x633d054d31d0_0 .var "ALUSrc", 0 0;
v0x633d054d3270_0 .var "MemRead", 0 0;
v0x633d054d3340_0 .var "MemToReg", 0 0;
v0x633d054d3400_0 .var "MemWrite", 0 0;
v0x633d054d3510_0 .var "RegWrite", 0 0;
v0x633d054d35d0_0 .net "opcode", 6 0, L_0x633d054eeb00;  alias, 1 drivers
E_0x633d05477d60 .event anyedge, v0x633d054d35d0_0;
S_0x633d054d3790 .scope module, "DM" "dmem" 3 89, 7 1 0, S_0x633d0549fe30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "MemRead";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 32 "addr";
    .port_info 4 /INPUT 32 "wdata";
    .port_info 5 /OUTPUT 32 "rdata";
v0x633d054d3a90_0 .net "MemRead", 0 0, v0x633d054d4990_0;  alias, 1 drivers
v0x633d054d3b70_0 .net "MemWrite", 0 0, v0x633d054d4c50_0;  alias, 1 drivers
v0x633d054d3c30_0 .net *"_ivl_0", 31 0, L_0x633d054efbb0;  1 drivers
v0x633d054d3cf0_0 .net *"_ivl_3", 7 0, L_0x633d054efc50;  1 drivers
v0x633d054d3dd0_0 .net *"_ivl_4", 9 0, L_0x633d054efcf0;  1 drivers
L_0x73c745186210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x633d054d3f00_0 .net *"_ivl_7", 1 0, L_0x73c745186210;  1 drivers
L_0x73c745186258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x633d054d3fe0_0 .net/2u *"_ivl_8", 31 0, L_0x73c745186258;  1 drivers
v0x633d054d40c0_0 .net "addr", 31 0, v0x633d054d4f60_0;  alias, 1 drivers
v0x633d054d41a0_0 .net "clk", 0 0, v0x633d054de4c0_0;  alias, 1 drivers
v0x633d054d4260 .array "mem", 255 0, 31 0;
v0x633d054d4320_0 .net "rdata", 31 0, L_0x633d054efec0;  alias, 1 drivers
v0x633d054d4400_0 .net "wdata", 31 0, v0x633d054d54c0_0;  alias, 1 drivers
E_0x633d054d3a10 .event posedge, v0x633d054d41a0_0;
L_0x633d054efbb0 .array/port v0x633d054d4260, L_0x633d054efcf0;
L_0x633d054efc50 .part v0x633d054d4f60_0, 2, 8;
L_0x633d054efcf0 .concat [ 8 2 0 0], L_0x633d054efc50, L_0x73c745186210;
L_0x633d054efec0 .functor MUXZ 32, L_0x73c745186258, L_0x633d054efbb0, v0x633d054d4990_0, C4<>;
S_0x633d054d45e0 .scope module, "EXMEM" "ex_mem" 3 75, 8 1 0, S_0x633d0549fe30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite_in";
    .port_info 3 /INPUT 1 "MemRead_in";
    .port_info 4 /INPUT 1 "MemWrite_in";
    .port_info 5 /INPUT 1 "MemToReg_in";
    .port_info 6 /INPUT 32 "alu_result_in";
    .port_info 7 /INPUT 32 "rs2_data_in";
    .port_info 8 /INPUT 5 "rd_in";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 1 "MemRead";
    .port_info 11 /OUTPUT 1 "MemWrite";
    .port_info 12 /OUTPUT 1 "MemToReg";
    .port_info 13 /OUTPUT 32 "alu_result";
    .port_info 14 /OUTPUT 32 "rs2_data";
    .port_info 15 /OUTPUT 5 "rd";
v0x633d054d4990_0 .var "MemRead", 0 0;
v0x633d054d4a50_0 .net "MemRead_in", 0 0, v0x633d054d5ee0_0;  alias, 1 drivers
v0x633d054d4af0_0 .var "MemToReg", 0 0;
v0x633d054d4b90_0 .net "MemToReg_in", 0 0, v0x633d054d60b0_0;  alias, 1 drivers
v0x633d054d4c50_0 .var "MemWrite", 0 0;
v0x633d054d4d40_0 .net "MemWrite_in", 0 0, v0x633d054d6270_0;  alias, 1 drivers
v0x633d054d4de0_0 .var "RegWrite", 0 0;
v0x633d054d4ea0_0 .net "RegWrite_in", 0 0, v0x633d054d63e0_0;  alias, 1 drivers
v0x633d054d4f60_0 .var "alu_result", 31 0;
v0x633d054d50e0_0 .net "alu_result_in", 31 0, v0x633d054a3700_0;  alias, 1 drivers
v0x633d054d51b0_0 .net "clk", 0 0, v0x633d054de4c0_0;  alias, 1 drivers
v0x633d054d5280_0 .var "rd", 4 0;
v0x633d054d5320_0 .net "rd_in", 4 0, v0x633d054d68a0_0;  alias, 1 drivers
v0x633d054d5400_0 .net "reset", 0 0, v0x633d054de640_0;  alias, 1 drivers
v0x633d054d54c0_0 .var "rs2_data", 31 0;
v0x633d054d55b0_0 .net "rs2_data_in", 31 0, v0x633d054d6f00_0;  alias, 1 drivers
E_0x633d05477ab0 .event posedge, v0x633d054d5400_0, v0x633d054d41a0_0;
S_0x633d054d5900 .scope module, "IDEX" "id_ex" 3 50, 9 1 0, S_0x633d0549fe30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite_in";
    .port_info 3 /INPUT 1 "MemRead_in";
    .port_info 4 /INPUT 1 "MemWrite_in";
    .port_info 5 /INPUT 1 "MemToReg_in";
    .port_info 6 /INPUT 1 "ALUSrc_in";
    .port_info 7 /INPUT 32 "pc_in";
    .port_info 8 /INPUT 32 "rs1_data_in";
    .port_info 9 /INPUT 32 "rs2_data_in";
    .port_info 10 /INPUT 5 "rs1_in";
    .port_info 11 /INPUT 5 "rs2_in";
    .port_info 12 /INPUT 5 "rd_in";
    .port_info 13 /INPUT 32 "imm_in";
    .port_info 14 /OUTPUT 1 "RegWrite";
    .port_info 15 /OUTPUT 1 "MemRead";
    .port_info 16 /OUTPUT 1 "MemWrite";
    .port_info 17 /OUTPUT 1 "MemToReg";
    .port_info 18 /OUTPUT 1 "ALUSrc";
    .port_info 19 /OUTPUT 32 "pc";
    .port_info 20 /OUTPUT 32 "rs1_data";
    .port_info 21 /OUTPUT 32 "rs2_data";
    .port_info 22 /OUTPUT 5 "rs1";
    .port_info 23 /OUTPUT 5 "rs2";
    .port_info 24 /OUTPUT 5 "rd";
    .port_info 25 /OUTPUT 32 "imm";
v0x633d054d5d10_0 .var "ALUSrc", 0 0;
v0x633d054d5df0_0 .net "ALUSrc_in", 0 0, v0x633d054d31d0_0;  alias, 1 drivers
v0x633d054d5ee0_0 .var "MemRead", 0 0;
v0x633d054d5fe0_0 .net "MemRead_in", 0 0, v0x633d054d3270_0;  alias, 1 drivers
v0x633d054d60b0_0 .var "MemToReg", 0 0;
v0x633d054d61a0_0 .net "MemToReg_in", 0 0, v0x633d054d3340_0;  alias, 1 drivers
v0x633d054d6270_0 .var "MemWrite", 0 0;
v0x633d054d6340_0 .net "MemWrite_in", 0 0, o0x73c7451cfe28;  alias, 0 drivers
v0x633d054d63e0_0 .var "RegWrite", 0 0;
v0x633d054d64b0_0 .net "RegWrite_in", 0 0, v0x633d054d3510_0;  alias, 1 drivers
v0x633d054d6580_0 .net "clk", 0 0, v0x633d054de4c0_0;  alias, 1 drivers
v0x633d054d6620_0 .var "imm", 31 0;
v0x633d054d66c0_0 .net "imm_in", 31 0, v0x633d054d88e0_0;  alias, 1 drivers
v0x633d054d6760_0 .var "pc", 31 0;
v0x633d054d6800_0 .net "pc_in", 31 0, v0x633d054d7b00_0;  alias, 1 drivers
v0x633d054d68a0_0 .var "rd", 4 0;
v0x633d054d6940_0 .net "rd_in", 4 0, L_0x633d054eed30;  alias, 1 drivers
v0x633d054d6a00_0 .net "reset", 0 0, v0x633d054de640_0;  alias, 1 drivers
v0x633d054d6ad0_0 .var "rs1", 4 0;
v0x633d054d6b90_0 .var "rs1_data", 31 0;
v0x633d054d6c80_0 .net "rs1_data_in", 31 0, L_0x633d054a35e0;  alias, 1 drivers
v0x633d054d6d40_0 .net "rs1_in", 4 0, L_0x633d054eebf0;  alias, 1 drivers
v0x633d054d6e20_0 .var "rs2", 4 0;
v0x633d054d6f00_0 .var "rs2_data", 31 0;
v0x633d054d6ff0_0 .net "rs2_data_in", 31 0, L_0x633d054acd50;  alias, 1 drivers
v0x633d054d70b0_0 .net "rs2_in", 4 0, L_0x633d054eec90;  alias, 1 drivers
S_0x633d054d74d0 .scope module, "IFID" "if_id" 3 20, 10 1 0, S_0x633d0549fe30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /INPUT 32 "instr_in";
    .port_info 4 /OUTPUT 32 "pc_out";
    .port_info 5 /OUTPUT 32 "instr_out";
v0x633d054d7790_0 .net "clk", 0 0, v0x633d054de4c0_0;  alias, 1 drivers
v0x633d054d7850_0 .net "instr_in", 31 0, L_0x633d054b62a0;  alias, 1 drivers
v0x633d054d7930_0 .var "instr_out", 31 0;
v0x633d054d7a20_0 .net "pc_in", 31 0, v0x633d054d9e20_0;  alias, 1 drivers
v0x633d054d7b00_0 .var "pc_out", 31 0;
v0x633d054d7c10_0 .net "reset", 0 0, v0x633d054de640_0;  alias, 1 drivers
S_0x633d054d7de0 .scope module, "IMEM" "imem" 3 16, 11 1 0, S_0x633d0549fe30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
L_0x633d054b62a0 .functor BUFZ 32, L_0x633d054ee7e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x633d054d7fe0_0 .net *"_ivl_0", 31 0, L_0x633d054ee7e0;  1 drivers
v0x633d054d80e0_0 .net *"_ivl_3", 7 0, L_0x633d054ee880;  1 drivers
v0x633d054d81c0_0 .net *"_ivl_4", 9 0, L_0x633d054ee920;  1 drivers
L_0x73c745186060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x633d054d8280_0 .net *"_ivl_7", 1 0, L_0x73c745186060;  1 drivers
v0x633d054d8360_0 .net "addr", 31 0, v0x633d054d9e20_0;  alias, 1 drivers
v0x633d054d8470_0 .net "instr", 31 0, L_0x633d054b62a0;  alias, 1 drivers
v0x633d054d8540 .array "mem", 255 0, 31 0;
L_0x633d054ee7e0 .array/port v0x633d054d8540, L_0x633d054ee920;
L_0x633d054ee880 .part v0x633d054d9e20_0, 2, 8;
L_0x633d054ee920 .concat [ 8 2 0 0], L_0x633d054ee880, L_0x73c745186060;
S_0x633d054d8640 .scope module, "IMM" "imm_gen" 3 43, 12 1 0, S_0x633d0549fe30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm";
v0x633d054d88e0_0 .var "imm", 31 0;
v0x633d054d89f0_0 .net "instr", 31 0, v0x633d054d7930_0;  alias, 1 drivers
v0x633d054d8ac0_0 .net "opcode", 6 0, L_0x633d054ef2e0;  1 drivers
E_0x633d054d8860 .event anyedge, v0x633d054d8ac0_0, v0x633d054d7930_0;
L_0x633d054ef2e0 .part v0x633d054d7930_0, 0, 7;
S_0x633d054d8bf0 .scope module, "MEMWB" "mem_wb" 3 95, 13 1 0, S_0x633d0549fe30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegWrite_in";
    .port_info 3 /INPUT 1 "MemToReg_in";
    .port_info 4 /INPUT 32 "read_data_in";
    .port_info 5 /INPUT 32 "alu_result_in";
    .port_info 6 /INPUT 5 "rd_in";
    .port_info 7 /OUTPUT 1 "RegWrite";
    .port_info 8 /OUTPUT 1 "MemToReg";
    .port_info 9 /OUTPUT 32 "read_data";
    .port_info 10 /OUTPUT 32 "alu_result";
    .port_info 11 /OUTPUT 5 "rd";
v0x633d054d8eb0_0 .var "MemToReg", 0 0;
v0x633d054d8f70_0 .net "MemToReg_in", 0 0, v0x633d054d4af0_0;  alias, 1 drivers
v0x633d054d9060_0 .var "RegWrite", 0 0;
v0x633d054d9130_0 .net "RegWrite_in", 0 0, v0x633d054d4de0_0;  alias, 1 drivers
v0x633d054d9200_0 .var "alu_result", 31 0;
v0x633d054d92f0_0 .net "alu_result_in", 31 0, v0x633d054d4f60_0;  alias, 1 drivers
v0x633d054d93e0_0 .net "clk", 0 0, v0x633d054de4c0_0;  alias, 1 drivers
v0x633d054d9510_0 .var "rd", 4 0;
v0x633d054d95f0_0 .net "rd_in", 4 0, v0x633d054d5280_0;  alias, 1 drivers
v0x633d054d9740_0 .var "read_data", 31 0;
v0x633d054d9800_0 .net "read_data_in", 31 0, L_0x633d054efec0;  alias, 1 drivers
v0x633d054d98c0_0 .net "reset", 0 0, v0x633d054de640_0;  alias, 1 drivers
S_0x633d054d9ac0 .scope module, "PC" "pc" 3 15, 14 1 0, S_0x633d0549fe30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "next_pc";
    .port_info 3 /OUTPUT 32 "pc";
v0x633d054d9c80_0 .net "clk", 0 0, v0x633d054de4c0_0;  alias, 1 drivers
v0x633d054d9d40_0 .net "next_pc", 31 0, L_0x633d054ee6f0;  alias, 1 drivers
v0x633d054d9e20_0 .var "pc", 31 0;
v0x633d054d9ef0_0 .net "reset", 0 0, v0x633d054de640_0;  alias, 1 drivers
S_0x633d054da0a0 .scope module, "RF" "regfile" 3 36, 15 1 0, S_0x633d0549fe30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 32 "wd";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
L_0x633d054a35e0 .functor BUFZ 32, L_0x633d054eedd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x633d054acd50 .functor BUFZ 32, L_0x633d054ef040, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x633d054da350_0 .net *"_ivl_0", 31 0, L_0x633d054eedd0;  1 drivers
v0x633d054da450_0 .net *"_ivl_10", 6 0, L_0x633d054ef0e0;  1 drivers
L_0x73c7451860f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x633d054da530_0 .net *"_ivl_13", 1 0, L_0x73c7451860f0;  1 drivers
v0x633d054da5f0_0 .net *"_ivl_2", 6 0, L_0x633d054eee70;  1 drivers
L_0x73c7451860a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x633d054da6d0_0 .net *"_ivl_5", 1 0, L_0x73c7451860a8;  1 drivers
v0x633d054da800_0 .net *"_ivl_8", 31 0, L_0x633d054ef040;  1 drivers
v0x633d054da8e0_0 .net "clk", 0 0, v0x633d054de4c0_0;  alias, 1 drivers
v0x633d054da980_0 .var/i "i", 31 0;
v0x633d054daa60_0 .net "rd", 4 0, L_0x633d054f0240;  alias, 1 drivers
v0x633d054dabd0_0 .net "rd1", 31 0, L_0x633d054a35e0;  alias, 1 drivers
v0x633d054dac90_0 .net "rd2", 31 0, L_0x633d054acd50;  alias, 1 drivers
v0x633d054dad60 .array "regs", 31 0, 31 0;
v0x633d054dae00_0 .net "rs1", 4 0, L_0x633d054eebf0;  alias, 1 drivers
v0x633d054daef0_0 .net "rs2", 4 0, L_0x633d054eec90;  alias, 1 drivers
v0x633d054dafc0_0 .net "wd", 31 0, L_0x633d054effb0;  alias, 1 drivers
v0x633d054db080_0 .net "we", 0 0, L_0x633d05488bd0;  alias, 1 drivers
L_0x633d054eedd0 .array/port v0x633d054dad60, L_0x633d054eee70;
L_0x633d054eee70 .concat [ 5 2 0 0], L_0x633d054eebf0, L_0x73c7451860a8;
L_0x633d054ef040 .array/port v0x633d054dad60, L_0x633d054ef0e0;
L_0x633d054ef0e0 .concat [ 5 2 0 0], L_0x633d054eec90, L_0x73c7451860f0;
    .scope S_0x633d054d9ac0;
T_0 ;
    %wait E_0x633d05477ab0;
    %load/vec4 v0x633d054d9ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x633d054d9e20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x633d054d9d40_0;
    %assign/vec4 v0x633d054d9e20_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x633d054d7de0;
T_1 ;
    %pushi/vec4 5243027, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x633d054d8540, 4, 0;
    %pushi/vec4 10486035, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x633d054d8540, 4, 0;
    %pushi/vec4 2130355, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x633d054d8540, 4, 0;
    %pushi/vec4 3153955, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x633d054d8540, 4, 0;
    %pushi/vec4 8579, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x633d054d8540, 4, 0;
    %pushi/vec4 19, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x633d054d8540, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x633d054d74d0;
T_2 ;
    %wait E_0x633d054d3a10;
    %load/vec4 v0x633d054d7c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x633d054d7b00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x633d054d7930_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x633d054d7a20_0;
    %assign/vec4 v0x633d054d7b00_0, 0;
    %load/vec4 v0x633d054d7850_0;
    %assign/vec4 v0x633d054d7930_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x633d054da0a0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x633d054da980_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x633d054da980_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x633d054da980_0;
    %store/vec4a v0x633d054dad60, 4, 0;
    %load/vec4 v0x633d054da980_0;
    %addi 1, 0, 32;
    %store/vec4 v0x633d054da980_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x633d054da0a0;
T_4 ;
    %wait E_0x633d054d3a10;
    %load/vec4 v0x633d054db080_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0x633d054daa60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x633d054dafc0_0;
    %load/vec4 v0x633d054daa60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x633d054dad60, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x633d054d2e10;
T_5 ;
    %wait E_0x633d05477d60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x633d054d3510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x633d054d3270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x633d054d3400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x633d054d3340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x633d054d31d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x633d054d30c0_0, 0, 2;
    %load/vec4 v0x633d054d35d0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.5;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x633d054d3510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x633d054d31d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x633d054d30c0_0, 0, 2;
    %jmp T_5.5;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x633d054d3510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x633d054d31d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x633d054d30c0_0, 0, 2;
    %jmp T_5.5;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x633d054d3510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x633d054d3270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x633d054d3340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x633d054d31d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x633d054d30c0_0, 0, 2;
    %jmp T_5.5;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x633d054d3400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x633d054d31d0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x633d054d30c0_0, 0, 2;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x633d054d8640;
T_6 ;
    %wait E_0x633d054d8860;
    %load/vec4 v0x633d054d8ac0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x633d054d88e0_0, 0, 32;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x633d054d89f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x633d054d89f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x633d054d88e0_0, 0, 32;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x633d054d89f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x633d054d89f0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x633d054d88e0_0, 0, 32;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x633d054d89f0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x633d054d89f0_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x633d054d89f0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x633d054d88e0_0, 0, 32;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x633d054d5900;
T_7 ;
    %wait E_0x633d05477ab0;
    %load/vec4 v0x633d054d6a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x633d054d63e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x633d054d5ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x633d054d6270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x633d054d60b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x633d054d5d10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x633d054d6760_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x633d054d6b90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x633d054d6f00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x633d054d6ad0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x633d054d6e20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x633d054d68a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x633d054d6620_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x633d054d64b0_0;
    %assign/vec4 v0x633d054d63e0_0, 0;
    %load/vec4 v0x633d054d5fe0_0;
    %assign/vec4 v0x633d054d5ee0_0, 0;
    %load/vec4 v0x633d054d6340_0;
    %assign/vec4 v0x633d054d6270_0, 0;
    %load/vec4 v0x633d054d61a0_0;
    %assign/vec4 v0x633d054d60b0_0, 0;
    %load/vec4 v0x633d054d5df0_0;
    %assign/vec4 v0x633d054d5d10_0, 0;
    %load/vec4 v0x633d054d6800_0;
    %assign/vec4 v0x633d054d6760_0, 0;
    %load/vec4 v0x633d054d6c80_0;
    %assign/vec4 v0x633d054d6b90_0, 0;
    %load/vec4 v0x633d054d6ff0_0;
    %assign/vec4 v0x633d054d6f00_0, 0;
    %load/vec4 v0x633d054d6d40_0;
    %assign/vec4 v0x633d054d6ad0_0, 0;
    %load/vec4 v0x633d054d70b0_0;
    %assign/vec4 v0x633d054d6e20_0, 0;
    %load/vec4 v0x633d054d6940_0;
    %assign/vec4 v0x633d054d68a0_0, 0;
    %load/vec4 v0x633d054d66c0_0;
    %assign/vec4 v0x633d054d6620_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x633d054d28f0;
T_8 ;
    %wait E_0x633d054771c0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x633d054d2b70_0, 0, 3;
    %load/vec4 v0x633d054acf10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x633d054d2b70_0, 0, 3;
    %jmp T_8.3;
T_8.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x633d054d2b70_0, 0, 3;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0x633d054d2c30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x633d054d2b70_0, 0, 3;
    %jmp T_8.8;
T_8.4 ;
    %load/vec4 v0x633d054d2cd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.9, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_8.10, 8;
T_8.9 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_8.10, 8;
 ; End of false expr.
    %blend;
T_8.10;
    %store/vec4 v0x633d054d2b70_0, 0, 3;
    %jmp T_8.8;
T_8.5 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x633d054d2b70_0, 0, 3;
    %jmp T_8.8;
T_8.6 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x633d054d2b70_0, 0, 3;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x633d054adfd0;
T_9 ;
    %wait E_0x633d05477630;
    %load/vec4 v0x633d054b63c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x633d054a3700_0, 0, 32;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0x633d054a0950_0;
    %load/vec4 v0x633d054b6460_0;
    %add;
    %store/vec4 v0x633d054a3700_0, 0, 32;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0x633d054a0950_0;
    %load/vec4 v0x633d054b6460_0;
    %sub;
    %store/vec4 v0x633d054a3700_0, 0, 32;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v0x633d054a0950_0;
    %load/vec4 v0x633d054b6460_0;
    %and;
    %store/vec4 v0x633d054a3700_0, 0, 32;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v0x633d054a0950_0;
    %load/vec4 v0x633d054b6460_0;
    %or;
    %store/vec4 v0x633d054a3700_0, 0, 32;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x633d054d45e0;
T_10 ;
    %wait E_0x633d05477ab0;
    %load/vec4 v0x633d054d5400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x633d054d4de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x633d054d4990_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x633d054d4c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x633d054d4af0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x633d054d4f60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x633d054d54c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x633d054d5280_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x633d054d4ea0_0;
    %assign/vec4 v0x633d054d4de0_0, 0;
    %load/vec4 v0x633d054d4a50_0;
    %assign/vec4 v0x633d054d4990_0, 0;
    %load/vec4 v0x633d054d4d40_0;
    %assign/vec4 v0x633d054d4c50_0, 0;
    %load/vec4 v0x633d054d4b90_0;
    %assign/vec4 v0x633d054d4af0_0, 0;
    %load/vec4 v0x633d054d50e0_0;
    %assign/vec4 v0x633d054d4f60_0, 0;
    %load/vec4 v0x633d054d55b0_0;
    %assign/vec4 v0x633d054d54c0_0, 0;
    %load/vec4 v0x633d054d5320_0;
    %assign/vec4 v0x633d054d5280_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x633d054d3790;
T_11 ;
    %pushi/vec4 3735928559, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x633d054d4260, 4, 0;
    %pushi/vec4 3405691582, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x633d054d4260, 4, 0;
    %end;
    .thread T_11;
    .scope S_0x633d054d3790;
T_12 ;
    %wait E_0x633d054d3a10;
    %load/vec4 v0x633d054d3b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x633d054d4400_0;
    %load/vec4 v0x633d054d40c0_0;
    %parti/s 8, 2, 3;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x633d054d4260, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x633d054d8bf0;
T_13 ;
    %wait E_0x633d05477ab0;
    %load/vec4 v0x633d054d98c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x633d054d9060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x633d054d8eb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x633d054d9740_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x633d054d9200_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x633d054d9510_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x633d054d9130_0;
    %assign/vec4 v0x633d054d9060_0, 0;
    %load/vec4 v0x633d054d8f70_0;
    %assign/vec4 v0x633d054d8eb0_0, 0;
    %load/vec4 v0x633d054d9800_0;
    %assign/vec4 v0x633d054d9740_0, 0;
    %load/vec4 v0x633d054d92f0_0;
    %assign/vec4 v0x633d054d9200_0, 0;
    %load/vec4 v0x633d054d95f0_0;
    %assign/vec4 v0x633d054d9510_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x633d0549fe30;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x633d054dc950_0, 0, 32;
    %end;
    .thread T_14;
    .scope S_0x633d0549fe30;
T_15 ;
    %wait E_0x633d054d3a10;
    %load/vec4 v0x633d054dc950_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x633d054dc950_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x633d054aeb90;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x633d054de4c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x633d054de640_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x633d054aeb90;
T_17 ;
    %delay 5000, 0;
    %load/vec4 v0x633d054de4c0_0;
    %inv;
    %store/vec4 v0x633d054de4c0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x633d054aeb90;
T_18 ;
    %vpi_call 2 16 "$dumpfile", "wave/cpu_tb.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x633d054aeb90 {0 0 0};
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x633d054de640_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x633d054de560_0, 0, 32;
T_18.0 ;
    %load/vec4 v0x633d054de560_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_18.1, 5;
    %delay 10000, 0;
    %vpi_call 2 23 "$display", "=== Cycle %0d ===", v0x633d054de560_0 {0 0 0};
    %vpi_call 2 26 "$display", "PC            = %h", v0x633d054dd380_0 {0 0 0};
    %vpi_call 2 27 "$display", "IF instr      = %h", v0x633d054dcf10_0 {0 0 0};
    %vpi_call 2 30 "$display", "IF/ID instr   = %h", v0x633d054dd000_0 {0 0 0};
    %vpi_call 2 33 "$display", "ID rs1=%d rs2=%d rd=%d", v0x633d054ddb30_0, v0x633d054ddf00_0, v0x633d054dd5f0_0 {0 0 0};
    %vpi_call 2 34 "$display", "ID rs1_data   = %h", v0x633d054ddc20_0 {0 0 0};
    %vpi_call 2 35 "$display", "ID rs2_data   = %h", v0x633d054ddff0_0 {0 0 0};
    %vpi_call 2 36 "$display", "ID imm        = %h", v0x633d054dcb70_0 {0 0 0};
    %vpi_call 2 39 "$display", "ID/EX imm     = %h", v0x633d054dcc60_0 {0 0 0};
    %vpi_call 2 42 "$display", "ALU result    = %h", v0x633d054dc720_0 {0 0 0};
    %vpi_call 2 45 "$display", "EX/MEM ALU    = %h", v0x633d054dc5a0_0 {0 0 0};
    %vpi_call 2 48 "$display", "MEM read_data = %h", v0x633d054dd110_0 {0 0 0};
    %vpi_call 2 51 "$display", "WB writeback  = %h", v0x633d054de3e0_0 {0 0 0};
    %vpi_call 2 52 "$display", "WB: RegWrite=%b rd=%0d wb_data=%h", v0x633d054dc0f0_0, v0x633d054dd890_0, v0x633d054de3e0_0 {0 0 0};
    %load/vec4 v0x633d054de560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x633d054de560_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %vpi_call 2 56 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "tb/cpu_tb.v";
    "src/cpu_top.v";
    "src/alu.v";
    "src/alu_control.v";
    "src/control.v";
    "src/dmem.v";
    "src/ex_mem.v";
    "src/id_ex.v";
    "src/if_id.v";
    "src/imem.v";
    "src/imm_gen.v";
    "src/mem_wb.v";
    "src/pc.v";
    "src/regfile.v";
