//
// Written by Synplify Pro 
// Product Version "N-2018.03M-SP1-1"
// Program "Synplify Pro", Mapper "mapact, Build 2461R"
// Thu Nov 14 20:53:15 2019
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std.vhd "
// file 1 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\snps_haps_pkg.vhd "
// file 2 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std1164.vhd "
// file 3 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std_textio.vhd "
// file 4 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\numeric.vhd "
// file 5 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\umr_capim.vhd "
// file 6 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\arith.vhd "
// file 7 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\unsigned.vhd "
// file 8 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\hyperents.vhd "
// file 9 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\support.vhd "
// file 10 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\iram512x9_rtl.vhd "
// file 11 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\test\misc.vhd "
// file 12 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\ram128x8_smartfusion2.vhd "
// file 13 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\generic\smartfusion2.vhd "
// file 14 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\ram256x16_rtl.vhd "
// file 15 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\ram256x8_rtl.vhd "
// file 16 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\components.vhd "
// file 17 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd "
// file 18 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3_iaddr_reg.vhd "
// file 19 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\components.vhd "
// file 20 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\fccc_c0\fccc_c0_0\fccc_c0_fccc_c0_0_fccc.vhd "
// file 21 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\timer.vhd "
// file 22 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\actel\sgcore\osc\2.0.101\osc_comps.vhd "
// file 23 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\uram_c0\uram_c0_0\uram_c0_uram_c0_0_uram.vhd "
// file 24 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\delta_sigma_converter.vhd "
// file 25 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\acmtable.vhd "
// file 26 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructnvm_bb.vhd "
// file 27 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructram.vhd "
// file 28 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\test\textio.vhd "
// file 29 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\debugblk.vhd "
// file 30 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\instructions.vhd "
// file 31 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\ramblocks.vhd "
// file 32 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\coreabc_c0\coreabc_c0_0\rtl\vhdl\core\coreabc.vhd "
// file 33 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\coreabc_c0\coreabc_c0.vhd "
// file 34 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\actel\directcore\coreapb3\4.1.100\rtl\vhdl\core\coreapb3.vhd "
// file 35 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\coreapb3_c0\coreapb3_c0.vhd "
// file 36 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\fccc_c0\fccc_c0.vhd "
// file 37 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\hdl\nokia5110_driver.vhd "
// file 38 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\osc_c0\osc_c0_0\osc_c0_osc_c0_0_osc.vhd "
// file 39 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\osc_c0\osc_c0.vhd "
// file 40 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\uram_c0\uram_c0.vhd "
// file 41 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\component\work\delta_sigma_design\delta_sigma_design.vhd "
// file 42 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\nlconst.dat "
// file 43 "\c:\users\phoenix136\dropbox\fpga\microsemi\delta_sigma_converter\designer\delta_sigma_design\synthesis.fdc "

`timescale 100 ps/100 ps
module COREABC_C0_COREABC_C0_0_RAM128X8 (
  COREABC_C0_0_APB3master_PWDATA,
  RAMWDATA_0,
  RAMWDATA_2,
  RAMWDATA_i_m4_0,
  RAMWDATA_i_m4_1,
  RAMWDATA_i_m4_3,
  RAMADDR_i_m4_0,
  RAMADDR,
  Board_J7_c_0,
  RD_r0c0,
  RAMADDR_0_o3_0,
  N_49_i_0,
  N_70_i,
  FCCC_C0_0_GL0,
  STBRAM
)
;
input [7:6] COREABC_C0_0_APB3master_PWDATA ;
input RAMWDATA_0 ;
input RAMWDATA_2 ;
input RAMWDATA_i_m4_0 ;
input RAMWDATA_i_m4_1 ;
input RAMWDATA_i_m4_3 ;
input RAMADDR_i_m4_0 ;
input [5:1] RAMADDR ;
input Board_J7_c_0 ;
output [7:0] RD_r0c0 ;
input RAMADDR_0_o3_0 ;
input N_49_i_0 ;
input N_70_i ;
input FCCC_C0_0_GL0 ;
input STBRAM ;
wire RAMWDATA_0 ;
wire RAMWDATA_2 ;
wire RAMWDATA_i_m4_0 ;
wire RAMWDATA_i_m4_1 ;
wire RAMWDATA_i_m4_3 ;
wire RAMADDR_i_m4_0 ;
wire Board_J7_c_0 ;
wire RAMADDR_0_o3_0 ;
wire N_49_i_0 ;
wire N_70_i ;
wire FCCC_C0_0_GL0 ;
wire STBRAM ;
wire [17:8] DOUT_RAM_0;
wire [17:0] U_RAM64x18_B_DOUT;
wire N_72_i ;
wire U_RAM64x18_BUSY ;
wire VCC ;
wire GND ;
// @12:103
  CFG2 U_RAM64x18_RNO (
	.A(RAMADDR_0_o3_0),
	.B(STBRAM),
	.Y(N_72_i)
);
defparam U_RAM64x18_RNO.INIT=4'h4;
// @12:103
  RAM64x18 U_RAM64x18 (
	.A_DOUT({DOUT_RAM_0[17:8], RD_r0c0[7:0]}),
	.B_DOUT(U_RAM64x18_B_DOUT[17:0]),
	.BUSY(U_RAM64x18_BUSY),
	.A_ADDR_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(Board_J7_c_0),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({RAMADDR_0_o3_0, RAMADDR[5:1], N_70_i, GND, GND, GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({GND, GND}),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({RAMADDR_0_o3_0, RAMADDR[5:1], RAMADDR_i_m4_0, GND, GND, GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, COREABC_C0_0_APB3master_PWDATA[7:6], RAMWDATA_2, RAMWDATA_i_m4_3, RAMWDATA_0, RAMWDATA_i_m4_1, RAMWDATA_i_m4_0, N_49_i_0}),
	.C_WEN(N_72_i),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, VCC, VCC}),
	.SII_LOCK(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0_COREABC_C0_0_RAM128X8 */

module COREABC_C0_COREABC_C0_0_RAM128X8_0 (
  COREABC_C0_0_APB3master_PWDATA,
  RAMWDATA_0,
  RAMWDATA_2,
  RAMWDATA_i_m4_0,
  RAMWDATA_i_m4_1,
  RAMWDATA_i_m4_3,
  RAMADDR_i_m4_0,
  RAMADDR,
  Board_J7_c_0,
  RD_r1c0,
  RAMADDR_0_o3_0,
  N_49_i_0,
  N_70_i,
  FCCC_C0_0_GL0,
  STBRAM
)
;
input [7:6] COREABC_C0_0_APB3master_PWDATA ;
input RAMWDATA_0 ;
input RAMWDATA_2 ;
input RAMWDATA_i_m4_0 ;
input RAMWDATA_i_m4_1 ;
input RAMWDATA_i_m4_3 ;
input RAMADDR_i_m4_0 ;
input [5:1] RAMADDR ;
input Board_J7_c_0 ;
output [7:0] RD_r1c0 ;
input RAMADDR_0_o3_0 ;
input N_49_i_0 ;
input N_70_i ;
input FCCC_C0_0_GL0 ;
input STBRAM ;
wire RAMWDATA_0 ;
wire RAMWDATA_2 ;
wire RAMWDATA_i_m4_0 ;
wire RAMWDATA_i_m4_1 ;
wire RAMWDATA_i_m4_3 ;
wire RAMADDR_i_m4_0 ;
wire Board_J7_c_0 ;
wire RAMADDR_0_o3_0 ;
wire N_49_i_0 ;
wire N_70_i ;
wire FCCC_C0_0_GL0 ;
wire STBRAM ;
wire [17:8] DOUT_RAM_0;
wire [17:0] U_RAM64x18_B_DOUT_0;
wire N_71_i ;
wire U_RAM64x18_BUSY_0 ;
wire VCC ;
wire GND ;
// @12:103
  CFG2 U_RAM64x18_RNO (
	.A(RAMADDR_0_o3_0),
	.B(STBRAM),
	.Y(N_71_i)
);
defparam U_RAM64x18_RNO.INIT=4'h8;
// @12:103
  RAM64x18 U_RAM64x18 (
	.A_DOUT({DOUT_RAM_0[17:8], RD_r1c0[7:0]}),
	.B_DOUT(U_RAM64x18_B_DOUT_0[17:0]),
	.BUSY(U_RAM64x18_BUSY_0),
	.A_ADDR_CLK(FCCC_C0_0_GL0),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(Board_J7_c_0),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC}),
	.A_ADDR({RAMADDR_0_o3_0, RAMADDR[5:1], N_70_i, GND, GND, GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({GND, GND}),
	.B_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({RAMADDR_0_o3_0, RAMADDR[5:1], RAMADDR_i_m4_0, GND, GND, GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, COREABC_C0_0_APB3master_PWDATA[7:6], RAMWDATA_2, RAMWDATA_i_m4_3, RAMWDATA_0, RAMWDATA_i_m4_1, RAMWDATA_i_m4_0, N_49_i_0}),
	.C_WEN(N_71_i),
	.C_BLK({VCC, VCC}),
	.A_EN(VCC),
	.A_ADDR_LAT(GND),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(GND),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, VCC, VCC}),
	.SII_LOCK(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0_COREABC_C0_0_RAM128X8_0 */

module COREABC_C0_COREABC_C0_0_RAMBLOCKS (
  RD_r1c0,
  RD_r0c0,
  Board_J7_c_0,
  RAMADDR,
  RAMADDR_i_m4_0,
  RAMWDATA_i_m4_0,
  RAMWDATA_i_m4_1,
  RAMWDATA_i_m4_3,
  RAMWDATA_0,
  RAMWDATA_2,
  COREABC_C0_0_APB3master_PWDATA,
  RAMRDATA,
  STKPTR_0,
  COREABC_C0_0_APB3master_PADDR_0,
  RAMADDR_0_o3_0,
  N_49_i_0,
  STBRAM,
  FCCC_C0_0_GL0,
  ADDR7_q_1z
)
;
output [7:0] RD_r1c0 ;
output [7:0] RD_r0c0 ;
input Board_J7_c_0 ;
input [5:1] RAMADDR ;
input RAMADDR_i_m4_0 ;
input RAMWDATA_i_m4_0 ;
input RAMWDATA_i_m4_1 ;
input RAMWDATA_i_m4_3 ;
input RAMWDATA_0 ;
input RAMWDATA_2 ;
input [7:6] COREABC_C0_0_APB3master_PWDATA ;
output [6:0] RAMRDATA ;
input STKPTR_0 ;
input COREABC_C0_0_APB3master_PADDR_0 ;
input RAMADDR_0_o3_0 ;
input N_49_i_0 ;
input STBRAM ;
input FCCC_C0_0_GL0 ;
output ADDR7_q_1z ;
wire Board_J7_c_0 ;
wire RAMADDR_i_m4_0 ;
wire RAMWDATA_i_m4_0 ;
wire RAMWDATA_i_m4_1 ;
wire RAMWDATA_i_m4_3 ;
wire RAMWDATA_0 ;
wire RAMWDATA_2 ;
wire STKPTR_0 ;
wire COREABC_C0_0_APB3master_PADDR_0 ;
wire RAMADDR_0_o3_0 ;
wire N_49_i_0 ;
wire STBRAM ;
wire FCCC_C0_0_GL0 ;
wire ADDR7_q_1z ;
wire VCC ;
wire GND ;
wire N_70_i ;
// @31:310
  SLE ADDR7_q (
	.Q(ADDR7_q_1z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(RAMADDR_0_o3_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @31:294
  CFG4 \RADDR_0_x4[0]  (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(RAMADDR_0_o3_0),
	.C(STBRAM),
	.D(STKPTR_0),
	.Y(N_70_i)
);
defparam \RADDR_0_x4[0] .INIT=16'hD21E;
// @31:318
  CFG3 \RD[1]  (
	.A(RD_r0c0[1]),
	.B(ADDR7_q_1z),
	.C(RD_r1c0[1]),
	.Y(RAMRDATA[1])
);
defparam \RD[1] .INIT=8'hE2;
// @31:318
  CFG3 \RD[0]  (
	.A(RD_r0c0[0]),
	.B(ADDR7_q_1z),
	.C(RD_r1c0[0]),
	.Y(RAMRDATA[0])
);
defparam \RD[0] .INIT=8'hE2;
// @31:318
  CFG3 \RD[6]  (
	.A(RD_r0c0[6]),
	.B(ADDR7_q_1z),
	.C(RD_r1c0[6]),
	.Y(RAMRDATA[6])
);
defparam \RD[6] .INIT=8'hE2;
// @31:318
  CFG3 \RD[5]  (
	.A(RD_r0c0[5]),
	.B(ADDR7_q_1z),
	.C(RD_r1c0[5]),
	.Y(RAMRDATA[5])
);
defparam \RD[5] .INIT=8'hE2;
// @31:318
  CFG3 \RD[4]  (
	.A(RD_r0c0[4]),
	.B(ADDR7_q_1z),
	.C(RD_r1c0[4]),
	.Y(RAMRDATA[4])
);
defparam \RD[4] .INIT=8'hE2;
// @31:318
  CFG3 \RD[3]  (
	.A(RD_r0c0[3]),
	.B(ADDR7_q_1z),
	.C(RD_r1c0[3]),
	.Y(RAMRDATA[3])
);
defparam \RD[3] .INIT=8'hE2;
// @31:318
  CFG3 \RD[2]  (
	.A(RD_r0c0[2]),
	.B(ADDR7_q_1z),
	.C(RD_r1c0[2]),
	.Y(RAMRDATA[2])
);
defparam \RD[2] .INIT=8'hE2;
// @31:325
  COREABC_C0_COREABC_C0_0_RAM128X8 \UG4.UR8.ram_r0c0  (
	.COREABC_C0_0_APB3master_PWDATA(COREABC_C0_0_APB3master_PWDATA[7:6]),
	.RAMWDATA_0(RAMWDATA_0),
	.RAMWDATA_2(RAMWDATA_2),
	.RAMWDATA_i_m4_0(RAMWDATA_i_m4_0),
	.RAMWDATA_i_m4_1(RAMWDATA_i_m4_1),
	.RAMWDATA_i_m4_3(RAMWDATA_i_m4_3),
	.RAMADDR_i_m4_0(RAMADDR_i_m4_0),
	.RAMADDR(RAMADDR[5:1]),
	.Board_J7_c_0(Board_J7_c_0),
	.RD_r0c0(RD_r0c0[7:0]),
	.RAMADDR_0_o3_0(RAMADDR_0_o3_0),
	.N_49_i_0(N_49_i_0),
	.N_70_i(N_70_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.STBRAM(STBRAM)
);
// @31:336
  COREABC_C0_COREABC_C0_0_RAM128X8_0 \UG4.UR8.ram_r1c0  (
	.COREABC_C0_0_APB3master_PWDATA(COREABC_C0_0_APB3master_PWDATA[7:6]),
	.RAMWDATA_0(RAMWDATA_0),
	.RAMWDATA_2(RAMWDATA_2),
	.RAMWDATA_i_m4_0(RAMWDATA_i_m4_0),
	.RAMWDATA_i_m4_1(RAMWDATA_i_m4_1),
	.RAMWDATA_i_m4_3(RAMWDATA_i_m4_3),
	.RAMADDR_i_m4_0(RAMADDR_i_m4_0),
	.RAMADDR(RAMADDR[5:1]),
	.Board_J7_c_0(Board_J7_c_0),
	.RD_r1c0(RD_r1c0[7:0]),
	.RAMADDR_0_o3_0(RAMADDR_0_o3_0),
	.N_49_i_0(N_49_i_0),
	.N_70_i(N_70_i),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.STBRAM(STBRAM)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0_COREABC_C0_0_RAMBLOCKS */

module COREABC_C0_COREABC_C0_0_INSTRUCTIONS (
  INSTRUCTION,
  SMADDR,
  ACCUMULATOR,
  INS_0_dreg_RNI7SQK_S_0,
  INS_0_dreg_RNIOGSD_S_0,
  INS_0_dreg_RNIB7U6_Y_0,
  INSTR_CMD,
  COREABC_C0_0_APB3master_PADDR_8,
  COREABC_C0_0_APB3master_PADDR_0,
  COREABC_C0_0_APB3master_PADDR_1,
  COREABC_C0_0_APB3master_PADDR_2,
  COREABC_C0_0_APB3master_PADDR_3,
  COREABC_C0_0_APB3master_PADDR_4,
  COREABC_C0_0_APB3master_PADDR_5,
  INSTR_DATA,
  INSTR_SCMD,
  un1_ACCUMULATOR_0_s0_0_cry_2,
  FCCC_C0_0_GL0
)
;
output [30:29] INSTRUCTION ;
input [5:0] SMADDR ;
input [2:0] ACCUMULATOR ;
output INS_0_dreg_RNI7SQK_S_0 ;
output INS_0_dreg_RNIOGSD_S_0 ;
output INS_0_dreg_RNIB7U6_Y_0 ;
output [2:0] INSTR_CMD ;
output COREABC_C0_0_APB3master_PADDR_8 ;
output COREABC_C0_0_APB3master_PADDR_0 ;
output COREABC_C0_0_APB3master_PADDR_1 ;
output COREABC_C0_0_APB3master_PADDR_2 ;
output COREABC_C0_0_APB3master_PADDR_3 ;
output COREABC_C0_0_APB3master_PADDR_4 ;
output COREABC_C0_0_APB3master_PADDR_5 ;
output [2:0] INSTR_DATA ;
output [2:0] INSTR_SCMD ;
output un1_ACCUMULATOR_0_s0_0_cry_2 ;
input FCCC_C0_0_GL0 ;
wire INS_0_dreg_RNI7SQK_S_0 ;
wire INS_0_dreg_RNIOGSD_S_0 ;
wire INS_0_dreg_RNIB7U6_Y_0 ;
wire COREABC_C0_0_APB3master_PADDR_8 ;
wire COREABC_C0_0_APB3master_PADDR_0 ;
wire COREABC_C0_0_APB3master_PADDR_1 ;
wire COREABC_C0_0_APB3master_PADDR_2 ;
wire COREABC_C0_0_APB3master_PADDR_3 ;
wire COREABC_C0_0_APB3master_PADDR_4 ;
wire COREABC_C0_0_APB3master_PADDR_5 ;
wire un1_ACCUMULATOR_0_s0_0_cry_2 ;
wire FCCC_C0_0_GL0 ;
wire [15:0] INS_0_0;
wire [11:1] INS_0_0_a3;
wire [7:7] INS_0_dreg_RNIB7U6_S;
wire [8:8] INS_0_dreg_RNIOGSD_Y;
wire [9:9] INS_0_dreg_RNI7SQK_Y;
wire [2:0] INS_0_0_a2_0;
wire [8:0] INS_0_0_a2;
wire [10:2] INS_0_0_o2;
wire [10:0] INS_0_0_a3_1;
wire [14:1] INS_0_0_a3_0;
wire [14:1] INS_0_0_1;
wire [0:0] INS_0_0_o2_1;
wire [14:0] INS_0_0_0;
wire [7:0] INS_0_0_a2_1;
wire [3:3] INS_0_i_a3_1;
wire [3:3] INS_0_i_2_1;
wire [3:3] INS_0_i_2;
wire [4:4] INS_0_0_2_1;
wire [11:4] INS_0_0_2;
wire [7:4] INS_0_0_a3_3_0;
wire [0:0] INS_0_0_o2_0;
wire [3:3] INS_0_i_m2;
wire [6:6] INS_0_0_a3_0_0;
wire [11:4] INS_0_0_a3_4;
wire [10:2] INS_0_0_a3_2;
wire [14:7] INS_0_0_a3_3;
wire [0:0] INS_0_0_RNO;
wire [3:3] INS_0_i_a3_0;
wire [3:3] INS_0_i_1;
wire [4:2] INS_0_0_o3;
wire [14:4] INS_0_0_4;
wire VCC ;
wire GND ;
wire N_750_i ;
wire un1_ACCUMULATOR_0_s0_0_cry_0 ;
wire un1_ACCUMULATOR_0_s0_0_cry_1 ;
wire m5_3_Z ;
// @30:103
  SLE \INS_0_dreg[1]  (
	.Q(INSTR_CMD[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:103
  SLE \INS_0_dreg[2]  (
	.Q(INSTR_CMD[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:103
  SLE \INS_0_dreg[3]  (
	.Q(INSTR_SCMD[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_750_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:103
  SLE \INS_0_dreg[4]  (
	.Q(INSTR_SCMD[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:103
  SLE \INS_0_dreg[5]  (
	.Q(INSTR_SCMD[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:103
  SLE \INS_0_dreg[6]  (
	.Q(COREABC_C0_0_APB3master_PADDR_8),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:103
  SLE \INS_0_dreg[7]  (
	.Q(INSTR_DATA[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:103
  SLE \INS_0_dreg[8]  (
	.Q(INSTR_DATA[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:103
  SLE \INS_0_dreg[9]  (
	.Q(INSTR_DATA[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:103
  SLE \INS_0_dreg[10]  (
	.Q(COREABC_C0_0_APB3master_PADDR_0),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:103
  SLE \INS_0_dreg[11]  (
	.Q(COREABC_C0_0_APB3master_PADDR_1),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:103
  SLE \INS_0_dreg[12]  (
	.Q(COREABC_C0_0_APB3master_PADDR_2),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0_a3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:103
  SLE \INS_0_dreg[13]  (
	.Q(COREABC_C0_0_APB3master_PADDR_3),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:103
  SLE \INS_0_dreg[14]  (
	.Q(COREABC_C0_0_APB3master_PADDR_4),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:103
  SLE \INS_0_dreg[15]  (
	.Q(COREABC_C0_0_APB3master_PADDR_5),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @30:103
  SLE \INS_0_dreg[0]  (
	.Q(INSTR_CMD[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INS_0_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:672
  ARI1 \INS_0_dreg_RNIB7U6[7]  (
	.FCO(un1_ACCUMULATOR_0_s0_0_cry_0),
	.S(INS_0_dreg_RNIB7U6_S[7]),
	.Y(INS_0_dreg_RNIB7U6_Y_0),
	.B(INSTR_DATA[0]),
	.C(GND),
	.D(GND),
	.A(ACCUMULATOR[0]),
	.FCI(GND)
);
defparam \INS_0_dreg_RNIB7U6[7] .INIT=20'h555AA;
// @32:672
  ARI1 \INS_0_dreg_RNIOGSD[8]  (
	.FCO(un1_ACCUMULATOR_0_s0_0_cry_1),
	.S(INS_0_dreg_RNIOGSD_S_0),
	.Y(INS_0_dreg_RNIOGSD_Y[8]),
	.B(INSTR_DATA[1]),
	.C(GND),
	.D(GND),
	.A(ACCUMULATOR[1]),
	.FCI(un1_ACCUMULATOR_0_s0_0_cry_0)
);
defparam \INS_0_dreg_RNIOGSD[8] .INIT=20'h555AA;
// @32:672
  ARI1 \INS_0_dreg_RNI7SQK[9]  (
	.FCO(un1_ACCUMULATOR_0_s0_0_cry_2),
	.S(INS_0_dreg_RNI7SQK_S_0),
	.Y(INS_0_dreg_RNI7SQK_Y[9]),
	.B(INSTR_DATA[2]),
	.C(GND),
	.D(GND),
	.A(ACCUMULATOR[2]),
	.FCI(un1_ACCUMULATOR_0_s0_0_cry_1)
);
defparam \INS_0_dreg_RNI7SQK[9] .INIT=20'h555AA;
// @30:103
  CFG4 \INS_0_0_a2_0[1]  (
	.A(SMADDR[4]),
	.B(SMADDR[5]),
	.C(SMADDR[3]),
	.D(SMADDR[2]),
	.Y(INS_0_0_a2_0[1])
);
defparam \INS_0_0_a2_0[1] .INIT=16'h0040;
// @30:103
  CFG3 \INS_0_0_a2[7]  (
	.A(SMADDR[3]),
	.B(SMADDR[2]),
	.C(SMADDR[4]),
	.Y(INS_0_0_a2[7])
);
defparam \INS_0_0_a2[7] .INIT=8'h02;
// @30:103
  CFG4 \INS_0_0_a3_1[6]  (
	.A(SMADDR[0]),
	.B(INS_0_0_o2[6]),
	.C(SMADDR[1]),
	.D(SMADDR[4]),
	.Y(INS_0_0_a3_1[6])
);
defparam \INS_0_0_a3_1[6] .INIT=16'h0020;
// @30:103
  CFG4 \INS_0_0[6]  (
	.A(INS_0_0_a2_0[1]),
	.B(INS_0_0_a2_0[2]),
	.C(INS_0_0_a3_0[6]),
	.D(INS_0_0_1[6]),
	.Y(INS_0_0[6])
);
defparam \INS_0_0[6] .INIT=16'hF8FF;
// @30:103
  CFG4 \INS_0_0_1[6]  (
	.A(INS_0_0_o2_1[0]),
	.B(INS_0_0_0[6]),
	.C(SMADDR[2]),
	.D(INS_0_0_a2_1[2]),
	.Y(INS_0_0_1[6])
);
defparam \INS_0_0_1[6] .INIT=16'h2333;
// @30:103
  CFG3 \INS_0_i_2[3]  (
	.A(INS_0_i_a3_1[3]),
	.B(INS_0_i_2_1[3]),
	.C(INS_0_0_o2[10]),
	.Y(INS_0_i_2[3])
);
defparam \INS_0_i_2[3] .INIT=8'hAB;
// @30:103
  CFG4 \INS_0_i_2_1[3]  (
	.A(SMADDR[4]),
	.B(SMADDR[2]),
	.C(INS_0_0_a2[0]),
	.D(INS_0_0_o2_1[0]),
	.Y(INS_0_i_2_1[3])
);
defparam \INS_0_i_2_1[3] .INIT=16'h3F2A;
// @30:103
  CFG4 \INS_0_0_2[4]  (
	.A(SMADDR[0]),
	.B(INS_0_0_2_1[4]),
	.C(SMADDR[4]),
	.D(SMADDR[3]),
	.Y(INS_0_0_2[4])
);
defparam \INS_0_0_2[4] .INIT=16'h2428;
// @30:103
  CFG3 \INS_0_0_2_1[4]  (
	.A(SMADDR[0]),
	.B(SMADDR[2]),
	.C(SMADDR[1]),
	.Y(INS_0_0_2_1[4])
);
defparam \INS_0_0_2_1[4] .INIT=8'h36;
// @30:103
  CFG2 \INS_0_0_a3_3_0[4]  (
	.A(SMADDR[3]),
	.B(SMADDR[4]),
	.Y(INS_0_0_a3_3_0[4])
);
defparam \INS_0_0_a3_3_0[4] .INIT=4'h8;
// @30:103
  CFG2 \INS_0_0_o2_0[0]  (
	.A(SMADDR[3]),
	.B(SMADDR[5]),
	.Y(INS_0_0_o2_0[0])
);
defparam \INS_0_0_o2_0[0] .INIT=4'hB;
// @30:103
  CFG2 \INS_0_0_o2[6]  (
	.A(SMADDR[2]),
	.B(SMADDR[3]),
	.Y(INS_0_0_o2[6])
);
defparam \INS_0_0_o2[6] .INIT=4'h7;
// @30:103
  CFG2 \INS_0_0_o2[10]  (
	.A(SMADDR[3]),
	.B(SMADDR[5]),
	.Y(INS_0_0_o2[10])
);
defparam \INS_0_0_o2[10] .INIT=4'hE;
// @30:103
  CFG2 \INS_0_0_o2_1[0]  (
	.A(SMADDR[0]),
	.B(SMADDR[1]),
	.Y(INS_0_0_o2_1[0])
);
defparam \INS_0_0_o2_1[0] .INIT=4'hD;
// @30:103
  CFG2 \INS_0_0_o2[8]  (
	.A(SMADDR[2]),
	.B(SMADDR[4]),
	.Y(INS_0_0_o2[8])
);
defparam \INS_0_0_o2[8] .INIT=4'hE;
// @30:103
  CFG2 \INS_0_0_a2_1[2]  (
	.A(SMADDR[3]),
	.B(SMADDR[4]),
	.Y(INS_0_0_a2_1[2])
);
defparam \INS_0_0_a2_1[2] .INIT=4'h4;
// @30:103
  CFG2 \INS_0_0_a2_0[0]  (
	.A(SMADDR[2]),
	.B(SMADDR[4]),
	.Y(INS_0_0_a2_0[0])
);
defparam \INS_0_0_a2_0[0] .INIT=4'h2;
// @30:103
  CFG2 \INS_0_0_a2[0]  (
	.A(SMADDR[0]),
	.B(SMADDR[1]),
	.Y(INS_0_0_a2[0])
);
defparam \INS_0_0_a2[0] .INIT=4'h4;
// @30:103
  CFG2 \INS_0_0_a2[8]  (
	.A(SMADDR[0]),
	.B(SMADDR[1]),
	.Y(INS_0_0_a2[8])
);
defparam \INS_0_0_a2[8] .INIT=4'h1;
// @30:103
  CFG2 \INS_0_0_a2_0[2]  (
	.A(SMADDR[0]),
	.B(SMADDR[1]),
	.Y(INS_0_0_a2_0[2])
);
defparam \INS_0_0_a2_0[2] .INIT=4'h8;
// @30:103
  CFG3 \INS_0_i_m2[3]  (
	.A(SMADDR[3]),
	.B(SMADDR[1]),
	.C(SMADDR[5]),
	.Y(INS_0_i_m2[3])
);
defparam \INS_0_i_m2[3] .INIT=8'hCA;
// @30:103
  CFG3 \INS_0_0_a3_0_1[10]  (
	.A(SMADDR[4]),
	.B(SMADDR[3]),
	.C(SMADDR[2]),
	.Y(INS_0_0_a3_3_0[7])
);
defparam \INS_0_0_a3_0_1[10] .INIT=8'h08;
// @30:103
  CFG2 \INS_0_0_a3_0_0[10]  (
	.A(INS_0_0_a2_0[0]),
	.B(INS_0_0_o2[10]),
	.Y(INS_0_0_a3_0[10])
);
defparam \INS_0_0_a3_0_0[10] .INIT=4'h8;
// @30:103
  CFG4 \INS_0_0_a3_0_0[6]  (
	.A(SMADDR[1]),
	.B(SMADDR[4]),
	.C(SMADDR[0]),
	.D(SMADDR[2]),
	.Y(INS_0_0_a3_0_0[6])
);
defparam \INS_0_0_a3_0_0[6] .INIT=16'h0102;
  CFG4 m5_3 (
	.A(SMADDR[3]),
	.B(SMADDR[2]),
	.C(SMADDR[1]),
	.D(SMADDR[4]),
	.Y(m5_3_Z)
);
defparam m5_3.INIT=16'h2000;
// @30:103
  CFG4 \INS_0_0_a3[1]  (
	.A(SMADDR[4]),
	.B(SMADDR[1]),
	.C(SMADDR[0]),
	.D(SMADDR[3]),
	.Y(INS_0_0_a3[1])
);
defparam \INS_0_0_a3[1] .INIT=16'hC400;
// @30:103
  CFG2 \INS_0_0_a2_1[7]  (
	.A(INS_0_0_a2[8]),
	.B(SMADDR[2]),
	.Y(INS_0_0_a2_1[7])
);
defparam \INS_0_0_a2_1[7] .INIT=4'h8;
// @30:103
  CFG2 \INS_0_0_a2_1[0]  (
	.A(INS_0_0_o2[6]),
	.B(SMADDR[4]),
	.Y(INS_0_0_a2_1[0])
);
defparam \INS_0_0_a2_1[0] .INIT=4'h4;
// @30:103
  CFG3 \INS_0_0_a3_0[7]  (
	.A(SMADDR[5]),
	.B(SMADDR[3]),
	.C(SMADDR[0]),
	.Y(INS_0_0_a3_0[7])
);
defparam \INS_0_0_a3_0[7] .INIT=8'h80;
// @30:103
  CFG4 \INS_0_0_a3_0[1]  (
	.A(SMADDR[0]),
	.B(SMADDR[1]),
	.C(INS_0_0_o2[10]),
	.D(SMADDR[2]),
	.Y(INS_0_0_a3_0[1])
);
defparam \INS_0_0_a3_0[1] .INIT=16'h030A;
// @30:103
  CFG4 \INS_0_0_0[14]  (
	.A(SMADDR[0]),
	.B(SMADDR[4]),
	.C(INS_0_0_a2_1[2]),
	.D(SMADDR[2]),
	.Y(INS_0_0_0[14])
);
defparam \INS_0_0_0[14] .INIT=16'h50DC;
// @30:103
  CFG4 \INS_0_0_1[4]  (
	.A(SMADDR[2]),
	.B(SMADDR[5]),
	.C(INS_0_0_a2_0[2]),
	.D(INS_0_0_a3_3_0[4]),
	.Y(INS_0_0_1[4])
);
defparam \INS_0_0_1[4] .INIT=16'hF020;
  CFG3 m5 (
	.A(SMADDR[0]),
	.B(m5_3_Z),
	.C(SMADDR[5]),
	.Y(INSTRUCTION[29])
);
defparam m5.INIT=8'h04;
// @30:103
  CFG3 \INS_0_0_a2[4]  (
	.A(INS_0_0_o2[8]),
	.B(SMADDR[5]),
	.C(INS_0_0_o2_1[0]),
	.Y(INS_0_0_a2[4])
);
defparam \INS_0_0_a2[4] .INIT=8'h01;
// @30:103
  CFG3 \INS_0_0_a3_4[11]  (
	.A(SMADDR[1]),
	.B(INS_0_0_o2_0[0]),
	.C(INS_0_0_a2_0[0]),
	.Y(INS_0_0_a3_4[11])
);
defparam \INS_0_0_a3_4[11] .INIT=8'h10;
// @30:103
  CFG3 \INS_0_0_a3_2[8]  (
	.A(INS_0_0_a2[8]),
	.B(SMADDR[5]),
	.C(INS_0_0_a2[7]),
	.Y(INS_0_0_a3_2[8])
);
defparam \INS_0_0_a3_2[8] .INIT=8'h20;
// @30:103
  CFG3 \INS_0_0_a3[8]  (
	.A(INS_0_0_o2[8]),
	.B(SMADDR[3]),
	.C(INS_0_0_a2[0]),
	.Y(INS_0_0_a3[8])
);
defparam \INS_0_0_a3[8] .INIT=8'h80;
// @30:103
  CFG2 \INS_0_0_a3_3[7]  (
	.A(INS_0_0_a2[0]),
	.B(INS_0_0_a3_3_0[7]),
	.Y(INS_0_0_a3_3[7])
);
defparam \INS_0_0_a3_3[7] .INIT=4'h8;
// @30:103
  CFG4 \INS_0_0_a3[7]  (
	.A(SMADDR[0]),
	.B(SMADDR[1]),
	.C(INS_0_0_a2_1[2]),
	.D(SMADDR[2]),
	.Y(INS_0_0_a3[7])
);
defparam \INS_0_0_a3[7] .INIT=16'h8020;
// @30:103
  CFG3 \INS_0_0_a3_0[2]  (
	.A(INS_0_0_a2_0[2]),
	.B(INS_0_0_o2[8]),
	.C(INS_0_0_o2[10]),
	.Y(INS_0_0_a3_0[2])
);
defparam \INS_0_0_a3_0[2] .INIT=8'h02;
// @30:103
  CFG3 \INS_0_0_a3_1[0]  (
	.A(INS_0_0_o2[8]),
	.B(SMADDR[3]),
	.C(INS_0_0_o2_1[0]),
	.Y(INS_0_0_a3_1[0])
);
defparam \INS_0_0_a3_1[0] .INIT=8'h01;
// @30:103
  CFG3 \INS_0_0_a3_4[4]  (
	.A(INS_0_0_o2[10]),
	.B(SMADDR[2]),
	.C(INS_0_0_a2[0]),
	.Y(INS_0_0_a3_4[4])
);
defparam \INS_0_0_a3_4[4] .INIT=8'h10;
// @30:103
  CFG3 \INS_0_0_a3_3[14]  (
	.A(SMADDR[2]),
	.B(INS_0_0_o2[10]),
	.C(INS_0_0_a2[8]),
	.Y(INS_0_0_a3_3[14])
);
defparam \INS_0_0_a3_3[14] .INIT=8'h10;
  CFG4 \INS_0_0_RNO[0]  (
	.A(INS_0_0_o2[10]),
	.B(INS_0_0_a2[8]),
	.C(INS_0_0_a2_0[2]),
	.D(INS_0_0_a2_0[0]),
	.Y(INS_0_0_RNO[0])
);
defparam \INS_0_0_RNO[0] .INIT=16'h5400;
// @30:103
  CFG3 \INS_0_0_o2[2]  (
	.A(INS_0_0_o2[8]),
	.B(INS_0_0_a2_1[0]),
	.C(INS_0_0_o2_0[0]),
	.Y(INS_0_0_o2[2])
);
defparam \INS_0_0_o2[2] .INIT=8'hCD;
// @30:103
  CFG3 \INS_0_0_a3_0[14]  (
	.A(SMADDR[2]),
	.B(INS_0_0_o2_1[0]),
	.C(SMADDR[3]),
	.Y(INS_0_0_a3_0[14])
);
defparam \INS_0_0_a3_0[14] .INIT=8'h02;
// @30:103
  CFG3 \INS_0_0_a3_2[10]  (
	.A(INS_0_0_o2_1[0]),
	.B(SMADDR[2]),
	.C(INS_0_0_o2[10]),
	.Y(INS_0_0_a3_2[10])
);
defparam \INS_0_0_a3_2[10] .INIT=8'h04;
// @30:103
  CFG2 \INS_0_0_a3_1[9]  (
	.A(INS_0_0_a2_1[7]),
	.B(INS_0_0_a2_1[2]),
	.Y(INS_0_0_a3_1[9])
);
defparam \INS_0_0_a3_1[9] .INIT=4'h8;
// @30:103
  CFG4 \INS_0_0_a3_0[8]  (
	.A(INS_0_0_a2[8]),
	.B(INS_0_0_o2_0[0]),
	.C(INS_0_0_o2[8]),
	.D(INS_0_0_a2_0[2]),
	.Y(INS_0_0_a3_0[8])
);
defparam \INS_0_0_a3_0[8] .INIT=16'h0001;
// @30:103
  CFG3 \INS_0_0_a3_0[6]  (
	.A(INS_0_0_a2[0]),
	.B(SMADDR[2]),
	.C(INS_0_0_a2_1[2]),
	.Y(INS_0_0_a3_0[6])
);
defparam \INS_0_0_a3_0[6] .INIT=8'h20;
// @30:103
  CFG4 \INS_0_i_a3_1[3]  (
	.A(INS_0_0_a2[8]),
	.B(INS_0_0_a2_0[2]),
	.C(SMADDR[2]),
	.D(INS_0_0_a2_1[2]),
	.Y(INS_0_i_a3_1[3])
);
defparam \INS_0_i_a3_1[3] .INIT=16'h0E00;
// @30:103
  CFG4 \INS_0_i_a3_0[3]  (
	.A(SMADDR[5]),
	.B(SMADDR[0]),
	.C(INS_0_0_a2_0[0]),
	.D(INS_0_0_o2_1[0]),
	.Y(INS_0_i_a3_0[3])
);
defparam \INS_0_i_a3_0[3] .INIT=16'h80F0;
// @30:103
  CFG3 \INS_0_0_a3_2[2]  (
	.A(SMADDR[5]),
	.B(INS_0_0_a2[8]),
	.C(INS_0_0_a2_0[0]),
	.Y(INS_0_0_a3_2[2])
);
defparam \INS_0_0_a3_2[2] .INIT=8'h80;
// @30:103
  CFG4 \INS_0_0_a3_1[1]  (
	.A(SMADDR[0]),
	.B(INS_0_0_a2_0[0]),
	.C(SMADDR[5]),
	.D(SMADDR[3]),
	.Y(INS_0_0_a3_1[1])
);
defparam \INS_0_0_a3_1[1] .INIT=16'h8C80;
  CFG4 m8 (
	.A(SMADDR[3]),
	.B(SMADDR[4]),
	.C(SMADDR[2]),
	.D(SMADDR[0]),
	.Y(INSTRUCTION[30])
);
defparam m8.INIT=16'hD000;
// @30:103
  CFG4 \INS_0_0_0[2]  (
	.A(INS_0_0_a2_0[2]),
	.B(INS_0_0_a3_0[2]),
	.C(SMADDR[2]),
	.D(INS_0_0_a2_1[2]),
	.Y(INS_0_0_0[2])
);
defparam \INS_0_0_0[2] .INIT=16'hECCC;
// @30:103
  CFG4 \INS_0_0_0[10]  (
	.A(INS_0_0_a2[8]),
	.B(INS_0_0_a3_3_0[7]),
	.C(INS_0_0_a3_0[10]),
	.D(INS_0_0_a2_0[2]),
	.Y(INS_0_0_0[10])
);
defparam \INS_0_0_0[10] .INIT=16'hFC88;
// @30:103
  CFG4 \INS_0_0_1[14]  (
	.A(SMADDR[5]),
	.B(SMADDR[3]),
	.C(INS_0_0_a2_0[2]),
	.D(INS_0_0_0[14]),
	.Y(INS_0_0_1[14])
);
defparam \INS_0_0_1[14] .INIT=16'hFF40;
// @30:103
  CFG4 \INS_0_0_0[6]  (
	.A(SMADDR[3]),
	.B(SMADDR[5]),
	.C(INS_0_0_a3_1[6]),
	.D(INS_0_0_a3_0_0[6]),
	.Y(INS_0_0_0[6])
);
defparam \INS_0_0_0[6] .INIT=16'hF2F0;
// @30:103
  CFG4 \INS_0_0_1[11]  (
	.A(SMADDR[4]),
	.B(SMADDR[1]),
	.C(INS_0_0_o2_1[0]),
	.D(INS_0_0_o2[6]),
	.Y(INS_0_0_1[11])
);
defparam \INS_0_0_1[11] .INIT=16'h0A88;
// @30:103
  CFG3 \INS_0_0_0[11]  (
	.A(INS_0_0_a3_4[11]),
	.B(INS_0_0_o2[6]),
	.C(INS_0_0_a2[0]),
	.Y(INS_0_0_0[11])
);
defparam \INS_0_0_0[11] .INIT=8'hBA;
// @30:103
  CFG4 \INS_0_i_1[3]  (
	.A(SMADDR[0]),
	.B(INS_0_i_m2[3]),
	.C(INS_0_0_o2[8]),
	.D(INS_0_i_a3_0[3]),
	.Y(INS_0_i_1[3])
);
defparam \INS_0_i_1[3] .INIT=16'hFF04;
// @30:103
  CFG4 \INS_0_0_2[7]  (
	.A(SMADDR[5]),
	.B(INS_0_0_a2[7]),
	.C(INS_0_0_a2_0[2]),
	.D(INS_0_0_a2_1[7]),
	.Y(INS_0_0_2[7])
);
defparam \INS_0_0_2[7] .INIT=16'hEAC0;
// @30:103
  CFG4 \INS_0_0_1[7]  (
	.A(SMADDR[0]),
	.B(INS_0_0_o2[10]),
	.C(INS_0_0_o2[8]),
	.D(INS_0_0_a3_3[7]),
	.Y(INS_0_0_1[7])
);
defparam \INS_0_0_1[7] .INIT=16'hFF01;
// @30:103
  CFG4 \INS_0_0_1[8]  (
	.A(INS_0_0_o2_1[0]),
	.B(INS_0_0_a3_2[8]),
	.C(SMADDR[2]),
	.D(INS_0_0_a2_1[2]),
	.Y(INS_0_0_1[8])
);
defparam \INS_0_0_1[8] .INIT=16'hCDCC;
// @30:103
  CFG4 \INS_0_0_0[9]  (
	.A(INS_0_0_a2_0[2]),
	.B(INS_0_0_o2[10]),
	.C(INS_0_0_a3_3[7]),
	.D(INS_0_0_a2_0[0]),
	.Y(INS_0_0_0[9])
);
defparam \INS_0_0_0[9] .INIT=16'hF2F0;
// @30:103
  CFG4 \INS_0_0_0[0]  (
	.A(INS_0_0_o2_0[0]),
	.B(INS_0_0_a2[0]),
	.C(INS_0_0_o2[8]),
	.D(INS_0_0_a3_1[0]),
	.Y(INS_0_0_0[0])
);
defparam \INS_0_0_0[0] .INIT=16'hFF08;
// @30:103
  CFG4 \INS_0_0_o3[4]  (
	.A(SMADDR[5]),
	.B(INS_0_0_a2[0]),
	.C(INS_0_0_a2_0[0]),
	.D(INS_0_0_a2[4]),
	.Y(INS_0_0_o3[4])
);
defparam \INS_0_0_o3[4] .INIT=16'hFF80;
// @30:103
  CFG4 \INS_0_0_a3[11]  (
	.A(INS_0_0_a2[0]),
	.B(INS_0_0_o2_1[0]),
	.C(SMADDR[5]),
	.D(INS_0_0_a2[7]),
	.Y(INS_0_0_a3[11])
);
defparam \INS_0_0_a3[11] .INIT=16'hBE00;
// @30:103
  CFG2 \INS_0_0_a3_1[10]  (
	.A(INS_0_0_o2_1[0]),
	.B(INS_0_0_a2_0[1]),
	.Y(INS_0_0_a3_1[10])
);
defparam \INS_0_0_a3_1[10] .INIT=4'h4;
// @30:103
  CFG2 \INS_0_0_a3[2]  (
	.A(INS_0_0_o2[2]),
	.B(INS_0_0_a2[0]),
	.Y(INS_0_0_a3[2])
);
defparam \INS_0_0_a3[2] .INIT=4'h8;
// @30:103
  CFG4 \INS_0_0_1[1]  (
	.A(SMADDR[4]),
	.B(INS_0_0_a3[1]),
	.C(INS_0_0_o2[6]),
	.D(INS_0_0_a3_0[1]),
	.Y(INS_0_0_1[1])
);
defparam \INS_0_0_1[1] .INIT=16'hFFEC;
// @30:103
  CFG3 \INS_0_0_2[11]  (
	.A(SMADDR[3]),
	.B(INS_0_0_a3[11]),
	.C(INS_0_0_a2_1[7]),
	.Y(INS_0_0_2[11])
);
defparam \INS_0_0_2[11] .INIT=8'hDC;
// @30:103
  CFG4 \INS_0_0_4[4]  (
	.A(SMADDR[5]),
	.B(INS_0_0_2[4]),
	.C(INS_0_0_a2[8]),
	.D(INS_0_0_a2_0[0]),
	.Y(INS_0_0_4[4])
);
defparam \INS_0_0_4[4] .INIT=16'hDCCC;
// @30:103
  CFG4 \INS_0_0[0]  (
	.A(INS_0_0_a2_1[0]),
	.B(INS_0_0_o2_1[0]),
	.C(INS_0_0_0[0]),
	.D(INS_0_0_RNO[0]),
	.Y(INS_0_0[0])
);
defparam \INS_0_0[0] .INIT=16'hFFF2;
// @30:103
  CFG4 \INS_0_0_o3[2]  (
	.A(INS_0_0_o2[8]),
	.B(INS_0_0_a3_1[10]),
	.C(SMADDR[5]),
	.D(INS_0_0_a2[8]),
	.Y(INS_0_0_o3[2])
);
defparam \INS_0_0_o3[2] .INIT=16'hCDCC;
// @30:103
  CFG4 \INS_0_0[15]  (
	.A(INS_0_0_a2[8]),
	.B(INS_0_0_o2_0[0]),
	.C(INS_0_0_a3[2]),
	.D(INS_0_0_a2_0[0]),
	.Y(INS_0_0[15])
);
defparam \INS_0_0[15] .INIT=16'hF2F0;
// @30:103
  CFG4 \INS_0_0[5]  (
	.A(INS_0_0_o2_0[0]),
	.B(INS_0_0_a2_0[2]),
	.C(INS_0_0_o2[8]),
	.D(INS_0_0_o3[4]),
	.Y(INS_0_0[5])
);
defparam \INS_0_0[5] .INIT=16'hFF04;
// @30:103
  CFG4 \INS_0_0_4[14]  (
	.A(INS_0_0_a3_3[14]),
	.B(INS_0_0_a3_0[14]),
	.C(INS_0_0_1[14]),
	.D(INS_0_0_a3_1[1]),
	.Y(INS_0_0_4[14])
);
defparam \INS_0_0_4[14] .INIT=16'hFFFE;
// @30:103
  CFG4 \INS_0_0[9]  (
	.A(INS_0_0_o2_1[0]),
	.B(INS_0_0_0[9]),
	.C(INS_0_0_a3_1[9]),
	.D(INS_0_0_o2[2]),
	.Y(INS_0_0[9])
);
defparam \INS_0_0[9] .INIT=16'hFDFC;
// @30:103
  CFG4 \INS_0_0[8]  (
	.A(INS_0_0_a3_0[8]),
	.B(INS_0_0_a3[8]),
	.C(INS_0_0_1[8]),
	.D(INS_0_0_a3_0[2]),
	.Y(INS_0_0[8])
);
defparam \INS_0_0[8] .INIT=16'hFFFE;
// @30:103
  CFG4 \INS_0_0[7]  (
	.A(INS_0_0_a3[7]),
	.B(INS_0_0_a3_0[7]),
	.C(INS_0_0_2[7]),
	.D(INS_0_0_1[7]),
	.Y(INS_0_0[7])
);
defparam \INS_0_0[7] .INIT=16'hFFFE;
// @30:103
  CFG4 \INS_0_0[4]  (
	.A(INS_0_0_4[4]),
	.B(INS_0_0_o3[4]),
	.C(INS_0_0_a3_4[4]),
	.D(INS_0_0_1[4]),
	.Y(INS_0_0[4])
);
defparam \INS_0_0[4] .INIT=16'hFFFE;
// @30:103
  CFG4 \INS_0_0[13]  (
	.A(INS_0_0_a2[8]),
	.B(INS_0_0_o2_0[0]),
	.C(INS_0_0_o3[2]),
	.D(INS_0_0_a2_0[0]),
	.Y(INS_0_0[13])
);
defparam \INS_0_0[13] .INIT=16'hF2F0;
// @30:103
  CFG4 \INS_0_0[1]  (
	.A(INS_0_0_a3_1[1]),
	.B(INS_0_0_1[1]),
	.C(SMADDR[0]),
	.D(INS_0_0_a2_0[1]),
	.Y(INS_0_0[1])
);
defparam \INS_0_0[1] .INIT=16'hEFEE;
// @30:103
  CFG3 \INS_0_0[14]  (
	.A(INS_0_0_4[14]),
	.B(SMADDR[1]),
	.C(INS_0_0_a2_0[1]),
	.Y(INS_0_0[14])
);
defparam \INS_0_0[14] .INIT=8'hBA;
// @30:103
  CFG4 \INS_0_0[11]  (
	.A(INS_0_0_1[11]),
	.B(INS_0_0_a3_0[6]),
	.C(INS_0_0_0[11]),
	.D(INS_0_0_2[11]),
	.Y(INS_0_0[11])
);
defparam \INS_0_0[11] .INIT=16'hFFFE;
// @30:103
  CFG4 \INS_0_0[10]  (
	.A(INS_0_0_a3_1[10]),
	.B(INS_0_0_a3_2[10]),
	.C(INS_0_0_a3[2]),
	.D(INS_0_0_0[10]),
	.Y(INS_0_0[10])
);
defparam \INS_0_0[10] .INIT=16'hFFFE;
// @30:103
  CFG4 \INS_0_0[2]  (
	.A(INS_0_0_o3[2]),
	.B(INS_0_0_a3[2]),
	.C(INS_0_0_a3_2[2]),
	.D(INS_0_0_0[2]),
	.Y(INS_0_0[2])
);
defparam \INS_0_0[2] .INIT=16'hFFFE;
// @30:103
  CFG4 \INS_0_dreg_RNO[3]  (
	.A(SMADDR[0]),
	.B(INS_0_i_2[3]),
	.C(INS_0_i_1[3]),
	.D(INS_0_0_o2[2]),
	.Y(N_750_i)
);
defparam \INS_0_dreg_RNO[3] .INIT=16'h0203;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0_COREABC_C0_0_INSTRUCTIONS */

module COREABC_C0_COREABC_C0_0_COREABC (
  COREABC_C0_0_APB3master_PADDR_8,
  COREABC_C0_0_APB3master_PADDR_0,
  COREABC_C0_0_APB3master_PADDR_5,
  COREABC_C0_0_APB3master_PADDR_4,
  COREABC_C0_0_APB3master_PADDR_3,
  COREABC_C0_0_APB3master_PADDR_2,
  COREABC_C0_0_APB3master_PADDR_1,
  COREABC_C0_0_APB3master_PWDATA,
  PWDATA_M_i_m4_0,
  INSTR_SCMD,
  Board_J7_c_0,
  N_288,
  N_289,
  N_291,
  N_294,
  N_292,
  N_295,
  N_293,
  N_290,
  Nokia5110_Driver_0_driver_busy,
  N_80,
  N_66,
  N_65,
  Delta_Sigma_Converter_0_INT,
  COREABC_C0_0_APB3master_PENABLE,
  AND2_0_Y,
  COREABC_C0_0_APB3master_PSELx,
  FCCC_C0_0_GL0
)
;
output COREABC_C0_0_APB3master_PADDR_8 ;
output COREABC_C0_0_APB3master_PADDR_0 ;
output COREABC_C0_0_APB3master_PADDR_5 ;
output COREABC_C0_0_APB3master_PADDR_4 ;
output COREABC_C0_0_APB3master_PADDR_3 ;
output COREABC_C0_0_APB3master_PADDR_2 ;
output COREABC_C0_0_APB3master_PADDR_1 ;
output [7:3] COREABC_C0_0_APB3master_PWDATA ;
output PWDATA_M_i_m4_0 ;
output [1:0] INSTR_SCMD ;
output Board_J7_c_0 ;
input N_288 ;
input N_289 ;
input N_291 ;
input N_294 ;
input N_292 ;
input N_295 ;
input N_293 ;
input N_290 ;
input Nokia5110_Driver_0_driver_busy ;
output N_80 ;
output N_66 ;
output N_65 ;
input Delta_Sigma_Converter_0_INT ;
output COREABC_C0_0_APB3master_PENABLE ;
input AND2_0_Y ;
output COREABC_C0_0_APB3master_PSELx ;
input FCCC_C0_0_GL0 ;
wire COREABC_C0_0_APB3master_PADDR_8 ;
wire COREABC_C0_0_APB3master_PADDR_0 ;
wire COREABC_C0_0_APB3master_PADDR_5 ;
wire COREABC_C0_0_APB3master_PADDR_4 ;
wire COREABC_C0_0_APB3master_PADDR_3 ;
wire COREABC_C0_0_APB3master_PADDR_2 ;
wire COREABC_C0_0_APB3master_PADDR_1 ;
wire PWDATA_M_i_m4_0 ;
wire Board_J7_c_0 ;
wire N_288 ;
wire N_289 ;
wire N_291 ;
wire N_294 ;
wire N_292 ;
wire N_295 ;
wire N_293 ;
wire N_290 ;
wire Nokia5110_Driver_0_driver_busy ;
wire N_80 ;
wire N_66 ;
wire N_65 ;
wire Delta_Sigma_Converter_0_INT ;
wire COREABC_C0_0_APB3master_PENABLE ;
wire AND2_0_Y ;
wire COREABC_C0_0_APB3master_PSELx ;
wire FCCC_C0_0_GL0 ;
wire [1:0] ICYCLE;
wire [1:0] ICYCLE_i;
wire [3:0] STKPTR;
wire [3:0] STKPTR_11;
wire [7:0] ACCUMULATOR;
wire [7:0] ACCUM_NEXT;
wire [4:0] INSTR_DATA;
wire [30:29] INSTRUCTION;
wire [0:0] ICYCLE_ns;
wire [5:0] SMADDR;
wire [5:0] SMADDR_s;
wire [5:0] RAMWDATA_5;
wire [0:0] SMADDR_RNISRVJ_Y;
wire [1:1] SMADDR_RNISITU_Y;
wire [2:2] SMADDR_RNITAR91_Y;
wire [3:3] SMADDR_RNIV3PK1_Y;
wire [5:5] RAMWDATA_RNO_FCO;
wire [5:5] RAMWDATA_RNO_Y;
wire [4:4] SMADDR_RNI2UMV1_Y;
wire [0:0] SMADDR_cry_cy_S;
wire [0:0] SMADDR_cry_cy_Y;
wire [4:0] SMADDR_cry;
wire [4:0] SMADDR_cry_Y;
wire [0:0] SMADDR_13;
wire [5:5] SMADDR_s_FCO;
wire [5:5] SMADDR_s_Y;
wire [3:3] INSTR_DATA_RNIUS0O_S;
wire [3:3] INSTR_DATA_RNIUS0O_Y;
wire [4:4] INSTR_DATA_RNINV6R_S;
wire [4:4] INSTR_DATA_RNINV6R_Y;
wire [5:5] ACCUMULATOR_RNI0H6U_S;
wire [5:5] ACCUMULATOR_RNI0H6U_Y;
wire [7:7] un1_ACCUMULATOR_m_1_RNO_FCO;
wire [7:7] un1_ACCUMULATOR_m_1_RNO_S;
wire [7:7] un1_ACCUMULATOR_m_1_RNO_Y;
wire [4:4] INSTR_DATA_RNIRLC11_S;
wire [4:4] INSTR_DATA_RNIRLC11_Y;
wire [7:0] RD_r0c0;
wire [7:0] RD_r1c0;
wire [2:0] INSTR_CMD;
wire [2:2] INSTR_SCMD_Z;
wire [5:5] RAMADDR_0_o3;
wire [3:3] STKPTR_11_1;
wire [7:5] ACCUM_NEXT_m2_1;
wire [7:0] ACCUM_NEXT_m2;
wire [6:0] RAMRDATA;
wire [7:0] ACCUM_IN;
wire [7:0] un1_ACCUMULATOR_m;
wire [4:1] ACCUM_NEXT_m5_1_Z_Z;
wire [6:0] ACCUM_NEXT_m5;
wire [4:4] ALUOUT_3_0_m3;
wire [7:0] un1_ACCUMULATOR_m_1_Z_Z;
wire [8:8] INS_0_dreg_RNIOGSD_S;
wire [9:9] INS_0_dreg_RNI7SQK_S;
wire [7:0] ACCUM_NEXT_m4;
wire [7:7] ACCUM_NEXT_m6_1;
wire [7:6] ACCUM_NEXT_m6;
wire [6:5] ALUOUT_2;
wire [6:5] ACCUM_NEXT_m5_d;
wire [6:1] un1_ACCUMULATOR0_s1;
wire [7:7] INS_0_dreg_RNIB7U6_Y;
wire [0:0] msel_1_i;
wire [5:3] RAMWDATA;
wire [4:1] RAMWDATA_i_m4;
wire [6:0] ACCUM_NEXT_m0;
wire [5:1] RAMADDR;
wire [0:0] RAMADDR_i_m4;
wire [6:0] ACCUM_NEXT_m1;
wire [0:0] ACCUM_NEXT_m3;
wire [5:0] ACCUM_NEXT_d;
wire RSTSYNC2_Z ;
wire GND ;
wire VCC ;
wire un1_stbaccum_Z ;
wire STD_ACCUM_ZERO_Z ;
wire un1_std_accum_zero_Z ;
wire un1_isr_Z ;
wire ISR_ACCUM_ZERO_Z ;
wire un4_isr_Z ;
wire STD_ACCUM_NEG_Z ;
wire ISR_ACCUM_NEG_Z ;
wire DOJMP_Z ;
wire un1_ICYCLE_8_i ;
wire ISR_Z ;
wire un1_DOISR_0_sqmuxa_Z ;
wire DOISR_Z ;
wire un1_ICYCLE_4_i ;
wire m7 ;
wire PSELI_5 ;
wire STBACCUM_Z ;
wire STBACCUM_4 ;
wire STBFLAG_Z ;
wire STBFLAG_5 ;
wire STBRAM_Z ;
wire STBRAM_7 ;
wire RSTSYNC1_Z ;
wire ICYCLE_1_sqmuxa ;
wire un1_ICYCLE_2_i ;
wire RAMWDATA_5_cry_0_cy ;
wire DOISR_RNIT529_S ;
wire DOISR_RNIT529_Y ;
wire RAMWDATA_5_cry_0 ;
wire RAMWDATA_5_cry_1 ;
wire RAMWDATA_5_cry_2 ;
wire RAMWDATA_5_cry_3 ;
wire RAMWDATA_5_cry_4 ;
wire SMADDR_cry_cy ;
wire N_39_i ;
wire N_37_i ;
wire N_35_i ;
wire N_69_i_0 ;
wire N_33_i ;
wire un1_ACCUMULATOR_0_s0_0_cry_3 ;
wire un1_ACCUMULATOR_0_s0_0_cry_2 ;
wire un1_ACCUMULATOR_0_s0_0_cry_4 ;
wire un1_ACCUMULATOR_0_s0_0_cry_5 ;
wire un1_ACCUMULATOR_0_s0_0_cry_6 ;
wire un1_ACCUMULATOR_m_0_cry_0_Z ;
wire un1_ACCUMULATOR_m_0_cry_0_S ;
wire un1_ACCUMULATOR_m_0_cry_0_Y ;
wire ADDR7_q ;
wire un1_ACCUMULATOR_m_0_cry_1_Z ;
wire un1_ACCUMULATOR_m_0_cry_1_S ;
wire un1_ACCUMULATOR_m_0_cry_1_Y ;
wire un1_ACCUMULATOR_m_0_cry_2_Z ;
wire un1_ACCUMULATOR_m_0_cry_2_S ;
wire un1_ACCUMULATOR_m_0_cry_2_Y ;
wire un1_ACCUMULATOR_m_0_cry_3_Z ;
wire un1_ACCUMULATOR_m_0_cry_3_S ;
wire un1_ACCUMULATOR_m_0_cry_3_Y ;
wire un1_ACCUMULATOR_m_0_cry_4_Z ;
wire un1_ACCUMULATOR_m_0_cry_4_S ;
wire un1_ACCUMULATOR_m_0_cry_4_Y ;
wire un1_ACCUMULATOR_m_0_cry_5_Z ;
wire un1_ACCUMULATOR_m_0_cry_5_S ;
wire un1_ACCUMULATOR_m_0_cry_5_Y ;
wire un1_ACCUMULATOR_m_0_s_7_FCO ;
wire un1_ACCUMULATOR_m_0_s_7_S ;
wire un1_ACCUMULATOR_m_0_s_7_Y ;
wire un1_ACCUMULATOR_m_0_cry_6_Z ;
wire un1_ACCUMULATOR_m_0_cry_6_S ;
wire un1_ACCUMULATOR_m_0_cry_6_Y ;
wire STKPTR_1_sqmuxa_1_Z ;
wire un1_DOISR_0_sqmuxa_1_Z ;
wire un1_STBRAM_5_sqmuxa_Z ;
wire ALUOUT_6_sqmuxa_0_a2_1_Z ;
wire un3_readram_Z ;
wire ACCUM_NEXT_sm3 ;
wire un1_instr_cmd ;
wire N_86 ;
wire N_116_i ;
wire STKPTR_2_sqmuxa_Z ;
wire ACCUM_NEXT_sm0 ;
wire un1_accum_next8_Z ;
wire ACCUM_NEXT_m5_1_Z ;
wire ACCUM_NEXT_m5_5_Z ;
wire ACCUM_NEXT_m5_9_Z ;
wire ACCUM_NEXT_m5_13_Z ;
wire un1_ACCUMULATOR_m_29_Z ;
wire un3_readram_0_Z ;
wire aluout32_0_Z ;
wire N_169 ;
wire un1_ACCUMULATOR_m_25_Z ;
wire un1_ACCUMULATOR_m_5_Z ;
wire un1_ACCUMULATOR_m_1_Z ;
wire un1_ACCUMULATOR_m_9_Z ;
wire un1_ACCUMULATOR_m_8_Z ;
wire un1_ACCUMULATOR_m_13_Z ;
wire un1_ACCUMULATOR_m_17_Z ;
wire un1_ACCUMULATOR_m_21_Z ;
wire ACCUM_NEXT_m5s4_Z ;
wire ALUOUT_6_sqmuxa ;
wire SHIFTMSB ;
wire un1_initdone_i ;
wire un6_readram_Z ;
wire CO1 ;
wire un3_pready_m_i ;
wire flagvalue_1 ;
wire flags_Z ;
wire un34_nvmready_Z ;
wire N_149 ;
wire STBRAM_4_sqmuxa_2_Z ;
wire N_11_mux_2 ;
wire USE_ACC_1_Z ;
wire ACCUM_NEG_Z ;
wire ACCUM_ZERO_Z ;
wire DOJMP_1_sqmuxa_0_Z ;
wire ISR_1_sqmuxa_0_Z ;
wire i5_mux ;
wire un1_ACCUMULATOR_0_d1_c4 ;
wire un1_ACCUMULATOR_0_d1_c3 ;
wire ISR_1_sqmuxa_1_Z ;
wire SHIFTLSB ;
wire N_163_i ;
wire N_11_mux ;
wire SMADDR_3_sqmuxa_Z ;
wire STBRAM_5_sqmuxa_Z ;
wire STKPTR_0_sqmuxa_Z ;
wire flagvalue_1_0_0_1_Z ;
wire i4_mux ;
wire STBFLAG_5_d1 ;
wire STBFLAG_1_m ;
wire N_77 ;
wire ISR_1_sqmuxa_Z ;
wire N_171 ;
wire N_15_mux ;
wire un1_ACCUMULATOR_0_d1_ac0_11_Z ;
wire un1_STBRAM_4_sqmuxa_Z ;
wire STKPTR_1_sqmuxa_Z ;
wire ACCUM_NEXT_m5s4_1_0_Z ;
wire N_49_i_0 ;
wire N_230 ;
wire un1_std_accum_zero_0_Z ;
wire un1_std_accum_zero_4_Z ;
wire N_90 ;
wire N_89 ;
wire N_88 ;
wire N_87 ;
wire N_124 ;
  CLKINT RSTSYNC2_RNI49BF (
	.Y(Board_J7_c_0),
	.A(RSTSYNC2_Z)
);
  CFG1 DOJMP_RNO (
	.A(ICYCLE[1]),
	.Y(ICYCLE_i[1])
);
defparam DOJMP_RNO.INIT=2'h1;
  CFG1 \ICYCLE_RNIT3Q1[0]  (
	.A(ICYCLE[0]),
	.Y(ICYCLE_i[0])
);
defparam \ICYCLE_RNIT3Q1[0] .INIT=2'h1;
// @32:869
  SLE \STKPTR[0]  (
	.Q(STKPTR[0]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(STKPTR_11[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \STKPTR[1]  (
	.Q(STKPTR[1]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(STKPTR_11[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \STKPTR[2]  (
	.Q(STKPTR[2]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(STKPTR_11[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \STKPTR[3]  (
	.Q(STKPTR[3]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(STKPTR_11[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[0]  (
	.Q(ACCUMULATOR[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[0]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[1]  (
	.Q(ACCUMULATOR[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[1]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[2]  (
	.Q(ACCUMULATOR[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[2]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[3]  (
	.Q(ACCUMULATOR[3]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[3]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[4]  (
	.Q(ACCUMULATOR[4]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[4]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[5]  (
	.Q(ACCUMULATOR[5]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[5]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[6]  (
	.Q(ACCUMULATOR[6]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[6]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE \ACCUMULATOR[7]  (
	.Q(ACCUMULATOR[7]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[7]),
	.EN(un1_stbaccum_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:430
  SLE \INSTR_DATA[3]  (
	.Q(INSTR_DATA[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INSTRUCTION[29]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:430
  SLE \INSTR_DATA[4]  (
	.Q(INSTR_DATA[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(INSTRUCTION[30]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE STD_ACCUM_ZERO (
	.Q(STD_ACCUM_ZERO_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_std_accum_zero_Z),
	.EN(un1_isr_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE ISR_ACCUM_ZERO (
	.Q(ISR_ACCUM_ZERO_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_std_accum_zero_Z),
	.EN(un4_isr_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE STD_ACCUM_NEG (
	.Q(STD_ACCUM_NEG_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[7]),
	.EN(un1_isr_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:686
  SLE ISR_ACCUM_NEG (
	.Q(ISR_ACCUM_NEG_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ACCUM_NEXT[7]),
	.EN(un4_isr_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE DOJMP (
	.Q(DOJMP_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ICYCLE_i[1]),
	.EN(un1_ICYCLE_8_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE ISR (
	.Q(ISR_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ICYCLE_i[0]),
	.EN(un1_DOISR_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE DOISR (
	.Q(DOISR_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ICYCLE_i[0]),
	.EN(un1_ICYCLE_4_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \ICYCLE[0]  (
	.Q(ICYCLE[0]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ICYCLE_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \ICYCLE[1]  (
	.Q(ICYCLE[1]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(m7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE PSELI (
	.Q(COREABC_C0_0_APB3master_PSELx),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(PSELI_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE STBACCUM (
	.Q(STBACCUM_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(STBACCUM_4),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE STBFLAG (
	.Q(STBFLAG_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(STBFLAG_5),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE STBRAM (
	.Q(STBRAM_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(STBRAM_7),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:293
  SLE RSTSYNC2 (
	.Q(RSTSYNC2_Z),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(RSTSYNC1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE PENABLEI (
	.Q(COREABC_C0_0_APB3master_PENABLE),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(ICYCLE_1_sqmuxa),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:293
  SLE RSTSYNC1 (
	.Q(RSTSYNC1_Z),
	.ADn(VCC),
	.ALn(AND2_0_Y),
	.CLK(FCCC_C0_0_GL0),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \SMADDR[0]  (
	.Q(SMADDR[0]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(SMADDR_s[0]),
	.EN(un1_ICYCLE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \SMADDR[1]  (
	.Q(SMADDR[1]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(SMADDR_s[1]),
	.EN(un1_ICYCLE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \SMADDR[2]  (
	.Q(SMADDR[2]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(SMADDR_s[2]),
	.EN(un1_ICYCLE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \SMADDR[3]  (
	.Q(SMADDR[3]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(SMADDR_s[3]),
	.EN(un1_ICYCLE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \SMADDR[4]  (
	.Q(SMADDR[4]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(SMADDR_s[4]),
	.EN(un1_ICYCLE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:869
  SLE \SMADDR[5]  (
	.Q(SMADDR[5]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(SMADDR_s[5]),
	.EN(un1_ICYCLE_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @32:907
  ARI1 DOISR_RNIT529 (
	.FCO(RAMWDATA_5_cry_0_cy),
	.S(DOISR_RNIT529_S),
	.Y(DOISR_RNIT529_Y),
	.B(DOISR_Z),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam DOISR_RNIT529.INIT=20'h45500;
// @32:907
  ARI1 \SMADDR_RNISRVJ[0]  (
	.FCO(RAMWDATA_5_cry_0),
	.S(RAMWDATA_5[0]),
	.Y(SMADDR_RNISRVJ_Y[0]),
	.B(SMADDR[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(RAMWDATA_5_cry_0_cy)
);
defparam \SMADDR_RNISRVJ[0] .INIT=20'h4AA00;
// @32:907
  ARI1 \SMADDR_RNISITU[1]  (
	.FCO(RAMWDATA_5_cry_1),
	.S(RAMWDATA_5[1]),
	.Y(SMADDR_RNISITU_Y[1]),
	.B(SMADDR[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(RAMWDATA_5_cry_0)
);
defparam \SMADDR_RNISITU[1] .INIT=20'h4AA00;
// @32:907
  ARI1 \SMADDR_RNITAR91[2]  (
	.FCO(RAMWDATA_5_cry_2),
	.S(RAMWDATA_5[2]),
	.Y(SMADDR_RNITAR91_Y[2]),
	.B(SMADDR[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(RAMWDATA_5_cry_1)
);
defparam \SMADDR_RNITAR91[2] .INIT=20'h4AA00;
// @32:907
  ARI1 \SMADDR_RNIV3PK1[3]  (
	.FCO(RAMWDATA_5_cry_3),
	.S(RAMWDATA_5[3]),
	.Y(SMADDR_RNIV3PK1_Y[3]),
	.B(SMADDR[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(RAMWDATA_5_cry_2)
);
defparam \SMADDR_RNIV3PK1[3] .INIT=20'h4AA00;
// @32:907
  ARI1 \RAMWDATA_RNO[5]  (
	.FCO(RAMWDATA_RNO_FCO[5]),
	.S(RAMWDATA_5[5]),
	.Y(RAMWDATA_RNO_Y[5]),
	.B(SMADDR[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(RAMWDATA_5_cry_4)
);
defparam \RAMWDATA_RNO[5] .INIT=20'h4AA00;
// @32:907
  ARI1 \SMADDR_RNI2UMV1[4]  (
	.FCO(RAMWDATA_5_cry_4),
	.S(RAMWDATA_5[4]),
	.Y(SMADDR_RNI2UMV1_Y[4]),
	.B(SMADDR[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(RAMWDATA_5_cry_3)
);
defparam \SMADDR_RNI2UMV1[4] .INIT=20'h4AA00;
// @32:869
  ARI1 \SMADDR_cry_cy[0]  (
	.FCO(SMADDR_cry_cy),
	.S(SMADDR_cry_cy_S[0]),
	.Y(SMADDR_cry_cy_Y[0]),
	.B(DOISR_Z),
	.C(DOJMP_Z),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \SMADDR_cry_cy[0] .INIT=20'h41100;
// @32:869
  ARI1 \SMADDR_cry[0]  (
	.FCO(SMADDR_cry[0]),
	.S(SMADDR_s[0]),
	.Y(SMADDR_cry_Y[0]),
	.B(SMADDR_cry_cy_Y[0]),
	.C(SMADDR[0]),
	.D(SMADDR_13[0]),
	.A(VCC),
	.FCI(SMADDR_cry_cy)
);
defparam \SMADDR_cry[0] .INIT=20'h4D800;
// @32:869
  ARI1 \SMADDR_cry[1]  (
	.FCO(SMADDR_cry[1]),
	.S(SMADDR_s[1]),
	.Y(SMADDR_cry_Y[1]),
	.B(SMADDR_cry_cy_Y[0]),
	.C(SMADDR[1]),
	.D(N_39_i),
	.A(VCC),
	.FCI(SMADDR_cry[0])
);
defparam \SMADDR_cry[1] .INIT=20'h4D800;
// @32:869
  ARI1 \SMADDR_cry[2]  (
	.FCO(SMADDR_cry[2]),
	.S(SMADDR_s[2]),
	.Y(SMADDR_cry_Y[2]),
	.B(SMADDR_cry_cy_Y[0]),
	.C(SMADDR[2]),
	.D(N_37_i),
	.A(VCC),
	.FCI(SMADDR_cry[1])
);
defparam \SMADDR_cry[2] .INIT=20'h4D800;
// @32:869
  ARI1 \SMADDR_cry[3]  (
	.FCO(SMADDR_cry[3]),
	.S(SMADDR_s[3]),
	.Y(SMADDR_cry_Y[3]),
	.B(SMADDR_cry_cy_Y[0]),
	.C(SMADDR[3]),
	.D(N_35_i),
	.A(VCC),
	.FCI(SMADDR_cry[2])
);
defparam \SMADDR_cry[3] .INIT=20'h4D800;
// @32:869
  ARI1 \SMADDR_s[5]  (
	.FCO(SMADDR_s_FCO[5]),
	.S(SMADDR_s[5]),
	.Y(SMADDR_s_Y[5]),
	.B(SMADDR_cry_cy_Y[0]),
	.C(SMADDR[5]),
	.D(N_69_i_0),
	.A(VCC),
	.FCI(SMADDR_cry[4])
);
defparam \SMADDR_s[5] .INIT=20'h4D800;
// @32:869
  ARI1 \SMADDR_cry[4]  (
	.FCO(SMADDR_cry[4]),
	.S(SMADDR_s[4]),
	.Y(SMADDR_cry_Y[4]),
	.B(SMADDR_cry_cy_Y[0]),
	.C(SMADDR[4]),
	.D(N_33_i),
	.A(VCC),
	.FCI(SMADDR_cry[3])
);
defparam \SMADDR_cry[4] .INIT=20'h4D800;
// @32:672
  ARI1 \INSTR_DATA_RNIUS0O[3]  (
	.FCO(un1_ACCUMULATOR_0_s0_0_cry_3),
	.S(INSTR_DATA_RNIUS0O_S[3]),
	.Y(INSTR_DATA_RNIUS0O_Y[3]),
	.B(INSTR_DATA[3]),
	.C(GND),
	.D(GND),
	.A(ACCUMULATOR[3]),
	.FCI(un1_ACCUMULATOR_0_s0_0_cry_2)
);
defparam \INSTR_DATA_RNIUS0O[3] .INIT=20'h555AA;
// @32:672
  ARI1 \INSTR_DATA_RNINV6R[4]  (
	.FCO(un1_ACCUMULATOR_0_s0_0_cry_4),
	.S(INSTR_DATA_RNINV6R_S[4]),
	.Y(INSTR_DATA_RNINV6R_Y[4]),
	.B(INSTR_DATA[4]),
	.C(GND),
	.D(GND),
	.A(ACCUMULATOR[4]),
	.FCI(un1_ACCUMULATOR_0_s0_0_cry_3)
);
defparam \INSTR_DATA_RNINV6R[4] .INIT=20'h555AA;
// @32:672
  ARI1 \ACCUMULATOR_RNI0H6U[5]  (
	.FCO(un1_ACCUMULATOR_0_s0_0_cry_5),
	.S(ACCUMULATOR_RNI0H6U_S[5]),
	.Y(ACCUMULATOR_RNI0H6U_Y[5]),
	.B(ACCUMULATOR[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_ACCUMULATOR_0_s0_0_cry_4)
);
defparam \ACCUMULATOR_RNI0H6U[5] .INIT=20'h4AA00;
// @32:672
  ARI1 \un1_ACCUMULATOR_m_1_RNO[7]  (
	.FCO(un1_ACCUMULATOR_m_1_RNO_FCO[7]),
	.S(un1_ACCUMULATOR_m_1_RNO_S[7]),
	.Y(un1_ACCUMULATOR_m_1_RNO_Y[7]),
	.B(ACCUMULATOR[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_ACCUMULATOR_0_s0_0_cry_6)
);
defparam \un1_ACCUMULATOR_m_1_RNO[7] .INIT=20'h4AA00;
// @32:672
  ARI1 \INSTR_DATA_RNIRLC11[4]  (
	.FCO(un1_ACCUMULATOR_0_s0_0_cry_6),
	.S(INSTR_DATA_RNIRLC11_S[4]),
	.Y(INSTR_DATA_RNIRLC11_Y[4]),
	.B(INSTR_DATA[4]),
	.C(GND),
	.D(GND),
	.A(ACCUMULATOR[6]),
	.FCI(un1_ACCUMULATOR_0_s0_0_cry_5)
);
defparam \INSTR_DATA_RNIRLC11[4] .INIT=20'h555AA;
// @32:672
  ARI1 un1_ACCUMULATOR_m_0_cry_0 (
	.FCO(un1_ACCUMULATOR_m_0_cry_0_Z),
	.S(un1_ACCUMULATOR_m_0_cry_0_S),
	.Y(un1_ACCUMULATOR_m_0_cry_0_Y),
	.B(ADDR7_q),
	.C(RD_r0c0[0]),
	.D(RD_r1c0[0]),
	.A(ACCUMULATOR[0]),
	.FCI(GND)
);
defparam un1_ACCUMULATOR_m_0_cry_0.INIT=20'h51BE4;
// @32:672
  ARI1 un1_ACCUMULATOR_m_0_cry_1 (
	.FCO(un1_ACCUMULATOR_m_0_cry_1_Z),
	.S(un1_ACCUMULATOR_m_0_cry_1_S),
	.Y(un1_ACCUMULATOR_m_0_cry_1_Y),
	.B(ADDR7_q),
	.C(RD_r0c0[1]),
	.D(RD_r1c0[1]),
	.A(ACCUMULATOR[1]),
	.FCI(un1_ACCUMULATOR_m_0_cry_0_Z)
);
defparam un1_ACCUMULATOR_m_0_cry_1.INIT=20'h51BE4;
// @32:672
  ARI1 un1_ACCUMULATOR_m_0_cry_2 (
	.FCO(un1_ACCUMULATOR_m_0_cry_2_Z),
	.S(un1_ACCUMULATOR_m_0_cry_2_S),
	.Y(un1_ACCUMULATOR_m_0_cry_2_Y),
	.B(ADDR7_q),
	.C(RD_r0c0[2]),
	.D(RD_r1c0[2]),
	.A(ACCUMULATOR[2]),
	.FCI(un1_ACCUMULATOR_m_0_cry_1_Z)
);
defparam un1_ACCUMULATOR_m_0_cry_2.INIT=20'h51BE4;
// @32:672
  ARI1 un1_ACCUMULATOR_m_0_cry_3 (
	.FCO(un1_ACCUMULATOR_m_0_cry_3_Z),
	.S(un1_ACCUMULATOR_m_0_cry_3_S),
	.Y(un1_ACCUMULATOR_m_0_cry_3_Y),
	.B(ADDR7_q),
	.C(RD_r0c0[3]),
	.D(RD_r1c0[3]),
	.A(ACCUMULATOR[3]),
	.FCI(un1_ACCUMULATOR_m_0_cry_2_Z)
);
defparam un1_ACCUMULATOR_m_0_cry_3.INIT=20'h51BE4;
// @32:672
  ARI1 un1_ACCUMULATOR_m_0_cry_4 (
	.FCO(un1_ACCUMULATOR_m_0_cry_4_Z),
	.S(un1_ACCUMULATOR_m_0_cry_4_S),
	.Y(un1_ACCUMULATOR_m_0_cry_4_Y),
	.B(ADDR7_q),
	.C(RD_r0c0[4]),
	.D(RD_r1c0[4]),
	.A(ACCUMULATOR[4]),
	.FCI(un1_ACCUMULATOR_m_0_cry_3_Z)
);
defparam un1_ACCUMULATOR_m_0_cry_4.INIT=20'h51BE4;
// @32:672
  ARI1 un1_ACCUMULATOR_m_0_cry_5 (
	.FCO(un1_ACCUMULATOR_m_0_cry_5_Z),
	.S(un1_ACCUMULATOR_m_0_cry_5_S),
	.Y(un1_ACCUMULATOR_m_0_cry_5_Y),
	.B(ADDR7_q),
	.C(RD_r0c0[5]),
	.D(RD_r1c0[5]),
	.A(ACCUMULATOR[5]),
	.FCI(un1_ACCUMULATOR_m_0_cry_4_Z)
);
defparam un1_ACCUMULATOR_m_0_cry_5.INIT=20'h51BE4;
// @32:672
  ARI1 un1_ACCUMULATOR_m_0_s_7 (
	.FCO(un1_ACCUMULATOR_m_0_s_7_FCO),
	.S(un1_ACCUMULATOR_m_0_s_7_S),
	.Y(un1_ACCUMULATOR_m_0_s_7_Y),
	.B(ACCUMULATOR[7]),
	.C(ADDR7_q),
	.D(RD_r0c0[7]),
	.A(RD_r1c0[7]),
	.FCI(un1_ACCUMULATOR_m_0_cry_6_Z)
);
defparam un1_ACCUMULATOR_m_0_s_7.INIT=20'h4569A;
// @32:672
  ARI1 un1_ACCUMULATOR_m_0_cry_6 (
	.FCO(un1_ACCUMULATOR_m_0_cry_6_Z),
	.S(un1_ACCUMULATOR_m_0_cry_6_S),
	.Y(un1_ACCUMULATOR_m_0_cry_6_Y),
	.B(ADDR7_q),
	.C(RD_r0c0[6]),
	.D(RD_r1c0[6]),
	.A(ACCUMULATOR[6]),
	.FCI(un1_ACCUMULATOR_m_0_cry_5_Z)
);
defparam un1_ACCUMULATOR_m_0_cry_6.INIT=20'h51BE4;
// @32:907
  CFG4 \STKPTR_11[0]  (
	.A(STKPTR_1_sqmuxa_1_Z),
	.B(STKPTR[0]),
	.C(un1_DOISR_0_sqmuxa_1_Z),
	.D(un1_STBRAM_5_sqmuxa_Z),
	.Y(STKPTR_11[0])
);
defparam \STKPTR_11[0] .INIT=16'h363C;
// @32:672
  CFG3 ACCUM_NEXT_m5s2 (
	.A(ALUOUT_6_sqmuxa_0_a2_1_Z),
	.B(un3_readram_Z),
	.C(INSTR_CMD[1]),
	.Y(ACCUM_NEXT_sm3)
);
defparam ACCUM_NEXT_m5s2.INIT=8'h3A;
// @32:323
  CFG4 \RAMADDR_0_o3[5]  (
	.A(DOISR_Z),
	.B(INSTR_SCMD_Z[2]),
	.C(COREABC_C0_0_APB3master_PADDR_8),
	.D(un1_instr_cmd),
	.Y(RAMADDR_0_o3[5])
);
defparam \RAMADDR_0_o3[5] .INIT=16'hEEAF;
// @32:855
  CFG4 \STKPTR_RNIM7O[3]  (
	.A(STKPTR[3]),
	.B(STKPTR[2]),
	.C(STKPTR[1]),
	.D(STKPTR[0]),
	.Y(N_86)
);
defparam \STKPTR_RNIM7O[3] .INIT=16'h6AAA;
// @32:1023
  CFG3 SMADDR_0_sqmuxa_i (
	.A(ICYCLE[1]),
	.B(DOISR_Z),
	.C(ICYCLE[0]),
	.Y(N_116_i)
);
defparam SMADDR_0_sqmuxa_i.INIT=8'h7F;
// @32:907
  CFG4 \STKPTR_11[3]  (
	.A(N_86),
	.B(STKPTR[3]),
	.C(STKPTR_11_1[3]),
	.D(STKPTR_2_sqmuxa_Z),
	.Y(STKPTR_11[3])
);
defparam \STKPTR_11[3] .INIT=16'hAA3C;
// @32:907
  CFG4 \STKPTR_11_1[3]  (
	.A(STKPTR[0]),
	.B(un1_DOISR_0_sqmuxa_1_Z),
	.C(STKPTR[2]),
	.D(STKPTR[1]),
	.Y(STKPTR_11_1[3])
);
defparam \STKPTR_11_1[3] .INIT=16'h0004;
// @32:672
  CFG4 \ACCUM_NEXT_m2[5]  (
	.A(ACCUM_NEXT_m2_1[5]),
	.B(ACCUM_NEXT_sm0),
	.C(ACCUMULATOR[5]),
	.D(un3_readram_Z),
	.Y(ACCUM_NEXT_m2[5])
);
defparam \ACCUM_NEXT_m2[5] .INIT=16'h95E2;
// @32:672
  CFG4 \ACCUM_NEXT_m2_1[5]  (
	.A(ACCUMULATOR[4]),
	.B(INSTR_SCMD[1]),
	.C(RAMRDATA[5]),
	.D(un3_readram_Z),
	.Y(ACCUM_NEXT_m2_1[5])
);
defparam \ACCUM_NEXT_m2_1[5] .INIT=16'h0F22;
// @32:672
  CFG4 \ACCUM_NEXT_m2[7]  (
	.A(ACCUM_IN[7]),
	.B(ACCUMULATOR[7]),
	.C(ACCUM_NEXT_m2_1[7]),
	.D(ACCUM_NEXT_sm0),
	.Y(ACCUM_NEXT_m2[7])
);
defparam \ACCUM_NEXT_m2[7] .INIT=16'h665A;
// @32:672
  CFG4 \ACCUM_NEXT_m2_1[7]  (
	.A(INSTR_SCMD[1]),
	.B(ACCUMULATOR[6]),
	.C(ACCUM_IN[7]),
	.D(un3_readram_Z),
	.Y(ACCUM_NEXT_m2_1[7])
);
defparam \ACCUM_NEXT_m2_1[7] .INIT=16'h0014;
// @32:672
  CFG4 \ACCUM_NEXT_m5[1]  (
	.A(un1_ACCUMULATOR_m[1]),
	.B(ACCUM_NEXT_m5_1_Z_Z[1]),
	.C(un1_accum_next8_Z),
	.D(ACCUM_NEXT_m5_1_Z),
	.Y(ACCUM_NEXT_m5[1])
);
defparam \ACCUM_NEXT_m5[1] .INIT=16'hFFAC;
// @32:672
  CFG3 \ACCUM_NEXT_m5_1[1]  (
	.A(ACCUMULATOR[1]),
	.B(ACCUM_IN[1]),
	.C(ACCUM_NEXT_sm3),
	.Y(ACCUM_NEXT_m5_1_Z_Z[1])
);
defparam \ACCUM_NEXT_m5_1[1] .INIT=8'h08;
// @32:672
  CFG4 \ACCUM_NEXT_m5[3]  (
	.A(un1_accum_next8_Z),
	.B(ACCUM_NEXT_m5_5_Z),
	.C(un1_ACCUMULATOR_m[3]),
	.D(ACCUM_NEXT_m5_1_Z_Z[3]),
	.Y(ACCUM_NEXT_m5[3])
);
defparam \ACCUM_NEXT_m5[3] .INIT=16'hFDEC;
// @32:672
  CFG3 \ACCUM_NEXT_m5_1[3]  (
	.A(ACCUMULATOR[3]),
	.B(ACCUM_IN[3]),
	.C(ACCUM_NEXT_sm3),
	.Y(ACCUM_NEXT_m5_1_Z_Z[3])
);
defparam \ACCUM_NEXT_m5_1[3] .INIT=8'h08;
// @32:672
  CFG4 \ACCUM_NEXT_m5[4]  (
	.A(un1_accum_next8_Z),
	.B(ACCUM_NEXT_m5_9_Z),
	.C(un1_ACCUMULATOR_m[4]),
	.D(ACCUM_NEXT_m5_1_Z_Z[4]),
	.Y(ACCUM_NEXT_m5[4])
);
defparam \ACCUM_NEXT_m5[4] .INIT=16'hFDEC;
// @32:672
  CFG3 \ACCUM_NEXT_m5_1[4]  (
	.A(ACCUM_NEXT_sm3),
	.B(ACCUMULATOR[4]),
	.C(ALUOUT_3_0_m3[4]),
	.Y(ACCUM_NEXT_m5_1_Z_Z[4])
);
defparam \ACCUM_NEXT_m5_1[4] .INIT=8'h40;
// @32:672
  CFG4 \ACCUM_NEXT_m5[2]  (
	.A(un1_accum_next8_Z),
	.B(ACCUM_NEXT_m5_13_Z),
	.C(un1_ACCUMULATOR_m[2]),
	.D(ACCUM_NEXT_m5_1_Z_Z[2]),
	.Y(ACCUM_NEXT_m5[2])
);
defparam \ACCUM_NEXT_m5[2] .INIT=16'hFDEC;
// @32:672
  CFG3 \ACCUM_NEXT_m5_1[2]  (
	.A(ACCUMULATOR[2]),
	.B(ACCUM_IN[2]),
	.C(ACCUM_NEXT_sm3),
	.Y(ACCUM_NEXT_m5_1_Z_Z[2])
);
defparam \ACCUM_NEXT_m5_1[2] .INIT=8'h08;
// @32:672
  CFG4 \un1_ACCUMULATOR_m[7]  (
	.A(un3_readram_Z),
	.B(un1_ACCUMULATOR_m_29_Z),
	.C(un1_ACCUMULATOR_m_1_Z_Z[7]),
	.D(un1_ACCUMULATOR_m_0_s_7_S),
	.Y(un1_ACCUMULATOR_m[7])
);
defparam \un1_ACCUMULATOR_m[7] .INIT=16'hFEFC;
// @32:672
  CFG4 \un1_ACCUMULATOR_m_1[7]  (
	.A(un3_readram_0_Z),
	.B(aluout32_0_Z),
	.C(un1_ACCUMULATOR_m_1_RNO_S[7]),
	.D(N_169),
	.Y(un1_ACCUMULATOR_m_1_Z_Z[7])
);
defparam \un1_ACCUMULATOR_m_1[7] .INIT=16'h1030;
// @32:672
  CFG4 \un1_ACCUMULATOR_m[6]  (
	.A(un3_readram_Z),
	.B(un1_ACCUMULATOR_m_25_Z),
	.C(un1_ACCUMULATOR_m_1_Z_Z[6]),
	.D(un1_ACCUMULATOR_m_0_cry_6_S),
	.Y(un1_ACCUMULATOR_m[6])
);
defparam \un1_ACCUMULATOR_m[6] .INIT=16'hFEFC;
// @32:672
  CFG4 \un1_ACCUMULATOR_m_1[6]  (
	.A(un3_readram_0_Z),
	.B(aluout32_0_Z),
	.C(INSTR_DATA_RNIRLC11_S[4]),
	.D(N_169),
	.Y(un1_ACCUMULATOR_m_1_Z_Z[6])
);
defparam \un1_ACCUMULATOR_m_1[6] .INIT=16'h1030;
// @32:672
  CFG4 \un1_ACCUMULATOR_m[5]  (
	.A(un3_readram_Z),
	.B(un1_ACCUMULATOR_m_5_Z),
	.C(un1_ACCUMULATOR_m_1_Z_Z[5]),
	.D(un1_ACCUMULATOR_m_0_cry_5_S),
	.Y(un1_ACCUMULATOR_m[5])
);
defparam \un1_ACCUMULATOR_m[5] .INIT=16'hFEFC;
// @32:672
  CFG4 \un1_ACCUMULATOR_m_1[5]  (
	.A(un3_readram_0_Z),
	.B(aluout32_0_Z),
	.C(ACCUMULATOR_RNI0H6U_S[5]),
	.D(N_169),
	.Y(un1_ACCUMULATOR_m_1_Z_Z[5])
);
defparam \un1_ACCUMULATOR_m_1[5] .INIT=16'h1030;
// @32:672
  CFG4 \un1_ACCUMULATOR_m[1]  (
	.A(un1_ACCUMULATOR_m_1_Z_Z[1]),
	.B(un1_ACCUMULATOR_m_0_cry_1_S),
	.C(un1_ACCUMULATOR_m_1_Z),
	.D(un3_readram_Z),
	.Y(un1_ACCUMULATOR_m[1])
);
defparam \un1_ACCUMULATOR_m[1] .INIT=16'hFEFA;
// @32:672
  CFG4 \un1_ACCUMULATOR_m_1[1]  (
	.A(un3_readram_0_Z),
	.B(aluout32_0_Z),
	.C(INS_0_dreg_RNIOGSD_S[8]),
	.D(N_169),
	.Y(un1_ACCUMULATOR_m_1_Z_Z[1])
);
defparam \un1_ACCUMULATOR_m_1[1] .INIT=16'h1030;
// @32:672
  CFG4 \un1_ACCUMULATOR_m[0]  (
	.A(un3_readram_Z),
	.B(un1_ACCUMULATOR_m_1_Z_Z[0]),
	.C(un1_ACCUMULATOR_m_9_Z),
	.D(un1_ACCUMULATOR_m_8_Z),
	.Y(un1_ACCUMULATOR_m[0])
);
defparam \un1_ACCUMULATOR_m[0] .INIT=16'hFFF8;
// @32:672
  CFG2 \un1_ACCUMULATOR_m_1[0]  (
	.A(RAMRDATA[0]),
	.B(ACCUMULATOR[0]),
	.Y(un1_ACCUMULATOR_m_1_Z_Z[0])
);
defparam \un1_ACCUMULATOR_m_1[0] .INIT=4'h6;
// @32:672
  CFG4 \un1_ACCUMULATOR_m[4]  (
	.A(un3_readram_Z),
	.B(un1_ACCUMULATOR_m_13_Z),
	.C(un1_ACCUMULATOR_m_1_Z_Z[4]),
	.D(un1_ACCUMULATOR_m_0_cry_4_S),
	.Y(un1_ACCUMULATOR_m[4])
);
defparam \un1_ACCUMULATOR_m[4] .INIT=16'hFEFC;
// @32:672
  CFG4 \un1_ACCUMULATOR_m_1[4]  (
	.A(un3_readram_0_Z),
	.B(aluout32_0_Z),
	.C(INSTR_DATA_RNINV6R_S[4]),
	.D(N_169),
	.Y(un1_ACCUMULATOR_m_1_Z_Z[4])
);
defparam \un1_ACCUMULATOR_m_1[4] .INIT=16'h1030;
// @32:672
  CFG4 \un1_ACCUMULATOR_m[2]  (
	.A(un1_ACCUMULATOR_m_17_Z),
	.B(un3_readram_Z),
	.C(un1_ACCUMULATOR_m_1_Z_Z[2]),
	.D(un1_ACCUMULATOR_m_0_cry_2_S),
	.Y(un1_ACCUMULATOR_m[2])
);
defparam \un1_ACCUMULATOR_m[2] .INIT=16'hFEFA;
// @32:672
  CFG4 \un1_ACCUMULATOR_m_1[2]  (
	.A(un3_readram_0_Z),
	.B(aluout32_0_Z),
	.C(INS_0_dreg_RNI7SQK_S[9]),
	.D(N_169),
	.Y(un1_ACCUMULATOR_m_1_Z_Z[2])
);
defparam \un1_ACCUMULATOR_m_1[2] .INIT=16'h1030;
// @32:672
  CFG4 \un1_ACCUMULATOR_m[3]  (
	.A(un3_readram_Z),
	.B(un1_ACCUMULATOR_m_21_Z),
	.C(un1_ACCUMULATOR_m_1_Z_Z[3]),
	.D(un1_ACCUMULATOR_m_0_cry_3_S),
	.Y(un1_ACCUMULATOR_m[3])
);
defparam \un1_ACCUMULATOR_m[3] .INIT=16'hFEFC;
// @32:672
  CFG4 \un1_ACCUMULATOR_m_1[3]  (
	.A(un3_readram_0_Z),
	.B(aluout32_0_Z),
	.C(INSTR_DATA_RNIUS0O_S[3]),
	.D(N_169),
	.Y(un1_ACCUMULATOR_m_1_Z_Z[3])
);
defparam \un1_ACCUMULATOR_m_1[3] .INIT=16'h1030;
// @32:672
  CFG4 \ACCUM_NEXT_m6[7]  (
	.A(ACCUM_NEXT_m5s4_Z),
	.B(ACCUM_NEXT_m2[7]),
	.C(ACCUM_NEXT_m4[7]),
	.D(ACCUM_NEXT_m6_1[7]),
	.Y(ACCUM_NEXT_m6[7])
);
defparam \ACCUM_NEXT_m6[7] .INIT=16'hE4EE;
// @32:672
  CFG4 \ACCUM_NEXT_m6_1[7]  (
	.A(un1_ACCUMULATOR_m[7]),
	.B(ACCUM_IN[7]),
	.C(ACCUMULATOR[7]),
	.D(un1_accum_next8_Z),
	.Y(ACCUM_NEXT_m6_1[7])
);
defparam \ACCUM_NEXT_m6_1[7] .INIT=16'h553F;
// @32:672
  CFG2 ALUOUT_6_sqmuxa_0_a2 (
	.A(ALUOUT_6_sqmuxa_0_a2_1_Z),
	.B(INSTR_CMD[1]),
	.Y(ALUOUT_6_sqmuxa)
);
defparam ALUOUT_6_sqmuxa_0_a2.INIT=4'h2;
// @32:672
  CFG3 un1_accum_next8 (
	.A(INSTR_CMD[1]),
	.B(INSTR_SCMD[0]),
	.C(INSTR_SCMD[1]),
	.Y(un1_accum_next8_Z)
);
defparam un1_accum_next8.INIT=8'h01;
// @32:672
  CFG3 \ACCUM_NEXT_m4[7]  (
	.A(SHIFTMSB),
	.B(ALUOUT_6_sqmuxa_0_a2_1_Z),
	.C(INSTR_CMD[1]),
	.Y(ACCUM_NEXT_m4[7])
);
defparam \ACCUM_NEXT_m4[7] .INIT=8'h08;
// @32:672
  CFG2 ACCUM_NEXT_m5_13 (
	.A(ALUOUT_6_sqmuxa),
	.B(ACCUMULATOR[3]),
	.Y(ACCUM_NEXT_m5_13_Z)
);
defparam ACCUM_NEXT_m5_13.INIT=4'h8;
// @32:672
  CFG2 ACCUM_NEXT_m5_9 (
	.A(ALUOUT_6_sqmuxa),
	.B(ACCUMULATOR[5]),
	.Y(ACCUM_NEXT_m5_9_Z)
);
defparam ACCUM_NEXT_m5_9.INIT=4'h8;
// @32:672
  CFG2 ACCUM_NEXT_m5_5 (
	.A(ALUOUT_6_sqmuxa),
	.B(ACCUMULATOR[4]),
	.Y(ACCUM_NEXT_m5_5_Z)
);
defparam ACCUM_NEXT_m5_5.INIT=4'h8;
// @32:672
  CFG2 ACCUM_NEXT_m5_1 (
	.A(ALUOUT_6_sqmuxa),
	.B(ACCUMULATOR[2]),
	.Y(ACCUM_NEXT_m5_1_Z)
);
defparam ACCUM_NEXT_m5_1.INIT=4'h8;
// @32:672
  CFG3 \ACCUM_NEXT_m5_d[5]  (
	.A(ALUOUT_2[5]),
	.B(ACCUMULATOR[6]),
	.C(ALUOUT_6_sqmuxa),
	.Y(ACCUM_NEXT_m5_d[5])
);
defparam \ACCUM_NEXT_m5_d[5] .INIT=8'hCA;
// @32:672
  CFG3 \ACCUM_NEXT_m5[5]  (
	.A(ACCUM_NEXT_m5_d[5]),
	.B(un1_ACCUMULATOR_m[5]),
	.C(un1_accum_next8_Z),
	.Y(ACCUM_NEXT_m5[5])
);
defparam \ACCUM_NEXT_m5[5] .INIT=8'hEA;
// @32:672
  CFG3 \ACCUM_NEXT_m5[6]  (
	.A(un1_ACCUMULATOR_m[6]),
	.B(ACCUM_NEXT_m5_d[6]),
	.C(un1_accum_next8_Z),
	.Y(ACCUM_NEXT_m5[6])
);
defparam \ACCUM_NEXT_m5[6] .INIT=8'hAC;
// @32:672
  CFG2 un1_ACCUMULATOR_0_d1_axbxc1 (
	.A(ACCUMULATOR[0]),
	.B(ACCUMULATOR[1]),
	.Y(un1_ACCUMULATOR0_s1[1])
);
defparam un1_ACCUMULATOR_0_d1_axbxc1.INIT=4'h6;
// @32:909
  CFG2 un1_initdone (
	.A(ISR_Z),
	.B(Delta_Sigma_Converter_0_INT),
	.Y(un1_initdone_i)
);
defparam un1_initdone.INIT=4'h4;
// @32:703
  CFG2 un1_isr (
	.A(ISR_Z),
	.B(STBFLAG_Z),
	.Y(un1_isr_Z)
);
defparam un1_isr.INIT=4'h4;
// @32:707
  CFG2 un4_isr (
	.A(ISR_Z),
	.B(STBFLAG_Z),
	.Y(un4_isr_Z)
);
defparam un4_isr.INIT=4'h8;
// @32:846
  CFG2 un6_readram (
	.A(INSTR_SCMD[1]),
	.B(INSTR_SCMD_Z[2]),
	.Y(un6_readram_Z)
);
defparam un6_readram.INIT=4'h8;
// @32:855
  CFG2 \STKPTR_RNIP1C[1]  (
	.A(STKPTR[0]),
	.B(STKPTR[1]),
	.Y(CO1)
);
defparam \STKPTR_RNIP1C[1] .INIT=4'h8;
// @32:1007
  CFG2 un3_pready_m (
	.A(COREABC_C0_0_APB3master_PSELx),
	.B(COREABC_C0_0_APB3master_PENABLE),
	.Y(un3_pready_m_i)
);
defparam un3_pready_m.INIT=4'hD;
// @32:740
  CFG2 flags (
	.A(flagvalue_1),
	.B(INSTR_SCMD[0]),
	.Y(flags_Z)
);
defparam flags.INIT=4'h6;
// @32:1018
  CFG2 un34_nvmready (
	.A(DOISR_Z),
	.B(DOJMP_Z),
	.Y(un34_nvmready_Z)
);
defparam un34_nvmready.INIT=4'h4;
// @32:869
  CFG2 ICYCLE_s3_i_o3 (
	.A(ICYCLE[0]),
	.B(ICYCLE[1]),
	.Y(N_149)
);
defparam ICYCLE_s3_i_o3.INIT=4'h7;
// @32:924
  CFG2 un1_nvmready_i_a2 (
	.A(INSTR_CMD[1]),
	.B(INSTR_CMD[0]),
	.Y(N_169)
);
defparam un1_nvmready_i_a2.INIT=4'h8;
// @32:869
  CFG2 \ICYCLE_ns_1_0_.m7  (
	.A(ICYCLE[0]),
	.B(ICYCLE[1]),
	.Y(m7)
);
defparam \ICYCLE_ns_1_0_.m7 .INIT=4'h6;
// @32:968
  CFG2 STBRAM_4_sqmuxa_2 (
	.A(INSTR_SCMD[1]),
	.B(INSTR_SCMD[0]),
	.Y(STBRAM_4_sqmuxa_2_Z)
);
defparam STBRAM_4_sqmuxa_2.INIT=4'h1;
// @32:869
  CFG2 \ICYCLE_ns_1_0_.m4_2  (
	.A(INSTR_CMD[1]),
	.B(INSTR_CMD[0]),
	.Y(N_11_mux_2)
);
defparam \ICYCLE_ns_1_0_.m4_2 .INIT=4'h2;
// @32:752
  CFG3 USE_ACC_1 (
	.A(INSTR_SCMD[0]),
	.B(INSTR_CMD[0]),
	.C(COREABC_C0_0_APB3master_PADDR_8),
	.Y(USE_ACC_1_Z)
);
defparam USE_ACC_1.INIT=8'hD1;
// @32:721
  CFG3 ACCUM_NEG (
	.A(STD_ACCUM_NEG_Z),
	.B(ISR_ACCUM_NEG_Z),
	.C(ISR_Z),
	.Y(ACCUM_NEG_Z)
);
defparam ACCUM_NEG.INIT=8'hCA;
// @32:720
  CFG3 ACCUM_ZERO (
	.A(STD_ACCUM_ZERO_Z),
	.B(ISR_ACCUM_ZERO_Z),
	.C(ISR_Z),
	.Y(ACCUM_ZERO_Z)
);
defparam ACCUM_ZERO.INIT=8'hCA;
// @32:924
  CFG2 DOJMP_1_sqmuxa_0 (
	.A(N_169),
	.B(INSTR_CMD[2]),
	.Y(DOJMP_1_sqmuxa_0_Z)
);
defparam DOJMP_1_sqmuxa_0.INIT=4'h4;
// @32:921
  CFG3 ISR_1_sqmuxa_0 (
	.A(ICYCLE[0]),
	.B(INSTR_SCMD[1]),
	.C(ICYCLE[1]),
	.Y(ISR_1_sqmuxa_0_Z)
);
defparam ISR_1_sqmuxa_0.INIT=8'h08;
// @32:672
  CFG3 ALUOUT_6_sqmuxa_0_a2_1 (
	.A(INSTR_SCMD[1]),
	.B(INSTR_SCMD_Z[2]),
	.C(INSTR_SCMD[0]),
	.Y(ALUOUT_6_sqmuxa_0_a2_1_Z)
);
defparam ALUOUT_6_sqmuxa_0_a2_1.INIT=8'h08;
// @32:846
  CFG3 un3_readram_0 (
	.A(INSTR_SCMD[1]),
	.B(INSTR_SCMD_Z[2]),
	.C(INSTR_CMD[2]),
	.Y(un3_readram_0_Z)
);
defparam un3_readram_0.INIT=8'h07;
// @32:907
  CFG4 \STBRAM_7.m3  (
	.A(INSTR_SCMD[0]),
	.B(INSTR_SCMD[1]),
	.C(INSTR_SCMD_Z[2]),
	.D(INSTR_CMD[1]),
	.Y(i5_mux)
);
defparam \STBRAM_7.m3 .INIT=16'h1400;
// @32:672
  CFG4 un1_ACCUMULATOR_0_d1_ac0_5 (
	.A(ACCUMULATOR[3]),
	.B(ACCUMULATOR[2]),
	.C(ACCUMULATOR[1]),
	.D(ACCUMULATOR[0]),
	.Y(un1_ACCUMULATOR_0_d1_c4)
);
defparam un1_ACCUMULATOR_0_d1_ac0_5.INIT=16'h8000;
// @32:672
  CFG3 un1_ACCUMULATOR_0_d1_ac0_3 (
	.A(ACCUMULATOR[2]),
	.B(ACCUMULATOR[1]),
	.C(ACCUMULATOR[0]),
	.Y(un1_ACCUMULATOR_0_d1_c3)
);
defparam un1_ACCUMULATOR_0_d1_ac0_3.INIT=8'h80;
// @32:672
  CFG3 un1_ACCUMULATOR_0_d1_axbxc2 (
	.A(ACCUMULATOR[2]),
	.B(ACCUMULATOR[1]),
	.C(ACCUMULATOR[0]),
	.Y(un1_ACCUMULATOR0_s1[2])
);
defparam un1_ACCUMULATOR_0_d1_axbxc2.INIT=8'h6A;
// @32:640
  CFG3 aluout32_0 (
	.A(INSTR_SCMD[1]),
	.B(INSTR_SCMD_Z[2]),
	.C(INSTR_SCMD[0]),
	.Y(aluout32_0_Z)
);
defparam aluout32_0.INIT=8'h01;
// @32:921
  CFG2 ISR_1_sqmuxa_1 (
	.A(flags_Z),
	.B(DOISR_Z),
	.Y(ISR_1_sqmuxa_1_Z)
);
defparam ISR_1_sqmuxa_1.INIT=4'h1;
// @32:323
  CFG3 \URAM.un1_instr_cmd_0_a2  (
	.A(INSTR_CMD[1]),
	.B(INSTR_CMD[0]),
	.C(INSTR_CMD[2]),
	.Y(un1_instr_cmd)
);
defparam \URAM.un1_instr_cmd_0_a2 .INIT=8'h08;
// @32:1007
  CFG3 ICYCLE_1_sqmuxa_0_a3 (
	.A(ICYCLE[0]),
	.B(un3_pready_m_i),
	.C(ICYCLE[1]),
	.Y(ICYCLE_1_sqmuxa)
);
defparam ICYCLE_1_sqmuxa_0_a3.INIT=8'h10;
// @32:921
  CFG3 STKPTR_1_sqmuxa_1 (
	.A(ICYCLE[0]),
	.B(DOISR_Z),
	.C(ICYCLE[1]),
	.Y(STKPTR_1_sqmuxa_1_Z)
);
defparam STKPTR_1_sqmuxa_1.INIT=8'h02;
// @32:787
  CFG2 \PWDATA_M[5]  (
	.A(USE_ACC_1_Z),
	.B(ACCUMULATOR[5]),
	.Y(COREABC_C0_0_APB3master_PWDATA[5])
);
defparam \PWDATA_M[5] .INIT=4'h8;
// @32:787
  CFG2 \PWDATA_M[7]  (
	.A(USE_ACC_1_Z),
	.B(ACCUMULATOR[7]),
	.Y(COREABC_C0_0_APB3master_PWDATA[7])
);
defparam \PWDATA_M[7] .INIT=4'h8;
// @32:587
  CFG4 SHIFTMSB_iv (
	.A(INSTR_DATA[1]),
	.B(INSTR_DATA[0]),
	.C(ACCUMULATOR[7]),
	.D(ACCUMULATOR[0]),
	.Y(SHIFTMSB)
);
defparam SHIFTMSB_iv.INIT=16'hEC64;
// @32:587
  CFG4 SHIFTLSB_iv (
	.A(INSTR_DATA[1]),
	.B(INSTR_DATA[0]),
	.C(ACCUMULATOR[7]),
	.D(ACCUMULATOR[0]),
	.Y(SHIFTLSB)
);
defparam SHIFTLSB_iv.INIT=16'hE6C4;
// @32:907
  CFG3 STBACCUM_4_e1_i_a3 (
	.A(DOISR_Z),
	.B(ICYCLE[1]),
	.C(un1_instr_cmd),
	.Y(N_163_i)
);
defparam STBACCUM_4_e1_i_a3.INIT=8'h10;
// @32:869
  CFG4 \ICYCLE_ns_1_0_.m4  (
	.A(ICYCLE[0]),
	.B(N_11_mux_2),
	.C(DOISR_Z),
	.D(INSTR_CMD[2]),
	.Y(N_11_mux)
);
defparam \ICYCLE_ns_1_0_.m4 .INIT=16'h0008;
// @32:1023
  CFG4 SMADDR_3_sqmuxa (
	.A(INSTR_SCMD[1]),
	.B(INSTR_CMD[1]),
	.C(N_149),
	.D(un34_nvmready_Z),
	.Y(SMADDR_3_sqmuxa_Z)
);
defparam SMADDR_3_sqmuxa.INIT=16'h0100;
// @32:968
  CFG4 STBRAM_5_sqmuxa (
	.A(INSTR_SCMD[0]),
	.B(INSTR_SCMD_Z[2]),
	.C(un1_instr_cmd),
	.D(INSTR_SCMD[1]),
	.Y(STBRAM_5_sqmuxa_Z)
);
defparam STBRAM_5_sqmuxa.INIT=16'h0080;
// @32:980
  CFG4 STKPTR_0_sqmuxa (
	.A(INSTR_CMD[0]),
	.B(INSTR_CMD[2]),
	.C(INSTR_CMD[1]),
	.D(flags_Z),
	.Y(STKPTR_0_sqmuxa_Z)
);
defparam STKPTR_0_sqmuxa.INIT=16'h0008;
// @32:846
  CFG4 un3_readram (
	.A(INSTR_CMD[0]),
	.B(INSTR_CMD[2]),
	.C(INSTR_CMD[1]),
	.D(un6_readram_Z),
	.Y(un3_readram_Z)
);
defparam un3_readram.INIT=16'h0020;
// @32:787
  CFG3 \PWDATA_M_i_m4[0]  (
	.A(ACCUMULATOR[0]),
	.B(USE_ACC_1_Z),
	.C(INSTR_DATA[0]),
	.Y(PWDATA_M_i_m4_0)
);
defparam \PWDATA_M_i_m4[0] .INIT=8'hB8;
// @32:787
  CFG3 \PWDATA_M_i_m4[2]  (
	.A(ACCUMULATOR[2]),
	.B(USE_ACC_1_Z),
	.C(INSTR_DATA[2]),
	.Y(N_65)
);
defparam \PWDATA_M_i_m4[2] .INIT=8'hB8;
// @32:787
  CFG3 \PWDATA_M_i_m4[4]  (
	.A(ACCUMULATOR[4]),
	.B(USE_ACC_1_Z),
	.C(INSTR_DATA[4]),
	.Y(N_66)
);
defparam \PWDATA_M_i_m4[4] .INIT=8'hB8;
// @32:787
  CFG3 \PWDATA_M[3]  (
	.A(ACCUMULATOR[3]),
	.B(USE_ACC_1_Z),
	.C(INSTR_DATA[3]),
	.Y(COREABC_C0_0_APB3master_PWDATA[3])
);
defparam \PWDATA_M[3] .INIT=8'hB8;
// @32:787
  CFG3 \PWDATA_M[6]  (
	.A(ACCUMULATOR[6]),
	.B(USE_ACC_1_Z),
	.C(INSTR_DATA[4]),
	.Y(COREABC_C0_0_APB3master_PWDATA[6])
);
defparam \PWDATA_M[6] .INIT=8'hB8;
// @32:787
  CFG3 \PWDATA_M_i_m4[1]  (
	.A(ACCUMULATOR[1]),
	.B(USE_ACC_1_Z),
	.C(INSTR_DATA[1]),
	.Y(N_80)
);
defparam \PWDATA_M_i_m4[1] .INIT=8'hB8;
// @32:700
  CFG4 un1_stbaccum (
	.A(STBACCUM_Z),
	.B(COREABC_C0_0_APB3master_PENABLE),
	.C(INSTR_SCMD[0]),
	.D(INSTR_SCMD[1]),
	.Y(un1_stbaccum_Z)
);
defparam un1_stbaccum.INIT=16'hEAAA;
// @32:738
  CFG4 flagvalue_1_0_0_1 (
	.A(INSTR_DATA[2]),
	.B(INSTR_DATA[1]),
	.C(ACCUM_ZERO_Z),
	.D(ACCUM_NEG_Z),
	.Y(flagvalue_1_0_0_1_Z)
);
defparam flagvalue_1_0_0_1.INIT=16'hEAC0;
// @32:907
  CFG4 \STBRAM_7.m8  (
	.A(INSTR_CMD[1]),
	.B(INSTR_CMD[2]),
	.C(flags_Z),
	.D(i5_mux),
	.Y(i4_mux)
);
defparam \STBRAM_7.m8 .INIT=16'h3704;
// @32:907
  CFG4 STBACCUM_4_d1_0_a3_RNI32BL (
	.A(INSTR_SCMD[0]),
	.B(INSTR_SCMD_Z[2]),
	.C(STBFLAG_5_d1),
	.D(INSTR_SCMD[1]),
	.Y(STBFLAG_1_m)
);
defparam STBACCUM_4_d1_0_a3_RNI32BL.INIT=16'h6080;
// @32:672
  CFG4 un1_ACCUMULATOR_m_21 (
	.A(ACCUMULATOR[3]),
	.B(un1_ACCUMULATOR_0_d1_c3),
	.C(aluout32_0_Z),
	.D(un3_readram_Z),
	.Y(un1_ACCUMULATOR_m_21_Z)
);
defparam un1_ACCUMULATOR_m_21.INIT=16'h0060;
// @32:672
  CFG4 un1_ACCUMULATOR_m_17 (
	.A(un1_ACCUMULATOR0_s1[2]),
	.B(N_169),
	.C(un3_readram_0_Z),
	.D(aluout32_0_Z),
	.Y(un1_ACCUMULATOR_m_17_Z)
);
defparam un1_ACCUMULATOR_m_17.INIT=16'h2A00;
// @32:672
  CFG4 un1_ACCUMULATOR_m_13 (
	.A(ACCUMULATOR[4]),
	.B(un1_ACCUMULATOR_0_d1_c4),
	.C(aluout32_0_Z),
	.D(un3_readram_Z),
	.Y(un1_ACCUMULATOR_m_13_Z)
);
defparam un1_ACCUMULATOR_m_13.INIT=16'h0060;
// @32:672
  CFG4 un1_ACCUMULATOR_m_9 (
	.A(N_169),
	.B(ACCUMULATOR[0]),
	.C(aluout32_0_Z),
	.D(un3_readram_0_Z),
	.Y(un1_ACCUMULATOR_m_9_Z)
);
defparam un1_ACCUMULATOR_m_9.INIT=16'h1030;
// @32:672
  CFG4 un1_ACCUMULATOR_m_8 (
	.A(INS_0_dreg_RNIB7U6_Y[7]),
	.B(N_169),
	.C(un3_readram_0_Z),
	.D(aluout32_0_Z),
	.Y(un1_ACCUMULATOR_m_8_Z)
);
defparam un1_ACCUMULATOR_m_8.INIT=16'h002A;
// @32:672
  CFG4 un1_ACCUMULATOR_m_1 (
	.A(un1_ACCUMULATOR0_s1[1]),
	.B(N_169),
	.C(un3_readram_0_Z),
	.D(aluout32_0_Z),
	.Y(un1_ACCUMULATOR_m_1_Z)
);
defparam un1_ACCUMULATOR_m_1.INIT=16'h2A00;
// @32:323
  CFG3 \RAMADDR_0_o3_0[5]  (
	.A(un1_instr_cmd),
	.B(DOISR_Z),
	.C(COREABC_C0_0_APB3master_PADDR_8),
	.Y(N_77)
);
defparam \RAMADDR_0_o3_0[5] .INIT=8'hCD;
// @32:921
  CFG4 ISR_1_sqmuxa (
	.A(N_11_mux_2),
	.B(ISR_1_sqmuxa_1_Z),
	.C(INSTR_CMD[2]),
	.D(ISR_1_sqmuxa_0_Z),
	.Y(ISR_1_sqmuxa_Z)
);
defparam ISR_1_sqmuxa.INIT=16'h8000;
// @32:869
  CFG4 un34_nvmready_RNIJLUP (
	.A(INSTR_SCMD[1]),
	.B(INSTR_CMD[1]),
	.C(N_149),
	.D(un34_nvmready_Z),
	.Y(un1_ICYCLE_2_i)
);
defparam un34_nvmready_RNIJLUP.INIT=16'h0D0F;
// @32:672
  CFG3 un1_ACCUMULATOR_0_d1_axbxc5 (
	.A(ACCUMULATOR[4]),
	.B(un1_ACCUMULATOR_0_d1_c4),
	.C(ACCUMULATOR[5]),
	.Y(un1_ACCUMULATOR0_s1[5])
);
defparam un1_ACCUMULATOR_0_d1_axbxc5.INIT=8'h78;
// @32:907
  CFG4 \SMADDR_13_1[0]  (
	.A(SMADDR_3_sqmuxa_Z),
	.B(RAMRDATA[0]),
	.C(COREABC_C0_0_APB3master_PADDR_0),
	.D(N_116_i),
	.Y(SMADDR_13[0])
);
defparam \SMADDR_13_1[0] .INIT=16'hE4FF;
// @32:604
  CFG4 \ACCUM_IN[7]  (
	.A(ADDR7_q),
	.B(RD_r1c0[7]),
	.C(RD_r0c0[7]),
	.D(un3_readram_Z),
	.Y(ACCUM_IN[7])
);
defparam \ACCUM_IN[7] .INIT=16'hD800;
// @32:907
  CFG3 un1_STBRAM_0_sqmuxa_0_a2 (
	.A(INSTR_CMD[1]),
	.B(STKPTR_1_sqmuxa_1_Z),
	.C(INSTR_CMD[2]),
	.Y(N_171)
);
defparam un1_STBRAM_0_sqmuxa_0_a2.INIT=8'h04;
// @32:924
  CFG4 un1_STBRAM_5_sqmuxa (
	.A(N_11_mux_2),
	.B(INSTR_CMD[2]),
	.C(flags_Z),
	.D(STBRAM_5_sqmuxa_Z),
	.Y(un1_STBRAM_5_sqmuxa_Z)
);
defparam un1_STBRAM_5_sqmuxa.INIT=16'hFF08;
// @32:907
  CFG3 STBACCUM_4_d1_0_a3 (
	.A(N_169),
	.B(INSTR_CMD[2]),
	.C(STKPTR_1_sqmuxa_1_Z),
	.Y(STBFLAG_5_d1)
);
defparam STBACCUM_4_d1_0_a3.INIT=8'h20;
// @32:869
  CFG3 DOISR_RNO (
	.A(ICYCLE[0]),
	.B(un1_initdone_i),
	.C(ICYCLE[1]),
	.Y(un1_ICYCLE_4_i)
);
defparam DOISR_RNO.INIT=8'hA4;
// @32:738
  CFG4 flagvalue_1_0_0 (
	.A(INSTR_DATA[4]),
	.B(INSTR_DATA[0]),
	.C(flagvalue_1_0_0_1_Z),
	.D(Nokia5110_Driver_0_driver_busy),
	.Y(flagvalue_1)
);
defparam flagvalue_1_0_0.INIT=16'hFEFC;
// @32:907
  CFG3 \STBRAM_7.m10  (
	.A(DOISR_Z),
	.B(i4_mux),
	.C(INSTR_CMD[0]),
	.Y(N_15_mux)
);
defparam \STBRAM_7.m10 .INIT=8'h40;
// @32:604
  CFG4 \ACCUM_IN[6]  (
	.A(N_169),
	.B(INSTR_DATA[4]),
	.C(RAMRDATA[6]),
	.D(un3_readram_0_Z),
	.Y(ACCUM_IN[6])
);
defparam \ACCUM_IN[6] .INIT=16'hE4CC;
// @32:604
  CFG4 \ACCUM_IN[3]  (
	.A(N_169),
	.B(INSTR_DATA[3]),
	.C(RAMRDATA[3]),
	.D(un3_readram_0_Z),
	.Y(ACCUM_IN[3])
);
defparam \ACCUM_IN[3] .INIT=16'hE4CC;
// @32:604
  CFG4 \ACCUM_IN[2]  (
	.A(N_169),
	.B(INSTR_DATA[2]),
	.C(RAMRDATA[2]),
	.D(un3_readram_0_Z),
	.Y(ACCUM_IN[2])
);
defparam \ACCUM_IN[2] .INIT=16'hE4CC;
// @32:604
  CFG4 \ACCUM_IN[1]  (
	.A(N_169),
	.B(INSTR_DATA[1]),
	.C(RAMRDATA[1]),
	.D(un3_readram_0_Z),
	.Y(ACCUM_IN[1])
);
defparam \ACCUM_IN[1] .INIT=16'hE4CC;
// @32:604
  CFG4 \ACCUM_IN[0]  (
	.A(N_169),
	.B(INSTR_DATA[0]),
	.C(RAMRDATA[0]),
	.D(un3_readram_0_Z),
	.Y(ACCUM_IN[0])
);
defparam \ACCUM_IN[0] .INIT=16'hE4CC;
// @32:650
  CFG4 \ALUOUT_3_0_m3[4]  (
	.A(N_169),
	.B(INSTR_DATA[4]),
	.C(RAMRDATA[4]),
	.D(un3_readram_0_Z),
	.Y(ALUOUT_3_0_m3[4])
);
defparam \ALUOUT_3_0_m3[4] .INIT=16'hE4CC;
// @32:869
  CFG4 \ICYCLE_ns_1_0_.m6  (
	.A(ICYCLE[1]),
	.B(ICYCLE[0]),
	.C(un3_pready_m_i),
	.D(N_11_mux),
	.Y(ICYCLE_ns[0])
);
defparam \ICYCLE_ns_1_0_.m6 .INIT=16'h2075;
// @32:672
  CFG3 un1_ACCUMULATOR_m_5 (
	.A(aluout32_0_Z),
	.B(un1_ACCUMULATOR0_s1[5]),
	.C(un3_readram_Z),
	.Y(un1_ACCUMULATOR_m_5_Z)
);
defparam un1_ACCUMULATOR_m_5.INIT=8'h08;
// @32:672
  CFG4 ACCUM_NEXT_m2s2_RNO (
	.A(INSTR_SCMD[0]),
	.B(INSTR_CMD[2]),
	.C(N_169),
	.D(un6_readram_Z),
	.Y(msel_1_i[0])
);
defparam ACCUM_NEXT_m2s2_RNO.INIT=16'h5545;
// @32:869
  CFG4 \SMADDR_s_RNO[5]  (
	.A(SMADDR_3_sqmuxa_Z),
	.B(RAMRDATA[5]),
	.C(COREABC_C0_0_APB3master_PADDR_5),
	.D(N_116_i),
	.Y(N_69_i_0)
);
defparam \SMADDR_s_RNO[5] .INIT=16'hE400;
// @32:869
  CFG4 \SMADDR_cry_RNO[4]  (
	.A(RAMRDATA[4]),
	.B(SMADDR_3_sqmuxa_Z),
	.C(COREABC_C0_0_APB3master_PADDR_4),
	.D(N_116_i),
	.Y(N_33_i)
);
defparam \SMADDR_cry_RNO[4] .INIT=16'hE200;
// @32:869
  CFG4 \SMADDR_cry_RNO[3]  (
	.A(RAMRDATA[3]),
	.B(SMADDR_3_sqmuxa_Z),
	.C(COREABC_C0_0_APB3master_PADDR_3),
	.D(N_116_i),
	.Y(N_35_i)
);
defparam \SMADDR_cry_RNO[3] .INIT=16'hE200;
// @32:869
  CFG4 \SMADDR_cry_RNO[2]  (
	.A(RAMRDATA[2]),
	.B(SMADDR_3_sqmuxa_Z),
	.C(COREABC_C0_0_APB3master_PADDR_2),
	.D(N_116_i),
	.Y(N_37_i)
);
defparam \SMADDR_cry_RNO[2] .INIT=16'hE200;
// @32:869
  CFG4 \SMADDR_cry_RNO[1]  (
	.A(RAMRDATA[1]),
	.B(SMADDR_3_sqmuxa_Z),
	.C(COREABC_C0_0_APB3master_PADDR_1),
	.D(N_116_i),
	.Y(N_39_i)
);
defparam \SMADDR_cry_RNO[1] .INIT=16'hE200;
// @32:672
  CFG4 un1_ACCUMULATOR_0_d1_ac0_11 (
	.A(ACCUMULATOR[4]),
	.B(un1_ACCUMULATOR_0_d1_c4),
	.C(ACCUMULATOR[6]),
	.D(ACCUMULATOR[5]),
	.Y(un1_ACCUMULATOR_0_d1_ac0_11_Z)
);
defparam un1_ACCUMULATOR_0_d1_ac0_11.INIT=16'h8000;
// @32:672
  CFG4 un1_ACCUMULATOR_0_d1_axbxc6 (
	.A(ACCUMULATOR[4]),
	.B(un1_ACCUMULATOR_0_d1_c4),
	.C(ACCUMULATOR[6]),
	.D(ACCUMULATOR[5]),
	.Y(un1_ACCUMULATOR0_s1[6])
);
defparam un1_ACCUMULATOR_0_d1_axbxc6.INIT=16'h78F0;
// @32:672
  CFG3 ACCUM_NEXT_m2s2 (
	.A(INSTR_SCMD_Z[2]),
	.B(msel_1_i[0]),
	.C(un3_readram_Z),
	.Y(ACCUM_NEXT_sm0)
);
defparam ACCUM_NEXT_m2s2.INIT=8'hCD;
// @32:647
  CFG4 \ALUOUT_2[5]  (
	.A(N_169),
	.B(ACCUMULATOR[5]),
	.C(RAMRDATA[5]),
	.D(un3_readram_0_Z),
	.Y(ALUOUT_2[5])
);
defparam \ALUOUT_2[5] .INIT=16'h8000;
// @32:921
  CFG2 STKPTR_2_sqmuxa (
	.A(un1_STBRAM_5_sqmuxa_Z),
	.B(STKPTR_1_sqmuxa_1_Z),
	.Y(STKPTR_2_sqmuxa_Z)
);
defparam STKPTR_2_sqmuxa.INIT=4'h8;
// @32:924
  CFG4 un1_STBRAM_4_sqmuxa (
	.A(STBRAM_4_sqmuxa_2_Z),
	.B(INSTR_SCMD_Z[2]),
	.C(STKPTR_0_sqmuxa_Z),
	.D(un1_instr_cmd),
	.Y(un1_STBRAM_4_sqmuxa_Z)
);
defparam un1_STBRAM_4_sqmuxa.INIT=16'hF8F0;
// @32:907
  CFG4 PSELI_5_0 (
	.A(INSTR_CMD[2]),
	.B(STKPTR_1_sqmuxa_1_Z),
	.C(ICYCLE_1_sqmuxa),
	.D(N_11_mux_2),
	.Y(PSELI_5)
);
defparam PSELI_5_0.INIT=16'hF4F0;
// @32:907
  CFG4 un1_DOISR_0_sqmuxa (
	.A(ICYCLE[1]),
	.B(ICYCLE[0]),
	.C(un1_initdone_i),
	.D(ISR_1_sqmuxa_Z),
	.Y(un1_DOISR_0_sqmuxa_Z)
);
defparam un1_DOISR_0_sqmuxa.INIT=16'hFF10;
// @32:323
  CFG3 \RAMWDATA[5]  (
	.A(COREABC_C0_0_APB3master_PWDATA[5]),
	.B(RAMWDATA_5[5]),
	.C(N_77),
	.Y(RAMWDATA[5])
);
defparam \RAMWDATA[5] .INIT=8'hCA;
// @32:323
  CFG3 \RAMWDATA_i_m4[4]  (
	.A(N_66),
	.B(RAMWDATA_5[4]),
	.C(N_77),
	.Y(RAMWDATA_i_m4[4])
);
defparam \RAMWDATA_i_m4[4] .INIT=8'hCA;
// @32:323
  CFG3 \RAMWDATA_i_m4[2]  (
	.A(N_65),
	.B(RAMWDATA_5[2]),
	.C(N_77),
	.Y(RAMWDATA_i_m4[2])
);
defparam \RAMWDATA_i_m4[2] .INIT=8'hCA;
// @32:323
  CFG3 \RAMWDATA[3]  (
	.A(COREABC_C0_0_APB3master_PWDATA[3]),
	.B(RAMWDATA_5[3]),
	.C(N_77),
	.Y(RAMWDATA[3])
);
defparam \RAMWDATA[3] .INIT=8'hCA;
// @32:647
  CFG4 \ALUOUT_2[6]  (
	.A(ACCUMULATOR[6]),
	.B(INSTR_DATA[4]),
	.C(un3_readram_Z),
	.D(RAMRDATA[6]),
	.Y(ALUOUT_2[6])
);
defparam \ALUOUT_2[6] .INIT=16'hA808;
// @32:323
  CFG3 \RAMWDATA_i_m4[1]  (
	.A(RAMWDATA_5[1]),
	.B(N_77),
	.C(N_80),
	.Y(RAMWDATA_i_m4[1])
);
defparam \RAMWDATA_i_m4[1] .INIT=8'hB8;
// @32:672
  CFG3 un1_ACCUMULATOR_m_25 (
	.A(aluout32_0_Z),
	.B(un1_ACCUMULATOR0_s1[6]),
	.C(un3_readram_Z),
	.Y(un1_ACCUMULATOR_m_25_Z)
);
defparam un1_ACCUMULATOR_m_25.INIT=8'h08;
// @32:672
  CFG4 \ACCUM_NEXT_m0[6]  (
	.A(INSTR_SCMD[1]),
	.B(ACCUMULATOR[5]),
	.C(ACCUM_IN[6]),
	.D(un3_readram_Z),
	.Y(ACCUM_NEXT_m0[6])
);
defparam \ACCUM_NEXT_m0[6] .INIT=16'hF0E4;
// @32:672
  CFG4 \ACCUM_NEXT_m0[4]  (
	.A(ACCUMULATOR[3]),
	.B(INSTR_SCMD[1]),
	.C(un3_readram_Z),
	.D(ALUOUT_3_0_m3[4]),
	.Y(ACCUM_NEXT_m0[4])
);
defparam \ACCUM_NEXT_m0[4] .INIT=16'hFE02;
// @32:672
  CFG4 \ACCUM_NEXT_m0[3]  (
	.A(INSTR_SCMD[1]),
	.B(ACCUMULATOR[2]),
	.C(ACCUM_IN[3]),
	.D(un3_readram_Z),
	.Y(ACCUM_NEXT_m0[3])
);
defparam \ACCUM_NEXT_m0[3] .INIT=16'hF0E4;
// @32:672
  CFG4 \ACCUM_NEXT_m0[2]  (
	.A(INSTR_SCMD[1]),
	.B(ACCUMULATOR[1]),
	.C(ACCUM_IN[2]),
	.D(un3_readram_Z),
	.Y(ACCUM_NEXT_m0[2])
);
defparam \ACCUM_NEXT_m0[2] .INIT=16'hF0E4;
// @32:672
  CFG4 \ACCUM_NEXT_m0[1]  (
	.A(INSTR_SCMD[1]),
	.B(ACCUMULATOR[0]),
	.C(ACCUM_IN[1]),
	.D(un3_readram_Z),
	.Y(ACCUM_NEXT_m0[1])
);
defparam \ACCUM_NEXT_m0[1] .INIT=16'hF0E4;
// @32:672
  CFG4 \ACCUM_NEXT_m0[0]  (
	.A(un3_readram_Z),
	.B(ACCUM_IN[0]),
	.C(INSTR_SCMD[1]),
	.D(SHIFTLSB),
	.Y(ACCUM_NEXT_m0[0])
);
defparam \ACCUM_NEXT_m0[0] .INIT=16'hCDC8;
// @32:323
  CFG2 \RAMADDR_0[4]  (
	.A(RAMADDR_0_o3[5]),
	.B(COREABC_C0_0_APB3master_PADDR_4),
	.Y(RAMADDR[4])
);
defparam \RAMADDR_0[4] .INIT=4'hE;
// @32:323
  CFG2 \RAMADDR_0[5]  (
	.A(RAMADDR_0_o3[5]),
	.B(COREABC_C0_0_APB3master_PADDR_5),
	.Y(RAMADDR[5])
);
defparam \RAMADDR_0[5] .INIT=4'hE;
// @32:907
  CFG4 STBACCUM_4_iv (
	.A(INSTR_CMD[0]),
	.B(N_163_i),
	.C(N_171),
	.D(STBFLAG_1_m),
	.Y(STBACCUM_4)
);
defparam STBACCUM_4_iv.INIT=16'hFF10;
// @32:907
  CFG3 STBFLAG_5_iv (
	.A(N_163_i),
	.B(N_171),
	.C(STBFLAG_1_m),
	.Y(STBFLAG_5)
);
defparam STBFLAG_5_iv.INIT=8'hF4;
// @32:921
  CFG2 STKPTR_1_sqmuxa (
	.A(un1_STBRAM_4_sqmuxa_Z),
	.B(STKPTR_1_sqmuxa_1_Z),
	.Y(STKPTR_1_sqmuxa_Z)
);
defparam STKPTR_1_sqmuxa.INIT=4'h8;
// @32:869
  CFG4 DOJMP_RNO_0 (
	.A(DOJMP_1_sqmuxa_0_Z),
	.B(ISR_1_sqmuxa_1_Z),
	.C(ICYCLE[1]),
	.D(ICYCLE[0]),
	.Y(un1_ICYCLE_8_i)
);
defparam DOJMP_RNO_0.INIT=16'hF800;
// @32:672
  CFG3 \ACCUM_NEXT_m4[0]  (
	.A(ALUOUT_6_sqmuxa),
	.B(ACCUMULATOR[1]),
	.C(Nokia5110_Driver_0_driver_busy),
	.Y(ACCUM_NEXT_m4[0])
);
defparam \ACCUM_NEXT_m4[0] .INIT=8'hD8;
// @32:323
  CFG3 \RAMADDR[3]  (
	.A(N_86),
	.B(RAMADDR_0_o3[5]),
	.C(COREABC_C0_0_APB3master_PADDR_3),
	.Y(RAMADDR[3])
);
defparam \RAMADDR[3] .INIT=8'hB8;
// @32:323
  CFG4 \RAMADDR[2]  (
	.A(CO1),
	.B(RAMADDR_0_o3[5]),
	.C(STKPTR[2]),
	.D(COREABC_C0_0_APB3master_PADDR_2),
	.Y(RAMADDR[2])
);
defparam \RAMADDR[2] .INIT=16'h7B48;
// @32:323
  CFG4 \RAMADDR[1]  (
	.A(STKPTR[0]),
	.B(STKPTR[1]),
	.C(RAMADDR_0_o3[5]),
	.D(COREABC_C0_0_APB3master_PADDR_1),
	.Y(RAMADDR[1])
);
defparam \RAMADDR[1] .INIT=16'h6F60;
// @32:323
  CFG3 \RAMADDR_i_m4[0]  (
	.A(STKPTR[0]),
	.B(COREABC_C0_0_APB3master_PADDR_0),
	.C(RAMADDR_0_o3[5]),
	.Y(RAMADDR_i_m4[0])
);
defparam \RAMADDR_i_m4[0] .INIT=8'h5C;
// @32:672
  CFG4 un1_ACCUMULATOR_m_29 (
	.A(ACCUMULATOR[7]),
	.B(aluout32_0_Z),
	.C(un1_ACCUMULATOR_0_d1_ac0_11_Z),
	.D(un3_readram_Z),
	.Y(un1_ACCUMULATOR_m_29_Z)
);
defparam un1_ACCUMULATOR_m_29.INIT=16'h0048;
// @32:672
  CFG4 ACCUM_NEXT_m5s4_1_0 (
	.A(INSTR_CMD[1]),
	.B(INSTR_SCMD_Z[2]),
	.C(un3_readram_Z),
	.D(INSTR_SCMD[1]),
	.Y(ACCUM_NEXT_m5s4_1_0_Z)
);
defparam ACCUM_NEXT_m5s4_1_0.INIT=16'h0A0B;
// @32:672
  CFG4 \ACCUM_NEXT_m1[6]  (
	.A(INSTR_SCMD[0]),
	.B(ACCUMULATOR[6]),
	.C(ACCUM_IN[6]),
	.D(un3_readram_Z),
	.Y(ACCUM_NEXT_m1[6])
);
defparam \ACCUM_NEXT_m1[6] .INIT=16'h3C7C;
// @32:672
  CFG4 \ACCUM_NEXT_m1[4]  (
	.A(ACCUMULATOR[4]),
	.B(INSTR_SCMD[0]),
	.C(un3_readram_Z),
	.D(ALUOUT_3_0_m3[4]),
	.Y(ACCUM_NEXT_m1[4])
);
defparam \ACCUM_NEXT_m1[4] .INIT=16'h57AA;
// @32:672
  CFG4 \ACCUM_NEXT_m1[3]  (
	.A(INSTR_SCMD[0]),
	.B(ACCUMULATOR[3]),
	.C(ACCUM_IN[3]),
	.D(un3_readram_Z),
	.Y(ACCUM_NEXT_m1[3])
);
defparam \ACCUM_NEXT_m1[3] .INIT=16'h3C7C;
// @32:672
  CFG4 \ACCUM_NEXT_m1[2]  (
	.A(INSTR_SCMD[0]),
	.B(ACCUMULATOR[2]),
	.C(ACCUM_IN[2]),
	.D(un3_readram_Z),
	.Y(ACCUM_NEXT_m1[2])
);
defparam \ACCUM_NEXT_m1[2] .INIT=16'h3C7C;
// @32:672
  CFG4 \ACCUM_NEXT_m1[1]  (
	.A(INSTR_SCMD[0]),
	.B(ACCUMULATOR[1]),
	.C(ACCUM_IN[1]),
	.D(un3_readram_Z),
	.Y(ACCUM_NEXT_m1[1])
);
defparam \ACCUM_NEXT_m1[1] .INIT=16'h3C7C;
// @32:672
  CFG4 \ACCUM_NEXT_m1[0]  (
	.A(INSTR_SCMD[0]),
	.B(ACCUMULATOR[0]),
	.C(ACCUM_IN[0]),
	.D(un3_readram_Z),
	.Y(ACCUM_NEXT_m1[0])
);
defparam \ACCUM_NEXT_m1[0] .INIT=16'h3C7C;
// @32:907
  CFG4 \STBRAM_7.m12  (
	.A(ICYCLE[1]),
	.B(ICYCLE[0]),
	.C(un1_initdone_i),
	.D(N_15_mux),
	.Y(STBRAM_7)
);
defparam \STBRAM_7.m12 .INIT=16'h5410;
// @32:907
  CFG4 un1_DOISR_0_sqmuxa_1 (
	.A(ICYCLE[1]),
	.B(ICYCLE[0]),
	.C(un1_initdone_i),
	.D(STKPTR_1_sqmuxa_Z),
	.Y(un1_DOISR_0_sqmuxa_1_Z)
);
defparam un1_DOISR_0_sqmuxa_1.INIT=16'hFF10;
// @12:103
  CFG3 \RAMADDR_0_o3_0_RNIOPE61[5]  (
	.A(RAMWDATA_5[0]),
	.B(N_77),
	.C(PWDATA_M_i_m4_0),
	.Y(N_49_i_0)
);
defparam \RAMADDR_0_o3_0_RNIOPE61[5] .INIT=8'hB8;
// @32:672
  CFG4 \ACCUM_NEXT_m5_d[6]  (
	.A(ALUOUT_2[6]),
	.B(ACCUM_NEXT_sm3),
	.C(ACCUMULATOR[7]),
	.D(ALUOUT_6_sqmuxa),
	.Y(ACCUM_NEXT_m5_d[6])
);
defparam \ACCUM_NEXT_m5_d[6] .INIT=16'hE222;
// @32:672
  CFG4 \ACCUM_NEXT_m5_RNO[0]  (
	.A(un1_ACCUMULATOR_m[0]),
	.B(ACCUM_IN[0]),
	.C(ACCUMULATOR[0]),
	.D(un1_accum_next8_Z),
	.Y(ACCUM_NEXT_m3[0])
);
defparam \ACCUM_NEXT_m5_RNO[0] .INIT=16'hAAC0;
// @32:672
  CFG3 \ACCUM_NEXT_m2[6]  (
	.A(ACCUM_NEXT_m0[6]),
	.B(ACCUM_NEXT_m1[6]),
	.C(ACCUM_NEXT_sm0),
	.Y(ACCUM_NEXT_m2[6])
);
defparam \ACCUM_NEXT_m2[6] .INIT=8'hCA;
// @32:672
  CFG3 \ACCUM_NEXT_m2[4]  (
	.A(ACCUM_NEXT_m0[4]),
	.B(ACCUM_NEXT_m1[4]),
	.C(ACCUM_NEXT_sm0),
	.Y(ACCUM_NEXT_m2[4])
);
defparam \ACCUM_NEXT_m2[4] .INIT=8'hCA;
// @32:672
  CFG3 \ACCUM_NEXT_m2[3]  (
	.A(ACCUM_NEXT_m0[3]),
	.B(ACCUM_NEXT_m1[3]),
	.C(ACCUM_NEXT_sm0),
	.Y(ACCUM_NEXT_m2[3])
);
defparam \ACCUM_NEXT_m2[3] .INIT=8'hCA;
// @32:672
  CFG3 \ACCUM_NEXT_m2[2]  (
	.A(ACCUM_NEXT_m0[2]),
	.B(ACCUM_NEXT_m1[2]),
	.C(ACCUM_NEXT_sm0),
	.Y(ACCUM_NEXT_m2[2])
);
defparam \ACCUM_NEXT_m2[2] .INIT=8'hCA;
// @32:672
  CFG3 \ACCUM_NEXT_m2[1]  (
	.A(ACCUM_NEXT_m0[1]),
	.B(ACCUM_NEXT_m1[1]),
	.C(ACCUM_NEXT_sm0),
	.Y(ACCUM_NEXT_m2[1])
);
defparam \ACCUM_NEXT_m2[1] .INIT=8'hCA;
// @32:672
  CFG3 \ACCUM_NEXT_m2[0]  (
	.A(ACCUM_NEXT_m0[0]),
	.B(ACCUM_NEXT_m1[0]),
	.C(ACCUM_NEXT_sm0),
	.Y(ACCUM_NEXT_m2[0])
);
defparam \ACCUM_NEXT_m2[0] .INIT=8'hCA;
// @32:672
  CFG3 \ACCUM_NEXT_m5[0]  (
	.A(ACCUM_NEXT_m3[0]),
	.B(ACCUM_NEXT_sm3),
	.C(ACCUM_NEXT_m4[0]),
	.Y(ACCUM_NEXT_m5[0])
);
defparam \ACCUM_NEXT_m5[0] .INIT=8'hE2;
// @32:672
  CFG3 ACCUM_NEXT_m5s4 (
	.A(un1_accum_next8_Z),
	.B(ALUOUT_6_sqmuxa),
	.C(ACCUM_NEXT_m5s4_1_0_Z),
	.Y(ACCUM_NEXT_m5s4_Z)
);
defparam ACCUM_NEXT_m5s4.INIT=8'hFE;
// @32:672
  CFG4 \ACCUM_NEXT_d[5]  (
	.A(N_290),
	.B(COREABC_C0_0_APB3master_PSELx),
	.C(ACCUM_NEXT_m2[5]),
	.D(N_11_mux_2),
	.Y(ACCUM_NEXT_d[5])
);
defparam \ACCUM_NEXT_d[5] .INIT=16'h88F0;
// @32:854
  CFG4 \un1_STKPTR_1.SUM[2]  (
	.A(STKPTR[0]),
	.B(un1_DOISR_0_sqmuxa_1_Z),
	.C(STKPTR[2]),
	.D(STKPTR[1]),
	.Y(N_230)
);
defparam \un1_STKPTR_1.SUM[2] .INIT=16'hF0B4;
// @32:672
  CFG4 \ACCUM_NEXT_d[2]  (
	.A(N_293),
	.B(COREABC_C0_0_APB3master_PSELx),
	.C(ACCUM_NEXT_m2[2]),
	.D(N_11_mux_2),
	.Y(ACCUM_NEXT_d[2])
);
defparam \ACCUM_NEXT_d[2] .INIT=16'h88F0;
// @32:672
  CFG4 \ACCUM_NEXT_d[0]  (
	.A(N_295),
	.B(COREABC_C0_0_APB3master_PSELx),
	.C(ACCUM_NEXT_m2[0]),
	.D(N_11_mux_2),
	.Y(ACCUM_NEXT_d[0])
);
defparam \ACCUM_NEXT_d[0] .INIT=16'h88F0;
// @32:672
  CFG4 \ACCUM_NEXT_d[3]  (
	.A(N_292),
	.B(COREABC_C0_0_APB3master_PSELx),
	.C(ACCUM_NEXT_m2[3]),
	.D(N_11_mux_2),
	.Y(ACCUM_NEXT_d[3])
);
defparam \ACCUM_NEXT_d[3] .INIT=16'h88F0;
// @32:672
  CFG4 \ACCUM_NEXT_d[1]  (
	.A(N_294),
	.B(COREABC_C0_0_APB3master_PSELx),
	.C(ACCUM_NEXT_m2[1]),
	.D(N_11_mux_2),
	.Y(ACCUM_NEXT_d[1])
);
defparam \ACCUM_NEXT_d[1] .INIT=16'h88F0;
// @32:672
  CFG4 \ACCUM_NEXT_d[4]  (
	.A(N_291),
	.B(COREABC_C0_0_APB3master_PSELx),
	.C(ACCUM_NEXT_m2[4]),
	.D(N_11_mux_2),
	.Y(ACCUM_NEXT_d[4])
);
defparam \ACCUM_NEXT_d[4] .INIT=16'h88F0;
// @32:672
  CFG3 \ACCUM_NEXT_m6[6]  (
	.A(ACCUM_NEXT_m5[6]),
	.B(ACCUM_NEXT_m5s4_Z),
	.C(ACCUM_NEXT_m2[6]),
	.Y(ACCUM_NEXT_m6[6])
);
defparam \ACCUM_NEXT_m6[6] .INIT=8'hB8;
// @32:907
  CFG4 \STKPTR_11[1]  (
	.A(STKPTR[0]),
	.B(STKPTR[1]),
	.C(un1_DOISR_0_sqmuxa_1_Z),
	.D(STKPTR_2_sqmuxa_Z),
	.Y(STKPTR_11[1])
);
defparam \STKPTR_11[1] .INIT=16'h669C;
// @32:672
  CFG4 \ACCUM_NEXT[2]  (
	.A(ACCUM_NEXT_m5[2]),
	.B(ACCUM_NEXT_d[2]),
	.C(N_11_mux_2),
	.D(ACCUM_NEXT_m5s4_Z),
	.Y(ACCUM_NEXT[2])
);
defparam \ACCUM_NEXT[2] .INIT=16'hCACC;
// @32:672
  CFG4 \ACCUM_NEXT[0]  (
	.A(ACCUM_NEXT_m5[0]),
	.B(N_11_mux_2),
	.C(ACCUM_NEXT_d[0]),
	.D(ACCUM_NEXT_m5s4_Z),
	.Y(ACCUM_NEXT[0])
);
defparam \ACCUM_NEXT[0] .INIT=16'hE2F0;
// @32:672
  CFG4 \ACCUM_NEXT[3]  (
	.A(ACCUM_NEXT_m5[3]),
	.B(ACCUM_NEXT_d[3]),
	.C(N_11_mux_2),
	.D(ACCUM_NEXT_m5s4_Z),
	.Y(ACCUM_NEXT[3])
);
defparam \ACCUM_NEXT[3] .INIT=16'hCACC;
// @32:672
  CFG4 \ACCUM_NEXT[1]  (
	.A(ACCUM_NEXT_m5[1]),
	.B(ACCUM_NEXT_d[1]),
	.C(N_11_mux_2),
	.D(ACCUM_NEXT_m5s4_Z),
	.Y(ACCUM_NEXT[1])
);
defparam \ACCUM_NEXT[1] .INIT=16'hCACC;
// @32:672
  CFG4 \ACCUM_NEXT[5]  (
	.A(ACCUM_NEXT_m5[5]),
	.B(N_11_mux_2),
	.C(ACCUM_NEXT_d[5]),
	.D(ACCUM_NEXT_m5s4_Z),
	.Y(ACCUM_NEXT[5])
);
defparam \ACCUM_NEXT[5] .INIT=16'hE2F0;
// @32:672
  CFG4 \ACCUM_NEXT[4]  (
	.A(ACCUM_NEXT_m5[4]),
	.B(ACCUM_NEXT_d[4]),
	.C(N_11_mux_2),
	.D(ACCUM_NEXT_m5s4_Z),
	.Y(ACCUM_NEXT[4])
);
defparam \ACCUM_NEXT[4] .INIT=16'hCACC;
// @32:907
  CFG4 \STKPTR_11[2]  (
	.A(STKPTR[2]),
	.B(CO1),
	.C(STKPTR_2_sqmuxa_Z),
	.D(N_230),
	.Y(STKPTR_11[2])
);
defparam \STKPTR_11[2] .INIT=16'h6F60;
// @32:672
  CFG4 \ACCUM_NEXT[6]  (
	.A(N_289),
	.B(COREABC_C0_0_APB3master_PSELx),
	.C(ACCUM_NEXT_m6[6]),
	.D(N_11_mux_2),
	.Y(ACCUM_NEXT[6])
);
defparam \ACCUM_NEXT[6] .INIT=16'h88F0;
// @32:704
  CFG2 un1_std_accum_zero_0 (
	.A(ACCUM_NEXT[4]),
	.B(ACCUM_NEXT[5]),
	.Y(un1_std_accum_zero_0_Z)
);
defparam un1_std_accum_zero_0.INIT=4'h1;
// @32:704
  CFG4 un1_std_accum_zero_4 (
	.A(ACCUM_NEXT[3]),
	.B(ACCUM_NEXT[2]),
	.C(ACCUM_NEXT[1]),
	.D(ACCUM_NEXT[0]),
	.Y(un1_std_accum_zero_4_Z)
);
defparam un1_std_accum_zero_4.INIT=16'h0001;
// @32:672
  CFG4 \ACCUM_NEXT[7]  (
	.A(N_288),
	.B(COREABC_C0_0_APB3master_PSELx),
	.C(ACCUM_NEXT_m6[7]),
	.D(N_11_mux_2),
	.Y(ACCUM_NEXT[7])
);
defparam \ACCUM_NEXT[7] .INIT=16'h88F0;
// @32:704
  CFG4 un1_std_accum_zero (
	.A(ACCUM_NEXT[6]),
	.B(un1_std_accum_zero_0_Z),
	.C(ACCUM_NEXT[7]),
	.D(un1_std_accum_zero_4_Z),
	.Y(un1_std_accum_zero_Z)
);
defparam un1_std_accum_zero.INIT=16'h0400;
// @32:352
  COREABC_C0_COREABC_C0_0_RAMBLOCKS \URAM.UR  (
	.RD_r1c0(RD_r1c0[7:0]),
	.RD_r0c0(RD_r0c0[7:0]),
	.Board_J7_c_0(Board_J7_c_0),
	.RAMADDR(RAMADDR[5:1]),
	.RAMADDR_i_m4_0(RAMADDR_i_m4[0]),
	.RAMWDATA_i_m4_0(RAMWDATA_i_m4[1]),
	.RAMWDATA_i_m4_1(RAMWDATA_i_m4[2]),
	.RAMWDATA_i_m4_3(RAMWDATA_i_m4[4]),
	.RAMWDATA_0(RAMWDATA[3]),
	.RAMWDATA_2(RAMWDATA[5]),
	.COREABC_C0_0_APB3master_PWDATA(COREABC_C0_0_APB3master_PWDATA[7:6]),
	.RAMRDATA(RAMRDATA[6:0]),
	.STKPTR_0(STKPTR[0]),
	.COREABC_C0_0_APB3master_PADDR_0(COREABC_C0_0_APB3master_PADDR_0),
	.RAMADDR_0_o3_0(RAMADDR_0_o3[5]),
	.N_49_i_0(N_49_i_0),
	.STBRAM(STBRAM_Z),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.ADDR7_q_1z(ADDR7_q)
);
// @32:406
  COREABC_C0_COREABC_C0_0_INSTRUCTIONS \UROM.UROM  (
	.INSTRUCTION(INSTRUCTION[30:29]),
	.SMADDR(SMADDR[5:0]),
	.ACCUMULATOR(ACCUMULATOR[2:0]),
	.INS_0_dreg_RNI7SQK_S_0(INS_0_dreg_RNI7SQK_S[9]),
	.INS_0_dreg_RNIOGSD_S_0(INS_0_dreg_RNIOGSD_S[8]),
	.INS_0_dreg_RNIB7U6_Y_0(INS_0_dreg_RNIB7U6_Y[7]),
	.INSTR_CMD(INSTR_CMD[2:0]),
	.COREABC_C0_0_APB3master_PADDR_8(COREABC_C0_0_APB3master_PADDR_8),
	.COREABC_C0_0_APB3master_PADDR_0(COREABC_C0_0_APB3master_PADDR_0),
	.COREABC_C0_0_APB3master_PADDR_1(COREABC_C0_0_APB3master_PADDR_1),
	.COREABC_C0_0_APB3master_PADDR_2(COREABC_C0_0_APB3master_PADDR_2),
	.COREABC_C0_0_APB3master_PADDR_3(COREABC_C0_0_APB3master_PADDR_3),
	.COREABC_C0_0_APB3master_PADDR_4(COREABC_C0_0_APB3master_PADDR_4),
	.COREABC_C0_0_APB3master_PADDR_5(COREABC_C0_0_APB3master_PADDR_5),
	.INSTR_DATA(INSTR_DATA[2:0]),
	.INSTR_SCMD({INSTR_SCMD_Z[2], INSTR_SCMD[1:0]}),
	.un1_ACCUMULATOR_0_s0_0_cry_2(un1_ACCUMULATOR_0_s0_0_cry_2),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0_COREABC_C0_0_COREABC */

module COREABC_C0 (
  Board_J7_c_0,
  INSTR_SCMD,
  PWDATA_M_i_m4_0,
  COREABC_C0_0_APB3master_PWDATA,
  COREABC_C0_0_APB3master_PADDR_8,
  COREABC_C0_0_APB3master_PADDR_0,
  COREABC_C0_0_APB3master_PADDR_5,
  COREABC_C0_0_APB3master_PADDR_4,
  COREABC_C0_0_APB3master_PADDR_3,
  COREABC_C0_0_APB3master_PADDR_2,
  COREABC_C0_0_APB3master_PADDR_1,
  FCCC_C0_0_GL0,
  COREABC_C0_0_APB3master_PSELx,
  AND2_0_Y,
  COREABC_C0_0_APB3master_PENABLE,
  Delta_Sigma_Converter_0_INT,
  N_65,
  N_66,
  N_80,
  Nokia5110_Driver_0_driver_busy,
  N_290,
  N_293,
  N_295,
  N_292,
  N_294,
  N_291,
  N_289,
  N_288
)
;
output Board_J7_c_0 ;
output [1:0] INSTR_SCMD ;
output PWDATA_M_i_m4_0 ;
output [7:3] COREABC_C0_0_APB3master_PWDATA ;
output COREABC_C0_0_APB3master_PADDR_8 ;
output COREABC_C0_0_APB3master_PADDR_0 ;
output COREABC_C0_0_APB3master_PADDR_5 ;
output COREABC_C0_0_APB3master_PADDR_4 ;
output COREABC_C0_0_APB3master_PADDR_3 ;
output COREABC_C0_0_APB3master_PADDR_2 ;
output COREABC_C0_0_APB3master_PADDR_1 ;
input FCCC_C0_0_GL0 ;
output COREABC_C0_0_APB3master_PSELx ;
input AND2_0_Y ;
output COREABC_C0_0_APB3master_PENABLE ;
input Delta_Sigma_Converter_0_INT ;
output N_65 ;
output N_66 ;
output N_80 ;
input Nokia5110_Driver_0_driver_busy ;
input N_290 ;
input N_293 ;
input N_295 ;
input N_292 ;
input N_294 ;
input N_291 ;
input N_289 ;
input N_288 ;
wire Board_J7_c_0 ;
wire PWDATA_M_i_m4_0 ;
wire COREABC_C0_0_APB3master_PADDR_8 ;
wire COREABC_C0_0_APB3master_PADDR_0 ;
wire COREABC_C0_0_APB3master_PADDR_5 ;
wire COREABC_C0_0_APB3master_PADDR_4 ;
wire COREABC_C0_0_APB3master_PADDR_3 ;
wire COREABC_C0_0_APB3master_PADDR_2 ;
wire COREABC_C0_0_APB3master_PADDR_1 ;
wire FCCC_C0_0_GL0 ;
wire COREABC_C0_0_APB3master_PSELx ;
wire AND2_0_Y ;
wire COREABC_C0_0_APB3master_PENABLE ;
wire Delta_Sigma_Converter_0_INT ;
wire N_65 ;
wire N_66 ;
wire N_80 ;
wire Nokia5110_Driver_0_driver_busy ;
wire N_290 ;
wire N_293 ;
wire N_295 ;
wire N_292 ;
wire N_294 ;
wire N_291 ;
wire N_289 ;
wire N_288 ;
wire N_1037 ;
wire GND ;
wire VCC ;
// @33:185
  COREABC_C0_COREABC_C0_0_COREABC COREABC_C0_0 (
	.COREABC_C0_0_APB3master_PADDR_8(COREABC_C0_0_APB3master_PADDR_8),
	.COREABC_C0_0_APB3master_PADDR_0(COREABC_C0_0_APB3master_PADDR_0),
	.COREABC_C0_0_APB3master_PADDR_5(COREABC_C0_0_APB3master_PADDR_5),
	.COREABC_C0_0_APB3master_PADDR_4(COREABC_C0_0_APB3master_PADDR_4),
	.COREABC_C0_0_APB3master_PADDR_3(COREABC_C0_0_APB3master_PADDR_3),
	.COREABC_C0_0_APB3master_PADDR_2(COREABC_C0_0_APB3master_PADDR_2),
	.COREABC_C0_0_APB3master_PADDR_1(COREABC_C0_0_APB3master_PADDR_1),
	.COREABC_C0_0_APB3master_PWDATA({COREABC_C0_0_APB3master_PWDATA[7:5], N_1037, COREABC_C0_0_APB3master_PWDATA[3]}),
	.PWDATA_M_i_m4_0(PWDATA_M_i_m4_0),
	.INSTR_SCMD(INSTR_SCMD[1:0]),
	.Board_J7_c_0(Board_J7_c_0),
	.N_288(N_288),
	.N_289(N_289),
	.N_291(N_291),
	.N_294(N_294),
	.N_292(N_292),
	.N_295(N_295),
	.N_293(N_293),
	.N_290(N_290),
	.Nokia5110_Driver_0_driver_busy(Nokia5110_Driver_0_driver_busy),
	.N_80(N_80),
	.N_66(N_66),
	.N_65(N_65),
	.Delta_Sigma_Converter_0_INT(Delta_Sigma_Converter_0_INT),
	.COREABC_C0_0_APB3master_PENABLE(COREABC_C0_0_APB3master_PENABLE),
	.AND2_0_Y(AND2_0_Y),
	.COREABC_C0_0_APB3master_PSELx(COREABC_C0_0_APB3master_PSELx),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREABC_C0 */

module COREAPB3_MUXPTOB3 (
  CoreAPB3_C0_0_APBmslave0_PRDATA,
  CoreAPB3_C0_0_APBmslave1_PRDATA,
  COREABC_C0_0_APB3master_PADDR_0,
  N_288,
  N_292,
  N_293,
  N_294,
  N_295,
  N_291,
  N_290,
  N_289
)
;
input [7:0] CoreAPB3_C0_0_APBmslave0_PRDATA ;
input [7:0] CoreAPB3_C0_0_APBmslave1_PRDATA ;
input COREABC_C0_0_APB3master_PADDR_0 ;
output N_288 ;
output N_292 ;
output N_293 ;
output N_294 ;
output N_295 ;
output N_291 ;
output N_290 ;
output N_289 ;
wire COREABC_C0_0_APB3master_PADDR_0 ;
wire N_288 ;
wire N_292 ;
wire N_293 ;
wire N_294 ;
wire N_295 ;
wire N_291 ;
wire N_290 ;
wire N_289 ;
wire GND ;
wire VCC ;
// @17:94
  CFG3 \PRDATA_0_i_m2[6]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[6]),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[6]),
	.C(COREABC_C0_0_APB3master_PADDR_0),
	.Y(N_289)
);
defparam \PRDATA_0_i_m2[6] .INIT=8'hAC;
// @17:94
  CFG3 \PRDATA_0_i_m2[5]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[5]),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[5]),
	.C(COREABC_C0_0_APB3master_PADDR_0),
	.Y(N_290)
);
defparam \PRDATA_0_i_m2[5] .INIT=8'hAC;
// @17:94
  CFG3 \PRDATA_0_i_m2[4]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[4]),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[4]),
	.C(COREABC_C0_0_APB3master_PADDR_0),
	.Y(N_291)
);
defparam \PRDATA_0_i_m2[4] .INIT=8'hAC;
// @17:94
  CFG3 \PRDATA_0_i_m2[0]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[0]),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[0]),
	.C(COREABC_C0_0_APB3master_PADDR_0),
	.Y(N_295)
);
defparam \PRDATA_0_i_m2[0] .INIT=8'hAC;
// @17:94
  CFG3 \PRDATA_0_i_m2[1]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[1]),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[1]),
	.C(COREABC_C0_0_APB3master_PADDR_0),
	.Y(N_294)
);
defparam \PRDATA_0_i_m2[1] .INIT=8'hAC;
// @17:94
  CFG3 \PRDATA_0_i_m2[2]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[2]),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[2]),
	.C(COREABC_C0_0_APB3master_PADDR_0),
	.Y(N_293)
);
defparam \PRDATA_0_i_m2[2] .INIT=8'hAC;
// @17:94
  CFG3 \PRDATA_0_i_m2[3]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[3]),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[3]),
	.C(COREABC_C0_0_APB3master_PADDR_0),
	.Y(N_292)
);
defparam \PRDATA_0_i_m2[3] .INIT=8'hAC;
// @17:94
  CFG3 \PRDATA_0_i_m2[7]  (
	.A(CoreAPB3_C0_0_APBmslave1_PRDATA[7]),
	.B(CoreAPB3_C0_0_APBmslave0_PRDATA[7]),
	.C(COREABC_C0_0_APB3master_PADDR_0),
	.Y(N_288)
);
defparam \PRDATA_0_i_m2[7] .INIT=8'hAC;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAPB3_MUXPTOB3 */

module CoreAPB3 (
  COREABC_C0_0_APB3master_PADDR_0,
  CoreAPB3_C0_0_APBmslave1_PRDATA,
  CoreAPB3_C0_0_APBmslave0_PRDATA,
  N_289,
  N_290,
  N_291,
  N_295,
  N_294,
  N_293,
  N_292,
  N_288
)
;
input COREABC_C0_0_APB3master_PADDR_0 ;
input [7:0] CoreAPB3_C0_0_APBmslave1_PRDATA ;
input [7:0] CoreAPB3_C0_0_APBmslave0_PRDATA ;
output N_289 ;
output N_290 ;
output N_291 ;
output N_295 ;
output N_294 ;
output N_293 ;
output N_292 ;
output N_288 ;
wire COREABC_C0_0_APB3master_PADDR_0 ;
wire N_289 ;
wire N_290 ;
wire N_291 ;
wire N_295 ;
wire N_294 ;
wire N_293 ;
wire N_292 ;
wire N_288 ;
wire GND ;
wire VCC ;
// @34:1308
  COREAPB3_MUXPTOB3 u_mux_p_to_b3 (
	.CoreAPB3_C0_0_APBmslave0_PRDATA(CoreAPB3_C0_0_APBmslave0_PRDATA[7:0]),
	.CoreAPB3_C0_0_APBmslave1_PRDATA(CoreAPB3_C0_0_APBmslave1_PRDATA[7:0]),
	.COREABC_C0_0_APB3master_PADDR_0(COREABC_C0_0_APB3master_PADDR_0),
	.N_288(N_288),
	.N_292(N_292),
	.N_293(N_293),
	.N_294(N_294),
	.N_295(N_295),
	.N_291(N_291),
	.N_290(N_290),
	.N_289(N_289)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3 */

module CoreAPB3_C0 (
  CoreAPB3_C0_0_APBmslave0_PRDATA,
  CoreAPB3_C0_0_APBmslave1_PRDATA,
  COREABC_C0_0_APB3master_PADDR_0,
  N_288,
  N_292,
  N_293,
  N_294,
  N_295,
  N_291,
  N_290,
  N_289
)
;
input [7:0] CoreAPB3_C0_0_APBmslave0_PRDATA ;
input [7:0] CoreAPB3_C0_0_APBmslave1_PRDATA ;
input COREABC_C0_0_APB3master_PADDR_0 ;
output N_288 ;
output N_292 ;
output N_293 ;
output N_294 ;
output N_295 ;
output N_291 ;
output N_290 ;
output N_289 ;
wire COREABC_C0_0_APB3master_PADDR_0 ;
wire N_288 ;
wire N_292 ;
wire N_293 ;
wire N_294 ;
wire N_295 ;
wire N_291 ;
wire N_290 ;
wire N_289 ;
wire GND ;
wire VCC ;
// @35:146
  CoreAPB3 CoreAPB3_C0_0 (
	.COREABC_C0_0_APB3master_PADDR_0(COREABC_C0_0_APB3master_PADDR_0),
	.CoreAPB3_C0_0_APBmslave1_PRDATA(CoreAPB3_C0_0_APBmslave1_PRDATA[7:0]),
	.CoreAPB3_C0_0_APBmslave0_PRDATA(CoreAPB3_C0_0_APBmslave0_PRDATA[7:0]),
	.N_289(N_289),
	.N_290(N_290),
	.N_291(N_291),
	.N_295(N_295),
	.N_294(N_294),
	.N_293(N_293),
	.N_292(N_292),
	.N_288(N_288)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAPB3_C0 */

module Delta_Sigma_Converter (
  COREABC_C0_0_APB3master_PADDR_5,
  COREABC_C0_0_APB3master_PADDR_3,
  COREABC_C0_0_APB3master_PADDR_2,
  COREABC_C0_0_APB3master_PADDR_0,
  COREABC_C0_0_APB3master_PADDR_1,
  COREABC_C0_0_APB3master_PADDR_4,
  COREABC_C0_0_APB3master_PADDR_8,
  INSTR_SCMD,
  PWDATA_M_i_m4_0,
  COREABC_C0_0_APB3master_PWDATA,
  CoreAPB3_C0_0_APBmslave1_PRDATA,
  Board_J7_c_0,
  N_103,
  COREABC_C0_0_APB3master_PSELx,
  COREABC_C0_0_APB3master_PENABLE,
  INBUF_DIFF_0_Y,
  ADC_out_c,
  Delta_Sigma_Converter_0_INT,
  N_65,
  N_80,
  N_66,
  FCCC_C0_0_GL0,
  FCCC_C0_0_GL1_1
)
;
input COREABC_C0_0_APB3master_PADDR_5 ;
input COREABC_C0_0_APB3master_PADDR_3 ;
input COREABC_C0_0_APB3master_PADDR_2 ;
input COREABC_C0_0_APB3master_PADDR_0 ;
input COREABC_C0_0_APB3master_PADDR_1 ;
input COREABC_C0_0_APB3master_PADDR_4 ;
input COREABC_C0_0_APB3master_PADDR_8 ;
input [1:0] INSTR_SCMD ;
input PWDATA_M_i_m4_0 ;
input [7:3] COREABC_C0_0_APB3master_PWDATA ;
output [7:0] CoreAPB3_C0_0_APBmslave1_PRDATA ;
input Board_J7_c_0 ;
output N_103 ;
input COREABC_C0_0_APB3master_PSELx ;
input COREABC_C0_0_APB3master_PENABLE ;
input INBUF_DIFF_0_Y ;
output ADC_out_c ;
output Delta_Sigma_Converter_0_INT ;
input N_65 ;
input N_80 ;
input N_66 ;
input FCCC_C0_0_GL0 ;
input FCCC_C0_0_GL1_1 ;
wire COREABC_C0_0_APB3master_PADDR_5 ;
wire COREABC_C0_0_APB3master_PADDR_3 ;
wire COREABC_C0_0_APB3master_PADDR_2 ;
wire COREABC_C0_0_APB3master_PADDR_0 ;
wire COREABC_C0_0_APB3master_PADDR_1 ;
wire COREABC_C0_0_APB3master_PADDR_4 ;
wire COREABC_C0_0_APB3master_PADDR_8 ;
wire PWDATA_M_i_m4_0 ;
wire Board_J7_c_0 ;
wire N_103 ;
wire COREABC_C0_0_APB3master_PSELx ;
wire COREABC_C0_0_APB3master_PENABLE ;
wire INBUF_DIFF_0_Y ;
wire ADC_out_c ;
wire Delta_Sigma_Converter_0_INT ;
wire N_65 ;
wire N_80 ;
wire N_66 ;
wire FCCC_C0_0_GL0 ;
wire FCCC_C0_0_GL1_1 ;
wire [7:0] pwm_counter;
wire [7:0] pwm_counter_s;
wire [7:0] DSC_data0_pixels_reg;
wire [31:0] pixel_sig;
wire [7:0] prdata_sig_8;
wire [7:0] DSC_data2_pixels_reg;
wire [7:0] DSC_data1_pixels_reg;
wire [7:0] DSC_ctrl_reg;
wire [7:0] DSC_data3_pixels_reg;
wire [15:3] pixel_sig_RNO;
wire [11:1] pwm_quantized_value;
wire [11:0] pwm_quantized_counter;
wire [6:1] pwm_counter_cry;
wire [6:1] pwm_counter_cry_Y;
wire [7:7] pwm_counter_s_FCO;
wire [7:7] pwm_counter_s_Y;
wire [7:0] prdata_sig_8_iv_0_1;
wire [7:0] prdata_sig_8_iv_0_0;
wire VCC ;
wire un4_pwm_interrupt_last ;
wire GND ;
wire N_17_i ;
wire N_338_i ;
wire N_339_i ;
wire N_340_i ;
wire N_19_i ;
wire N_349_i ;
wire N_350_i ;
wire N_351_i ;
wire N_352_i ;
wire N_354_i ;
wire N_353_i ;
wire N_63_i ;
wire un224_pwm_interrupt_last ;
wire N_346 ;
wire N_347 ;
wire N_348 ;
wire N_21 ;
wire N_23 ;
wire N_25 ;
wire N_27 ;
wire N_334_i ;
wire N_335_i ;
wire N_336_i ;
wire N_337_i ;
wire un2_pwm_counter ;
wire N_32_0_i ;
wire N_61 ;
wire N_59 ;
wire N_345 ;
wire un1_pwm_quantized_counter_2_cry_10_S ;
wire un1_pwm_quantized_counter_2_s_11_S ;
wire un1_pixels_ready_1_u_Z ;
wire un1_pwm_quantized_counter_2_cry_0_Y ;
wire un1_pwm_quantized_counter_2_cry_1_S ;
wire un1_pwm_quantized_counter_2_cry_2_S ;
wire un1_pwm_quantized_counter_2_cry_3_S ;
wire un1_pwm_quantized_counter_2_cry_4_S ;
wire un1_pwm_quantized_counter_2_cry_5_S ;
wire un1_pwm_quantized_counter_2_cry_6_S ;
wire un1_pwm_quantized_counter_2_cry_7_S ;
wire un1_pwm_quantized_counter_2_cry_8_S ;
wire un1_pwm_quantized_counter_2_cry_9_S ;
wire pwm_interrupt_last_Z ;
wire pwm_interrupt_Z ;
wire un1_pwm_quantized_counter_2_cry_0_Z ;
wire un1_pwm_quantized_counter_2_cry_0_S ;
wire un1_pwm_quantized_counter ;
wire un8_analog_ff ;
wire un1_pwm_quantized_counter_2_cry_1_Z ;
wire un1_pwm_quantized_counter_2_cry_1_Y ;
wire un1_pwm_quantized_counter_2_cry_2_Z ;
wire un1_pwm_quantized_counter_2_cry_2_Y ;
wire un1_pwm_quantized_counter_2_cry_3_Z ;
wire un1_pwm_quantized_counter_2_cry_3_Y ;
wire un1_pwm_quantized_counter_2_cry_4_Z ;
wire un1_pwm_quantized_counter_2_cry_4_Y ;
wire un1_pwm_quantized_counter_2_cry_5_Z ;
wire un1_pwm_quantized_counter_2_cry_5_Y ;
wire un1_pwm_quantized_counter_2_cry_6_Z ;
wire un1_pwm_quantized_counter_2_cry_6_Y ;
wire un1_pwm_quantized_counter_2_cry_7_Z ;
wire un1_pwm_quantized_counter_2_cry_7_Y ;
wire un1_pwm_quantized_counter_2_cry_8_Z ;
wire un1_pwm_quantized_counter_2_cry_8_Y ;
wire un1_pwm_quantized_counter_2_cry_9_Z ;
wire un1_pwm_quantized_counter_2_cry_9_Y ;
wire un1_pwm_quantized_counter_2_s_11_FCO ;
wire un1_pwm_quantized_counter_2_s_11_Y ;
wire un1_pwm_quantized_counter_2_cry_10_Z ;
wire un1_pwm_quantized_counter_2_cry_10_Y ;
wire pwm_counter_s_490_FCO ;
wire pwm_counter_s_490_S ;
wire pwm_counter_s_490_Y ;
wire N_63_1 ;
wire N_359 ;
wire N_358 ;
wire un2_pwm_counter_3 ;
wire un233_pwm_interrupt_last ;
wire un5_pwrite ;
wire N_99_i_Z ;
wire N_166 ;
wire prdata_sig_4_sqmuxa ;
wire prdata_sig_3_sqmuxa ;
wire un8_analog_ff_8 ;
wire un8_analog_ff_7 ;
wire un8_analog_ff_6 ;
wire un1_pwm_quantized_counter_8 ;
wire un1_pwm_quantized_counter_7 ;
wire un1_pwm_quantized_counter_6 ;
wire un2_pwm_counter_4 ;
wire m1_0_a2_3 ;
wire N_107 ;
wire N_82 ;
wire prdata_sig_1_sqmuxa ;
wire N_65_mux ;
wire N_125 ;
wire prdata_sig_2_sqmuxa ;
wire N_361 ;
wire N_262 ;
  CFG1 \pwm_counter_RNO[0]  (
	.A(pwm_counter[0]),
	.Y(pwm_counter_s[0])
);
defparam \pwm_counter_RNO[0] .INIT=2'h1;
// @24:243
  SLE \DSC_data0_pixels_reg[1]  (
	.Q(DSC_data0_pixels_reg[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig[30]),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:243
  SLE \DSC_data0_pixels_reg[2]  (
	.Q(DSC_data0_pixels_reg[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig[29]),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:243
  SLE \DSC_data0_pixels_reg[3]  (
	.Q(DSC_data0_pixels_reg[3]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig[28]),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:243
  SLE \DSC_data0_pixels_reg[4]  (
	.Q(DSC_data0_pixels_reg[4]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig[27]),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:243
  SLE \DSC_data0_pixels_reg[5]  (
	.Q(DSC_data0_pixels_reg[5]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig[26]),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:243
  SLE \DSC_data0_pixels_reg[6]  (
	.Q(DSC_data0_pixels_reg[6]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig[25]),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:243
  SLE \DSC_data0_pixels_reg[7]  (
	.Q(DSC_data0_pixels_reg[7]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig[24]),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:106
  SLE \prdata_sig[0]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_8[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:106
  SLE \prdata_sig[1]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_8[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:106
  SLE \prdata_sig[2]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_8[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:106
  SLE \prdata_sig[3]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[3]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_8[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:106
  SLE \prdata_sig[4]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[4]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_8[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:106
  SLE \prdata_sig[5]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[5]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_8[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:106
  SLE \prdata_sig[6]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[6]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_8[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:106
  SLE \prdata_sig[7]  (
	.Q(CoreAPB3_C0_0_APBmslave1_PRDATA[7]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_8[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:243
  SLE \DSC_data2_pixels_reg[2]  (
	.Q(DSC_data2_pixels_reg[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig[13]),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:243
  SLE \DSC_data2_pixels_reg[3]  (
	.Q(DSC_data2_pixels_reg[3]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig[12]),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:243
  SLE \DSC_data2_pixels_reg[4]  (
	.Q(DSC_data2_pixels_reg[4]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig[11]),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:243
  SLE \DSC_data2_pixels_reg[5]  (
	.Q(DSC_data2_pixels_reg[5]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig[10]),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:243
  SLE \DSC_data2_pixels_reg[6]  (
	.Q(DSC_data2_pixels_reg[6]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig[9]),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:243
  SLE \DSC_data2_pixels_reg[7]  (
	.Q(DSC_data2_pixels_reg[7]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig[8]),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:243
  SLE \DSC_data1_pixels_reg[0]  (
	.Q(DSC_data1_pixels_reg[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig[23]),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:243
  SLE \DSC_data1_pixels_reg[1]  (
	.Q(DSC_data1_pixels_reg[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig[22]),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:243
  SLE \DSC_data1_pixels_reg[2]  (
	.Q(DSC_data1_pixels_reg[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig[21]),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:243
  SLE \DSC_data1_pixels_reg[3]  (
	.Q(DSC_data1_pixels_reg[3]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig[20]),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:243
  SLE \DSC_data1_pixels_reg[4]  (
	.Q(DSC_data1_pixels_reg[4]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig[19]),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:243
  SLE \DSC_data1_pixels_reg[5]  (
	.Q(DSC_data1_pixels_reg[5]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig[18]),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:243
  SLE \DSC_data1_pixels_reg[6]  (
	.Q(DSC_data1_pixels_reg[6]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig[17]),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:243
  SLE \DSC_data1_pixels_reg[7]  (
	.Q(DSC_data1_pixels_reg[7]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig[16]),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:243
  SLE \DSC_data0_pixels_reg[0]  (
	.Q(DSC_data0_pixels_reg[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig[31]),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:142
  SLE \DSC_ctrl_reg[3]  (
	.Q(DSC_ctrl_reg[3]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[3]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:142
  SLE \DSC_ctrl_reg[4]  (
	.Q(DSC_ctrl_reg[4]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(N_66),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:142
  SLE \DSC_ctrl_reg[5]  (
	.Q(DSC_ctrl_reg[5]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[5]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:142
  SLE \DSC_ctrl_reg[6]  (
	.Q(DSC_ctrl_reg[6]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[6]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:142
  SLE \DSC_ctrl_reg[7]  (
	.Q(DSC_ctrl_reg[7]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[7]),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:243
  SLE \DSC_data3_pixels_reg[0]  (
	.Q(DSC_data3_pixels_reg[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig[7]),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:243
  SLE \DSC_data3_pixels_reg[1]  (
	.Q(DSC_data3_pixels_reg[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig[6]),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:243
  SLE \DSC_data3_pixels_reg[2]  (
	.Q(DSC_data3_pixels_reg[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig[5]),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:243
  SLE \DSC_data3_pixels_reg[3]  (
	.Q(DSC_data3_pixels_reg[3]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig[4]),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:243
  SLE \DSC_data3_pixels_reg[4]  (
	.Q(DSC_data3_pixels_reg[4]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig[3]),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:243
  SLE \DSC_data3_pixels_reg[5]  (
	.Q(DSC_data3_pixels_reg[5]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig[2]),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:243
  SLE \DSC_data3_pixels_reg[6]  (
	.Q(DSC_data3_pixels_reg[6]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig[1]),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:243
  SLE \DSC_data3_pixels_reg[7]  (
	.Q(DSC_data3_pixels_reg[7]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig[0]),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:243
  SLE \DSC_data2_pixels_reg[0]  (
	.Q(DSC_data2_pixels_reg[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig[15]),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:243
  SLE \DSC_data2_pixels_reg[1]  (
	.Q(DSC_data2_pixels_reg[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig[14]),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:226
  SLE \pixel_sig[20]  (
	.Q(pixel_sig[20]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(N_338_i),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:226
  SLE \pixel_sig[21]  (
	.Q(pixel_sig[21]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(N_339_i),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:226
  SLE \pixel_sig[22]  (
	.Q(pixel_sig[22]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(N_340_i),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:226
  SLE \pixel_sig[23]  (
	.Q(pixel_sig[23]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(N_19_i),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:226
  SLE \pixel_sig[24]  (
	.Q(pixel_sig[24]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(N_349_i),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:226
  SLE \pixel_sig[25]  (
	.Q(pixel_sig[25]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(N_350_i),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:226
  SLE \pixel_sig[26]  (
	.Q(pixel_sig[26]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(N_351_i),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:226
  SLE \pixel_sig[27]  (
	.Q(pixel_sig[27]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(N_352_i),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:226
  SLE \pixel_sig[28]  (
	.Q(pixel_sig[28]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(N_354_i),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:226
  SLE \pixel_sig[29]  (
	.Q(pixel_sig[29]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(N_353_i),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:226
  SLE \pixel_sig[30]  (
	.Q(pixel_sig[30]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(N_63_i),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:226
  SLE \pixel_sig[31]  (
	.Q(pixel_sig[31]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un224_pwm_interrupt_last),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:142
  SLE \DSC_ctrl_reg[0]  (
	.Q(DSC_ctrl_reg[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(PWDATA_M_i_m4_0),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:142
  SLE \DSC_ctrl_reg[1]  (
	.Q(DSC_ctrl_reg[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(N_80),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:142
  SLE \DSC_ctrl_reg[2]  (
	.Q(DSC_ctrl_reg[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL0),
	.D(N_65),
	.EN(N_17_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:226
  SLE \pixel_sig[5]  (
	.Q(pixel_sig[5]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(N_346),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:226
  SLE \pixel_sig[6]  (
	.Q(pixel_sig[6]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(N_347),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:226
  SLE \pixel_sig[7]  (
	.Q(pixel_sig[7]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(N_348),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:226
  SLE \pixel_sig[8]  (
	.Q(pixel_sig[8]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(N_21),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:226
  SLE \pixel_sig[9]  (
	.Q(pixel_sig[9]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(N_23),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:226
  SLE \pixel_sig[10]  (
	.Q(pixel_sig[10]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(N_25),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:226
  SLE \pixel_sig[11]  (
	.Q(pixel_sig[11]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(N_27),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:226
  SLE \pixel_sig[12]  (
	.Q(pixel_sig[12]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_RNO[12]),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:226
  SLE \pixel_sig[13]  (
	.Q(pixel_sig[13]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_RNO[13]),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:226
  SLE \pixel_sig[14]  (
	.Q(pixel_sig[14]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_RNO[14]),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:226
  SLE \pixel_sig[15]  (
	.Q(pixel_sig[15]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_RNO[15]),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:226
  SLE \pixel_sig[16]  (
	.Q(pixel_sig[16]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(N_334_i),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:226
  SLE \pixel_sig[17]  (
	.Q(pixel_sig[17]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(N_335_i),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:226
  SLE \pixel_sig[18]  (
	.Q(pixel_sig[18]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(N_336_i),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:226
  SLE \pixel_sig[19]  (
	.Q(pixel_sig[19]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(N_337_i),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:78
  SLE \pwm_quantized_value[2]  (
	.Q(pwm_quantized_value[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter[2]),
	.EN(un2_pwm_counter),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:78
  SLE \pwm_quantized_value[3]  (
	.Q(pwm_quantized_value[3]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter[3]),
	.EN(un2_pwm_counter),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:78
  SLE \pwm_quantized_value[4]  (
	.Q(pwm_quantized_value[4]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter[4]),
	.EN(un2_pwm_counter),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:78
  SLE \pwm_quantized_value[5]  (
	.Q(pwm_quantized_value[5]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter[5]),
	.EN(un2_pwm_counter),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:78
  SLE \pwm_quantized_value[6]  (
	.Q(pwm_quantized_value[6]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter[6]),
	.EN(un2_pwm_counter),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:78
  SLE \pwm_quantized_value[7]  (
	.Q(pwm_quantized_value[7]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter[7]),
	.EN(un2_pwm_counter),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:78
  SLE \pwm_quantized_value[8]  (
	.Q(pwm_quantized_value[8]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter[8]),
	.EN(un2_pwm_counter),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:78
  SLE \pwm_quantized_value[9]  (
	.Q(pwm_quantized_value[9]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter[9]),
	.EN(un2_pwm_counter),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:78
  SLE \pwm_quantized_value[10]  (
	.Q(pwm_quantized_value[10]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter[10]),
	.EN(un2_pwm_counter),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:78
  SLE \pwm_quantized_value[11]  (
	.Q(pwm_quantized_value[11]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter[11]),
	.EN(un2_pwm_counter),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:226
  SLE \pixel_sig[0]  (
	.Q(pixel_sig[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(N_32_0_i),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:226
  SLE \pixel_sig[1]  (
	.Q(pixel_sig[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(N_61),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:226
  SLE \pixel_sig[2]  (
	.Q(pixel_sig[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(N_59),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:226
  SLE \pixel_sig[3]  (
	.Q(pixel_sig[3]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pixel_sig_RNO[3]),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:226
  SLE \pixel_sig[4]  (
	.Q(pixel_sig[4]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(N_345),
	.EN(un4_pwm_interrupt_last),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:78
  SLE \pwm_quantized_value[1]  (
	.Q(pwm_quantized_value[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_quantized_counter[1]),
	.EN(un2_pwm_counter),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:78
  SLE \pwm_quantized_counter[10]  (
	.Q(pwm_quantized_counter[10]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un1_pwm_quantized_counter_2_cry_10_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:78
  SLE \pwm_quantized_counter[11]  (
	.Q(pwm_quantized_counter[11]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un1_pwm_quantized_counter_2_s_11_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:243
  SLE pixels_ready (
	.Q(Delta_Sigma_Converter_0_INT),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un1_pixels_ready_1_u_Z),
	.EN(Board_J7_c_0),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:78
  SLE \pwm_quantized_counter[0]  (
	.Q(pwm_quantized_counter[0]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un1_pwm_quantized_counter_2_cry_0_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:78
  SLE \pwm_quantized_counter[1]  (
	.Q(pwm_quantized_counter[1]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un1_pwm_quantized_counter_2_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:78
  SLE \pwm_quantized_counter[2]  (
	.Q(pwm_quantized_counter[2]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un1_pwm_quantized_counter_2_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:78
  SLE \pwm_quantized_counter[3]  (
	.Q(pwm_quantized_counter[3]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un1_pwm_quantized_counter_2_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:78
  SLE \pwm_quantized_counter[4]  (
	.Q(pwm_quantized_counter[4]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un1_pwm_quantized_counter_2_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:78
  SLE \pwm_quantized_counter[5]  (
	.Q(pwm_quantized_counter[5]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un1_pwm_quantized_counter_2_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:78
  SLE \pwm_quantized_counter[6]  (
	.Q(pwm_quantized_counter[6]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un1_pwm_quantized_counter_2_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:78
  SLE \pwm_quantized_counter[7]  (
	.Q(pwm_quantized_counter[7]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un1_pwm_quantized_counter_2_cry_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:78
  SLE \pwm_quantized_counter[8]  (
	.Q(pwm_quantized_counter[8]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un1_pwm_quantized_counter_2_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:78
  SLE \pwm_quantized_counter[9]  (
	.Q(pwm_quantized_counter[9]),
	.ADn(GND),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un1_pwm_quantized_counter_2_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:166
  SLE analog_FF (
	.Q(ADC_out_c),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(INBUF_DIFF_0_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:176
  SLE pwm_interrupt_last (
	.Q(pwm_interrupt_last_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_interrupt_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:176
  SLE pwm_interrupt (
	.Q(pwm_interrupt_Z),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(un2_pwm_counter),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:176
  SLE \pwm_counter[0]  (
	.Q(pwm_counter[0]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_counter_s[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:176
  SLE \pwm_counter[1]  (
	.Q(pwm_counter[1]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_counter_s[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:176
  SLE \pwm_counter[2]  (
	.Q(pwm_counter[2]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_counter_s[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:176
  SLE \pwm_counter[3]  (
	.Q(pwm_counter[3]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_counter_s[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:176
  SLE \pwm_counter[4]  (
	.Q(pwm_counter[4]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_counter_s[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:176
  SLE \pwm_counter[5]  (
	.Q(pwm_counter[5]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_counter_s[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:176
  SLE \pwm_counter[6]  (
	.Q(pwm_counter[6]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_counter_s[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:176
  SLE \pwm_counter[7]  (
	.Q(pwm_counter[7]),
	.ADn(VCC),
	.ALn(Board_J7_c_0),
	.CLK(FCCC_C0_0_GL1_1),
	.D(pwm_counter_s[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @24:184
  ARI1 un1_pwm_quantized_counter_2_cry_0 (
	.FCO(un1_pwm_quantized_counter_2_cry_0_Z),
	.S(un1_pwm_quantized_counter_2_cry_0_S),
	.Y(un1_pwm_quantized_counter_2_cry_0_Y),
	.B(ADC_out_c),
	.C(un1_pwm_quantized_counter),
	.D(un8_analog_ff),
	.A(pwm_quantized_counter[0]),
	.FCI(GND)
);
defparam un1_pwm_quantized_counter_2_cry_0.INIT=20'h5E41B;
// @24:184
  ARI1 un1_pwm_quantized_counter_2_cry_1 (
	.FCO(un1_pwm_quantized_counter_2_cry_1_Z),
	.S(un1_pwm_quantized_counter_2_cry_1_S),
	.Y(un1_pwm_quantized_counter_2_cry_1_Y),
	.B(ADC_out_c),
	.C(un1_pwm_quantized_counter),
	.D(GND),
	.A(pwm_quantized_counter[1]),
	.FCI(un1_pwm_quantized_counter_2_cry_0_Z)
);
defparam un1_pwm_quantized_counter_2_cry_1.INIT=20'h5EE11;
// @24:184
  ARI1 un1_pwm_quantized_counter_2_cry_2 (
	.FCO(un1_pwm_quantized_counter_2_cry_2_Z),
	.S(un1_pwm_quantized_counter_2_cry_2_S),
	.Y(un1_pwm_quantized_counter_2_cry_2_Y),
	.B(ADC_out_c),
	.C(un1_pwm_quantized_counter),
	.D(GND),
	.A(pwm_quantized_counter[2]),
	.FCI(un1_pwm_quantized_counter_2_cry_1_Z)
);
defparam un1_pwm_quantized_counter_2_cry_2.INIT=20'h5EE11;
// @24:184
  ARI1 un1_pwm_quantized_counter_2_cry_3 (
	.FCO(un1_pwm_quantized_counter_2_cry_3_Z),
	.S(un1_pwm_quantized_counter_2_cry_3_S),
	.Y(un1_pwm_quantized_counter_2_cry_3_Y),
	.B(ADC_out_c),
	.C(un1_pwm_quantized_counter),
	.D(GND),
	.A(pwm_quantized_counter[3]),
	.FCI(un1_pwm_quantized_counter_2_cry_2_Z)
);
defparam un1_pwm_quantized_counter_2_cry_3.INIT=20'h5EE11;
// @24:184
  ARI1 un1_pwm_quantized_counter_2_cry_4 (
	.FCO(un1_pwm_quantized_counter_2_cry_4_Z),
	.S(un1_pwm_quantized_counter_2_cry_4_S),
	.Y(un1_pwm_quantized_counter_2_cry_4_Y),
	.B(ADC_out_c),
	.C(un1_pwm_quantized_counter),
	.D(GND),
	.A(pwm_quantized_counter[4]),
	.FCI(un1_pwm_quantized_counter_2_cry_3_Z)
);
defparam un1_pwm_quantized_counter_2_cry_4.INIT=20'h5EE11;
// @24:184
  ARI1 un1_pwm_quantized_counter_2_cry_5 (
	.FCO(un1_pwm_quantized_counter_2_cry_5_Z),
	.S(un1_pwm_quantized_counter_2_cry_5_S),
	.Y(un1_pwm_quantized_counter_2_cry_5_Y),
	.B(ADC_out_c),
	.C(un1_pwm_quantized_counter),
	.D(GND),
	.A(pwm_quantized_counter[5]),
	.FCI(un1_pwm_quantized_counter_2_cry_4_Z)
);
defparam un1_pwm_quantized_counter_2_cry_5.INIT=20'h5EE11;
// @24:184
  ARI1 un1_pwm_quantized_counter_2_cry_6 (
	.FCO(un1_pwm_quantized_counter_2_cry_6_Z),
	.S(un1_pwm_quantized_counter_2_cry_6_S),
	.Y(un1_pwm_quantized_counter_2_cry_6_Y),
	.B(ADC_out_c),
	.C(un1_pwm_quantized_counter),
	.D(GND),
	.A(pwm_quantized_counter[6]),
	.FCI(un1_pwm_quantized_counter_2_cry_5_Z)
);
defparam un1_pwm_quantized_counter_2_cry_6.INIT=20'h5EE11;
// @24:184
  ARI1 un1_pwm_quantized_counter_2_cry_7 (
	.FCO(un1_pwm_quantized_counter_2_cry_7_Z),
	.S(un1_pwm_quantized_counter_2_cry_7_S),
	.Y(un1_pwm_quantized_counter_2_cry_7_Y),
	.B(ADC_out_c),
	.C(un1_pwm_quantized_counter),
	.D(GND),
	.A(pwm_quantized_counter[7]),
	.FCI(un1_pwm_quantized_counter_2_cry_6_Z)
);
defparam un1_pwm_quantized_counter_2_cry_7.INIT=20'h5EE11;
// @24:184
  ARI1 un1_pwm_quantized_counter_2_cry_8 (
	.FCO(un1_pwm_quantized_counter_2_cry_8_Z),
	.S(un1_pwm_quantized_counter_2_cry_8_S),
	.Y(un1_pwm_quantized_counter_2_cry_8_Y),
	.B(ADC_out_c),
	.C(un1_pwm_quantized_counter),
	.D(GND),
	.A(pwm_quantized_counter[8]),
	.FCI(un1_pwm_quantized_counter_2_cry_7_Z)
);
defparam un1_pwm_quantized_counter_2_cry_8.INIT=20'h5EE11;
// @24:184
  ARI1 un1_pwm_quantized_counter_2_cry_9 (
	.FCO(un1_pwm_quantized_counter_2_cry_9_Z),
	.S(un1_pwm_quantized_counter_2_cry_9_S),
	.Y(un1_pwm_quantized_counter_2_cry_9_Y),
	.B(ADC_out_c),
	.C(un1_pwm_quantized_counter),
	.D(GND),
	.A(pwm_quantized_counter[9]),
	.FCI(un1_pwm_quantized_counter_2_cry_8_Z)
);
defparam un1_pwm_quantized_counter_2_cry_9.INIT=20'h5EE11;
// @24:184
  ARI1 un1_pwm_quantized_counter_2_s_11 (
	.FCO(un1_pwm_quantized_counter_2_s_11_FCO),
	.S(un1_pwm_quantized_counter_2_s_11_S),
	.Y(un1_pwm_quantized_counter_2_s_11_Y),
	.B(ADC_out_c),
	.C(un1_pwm_quantized_counter),
	.D(pwm_quantized_counter[11]),
	.A(VCC),
	.FCI(un1_pwm_quantized_counter_2_cry_10_Z)
);
defparam un1_pwm_quantized_counter_2_s_11.INIT=20'h4E100;
// @24:184
  ARI1 un1_pwm_quantized_counter_2_cry_10 (
	.FCO(un1_pwm_quantized_counter_2_cry_10_Z),
	.S(un1_pwm_quantized_counter_2_cry_10_S),
	.Y(un1_pwm_quantized_counter_2_cry_10_Y),
	.B(ADC_out_c),
	.C(un1_pwm_quantized_counter),
	.D(GND),
	.A(pwm_quantized_counter[10]),
	.FCI(un1_pwm_quantized_counter_2_cry_9_Z)
);
defparam un1_pwm_quantized_counter_2_cry_10.INIT=20'h5EE11;
// @24:176
  ARI1 pwm_counter_s_490 (
	.FCO(pwm_counter_s_490_FCO),
	.S(pwm_counter_s_490_S),
	.Y(pwm_counter_s_490_Y),
	.B(pwm_counter[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam pwm_counter_s_490.INIT=20'h4AA00;
// @24:176
  ARI1 \pwm_counter_cry[1]  (
	.FCO(pwm_counter_cry[1]),
	.S(pwm_counter_s[1]),
	.Y(pwm_counter_cry_Y[1]),
	.B(pwm_counter[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pwm_counter_s_490_FCO)
);
defparam \pwm_counter_cry[1] .INIT=20'h4AA00;
// @24:176
  ARI1 \pwm_counter_cry[2]  (
	.FCO(pwm_counter_cry[2]),
	.S(pwm_counter_s[2]),
	.Y(pwm_counter_cry_Y[2]),
	.B(pwm_counter[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pwm_counter_cry[1])
);
defparam \pwm_counter_cry[2] .INIT=20'h4AA00;
// @24:176
  ARI1 \pwm_counter_cry[3]  (
	.FCO(pwm_counter_cry[3]),
	.S(pwm_counter_s[3]),
	.Y(pwm_counter_cry_Y[3]),
	.B(pwm_counter[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pwm_counter_cry[2])
);
defparam \pwm_counter_cry[3] .INIT=20'h4AA00;
// @24:176
  ARI1 \pwm_counter_cry[4]  (
	.FCO(pwm_counter_cry[4]),
	.S(pwm_counter_s[4]),
	.Y(pwm_counter_cry_Y[4]),
	.B(pwm_counter[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pwm_counter_cry[3])
);
defparam \pwm_counter_cry[4] .INIT=20'h4AA00;
// @24:176
  ARI1 \pwm_counter_cry[5]  (
	.FCO(pwm_counter_cry[5]),
	.S(pwm_counter_s[5]),
	.Y(pwm_counter_cry_Y[5]),
	.B(pwm_counter[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pwm_counter_cry[4])
);
defparam \pwm_counter_cry[5] .INIT=20'h4AA00;
// @24:176
  ARI1 \pwm_counter_s[7]  (
	.FCO(pwm_counter_s_FCO[7]),
	.S(pwm_counter_s[7]),
	.Y(pwm_counter_s_Y[7]),
	.B(pwm_counter[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pwm_counter_cry[6])
);
defparam \pwm_counter_s[7] .INIT=20'h4AA00;
// @24:176
  ARI1 \pwm_counter_cry[6]  (
	.FCO(pwm_counter_cry[6]),
	.S(pwm_counter_s[6]),
	.Y(pwm_counter_cry_Y[6]),
	.B(pwm_counter[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(pwm_counter_cry[5])
);
defparam \pwm_counter_cry[6] .INIT=20'h4AA00;
  CFG4 \pixel_sig_RNO[2]  (
	.A(pwm_quantized_value[9]),
	.B(pwm_quantized_value[10]),
	.C(pwm_quantized_value[11]),
	.D(N_63_1),
	.Y(N_59)
);
defparam \pixel_sig_RNO[2] .INIT=16'hFEFF;
  CFG4 \pixel_sig_RNO[3]  (
	.A(pwm_quantized_value[9]),
	.B(pwm_quantized_value[10]),
	.C(pwm_quantized_value[11]),
	.D(N_359),
	.Y(pixel_sig_RNO[3])
);
defparam \pixel_sig_RNO[3] .INIT=16'hFEFF;
// @24:226
  CFG4 \pixel_sig_RNO[0]  (
	.A(pwm_quantized_value[9]),
	.B(pwm_quantized_value[10]),
	.C(pwm_quantized_value[11]),
	.D(N_358),
	.Y(N_32_0_i)
);
defparam \pixel_sig_RNO[0] .INIT=16'hFFFE;
// @24:194
  CFG2 \p_pwm_quantizer.un2_pwm_counter_3  (
	.A(pwm_counter[2]),
	.B(pwm_counter[3]),
	.Y(un2_pwm_counter_3)
);
defparam \p_pwm_quantizer.un2_pwm_counter_3 .INIT=4'h8;
// @24:265
  CFG2 \p_pixel_bar_to_registers.un233_pwm_interrupt_last  (
	.A(pwm_interrupt_Z),
	.B(pwm_interrupt_last_Z),
	.Y(un233_pwm_interrupt_last)
);
defparam \p_pixel_bar_to_registers.un233_pwm_interrupt_last .INIT=4'h4;
// @24:229
  CFG2 \p_pwm_to_pixel_bar.un4_pwm_interrupt_last  (
	.A(pwm_interrupt_Z),
	.B(pwm_interrupt_last_Z),
	.Y(un4_pwm_interrupt_last)
);
defparam \p_pwm_to_pixel_bar.un4_pwm_interrupt_last .INIT=4'h2;
// @24:109
  CFG2 \APB_Reg_Read_process.prdata_sig_8_iv_0_a2_4[1]  (
	.A(un5_pwrite),
	.B(N_99_i_Z),
	.Y(N_166)
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0_a2_4[1] .INIT=4'h8;
// @24:109
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0_1[6]  (
	.A(DSC_data3_pixels_reg[6]),
	.B(DSC_data2_pixels_reg[6]),
	.C(prdata_sig_4_sqmuxa),
	.D(prdata_sig_3_sqmuxa),
	.Y(prdata_sig_8_iv_0_1[6])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0_1[6] .INIT=16'hECA0;
// @24:109
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0_1[2]  (
	.A(DSC_data3_pixels_reg[2]),
	.B(DSC_data2_pixels_reg[2]),
	.C(prdata_sig_4_sqmuxa),
	.D(prdata_sig_3_sqmuxa),
	.Y(prdata_sig_8_iv_0_1[2])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0_1[2] .INIT=16'hECA0;
// @24:109
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0_1[5]  (
	.A(DSC_data3_pixels_reg[5]),
	.B(DSC_data2_pixels_reg[5]),
	.C(prdata_sig_4_sqmuxa),
	.D(prdata_sig_3_sqmuxa),
	.Y(prdata_sig_8_iv_0_1[5])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0_1[5] .INIT=16'hECA0;
// @24:109
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0_1[7]  (
	.A(DSC_data3_pixels_reg[7]),
	.B(DSC_data2_pixels_reg[7]),
	.C(prdata_sig_4_sqmuxa),
	.D(prdata_sig_3_sqmuxa),
	.Y(prdata_sig_8_iv_0_1[7])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0_1[7] .INIT=16'hECA0;
// @24:109
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0_1[4]  (
	.A(DSC_data3_pixels_reg[4]),
	.B(DSC_data2_pixels_reg[4]),
	.C(prdata_sig_4_sqmuxa),
	.D(prdata_sig_3_sqmuxa),
	.Y(prdata_sig_8_iv_0_1[4])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0_1[4] .INIT=16'hECA0;
// @24:109
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0_1[1]  (
	.A(DSC_data3_pixels_reg[1]),
	.B(DSC_data2_pixels_reg[1]),
	.C(prdata_sig_4_sqmuxa),
	.D(prdata_sig_3_sqmuxa),
	.Y(prdata_sig_8_iv_0_1[1])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0_1[1] .INIT=16'hECA0;
// @24:109
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0_1[0]  (
	.A(DSC_data3_pixels_reg[0]),
	.B(DSC_data2_pixels_reg[0]),
	.C(prdata_sig_4_sqmuxa),
	.D(prdata_sig_3_sqmuxa),
	.Y(prdata_sig_8_iv_0_1[0])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0_1[0] .INIT=16'hECA0;
// @24:109
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0_1[3]  (
	.A(DSC_data3_pixels_reg[3]),
	.B(DSC_data2_pixels_reg[3]),
	.C(prdata_sig_4_sqmuxa),
	.D(prdata_sig_3_sqmuxa),
	.Y(prdata_sig_8_iv_0_1[3])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0_1[3] .INIT=16'hECA0;
// @24:185
  CFG4 \p_pwm_quantizer.un8_analog_ff_8  (
	.A(pwm_quantized_counter[6]),
	.B(pwm_quantized_counter[5]),
	.C(pwm_quantized_counter[0]),
	.D(pwm_quantized_counter[7]),
	.Y(un8_analog_ff_8)
);
defparam \p_pwm_quantizer.un8_analog_ff_8 .INIT=16'h8000;
// @24:185
  CFG4 \p_pwm_quantizer.un8_analog_ff_7  (
	.A(pwm_quantized_counter[4]),
	.B(pwm_quantized_counter[3]),
	.C(pwm_quantized_counter[2]),
	.D(pwm_quantized_counter[1]),
	.Y(un8_analog_ff_7)
);
defparam \p_pwm_quantizer.un8_analog_ff_7 .INIT=16'h8000;
// @24:185
  CFG4 \p_pwm_quantizer.un8_analog_ff_6  (
	.A(pwm_quantized_counter[11]),
	.B(pwm_quantized_counter[10]),
	.C(pwm_quantized_counter[9]),
	.D(pwm_quantized_counter[8]),
	.Y(un8_analog_ff_6)
);
defparam \p_pwm_quantizer.un8_analog_ff_6 .INIT=16'h8000;
// @24:189
  CFG4 \p_pwm_quantizer.un1_pwm_quantized_counter_8  (
	.A(pwm_quantized_counter[5]),
	.B(pwm_quantized_counter[4]),
	.C(pwm_quantized_counter[0]),
	.D(pwm_quantized_counter[7]),
	.Y(un1_pwm_quantized_counter_8)
);
defparam \p_pwm_quantizer.un1_pwm_quantized_counter_8 .INIT=16'h0001;
// @24:189
  CFG4 \p_pwm_quantizer.un1_pwm_quantized_counter_7  (
	.A(pwm_quantized_counter[10]),
	.B(pwm_quantized_counter[9]),
	.C(pwm_quantized_counter[8]),
	.D(pwm_quantized_counter[6]),
	.Y(un1_pwm_quantized_counter_7)
);
defparam \p_pwm_quantizer.un1_pwm_quantized_counter_7 .INIT=16'h0001;
// @24:189
  CFG4 \p_pwm_quantizer.un1_pwm_quantized_counter_6  (
	.A(pwm_quantized_counter[11]),
	.B(pwm_quantized_counter[3]),
	.C(pwm_quantized_counter[2]),
	.D(pwm_quantized_counter[1]),
	.Y(un1_pwm_quantized_counter_6)
);
defparam \p_pwm_quantizer.un1_pwm_quantized_counter_6 .INIT=16'h0001;
// @24:194
  CFG4 \p_pwm_quantizer.un2_pwm_counter_4  (
	.A(pwm_counter[7]),
	.B(pwm_counter[6]),
	.C(pwm_counter[5]),
	.D(pwm_counter[4]),
	.Y(un2_pwm_counter_4)
);
defparam \p_pwm_quantizer.un2_pwm_counter_4 .INIT=16'h8000;
  CFG4 \pwm_quantized_value_RNIMTSK[1]  (
	.A(pwm_quantized_value[6]),
	.B(pwm_quantized_value[5]),
	.C(pwm_quantized_value[2]),
	.D(pwm_quantized_value[1]),
	.Y(m1_0_a2_3)
);
defparam \pwm_quantized_value_RNIMTSK[1] .INIT=16'h0001;
// @24:145
  CFG4 \p_DSC_reg_ctrl.un5_psel_i_o2  (
	.A(COREABC_C0_0_APB3master_PENABLE),
	.B(COREABC_C0_0_APB3master_PSELx),
	.C(INSTR_SCMD[0]),
	.D(INSTR_SCMD[1]),
	.Y(N_103)
);
defparam \p_DSC_reg_ctrl.un5_psel_i_o2 .INIT=16'hF777;
// @24:111
  CFG3 \APB_Reg_Read_process.un5_pwrite_0_a4  (
	.A(COREABC_C0_0_APB3master_PADDR_5),
	.B(COREABC_C0_0_APB3master_PADDR_3),
	.C(COREABC_C0_0_APB3master_PADDR_2),
	.Y(N_107)
);
defparam \APB_Reg_Read_process.un5_pwrite_0_a4 .INIT=8'h01;
  CFG3 \pixel_sig_RNO_0[1]  (
	.A(pwm_quantized_value[11]),
	.B(pwm_quantized_value[10]),
	.C(pwm_quantized_value[9]),
	.Y(N_82)
);
defparam \pixel_sig_RNO_0[1] .INIT=8'hFE;
// @24:109
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0_0[6]  (
	.A(DSC_data0_pixels_reg[6]),
	.B(DSC_ctrl_reg[6]),
	.C(N_166),
	.D(prdata_sig_1_sqmuxa),
	.Y(prdata_sig_8_iv_0_0[6])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0_0[6] .INIT=16'hEAC0;
// @24:109
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0_0[2]  (
	.A(DSC_data0_pixels_reg[2]),
	.B(DSC_ctrl_reg[2]),
	.C(N_166),
	.D(prdata_sig_1_sqmuxa),
	.Y(prdata_sig_8_iv_0_0[2])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0_0[2] .INIT=16'hEAC0;
// @24:109
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0_0[5]  (
	.A(DSC_data0_pixels_reg[5]),
	.B(DSC_ctrl_reg[5]),
	.C(N_166),
	.D(prdata_sig_1_sqmuxa),
	.Y(prdata_sig_8_iv_0_0[5])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0_0[5] .INIT=16'hEAC0;
// @24:109
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0_0[7]  (
	.A(DSC_data0_pixels_reg[7]),
	.B(DSC_ctrl_reg[7]),
	.C(N_166),
	.D(prdata_sig_1_sqmuxa),
	.Y(prdata_sig_8_iv_0_0[7])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0_0[7] .INIT=16'hEAC0;
// @24:109
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0_0[4]  (
	.A(DSC_data0_pixels_reg[4]),
	.B(DSC_ctrl_reg[4]),
	.C(N_166),
	.D(prdata_sig_1_sqmuxa),
	.Y(prdata_sig_8_iv_0_0[4])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0_0[4] .INIT=16'hEAC0;
// @24:109
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0_0[1]  (
	.A(DSC_data0_pixels_reg[1]),
	.B(DSC_ctrl_reg[1]),
	.C(N_166),
	.D(prdata_sig_1_sqmuxa),
	.Y(prdata_sig_8_iv_0_0[1])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0_0[1] .INIT=16'hEAC0;
// @24:109
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0_0[0]  (
	.A(DSC_data0_pixels_reg[0]),
	.B(DSC_ctrl_reg[0]),
	.C(N_166),
	.D(prdata_sig_1_sqmuxa),
	.Y(prdata_sig_8_iv_0_0[0])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0_0[0] .INIT=16'hEAC0;
// @24:109
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0_0[3]  (
	.A(DSC_data0_pixels_reg[3]),
	.B(DSC_ctrl_reg[3]),
	.C(N_166),
	.D(prdata_sig_1_sqmuxa),
	.Y(prdata_sig_8_iv_0_0[3])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0_0[3] .INIT=16'hEAC0;
// @24:111
  CFG4 \APB_Reg_Read_process.un5_pwrite_0_a3  (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(N_107),
	.C(COREABC_C0_0_APB3master_PADDR_1),
	.D(COREABC_C0_0_APB3master_PADDR_4),
	.Y(un5_pwrite)
);
defparam \APB_Reg_Read_process.un5_pwrite_0_a3 .INIT=16'h0004;
// @24:194
  CFG4 \p_pwm_quantizer.un2_pwm_counter  (
	.A(pwm_counter[0]),
	.B(pwm_counter[1]),
	.C(un2_pwm_counter_4),
	.D(un2_pwm_counter_3),
	.Y(un2_pwm_counter)
);
defparam \p_pwm_quantizer.un2_pwm_counter .INIT=16'h8000;
  CFG3 \pwm_quantized_value_RNIHCBV[3]  (
	.A(pwm_quantized_value[4]),
	.B(pwm_quantized_value[3]),
	.C(m1_0_a2_3),
	.Y(N_65_mux)
);
defparam \pwm_quantized_value_RNIHCBV[3] .INIT=8'h10;
// @24:109
  CFG4 N_99_i (
	.A(COREABC_C0_0_APB3master_PADDR_8),
	.B(COREABC_C0_0_APB3master_PSELx),
	.C(INSTR_SCMD[1]),
	.D(INSTR_SCMD[0]),
	.Y(N_99_i_Z)
);
defparam N_99_i.INIT=16'h8000;
// @24:243
  CFG4 un1_pixels_ready_1_u (
	.A(un233_pwm_interrupt_last),
	.B(un4_pwm_interrupt_last),
	.C(DSC_ctrl_reg[0]),
	.D(Delta_Sigma_Converter_0_INT),
	.Y(un1_pixels_ready_1_u_Z)
);
defparam un1_pixels_ready_1_u.INIT=16'hDDC0;
// @24:121
  CFG3 prdata_sig_4_sqmuxa_0_a4 (
	.A(N_99_i_Z),
	.B(COREABC_C0_0_APB3master_PADDR_4),
	.C(N_107),
	.Y(N_125)
);
defparam prdata_sig_4_sqmuxa_0_a4.INIT=8'h80;
// @24:185
  CFG3 \p_pwm_quantizer.un8_analog_ff  (
	.A(un8_analog_ff_8),
	.B(un8_analog_ff_7),
	.C(un8_analog_ff_6),
	.Y(un8_analog_ff)
);
defparam \p_pwm_quantizer.un8_analog_ff .INIT=8'h80;
// @24:189
  CFG3 \p_pwm_quantizer.un1_pwm_quantized_counter  (
	.A(un1_pwm_quantized_counter_8),
	.B(un1_pwm_quantized_counter_7),
	.C(un1_pwm_quantized_counter_6),
	.Y(un1_pwm_quantized_counter)
);
defparam \p_pwm_quantizer.un1_pwm_quantized_counter .INIT=8'h80;
// @24:109
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0[7]  (
	.A(prdata_sig_2_sqmuxa),
	.B(DSC_data1_pixels_reg[7]),
	.C(prdata_sig_8_iv_0_0[7]),
	.D(prdata_sig_8_iv_0_1[7]),
	.Y(prdata_sig_8[7])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0[7] .INIT=16'hFFF8;
// @24:109
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0[5]  (
	.A(prdata_sig_2_sqmuxa),
	.B(DSC_data1_pixels_reg[5]),
	.C(prdata_sig_8_iv_0_0[5]),
	.D(prdata_sig_8_iv_0_1[5]),
	.Y(prdata_sig_8[5])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0[5] .INIT=16'hFFF8;
// @24:109
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0[6]  (
	.A(prdata_sig_2_sqmuxa),
	.B(DSC_data1_pixels_reg[6]),
	.C(prdata_sig_8_iv_0_0[6]),
	.D(prdata_sig_8_iv_0_1[6]),
	.Y(prdata_sig_8[6])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0[6] .INIT=16'hFFF8;
// @24:109
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0[2]  (
	.A(prdata_sig_2_sqmuxa),
	.B(DSC_data1_pixels_reg[2]),
	.C(prdata_sig_8_iv_0_0[2]),
	.D(prdata_sig_8_iv_0_1[2]),
	.Y(prdata_sig_8[2])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0[2] .INIT=16'hFFF8;
// @24:109
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0[3]  (
	.A(prdata_sig_2_sqmuxa),
	.B(DSC_data1_pixels_reg[3]),
	.C(prdata_sig_8_iv_0_0[3]),
	.D(prdata_sig_8_iv_0_1[3]),
	.Y(prdata_sig_8[3])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0[3] .INIT=16'hFFF8;
// @24:109
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0[4]  (
	.A(prdata_sig_2_sqmuxa),
	.B(DSC_data1_pixels_reg[4]),
	.C(prdata_sig_8_iv_0_0[4]),
	.D(prdata_sig_8_iv_0_1[4]),
	.Y(prdata_sig_8[4])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0[4] .INIT=16'hFFF8;
// @24:109
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0[0]  (
	.A(prdata_sig_2_sqmuxa),
	.B(DSC_data1_pixels_reg[0]),
	.C(prdata_sig_8_iv_0_0[0]),
	.D(prdata_sig_8_iv_0_1[0]),
	.Y(prdata_sig_8[0])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0[0] .INIT=16'hFFF8;
// @24:109
  CFG4 \APB_Reg_Read_process.prdata_sig_8_iv_0[1]  (
	.A(prdata_sig_2_sqmuxa),
	.B(DSC_data1_pixels_reg[1]),
	.C(prdata_sig_8_iv_0_0[1]),
	.D(prdata_sig_8_iv_0_1[1]),
	.Y(prdata_sig_8[1])
);
defparam \APB_Reg_Read_process.prdata_sig_8_iv_0[1] .INIT=16'hFFF8;
// @24:121
  CFG3 prdata_sig_4_sqmuxa_0_a3 (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(N_125),
	.C(COREABC_C0_0_APB3master_PADDR_1),
	.Y(prdata_sig_4_sqmuxa)
);
defparam prdata_sig_4_sqmuxa_0_a3.INIT=8'h80;
// @24:121
  CFG3 prdata_sig_1_sqmuxa_0_a3 (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(N_125),
	.C(COREABC_C0_0_APB3master_PADDR_1),
	.Y(prdata_sig_1_sqmuxa)
);
defparam prdata_sig_1_sqmuxa_0_a3.INIT=8'h04;
// @24:121
  CFG3 prdata_sig_2_sqmuxa_0_a3 (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(N_125),
	.C(COREABC_C0_0_APB3master_PADDR_1),
	.Y(prdata_sig_2_sqmuxa)
);
defparam prdata_sig_2_sqmuxa_0_a3.INIT=8'h08;
// @24:121
  CFG3 prdata_sig_3_sqmuxa_0_a3 (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(N_125),
	.C(COREABC_C0_0_APB3master_PADDR_1),
	.Y(prdata_sig_3_sqmuxa)
);
defparam prdata_sig_3_sqmuxa_0_a3.INIT=8'h40;
  CFG4 \pixel_sig_RNO[1]  (
	.A(pwm_quantized_value[8]),
	.B(pwm_quantized_value[7]),
	.C(N_82),
	.D(N_65_mux),
	.Y(N_61)
);
defparam \pixel_sig_RNO[1] .INIT=16'hFAFE;
  CFG3 \pwm_quantized_value_RNIK3Q91_2[7]  (
	.A(pwm_quantized_value[7]),
	.B(N_65_mux),
	.C(pwm_quantized_value[8]),
	.Y(N_63_1)
);
defparam \pwm_quantized_value_RNIK3Q91_2[7] .INIT=8'h4F;
  CFG3 \pwm_quantized_value_RNIK3Q91[7]  (
	.A(pwm_quantized_value[7]),
	.B(N_65_mux),
	.C(pwm_quantized_value[8]),
	.Y(N_358)
);
defparam \pwm_quantized_value_RNIK3Q91[7] .INIT=8'hFB;
  CFG3 \pwm_quantized_value_RNIK3Q91_1[7]  (
	.A(pwm_quantized_value[7]),
	.B(N_65_mux),
	.C(pwm_quantized_value[8]),
	.Y(N_359)
);
defparam \pwm_quantized_value_RNIK3Q91_1[7] .INIT=8'hDF;
  CFG3 \pwm_quantized_value_RNIK3Q91_0[7]  (
	.A(pwm_quantized_value[7]),
	.B(N_65_mux),
	.C(pwm_quantized_value[8]),
	.Y(N_361)
);
defparam \pwm_quantized_value_RNIK3Q91_0[7] .INIT=8'hF2;
// @24:142
  CFG3 \APB_Reg_Read_process.un5_pwrite_0_a3_RNI8VSM  (
	.A(un5_pwrite),
	.B(COREABC_C0_0_APB3master_PADDR_8),
	.C(N_103),
	.Y(N_17_i)
);
defparam \APB_Reg_Read_process.un5_pwrite_0_a3_RNI8VSM .INIT=8'h08;
  CFG4 \pixel_sig_RNO[31]  (
	.A(pwm_quantized_value[9]),
	.B(N_359),
	.C(pwm_quantized_value[11]),
	.D(pwm_quantized_value[10]),
	.Y(un224_pwm_interrupt_last)
);
defparam \pixel_sig_RNO[31] .INIT=16'h2000;
  CFG4 \pixel_sig_RNO[7]  (
	.A(pwm_quantized_value[9]),
	.B(N_359),
	.C(pwm_quantized_value[11]),
	.D(pwm_quantized_value[10]),
	.Y(N_348)
);
defparam \pixel_sig_RNO[7] .INIT=16'hFFF2;
  CFG4 \pixel_sig_RNO[6]  (
	.A(pwm_quantized_value[9]),
	.B(N_63_1),
	.C(pwm_quantized_value[11]),
	.D(pwm_quantized_value[10]),
	.Y(N_347)
);
defparam \pixel_sig_RNO[6] .INIT=16'hFFF2;
  CFG4 \pixel_sig_RNO[5]  (
	.A(pwm_quantized_value[9]),
	.B(N_361),
	.C(pwm_quantized_value[11]),
	.D(pwm_quantized_value[10]),
	.Y(N_346)
);
defparam \pixel_sig_RNO[5] .INIT=16'hFFF8;
  CFG4 \pixel_sig_RNO[4]  (
	.A(pwm_quantized_value[9]),
	.B(N_358),
	.C(pwm_quantized_value[11]),
	.D(pwm_quantized_value[10]),
	.Y(N_345)
);
defparam \pixel_sig_RNO[4] .INIT=16'hFFF8;
  CFG4 \pixel_sig_RNO[11]  (
	.A(pwm_quantized_value[9]),
	.B(N_359),
	.C(pwm_quantized_value[11]),
	.D(pwm_quantized_value[10]),
	.Y(N_27)
);
defparam \pixel_sig_RNO[11] .INIT=16'hFBF0;
  CFG4 \pixel_sig_RNO[10]  (
	.A(pwm_quantized_value[9]),
	.B(N_63_1),
	.C(pwm_quantized_value[11]),
	.D(pwm_quantized_value[10]),
	.Y(N_25)
);
defparam \pixel_sig_RNO[10] .INIT=16'hFBF0;
  CFG4 \pixel_sig_RNO[9]  (
	.A(pwm_quantized_value[9]),
	.B(N_361),
	.C(pwm_quantized_value[11]),
	.D(pwm_quantized_value[10]),
	.Y(N_23)
);
defparam \pixel_sig_RNO[9] .INIT=16'hFEF0;
  CFG4 \pixel_sig_RNO[8]  (
	.A(pwm_quantized_value[9]),
	.B(N_358),
	.C(pwm_quantized_value[11]),
	.D(pwm_quantized_value[10]),
	.Y(N_21)
);
defparam \pixel_sig_RNO[8] .INIT=16'hFEF0;
  CFG4 \pixel_sig_RNO[12]  (
	.A(pwm_quantized_value[9]),
	.B(N_358),
	.C(pwm_quantized_value[11]),
	.D(pwm_quantized_value[10]),
	.Y(pixel_sig_RNO[12])
);
defparam \pixel_sig_RNO[12] .INIT=16'hF8F0;
  CFG4 \pixel_sig_RNO[13]  (
	.A(pwm_quantized_value[9]),
	.B(N_361),
	.C(pwm_quantized_value[11]),
	.D(pwm_quantized_value[10]),
	.Y(pixel_sig_RNO[13])
);
defparam \pixel_sig_RNO[13] .INIT=16'hF8F0;
  CFG4 \pixel_sig_RNO[14]  (
	.A(pwm_quantized_value[9]),
	.B(N_63_1),
	.C(pwm_quantized_value[11]),
	.D(pwm_quantized_value[10]),
	.Y(pixel_sig_RNO[14])
);
defparam \pixel_sig_RNO[14] .INIT=16'hF2F0;
  CFG4 \pixel_sig_RNO[15]  (
	.A(pwm_quantized_value[9]),
	.B(N_359),
	.C(pwm_quantized_value[11]),
	.D(pwm_quantized_value[10]),
	.Y(pixel_sig_RNO[15])
);
defparam \pixel_sig_RNO[15] .INIT=16'hF2F0;
// @24:226
  CFG4 \pixel_sig_RNO[30]  (
	.A(pwm_quantized_value[9]),
	.B(N_63_1),
	.C(pwm_quantized_value[11]),
	.D(pwm_quantized_value[10]),
	.Y(N_63_i)
);
defparam \pixel_sig_RNO[30] .INIT=16'h2000;
// @24:226
  CFG4 \pixel_sig_RNO[29]  (
	.A(pwm_quantized_value[9]),
	.B(N_361),
	.C(pwm_quantized_value[11]),
	.D(pwm_quantized_value[10]),
	.Y(N_353_i)
);
defparam \pixel_sig_RNO[29] .INIT=16'h8000;
// @24:226
  CFG4 \pixel_sig_RNO[28]  (
	.A(pwm_quantized_value[9]),
	.B(N_358),
	.C(pwm_quantized_value[11]),
	.D(pwm_quantized_value[10]),
	.Y(N_354_i)
);
defparam \pixel_sig_RNO[28] .INIT=16'h8000;
// @24:226
  CFG4 \pixel_sig_RNO[19]  (
	.A(pwm_quantized_value[9]),
	.B(N_359),
	.C(pwm_quantized_value[11]),
	.D(pwm_quantized_value[10]),
	.Y(N_337_i)
);
defparam \pixel_sig_RNO[19] .INIT=16'hF0B0;
// @24:226
  CFG4 \pixel_sig_RNO[18]  (
	.A(pwm_quantized_value[9]),
	.B(N_63_1),
	.C(pwm_quantized_value[11]),
	.D(pwm_quantized_value[10]),
	.Y(N_336_i)
);
defparam \pixel_sig_RNO[18] .INIT=16'hF0B0;
// @24:226
  CFG4 \pixel_sig_RNO[17]  (
	.A(pwm_quantized_value[9]),
	.B(N_361),
	.C(pwm_quantized_value[11]),
	.D(pwm_quantized_value[10]),
	.Y(N_335_i)
);
defparam \pixel_sig_RNO[17] .INIT=16'hF0E0;
// @24:226
  CFG4 \pixel_sig_RNO[16]  (
	.A(pwm_quantized_value[9]),
	.B(N_358),
	.C(pwm_quantized_value[11]),
	.D(pwm_quantized_value[10]),
	.Y(N_334_i)
);
defparam \pixel_sig_RNO[16] .INIT=16'hF0E0;
// @24:226
  CFG4 \pixel_sig_RNO[27]  (
	.A(pwm_quantized_value[9]),
	.B(N_359),
	.C(pwm_quantized_value[11]),
	.D(pwm_quantized_value[10]),
	.Y(N_352_i)
);
defparam \pixel_sig_RNO[27] .INIT=16'hB000;
// @24:226
  CFG4 \pixel_sig_RNO[26]  (
	.A(pwm_quantized_value[9]),
	.B(N_63_1),
	.C(pwm_quantized_value[11]),
	.D(pwm_quantized_value[10]),
	.Y(N_351_i)
);
defparam \pixel_sig_RNO[26] .INIT=16'hB000;
// @24:226
  CFG4 \pixel_sig_RNO[25]  (
	.A(pwm_quantized_value[9]),
	.B(N_361),
	.C(pwm_quantized_value[11]),
	.D(pwm_quantized_value[10]),
	.Y(N_350_i)
);
defparam \pixel_sig_RNO[25] .INIT=16'hE000;
// @24:226
  CFG4 \pixel_sig_RNO[24]  (
	.A(pwm_quantized_value[9]),
	.B(N_358),
	.C(pwm_quantized_value[11]),
	.D(pwm_quantized_value[10]),
	.Y(N_349_i)
);
defparam \pixel_sig_RNO[24] .INIT=16'hE000;
// @24:226
  CFG4 \pixel_sig_RNO[23]  (
	.A(pwm_quantized_value[9]),
	.B(N_359),
	.C(pwm_quantized_value[11]),
	.D(pwm_quantized_value[10]),
	.Y(N_19_i)
);
defparam \pixel_sig_RNO[23] .INIT=16'hF020;
// @24:226
  CFG4 \pixel_sig_RNO[22]  (
	.A(pwm_quantized_value[9]),
	.B(N_63_1),
	.C(pwm_quantized_value[11]),
	.D(pwm_quantized_value[10]),
	.Y(N_340_i)
);
defparam \pixel_sig_RNO[22] .INIT=16'hF020;
// @24:226
  CFG4 \pixel_sig_RNO[21]  (
	.A(pwm_quantized_value[9]),
	.B(N_361),
	.C(pwm_quantized_value[11]),
	.D(pwm_quantized_value[10]),
	.Y(N_339_i)
);
defparam \pixel_sig_RNO[21] .INIT=16'hF080;
// @24:226
  CFG4 \pixel_sig_RNO[20]  (
	.A(pwm_quantized_value[9]),
	.B(N_358),
	.C(pwm_quantized_value[11]),
	.D(pwm_quantized_value[10]),
	.Y(N_338_i)
);
defparam \pixel_sig_RNO[20] .INIT=16'hF080;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Delta_Sigma_Converter */

module FCCC_C0_FCCC_C0_0_FCCC (
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC,
  FCCC_C0_0_LOCK,
  FCCC_C0_0_GL1_1,
  FCCC_C0_0_GL0
)
;
input OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
output FCCC_C0_0_LOCK ;
output FCCC_C0_0_GL1_1 ;
output FCCC_C0_0_GL0 ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FCCC_C0_0_LOCK ;
wire FCCC_C0_0_GL1_1 ;
wire FCCC_C0_0_GL0 ;
wire [7:0] PRDATA;
wire GL0_net ;
wire GL1_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL2 ;
wire GL3 ;
// @20:107
  CLKINT GL0_INST (
	.Y(FCCC_C0_0_GL0),
	.A(GL0_net)
);
// @20:98
  CLKINT GL1_INST (
	.Y(FCCC_C0_0_GL1_1),
	.A(GL1_net)
);
//@36:83
//@36:83
// @20:110
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(FCCC_C0_0_LOCK),
	.BUSY(BUSY),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1_net),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=210'h0000007FB8000044D74000F18C6308C271839DEC0404041400301;
defparam CCC_INST.VCOFREQUENCY=800.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0_FCCC_C0_0_FCCC */

module FCCC_C0 (
  FCCC_C0_0_GL0,
  FCCC_C0_0_GL1_1,
  FCCC_C0_0_LOCK,
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output FCCC_C0_0_GL0 ;
output FCCC_C0_0_GL1_1 ;
output FCCC_C0_0_LOCK ;
input OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FCCC_C0_0_GL0 ;
wire FCCC_C0_0_GL1_1 ;
wire FCCC_C0_0_LOCK ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @36:83
  FCCC_C0_FCCC_C0_0_FCCC FCCC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.FCCC_C0_0_LOCK(FCCC_C0_0_LOCK),
	.FCCC_C0_0_GL1_1(FCCC_C0_0_GL1_1),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FCCC_C0 */

module timerZ1 (
  rstn_i_i,
  rstn,
  FCCC_C0_0_GL0,
  CLK_SPI_sig
)
;
input rstn_i_i ;
input rstn ;
input FCCC_C0_0_GL0 ;
output CLK_SPI_sig ;
wire rstn_i_i ;
wire rstn ;
wire FCCC_C0_0_GL0 ;
wire CLK_SPI_sig ;
wire [5:0] counter;
wire [0:0] counter_i;
wire [5:1] counter_3;
wire timer_clock_out_sig_Z ;
wire VCC ;
wire N_5_i ;
wire GND ;
wire un11_counter_axbxc2_Z ;
wire un11_counter_axbxc3_Z ;
wire N_7 ;
wire N_9 ;
wire un11_counter_c4 ;
wire N_1 ;
  CLKINT timer_clock_out_sig_inferred_clock_RNIPHR7 (
	.Y(CLK_SPI_sig),
	.A(timer_clock_out_sig_Z)
);
  CFG1 \counter_RNO[0]  (
	.A(counter[0]),
	.Y(counter_i[0])
);
defparam \counter_RNO[0] .INIT=2'h1;
// @21:26
  SLE timer_clock_out_sig (
	.Q(timer_clock_out_sig_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(N_5_i),
	.EN(rstn),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[0]  (
	.Q(counter[0]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[1]  (
	.Q(counter[1]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[2]  (
	.Q(counter[2]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un11_counter_axbxc2_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[3]  (
	.Q(counter[3]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(un11_counter_axbxc3_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[4]  (
	.Q(counter[4]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_3[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[5]  (
	.Q(counter[5]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(FCCC_C0_0_GL0),
	.D(counter_3[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  CFG4 \counter_RNIJN5C[4]  (
	.A(counter[4]),
	.B(counter[2]),
	.C(counter[1]),
	.D(counter[0]),
	.Y(N_7)
);
defparam \counter_RNIJN5C[4] .INIT=16'hFDFF;
// @21:38
  CFG3 un11_counter_axbxc2 (
	.A(counter[2]),
	.B(counter[1]),
	.C(counter[0]),
	.Y(un11_counter_axbxc2_Z)
);
defparam un11_counter_axbxc2.INIT=8'h6A;
// @21:33
  CFG3 un2_counter_0_o3 (
	.A(counter[5]),
	.B(counter[3]),
	.C(N_7),
	.Y(N_9)
);
defparam un2_counter_0_o3.INIT=8'hFD;
// @21:38
  CFG4 un11_counter_ac0_5 (
	.A(counter[3]),
	.B(counter[2]),
	.C(counter[1]),
	.D(counter[0]),
	.Y(un11_counter_c4)
);
defparam un11_counter_ac0_5.INIT=16'h8000;
// @21:38
  CFG4 un11_counter_axbxc3 (
	.A(counter[3]),
	.B(counter[2]),
	.C(counter[1]),
	.D(counter[0]),
	.Y(un11_counter_axbxc3_Z)
);
defparam un11_counter_axbxc3.INIT=16'h6AAA;
// @21:30
  CFG3 \counter_3[1]  (
	.A(counter[1]),
	.B(counter[0]),
	.C(N_9),
	.Y(counter_3[1])
);
defparam \counter_3[1] .INIT=8'h60;
// @21:30
  CFG3 \counter_3[4]  (
	.A(un11_counter_c4),
	.B(N_9),
	.C(counter[4]),
	.Y(counter_3[4])
);
defparam \counter_3[4] .INIT=8'h48;
// @21:26
  CFG4 timer_clock_out_sig_RNO (
	.A(timer_clock_out_sig_Z),
	.B(N_7),
	.C(counter[5]),
	.D(counter[3]),
	.Y(N_5_i)
);
defparam timer_clock_out_sig_RNO.INIT=16'hA8BA;
// @21:30
  CFG4 \counter_3[5]  (
	.A(un11_counter_c4),
	.B(N_9),
	.C(counter[5]),
	.D(counter[4]),
	.Y(counter_3[5])
);
defparam \counter_3[5] .INIT=16'h48C0;
//@37:178
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* timerZ1 */

module timerZ0 (
  timer_indicator_sig,
  CLK_SPI_sig,
  rstn_i_i
)
;
output timer_indicator_sig ;
input CLK_SPI_sig ;
input rstn_i_i ;
wire timer_indicator_sig ;
wire CLK_SPI_sig ;
wire rstn_i_i ;
wire [20:0] counter;
wire [0:0] counter_i;
wire [20:7] counter_3;
wire [1:1] counter_RNI8U205;
wire VCC ;
wire GND ;
wire un11_counter_cry_16_S ;
wire un11_counter_cry_1_S ;
wire un11_counter_cry_2_S ;
wire un11_counter_cry_3_S ;
wire un11_counter_cry_4_S ;
wire un11_counter_cry_5_S ;
wire un11_counter_cry_6_S ;
wire un11_counter_cry_8_S ;
wire un11_counter_cry_9_S ;
wire un11_counter_cry_11_S ;
wire un11_counter_cry_12_S ;
wire un11_counter_cry_13_S ;
wire un11_counter_cry_14_S ;
wire un5_counter_i ;
wire un11_counter_s_1_491_FCO ;
wire un11_counter_s_1_491_S ;
wire un11_counter_s_1_491_Y ;
wire un11_counter_cry_1_Z ;
wire un11_counter_cry_1_Y ;
wire un11_counter_cry_2_Z ;
wire un11_counter_cry_2_Y ;
wire un11_counter_cry_3_Z ;
wire un11_counter_cry_3_Y ;
wire un11_counter_cry_4_Z ;
wire un11_counter_cry_4_Y ;
wire un11_counter_cry_5_Z ;
wire un11_counter_cry_5_Y ;
wire un11_counter_cry_6_Z ;
wire un11_counter_cry_6_Y ;
wire un11_counter_cry_7_Z ;
wire un11_counter_cry_7_S ;
wire un11_counter_cry_7_Y ;
wire un11_counter_cry_8_Z ;
wire un11_counter_cry_8_Y ;
wire un11_counter_cry_9_Z ;
wire un11_counter_cry_9_Y ;
wire un11_counter_cry_10_Z ;
wire un11_counter_cry_10_S ;
wire un11_counter_cry_10_Y ;
wire un11_counter_cry_11_Z ;
wire un11_counter_cry_11_Y ;
wire un11_counter_cry_12_Z ;
wire un11_counter_cry_12_Y ;
wire un11_counter_cry_13_Z ;
wire un11_counter_cry_13_Y ;
wire un11_counter_cry_14_Z ;
wire un11_counter_cry_14_Y ;
wire un11_counter_cry_15_Z ;
wire un11_counter_cry_15_S ;
wire un11_counter_cry_15_Y ;
wire un11_counter_cry_16_Z ;
wire un11_counter_cry_16_Y ;
wire un11_counter_cry_17_Z ;
wire un11_counter_cry_17_S ;
wire un11_counter_cry_17_Y ;
wire un11_counter_cry_18_Z ;
wire un11_counter_cry_18_S ;
wire un11_counter_cry_18_Y ;
wire un11_counter_s_20_FCO ;
wire un11_counter_s_20_S ;
wire un11_counter_s_20_Y ;
wire un11_counter_cry_19_Z ;
wire un11_counter_cry_19_S ;
wire un11_counter_cry_19_Y ;
wire m31_8 ;
wire m31_7 ;
wire m31_6 ;
wire m19_8 ;
wire m19_7 ;
wire m19_6 ;
wire m7_e_5 ;
wire m7_e_4 ;
wire N_39_mux ;
wire N_1 ;
  CFG1 \counter_RNO[0]  (
	.A(counter[0]),
	.Y(counter_i[0])
);
defparam \counter_RNO[0] .INIT=2'h1;
// @21:26
  SLE \counter[15]  (
	.Q(counter[15]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[16]  (
	.Q(counter[16]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_16_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[17]  (
	.Q(counter[17]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[17]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[18]  (
	.Q(counter[18]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[18]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[19]  (
	.Q(counter[19]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[19]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[20]  (
	.Q(counter[20]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[20]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[0]  (
	.Q(counter[0]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[1]  (
	.Q(counter[1]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[2]  (
	.Q(counter[2]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[3]  (
	.Q(counter[3]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[4]  (
	.Q(counter[4]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[5]  (
	.Q(counter[5]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[6]  (
	.Q(counter[6]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[7]  (
	.Q(counter[7]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[8]  (
	.Q(counter[8]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[9]  (
	.Q(counter[9]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[10]  (
	.Q(counter[10]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_3[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[11]  (
	.Q(counter[11]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_11_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[12]  (
	.Q(counter[12]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_12_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[13]  (
	.Q(counter[13]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_13_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE \counter[14]  (
	.Q(counter[14]),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(un11_counter_cry_14_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:26
  SLE timer_indic_sig (
	.Q(timer_indicator_sig),
	.ADn(VCC),
	.ALn(rstn_i_i),
	.CLK(CLK_SPI_sig),
	.D(counter_RNI8U205[1]),
	.EN(un5_counter_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @21:38
  ARI1 un11_counter_s_1_491 (
	.FCO(un11_counter_s_1_491_FCO),
	.S(un11_counter_s_1_491_S),
	.Y(un11_counter_s_1_491_Y),
	.B(counter[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un11_counter_s_1_491.INIT=20'h4AA00;
// @21:38
  ARI1 un11_counter_cry_1 (
	.FCO(un11_counter_cry_1_Z),
	.S(un11_counter_cry_1_S),
	.Y(un11_counter_cry_1_Y),
	.B(counter[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_s_1_491_FCO)
);
defparam un11_counter_cry_1.INIT=20'h4AA00;
// @21:38
  ARI1 un11_counter_cry_2 (
	.FCO(un11_counter_cry_2_Z),
	.S(un11_counter_cry_2_S),
	.Y(un11_counter_cry_2_Y),
	.B(counter[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_1_Z)
);
defparam un11_counter_cry_2.INIT=20'h4AA00;
// @21:38
  ARI1 un11_counter_cry_3 (
	.FCO(un11_counter_cry_3_Z),
	.S(un11_counter_cry_3_S),
	.Y(un11_counter_cry_3_Y),
	.B(counter[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_2_Z)
);
defparam un11_counter_cry_3.INIT=20'h4AA00;
// @21:38
  ARI1 un11_counter_cry_4 (
	.FCO(un11_counter_cry_4_Z),
	.S(un11_counter_cry_4_S),
	.Y(un11_counter_cry_4_Y),
	.B(counter[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_3_Z)
);
defparam un11_counter_cry_4.INIT=20'h4AA00;
// @21:38
  ARI1 un11_counter_cry_5 (
	.FCO(un11_counter_cry_5_Z),
	.S(un11_counter_cry_5_S),
	.Y(un11_counter_cry_5_Y),
	.B(counter[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_4_Z)
);
defparam un11_counter_cry_5.INIT=20'h4AA00;
// @21:38
  ARI1 un11_counter_cry_6 (
	.FCO(un11_counter_cry_6_Z),
	.S(un11_counter_cry_6_S),
	.Y(un11_counter_cry_6_Y),
	.B(counter[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_5_Z)
);
defparam un11_counter_cry_6.INIT=20'h4AA00;
// @21:38
  ARI1 un11_counter_cry_7 (
	.FCO(un11_counter_cry_7_Z),
	.S(un11_counter_cry_7_S),
	.Y(un11_counter_cry_7_Y),
	.B(counter[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_6_Z)
);
defparam un11_counter_cry_7.INIT=20'h4AA00;
// @21:38
  ARI1 un11_counter_cry_8 (
	.FCO(un11_counter_cry_8_Z),
	.S(un11_counter_cry_8_S),
	.Y(un11_counter_cry_8_Y),
	.B(counter[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_7_Z)
);
defparam un11_counter_cry_8.INIT=20'h4AA00;
// @21:38
  ARI1 un11_counter_cry_9 (
	.FCO(un11_counter_cry_9_Z),
	.S(un11_counter_cry_9_S),
	.Y(un11_counter_cry_9_Y),
	.B(counter[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_8_Z)
);
defparam un11_counter_cry_9.INIT=20'h4AA00;
// @21:38
  ARI1 un11_counter_cry_10 (
	.FCO(un11_counter_cry_10_Z),
	.S(un11_counter_cry_10_S),
	.Y(un11_counter_cry_10_Y),
	.B(counter[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_9_Z)
);
defparam un11_counter_cry_10.INIT=20'h4AA00;
// @21:38
  ARI1 un11_counter_cry_11 (
	.FCO(un11_counter_cry_11_Z),
	.S(un11_counter_cry_11_S),
	.Y(un11_counter_cry_11_Y),
	.B(counter[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_10_Z)
);
defparam un11_counter_cry_11.INIT=20'h4AA00;
// @21:38
  ARI1 un11_counter_cry_12 (
	.FCO(un11_counter_cry_12_Z),
	.S(un11_counter_cry_12_S),
	.Y(un11_counter_cry_12_Y),
	.B(counter[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_11_Z)
);
defparam un11_counter_cry_12.INIT=20'h4AA00;
// @21:38
  ARI1 un11_counter_cry_13 (
	.FCO(un11_counter_cry_13_Z),
	.S(un11_counter_cry_13_S),
	.Y(un11_counter_cry_13_Y),
	.B(counter[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_12_Z)
);
defparam un11_counter_cry_13.INIT=20'h4AA00;
// @21:38
  ARI1 un11_counter_cry_14 (
	.FCO(un11_counter_cry_14_Z),
	.S(un11_counter_cry_14_S),
	.Y(un11_counter_cry_14_Y),
	.B(counter[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_13_Z)
);
defparam un11_counter_cry_14.INIT=20'h4AA00;
// @21:38
  ARI1 un11_counter_cry_15 (
	.FCO(un11_counter_cry_15_Z),
	.S(un11_counter_cry_15_S),
	.Y(un11_counter_cry_15_Y),
	.B(counter[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_14_Z)
);
defparam un11_counter_cry_15.INIT=20'h4AA00;
// @21:38
  ARI1 un11_counter_cry_16 (
	.FCO(un11_counter_cry_16_Z),
	.S(un11_counter_cry_16_S),
	.Y(un11_counter_cry_16_Y),
	.B(counter[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_15_Z)
);
defparam un11_counter_cry_16.INIT=20'h4AA00;
// @21:38
  ARI1 un11_counter_cry_17 (
	.FCO(un11_counter_cry_17_Z),
	.S(un11_counter_cry_17_S),
	.Y(un11_counter_cry_17_Y),
	.B(counter[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_16_Z)
);
defparam un11_counter_cry_17.INIT=20'h4AA00;
// @21:38
  ARI1 un11_counter_cry_18 (
	.FCO(un11_counter_cry_18_Z),
	.S(un11_counter_cry_18_S),
	.Y(un11_counter_cry_18_Y),
	.B(counter[18]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_17_Z)
);
defparam un11_counter_cry_18.INIT=20'h4AA00;
// @21:38
  ARI1 un11_counter_s_20 (
	.FCO(un11_counter_s_20_FCO),
	.S(un11_counter_s_20_S),
	.Y(un11_counter_s_20_Y),
	.B(counter[20]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_19_Z)
);
defparam un11_counter_s_20.INIT=20'h4AA00;
// @21:38
  ARI1 un11_counter_cry_19 (
	.FCO(un11_counter_cry_19_Z),
	.S(un11_counter_cry_19_S),
	.Y(un11_counter_cry_19_Y),
	.B(counter[19]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un11_counter_cry_18_Z)
);
defparam un11_counter_cry_19.INIT=20'h4AA00;
  CFG4 \counter_RNI6BR61[5]  (
	.A(counter[20]),
	.B(counter[15]),
	.C(counter[10]),
	.D(counter[5]),
	.Y(m31_8)
);
defparam \counter_RNI6BR61[5] .INIT=16'h8000;
  CFG4 \counter_RNITHJT[9]  (
	.A(counter[16]),
	.B(counter[14]),
	.C(counter[9]),
	.D(counter[0]),
	.Y(m31_7)
);
defparam \counter_RNITHJT[9] .INIT=16'h0100;
  CFG4 \counter_RNII75B[1]  (
	.A(counter[4]),
	.B(counter[3]),
	.C(counter[2]),
	.D(counter[1]),
	.Y(m31_6)
);
defparam \counter_RNII75B[1] .INIT=16'h8000;
  CFG4 timer_indic_sig_RNO_0 (
	.A(counter[15]),
	.B(counter[10]),
	.C(counter[5]),
	.D(counter[0]),
	.Y(m19_8)
);
defparam timer_indic_sig_RNO_0.INIT=16'h0001;
  CFG4 timer_indic_sig_RNO_1 (
	.A(counter[20]),
	.B(counter[16]),
	.C(counter[14]),
	.D(counter[9]),
	.Y(m19_7)
);
defparam timer_indic_sig_RNO_1.INIT=16'h4000;
  CFG4 timer_indic_sig_RNO_2 (
	.A(counter[4]),
	.B(counter[3]),
	.C(counter[2]),
	.D(counter[1]),
	.Y(m19_6)
);
defparam timer_indic_sig_RNO_2.INIT=16'h0001;
  CFG4 \counter_RNIPTQ61[6]  (
	.A(counter[19]),
	.B(counter[18]),
	.C(counter[17]),
	.D(counter[6]),
	.Y(m7_e_5)
);
defparam \counter_RNIPTQ61[6] .INIT=16'h8000;
  CFG3 \counter_RNIC3QQ[8]  (
	.A(counter[13]),
	.B(counter[11]),
	.C(counter[8]),
	.Y(m7_e_4)
);
defparam \counter_RNIC3QQ[8] .INIT=8'h01;
  CFG4 \counter_RNIJPEG2[7]  (
	.A(counter[7]),
	.B(counter[12]),
	.C(m7_e_5),
	.D(m7_e_4),
	.Y(N_39_mux)
);
defparam \counter_RNIJPEG2[7] .INIT=16'h1000;
  CFG4 \counter_RNI8U205[1]  (
	.A(m31_8),
	.B(m31_6),
	.C(m31_7),
	.D(N_39_mux),
	.Y(counter_RNI8U205[1])
);
defparam \counter_RNI8U205[1] .INIT=16'h8000;
// @21:26
  CFG4 timer_indic_sig_RNO (
	.A(m19_8),
	.B(N_39_mux),
	.C(m19_7),
	.D(m19_6),
	.Y(un5_counter_i)
);
defparam timer_indic_sig_RNO.INIT=16'h7FFF;
// @21:30
  CFG2 \counter_3[20]  (
	.A(counter_RNI8U205[1]),
	.B(un11_counter_s_20_S),
	.Y(counter_3[20])
);
defparam \counter_3[20] .INIT=4'h4;
// @21:30
  CFG2 \counter_3[19]  (
	.A(counter_RNI8U205[1]),
	.B(un11_counter_cry_19_S),
	.Y(counter_3[19])
);
defparam \counter_3[19] .INIT=4'h4;
// @21:30
  CFG2 \counter_3[18]  (
	.A(counter_RNI8U205[1]),
	.B(un11_counter_cry_18_S),
	.Y(counter_3[18])
);
defparam \counter_3[18] .INIT=4'h4;
// @21:30
  CFG2 \counter_3[17]  (
	.A(counter_RNI8U205[1]),
	.B(un11_counter_cry_17_S),
	.Y(counter_3[17])
);
defparam \counter_3[17] .INIT=4'h4;
// @21:30
  CFG2 \counter_3[15]  (
	.A(counter_RNI8U205[1]),
	.B(un11_counter_cry_15_S),
	.Y(counter_3[15])
);
defparam \counter_3[15] .INIT=4'h4;
// @21:30
  CFG2 \counter_3[10]  (
	.A(counter_RNI8U205[1]),
	.B(un11_counter_cry_10_S),
	.Y(counter_3[10])
);
defparam \counter_3[10] .INIT=4'h4;
// @21:30
  CFG2 \counter_3[7]  (
	.A(counter_RNI8U205[1]),
	.B(un11_counter_cry_7_S),
	.Y(counter_3[7])
);
defparam \counter_3[7] .INIT=4'h4;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* timerZ0 */

module Nokia5110_Driver (
  URAM_C0_0_B_DOUT,
  INSTR_SCMD,
  COREABC_C0_0_APB3master_PADDR_4,
  COREABC_C0_0_APB3master_PADDR_0,
  COREABC_C0_0_APB3master_PADDR_1,
  COREABC_C0_0_APB3master_PADDR_2,
  COREABC_C0_0_APB3master_PADDR_5,
  COREABC_C0_0_APB3master_PADDR_3,
  COREABC_C0_0_APB3master_PADDR_8,
  Board_J7_c,
  COREABC_C0_0_APB3master_PWDATA,
  Nokia5110_Driver_0_uSRAM_C_DIN,
  PWDATA_M_i_m4_0,
  Nokia5110_Driver_0_uSRAM_B_ADDR,
  URAM_C0_0_A_DOUT,
  Nokia5110_Driver_0_uSRAM_A_ADDR,
  CoreAPB3_C0_0_APBmslave0_PRDATA,
  N_103,
  COREABC_C0_0_APB3master_PSELx,
  Nokia5110_Driver_0_uSRAM_C_BLK,
  Nokia5110_Driver_0_driver_busy,
  N_65,
  N_80,
  N_66,
  FCCC_C0_0_GL0,
  chip_enable_sig_i
)
;
input [7:0] URAM_C0_0_B_DOUT ;
input [1:0] INSTR_SCMD ;
input COREABC_C0_0_APB3master_PADDR_4 ;
input COREABC_C0_0_APB3master_PADDR_0 ;
input COREABC_C0_0_APB3master_PADDR_1 ;
input COREABC_C0_0_APB3master_PADDR_2 ;
input COREABC_C0_0_APB3master_PADDR_5 ;
input COREABC_C0_0_APB3master_PADDR_3 ;
input COREABC_C0_0_APB3master_PADDR_8 ;
inout [3:0] Board_J7_c /* synthesis syn_tristate = 1 */ ;
input [7:3] COREABC_C0_0_APB3master_PWDATA ;
output [7:0] Nokia5110_Driver_0_uSRAM_C_DIN ;
input PWDATA_M_i_m4_0 ;
output [8:0] Nokia5110_Driver_0_uSRAM_B_ADDR ;
input [7:0] URAM_C0_0_A_DOUT ;
output [8:0] Nokia5110_Driver_0_uSRAM_A_ADDR ;
output [7:0] CoreAPB3_C0_0_APBmslave0_PRDATA ;
input N_103 ;
input COREABC_C0_0_APB3master_PSELx ;
output Nokia5110_Driver_0_uSRAM_C_BLK ;
output Nokia5110_Driver_0_driver_busy ;
input N_65 ;
input N_80 ;
input N_66 ;
input FCCC_C0_0_GL0 ;
output chip_enable_sig_i ;
wire COREABC_C0_0_APB3master_PADDR_4 ;
wire COREABC_C0_0_APB3master_PADDR_0 ;
wire COREABC_C0_0_APB3master_PADDR_1 ;
wire COREABC_C0_0_APB3master_PADDR_2 ;
wire COREABC_C0_0_APB3master_PADDR_5 ;
wire COREABC_C0_0_APB3master_PADDR_3 ;
wire COREABC_C0_0_APB3master_PADDR_8 ;
wire PWDATA_M_i_m4_0 ;
wire N_103 ;
wire COREABC_C0_0_APB3master_PSELx ;
wire Nokia5110_Driver_0_uSRAM_C_BLK ;
wire Nokia5110_Driver_0_driver_busy ;
wire N_65 ;
wire N_80 ;
wire N_66 ;
wire FCCC_C0_0_GL0 ;
wire chip_enable_sig_i ;
wire [2:0] frame_count;
wire [2:0] frame_count_8;
wire [2:0] init_step;
wire [8:3] uSRAM_B_ADDR_sig_7;
wire [7:0] prdata_sig_12;
wire [6:0] LCD_reg_mem_X;
wire [7:0] LCD_reg_mem_data;
wire [7:0] SPIout_byte;
wire [7:2] SPIout_byte_12;
wire [2:0] LCD_reg_mem_Y;
wire [2:0] LCD_reg_bias_sys;
wire [6:0] LCD_reg_Vop_set;
wire [7:0] Driver_reg_ctrl;
wire [2:0] LCD_reg_func_set;
wire [2:0] LCD_reg_disp_ctrl;
wire [1:0] LCD_reg_temp_ctrl;
wire [0:0] LCD_State;
wire [0:0] LCD_State_ns;
wire [0:0] un1_screen_send_6_i;
wire [7:3] prdata_sig_12_6_1;
wire [2:2] SPIout_byte_12_1_iv_0_1_1;
wire [2:2] SPIout_byte_12_1_iv_0_1;
wire [0:0] SPIout_byte_12_0_iv_i_2_1;
wire [0:0] SPIout_byte_12_0_iv_i_2;
wire [1:1] prdata_sig_12_5_1_1;
wire [2:2] prdata_sig_12_5_1_0;
wire [5:3] prdata_sig_12_1_0;
wire [6:6] SPIout_byte_m;
wire [3:3] SPIout_byte_12_0_iv_0_a3_0_0;
wire [5:5] SPIout_byte_12_1_iv_i_1;
wire [5:5] SPIout_byte_12_1_iv_i_0;
wire [3:3] SPIout_byte_12_0_iv_0_0;
wire [6:4] LCD_reg_Vop_set_m;
wire [7:4] SPIout_byte_12_0_iv_1;
wire [2:2] SPIout_byte_12_1_iv_0_2;
wire rstn_i_i ;
wire rstn_i_0_Z ;
wire chip_enable_sig_Z ;
wire VCC ;
wire un21_math_result_cry_3_S ;
wire GND ;
wire un21_math_result_cry_4_S ;
wire un21_math_result_cry_5_S ;
wire un21_math_result_s_6_S ;
wire N_18_i ;
wire N_26_i ;
wire N_24_i ;
wire un21_math_result_cry_0_Y ;
wire un21_math_result_cry_1_S ;
wire un21_math_result_cry_2_S ;
wire LCD_reg_mem_data_1_sqmuxa_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_0_S ;
wire un1_uSRAM_B_ADDR_sig_1_cry_1_S ;
wire un1_uSRAM_B_ADDR_sig_1_cry_2_S ;
wire N_15_i ;
wire un1_screen_send_7_i ;
wire N_348 ;
wire N_217_i ;
wire un54_psel ;
wire un47_psel ;
wire un61_psel ;
wire un33_psel ;
wire un40_psel ;
wire un5_psel ;
wire un12_psel ;
wire un19_psel ;
wire un26_psel ;
wire N_28_i ;
wire frame_get_bit_Z ;
wire frame_get_bit_4_iv_i ;
wire SPIDO_sig_Z ;
wire SPIout_byte_10_sqmuxa_Z ;
wire screen_finished_Z ;
wire screen_finished_4_iv_i ;
wire refresh_indicator_Z ;
wire refresh_indicator_0_Z ;
wire data_command_queue_sig_Z ;
wire frame_start_Z ;
wire frame_start_0_sqmuxa_Z ;
wire data_command_queue_sig_2 ;
wire SPIDO_sig_0_sqmuxa_i ;
wire SPICLK_last_sig_Z ;
wire CLK_SPI_sig ;
wire timer_indicator_last_sig_Z ;
wire timer_indicator_sig ;
wire un1_uSRAM_B_ADDR_sig_1_cry_0_cy_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_0_cy_S ;
wire un1_uSRAM_B_ADDR_sig_1_cry_0_cy_Y ;
wire un1_uSRAM_B_ADDR_sig_1_cry_0_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_0_Y ;
wire un1_uSRAM_B_ADDR_sig_1_cry_1_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_1_Y ;
wire un1_uSRAM_B_ADDR_sig_1_cry_2_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_2_Y ;
wire un1_uSRAM_B_ADDR_sig_1_cry_3_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_3_S ;
wire un1_uSRAM_B_ADDR_sig_1_cry_3_Y ;
wire un1_uSRAM_B_ADDR_sig_1_cry_4_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_4_S ;
wire un1_uSRAM_B_ADDR_sig_1_cry_4_Y ;
wire un1_uSRAM_B_ADDR_sig_1_cry_5_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_5_S ;
wire un1_uSRAM_B_ADDR_sig_1_cry_5_Y ;
wire un1_uSRAM_B_ADDR_sig_1_cry_6_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_6_S ;
wire un1_uSRAM_B_ADDR_sig_1_cry_6_Y ;
wire un1_uSRAM_B_ADDR_sig_1_s_8_FCO ;
wire un1_uSRAM_B_ADDR_sig_1_s_8_S ;
wire un1_uSRAM_B_ADDR_sig_1_s_8_Y ;
wire un1_uSRAM_B_ADDR_sig_1_cry_7_Z ;
wire un1_uSRAM_B_ADDR_sig_1_cry_7_S ;
wire un1_uSRAM_B_ADDR_sig_1_cry_7_Y ;
wire un21_math_result_cry_0_Z ;
wire un21_math_result_cry_0_S ;
wire un21_math_result_cry_1_Z ;
wire un21_math_result_cry_1_Y ;
wire un21_math_result_cry_2_Z ;
wire un21_math_result_cry_2_Y ;
wire un21_math_result_cry_3_Z ;
wire un21_math_result_cry_3_Y ;
wire un21_math_result_cry_4_Z ;
wire un21_math_result_cry_4_Y ;
wire un21_math_result_s_6_FCO ;
wire un21_math_result_s_6_Y ;
wire un21_math_result_cry_5_Z ;
wire un21_math_result_cry_5_Y ;
wire frame_count_0_sqmuxa_Z ;
wire un1_frame_count_0_sqmuxa_Z ;
wire prdata_sig_12_sn_N_13 ;
wire N_265 ;
wire N_267 ;
wire N_219 ;
wire N_258 ;
wire SPIout_byte_1_sqmuxa ;
wire N_68 ;
wire N_246 ;
wire N_247 ;
wire N_258_0 ;
wire N_254 ;
wire N_256 ;
wire prdata_sig_12_sn_N_26_mux ;
wire prdata_sig_12_sn_N_10 ;
wire uSRAM_B_ADDR_sig_1_sqmuxa_1_0_Z ;
wire un44_screen_send_4 ;
wire frame_start_0_sqmuxa_1_Z ;
wire un2_screen_send ;
wire rstn_Z ;
wire un66_screen_send ;
wire N_230 ;
wire N_229 ;
wire N_228 ;
wire N_51 ;
wire N_219_0 ;
wire N_218 ;
wire N_50 ;
wire N_208 ;
wire un47_psel_1 ;
wire un40_psel_1 ;
wire un54_psel_1_0 ;
wire un61_psel_1 ;
wire un33_psel_1 ;
wire un26_psel_1 ;
wire prdata_sig_12_sn_m11_0_a2_1 ;
wire un5_psel_0_a2_0_0 ;
wire un44_screen_send_6 ;
wire refresh_indicator_0_sqmuxa_6_Z ;
wire refresh_indicator_0_sqmuxa_5_Z ;
wire N_263 ;
wire un1_pwrite ;
wire un8_screen_send ;
wire SPIout_byte_5_sqmuxa_Z ;
wire frame_get_bit_1_sqmuxa_Z ;
wire N_30 ;
wire prdata_sig_12_sn_m18_i_0 ;
wire un44_screen_send_8 ;
wire N_115 ;
wire un1_screen_send_8_i ;
wire N_253 ;
wire N_252 ;
wire N_251 ;
wire N_245 ;
wire un44_screen_send ;
wire N_226 ;
wire refresh_indicator_0_sqmuxa_Z ;
wire N_249 ;
wire N_220 ;
wire N_241 ;
wire N_263_0 ;
wire N_262 ;
wire N_261 ;
wire SPIout_byte_12_1_iv_70_0_1 ;
wire SPIout_byte_12_1_iv_70_0_0 ;
wire CO0_0 ;
wire N_8 ;
wire N_7 ;
  CLKINT rstn_i_0_RNIVLU5 (
	.Y(rstn_i_i),
	.A(rstn_i_0_Z)
);
  CFG1 chip_enable_sig_RNIDACE (
	.A(chip_enable_sig_Z),
	.Y(chip_enable_sig_i)
);
defparam chip_enable_sig_RNIDACE.INIT=2'h1;
// @37:424
  SLE \uSRAM_A_ADDR_sig[5]  (
	.Q(Nokia5110_Driver_0_uSRAM_A_ADDR[5]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un21_math_result_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:424
  SLE \uSRAM_A_ADDR_sig[6]  (
	.Q(Nokia5110_Driver_0_uSRAM_A_ADDR[6]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un21_math_result_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:424
  SLE \uSRAM_A_ADDR_sig[7]  (
	.Q(Nokia5110_Driver_0_uSRAM_A_ADDR[7]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un21_math_result_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:424
  SLE \uSRAM_A_ADDR_sig[8]  (
	.Q(Nokia5110_Driver_0_uSRAM_A_ADDR[8]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un21_math_result_s_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:460
  SLE \frame_count[0]  (
	.Q(frame_count[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(frame_count_8[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:460
  SLE \frame_count[1]  (
	.Q(frame_count[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(frame_count_8[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:460
  SLE \frame_count[2]  (
	.Q(frame_count[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(frame_count_8[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:460
  SLE \init_step[0]  (
	.Q(init_step[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_18_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:460
  SLE \init_step[1]  (
	.Q(init_step[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_26_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:460
  SLE \init_step[2]  (
	.Q(init_step[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_24_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:460
  SLE \uSRAM_B_ADDR_sig[7]  (
	.Q(Nokia5110_Driver_0_uSRAM_B_ADDR[7]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_B_ADDR_sig_7[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:460
  SLE \uSRAM_B_ADDR_sig[8]  (
	.Q(Nokia5110_Driver_0_uSRAM_B_ADDR[8]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_B_ADDR_sig_7[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:209
  SLE \prdata_sig[0]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:209
  SLE \prdata_sig[1]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:209
  SLE \prdata_sig[2]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:209
  SLE \prdata_sig[3]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[3]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:209
  SLE \prdata_sig[4]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[4]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:209
  SLE \prdata_sig[5]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[5]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:209
  SLE \prdata_sig[6]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[6]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:209
  SLE \prdata_sig[7]  (
	.Q(CoreAPB3_C0_0_APBmslave0_PRDATA[7]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(prdata_sig_12[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:424
  SLE \uSRAM_A_ADDR_sig[0]  (
	.Q(Nokia5110_Driver_0_uSRAM_A_ADDR[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_X[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:424
  SLE \uSRAM_A_ADDR_sig[1]  (
	.Q(Nokia5110_Driver_0_uSRAM_A_ADDR[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_reg_mem_X[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:424
  SLE \uSRAM_A_ADDR_sig[2]  (
	.Q(Nokia5110_Driver_0_uSRAM_A_ADDR[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un21_math_result_cry_0_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:424
  SLE \uSRAM_A_ADDR_sig[3]  (
	.Q(Nokia5110_Driver_0_uSRAM_A_ADDR[3]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un21_math_result_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:424
  SLE \uSRAM_A_ADDR_sig[4]  (
	.Q(Nokia5110_Driver_0_uSRAM_A_ADDR[4]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un21_math_result_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:371
  SLE \LCD_reg_mem_data[0]  (
	.Q(LCD_reg_mem_data[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(URAM_C0_0_A_DOUT[0]),
	.EN(LCD_reg_mem_data_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:371
  SLE \LCD_reg_mem_data[1]  (
	.Q(LCD_reg_mem_data[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(URAM_C0_0_A_DOUT[1]),
	.EN(LCD_reg_mem_data_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:371
  SLE \LCD_reg_mem_data[2]  (
	.Q(LCD_reg_mem_data[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(URAM_C0_0_A_DOUT[2]),
	.EN(LCD_reg_mem_data_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:371
  SLE \LCD_reg_mem_data[3]  (
	.Q(LCD_reg_mem_data[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(URAM_C0_0_A_DOUT[3]),
	.EN(LCD_reg_mem_data_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:371
  SLE \LCD_reg_mem_data[4]  (
	.Q(LCD_reg_mem_data[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(URAM_C0_0_A_DOUT[4]),
	.EN(LCD_reg_mem_data_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:371
  SLE \LCD_reg_mem_data[5]  (
	.Q(LCD_reg_mem_data[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(URAM_C0_0_A_DOUT[5]),
	.EN(LCD_reg_mem_data_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:371
  SLE \LCD_reg_mem_data[6]  (
	.Q(LCD_reg_mem_data[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(URAM_C0_0_A_DOUT[6]),
	.EN(LCD_reg_mem_data_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:371
  SLE \LCD_reg_mem_data[7]  (
	.Q(LCD_reg_mem_data[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(URAM_C0_0_A_DOUT[7]),
	.EN(LCD_reg_mem_data_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:460
  SLE \uSRAM_B_ADDR_sig[0]  (
	.Q(Nokia5110_Driver_0_uSRAM_B_ADDR[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_uSRAM_B_ADDR_sig_1_cry_0_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:460
  SLE \uSRAM_B_ADDR_sig[1]  (
	.Q(Nokia5110_Driver_0_uSRAM_B_ADDR[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_uSRAM_B_ADDR_sig_1_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:460
  SLE \uSRAM_B_ADDR_sig[2]  (
	.Q(Nokia5110_Driver_0_uSRAM_B_ADDR[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_uSRAM_B_ADDR_sig_1_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:460
  SLE \uSRAM_B_ADDR_sig[3]  (
	.Q(Nokia5110_Driver_0_uSRAM_B_ADDR[3]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_B_ADDR_sig_7[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:460
  SLE \uSRAM_B_ADDR_sig[4]  (
	.Q(Nokia5110_Driver_0_uSRAM_B_ADDR[4]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_B_ADDR_sig_7[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:460
  SLE \uSRAM_B_ADDR_sig[5]  (
	.Q(Nokia5110_Driver_0_uSRAM_B_ADDR[5]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_B_ADDR_sig_7[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:460
  SLE \uSRAM_B_ADDR_sig[6]  (
	.Q(Nokia5110_Driver_0_uSRAM_B_ADDR[6]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(uSRAM_B_ADDR_sig_7[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:460
  SLE \SPIout_byte[0]  (
	.Q(SPIout_byte[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_15_i),
	.EN(un1_screen_send_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:460
  SLE \SPIout_byte[1]  (
	.Q(SPIout_byte[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_348),
	.EN(un1_screen_send_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:460
  SLE \SPIout_byte[2]  (
	.Q(SPIout_byte[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_12[2]),
	.EN(un1_screen_send_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:460
  SLE \SPIout_byte[3]  (
	.Q(SPIout_byte[3]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_12[3]),
	.EN(un1_screen_send_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:460
  SLE \SPIout_byte[4]  (
	.Q(SPIout_byte[4]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_12[4]),
	.EN(un1_screen_send_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:460
  SLE \SPIout_byte[5]  (
	.Q(SPIout_byte[5]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_217_i),
	.EN(un1_screen_send_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:460
  SLE \SPIout_byte[6]  (
	.Q(SPIout_byte[6]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_12[6]),
	.EN(un1_screen_send_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:460
  SLE \SPIout_byte[7]  (
	.Q(SPIout_byte[7]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte_12[7]),
	.EN(un1_screen_send_7_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:390
  SLE \LCD_reg_mem_X[3]  (
	.Q(LCD_reg_mem_X[3]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[3]),
	.EN(un54_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:390
  SLE \LCD_reg_mem_X[4]  (
	.Q(LCD_reg_mem_X[4]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_66),
	.EN(un54_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:390
  SLE \LCD_reg_mem_X[5]  (
	.Q(LCD_reg_mem_X[5]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[5]),
	.EN(un54_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:390
  SLE \LCD_reg_mem_X[6]  (
	.Q(LCD_reg_mem_X[6]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[6]),
	.EN(un54_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:371
  SLE \uSRAM_C_DIN_sig[0]  (
	.Q(Nokia5110_Driver_0_uSRAM_C_DIN[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(PWDATA_M_i_m4_0),
	.EN(un47_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:371
  SLE \uSRAM_C_DIN_sig[1]  (
	.Q(Nokia5110_Driver_0_uSRAM_C_DIN[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_80),
	.EN(un47_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:371
  SLE \uSRAM_C_DIN_sig[2]  (
	.Q(Nokia5110_Driver_0_uSRAM_C_DIN[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_65),
	.EN(un47_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:371
  SLE \uSRAM_C_DIN_sig[3]  (
	.Q(Nokia5110_Driver_0_uSRAM_C_DIN[3]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[3]),
	.EN(un47_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:371
  SLE \uSRAM_C_DIN_sig[4]  (
	.Q(Nokia5110_Driver_0_uSRAM_C_DIN[4]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_66),
	.EN(un47_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:371
  SLE \uSRAM_C_DIN_sig[5]  (
	.Q(Nokia5110_Driver_0_uSRAM_C_DIN[5]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[5]),
	.EN(un47_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:371
  SLE \uSRAM_C_DIN_sig[6]  (
	.Q(Nokia5110_Driver_0_uSRAM_C_DIN[6]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[6]),
	.EN(un47_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:371
  SLE \uSRAM_C_DIN_sig[7]  (
	.Q(Nokia5110_Driver_0_uSRAM_C_DIN[7]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[7]),
	.EN(un47_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:406
  SLE \LCD_reg_mem_Y[0]  (
	.Q(LCD_reg_mem_Y[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(PWDATA_M_i_m4_0),
	.EN(un61_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:406
  SLE \LCD_reg_mem_Y[1]  (
	.Q(LCD_reg_mem_Y[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_80),
	.EN(un61_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:406
  SLE \LCD_reg_mem_Y[2]  (
	.Q(LCD_reg_mem_Y[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_65),
	.EN(un61_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:390
  SLE \LCD_reg_mem_X[0]  (
	.Q(LCD_reg_mem_X[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(PWDATA_M_i_m4_0),
	.EN(un54_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:390
  SLE \LCD_reg_mem_X[1]  (
	.Q(LCD_reg_mem_X[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_80),
	.EN(un54_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:390
  SLE \LCD_reg_mem_X[2]  (
	.Q(LCD_reg_mem_X[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_65),
	.EN(un54_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \LCD_reg_bias_sys[0]  (
	.Q(LCD_reg_bias_sys[0]),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(PWDATA_M_i_m4_0),
	.EN(un33_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \LCD_reg_bias_sys[1]  (
	.Q(LCD_reg_bias_sys[1]),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_80),
	.EN(un33_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \LCD_reg_bias_sys[2]  (
	.Q(LCD_reg_bias_sys[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_65),
	.EN(un33_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:355
  SLE \LCD_reg_Vop_set[0]  (
	.Q(LCD_reg_Vop_set[0]),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(PWDATA_M_i_m4_0),
	.EN(un40_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:355
  SLE \LCD_reg_Vop_set[1]  (
	.Q(LCD_reg_Vop_set[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_80),
	.EN(un40_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:355
  SLE \LCD_reg_Vop_set[2]  (
	.Q(LCD_reg_Vop_set[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_65),
	.EN(un40_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:355
  SLE \LCD_reg_Vop_set[3]  (
	.Q(LCD_reg_Vop_set[3]),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[3]),
	.EN(un40_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:355
  SLE \LCD_reg_Vop_set[4]  (
	.Q(LCD_reg_Vop_set[4]),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_66),
	.EN(un40_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:355
  SLE \LCD_reg_Vop_set[5]  (
	.Q(LCD_reg_Vop_set[5]),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[5]),
	.EN(un40_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:355
  SLE \LCD_reg_Vop_set[6]  (
	.Q(LCD_reg_Vop_set[6]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[6]),
	.EN(un40_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:253
  SLE \Driver_reg_ctrl[0]  (
	.Q(Driver_reg_ctrl[0]),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(PWDATA_M_i_m4_0),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:253
  SLE \Driver_reg_ctrl[1]  (
	.Q(Driver_reg_ctrl[1]),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_80),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:253
  SLE \Driver_reg_ctrl[2]  (
	.Q(Driver_reg_ctrl[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_65),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:253
  SLE \Driver_reg_ctrl[3]  (
	.Q(Driver_reg_ctrl[3]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[3]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:253
  SLE \Driver_reg_ctrl[4]  (
	.Q(Driver_reg_ctrl[4]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_66),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:253
  SLE \Driver_reg_ctrl[5]  (
	.Q(Driver_reg_ctrl[5]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[5]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:253
  SLE \Driver_reg_ctrl[6]  (
	.Q(Driver_reg_ctrl[6]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[6]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:253
  SLE \Driver_reg_ctrl[7]  (
	.Q(Driver_reg_ctrl[7]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(COREABC_C0_0_APB3master_PWDATA[7]),
	.EN(un5_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:287
  SLE \LCD_reg_func_set[0]  (
	.Q(LCD_reg_func_set[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(PWDATA_M_i_m4_0),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:287
  SLE \LCD_reg_func_set[1]  (
	.Q(LCD_reg_func_set[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_80),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:287
  SLE \LCD_reg_func_set[2]  (
	.Q(LCD_reg_func_set[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_65),
	.EN(un12_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:304
  SLE \LCD_reg_disp_ctrl[0]  (
	.Q(LCD_reg_disp_ctrl[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(PWDATA_M_i_m4_0),
	.EN(un19_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:304
  SLE \LCD_reg_disp_ctrl[2]  (
	.Q(LCD_reg_disp_ctrl[2]),
	.ADn(GND),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_65),
	.EN(un19_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:323
  SLE \LCD_reg_temp_ctrl[0]  (
	.Q(LCD_reg_temp_ctrl[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(PWDATA_M_i_m4_0),
	.EN(un26_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:323
  SLE \LCD_reg_temp_ctrl[1]  (
	.Q(LCD_reg_temp_ctrl[1]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(N_80),
	.EN(un26_psel),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:460
  SLE \LCD_State[0]  (
	.Q(LCD_State[0]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(LCD_State_ns[0]),
	.EN(N_28_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:460
  SLE frame_get_bit (
	.Q(frame_get_bit_Z),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(frame_get_bit_4_iv_i),
	.EN(Nokia5110_Driver_0_driver_busy),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:460
  SLE SPIDO_sig (
	.Q(SPIDO_sig_Z),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(SPIout_byte[7]),
	.EN(SPIout_byte_10_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:460
  SLE screen_finished (
	.Q(screen_finished_Z),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(screen_finished_4_iv_i),
	.EN(Nokia5110_Driver_0_driver_busy),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:460
  SLE refresh_indicator (
	.Q(refresh_indicator_Z),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(refresh_indicator_0_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:460
  SLE data_command_sig (
	.Q(Board_J7_c[2]),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(data_command_queue_sig_Z),
	.EN(SPIout_byte_10_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:460
  SLE frame_start (
	.Q(frame_start_Z),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(frame_start_0_sqmuxa_Z),
	.EN(Nokia5110_Driver_0_driver_busy),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:460
  SLE data_command_queue_sig (
	.Q(data_command_queue_sig_Z),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(data_command_queue_sig_2),
	.EN(Nokia5110_Driver_0_driver_busy),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:460
  SLE chip_enable_sig (
	.Q(chip_enable_sig_Z),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(Nokia5110_Driver_0_driver_busy),
	.EN(SPIDO_sig_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:460
  SLE SPICLK_last_sig (
	.Q(SPICLK_last_sig_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(CLK_SPI_sig),
	.EN(Board_J7_c[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:117
  SLE timer_indicator_last_sig (
	.Q(timer_indicator_last_sig_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FCCC_C0_0_GL0),
	.D(timer_indicator_sig),
	.EN(Board_J7_c[3]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:371
  SLE uSRAM_C_BLK_sig (
	.Q(Nokia5110_Driver_0_uSRAM_C_BLK),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un47_psel),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:460
  SLE screen_send (
	.Q(Nokia5110_Driver_0_driver_busy),
	.ADn(VCC),
	.ALn(Board_J7_c[3]),
	.CLK(FCCC_C0_0_GL0),
	.D(un1_screen_send_6_i[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:552
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_0_cy (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_0_cy_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_0_cy_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_0_cy_Y),
	.B(LCD_State[0]),
	.C(frame_start_Z),
	.D(screen_finished_Z),
	.A(Nokia5110_Driver_0_driver_busy),
	.FCI(VCC)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_0_cy.INIT=20'h40800;
// @37:552
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_0 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_0_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_0_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_0_Y),
	.B(Nokia5110_Driver_0_uSRAM_B_ADDR[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_0_cy_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_0.INIT=20'h4AA00;
// @37:552
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_1 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_1_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_1_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_1_Y),
	.B(Nokia5110_Driver_0_uSRAM_B_ADDR[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_0_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_1.INIT=20'h4AA00;
// @37:552
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_2 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_2_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_2_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_2_Y),
	.B(Nokia5110_Driver_0_uSRAM_B_ADDR[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_1_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_2.INIT=20'h4AA00;
// @37:552
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_3 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_3_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_3_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_3_Y),
	.B(Nokia5110_Driver_0_uSRAM_B_ADDR[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_2_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_3.INIT=20'h4AA00;
// @37:552
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_4 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_4_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_4_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_4_Y),
	.B(Nokia5110_Driver_0_uSRAM_B_ADDR[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_3_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_4.INIT=20'h4AA00;
// @37:552
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_5 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_5_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_5_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_5_Y),
	.B(Nokia5110_Driver_0_uSRAM_B_ADDR[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_4_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_5.INIT=20'h4AA00;
// @37:552
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_6 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_6_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_6_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_6_Y),
	.B(Nokia5110_Driver_0_uSRAM_B_ADDR[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_5_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_6.INIT=20'h4AA00;
// @37:552
  ARI1 un1_uSRAM_B_ADDR_sig_1_s_8 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_s_8_FCO),
	.S(un1_uSRAM_B_ADDR_sig_1_s_8_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_s_8_Y),
	.B(Nokia5110_Driver_0_uSRAM_B_ADDR[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_7_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_s_8.INIT=20'h4AA00;
// @37:552
  ARI1 un1_uSRAM_B_ADDR_sig_1_cry_7 (
	.FCO(un1_uSRAM_B_ADDR_sig_1_cry_7_Z),
	.S(un1_uSRAM_B_ADDR_sig_1_cry_7_S),
	.Y(un1_uSRAM_B_ADDR_sig_1_cry_7_Y),
	.B(Nokia5110_Driver_0_uSRAM_B_ADDR[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un1_uSRAM_B_ADDR_sig_1_cry_6_Z)
);
defparam un1_uSRAM_B_ADDR_sig_1_cry_7.INIT=20'h4AA00;
// @37:450
  ARI1 un21_math_result_cry_0 (
	.FCO(un21_math_result_cry_0_Z),
	.S(un21_math_result_cry_0_S),
	.Y(un21_math_result_cry_0_Y),
	.B(LCD_reg_mem_Y[0]),
	.C(LCD_reg_mem_Y[1]),
	.D(LCD_reg_mem_Y[2]),
	.A(LCD_reg_mem_X[2]),
	.FCI(GND)
);
defparam un21_math_result_cry_0.INIT=20'h5D52A;
// @37:450
  ARI1 un21_math_result_cry_1 (
	.FCO(un21_math_result_cry_1_Z),
	.S(un21_math_result_cry_1_S),
	.Y(un21_math_result_cry_1_Y),
	.B(LCD_reg_mem_Y[1]),
	.C(LCD_reg_mem_Y[2]),
	.D(GND),
	.A(LCD_reg_mem_X[3]),
	.FCI(un21_math_result_cry_0_Z)
);
defparam un21_math_result_cry_1.INIT=20'h5DD22;
// @37:450
  ARI1 un21_math_result_cry_2 (
	.FCO(un21_math_result_cry_2_Z),
	.S(un21_math_result_cry_2_S),
	.Y(un21_math_result_cry_2_Y),
	.B(LCD_reg_mem_Y[0]),
	.C(LCD_reg_mem_Y[1]),
	.D(LCD_reg_mem_Y[2]),
	.A(LCD_reg_mem_X[4]),
	.FCI(un21_math_result_cry_1_Z)
);
defparam un21_math_result_cry_2.INIT=20'h5E51A;
// @37:450
  ARI1 un21_math_result_cry_3 (
	.FCO(un21_math_result_cry_3_Z),
	.S(un21_math_result_cry_3_S),
	.Y(un21_math_result_cry_3_Y),
	.B(LCD_reg_mem_Y[0]),
	.C(LCD_reg_mem_Y[1]),
	.D(LCD_reg_mem_Y[2]),
	.A(LCD_reg_mem_X[5]),
	.FCI(un21_math_result_cry_2_Z)
);
defparam un21_math_result_cry_3.INIT=20'h5D32C;
// @37:450
  ARI1 un21_math_result_cry_4 (
	.FCO(un21_math_result_cry_4_Z),
	.S(un21_math_result_cry_4_S),
	.Y(un21_math_result_cry_4_Y),
	.B(LCD_reg_mem_Y[0]),
	.C(LCD_reg_mem_Y[1]),
	.D(LCD_reg_mem_Y[2]),
	.A(LCD_reg_mem_X[6]),
	.FCI(un21_math_result_cry_3_Z)
);
defparam un21_math_result_cry_4.INIT=20'h5E51A;
// @37:450
  ARI1 un21_math_result_s_6 (
	.FCO(un21_math_result_s_6_FCO),
	.S(un21_math_result_s_6_S),
	.Y(un21_math_result_s_6_Y),
	.B(LCD_reg_mem_Y[1]),
	.C(LCD_reg_mem_Y[2]),
	.D(GND),
	.A(VCC),
	.FCI(un21_math_result_cry_5_Z)
);
defparam un21_math_result_s_6.INIT=20'h44400;
// @37:450
  ARI1 un21_math_result_cry_5 (
	.FCO(un21_math_result_cry_5_Z),
	.S(un21_math_result_cry_5_S),
	.Y(un21_math_result_cry_5_Y),
	.B(LCD_reg_mem_Y[0]),
	.C(LCD_reg_mem_Y[1]),
	.D(LCD_reg_mem_Y[2]),
	.A(VCC),
	.FCI(un21_math_result_cry_4_Z)
);
defparam un21_math_result_cry_5.INIT=20'h42C00;
// @37:481
  CFG4 \p_LCD_SPI_Control.frame_count_8[1]  (
	.A(frame_count_0_sqmuxa_Z),
	.B(un1_frame_count_0_sqmuxa_Z),
	.C(frame_count[1]),
	.D(frame_count[0]),
	.Y(frame_count_8[1])
);
defparam \p_LCD_SPI_Control.frame_count_8[1] .INIT=16'h48C0;
// @37:212
  CFG4 \APB_Reg_Read_process.prdata_sig_12_7[4]  (
	.A(LCD_reg_mem_data[4]),
	.B(COREABC_C0_0_APB3master_PADDR_4),
	.C(prdata_sig_12_6_1[4]),
	.D(prdata_sig_12_sn_N_13),
	.Y(N_265)
);
defparam \APB_Reg_Read_process.prdata_sig_12_7[4] .INIT=16'h008B;
// @37:212
  CFG4 \APB_Reg_Read_process.prdata_sig_12_7[6]  (
	.A(LCD_reg_mem_data[6]),
	.B(COREABC_C0_0_APB3master_PADDR_4),
	.C(prdata_sig_12_6_1[6]),
	.D(prdata_sig_12_sn_N_13),
	.Y(N_267)
);
defparam \APB_Reg_Read_process.prdata_sig_12_7[6] .INIT=16'h008B;
// @37:481
  CFG4 \p_LCD_SPI_Control.SPIout_byte_12_1_iv_0_1[2]  (
	.A(N_219),
	.B(LCD_reg_disp_ctrl[2]),
	.C(SPIout_byte_12_1_iv_0_1_1[2]),
	.D(N_258),
	.Y(SPIout_byte_12_1_iv_0_1[2])
);
defparam \p_LCD_SPI_Control.SPIout_byte_12_1_iv_0_1[2] .INIT=16'h4F0F;
// @37:481
  CFG4 \p_LCD_SPI_Control.SPIout_byte_12_1_iv_0_1_1[2]  (
	.A(SPIout_byte[1]),
	.B(LCD_reg_bias_sys[2]),
	.C(frame_start_Z),
	.D(SPIout_byte_1_sqmuxa),
	.Y(SPIout_byte_12_1_iv_0_1_1[2])
);
defparam \p_LCD_SPI_Control.SPIout_byte_12_1_iv_0_1_1[2] .INIT=16'h31F5;
// @37:481
  CFG4 \p_LCD_SPI_Control.SPIout_byte_12_0_iv_i_2[0]  (
	.A(N_68),
	.B(SPIout_byte_12_0_iv_i_2_1[0]),
	.C(LCD_State[0]),
	.D(frame_start_Z),
	.Y(SPIout_byte_12_0_iv_i_2[0])
);
defparam \p_LCD_SPI_Control.SPIout_byte_12_0_iv_i_2[0] .INIT=16'hAEFF;
// @37:481
  CFG4 \p_LCD_SPI_Control.SPIout_byte_12_0_iv_i_2_1[0]  (
	.A(LCD_reg_disp_ctrl[0]),
	.B(LCD_reg_Vop_set[0]),
	.C(init_step[2]),
	.D(init_step[1]),
	.Y(SPIout_byte_12_0_iv_i_2_1[0])
);
defparam \p_LCD_SPI_Control.SPIout_byte_12_0_iv_i_2_1[0] .INIT=16'h53F0;
// @37:212
  CFG4 \APB_Reg_Read_process.prdata_sig_12_5[1]  (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(LCD_reg_mem_Y[1]),
	.C(prdata_sig_12_5_1_1[1]),
	.D(COREABC_C0_0_APB3master_PADDR_0),
	.Y(N_246)
);
defparam \APB_Reg_Read_process.prdata_sig_12_5[1] .INIT=16'h0F88;
// @37:212
  CFG3 \APB_Reg_Read_process.prdata_sig_12_5_1_1[1]  (
	.A(LCD_reg_func_set[1]),
	.B(COREABC_C0_0_APB3master_PADDR_1),
	.C(LCD_reg_temp_ctrl[1]),
	.Y(prdata_sig_12_5_1_1[1])
);
defparam \APB_Reg_Read_process.prdata_sig_12_5_1_1[1] .INIT=8'h1D;
// @37:212
  CFG4 \APB_Reg_Read_process.prdata_sig_12_5[2]  (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(LCD_reg_mem_Y[2]),
	.C(prdata_sig_12_5_1_0[2]),
	.D(COREABC_C0_0_APB3master_PADDR_0),
	.Y(N_247)
);
defparam \APB_Reg_Read_process.prdata_sig_12_5[2] .INIT=16'h0F8D;
// @37:212
  CFG4 \APB_Reg_Read_process.prdata_sig_12_5_1_0[2]  (
	.A(LCD_reg_func_set[2]),
	.B(LCD_reg_disp_ctrl[2]),
	.C(COREABC_C0_0_APB3master_PADDR_1),
	.D(COREABC_C0_0_APB3master_PADDR_0),
	.Y(prdata_sig_12_5_1_0[2])
);
defparam \APB_Reg_Read_process.prdata_sig_12_5_1_0[2] .INIT=16'h0533;
// @37:212
  CFG3 \APB_Reg_Read_process.prdata_sig_12_6[7]  (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(prdata_sig_12_6_1[7]),
	.C(LCD_reg_mem_data[7]),
	.Y(N_258_0)
);
defparam \APB_Reg_Read_process.prdata_sig_12_6[7] .INIT=8'hB1;
// @37:212
  CFG3 \APB_Reg_Read_process.prdata_sig_12_6_1[7]  (
	.A(COREABC_C0_0_APB3master_PADDR_0),
	.B(Driver_reg_ctrl[7]),
	.C(COREABC_C0_0_APB3master_PADDR_2),
	.Y(prdata_sig_12_6_1[7])
);
defparam \APB_Reg_Read_process.prdata_sig_12_6_1[7] .INIT=8'h53;
// @37:212
  CFG4 \APB_Reg_Read_process.prdata_sig_12_6_1[6]  (
	.A(LCD_reg_Vop_set[6]),
	.B(Driver_reg_ctrl[6]),
	.C(COREABC_C0_0_APB3master_PADDR_0),
	.D(COREABC_C0_0_APB3master_PADDR_2),
	.Y(prdata_sig_12_6_1[6])
);
defparam \APB_Reg_Read_process.prdata_sig_12_6_1[6] .INIT=16'h5F33;
// @37:212
  CFG3 \APB_Reg_Read_process.prdata_sig_12_6[3]  (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(prdata_sig_12_6_1[3]),
	.C(LCD_reg_mem_data[3]),
	.Y(N_254)
);
defparam \APB_Reg_Read_process.prdata_sig_12_6[3] .INIT=8'hB1;
// @37:212
  CFG4 \APB_Reg_Read_process.prdata_sig_12_6_1[3]  (
	.A(LCD_reg_Vop_set[3]),
	.B(Driver_reg_ctrl[3]),
	.C(COREABC_C0_0_APB3master_PADDR_0),
	.D(COREABC_C0_0_APB3master_PADDR_2),
	.Y(prdata_sig_12_6_1[3])
);
defparam \APB_Reg_Read_process.prdata_sig_12_6_1[3] .INIT=16'h5F33;
// @37:212
  CFG3 \APB_Reg_Read_process.prdata_sig_12_6[5]  (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(prdata_sig_12_6_1[5]),
	.C(LCD_reg_mem_data[5]),
	.Y(N_256)
);
defparam \APB_Reg_Read_process.prdata_sig_12_6[5] .INIT=8'hB1;
// @37:212
  CFG4 \APB_Reg_Read_process.prdata_sig_12_6_1[5]  (
	.A(LCD_reg_Vop_set[5]),
	.B(Driver_reg_ctrl[5]),
	.C(COREABC_C0_0_APB3master_PADDR_0),
	.D(COREABC_C0_0_APB3master_PADDR_2),
	.Y(prdata_sig_12_6_1[5])
);
defparam \APB_Reg_Read_process.prdata_sig_12_6_1[5] .INIT=16'h5F33;
// @37:212
  CFG4 \APB_Reg_Read_process.prdata_sig_12_6_1[4]  (
	.A(LCD_reg_Vop_set[4]),
	.B(Driver_reg_ctrl[4]),
	.C(COREABC_C0_0_APB3master_PADDR_0),
	.D(COREABC_C0_0_APB3master_PADDR_2),
	.Y(prdata_sig_12_6_1[4])
);
defparam \APB_Reg_Read_process.prdata_sig_12_6_1[4] .INIT=16'h5033;
// @37:212
  CFG4 \APB_Reg_Read_process.prdata_sig_12[5]  (
	.A(prdata_sig_12_sn_N_26_mux),
	.B(prdata_sig_12_sn_N_10),
	.C(LCD_reg_mem_X[5]),
	.D(prdata_sig_12_1_0[5]),
	.Y(prdata_sig_12[5])
);
defparam \APB_Reg_Read_process.prdata_sig_12[5] .INIT=16'hB3A0;
// @37:212
  CFG3 \APB_Reg_Read_process.prdata_sig_12_1_0[5]  (
	.A(COREABC_C0_0_APB3master_PADDR_1),
	.B(N_256),
	.C(prdata_sig_12_sn_N_13),
	.Y(prdata_sig_12_1_0[5])
);
defparam \APB_Reg_Read_process.prdata_sig_12_1_0[5] .INIT=8'h5C;
// @37:212
  CFG4 \APB_Reg_Read_process.prdata_sig_12[3]  (
	.A(prdata_sig_12_sn_N_26_mux),
	.B(prdata_sig_12_sn_N_10),
	.C(LCD_reg_mem_X[3]),
	.D(prdata_sig_12_1_0[3]),
	.Y(prdata_sig_12[3])
);
defparam \APB_Reg_Read_process.prdata_sig_12[3] .INIT=16'hB3A0;
// @37:212
  CFG4 \APB_Reg_Read_process.prdata_sig_12_1_0[3]  (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(COREABC_C0_0_APB3master_PADDR_0),
	.C(N_254),
	.D(prdata_sig_12_sn_N_13),
	.Y(prdata_sig_12_1_0[3])
);
defparam \APB_Reg_Read_process.prdata_sig_12_1_0[3] .INIT=16'h11F0;
// @37:185
  CFG2 rstn_i_0 (
	.A(Board_J7_c[3]),
	.B(Driver_reg_ctrl[0]),
	.Y(rstn_i_0_Z)
);
defparam rstn_i_0.INIT=4'h8;
// @37:499
  CFG2 uSRAM_B_ADDR_sig_1_sqmuxa_1_0 (
	.A(frame_start_Z),
	.B(LCD_State[0]),
	.Y(uSRAM_B_ADDR_sig_1_sqmuxa_1_0_Z)
);
defparam uSRAM_B_ADDR_sig_1_sqmuxa_1_0.INIT=4'h8;
// @37:539
  CFG2 \p_LCD_SPI_Control.un44_screen_send_4  (
	.A(Nokia5110_Driver_0_uSRAM_B_ADDR[4]),
	.B(Nokia5110_Driver_0_uSRAM_B_ADDR[6]),
	.Y(un44_screen_send_4)
);
defparam \p_LCD_SPI_Control.un44_screen_send_4 .INIT=4'h1;
// @37:499
  CFG2 frame_start_0_sqmuxa_1 (
	.A(frame_start_Z),
	.B(frame_count[1]),
	.Y(frame_start_0_sqmuxa_1_Z)
);
defparam frame_start_0_sqmuxa_1.INIT=4'h1;
// @37:482
  CFG2 \p_LCD_SPI_Control.un2_screen_send  (
	.A(CLK_SPI_sig),
	.B(SPICLK_last_sig_Z),
	.Y(un2_screen_send)
);
defparam \p_LCD_SPI_Control.un2_screen_send .INIT=4'h4;
// @37:599
  CFG2 SPICLK (
	.A(CLK_SPI_sig),
	.B(Nokia5110_Driver_0_driver_busy),
	.Y(Board_J7_c[0])
);
defparam SPICLK.INIT=4'h8;
// @37:598
  CFG2 SPIDO (
	.A(SPIDO_sig_Z),
	.B(Nokia5110_Driver_0_driver_busy),
	.Y(Board_J7_c[1])
);
defparam SPIDO.INIT=4'h8;
// @37:185
  CFG2 rstn (
	.A(Board_J7_c[3]),
	.B(Driver_reg_ctrl[0]),
	.Y(rstn_Z)
);
defparam rstn.INIT=4'h8;
// @37:565
  CFG2 \p_LCD_SPI_Control.un66_screen_send  (
	.A(frame_start_Z),
	.B(frame_get_bit_Z),
	.Y(un66_screen_send)
);
defparam \p_LCD_SPI_Control.un66_screen_send .INIT=4'hE;
// @37:481
  CFG2 \p_LCD_SPI_Control.SPIout_byte_12_0_iv_1_RNO[7]  (
	.A(frame_start_Z),
	.B(SPIout_byte[6]),
	.Y(SPIout_byte_m[6])
);
defparam \p_LCD_SPI_Control.SPIout_byte_12_0_iv_1_RNO[7] .INIT=4'h4;
// @37:511
  CFG2 \init_step_RNIJEA6[2]  (
	.A(init_step[1]),
	.B(init_step[2]),
	.Y(N_219)
);
defparam \init_step_RNIJEA6[2] .INIT=4'h7;
// @37:212
  CFG3 \APB_Reg_Read_process.prdata_sig_12_3[2]  (
	.A(LCD_reg_Vop_set[2]),
	.B(COREABC_C0_0_APB3master_PADDR_0),
	.C(LCD_reg_bias_sys[2]),
	.Y(N_230)
);
defparam \APB_Reg_Read_process.prdata_sig_12_3[2] .INIT=8'hB8;
// @37:212
  CFG3 \APB_Reg_Read_process.prdata_sig_12_3[1]  (
	.A(LCD_reg_Vop_set[1]),
	.B(COREABC_C0_0_APB3master_PADDR_0),
	.C(LCD_reg_bias_sys[1]),
	.Y(N_229)
);
defparam \APB_Reg_Read_process.prdata_sig_12_3[1] .INIT=8'hB8;
// @37:212
  CFG3 \APB_Reg_Read_process.prdata_sig_12_3[0]  (
	.A(LCD_reg_Vop_set[0]),
	.B(COREABC_C0_0_APB3master_PADDR_0),
	.C(LCD_reg_bias_sys[0]),
	.Y(N_228)
);
defparam \APB_Reg_Read_process.prdata_sig_12_3[0] .INIT=8'hB8;
// @37:212
  CFG3 \APB_Reg_Read_process.prdata_sig_12_2[2]  (
	.A(Driver_reg_ctrl[2]),
	.B(COREABC_C0_0_APB3master_PADDR_4),
	.C(LCD_reg_mem_data[2]),
	.Y(N_51)
);
defparam \APB_Reg_Read_process.prdata_sig_12_2[2] .INIT=8'hE2;
// @37:212
  CFG3 \APB_Reg_Read_process.prdata_sig_12_2[1]  (
	.A(Driver_reg_ctrl[1]),
	.B(COREABC_C0_0_APB3master_PADDR_4),
	.C(LCD_reg_mem_data[1]),
	.Y(N_219_0)
);
defparam \APB_Reg_Read_process.prdata_sig_12_2[1] .INIT=8'hE2;
// @37:212
  CFG3 \APB_Reg_Read_process.prdata_sig_12_2[0]  (
	.A(Driver_reg_ctrl[0]),
	.B(COREABC_C0_0_APB3master_PADDR_4),
	.C(LCD_reg_mem_data[0]),
	.Y(N_218)
);
defparam \APB_Reg_Read_process.prdata_sig_12_2[0] .INIT=8'hE2;
// @37:212
  CFG3 \APB_Reg_Read_process.prdata_sig_12_1[0]  (
	.A(LCD_reg_func_set[0]),
	.B(COREABC_C0_0_APB3master_PADDR_1),
	.C(LCD_reg_temp_ctrl[0]),
	.Y(N_50)
);
defparam \APB_Reg_Read_process.prdata_sig_12_1[0] .INIT=8'hE2;
// @37:212
  CFG3 \APB_Reg_Read_process.prdata_sig_12_0[0]  (
	.A(LCD_reg_disp_ctrl[0]),
	.B(LCD_reg_mem_Y[0]),
	.C(COREABC_C0_0_APB3master_PADDR_4),
	.Y(N_208)
);
defparam \APB_Reg_Read_process.prdata_sig_12_0[0] .INIT=8'hCA;
// @37:375
  CFG4 \p_LCD_reg_mem_data.un47_psel_1  (
	.A(COREABC_C0_0_APB3master_PADDR_5),
	.B(COREABC_C0_0_APB3master_PADDR_3),
	.C(COREABC_C0_0_APB3master_PADDR_4),
	.D(COREABC_C0_0_APB3master_PADDR_0),
	.Y(un47_psel_1)
);
defparam \p_LCD_reg_mem_data.un47_psel_1 .INIT=16'h0010;
// @37:358
  CFG4 \p_LCD_reg_Vop_set.un40_psel_1  (
	.A(COREABC_C0_0_APB3master_PADDR_5),
	.B(COREABC_C0_0_APB3master_PADDR_3),
	.C(COREABC_C0_0_APB3master_PADDR_2),
	.D(COREABC_C0_0_APB3master_PADDR_0),
	.Y(un40_psel_1)
);
defparam \p_LCD_reg_Vop_set.un40_psel_1 .INIT=16'h1000;
// @37:393
  CFG4 \p_LCD_reg_mem_X.un54_psel_1  (
	.A(COREABC_C0_0_APB3master_PADDR_5),
	.B(COREABC_C0_0_APB3master_PADDR_3),
	.C(COREABC_C0_0_APB3master_PADDR_4),
	.D(COREABC_C0_0_APB3master_PADDR_0),
	.Y(un54_psel_1_0)
);
defparam \p_LCD_reg_mem_X.un54_psel_1 .INIT=16'h1000;
// @37:409
  CFG4 \p_LCD_reg_mem_Y.un61_psel_1  (
	.A(COREABC_C0_0_APB3master_PADDR_3),
	.B(COREABC_C0_0_APB3master_PADDR_5),
	.C(COREABC_C0_0_APB3master_PADDR_4),
	.D(COREABC_C0_0_APB3master_PADDR_1),
	.Y(un61_psel_1)
);
defparam \p_LCD_reg_mem_Y.un61_psel_1 .INIT=16'h1000;
// @37:342
  CFG4 \p_LCD_reg_bias_sys.un33_psel_1  (
	.A(COREABC_C0_0_APB3master_PADDR_5),
	.B(COREABC_C0_0_APB3master_PADDR_3),
	.C(COREABC_C0_0_APB3master_PADDR_2),
	.D(COREABC_C0_0_APB3master_PADDR_0),
	.Y(un33_psel_1)
);
defparam \p_LCD_reg_bias_sys.un33_psel_1 .INIT=16'h0010;
// @37:326
  CFG4 \p_LCD_reg_temp_ctrl.un26_psel_1  (
	.A(COREABC_C0_0_APB3master_PADDR_5),
	.B(COREABC_C0_0_APB3master_PADDR_3),
	.C(COREABC_C0_0_APB3master_PADDR_1),
	.D(COREABC_C0_0_APB3master_PADDR_0),
	.Y(un26_psel_1)
);
defparam \p_LCD_reg_temp_ctrl.un26_psel_1 .INIT=16'h1000;
// @37:232
  CFG4 \APB_Reg_Read_process.prdata_sig_12_sn_m11_0_a2_1  (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(COREABC_C0_0_APB3master_PADDR_0),
	.C(COREABC_C0_0_APB3master_PADDR_2),
	.D(COREABC_C0_0_APB3master_PADDR_1),
	.Y(prdata_sig_12_sn_m11_0_a2_1)
);
defparam \APB_Reg_Read_process.prdata_sig_12_sn_m11_0_a2_1 .INIT=16'h0008;
// @37:256
  CFG4 \p_Driver_reg_ctrl.un5_psel_0_a2_0_0  (
	.A(COREABC_C0_0_APB3master_PADDR_3),
	.B(COREABC_C0_0_APB3master_PADDR_5),
	.C(COREABC_C0_0_APB3master_PADDR_4),
	.D(COREABC_C0_0_APB3master_PADDR_2),
	.Y(un5_psel_0_a2_0_0)
);
defparam \p_Driver_reg_ctrl.un5_psel_0_a2_0_0 .INIT=16'h0001;
// @37:481
  CFG3 \p_LCD_SPI_Control.SPIout_byte_12_0_iv_0_a3_0_0[3]  (
	.A(init_step[1]),
	.B(LCD_reg_Vop_set[3]),
	.C(init_step[2]),
	.Y(SPIout_byte_12_0_iv_0_a3_0_0[3])
);
defparam \p_LCD_SPI_Control.SPIout_byte_12_0_iv_0_a3_0_0[3] .INIT=8'hA8;
// @37:539
  CFG4 \p_LCD_SPI_Control.un44_screen_send_6  (
	.A(Nokia5110_Driver_0_uSRAM_B_ADDR[8]),
	.B(Nokia5110_Driver_0_uSRAM_B_ADDR[7]),
	.C(Nokia5110_Driver_0_uSRAM_B_ADDR[1]),
	.D(Nokia5110_Driver_0_uSRAM_B_ADDR[0]),
	.Y(un44_screen_send_6)
);
defparam \p_LCD_SPI_Control.un44_screen_send_6 .INIT=16'h0001;
// @4:2204
  CFG4 refresh_indicator_0_sqmuxa_6 (
	.A(Nokia5110_Driver_0_uSRAM_B_ADDR[6]),
	.B(Nokia5110_Driver_0_uSRAM_B_ADDR[5]),
	.C(Nokia5110_Driver_0_uSRAM_B_ADDR[4]),
	.D(Nokia5110_Driver_0_uSRAM_B_ADDR[2]),
	.Y(refresh_indicator_0_sqmuxa_6_Z)
);
defparam refresh_indicator_0_sqmuxa_6.INIT=16'h8000;
// @4:2204
  CFG4 refresh_indicator_0_sqmuxa_5 (
	.A(Nokia5110_Driver_0_uSRAM_B_ADDR[7]),
	.B(Nokia5110_Driver_0_uSRAM_B_ADDR[1]),
	.C(Nokia5110_Driver_0_uSRAM_B_ADDR[8]),
	.D(screen_finished_Z),
	.Y(refresh_indicator_0_sqmuxa_5_Z)
);
defparam refresh_indicator_0_sqmuxa_5.INIT=16'h0080;
// @37:460
  CFG3 SPIout_byte_7_sqmuxa_0 (
	.A(frame_start_Z),
	.B(init_step[0]),
	.C(LCD_State[0]),
	.Y(N_263)
);
defparam SPIout_byte_7_sqmuxa_0.INIT=8'h08;
// @37:212
  CFG4 \APB_Reg_Read_process.un1_pwrite_0_a2  (
	.A(COREABC_C0_0_APB3master_PADDR_8),
	.B(COREABC_C0_0_APB3master_PSELx),
	.C(INSTR_SCMD[1]),
	.D(INSTR_SCMD[0]),
	.Y(un1_pwrite)
);
defparam \APB_Reg_Read_process.un1_pwrite_0_a2 .INIT=16'h4000;
// @37:488
  CFG3 \p_LCD_SPI_Control.un8_screen_send  (
	.A(frame_count[2]),
	.B(frame_count[1]),
	.C(frame_count[0]),
	.Y(un8_screen_send)
);
defparam \p_LCD_SPI_Control.un8_screen_send .INIT=8'h80;
// @37:481
  CFG4 \p_LCD_SPI_Control.SPIout_byte_12_0_iv_i_a3_0[0]  (
	.A(LCD_State[0]),
	.B(init_step[1]),
	.C(LCD_reg_bias_sys[0]),
	.D(init_step[0]),
	.Y(N_68)
);
defparam \p_LCD_SPI_Control.SPIout_byte_12_0_iv_i_a3_0[0] .INIT=16'h4500;
// @37:460
  CFG4 SPIout_byte_5_sqmuxa (
	.A(init_step[0]),
	.B(LCD_State[0]),
	.C(init_step[2]),
	.D(frame_start_Z),
	.Y(SPIout_byte_5_sqmuxa_Z)
);
defparam SPIout_byte_5_sqmuxa.INIT=16'h2000;
// @37:460
  CFG3 frame_get_bit_1_sqmuxa (
	.A(frame_start_Z),
	.B(screen_finished_Z),
	.C(LCD_State[0]),
	.Y(frame_get_bit_1_sqmuxa_Z)
);
defparam frame_get_bit_1_sqmuxa.INIT=8'h80;
// @37:499
  CFG3 SPIout_byte_10_sqmuxa (
	.A(frame_start_Z),
	.B(frame_get_bit_Z),
	.C(Nokia5110_Driver_0_driver_busy),
	.Y(SPIout_byte_10_sqmuxa_Z)
);
defparam SPIout_byte_10_sqmuxa.INIT=8'h40;
// @37:481
  CFG3 \p_LCD_SPI_Control.SPIout_byte_12_0_iv_0_a2[3]  (
	.A(frame_start_Z),
	.B(init_step[0]),
	.C(LCD_State[0]),
	.Y(N_258)
);
defparam \p_LCD_SPI_Control.SPIout_byte_12_0_iv_0_a2[3] .INIT=8'h02;
// @37:511
  CFG3 \LCD_State_RNIVKHI[0]  (
	.A(frame_start_Z),
	.B(LCD_State[0]),
	.C(Nokia5110_Driver_0_driver_busy),
	.Y(N_30)
);
defparam \LCD_State_RNIVKHI[0] .INIT=8'hDF;
// @37:499
  CFG3 \p_LCD_SPI_Control.data_command_queue_sig_2_iv  (
	.A(data_command_queue_sig_Z),
	.B(frame_start_Z),
	.C(uSRAM_B_ADDR_sig_1_sqmuxa_1_0_Z),
	.Y(data_command_queue_sig_2)
);
defparam \p_LCD_SPI_Control.data_command_queue_sig_2_iv .INIT=8'hF2;
// @37:460
  CFG2 \LCD_State_RNO[0]  (
	.A(frame_start_Z),
	.B(Nokia5110_Driver_0_driver_busy),
	.Y(N_28_i)
);
defparam \LCD_State_RNO[0] .INIT=4'h8;
// @37:232
  CFG4 \APB_Reg_Read_process.prdata_sig_12_sn_m15_0_m2  (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(COREABC_C0_0_APB3master_PADDR_0),
	.C(COREABC_C0_0_APB3master_PADDR_2),
	.D(COREABC_C0_0_APB3master_PADDR_1),
	.Y(prdata_sig_12_sn_N_13)
);
defparam \APB_Reg_Read_process.prdata_sig_12_sn_m15_0_m2 .INIT=16'hBF04;
// @37:232
  CFG4 \APB_Reg_Read_process.prdata_sig_12_sn_m18_i_0  (
	.A(COREABC_C0_0_APB3master_PADDR_4),
	.B(COREABC_C0_0_APB3master_PADDR_0),
	.C(COREABC_C0_0_APB3master_PADDR_2),
	.D(COREABC_C0_0_APB3master_PADDR_1),
	.Y(prdata_sig_12_sn_m18_i_0)
);
defparam \APB_Reg_Read_process.prdata_sig_12_sn_m18_i_0 .INIT=16'hF8A8;
// @37:539
  CFG4 \p_LCD_SPI_Control.un44_screen_send_8  (
	.A(refresh_indicator_Z),
	.B(Driver_reg_ctrl[1]),
	.C(Nokia5110_Driver_0_uSRAM_B_ADDR[3]),
	.D(un44_screen_send_6),
	.Y(un44_screen_send_8)
);
defparam \p_LCD_SPI_Control.un44_screen_send_8 .INIT=16'h0800;
// @37:232
  CFG4 \APB_Reg_Read_process.un1_pwrite_0_a2_RNISA9I_0  (
	.A(COREABC_C0_0_APB3master_PADDR_3),
	.B(COREABC_C0_0_APB3master_PADDR_5),
	.C(un1_pwrite),
	.D(prdata_sig_12_sn_m11_0_a2_1),
	.Y(prdata_sig_12_sn_N_26_mux)
);
defparam \APB_Reg_Read_process.un1_pwrite_0_a2_RNISA9I_0 .INIT=16'h1000;
// @37:499
  CFG4 frame_start_0_sqmuxa (
	.A(frame_count[2]),
	.B(frame_count[0]),
	.C(un2_screen_send),
	.D(frame_start_0_sqmuxa_1_Z),
	.Y(frame_start_0_sqmuxa_Z)
);
defparam frame_start_0_sqmuxa.INIT=16'h1000;
// @37:256
  CFG2 \p_Driver_reg_ctrl.un3_psel_i_o2  (
	.A(N_103),
	.B(COREABC_C0_0_APB3master_PADDR_8),
	.Y(N_115)
);
defparam \p_Driver_reg_ctrl.un3_psel_i_o2 .INIT=4'hE;
// @37:499
  CFG4 un1_screen_send_8 (
	.A(frame_start_Z),
	.B(un66_screen_send),
	.C(screen_finished_Z),
	.D(LCD_State[0]),
	.Y(un1_screen_send_8_i)
);
defparam un1_screen_send_8.INIT=16'h3BBB;
// @37:460
  CFG3 SPIout_byte_1_sqmuxa_0_a2 (
	.A(init_step[2]),
	.B(init_step[1]),
	.C(N_263),
	.Y(SPIout_byte_1_sqmuxa)
);
defparam SPIout_byte_1_sqmuxa_0_a2.INIT=8'h10;
// @37:212
  CFG4 \APB_Reg_Read_process.prdata_sig_12_6[2]  (
	.A(COREABC_C0_0_APB3master_PADDR_2),
	.B(COREABC_C0_0_APB3master_PADDR_4),
	.C(N_51),
	.D(N_230),
	.Y(N_253)
);
defparam \APB_Reg_Read_process.prdata_sig_12_6[2] .INIT=16'hF2D0;
// @37:212
  CFG4 \APB_Reg_Read_process.prdata_sig_12_6[1]  (
	.A(COREABC_C0_0_APB3master_PADDR_2),
	.B(COREABC_C0_0_APB3master_PADDR_4),
	.C(N_219_0),
	.D(N_229),
	.Y(N_252)
);
defparam \APB_Reg_Read_process.prdata_sig_12_6[1] .INIT=16'hF2D0;
// @37:212
  CFG4 \APB_Reg_Read_process.prdata_sig_12_6[0]  (
	.A(COREABC_C0_0_APB3master_PADDR_2),
	.B(COREABC_C0_0_APB3master_PADDR_4),
	.C(N_218),
	.D(N_228),
	.Y(N_251)
);
defparam \APB_Reg_Read_process.prdata_sig_12_6[0] .INIT=16'hF2D0;
// @37:212
  CFG3 \APB_Reg_Read_process.prdata_sig_12_5[0]  (
	.A(N_208),
	.B(COREABC_C0_0_APB3master_PADDR_0),
	.C(N_50),
	.Y(N_245)
);
defparam \APB_Reg_Read_process.prdata_sig_12_5[0] .INIT=8'hE2;
// @37:460
  CFG3 chip_enable_sig_RNO (
	.A(frame_start_Z),
	.B(frame_get_bit_Z),
	.C(Nokia5110_Driver_0_driver_busy),
	.Y(SPIDO_sig_0_sqmuxa_i)
);
defparam chip_enable_sig_RNO.INIT=8'h4F;
// @37:460
  CFG3 \p_LCD_SPI_Control.frame_get_bit_4_iv_i  (
	.A(frame_get_bit_Z),
	.B(un2_screen_send),
	.C(un1_screen_send_8_i),
	.Y(frame_get_bit_4_iv_i)
);
defparam \p_LCD_SPI_Control.frame_get_bit_4_iv_i .INIT=8'hE0;
// @37:481
  CFG3 \p_LCD_SPI_Control.SPIout_byte_12_1_iv_i_m2[5]  (
	.A(un44_screen_send),
	.B(URAM_C0_0_B_DOUT[5]),
	.C(uSRAM_B_ADDR_sig_1_sqmuxa_1_0_Z),
	.Y(N_226)
);
defparam \p_LCD_SPI_Control.SPIout_byte_12_1_iv_i_m2[5] .INIT=8'h6F;
// @37:481
  CFG4 \p_LCD_SPI_Control.SPIout_byte_12_1_iv_i_1[5]  (
	.A(init_step[2]),
	.B(LCD_reg_Vop_set[5]),
	.C(N_258),
	.D(init_step[1]),
	.Y(SPIout_byte_12_1_iv_i_1[5])
);
defparam \p_LCD_SPI_Control.SPIout_byte_12_1_iv_i_1[5] .INIT=16'hB0A0;
// @37:481
  CFG4 \p_LCD_SPI_Control.SPIout_byte_12_1_iv_i_0[5]  (
	.A(init_step[1]),
	.B(SPIout_byte[4]),
	.C(N_263),
	.D(frame_start_Z),
	.Y(SPIout_byte_12_1_iv_i_0[5])
);
defparam \p_LCD_SPI_Control.SPIout_byte_12_1_iv_i_0[5] .INIT=16'h5073;
// @37:481
  CFG4 \p_LCD_SPI_Control.SPIout_byte_12_0_iv_0_0[3]  (
	.A(SPIout_byte_12_0_iv_0_a3_0_0[3]),
	.B(N_258),
	.C(SPIout_byte[2]),
	.D(frame_start_Z),
	.Y(SPIout_byte_12_0_iv_0_0[3])
);
defparam \p_LCD_SPI_Control.SPIout_byte_12_0_iv_0_0[3] .INIT=16'h88F8;
// @37:409
  CFG4 \p_LCD_reg_mem_Y.un61_psel  (
	.A(un61_psel_1),
	.B(N_115),
	.C(COREABC_C0_0_APB3master_PADDR_2),
	.D(COREABC_C0_0_APB3master_PADDR_0),
	.Y(un61_psel)
);
defparam \p_LCD_reg_mem_Y.un61_psel .INIT=16'h0002;
// @37:393
  CFG4 \p_LCD_reg_mem_X.un54_psel  (
	.A(un54_psel_1_0),
	.B(N_115),
	.C(COREABC_C0_0_APB3master_PADDR_2),
	.D(COREABC_C0_0_APB3master_PADDR_1),
	.Y(un54_psel)
);
defparam \p_LCD_reg_mem_X.un54_psel .INIT=16'h0002;
// @37:375
  CFG4 \p_LCD_reg_mem_data.un47_psel  (
	.A(un47_psel_1),
	.B(N_115),
	.C(COREABC_C0_0_APB3master_PADDR_2),
	.D(COREABC_C0_0_APB3master_PADDR_1),
	.Y(un47_psel)
);
defparam \p_LCD_reg_mem_data.un47_psel .INIT=16'h0002;
// @37:342
  CFG4 \p_LCD_reg_bias_sys.un33_psel  (
	.A(un33_psel_1),
	.B(N_115),
	.C(COREABC_C0_0_APB3master_PADDR_1),
	.D(COREABC_C0_0_APB3master_PADDR_4),
	.Y(un33_psel)
);
defparam \p_LCD_reg_bias_sys.un33_psel .INIT=16'h0002;
// @37:232
  CFG4 \APB_Reg_Read_process.un1_pwrite_0_a2_RNISA9I  (
	.A(COREABC_C0_0_APB3master_PADDR_3),
	.B(COREABC_C0_0_APB3master_PADDR_5),
	.C(un1_pwrite),
	.D(prdata_sig_12_sn_m18_i_0),
	.Y(prdata_sig_12_sn_N_10)
);
defparam \APB_Reg_Read_process.un1_pwrite_0_a2_RNISA9I .INIT=16'hFFEF;
// @37:326
  CFG4 \p_LCD_reg_temp_ctrl.un26_psel  (
	.A(un26_psel_1),
	.B(N_115),
	.C(COREABC_C0_0_APB3master_PADDR_2),
	.D(COREABC_C0_0_APB3master_PADDR_4),
	.Y(un26_psel)
);
defparam \p_LCD_reg_temp_ctrl.un26_psel .INIT=16'h0002;
// @37:358
  CFG4 \p_LCD_reg_Vop_set.un40_psel  (
	.A(un40_psel_1),
	.B(N_115),
	.C(COREABC_C0_0_APB3master_PADDR_1),
	.D(COREABC_C0_0_APB3master_PADDR_4),
	.Y(un40_psel)
);
defparam \p_LCD_reg_Vop_set.un40_psel .INIT=16'h0002;
// @37:539
  CFG4 \p_LCD_SPI_Control.un44_screen_send  (
	.A(Nokia5110_Driver_0_uSRAM_B_ADDR[2]),
	.B(Nokia5110_Driver_0_uSRAM_B_ADDR[5]),
	.C(un44_screen_send_8),
	.D(un44_screen_send_4),
	.Y(un44_screen_send)
);
defparam \p_LCD_SPI_Control.un44_screen_send .INIT=16'h1000;
// @4:2204
  CFG4 refresh_indicator_0_sqmuxa (
	.A(Nokia5110_Driver_0_uSRAM_B_ADDR[0]),
	.B(Nokia5110_Driver_0_uSRAM_B_ADDR[3]),
	.C(refresh_indicator_0_sqmuxa_6_Z),
	.D(refresh_indicator_0_sqmuxa_5_Z),
	.Y(refresh_indicator_0_sqmuxa_Z)
);
defparam refresh_indicator_0_sqmuxa.INIT=16'h2000;
// @37:481
  CFG4 \uSRAM_B_ADDR_sig_7[3]  (
	.A(uSRAM_B_ADDR_sig_1_sqmuxa_1_0_Z),
	.B(refresh_indicator_0_sqmuxa_Z),
	.C(Nokia5110_Driver_0_driver_busy),
	.D(un1_uSRAM_B_ADDR_sig_1_cry_3_S),
	.Y(uSRAM_B_ADDR_sig_7[3])
);
defparam \uSRAM_B_ADDR_sig_7[3] .INIT=16'h7F00;
// @37:481
  CFG4 \uSRAM_B_ADDR_sig_7[4]  (
	.A(uSRAM_B_ADDR_sig_1_sqmuxa_1_0_Z),
	.B(refresh_indicator_0_sqmuxa_Z),
	.C(Nokia5110_Driver_0_driver_busy),
	.D(un1_uSRAM_B_ADDR_sig_1_cry_4_S),
	.Y(uSRAM_B_ADDR_sig_7[4])
);
defparam \uSRAM_B_ADDR_sig_7[4] .INIT=16'h7F00;
// @37:481
  CFG4 \uSRAM_B_ADDR_sig_7[5]  (
	.A(uSRAM_B_ADDR_sig_1_sqmuxa_1_0_Z),
	.B(refresh_indicator_0_sqmuxa_Z),
	.C(Nokia5110_Driver_0_driver_busy),
	.D(un1_uSRAM_B_ADDR_sig_1_cry_5_S),
	.Y(uSRAM_B_ADDR_sig_7[5])
);
defparam \uSRAM_B_ADDR_sig_7[5] .INIT=16'h7F00;
// @37:481
  CFG4 \uSRAM_B_ADDR_sig_7[6]  (
	.A(uSRAM_B_ADDR_sig_1_sqmuxa_1_0_Z),
	.B(refresh_indicator_0_sqmuxa_Z),
	.C(Nokia5110_Driver_0_driver_busy),
	.D(un1_uSRAM_B_ADDR_sig_1_cry_6_S),
	.Y(uSRAM_B_ADDR_sig_7[6])
);
defparam \uSRAM_B_ADDR_sig_7[6] .INIT=16'h7F00;
// @37:481
  CFG4 \uSRAM_B_ADDR_sig_7[7]  (
	.A(uSRAM_B_ADDR_sig_1_sqmuxa_1_0_Z),
	.B(refresh_indicator_0_sqmuxa_Z),
	.C(Nokia5110_Driver_0_driver_busy),
	.D(un1_uSRAM_B_ADDR_sig_1_cry_7_S),
	.Y(uSRAM_B_ADDR_sig_7[7])
);
defparam \uSRAM_B_ADDR_sig_7[7] .INIT=16'h7F00;
// @37:481
  CFG4 \uSRAM_B_ADDR_sig_7[8]  (
	.A(uSRAM_B_ADDR_sig_1_sqmuxa_1_0_Z),
	.B(refresh_indicator_0_sqmuxa_Z),
	.C(Nokia5110_Driver_0_driver_busy),
	.D(un1_uSRAM_B_ADDR_sig_1_s_8_S),
	.Y(uSRAM_B_ADDR_sig_7[8])
);
defparam \uSRAM_B_ADDR_sig_7[8] .INIT=16'h7F00;
// @37:481
  CFG4 \p_LCD_SPI_Control.SPIout_byte_12_1_iv_0_a3_3[2]  (
	.A(init_step[2]),
	.B(LCD_reg_Vop_set[2]),
	.C(N_258),
	.D(init_step[1]),
	.Y(N_249)
);
defparam \p_LCD_SPI_Control.SPIout_byte_12_1_iv_0_a3_3[2] .INIT=16'h4000;
// @37:460
  CFG4 refresh_indicator_0 (
	.A(uSRAM_B_ADDR_sig_1_sqmuxa_1_0_Z),
	.B(refresh_indicator_0_sqmuxa_Z),
	.C(refresh_indicator_Z),
	.D(Nokia5110_Driver_0_driver_busy),
	.Y(refresh_indicator_0_Z)
);
defparam refresh_indicator_0.INIT=16'h78F0;
// @37:460
  CFG4 \LCD_State_ns_0_0[0]  (
	.A(screen_finished_Z),
	.B(init_step[0]),
	.C(LCD_State[0]),
	.D(N_219),
	.Y(LCD_State_ns[0])
);
defparam \LCD_State_ns_0_0[0] .INIT=16'h5053;
// @37:460
  CFG4 \p_LCD_SPI_Control.SPIout_byte_12_1_iv_70_0_o2  (
	.A(init_step[2]),
	.B(init_step[1]),
	.C(N_263),
	.D(N_258),
	.Y(N_220)
);
defparam \p_LCD_SPI_Control.SPIout_byte_12_1_iv_70_0_o2 .INIT=16'hD1C0;
// @37:460
  CFG4 \p_LCD_SPI_Control.SPIout_byte_12_1_iv_70_a3_3  (
	.A(init_step[2]),
	.B(LCD_reg_Vop_set[1]),
	.C(N_258),
	.D(init_step[1]),
	.Y(N_241)
);
defparam \p_LCD_SPI_Control.SPIout_byte_12_1_iv_70_a3_3 .INIT=16'h4000;
// @37:481
  CFG4 \p_LCD_SPI_Control.SPIout_byte_12_0_iv_1_RNO[6]  (
	.A(init_step[2]),
	.B(LCD_reg_Vop_set[6]),
	.C(N_258),
	.D(init_step[1]),
	.Y(LCD_reg_Vop_set_m[6])
);
defparam \p_LCD_SPI_Control.SPIout_byte_12_0_iv_1_RNO[6] .INIT=16'h4000;
// @37:481
  CFG4 \p_LCD_SPI_Control.SPIout_byte_12_0_iv_1_RNO[4]  (
	.A(init_step[2]),
	.B(LCD_reg_Vop_set[4]),
	.C(N_258),
	.D(init_step[1]),
	.Y(LCD_reg_Vop_set_m[4])
);
defparam \p_LCD_SPI_Control.SPIout_byte_12_0_iv_1_RNO[4] .INIT=16'h4000;
// @37:460
  CFG3 \p_LCD_SPI_Control.screen_finished_4_iv_i  (
	.A(uSRAM_B_ADDR_sig_1_sqmuxa_1_0_Z),
	.B(refresh_indicator_0_sqmuxa_Z),
	.C(screen_finished_Z),
	.Y(screen_finished_4_iv_i)
);
defparam \p_LCD_SPI_Control.screen_finished_4_iv_i .INIT=8'hD8;
// @37:212
  CFG3 \APB_Reg_Read_process.prdata_sig_12_7[2]  (
	.A(N_253),
	.B(N_247),
	.C(prdata_sig_12_sn_N_13),
	.Y(N_263_0)
);
defparam \APB_Reg_Read_process.prdata_sig_12_7[2] .INIT=8'hCA;
// @37:212
  CFG3 \APB_Reg_Read_process.prdata_sig_12_7[1]  (
	.A(N_252),
	.B(prdata_sig_12_sn_N_13),
	.C(N_246),
	.Y(N_262)
);
defparam \APB_Reg_Read_process.prdata_sig_12_7[1] .INIT=8'hE2;
// @37:212
  CFG3 \APB_Reg_Read_process.prdata_sig_12_7[0]  (
	.A(N_251),
	.B(prdata_sig_12_sn_N_13),
	.C(N_245),
	.Y(N_261)
);
defparam \APB_Reg_Read_process.prdata_sig_12_7[0] .INIT=8'hE2;
// @37:460
  CFG4 screen_send_RNO (
	.A(Nokia5110_Driver_0_driver_busy),
	.B(frame_get_bit_1_sqmuxa_Z),
	.C(timer_indicator_sig),
	.D(timer_indicator_last_sig_Z),
	.Y(un1_screen_send_6_i[0])
);
defparam screen_send_RNO.INIT=16'h2272;
// @37:481
  CFG4 \p_LCD_SPI_Control.SPIout_byte_12_0_iv_1[6]  (
	.A(frame_start_Z),
	.B(SPIout_byte[5]),
	.C(LCD_reg_Vop_set_m[6]),
	.D(SPIout_byte_5_sqmuxa_Z),
	.Y(SPIout_byte_12_0_iv_1[6])
);
defparam \p_LCD_SPI_Control.SPIout_byte_12_0_iv_1[6] .INIT=16'hFFF4;
// @37:481
  CFG4 \p_LCD_SPI_Control.SPIout_byte_12_0_iv_1[4]  (
	.A(SPIout_byte[3]),
	.B(frame_start_Z),
	.C(LCD_reg_Vop_set_m[4]),
	.D(SPIout_byte_1_sqmuxa),
	.Y(SPIout_byte_12_0_iv_1[4])
);
defparam \p_LCD_SPI_Control.SPIout_byte_12_0_iv_1[4] .INIT=16'hFFF2;
// @37:481
  CFG4 \p_LCD_SPI_Control.SPIout_byte_12_0_iv_1[7]  (
	.A(init_step[2]),
	.B(init_step[1]),
	.C(SPIout_byte_m[6]),
	.D(N_258),
	.Y(SPIout_byte_12_0_iv_1[7])
);
defparam \p_LCD_SPI_Control.SPIout_byte_12_0_iv_1[7] .INIT=16'hF6F0;
// @37:481
  CFG4 \p_LCD_SPI_Control.SPIout_byte_12_1_iv_0_2[2]  (
	.A(N_249),
	.B(uSRAM_B_ADDR_sig_1_sqmuxa_1_0_Z),
	.C(URAM_C0_0_B_DOUT[2]),
	.D(un44_screen_send),
	.Y(SPIout_byte_12_1_iv_0_2[2])
);
defparam \p_LCD_SPI_Control.SPIout_byte_12_1_iv_0_2[2] .INIT=16'hAEEA;
// @37:460
  CFG4 \p_LCD_SPI_Control.SPIout_byte_12_1_iv_70_0_1  (
	.A(N_241),
	.B(uSRAM_B_ADDR_sig_1_sqmuxa_1_0_Z),
	.C(URAM_C0_0_B_DOUT[1]),
	.D(un44_screen_send),
	.Y(SPIout_byte_12_1_iv_70_0_1)
);
defparam \p_LCD_SPI_Control.SPIout_byte_12_1_iv_70_0_1 .INIT=16'hAEEA;
// @37:460
  CFG4 \p_LCD_SPI_Control.SPIout_byte_12_1_iv_70_0_0  (
	.A(SPIout_byte[0]),
	.B(LCD_reg_bias_sys[1]),
	.C(frame_start_Z),
	.D(SPIout_byte_1_sqmuxa),
	.Y(SPIout_byte_12_1_iv_70_0_0)
);
defparam \p_LCD_SPI_Control.SPIout_byte_12_1_iv_70_0_0 .INIT=16'hCE0A;
// @37:307
  CFG4 \p_LCD_reg_disp_ctrl.un19_psel_0_a2  (
	.A(un5_psel_0_a2_0_0),
	.B(N_115),
	.C(COREABC_C0_0_APB3master_PADDR_1),
	.D(COREABC_C0_0_APB3master_PADDR_0),
	.Y(un19_psel)
);
defparam \p_LCD_reg_disp_ctrl.un19_psel_0_a2 .INIT=16'h0020;
// @37:256
  CFG4 \p_Driver_reg_ctrl.un5_psel_0_a2  (
	.A(un5_psel_0_a2_0_0),
	.B(N_115),
	.C(COREABC_C0_0_APB3master_PADDR_1),
	.D(COREABC_C0_0_APB3master_PADDR_0),
	.Y(un5_psel)
);
defparam \p_Driver_reg_ctrl.un5_psel_0_a2 .INIT=16'h0002;
// @37:499
  CFG4 frame_count_0_sqmuxa (
	.A(Nokia5110_Driver_0_driver_busy),
	.B(un2_screen_send),
	.C(un8_screen_send),
	.D(frame_get_bit_1_sqmuxa_Z),
	.Y(frame_count_0_sqmuxa_Z)
);
defparam frame_count_0_sqmuxa.INIT=16'h0008;
// @37:212
  CFG3 \APB_Reg_Read_process.prdata_sig_12[7]  (
	.A(N_258_0),
	.B(prdata_sig_12_sn_N_13),
	.C(prdata_sig_12_sn_N_10),
	.Y(prdata_sig_12[7])
);
defparam \APB_Reg_Read_process.prdata_sig_12[7] .INIT=8'h02;
// @37:481
  CFG4 \p_LCD_SPI_Control.SPIout_byte_12_0_iv_0[3]  (
	.A(SPIout_byte_12_0_iv_0_0[3]),
	.B(uSRAM_B_ADDR_sig_1_sqmuxa_1_0_Z),
	.C(URAM_C0_0_B_DOUT[3]),
	.D(un44_screen_send),
	.Y(SPIout_byte_12[3])
);
defparam \p_LCD_SPI_Control.SPIout_byte_12_0_iv_0[3] .INIT=16'hAEEA;
// @37:375
  CFG2 LCD_reg_mem_data_1_sqmuxa (
	.A(un47_psel),
	.B(Board_J7_c[3]),
	.Y(LCD_reg_mem_data_1_sqmuxa_Z)
);
defparam LCD_reg_mem_data_1_sqmuxa.INIT=4'h4;
// @37:290
  CFG4 \p_LCD_reg_func_set.un12_psel_0_a2  (
	.A(un5_psel_0_a2_0_0),
	.B(N_115),
	.C(COREABC_C0_0_APB3master_PADDR_1),
	.D(COREABC_C0_0_APB3master_PADDR_0),
	.Y(un12_psel)
);
defparam \p_LCD_reg_func_set.un12_psel_0_a2 .INIT=16'h0200;
// @37:460
  CFG4 \p_LCD_SPI_Control.un66_screen_send_RNIB0KC  (
	.A(un66_screen_send),
	.B(Nokia5110_Driver_0_driver_busy),
	.C(N_263),
	.D(N_219),
	.Y(un1_screen_send_7_i)
);
defparam \p_LCD_SPI_Control.un66_screen_send_RNIB0KC .INIT=16'h8808;
// @37:212
  CFG4 \APB_Reg_Read_process.prdata_sig_12[6]  (
	.A(N_267),
	.B(LCD_reg_mem_X[6]),
	.C(prdata_sig_12_sn_N_10),
	.D(prdata_sig_12_sn_N_26_mux),
	.Y(prdata_sig_12[6])
);
defparam \APB_Reg_Read_process.prdata_sig_12[6] .INIT=16'hCA0A;
// @37:212
  CFG4 \APB_Reg_Read_process.prdata_sig_12[4]  (
	.A(N_265),
	.B(LCD_reg_mem_X[4]),
	.C(prdata_sig_12_sn_N_10),
	.D(prdata_sig_12_sn_N_26_mux),
	.Y(prdata_sig_12[4])
);
defparam \APB_Reg_Read_process.prdata_sig_12[4] .INIT=16'hCA0A;
// @37:481
  CFG4 un1_frame_count_0_sqmuxa (
	.A(Nokia5110_Driver_0_driver_busy),
	.B(un2_screen_send),
	.C(frame_get_bit_1_sqmuxa_Z),
	.D(frame_count_0_sqmuxa_Z),
	.Y(un1_frame_count_0_sqmuxa_Z)
);
defparam un1_frame_count_0_sqmuxa.INIT=16'hFF57;
// @37:486
  CFG2 \p_LCD_SPI_Control.frame_count_8_RNO[2]  (
	.A(frame_count_0_sqmuxa_Z),
	.B(frame_count[0]),
	.Y(CO0_0)
);
defparam \p_LCD_SPI_Control.frame_count_8_RNO[2] .INIT=4'h8;
// @37:212
  CFG4 \APB_Reg_Read_process.prdata_sig_12[2]  (
	.A(N_263_0),
	.B(LCD_reg_mem_X[2]),
	.C(prdata_sig_12_sn_N_10),
	.D(prdata_sig_12_sn_N_26_mux),
	.Y(prdata_sig_12[2])
);
defparam \APB_Reg_Read_process.prdata_sig_12[2] .INIT=16'hCA0A;
// @37:212
  CFG4 \APB_Reg_Read_process.prdata_sig_12[1]  (
	.A(N_262),
	.B(LCD_reg_mem_X[1]),
	.C(prdata_sig_12_sn_N_10),
	.D(prdata_sig_12_sn_N_26_mux),
	.Y(prdata_sig_12[1])
);
defparam \APB_Reg_Read_process.prdata_sig_12[1] .INIT=16'hCA0A;
// @37:212
  CFG4 \APB_Reg_Read_process.prdata_sig_12[0]  (
	.A(N_261),
	.B(LCD_reg_mem_X[0]),
	.C(prdata_sig_12_sn_N_10),
	.D(prdata_sig_12_sn_N_26_mux),
	.Y(prdata_sig_12[0])
);
defparam \APB_Reg_Read_process.prdata_sig_12[0] .INIT=16'hCA0A;
// @37:460
  CFG4 \SPIout_byte_RNO[0]  (
	.A(LCD_State[0]),
	.B(SPIout_byte_12_0_iv_i_2[0]),
	.C(un44_screen_send),
	.D(URAM_C0_0_B_DOUT[0]),
	.Y(N_15_i)
);
defparam \SPIout_byte_RNO[0] .INIT=16'h1331;
// @37:460
  CFG4 \init_step_RNO[2]  (
	.A(init_step[2]),
	.B(init_step[0]),
	.C(N_30),
	.D(init_step[1]),
	.Y(N_24_i)
);
defparam \init_step_RNO[2] .INIT=16'hACAA;
// @37:460
  CFG3 \init_step_RNO[0]  (
	.A(init_step[0]),
	.B(N_219),
	.C(N_30),
	.Y(N_18_i)
);
defparam \init_step_RNO[0] .INIT=8'hA6;
// @37:460
  CFG4 \init_step_RNO[1]  (
	.A(init_step[2]),
	.B(init_step[0]),
	.C(N_30),
	.D(init_step[1]),
	.Y(N_26_i)
);
defparam \init_step_RNO[1] .INIT=16'hF90C;
// @37:481
  CFG4 \p_LCD_SPI_Control.SPIout_byte_12_1_iv_0[2]  (
	.A(N_220),
	.B(LCD_reg_func_set[2]),
	.C(SPIout_byte_12_1_iv_0_2[2]),
	.D(SPIout_byte_12_1_iv_0_1[2]),
	.Y(SPIout_byte_12[2])
);
defparam \p_LCD_SPI_Control.SPIout_byte_12_1_iv_0[2] .INIT=16'hFFF8;
// @37:481
  CFG4 \p_LCD_SPI_Control.SPIout_byte_12_0_iv[7]  (
	.A(SPIout_byte_12_0_iv_1[7]),
	.B(uSRAM_B_ADDR_sig_1_sqmuxa_1_0_Z),
	.C(URAM_C0_0_B_DOUT[7]),
	.D(un44_screen_send),
	.Y(SPIout_byte_12[7])
);
defparam \p_LCD_SPI_Control.SPIout_byte_12_0_iv[7] .INIT=16'hAEEA;
// @37:481
  CFG4 \p_LCD_SPI_Control.SPIout_byte_12_0_iv[6]  (
	.A(SPIout_byte_12_0_iv_1[6]),
	.B(uSRAM_B_ADDR_sig_1_sqmuxa_1_0_Z),
	.C(URAM_C0_0_B_DOUT[6]),
	.D(un44_screen_send),
	.Y(SPIout_byte_12[6])
);
defparam \p_LCD_SPI_Control.SPIout_byte_12_0_iv[6] .INIT=16'hAEEA;
// @37:481
  CFG4 \p_LCD_SPI_Control.SPIout_byte_12_0_iv[4]  (
	.A(SPIout_byte_12_0_iv_1[4]),
	.B(URAM_C0_0_B_DOUT[4]),
	.C(uSRAM_B_ADDR_sig_1_sqmuxa_1_0_Z),
	.D(un44_screen_send),
	.Y(SPIout_byte_12[4])
);
defparam \p_LCD_SPI_Control.SPIout_byte_12_0_iv[4] .INIT=16'hBAEA;
// @37:460
  CFG4 \p_LCD_SPI_Control.SPIout_byte_12_1_iv_70_0  (
	.A(N_220),
	.B(LCD_reg_func_set[1]),
	.C(SPIout_byte_12_1_iv_70_0_1),
	.D(SPIout_byte_12_1_iv_70_0_0),
	.Y(N_348)
);
defparam \p_LCD_SPI_Control.SPIout_byte_12_1_iv_70_0 .INIT=16'hFFF8;
// @37:481
  CFG3 \p_LCD_SPI_Control.frame_count_8[0]  (
	.A(frame_count_0_sqmuxa_Z),
	.B(un1_frame_count_0_sqmuxa_Z),
	.C(frame_count[0]),
	.Y(frame_count_8[0])
);
defparam \p_LCD_SPI_Control.frame_count_8[0] .INIT=8'h48;
// @37:460
  CFG3 \SPIout_byte_RNO[5]  (
	.A(SPIout_byte_12_1_iv_i_1[5]),
	.B(N_226),
	.C(SPIout_byte_12_1_iv_i_0[5]),
	.Y(N_217_i)
);
defparam \SPIout_byte_RNO[5] .INIT=8'h04;
// @37:481
  CFG4 \p_LCD_SPI_Control.frame_count_8[2]  (
	.A(frame_count[1]),
	.B(frame_count[2]),
	.C(un1_frame_count_0_sqmuxa_Z),
	.D(CO0_0),
	.Y(frame_count_8[2])
);
defparam \p_LCD_SPI_Control.frame_count_8[2] .INIT=16'h60C0;
// @37:178
  timerZ1 SPI_timer (
	.rstn_i_i(rstn_i_i),
	.rstn(rstn_Z),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.CLK_SPI_sig(CLK_SPI_sig)
);
// @37:191
  timerZ0 LCD_timer (
	.timer_indicator_sig(timer_indicator_sig),
	.CLK_SPI_sig(CLK_SPI_sig),
	.rstn_i_i(rstn_i_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Nokia5110_Driver */

module OSC_C0_OSC_C0_0_OSC (
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @38:34
  RCOSC_25_50MHZ I_RCOSC_25_50MHZ (
	.CLKOUT(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
defparam I_RCOSC_25_50MHZ.FREQUENCY=50.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSC_C0_OSC_C0_0_OSC */

module OSC_C0 (
  OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @39:70
  OSC_C0_OSC_C0_0_OSC OSC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* OSC_C0 */

module URAM_C0_URAM_C0_0_URAM (
  URAM_C0_0_A_DOUT,
  URAM_C0_0_B_DOUT,
  Nokia5110_Driver_0_uSRAM_C_DIN,
  Nokia5110_Driver_0_uSRAM_B_ADDR,
  Nokia5110_Driver_0_uSRAM_A_ADDR,
  FCCC_C0_0_GL0,
  Nokia5110_Driver_0_uSRAM_C_BLK
)
;
output [7:0] URAM_C0_0_A_DOUT ;
output [7:0] URAM_C0_0_B_DOUT ;
input [7:0] Nokia5110_Driver_0_uSRAM_C_DIN ;
input [8:0] Nokia5110_Driver_0_uSRAM_B_ADDR ;
input [8:0] Nokia5110_Driver_0_uSRAM_A_ADDR ;
input FCCC_C0_0_GL0 ;
input Nokia5110_Driver_0_uSRAM_C_BLK ;
wire FCCC_C0_0_GL0 ;
wire Nokia5110_Driver_0_uSRAM_C_BLK ;
wire [17:8] URAM_C0_URAM_C0_0_URAM_R3C0_A_DOUT;
wire [17:8] URAM_C0_URAM_C0_0_URAM_R3C0_B_DOUT;
wire [17:8] URAM_C0_URAM_C0_0_URAM_R1C0_A_DOUT;
wire [17:8] URAM_C0_URAM_C0_0_URAM_R1C0_B_DOUT;
wire [17:8] URAM_C0_URAM_C0_0_URAM_R2C0_A_DOUT;
wire [17:8] URAM_C0_URAM_C0_0_URAM_R2C0_B_DOUT;
wire [17:8] URAM_C0_URAM_C0_0_URAM_R0C0_A_DOUT;
wire [17:8] URAM_C0_URAM_C0_0_URAM_R0C0_B_DOUT;
wire \Z\BLKX1[0]\  ;
wire \Z\BLKY1[0]\  ;
wire \Z\BLKZ1[1]\  ;
wire \Z\BLKZ1[0]\  ;
wire \Z\QBX_TEMPR0[3]\  ;
wire \Z\QBX_TEMPR1[3]\  ;
wire \Z\QBX_TEMPR2[3]\  ;
wire \Z\QBX_TEMPR3[3]\  ;
wire \Z\BLKZ0[0]\  ;
wire \Z\QAX_TEMPR0[7]\  ;
wire \Z\QAX_TEMPR1[7]\  ;
wire \Z\QAX_TEMPR2[7]\  ;
wire \Z\QAX_TEMPR3[7]\  ;
wire \Z\QBX_TEMPR0[7]\  ;
wire \Z\QBX_TEMPR1[7]\  ;
wire \Z\QBX_TEMPR2[7]\  ;
wire \Z\QBX_TEMPR3[7]\  ;
wire \Z\QAX_TEMPR3[0]\  ;
wire \Z\QAX_TEMPR3[1]\  ;
wire \Z\QAX_TEMPR3[2]\  ;
wire \Z\QAX_TEMPR3[3]\  ;
wire \Z\QAX_TEMPR3[4]\  ;
wire \Z\QAX_TEMPR3[5]\  ;
wire \Z\QAX_TEMPR3[6]\  ;
wire \Z\QBX_TEMPR3[0]\  ;
wire \Z\QBX_TEMPR3[1]\  ;
wire \Z\QBX_TEMPR3[2]\  ;
wire \Z\QBX_TEMPR3[4]\  ;
wire \Z\QBX_TEMPR3[5]\  ;
wire \Z\QBX_TEMPR3[6]\  ;
wire URAM_C0_URAM_C0_0_URAM_R3C0_BUSY ;
wire VCC ;
wire GND ;
wire \Z\BLKY0[0]\  ;
wire \Z\QAX_TEMPR1[0]\  ;
wire \Z\QAX_TEMPR1[1]\  ;
wire \Z\QAX_TEMPR1[2]\  ;
wire \Z\QAX_TEMPR1[3]\  ;
wire \Z\QAX_TEMPR1[4]\  ;
wire \Z\QAX_TEMPR1[5]\  ;
wire \Z\QAX_TEMPR1[6]\  ;
wire \Z\QBX_TEMPR1[0]\  ;
wire \Z\QBX_TEMPR1[1]\  ;
wire \Z\QBX_TEMPR1[2]\  ;
wire \Z\QBX_TEMPR1[4]\  ;
wire \Z\QBX_TEMPR1[5]\  ;
wire \Z\QBX_TEMPR1[6]\  ;
wire URAM_C0_URAM_C0_0_URAM_R1C0_BUSY ;
wire \Z\QAX_TEMPR2[0]\  ;
wire \Z\QAX_TEMPR2[1]\  ;
wire \Z\QAX_TEMPR2[2]\  ;
wire \Z\QAX_TEMPR2[3]\  ;
wire \Z\QAX_TEMPR2[4]\  ;
wire \Z\QAX_TEMPR2[5]\  ;
wire \Z\QAX_TEMPR2[6]\  ;
wire \Z\QBX_TEMPR2[0]\  ;
wire \Z\QBX_TEMPR2[1]\  ;
wire \Z\QBX_TEMPR2[2]\  ;
wire \Z\QBX_TEMPR2[4]\  ;
wire \Z\QBX_TEMPR2[5]\  ;
wire \Z\QBX_TEMPR2[6]\  ;
wire URAM_C0_URAM_C0_0_URAM_R2C0_BUSY ;
wire \Z\BLKX0[0]\  ;
wire \Z\QAX_TEMPR0[2]\  ;
wire \Z\QAX_TEMPR0[5]\  ;
wire \Z\QBX_TEMPR0[2]\  ;
wire \Z\QBX_TEMPR0[5]\  ;
wire \Z\QAX_TEMPR0[0]\  ;
wire \Z\QBX_TEMPR0[0]\  ;
wire \Z\QAX_TEMPR0[6]\  ;
wire \Z\QBX_TEMPR0[6]\  ;
wire \Z\QAX_TEMPR0[4]\  ;
wire \Z\QBX_TEMPR0[4]\  ;
wire \Z\QAX_TEMPR0[1]\  ;
wire \Z\QAX_TEMPR0[3]\  ;
wire \Z\QBX_TEMPR0[1]\  ;
wire URAM_C0_URAM_C0_0_URAM_R0C0_BUSY ;
// @23:243
  CFG1 \CFG2_BLKX1[0]\  (
	.A(Nokia5110_Driver_0_uSRAM_A_ADDR[8]),
	.Y(\Z\BLKX1[0]\ )
);
defparam \CFG2_BLKX1[0]\ .INIT=2'h1;
// @23:256
  CFG1 \CFG2_BLKY1[0]\  (
	.A(Nokia5110_Driver_0_uSRAM_B_ADDR[8]),
	.Y(\Z\BLKY1[0]\ )
);
defparam \CFG2_BLKY1[0]\ .INIT=2'h1;
// @23:393
  CFG2 \CFG2_BLKZ1[1]\  (
	.A(Nokia5110_Driver_0_uSRAM_A_ADDR[8]),
	.B(Nokia5110_Driver_0_uSRAM_C_BLK),
	.Y(\Z\BLKZ1[1]\ )
);
defparam \CFG2_BLKZ1[1]\ .INIT=4'h8;
// @23:467
  CFG2 \CFG2_BLKZ1[0]\  (
	.A(Nokia5110_Driver_0_uSRAM_A_ADDR[8]),
	.B(Nokia5110_Driver_0_uSRAM_C_BLK),
	.Y(\Z\BLKZ1[0]\ )
);
defparam \CFG2_BLKZ1[0]\ .INIT=4'h4;
// @23:475
  OR4 \OR4_B_DOUT[3]\  (
	.Y(URAM_C0_0_B_DOUT[3]),
	.A(\Z\QBX_TEMPR0[3]\ ),
	.B(\Z\QBX_TEMPR1[3]\ ),
	.C(\Z\QBX_TEMPR2[3]\ ),
	.D(\Z\QBX_TEMPR3[3]\ )
);
// @23:472
  INV \INVBLKZ0[0]\  (
	.Y(\Z\BLKZ0[0]\ ),
	.A(Nokia5110_Driver_0_uSRAM_A_ADDR[7])
);
// @23:463
  OR4 \OR4_A_DOUT[7]\  (
	.Y(URAM_C0_0_A_DOUT[7]),
	.A(\Z\QAX_TEMPR0[7]\ ),
	.B(\Z\QAX_TEMPR1[7]\ ),
	.C(\Z\QAX_TEMPR2[7]\ ),
	.D(\Z\QAX_TEMPR3[7]\ )
);
// @23:459
  OR4 \OR4_B_DOUT[7]\  (
	.Y(URAM_C0_0_B_DOUT[7]),
	.A(\Z\QBX_TEMPR0[7]\ ),
	.B(\Z\QBX_TEMPR1[7]\ ),
	.C(\Z\QBX_TEMPR2[7]\ ),
	.D(\Z\QBX_TEMPR3[7]\ )
);
// @23:401
  RAM64x18 URAM_C0_URAM_C0_0_URAM_R3C0 (
	.A_DOUT({URAM_C0_URAM_C0_0_URAM_R3C0_A_DOUT[17:8], \Z\QAX_TEMPR3[7]\ , \Z\QAX_TEMPR3[6]\ , \Z\QAX_TEMPR3[5]\ , \Z\QAX_TEMPR3[4]\ , \Z\QAX_TEMPR3[3]\ , \Z\QAX_TEMPR3[2]\ , \Z\QAX_TEMPR3[1]\ , \Z\QAX_TEMPR3[0]\ }),
	.B_DOUT({URAM_C0_URAM_C0_0_URAM_R3C0_B_DOUT[17:8], \Z\QBX_TEMPR3[7]\ , \Z\QBX_TEMPR3[6]\ , \Z\QBX_TEMPR3[5]\ , \Z\QBX_TEMPR3[4]\ , \Z\QBX_TEMPR3[3]\ , \Z\QBX_TEMPR3[2]\ , \Z\QBX_TEMPR3[1]\ , \Z\QBX_TEMPR3[0]\ }),
	.BUSY(URAM_C0_URAM_C0_0_URAM_R3C0_BUSY),
	.A_ADDR_CLK(VCC),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK(Nokia5110_Driver_0_uSRAM_A_ADDR[8:7]),
	.A_ADDR({Nokia5110_Driver_0_uSRAM_A_ADDR[6:0], GND, GND, GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK(Nokia5110_Driver_0_uSRAM_B_ADDR[8:7]),
	.B_ADDR({Nokia5110_Driver_0_uSRAM_B_ADDR[6:0], GND, GND, GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({Nokia5110_Driver_0_uSRAM_A_ADDR[6:0], GND, GND, GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Nokia5110_Driver_0_uSRAM_C_DIN[7:0]}),
	.C_WEN(VCC),
	.C_BLK({\Z\BLKZ1[1]\ , Nokia5110_Driver_0_uSRAM_A_ADDR[7]}),
	.A_EN(VCC),
	.A_ADDR_LAT(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, VCC, VCC}),
	.SII_LOCK(GND)
);
defparam URAM_C0_URAM_C0_0_URAM_R3C0.MEMORYFILE="URAM_C0_URAM_C0_0_URAM_R3C0.mem";
// @23:398
  INV \INVBLKY0[0]\  (
	.Y(\Z\BLKY0[0]\ ),
	.A(Nokia5110_Driver_0_uSRAM_B_ADDR[7])
);
// @23:335
  RAM64x18 URAM_C0_URAM_C0_0_URAM_R1C0 (
	.A_DOUT({URAM_C0_URAM_C0_0_URAM_R1C0_A_DOUT[17:8], \Z\QAX_TEMPR1[7]\ , \Z\QAX_TEMPR1[6]\ , \Z\QAX_TEMPR1[5]\ , \Z\QAX_TEMPR1[4]\ , \Z\QAX_TEMPR1[3]\ , \Z\QAX_TEMPR1[2]\ , \Z\QAX_TEMPR1[1]\ , \Z\QAX_TEMPR1[0]\ }),
	.B_DOUT({URAM_C0_URAM_C0_0_URAM_R1C0_B_DOUT[17:8], \Z\QBX_TEMPR1[7]\ , \Z\QBX_TEMPR1[6]\ , \Z\QBX_TEMPR1[5]\ , \Z\QBX_TEMPR1[4]\ , \Z\QBX_TEMPR1[3]\ , \Z\QBX_TEMPR1[2]\ , \Z\QBX_TEMPR1[1]\ , \Z\QBX_TEMPR1[0]\ }),
	.BUSY(URAM_C0_URAM_C0_0_URAM_R1C0_BUSY),
	.A_ADDR_CLK(VCC),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({\Z\BLKX1[0]\ , Nokia5110_Driver_0_uSRAM_A_ADDR[7]}),
	.A_ADDR({Nokia5110_Driver_0_uSRAM_A_ADDR[6:0], GND, GND, GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({\Z\BLKY1[0]\ , Nokia5110_Driver_0_uSRAM_B_ADDR[7]}),
	.B_ADDR({Nokia5110_Driver_0_uSRAM_B_ADDR[6:0], GND, GND, GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({Nokia5110_Driver_0_uSRAM_A_ADDR[6:0], GND, GND, GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Nokia5110_Driver_0_uSRAM_C_DIN[7:0]}),
	.C_WEN(VCC),
	.C_BLK({\Z\BLKZ1[0]\ , Nokia5110_Driver_0_uSRAM_A_ADDR[7]}),
	.A_EN(VCC),
	.A_ADDR_LAT(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, VCC, VCC}),
	.SII_LOCK(GND)
);
defparam URAM_C0_URAM_C0_0_URAM_R1C0.MEMORYFILE="URAM_C0_URAM_C0_0_URAM_R1C0.mem";
// @23:277
  RAM64x18 URAM_C0_URAM_C0_0_URAM_R2C0 (
	.A_DOUT({URAM_C0_URAM_C0_0_URAM_R2C0_A_DOUT[17:8], \Z\QAX_TEMPR2[7]\ , \Z\QAX_TEMPR2[6]\ , \Z\QAX_TEMPR2[5]\ , \Z\QAX_TEMPR2[4]\ , \Z\QAX_TEMPR2[3]\ , \Z\QAX_TEMPR2[2]\ , \Z\QAX_TEMPR2[1]\ , \Z\QAX_TEMPR2[0]\ }),
	.B_DOUT({URAM_C0_URAM_C0_0_URAM_R2C0_B_DOUT[17:8], \Z\QBX_TEMPR2[7]\ , \Z\QBX_TEMPR2[6]\ , \Z\QBX_TEMPR2[5]\ , \Z\QBX_TEMPR2[4]\ , \Z\QBX_TEMPR2[3]\ , \Z\QBX_TEMPR2[2]\ , \Z\QBX_TEMPR2[1]\ , \Z\QBX_TEMPR2[0]\ }),
	.BUSY(URAM_C0_URAM_C0_0_URAM_R2C0_BUSY),
	.A_ADDR_CLK(VCC),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({Nokia5110_Driver_0_uSRAM_A_ADDR[8], \Z\BLKX0[0]\ }),
	.A_ADDR({Nokia5110_Driver_0_uSRAM_A_ADDR[6:0], GND, GND, GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({Nokia5110_Driver_0_uSRAM_B_ADDR[8], \Z\BLKY0[0]\ }),
	.B_ADDR({Nokia5110_Driver_0_uSRAM_B_ADDR[6:0], GND, GND, GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({Nokia5110_Driver_0_uSRAM_A_ADDR[6:0], GND, GND, GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Nokia5110_Driver_0_uSRAM_C_DIN[7:0]}),
	.C_WEN(VCC),
	.C_BLK({\Z\BLKZ1[1]\ , \Z\BLKZ0[0]\ }),
	.A_EN(VCC),
	.A_ADDR_LAT(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, VCC, VCC}),
	.SII_LOCK(GND)
);
defparam URAM_C0_URAM_C0_0_URAM_R2C0.MEMORYFILE="URAM_C0_URAM_C0_0_URAM_R2C0.mem";
// @23:273
  OR4 \OR4_A_DOUT[2]\  (
	.Y(URAM_C0_0_A_DOUT[2]),
	.A(\Z\QAX_TEMPR0[2]\ ),
	.B(\Z\QAX_TEMPR1[2]\ ),
	.C(\Z\QAX_TEMPR2[2]\ ),
	.D(\Z\QAX_TEMPR3[2]\ )
);
// @23:269
  OR4 \OR4_A_DOUT[5]\  (
	.Y(URAM_C0_0_A_DOUT[5]),
	.A(\Z\QAX_TEMPR0[5]\ ),
	.B(\Z\QAX_TEMPR1[5]\ ),
	.C(\Z\QAX_TEMPR2[5]\ ),
	.D(\Z\QAX_TEMPR3[5]\ )
);
// @23:265
  OR4 \OR4_B_DOUT[2]\  (
	.Y(URAM_C0_0_B_DOUT[2]),
	.A(\Z\QBX_TEMPR0[2]\ ),
	.B(\Z\QBX_TEMPR1[2]\ ),
	.C(\Z\QBX_TEMPR2[2]\ ),
	.D(\Z\QBX_TEMPR3[2]\ )
);
// @23:261
  OR4 \OR4_B_DOUT[5]\  (
	.Y(URAM_C0_0_B_DOUT[5]),
	.A(\Z\QBX_TEMPR0[5]\ ),
	.B(\Z\QBX_TEMPR1[5]\ ),
	.C(\Z\QBX_TEMPR2[5]\ ),
	.D(\Z\QBX_TEMPR3[5]\ )
);
// @23:252
  OR4 \OR4_A_DOUT[0]\  (
	.Y(URAM_C0_0_A_DOUT[0]),
	.A(\Z\QAX_TEMPR0[0]\ ),
	.B(\Z\QAX_TEMPR1[0]\ ),
	.C(\Z\QAX_TEMPR2[0]\ ),
	.D(\Z\QAX_TEMPR3[0]\ )
);
// @23:248
  OR4 \OR4_B_DOUT[0]\  (
	.Y(URAM_C0_0_B_DOUT[0]),
	.A(\Z\QBX_TEMPR0[0]\ ),
	.B(\Z\QBX_TEMPR1[0]\ ),
	.C(\Z\QBX_TEMPR2[0]\ ),
	.D(\Z\QBX_TEMPR3[0]\ )
);
// @23:239
  OR4 \OR4_A_DOUT[6]\  (
	.Y(URAM_C0_0_A_DOUT[6]),
	.A(\Z\QAX_TEMPR0[6]\ ),
	.B(\Z\QAX_TEMPR1[6]\ ),
	.C(\Z\QAX_TEMPR2[6]\ ),
	.D(\Z\QAX_TEMPR3[6]\ )
);
// @23:235
  OR4 \OR4_B_DOUT[6]\  (
	.Y(URAM_C0_0_B_DOUT[6]),
	.A(\Z\QBX_TEMPR0[6]\ ),
	.B(\Z\QBX_TEMPR1[6]\ ),
	.C(\Z\QBX_TEMPR2[6]\ ),
	.D(\Z\QBX_TEMPR3[6]\ )
);
// @23:226
  OR4 \OR4_A_DOUT[4]\  (
	.Y(URAM_C0_0_A_DOUT[4]),
	.A(\Z\QAX_TEMPR0[4]\ ),
	.B(\Z\QAX_TEMPR1[4]\ ),
	.C(\Z\QAX_TEMPR2[4]\ ),
	.D(\Z\QAX_TEMPR3[4]\ )
);
// @23:222
  OR4 \OR4_B_DOUT[4]\  (
	.Y(URAM_C0_0_B_DOUT[4]),
	.A(\Z\QBX_TEMPR0[4]\ ),
	.B(\Z\QBX_TEMPR1[4]\ ),
	.C(\Z\QBX_TEMPR2[4]\ ),
	.D(\Z\QBX_TEMPR3[4]\ )
);
// @23:218
  OR4 \OR4_A_DOUT[1]\  (
	.Y(URAM_C0_0_A_DOUT[1]),
	.A(\Z\QAX_TEMPR0[1]\ ),
	.B(\Z\QAX_TEMPR1[1]\ ),
	.C(\Z\QAX_TEMPR2[1]\ ),
	.D(\Z\QAX_TEMPR3[1]\ )
);
// @23:160
  RAM64x18 URAM_C0_URAM_C0_0_URAM_R0C0 (
	.A_DOUT({URAM_C0_URAM_C0_0_URAM_R0C0_A_DOUT[17:8], \Z\QAX_TEMPR0[7]\ , \Z\QAX_TEMPR0[6]\ , \Z\QAX_TEMPR0[5]\ , \Z\QAX_TEMPR0[4]\ , \Z\QAX_TEMPR0[3]\ , \Z\QAX_TEMPR0[2]\ , \Z\QAX_TEMPR0[1]\ , \Z\QAX_TEMPR0[0]\ }),
	.B_DOUT({URAM_C0_URAM_C0_0_URAM_R0C0_B_DOUT[17:8], \Z\QBX_TEMPR0[7]\ , \Z\QBX_TEMPR0[6]\ , \Z\QBX_TEMPR0[5]\ , \Z\QBX_TEMPR0[4]\ , \Z\QBX_TEMPR0[3]\ , \Z\QBX_TEMPR0[2]\ , \Z\QBX_TEMPR0[1]\ , \Z\QBX_TEMPR0[0]\ }),
	.BUSY(URAM_C0_URAM_C0_0_URAM_R0C0_BUSY),
	.A_ADDR_CLK(VCC),
	.A_DOUT_CLK(VCC),
	.A_ADDR_SRST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_ADDR_ARST_N(VCC),
	.A_DOUT_ARST_N(VCC),
	.A_ADDR_EN(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({\Z\BLKX1[0]\ , \Z\BLKX0[0]\ }),
	.A_ADDR({Nokia5110_Driver_0_uSRAM_A_ADDR[6:0], GND, GND, GND}),
	.B_ADDR_CLK(VCC),
	.B_DOUT_CLK(VCC),
	.B_ADDR_SRST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_ADDR_ARST_N(VCC),
	.B_DOUT_ARST_N(VCC),
	.B_ADDR_EN(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({\Z\BLKY1[0]\ , \Z\BLKY0[0]\ }),
	.B_ADDR({Nokia5110_Driver_0_uSRAM_B_ADDR[6:0], GND, GND, GND}),
	.C_CLK(FCCC_C0_0_GL0),
	.C_ADDR({Nokia5110_Driver_0_uSRAM_A_ADDR[6:0], GND, GND, GND}),
	.C_DIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, Nokia5110_Driver_0_uSRAM_C_DIN[7:0]}),
	.C_WEN(VCC),
	.C_BLK({\Z\BLKZ1[0]\ , \Z\BLKZ0[0]\ }),
	.A_EN(VCC),
	.A_ADDR_LAT(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({GND, VCC, VCC}),
	.B_EN(VCC),
	.B_ADDR_LAT(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({GND, VCC, VCC}),
	.C_EN(VCC),
	.C_WIDTH({GND, VCC, VCC}),
	.SII_LOCK(GND)
);
defparam URAM_C0_URAM_C0_0_URAM_R0C0.MEMORYFILE="URAM_C0_URAM_C0_0_URAM_R0C0.mem";
// @23:156
  OR4 \OR4_B_DOUT[1]\  (
	.Y(URAM_C0_0_B_DOUT[1]),
	.A(\Z\QBX_TEMPR0[1]\ ),
	.B(\Z\QBX_TEMPR1[1]\ ),
	.C(\Z\QBX_TEMPR2[1]\ ),
	.D(\Z\QBX_TEMPR3[1]\ )
);
// @23:148
  INV \INVBLKX0[0]\  (
	.Y(\Z\BLKX0[0]\ ),
	.A(Nokia5110_Driver_0_uSRAM_A_ADDR[7])
);
// @23:144
  OR4 \OR4_A_DOUT[3]\  (
	.Y(URAM_C0_0_A_DOUT[3]),
	.A(\Z\QAX_TEMPR0[3]\ ),
	.B(\Z\QAX_TEMPR1[3]\ ),
	.C(\Z\QAX_TEMPR2[3]\ ),
	.D(\Z\QAX_TEMPR3[3]\ )
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* URAM_C0_URAM_C0_0_URAM */

module URAM_C0 (
  Nokia5110_Driver_0_uSRAM_A_ADDR,
  Nokia5110_Driver_0_uSRAM_B_ADDR,
  Nokia5110_Driver_0_uSRAM_C_DIN,
  URAM_C0_0_B_DOUT,
  URAM_C0_0_A_DOUT,
  Nokia5110_Driver_0_uSRAM_C_BLK,
  FCCC_C0_0_GL0
)
;
input [8:0] Nokia5110_Driver_0_uSRAM_A_ADDR ;
input [8:0] Nokia5110_Driver_0_uSRAM_B_ADDR ;
input [7:0] Nokia5110_Driver_0_uSRAM_C_DIN ;
output [7:0] URAM_C0_0_B_DOUT ;
output [7:0] URAM_C0_0_A_DOUT ;
input Nokia5110_Driver_0_uSRAM_C_BLK ;
input FCCC_C0_0_GL0 ;
wire Nokia5110_Driver_0_uSRAM_C_BLK ;
wire FCCC_C0_0_GL0 ;
wire GND ;
wire VCC ;
// @40:83
  URAM_C0_URAM_C0_0_URAM URAM_C0_0 (
	.URAM_C0_0_A_DOUT(URAM_C0_0_A_DOUT[7:0]),
	.URAM_C0_0_B_DOUT(URAM_C0_0_B_DOUT[7:0]),
	.Nokia5110_Driver_0_uSRAM_C_DIN(Nokia5110_Driver_0_uSRAM_C_DIN[7:0]),
	.Nokia5110_Driver_0_uSRAM_B_ADDR(Nokia5110_Driver_0_uSRAM_B_ADDR[8:0]),
	.Nokia5110_Driver_0_uSRAM_A_ADDR(Nokia5110_Driver_0_uSRAM_A_ADDR[8:0]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.Nokia5110_Driver_0_uSRAM_C_BLK(Nokia5110_Driver_0_uSRAM_C_BLK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* URAM_C0 */

module Delta_Sigma_Design (
  DEVRST_N,
  PADN,
  PADP,
  ADC_feedback,
  ADC_out,
  Board_J10,
  Board_J11,
  Board_J7,
  Board_J9,
  Board_LEDs
)
;
input DEVRST_N ;
input PADN ;
input PADP ;
output ADC_feedback ;
output ADC_out ;
output Board_J10 ;
output Board_J11 ;
output [4:0] Board_J7 ;
output Board_J9 ;
output [7:0] Board_LEDs ;
wire DEVRST_N ;
wire PADN ;
wire PADP ;
wire ADC_feedback ;
wire ADC_out ;
wire Board_J10 ;
wire Board_J11 ;
wire Board_J9 ;
wire [8:0] COREABC_C0_0_APB3master_PADDR;
wire [7:3] COREABC_C0_0_APB3master_PWDATA;
wire [7:0] CoreAPB3_C0_0_APBmslave0_PRDATA;
wire [7:0] CoreAPB3_C0_0_APBmslave1_PRDATA;
wire [8:0] Nokia5110_Driver_0_uSRAM_A_ADDR;
wire [7:0] URAM_C0_0_A_DOUT;
wire [7:0] URAM_C0_0_B_DOUT;
wire [7:0] Nokia5110_Driver_0_uSRAM_C_DIN;
wire [1:0] \COREABC_C0_0.COREABC_C0_0.INSTR_SCMD ;
wire [0:0] PWDATA_M_i_m4;
wire [3:0] Board_J7_c;
wire [8:0] Nokia5110_Driver_0_uSRAM_B_ADDR;
wire VCC ;
wire GND ;
wire FCCC_C0_0_LOCK ;
wire SYSRESET_0_POWER_ON_RESET_N ;
wire AND2_0_Y ;
wire Delta_Sigma_Converter_0_INT ;
wire Nokia5110_Driver_0_driver_busy ;
wire FCCC_C0_0_GL0 ;
wire COREABC_C0_0_APB3master_PENABLE ;
wire FCCC_C0_0_GL1_1 ;
wire INBUF_DIFF_0_Y ;
wire OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire Nokia5110_Driver_0_uSRAM_C_BLK ;
wire COREABC_C0_0_APB3master_PSELx ;
wire N_65 ;
wire N_66 ;
wire ADC_out_c ;
wire N_80 ;
wire N_103 ;
wire N_288 ;
wire N_292 ;
wire N_293 ;
wire N_294 ;
wire N_295 ;
wire N_291 ;
wire N_290 ;
wire N_289 ;
wire \Nokia5110_Driver_0.chip_enable_sig_i  ;
wire N_1038 ;
wire N_1039 ;
wire N_1040 ;
// @41:25
  OUTBUF ADC_feedback_obuf (
	.PAD(ADC_feedback),
	.D(ADC_out_c)
);
// @41:26
  OUTBUF ADC_out_obuf (
	.PAD(ADC_out),
	.D(ADC_out_c)
);
// @41:27
  OUTBUF Board_J10_obuf (
	.PAD(Board_J10),
	.D(GND)
);
// @41:28
  OUTBUF Board_J11_obuf (
	.PAD(Board_J11),
	.D(VCC)
);
// @41:29
  OUTBUF \Board_J7_obuf[0]  (
	.PAD(Board_J7[0]),
	.D(Board_J7_c[0])
);
// @41:29
  OUTBUF \Board_J7_obuf[1]  (
	.PAD(Board_J7[1]),
	.D(Board_J7_c[1])
);
// @41:29
  OUTBUF \Board_J7_obuf[2]  (
	.PAD(Board_J7[2]),
	.D(Board_J7_c[2])
);
// @41:29
  OUTBUF \Board_J7_obuf[3]  (
	.PAD(Board_J7[3]),
	.D(Board_J7_c[3])
);
// @41:29
  OUTBUF \Board_J7_obuf[4]  (
	.PAD(Board_J7[4]),
	.D(\Nokia5110_Driver_0.chip_enable_sig_i )
);
// @41:30
  OUTBUF Board_J9_obuf (
	.PAD(Board_J9),
	.D(GND)
);
// @41:31
  OUTBUF \Board_LEDs_obuf[0]  (
	.PAD(Board_LEDs[0]),
	.D(VCC)
);
// @41:31
  OUTBUF \Board_LEDs_obuf[1]  (
	.PAD(Board_LEDs[1]),
	.D(GND)
);
// @41:31
  OUTBUF \Board_LEDs_obuf[2]  (
	.PAD(Board_LEDs[2]),
	.D(VCC)
);
// @41:31
  OUTBUF \Board_LEDs_obuf[3]  (
	.PAD(Board_LEDs[3]),
	.D(GND)
);
// @41:31
  OUTBUF \Board_LEDs_obuf[4]  (
	.PAD(Board_LEDs[4]),
	.D(VCC)
);
// @41:31
  OUTBUF \Board_LEDs_obuf[5]  (
	.PAD(Board_LEDs[5]),
	.D(GND)
);
// @41:31
  OUTBUF \Board_LEDs_obuf[6]  (
	.PAD(Board_LEDs[6]),
	.D(VCC)
);
// @41:31
  OUTBUF \Board_LEDs_obuf[7]  (
	.PAD(Board_LEDs[7]),
	.D(GND)
);
// @41:421
  INBUF_DIFF INBUF_DIFF_0 (
	.Y(INBUF_DIFF_0_Y),
	.PADN(PADN),
	.PADP(PADP)
);
// @41:471
  SYSRESET SYSRESET_0 (
	.POWER_ON_RESET_N(SYSRESET_0_POWER_ON_RESET_N),
	.DEVRST_N(DEVRST_N)
);
// @41:331
  AND2 AND2_0 (
	.Y(AND2_0_Y),
	.A(FCCC_C0_0_LOCK),
	.B(SYSRESET_0_POWER_ON_RESET_N)
);
// @41:340
  COREABC_C0 COREABC_C0_0 (
	.Board_J7_c_0(Board_J7_c[3]),
	.INSTR_SCMD(\COREABC_C0_0.COREABC_C0_0.INSTR_SCMD [1:0]),
	.PWDATA_M_i_m4_0(PWDATA_M_i_m4[0]),
	.COREABC_C0_0_APB3master_PWDATA({COREABC_C0_0_APB3master_PWDATA[7:5], N_1038, COREABC_C0_0_APB3master_PWDATA[3]}),
	.COREABC_C0_0_APB3master_PADDR_8(COREABC_C0_0_APB3master_PADDR[8]),
	.COREABC_C0_0_APB3master_PADDR_0(COREABC_C0_0_APB3master_PADDR[0]),
	.COREABC_C0_0_APB3master_PADDR_5(COREABC_C0_0_APB3master_PADDR[5]),
	.COREABC_C0_0_APB3master_PADDR_4(COREABC_C0_0_APB3master_PADDR[4]),
	.COREABC_C0_0_APB3master_PADDR_3(COREABC_C0_0_APB3master_PADDR[3]),
	.COREABC_C0_0_APB3master_PADDR_2(COREABC_C0_0_APB3master_PADDR[2]),
	.COREABC_C0_0_APB3master_PADDR_1(COREABC_C0_0_APB3master_PADDR[1]),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.COREABC_C0_0_APB3master_PSELx(COREABC_C0_0_APB3master_PSELx),
	.AND2_0_Y(AND2_0_Y),
	.COREABC_C0_0_APB3master_PENABLE(COREABC_C0_0_APB3master_PENABLE),
	.Delta_Sigma_Converter_0_INT(Delta_Sigma_Converter_0_INT),
	.N_65(N_65),
	.N_66(N_66),
	.N_80(N_80),
	.Nokia5110_Driver_0_driver_busy(Nokia5110_Driver_0_driver_busy),
	.N_290(N_290),
	.N_293(N_293),
	.N_295(N_295),
	.N_292(N_292),
	.N_294(N_294),
	.N_291(N_291),
	.N_289(N_289),
	.N_288(N_288)
);
// @41:361
  CoreAPB3_C0 CoreAPB3_C0_0 (
	.CoreAPB3_C0_0_APBmslave0_PRDATA(CoreAPB3_C0_0_APBmslave0_PRDATA[7:0]),
	.CoreAPB3_C0_0_APBmslave1_PRDATA(CoreAPB3_C0_0_APBmslave1_PRDATA[7:0]),
	.COREABC_C0_0_APB3master_PADDR_0(COREABC_C0_0_APB3master_PADDR[8]),
	.N_288(N_288),
	.N_292(N_292),
	.N_293(N_293),
	.N_294(N_294),
	.N_295(N_295),
	.N_291(N_291),
	.N_290(N_290),
	.N_289(N_289)
);
// @41:387
  Delta_Sigma_Converter Delta_Sigma_Converter_0 (
	.COREABC_C0_0_APB3master_PADDR_5(COREABC_C0_0_APB3master_PADDR[5]),
	.COREABC_C0_0_APB3master_PADDR_3(COREABC_C0_0_APB3master_PADDR[3]),
	.COREABC_C0_0_APB3master_PADDR_2(COREABC_C0_0_APB3master_PADDR[2]),
	.COREABC_C0_0_APB3master_PADDR_0(COREABC_C0_0_APB3master_PADDR[0]),
	.COREABC_C0_0_APB3master_PADDR_1(COREABC_C0_0_APB3master_PADDR[1]),
	.COREABC_C0_0_APB3master_PADDR_4(COREABC_C0_0_APB3master_PADDR[4]),
	.COREABC_C0_0_APB3master_PADDR_8(COREABC_C0_0_APB3master_PADDR[8]),
	.INSTR_SCMD(\COREABC_C0_0.COREABC_C0_0.INSTR_SCMD [1:0]),
	.PWDATA_M_i_m4_0(PWDATA_M_i_m4[0]),
	.COREABC_C0_0_APB3master_PWDATA({COREABC_C0_0_APB3master_PWDATA[7:5], N_1039, COREABC_C0_0_APB3master_PWDATA[3]}),
	.CoreAPB3_C0_0_APBmslave1_PRDATA(CoreAPB3_C0_0_APBmslave1_PRDATA[7:0]),
	.Board_J7_c_0(Board_J7_c[3]),
	.N_103(N_103),
	.COREABC_C0_0_APB3master_PSELx(COREABC_C0_0_APB3master_PSELx),
	.COREABC_C0_0_APB3master_PENABLE(COREABC_C0_0_APB3master_PENABLE),
	.INBUF_DIFF_0_Y(INBUF_DIFF_0_Y),
	.ADC_out_c(ADC_out_c),
	.Delta_Sigma_Converter_0_INT(Delta_Sigma_Converter_0_INT),
	.N_65(N_65),
	.N_80(N_80),
	.N_66(N_66),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.FCCC_C0_0_GL1_1(FCCC_C0_0_GL1_1)
);
// @41:411
  FCCC_C0 FCCC_C0_0 (
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.FCCC_C0_0_GL1_1(FCCC_C0_0_GL1_1),
	.FCCC_C0_0_LOCK(FCCC_C0_0_LOCK),
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
// @41:430
  Nokia5110_Driver Nokia5110_Driver_0 (
	.URAM_C0_0_B_DOUT(URAM_C0_0_B_DOUT[7:0]),
	.INSTR_SCMD(\COREABC_C0_0.COREABC_C0_0.INSTR_SCMD [1:0]),
	.COREABC_C0_0_APB3master_PADDR_4(COREABC_C0_0_APB3master_PADDR[4]),
	.COREABC_C0_0_APB3master_PADDR_0(COREABC_C0_0_APB3master_PADDR[0]),
	.COREABC_C0_0_APB3master_PADDR_1(COREABC_C0_0_APB3master_PADDR[1]),
	.COREABC_C0_0_APB3master_PADDR_2(COREABC_C0_0_APB3master_PADDR[2]),
	.COREABC_C0_0_APB3master_PADDR_5(COREABC_C0_0_APB3master_PADDR[5]),
	.COREABC_C0_0_APB3master_PADDR_3(COREABC_C0_0_APB3master_PADDR[3]),
	.COREABC_C0_0_APB3master_PADDR_8(COREABC_C0_0_APB3master_PADDR[8]),
	.Board_J7_c(Board_J7_c[3:0]),
	.COREABC_C0_0_APB3master_PWDATA({COREABC_C0_0_APB3master_PWDATA[7:5], N_1040, COREABC_C0_0_APB3master_PWDATA[3]}),
	.Nokia5110_Driver_0_uSRAM_C_DIN(Nokia5110_Driver_0_uSRAM_C_DIN[7:0]),
	.PWDATA_M_i_m4_0(PWDATA_M_i_m4[0]),
	.Nokia5110_Driver_0_uSRAM_B_ADDR(Nokia5110_Driver_0_uSRAM_B_ADDR[8:0]),
	.URAM_C0_0_A_DOUT(URAM_C0_0_A_DOUT[7:0]),
	.Nokia5110_Driver_0_uSRAM_A_ADDR(Nokia5110_Driver_0_uSRAM_A_ADDR[8:0]),
	.CoreAPB3_C0_0_APBmslave0_PRDATA(CoreAPB3_C0_0_APBmslave0_PRDATA[7:0]),
	.N_103(N_103),
	.COREABC_C0_0_APB3master_PSELx(COREABC_C0_0_APB3master_PSELx),
	.Nokia5110_Driver_0_uSRAM_C_BLK(Nokia5110_Driver_0_uSRAM_C_BLK),
	.Nokia5110_Driver_0_driver_busy(Nokia5110_Driver_0_driver_busy),
	.N_65(N_65),
	.N_80(N_80),
	.N_66(N_66),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0),
	.chip_enable_sig_i(\Nokia5110_Driver_0.chip_enable_sig_i )
);
// @41:465
  OSC_C0 OSC_C0_0 (
	.OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(OSC_C0_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
// @41:479
  URAM_C0 URAM_C0_0 (
	.Nokia5110_Driver_0_uSRAM_A_ADDR(Nokia5110_Driver_0_uSRAM_A_ADDR[8:0]),
	.Nokia5110_Driver_0_uSRAM_B_ADDR(Nokia5110_Driver_0_uSRAM_B_ADDR[8:0]),
	.Nokia5110_Driver_0_uSRAM_C_DIN(Nokia5110_Driver_0_uSRAM_C_DIN[7:0]),
	.URAM_C0_0_B_DOUT(URAM_C0_0_B_DOUT[7:0]),
	.URAM_C0_0_A_DOUT(URAM_C0_0_A_DOUT[7:0]),
	.Nokia5110_Driver_0_uSRAM_C_BLK(Nokia5110_Driver_0_uSRAM_C_BLK),
	.FCCC_C0_0_GL0(FCCC_C0_0_GL0)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Delta_Sigma_Design */

