trace {
// ARGS: --verilog identities/identity_d2/identity_d2.v --protocol identities/identity_d2/identity_d2.prot
// RETURN: 101
multiple_assign(1, 1);
multiple_assign(2, 2);

}
