#! /opt/local/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/local/lib/ivl/system.vpi";
:vpi_module "/opt/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/local/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/local/lib/ivl/va_math.vpi";
S_0x7f87322041c0 .scope module, "tb_Register" "tb_Register" 2 6;
 .timescale -9 -12;
v0x7f87322146d0_0 .var "clock", 0 0;
v0x7f8732214780_0 .var "data_in", 31 0;
v0x7f8732214810_0 .net "data_out", 31 0, v0x7f8732214420_0;  1 drivers
v0x7f87322148e0_0 .var "r_enable", 0 0;
v0x7f8732214990_0 .var "reset", 0 0;
S_0x7f8732204340 .scope module, "uut" "Register" 2 19, 3 3 0, S_0x7f87322041c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "r_enable";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "data_out";
v0x7f8732204620_0 .net "clock", 0 0, v0x7f87322146d0_0;  1 drivers
v0x7f8732214380_0 .net "data_in", 31 0, v0x7f8732214780_0;  1 drivers
v0x7f8732214420_0 .var "data_out", 31 0;
v0x7f87322144d0_0 .net "r_enable", 0 0, v0x7f87322148e0_0;  1 drivers
v0x7f8732214570_0 .net "reset", 0 0, v0x7f8732214990_0;  1 drivers
E_0x7f87322045c0 .event posedge, v0x7f8732214570_0, v0x7f8732204620_0;
    .scope S_0x7f8732204340;
T_0 ;
    %wait E_0x7f87322045c0;
    %load/vec4 v0x7f8732214570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f8732214420_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f87322144d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7f8732214380_0;
    %assign/vec4 v0x7f8732214420_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f87322041c0;
T_1 ;
    %vpi_call 2 15 "$dumpfile", "registertestbench.vcd" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7f87322041c0;
T_2 ;
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f87322041c0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7f87322041c0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f87322146d0_0, 0, 1;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v0x7f87322146d0_0;
    %inv;
    %store/vec4 v0x7f87322146d0_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_0x7f87322041c0;
T_4 ;
    %vpi_call 2 36 "$monitor", "Time: %0dns | Reset: %b | r_enable: %b | data_in: %h | data_out: %h", $time, v0x7f8732214990_0, v0x7f87322148e0_0, v0x7f8732214780_0, v0x7f8732214810_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8732214990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f87322148e0_0, 0, 1;
    %pushi/vec4 48, 0, 32;
    %store/vec4 v0x7f8732214780_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8732214990_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f87322148e0_0, 0, 1;
    %pushi/vec4 2779096485, 0, 32;
    %store/vec4 v0x7f8732214780_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f87322148e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f87322148e0_0, 0, 1;
    %pushi/vec4 1515870810, 0, 32;
    %store/vec4 v0x7f8732214780_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f87322148e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f8732214990_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f8732214990_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f87322148e0_0, 0, 1;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x7f8732214780_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 79 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "RegTB.v";
    "./reg.v";
