$date
	Sun Oct 23 00:48:20 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#187658
b11010 &
b11010 %
1$
b11010 !
1"
#187659
0"
#187662
b1101 &
b1101 %
#187666
b101000 &
b101000 %
#187670
b10100 &
b10100 %
#187674
b1010 &
b1010 %
#187678
b101 &
b101 %
#187682
b10000 &
b10000 %
#187686
b1000 &
b1000 %
#187690
b100 &
b100 %
#187694
b10 &
b10 %
#187698
b1 &
b1 %
1#
#187702
b0 &
0#
b0 %
0$
#1246491
b10110 !
1"
#1246494
b10110 &
b10110 %
1$
#1246495
0"
#1246498
b1011 &
b1011 %
#1246502
b100010 &
b100010 %
#1246506
b10001 &
b10001 %
#1246510
b110100 &
b110100 %
#1246514
b11010 &
b11010 %
#1246518
b1101 &
b1101 %
#1246522
b101000 &
b101000 %
#1246526
b10100 &
b10100 %
#1246530
b1010 &
b1010 %
#1246534
b101 &
b101 %
#1246538
b10000 &
b10000 %
#1246542
b1000 &
b1000 %
#1246546
b100 &
b100 %
#1246550
b10 &
b10 %
#1246554
b1 &
b1 %
1#
#1246558
b0 &
0#
b0 %
0$
#2199361
b11000 !
1"
#2199362
b11000 &
b11000 %
1$
#2199363
0"
#2199366
b1100 &
b1100 %
#2199370
b110 &
b110 %
#2199374
b11 &
b11 %
#2199378
b1010 &
b1010 %
#2199382
b101 &
b101 %
#2199386
b10000 &
b10000 %
#2199390
b1000 &
b1000 %
#2199394
b100 &
b100 %
#2199398
b10 &
b10 %
#2199402
b1 &
b1 %
1#
#2199406
b0 &
0#
b0 %
0$
#4500012
