# do run.do
# QuestaSim-64 vcom 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 13:49:32 on Sep 23,2025
# vcom -f dut.f 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity single_cycle
# -- Compiling architecture add_and_xor of single_cycle
# -- Compiling entity three_cycle
# -- Compiling architecture mult of three_cycle
# -- Compiling entity tinyalu
# -- Compiling architecture rtl of tinyalu
# -- Loading entity single_cycle
# -- Loading entity three_cycle
# End time: 13:49:32 on Sep 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vlog 2024.1 Compiler 2024.02 Feb  1 2024
# Start time: 13:49:32 on Sep 23,2025
# vlog -f tb.f 
# -- Compiling package tinyalu_pkg
# -- Compiling interface tinyalu_bfm
# -- Importing package tinyalu_pkg
# -- Compiling module tester
# -- Compiling module coverage
# -- Compiling module scoreboard
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:49:33 on Sep 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# QuestaSim-64 vopt 2024.1 Compiler 2024.02 Feb  1 2024
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# Start time: 13:49:33 on Sep 23,2025
# vopt top -o top_optimized "+acc" "+cover=sbfec+tinyalu(rtl)." 
# 
# Top level modules:
# 	top
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# 
# Analyzing design...
# -- Loading module top
# -- Loading interface tinyalu_bfm
# -- Importing package tinyalu_pkg
# -- Loading module tester
# -- Loading module coverage
# -- Loading module scoreboard
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading entity tinyalu
# -- Loading architecture rtl of tinyalu
# -- Loading entity single_cycle
# -- Loading entity three_cycle
# -- Loading architecture add_and_xor of single_cycle
# -- Loading architecture mult of three_cycle
# Optimizing 10 design-units (inlining 0/5 module instances, 0/3 architecture instances):
# -- Optimizing package tinyalu_pkg(fast)
# -- Optimizing module coverage(fast)
# -- Optimizing module tester(fast)
# -- Optimizing interface tinyalu_bfm(fast__1)
# -- Optimizing module scoreboard(fast)
# -- Optimizing module top(fast)
# -- Optimizing interface tinyalu_bfm(fast)
# -- Optimizing architecture rtl of tinyalu
# -- Optimizing architecture add_and_xor of single_cycle
# -- Optimizing architecture mult of three_cycle
# Optimized design name is top_optimized
# End time: 13:49:33 on Sep 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim top_optimized -coverage 
# Start time: 13:49:34 on Sep 23,2025
# //  Questa Sim-64
# //  Version 2024.1 win64 Feb  1 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.top(fast)
# Loading work.tinyalu_pkg(fast)
# Loading work.tinyalu_bfm(fast__1)
# Loading work.tester(fast)
# Loading work.coverage(fast)
# Loading work.scoreboard(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading work.tinyalu(rtl)#1
# Loading work.single_cycle(add_and_xor)#1
# Loading work.three_cycle(mult)#1
# ** Warning: (vsim-8822) [TFMPC] - Missing Verilog connection for formal VHDL port 'op'.
#    Time: 0 ns  Iteration: 0  Instance: /top/DUT File: top.sv Line: 7
# 1
# ** Note: $stop    : tester.sv(51)
#    Time: 32620 ns  Iteration: 1  Instance: /top/tester_i
# Break in Module tester at tester.sv line 51
# Stopped at tester.sv line 51
# coverage exclude -src ../../tinyalu_dut/single_cycle_add_and_xor.vhd -scope /top/DUT/add_and_xor -line 49 -code b
# ** UI-Msg (Warning): (vsim-4036) The 'coverage exclude' command had no effect on some/all objects because
# no matching coverage data was found.
# 
# QuestaSim-64 vcover 2024.1 Coverage Utility 2024.02 Feb  1 2024
# Start time: 13:49:35 on Sep 23,2025
# vcover report tinyalu.ucdb 
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# Coverage Report Summary Data by instance
# 
# =================================================================================
# === Instance: /top/coverage_i
# === Design Unit: work.coverage
# =================================================================================
#     Enabled Coverage              Bins      Hits    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Covergroups                      2        na        na   100.00%
#         Coverpoints/Crosses          5        na        na        na
#             Covergroup Bins         46        46         0   100.00%
# 
# =================================================================================
# === Instance: /top/DUT/add_and_xor
# === Design Unit: work.single_cycle(add_and_xor)
# =================================================================================
#     Enabled Coverage              Bins      Hits    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Branches                        13         7         6    53.84%
#     Conditions                       2         0         2     0.00%
#     Statements                       8         3         5    37.50%
# 
# =================================================================================
# === Instance: /top/DUT/mult
# === Design Unit: work.three_cycle(mult)
# =================================================================================
#     Enabled Coverage              Bins      Hits    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Branches                         2         2         0   100.00%
#     Expressions                      8         0         8     0.00%
#     Statements                      19        19         0   100.00%
# 
# =================================================================================
# === Instance: /top/DUT
# === Design Unit: work.tinyalu(rtl)
# =================================================================================
#     Enabled Coverage              Bins      Hits    Misses  Coverage
#     ----------------              ----      ----    ------  --------
#     Branches                         9         3         6    33.33%
#     Statements                      15         7         8    46.66%
# 
# 
# TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 2
# 
# Total Coverage By Instance (filtered view): 43.80%
# 
# End time: 13:49:35 on Sep 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcover 2024.1 Coverage Utility 2024.02 Feb  1 2024
# Start time: 13:49:35 on Sep 23,2025
# vcover report tinyalu.ucdb -cvg -details 
# Support of the MGLS_LICENSE_FILE and LM_LICENSE_FILE licensing environment variables will be discontinued starting with the 2025.1 release. Please update to using the SALT_LICENSE_SERVER variable.
# Please contact Siemens EDA Customer Support (https://support.sw.siemens.com/) for assistance.
# Coverage Report by instance with details
# 
# =================================================================================
# === Instance: /top/coverage_i
# === Design Unit: work.coverage
# =================================================================================
# 
# Covergroup Coverage:
#     Covergroups                      2        na        na   100.00%
#         Coverpoints/Crosses          5        na        na        na
#             Covergroup Bins         46        46         0   100.00%
# ----------------------------------------------------------------------------------------------------------
# Covergroup                                             Metric       Goal       Bins    Status               
#                                                                                                          
# ----------------------------------------------------------------------------------------------------------
#  TYPE /top/coverage_i/op_cov                          100.00%        100          -    Covered              
#     covered/total bins:                                    27         27          -                      
#     missing/total bins:                                     0         27          -                      
#     % Hit:                                            100.00%        100          -                      
#     Coverpoint op_set                                 100.00%        100          -    Covered              
#         covered/total bins:                                27         27          -                      
#         missing/total bins:                                 0         27          -                      
#         % Hit:                                        100.00%        100          -                      
#  Covergroup instance \/top/coverage_i/oc              100.00%        100          -    Covered              
#     covered/total bins:                                    27         27          -                      
#     missing/total bins:                                     0         27          -                      
#     % Hit:                                            100.00%        100          -                      
#     Coverpoint op_set                                 100.00%        100          -    Covered              
#         covered/total bins:                                27         27          -                      
#         missing/total bins:                                 0         27          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin single_cycle[no_op]                           380          1          -    Covered              
#         bin single_cycle[add_op]                          202          1          -    Covered              
#         bin single_cycle[and_op]                          171          1          -    Covered              
#         bin single_cycle[xor_op]                          192          1          -    Covered              
#         bin single_cycle[rst_op]                          504          1          -    Covered              
#         bin multi_cycle                                   181          1          -    Covered              
#         bin op_rst[mul_op=>rst_op]                         27          1          -    Covered              
#         bin op_rst[xor_op=>rst_op]                         32          1          -    Covered              
#         bin op_rst[and_op=>rst_op]                         31          1          -    Covered              
#         bin op_rst[add_op=>rst_op]                         28          1          -    Covered              
#         bin rst_op[rst_op=>mul_op]                         33          1          -    Covered              
#         bin rst_op[rst_op=>xor_op]                         37          1          -    Covered              
#         bin rst_op[rst_op=>and_op]                         25          1          -    Covered              
#         bin rst_op[rst_op=>add_op]                         30          1          -    Covered              
#         bin sngl_mul[xor_op=>mul_op]                       18          1          -    Covered              
#         bin sngl_mul[and_op=>mul_op]                       13          1          -    Covered              
#         bin sngl_mul[add_op=>mul_op]                       13          1          -    Covered              
#         bin sngl_mul[no_op=>mul_op]                        31          1          -    Covered              
#         bin mul_sngl[mul_op=>xor_op]                       19          1          -    Covered              
#         bin mul_sngl[mul_op=>and_op]                       11          1          -    Covered              
#         bin mul_sngl[mul_op=>add_op]                       16          1          -    Covered              
#         bin mul_sngl[mul_op=>no_op]                        34          1          -    Covered              
#         bin twoops[mul_op[*2]]                             73          1          -    Covered              
#         bin twoops[xor_op[*2]]                             74          1          -    Covered              
#         bin twoops[and_op[*2]]                             66          1          -    Covered              
#         bin twoops[add_op[*2]]                             93          1          -    Covered              
#         bin manymult                                       21          1          -    Covered              
#  TYPE /top/coverage_i/zeros_or_ones_on_ops            100.00%        100          -    Covered              
#     covered/total bins:                                    19         19          -                      
#     missing/total bins:                                     0         19          -                      
#     % Hit:                                            100.00%        100          -                      
#     Coverpoint all_ops                                100.00%        100          -    Covered              
#         covered/total bins:                                 4          4          -                      
#         missing/total bins:                                 0          4          -                      
#         % Hit:                                        100.00%        100          -                      
#     Coverpoint a_leg                                  100.00%        100          -    Covered              
#         covered/total bins:                                 3          3          -                      
#         missing/total bins:                                 0          3          -                      
#         % Hit:                                        100.00%        100          -                      
#     Coverpoint b_leg                                  100.00%        100          -    Covered              
#         covered/total bins:                                 3          3          -                      
#         missing/total bins:                                 0          3          -                      
#         % Hit:                                        100.00%        100          -                      
#     Cross op_00_FF                                    100.00%        100          -    Covered              
#         covered/total bins:                                 9          9          -                      
#         missing/total bins:                                 0          9          -                      
#         % Hit:                                        100.00%        100          -                      
#  Covergroup instance \/top/coverage_i/c_00_FF         100.00%        100          -    Covered              
#     covered/total bins:                                    19         19          -                      
#     missing/total bins:                                     0         19          -                      
#     % Hit:                                            100.00%        100          -                      
#     Coverpoint all_ops                                100.00%        100          -    Covered              
#         covered/total bins:                                 4          4          -                      
#         missing/total bins:                                 0          4          -                      
#         % Hit:                                        100.00%        100          -                      
#         ignore_bin null_ops                               884                     -    Occurred             
#         bin auto[add_op]                                  202          1          -    Covered              
#         bin auto[and_op]                                  171          1          -    Covered              
#         bin auto[xor_op]                                  192          1          -    Covered              
#         bin auto[mul_op]                                  181          1          -    Covered              
#     Coverpoint a_leg                                  100.00%        100          -    Covered              
#         covered/total bins:                                 3          3          -                      
#         missing/total bins:                                 0          3          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin zeros                                         448          1          -    Covered              
#         bin ones                                          405          1          -    Covered              
#         bin others                                        777          1          -    Covered              
#     Coverpoint b_leg                                  100.00%        100          -    Covered              
#         covered/total bins:                                 3          3          -                      
#         missing/total bins:                                 0          3          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin zeros                                         402          1          -    Covered              
#         bin ones                                          375          1          -    Covered              
#         bin others                                        853          1          -    Covered              
#     Cross op_00_FF                                    100.00%        100          -    Covered              
#         covered/total bins:                                 9          9          -                      
#         missing/total bins:                                 0          9          -                      
#         % Hit:                                        100.00%        100          -                      
#         Auto, Default and User Defined Bins:
#             bin add_00                                     86          1          -    Covered              
#             bin add_FF                                     95          1          -    Covered              
#             bin and_00                                     81          1          -    Covered              
#             bin and_FF                                     68          1          -    Covered              
#             bin xor_00                                     90          1          -    Covered              
#             bin xor_FF                                     90          1          -    Covered              
#             bin mul_00                                     97          1          -    Covered              
#             bin mul_FF                                     76          1          -    Covered              
#             bin mul_max                                    12          1          -    Covered              
#         Illegal and Ignore Bins:
#             ignore_bin others_only                        154                     -    Occurred             
# 
# COVERGROUP COVERAGE:
# ----------------------------------------------------------------------------------------------------------
# Covergroup                                             Metric       Goal       Bins    Status               
#                                                                                                          
# ----------------------------------------------------------------------------------------------------------
#  TYPE /top/coverage_i/op_cov                          100.00%        100          -    Covered              
#     covered/total bins:                                    27         27          -                      
#     missing/total bins:                                     0         27          -                      
#     % Hit:                                            100.00%        100          -                      
#     Coverpoint op_set                                 100.00%        100          -    Covered              
#         covered/total bins:                                27         27          -                      
#         missing/total bins:                                 0         27          -                      
#         % Hit:                                        100.00%        100          -                      
#  Covergroup instance \/top/coverage_i/oc              100.00%        100          -    Covered              
#     covered/total bins:                                    27         27          -                      
#     missing/total bins:                                     0         27          -                      
#     % Hit:                                            100.00%        100          -                      
#     Coverpoint op_set                                 100.00%        100          -    Covered              
#         covered/total bins:                                27         27          -                      
#         missing/total bins:                                 0         27          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin single_cycle[no_op]                           380          1          -    Covered              
#         bin single_cycle[add_op]                          202          1          -    Covered              
#         bin single_cycle[and_op]                          171          1          -    Covered              
#         bin single_cycle[xor_op]                          192          1          -    Covered              
#         bin single_cycle[rst_op]                          504          1          -    Covered              
#         bin multi_cycle                                   181          1          -    Covered              
#         bin op_rst[mul_op=>rst_op]                         27          1          -    Covered              
#         bin op_rst[xor_op=>rst_op]                         32          1          -    Covered              
#         bin op_rst[and_op=>rst_op]                         31          1          -    Covered              
#         bin op_rst[add_op=>rst_op]                         28          1          -    Covered              
#         bin rst_op[rst_op=>mul_op]                         33          1          -    Covered              
#         bin rst_op[rst_op=>xor_op]                         37          1          -    Covered              
#         bin rst_op[rst_op=>and_op]                         25          1          -    Covered              
#         bin rst_op[rst_op=>add_op]                         30          1          -    Covered              
#         bin sngl_mul[xor_op=>mul_op]                       18          1          -    Covered              
#         bin sngl_mul[and_op=>mul_op]                       13          1          -    Covered              
#         bin sngl_mul[add_op=>mul_op]                       13          1          -    Covered              
#         bin sngl_mul[no_op=>mul_op]                        31          1          -    Covered              
#         bin mul_sngl[mul_op=>xor_op]                       19          1          -    Covered              
#         bin mul_sngl[mul_op=>and_op]                       11          1          -    Covered              
#         bin mul_sngl[mul_op=>add_op]                       16          1          -    Covered              
#         bin mul_sngl[mul_op=>no_op]                        34          1          -    Covered              
#         bin twoops[mul_op[*2]]                             73          1          -    Covered              
#         bin twoops[xor_op[*2]]                             74          1          -    Covered              
#         bin twoops[and_op[*2]]                             66          1          -    Covered              
#         bin twoops[add_op[*2]]                             93          1          -    Covered              
#         bin manymult                                       21          1          -    Covered              
#  TYPE /top/coverage_i/zeros_or_ones_on_ops            100.00%        100          -    Covered              
#     covered/total bins:                                    19         19          -                      
#     missing/total bins:                                     0         19          -                      
#     % Hit:                                            100.00%        100          -                      
#     Coverpoint all_ops                                100.00%        100          -    Covered              
#         covered/total bins:                                 4          4          -                      
#         missing/total bins:                                 0          4          -                      
#         % Hit:                                        100.00%        100          -                      
#     Coverpoint a_leg                                  100.00%        100          -    Covered              
#         covered/total bins:                                 3          3          -                      
#         missing/total bins:                                 0          3          -                      
#         % Hit:                                        100.00%        100          -                      
#     Coverpoint b_leg                                  100.00%        100          -    Covered              
#         covered/total bins:                                 3          3          -                      
#         missing/total bins:                                 0          3          -                      
#         % Hit:                                        100.00%        100          -                      
#     Cross op_00_FF                                    100.00%        100          -    Covered              
#         covered/total bins:                                 9          9          -                      
#         missing/total bins:                                 0          9          -                      
#         % Hit:                                        100.00%        100          -                      
#  Covergroup instance \/top/coverage_i/c_00_FF         100.00%        100          -    Covered              
#     covered/total bins:                                    19         19          -                      
#     missing/total bins:                                     0         19          -                      
#     % Hit:                                            100.00%        100          -                      
#     Coverpoint all_ops                                100.00%        100          -    Covered              
#         covered/total bins:                                 4          4          -                      
#         missing/total bins:                                 0          4          -                      
#         % Hit:                                        100.00%        100          -                      
#         ignore_bin null_ops                               884                     -    Occurred             
#         bin auto[add_op]                                  202          1          -    Covered              
#         bin auto[and_op]                                  171          1          -    Covered              
#         bin auto[xor_op]                                  192          1          -    Covered              
#         bin auto[mul_op]                                  181          1          -    Covered              
#     Coverpoint a_leg                                  100.00%        100          -    Covered              
#         covered/total bins:                                 3          3          -                      
#         missing/total bins:                                 0          3          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin zeros                                         448          1          -    Covered              
#         bin ones                                          405          1          -    Covered              
#         bin others                                        777          1          -    Covered              
#     Coverpoint b_leg                                  100.00%        100          -    Covered              
#         covered/total bins:                                 3          3          -                      
#         missing/total bins:                                 0          3          -                      
#         % Hit:                                        100.00%        100          -                      
#         bin zeros                                         402          1          -    Covered              
#         bin ones                                          375          1          -    Covered              
#         bin others                                        853          1          -    Covered              
#     Cross op_00_FF                                    100.00%        100          -    Covered              
#         covered/total bins:                                 9          9          -                      
#         missing/total bins:                                 0          9          -                      
#         % Hit:                                        100.00%        100          -                      
#         Auto, Default and User Defined Bins:
#             bin add_00                                     86          1          -    Covered              
#             bin add_FF                                     95          1          -    Covered              
#             bin and_00                                     81          1          -    Covered              
#             bin and_FF                                     68          1          -    Covered              
#             bin xor_00                                     90          1          -    Covered              
#             bin xor_FF                                     90          1          -    Covered              
#             bin mul_00                                     97          1          -    Covered              
#             bin mul_FF                                     76          1          -    Covered              
#             bin mul_max                                    12          1          -    Covered              
#         Illegal and Ignore Bins:
#             ignore_bin others_only                        154                     -    Occurred             
# 
# TOTAL COVERGROUP COVERAGE: 100.00%  COVERGROUP TYPES: 2
# 
# Total Coverage By Instance (filtered view): 100.00%
# 
# End time: 13:49:35 on Sep 23,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:49:35 on Sep 23,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
