display_buffer_bram.v,verilog,xil_defaultlib,../../../../final_project.gen/sources_1/ip/display_buffer_bram/sim/display_buffer_bram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
