{"vcs1":{"timestamp_begin":1750298129.373165453, "rt":1.01, "ut":0.20, "st":0.09}}
{"vcselab":{"timestamp_begin":1750298130.434059166, "rt":0.85, "ut":0.13, "st":0.05}}
{"link":{"timestamp_begin":1750298131.324348732, "rt":0.16, "ut":0.08, "st":0.04}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750298128.963336656}
{"VCS_COMP_START_TIME": 1750298128.963336656}
{"VCS_COMP_END_TIME": 1750298131.877058669}
{"VCS_USER_OPTIONS": "-full64 -sverilog ../matmul.sv ../matmul_with_ram.sv ../FPAddSub_AlignModule.sv ../FPAddSub_AlignShift1.sv ../FPAddSub_AlignShift2.sv ../FPAddSub_ExceptionModule.sv ../FPAddSub_ExecutionModule.sv ../FPAddSub_NormalizeModule.sv ../FPAddSub_NormalizeShift1.sv ../FPAddSub_NormalizeShift2.sv ../FPAddSub_PrealignModule.sv ../FPAddSub_RoundModule.sv ../FPAddSub.sv ../FPAddSub_tb.sv ../FPMult_ExecuteModule.sv ../FPMult_NormalizeModule.sv ../FPMult_PrepModule.sv ../FPMult_RoundModule.sv ../FPMult.sv -debug_access+all -kdb -lca"}
{"vcs1": {"peak_mem": 529312}}
{"stitch_vcselab": {"peak_mem": 255180}}
