{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1473775297011 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1473775297011 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 13 22:01:36 2016 " "Processing started: Tue Sep 13 22:01:36 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1473775297011 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1473775297011 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TX_module -c TX_module --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off TX_module -c TX_module --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1473775297011 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1473775297331 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tx_bps_module.v(17) " "Verilog HDL information at tx_bps_module.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "tx_bps_module.v" "" { Text "D:/workspace1/NewDocument/Quartus/RS232/TX_module/tx_bps_module.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1473775309795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_bps_module.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_bps_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_bps_module " "Found entity 1: tx_bps_module" {  } { { "tx_bps_module.v" "" { Text "D:/workspace1/NewDocument/Quartus/RS232/TX_module/tx_bps_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473775309795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473775309795 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tx_control_module.v(24) " "Verilog HDL information at tx_control_module.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "tx_control_module.v" "" { Text "D:/workspace1/NewDocument/Quartus/RS232/TX_module/tx_control_module.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1473775309795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_control_module.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_control_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_control_module " "Found entity 1: tx_control_module" {  } { { "tx_control_module.v" "" { Text "D:/workspace1/NewDocument/Quartus/RS232/TX_module/tx_control_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473775309805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473775309805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_module.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX_module " "Found entity 1: TX_module" {  } { { "TX_module.v" "" { Text "D:/workspace1/NewDocument/Quartus/RS232/TX_module/TX_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1473775309805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1473775309805 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TX_module " "Elaborating entity \"TX_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1473775309825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_bps_module tx_bps_module:U1 " "Elaborating entity \"tx_bps_module\" for hierarchy \"tx_bps_module:U1\"" {  } { { "TX_module.v" "U1" { Text "D:/workspace1/NewDocument/Quartus/RS232/TX_module/TX_module.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473775309875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_control_module tx_control_module:U2 " "Elaborating entity \"tx_control_module\" for hierarchy \"tx_control_module:U2\"" {  } { { "TX_module.v" "U2" { Text "D:/workspace1/NewDocument/Quartus/RS232/TX_module/TX_module.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1473775309875 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/workspace1/NewDocument/Quartus/RS232/TX_module/output_files/TX_module.map.smsg " "Generated suppressed messages file D:/workspace1/NewDocument/Quartus/RS232/TX_module/output_files/TX_module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1473775309925 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "626 " "Peak virtual memory: 626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1473775309945 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 13 22:01:49 2016 " "Processing ended: Tue Sep 13 22:01:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1473775309945 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1473775309945 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1473775309945 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1473775309945 ""}
