[2025-09-17 22:55:22] START suite=cs trace=nutch_phase0_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase0_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2598730 heartbeat IPC: 3.848 cumulative IPC: 3.848 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 4986806 heartbeat IPC: 4.187 cumulative IPC: 4.011 (Simulation time: 00 hr 00 min 35 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 4986806 cumulative IPC: 4.011 (Simulation time: 00 hr 00 min 35 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 4986806 cumulative IPC: 4.011 (Simulation time: 00 hr 00 min 35 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 15372872 heartbeat IPC: 0.9628 cumulative IPC: 0.9628 (Simulation time: 00 hr 01 min 11 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 27453919 heartbeat IPC: 0.8277 cumulative IPC: 0.8902 (Simulation time: 00 hr 01 min 50 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 40158696 heartbeat IPC: 0.7871 cumulative IPC: 0.853 (Simulation time: 00 hr 02 min 30 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 54051535 heartbeat IPC: 0.7198 cumulative IPC: 0.8152 (Simulation time: 00 hr 03 min 13 sec)
Heartbeat CPU 0 instructions: 70000012 cycles: 67748192 heartbeat IPC: 0.7301 cumulative IPC: 0.7967 (Simulation time: 00 hr 03 min 56 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 83127477 heartbeat IPC: 0.6502 cumulative IPC: 0.7678 (Simulation time: 00 hr 04 min 41 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 97104455 heartbeat IPC: 0.7155 cumulative IPC: 0.7599 (Simulation time: 00 hr 05 min 23 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase0_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000018 cycles: 112187670 heartbeat IPC: 0.663 cumulative IPC: 0.7463 (Simulation time: 00 hr 06 min 08 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 122806825 heartbeat IPC: 0.9417 cumulative IPC: 0.7639 (Simulation time: 00 hr 06 min 48 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 133515338 cumulative IPC: 0.749 (Simulation time: 00 hr 07 min 43 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 133515338 cumulative IPC: 0.749 (Simulation time: 00 hr 07 min 43 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/nutch_phase0_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.749 instructions: 100000002 cycles: 133515338
CPU 0 Branch Prediction Accuracy: 97% MPKI: 0.3284 Average ROB Occupancy at Mispredict: 3261
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00905
BRANCH_INDIRECT: 0.3119
BRANCH_CONDITIONAL: 0.00744
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 1151431
LQ_STALL: 130167
SQ_STALL: 488183


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 201.03104
REPLAY_LOAD: 119.10521
NON_REPLAY_LOAD: 30.534077

== Total ==
ADDR_TRANS: 375727
REPLAY_LOAD: 331708
NON_REPLAY_LOAD: 443996

== Counts ==
ADDR_TRANS: 1869
REPLAY_LOAD: 2785
NON_REPLAY_LOAD: 14541

cpu0->cpu0_STLB TOTAL        ACCESS:     202266 HIT:     192828 MISS:       9438 MSHR_MERGE:          8
cpu0->cpu0_STLB LOAD         ACCESS:     202266 HIT:     192828 MISS:       9438 MSHR_MERGE:          8
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 418.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1462645 HIT:     971790 MISS:     490855 MSHR_MERGE:     103768
cpu0->cpu0_L2C LOAD         ACCESS:     772067 HIT:     558212 MISS:     213855 MSHR_MERGE:      12676
cpu0->cpu0_L2C RFO          ACCESS:      79537 HIT:      44320 MISS:      35217 MSHR_MERGE:          2
cpu0->cpu0_L2C PREFETCH     ACCESS:     316977 HIT:      91627 MISS:     225350 MSHR_MERGE:      91090
cpu0->cpu0_L2C WRITE        ACCESS:     277496 HIT:     276732 MISS:        764 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      16568 HIT:        899 MISS:      15669 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     199042 ISSUED:     199042 USEFUL:      46599 USELESS:      21281
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 103.4 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    7722527 HIT:    6992351 MISS:     730176 MSHR_MERGE:     194211
cpu0->cpu0_L1I LOAD         ACCESS:    7722527 HIT:    6992351 MISS:     730176 MSHR_MERGE:     194211
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 19.39 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26054380 HIT:   25088191 MISS:     966189 MSHR_MERGE:     515998
cpu0->cpu0_L1D LOAD         ACCESS:   14946951 HIT:   14604567 MISS:     342384 MSHR_MERGE:     106281
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    1478406 HIT:    1251704 MISS:     226702 MSHR_MERGE:     108742
cpu0->cpu0_L1D WRITE        ACCESS:    9608080 HIT:    9227799 MISS:     380281 MSHR_MERGE:     300721
cpu0->cpu0_L1D TRANSLATION  ACCESS:      20943 HIT:       4121 MISS:      16822 MSHR_MERGE:        254
cpu0->cpu0_L1D PREFETCH REQUESTED:    1633700 ISSUED:    1478406 USEFUL:     101740 USELESS:      11723
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 80.52 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6356228 HIT:    6207899 MISS:     148329 MSHR_MERGE:      66566
cpu0->cpu0_ITLB LOAD         ACCESS:    6356228 HIT:    6207899 MISS:     148329 MSHR_MERGE:      66566
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 11.23 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   23761432 HIT:   23576167 MISS:     185265 MSHR_MERGE:      64762
cpu0->cpu0_DTLB LOAD         ACCESS:   23761432 HIT:   23576167 MISS:     185265 MSHR_MERGE:      64762
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 33.38 cycles
cpu0->LLC TOTAL        ACCESS:     608524 HIT:     306179 MISS:     302345 MSHR_MERGE:        603
cpu0->LLC LOAD         ACCESS:     201179 HIT:      60376 MISS:     140803 MSHR_MERGE:          9
cpu0->LLC RFO          ACCESS:      35215 HIT:       5242 MISS:      29973 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     134260 HIT:      16935 MISS:     117325 MSHR_MERGE:        594
cpu0->LLC WRITE        ACCESS:     222201 HIT:     222109 MISS:         92 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      15669 HIT:       1517 MISS:      14152 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 101.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      24001
  ROW_BUFFER_MISS:     277642
  AVG DBUS CONGESTED CYCLE: 4.084
Channel 0 WQ ROW_BUFFER_HIT:      16734
  ROW_BUFFER_MISS:     197733
  FULL:          0
Channel 0 REFRESHES ISSUED:      11126

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        96973        14504         8003         8631
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           19           78          163         6975
  STLB miss resolved @ L2C                0           20           69          152         1057
  STLB miss resolved @ LLC                0           21           70          359         1140
  STLB miss resolved @ MEM                0           30          238          848         9930

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              32946         3932        83290         6013         3470
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            6           33          112          511
  STLB miss resolved @ L2C                1            2           26           94          210
  STLB miss resolved @ LLC                2            2           39          219          336
  STLB miss resolved @ MEM                4           13           89          537         2481
[2025-09-17 23:03:06] END   suite=cs trace=nutch_phase0_core1 (rc=0)
