Analysis & Synthesis report for DE0_NANO_SOC_MickeyMickey2017
Sun Apr 16 19:23:45 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Registers Added for RAM Pass-Through Logic
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for altsyncram:MEM_rtl_0|altsyncram_kqv1:auto_generated
 15. Parameter Settings for User Entity Instance: Top-level Entity: |DE0_NANO_SOC_MickeyMickey2017
 16. Parameter Settings for Inferred Entity Instance: altsyncram:MEM_rtl_0
 17. altsyncram Parameter Settings by Entity Instance
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Apr 16 19:23:44 2017       ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                   ; DE0_NANO_SOC_MickeyMickey2017               ;
; Top-level Entity Name           ; DE0_NANO_SOC_MickeyMickey2017               ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 6454                                        ;
; Total pins                      ; 17                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 4,128                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                                   ;
+---------------------------------------------------------------------------------+-------------------------------+-------------------------------+
; Option                                                                          ; Setting                       ; Default Value                 ;
+---------------------------------------------------------------------------------+-------------------------------+-------------------------------+
; Device                                                                          ; 5CSEMA4U23C6                  ;                               ;
; Top-level entity name                                                           ; DE0_NANO_SOC_MickeyMickey2017 ; DE0_NANO_SOC_MickeyMickey2017 ;
; Family name                                                                     ; Cyclone V                     ; Cyclone V                     ;
; Use smart compilation                                                           ; Off                           ; Off                           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                            ; On                            ;
; Enable compact report table                                                     ; Off                           ; Off                           ;
; Restructure Multiplexers                                                        ; Auto                          ; Auto                          ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                           ; Off                           ;
; Create Debugging Nodes for IP Cores                                             ; Off                           ; Off                           ;
; Preserve fewer node names                                                       ; On                            ; On                            ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                           ; Off                           ;
; Verilog Version                                                                 ; Verilog_2001                  ; Verilog_2001                  ;
; VHDL Version                                                                    ; VHDL_1993                     ; VHDL_1993                     ;
; State Machine Processing                                                        ; Auto                          ; Auto                          ;
; Safe State Machine                                                              ; Off                           ; Off                           ;
; Extract Verilog State Machines                                                  ; On                            ; On                            ;
; Extract VHDL State Machines                                                     ; On                            ; On                            ;
; Ignore Verilog initial constructs                                               ; Off                           ; Off                           ;
; Iteration limit for constant Verilog loops                                      ; 5000                          ; 5000                          ;
; Iteration limit for non-constant Verilog loops                                  ; 250                           ; 250                           ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                            ; On                            ;
; Infer RAMs from Raw Logic                                                       ; On                            ; On                            ;
; Parallel Synthesis                                                              ; On                            ; On                            ;
; DSP Block Balancing                                                             ; Auto                          ; Auto                          ;
; NOT Gate Push-Back                                                              ; On                            ; On                            ;
; Power-Up Don't Care                                                             ; On                            ; On                            ;
; Remove Redundant Logic Cells                                                    ; Off                           ; Off                           ;
; Remove Duplicate Registers                                                      ; On                            ; On                            ;
; Ignore CARRY Buffers                                                            ; Off                           ; Off                           ;
; Ignore CASCADE Buffers                                                          ; Off                           ; Off                           ;
; Ignore GLOBAL Buffers                                                           ; Off                           ; Off                           ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                           ; Off                           ;
; Ignore LCELL Buffers                                                            ; Off                           ; Off                           ;
; Ignore SOFT Buffers                                                             ; On                            ; On                            ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                           ; Off                           ;
; Optimization Technique                                                          ; Balanced                      ; Balanced                      ;
; Carry Chain Length                                                              ; 70                            ; 70                            ;
; Auto Carry Chains                                                               ; On                            ; On                            ;
; Auto Open-Drain Pins                                                            ; On                            ; On                            ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                           ; Off                           ;
; Auto ROM Replacement                                                            ; On                            ; On                            ;
; Auto RAM Replacement                                                            ; On                            ; On                            ;
; Auto DSP Block Replacement                                                      ; On                            ; On                            ;
; Auto Shift Register Replacement                                                 ; Auto                          ; Auto                          ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                          ; Auto                          ;
; Auto Clock Enable Replacement                                                   ; On                            ; On                            ;
; Strict RAM Replacement                                                          ; Off                           ; Off                           ;
; Allow Synchronous Control Signals                                               ; On                            ; On                            ;
; Force Use of Synchronous Clear Signals                                          ; Off                           ; Off                           ;
; Auto Resource Sharing                                                           ; Off                           ; Off                           ;
; Allow Any RAM Size For Recognition                                              ; Off                           ; Off                           ;
; Allow Any ROM Size For Recognition                                              ; Off                           ; Off                           ;
; Allow Any Shift Register Size For Recognition                                   ; Off                           ; Off                           ;
; Use LogicLock Constraints during Resource Balancing                             ; On                            ; On                            ;
; Ignore translate_off and synthesis_off directives                               ; Off                           ; Off                           ;
; Timing-Driven Synthesis                                                         ; On                            ; On                            ;
; Report Parameter Settings                                                       ; On                            ; On                            ;
; Report Source Assignments                                                       ; On                            ; On                            ;
; Report Connectivity Checks                                                      ; On                            ; On                            ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                           ; Off                           ;
; Synchronization Register Chain Length                                           ; 3                             ; 3                             ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation            ; Normal compilation            ;
; HDL message level                                                               ; Level2                        ; Level2                        ;
; Suppress Register Optimization Related Messages                                 ; Off                           ; Off                           ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                          ; 5000                          ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                          ; 5000                          ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                           ; 100                           ;
; Clock MUX Protection                                                            ; On                            ; On                            ;
; Auto Gated Clock Conversion                                                     ; Off                           ; Off                           ;
; Block Design Naming                                                             ; Auto                          ; Auto                          ;
; SDC constraint protection                                                       ; Off                           ; Off                           ;
; Synthesis Effort                                                                ; Auto                          ; Auto                          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                            ; On                            ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                           ; Off                           ;
; Analysis & Synthesis Message Level                                              ; Medium                        ; Medium                        ;
; Disable Register Merging Across Hierarchies                                     ; Auto                          ; Auto                          ;
; Resource Aware Inference For Block RAM                                          ; On                            ; On                            ;
; Synthesis Seed                                                                  ; 1                             ; 1                             ;
; Automatic Parallel Synthesis                                                    ; On                            ; On                            ;
; Partial Reconfiguration Bitstream ID                                            ; Off                           ; Off                           ;
+---------------------------------------------------------------------------------+-------------------------------+-------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                     ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                                                           ; Library ;
+--------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; de0_nano_soc_mickeymickey2017.v                                                      ; yes             ; Auto-Found Verilog HDL File                           ; D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v                                                      ;         ;
; program.mem                                                                          ; yes             ; Auto-Found Unspecified File                           ; D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/program.mem                                                                          ;         ;
; altsyncram.tdf                                                                       ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                     ;         ;
; stratix_ram_block.inc                                                                ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                              ;         ;
; lpm_mux.inc                                                                          ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                        ;         ;
; lpm_decode.inc                                                                       ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                     ;         ;
; aglobal160.inc                                                                       ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                                                                     ;         ;
; a_rdenreg.inc                                                                        ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                      ;         ;
; altrom.inc                                                                           ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                                                                         ;         ;
; altram.inc                                                                           ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                                                                         ;         ;
; altdpram.inc                                                                         ; yes             ; Megafunction                                          ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                                                                       ;         ;
; db/altsyncram_kqv1.tdf                                                               ; yes             ; Auto-Generated Megafunction                           ; D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/db/altsyncram_kqv1.tdf                                                               ;         ;
; db/DE0_NANO_SOC_MickeyMickey2017.ram0_DE0_NANO_SOC_MickeyMickey2017_e4d1f92b.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/db/DE0_NANO_SOC_MickeyMickey2017.ram0_DE0_NANO_SOC_MickeyMickey2017_e4d1f92b.hdl.mif ;         ;
+--------------------------------------------------------------------------------------+-----------------+-------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimate of Logic utilization (ALMs needed) ; 5655               ;
;                                             ;                    ;
; Combinational ALUT usage for logic          ; 5250               ;
;     -- 7 input functions                    ; 40                 ;
;     -- 6 input functions                    ; 4299               ;
;     -- 5 input functions                    ; 246                ;
;     -- 4 input functions                    ; 99                 ;
;     -- <=3 input functions                  ; 566                ;
;                                             ;                    ;
; Dedicated logic registers                   ; 6454               ;
;                                             ;                    ;
; I/O pins                                    ; 17                 ;
; Total MLAB memory bits                      ; 0                  ;
; Total block memory bits                     ; 4128               ;
;                                             ;                    ;
; Total DSP Blocks                            ; 0                  ;
;                                             ;                    ;
; Maximum fan-out node                        ; FPGA_CLK1_50~input ;
; Maximum fan-out                             ; 6486               ;
; Total fan-out                               ; 49046              ;
; Average fan-out                             ; 4.17               ;
+---------------------------------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                  ;
+----------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------+-------------------------------+--------------+
; Compilation Hierarchy Node             ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                ; Entity Name                   ; Library Name ;
+----------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------+-------------------------------+--------------+
; |DE0_NANO_SOC_MickeyMickey2017         ; 5250 (5250)       ; 6454 (6454)  ; 4128              ; 0          ; 17   ; 0            ; |DE0_NANO_SOC_MickeyMickey2017                                                     ; DE0_NANO_SOC_MickeyMickey2017 ; work         ;
;    |altsyncram:MEM_rtl_0|              ; 0 (0)             ; 0 (0)        ; 4128              ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_MickeyMickey2017|altsyncram:MEM_rtl_0                                ; altsyncram                    ; work         ;
;       |altsyncram_kqv1:auto_generated| ; 0 (0)             ; 0 (0)        ; 4128              ; 0          ; 0    ; 0            ; |DE0_NANO_SOC_MickeyMickey2017|altsyncram:MEM_rtl_0|altsyncram_kqv1:auto_generated ; altsyncram_kqv1               ; work         ;
+----------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------+-------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                   ;
+----------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------------------------------------------------------+
; Name                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                                                  ;
+----------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------------------------------------------------------+
; altsyncram:MEM_rtl_0|altsyncram_kqv1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 129          ; 33           ; 129          ; 33           ; 4257 ; db/DE0_NANO_SOC_MickeyMickey2017.ram0_DE0_NANO_SOC_MickeyMickey2017_e4d1f92b.hdl.mif ;
+----------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; MEM_rtl_0_bypass[81,82]               ; Lost fanout        ;
; Total Number of Removed Registers = 2 ;                    ;
+---------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 6454  ;
; Number of registers using Synchronous Clear  ; 46    ;
; Number of registers using Synchronous Load   ; 102   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 6309  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; MEM_rtl_0_bypass[18]                    ; 1       ;
; MEM_rtl_0_bypass[78]                    ; 2       ;
; MEM_rtl_0_bypass[77]                    ; 2       ;
; MEM_rtl_0_bypass[70]                    ; 2       ;
; MEM_rtl_0_bypass[74]                    ; 1       ;
; MEM_rtl_0_bypass[73]                    ; 1       ;
; MEM_rtl_0_bypass[72]                    ; 2       ;
; MEM_rtl_0_bypass[68]                    ; 2       ;
; MEM_rtl_0_bypass[67]                    ; 4       ;
; MEM_rtl_0_bypass[76]                    ; 2       ;
; MEM_rtl_0_bypass[66]                    ; 2       ;
; MEM_rtl_0_bypass[80]                    ; 2       ;
; MEM_rtl_0_bypass[79]                    ; 3       ;
; MEM_rtl_0_bypass[38]                    ; 1       ;
; MEM_rtl_0_bypass[28]                    ; 1       ;
; MEM_rtl_0_bypass[20]                    ; 1       ;
; MEM_rtl_0_bypass[40]                    ; 1       ;
; MEM_rtl_0_bypass[22]                    ; 1       ;
; MEM_rtl_0_bypass[62]                    ; 1       ;
; MEM_rtl_0_bypass[24]                    ; 1       ;
; MEM_rtl_0_bypass[26]                    ; 1       ;
; MEM_rtl_0_bypass[30]                    ; 1       ;
; MEM_rtl_0_bypass[29]                    ; 1       ;
; MEM_rtl_0_bypass[42]                    ; 1       ;
; MEM_rtl_0_bypass[32]                    ; 1       ;
; MEM_rtl_0_bypass[44]                    ; 1       ;
; MEM_rtl_0_bypass[34]                    ; 1       ;
; MEM_rtl_0_bypass[46]                    ; 1       ;
; MEM_rtl_0_bypass[36]                    ; 1       ;
; MEM_rtl_0_bypass[48]                    ; 1       ;
; MEM_rtl_0_bypass[50]                    ; 1       ;
; MEM_rtl_0_bypass[52]                    ; 1       ;
; MEM_rtl_0_bypass[54]                    ; 1       ;
; MEM_rtl_0_bypass[56]                    ; 1       ;
; MEM_rtl_0_bypass[58]                    ; 1       ;
; MEM_rtl_0_bypass[60]                    ; 1       ;
; MEM_rtl_0_bypass[64]                    ; 1       ;
; MEM_rtl_0_bypass[63]                    ; 1       ;
; Total number of inverted registers = 38 ;         ;
+-----------------------------------------+---------+


+--------------------------------------------+
; Registers Added for RAM Pass-Through Logic ;
+----------------------+---------------------+
; Register Name        ; RAM Name            ;
+----------------------+---------------------+
; MEM_rtl_0_bypass[0]  ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[1]  ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[2]  ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[3]  ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[4]  ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[5]  ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[6]  ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[7]  ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[8]  ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[9]  ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[10] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[11] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[12] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[13] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[14] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[15] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[16] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[17] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[18] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[19] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[20] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[21] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[22] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[23] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[24] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[25] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[26] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[27] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[28] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[29] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[30] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[31] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[32] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[33] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[34] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[35] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[36] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[37] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[38] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[39] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[40] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[41] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[42] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[43] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[44] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[45] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[46] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[47] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[48] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[49] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[50] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[51] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[52] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[53] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[54] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[55] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[56] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[57] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[58] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[59] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[60] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[61] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[62] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[63] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[64] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[65] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[66] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[67] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[68] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[69] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[70] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[71] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[72] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[73] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[74] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[75] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[76] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[77] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[78] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[79] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[80] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[81] ; MEM_rtl_0           ;
; MEM_rtl_0_bypass[82] ; MEM_rtl_0           ;
+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; 3:1                ; 56 bits   ; 112 LEs       ; 0 LEs                ; 112 LEs                ; Yes        ; |DE0_NANO_SOC_MickeyMickey2017|X[30][40]   ;
; 273:1              ; 38 bits   ; 6916 LEs      ; 0 LEs                ; 6916 LEs               ; Yes        ; |DE0_NANO_SOC_MickeyMickey2017|PC[56]      ;
; 154:1              ; 8 bits    ; 816 LEs       ; 16 LEs               ; 800 LEs                ; Yes        ; |DE0_NANO_SOC_MickeyMickey2017|PC[10]      ;
; 260:1              ; 7 bits    ; 1211 LEs      ; 35 LEs               ; 1176 LEs               ; Yes        ; |DE0_NANO_SOC_MickeyMickey2017|PC[21]      ;
; 262:1              ; 3 bits    ; 522 LEs       ; 18 LEs               ; 504 LEs                ; Yes        ; |DE0_NANO_SOC_MickeyMickey2017|PC[17]      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE0_NANO_SOC_MickeyMickey2017|ShiftRight0 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE0_NANO_SOC_MickeyMickey2017|ShiftLeft0  ;
; 4:1                ; 114 bits  ; 228 LEs       ; 228 LEs              ; 0 LEs                  ; No         ; |DE0_NANO_SOC_MickeyMickey2017|ShiftLeft0  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_SOC_MickeyMickey2017|ShiftLeft0  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_SOC_MickeyMickey2017|ShiftLeft0  ;
; 4:1                ; 72 bits   ; 144 LEs       ; 144 LEs              ; 0 LEs                  ; No         ; |DE0_NANO_SOC_MickeyMickey2017|ShiftRight0 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE0_NANO_SOC_MickeyMickey2017|OPCODE      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE0_NANO_SOC_MickeyMickey2017|OPCODE      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_SOC_MickeyMickey2017|XT          ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; No         ; |DE0_NANO_SOC_MickeyMickey2017|XN          ;
; 31:1               ; 64 bits   ; 1280 LEs      ; 1280 LEs             ; 0 LEs                  ; No         ; |DE0_NANO_SOC_MickeyMickey2017|Mux139      ;
; 31:1               ; 64 bits   ; 1280 LEs      ; 1280 LEs             ; 0 LEs                  ; No         ; |DE0_NANO_SOC_MickeyMickey2017|Mux28       ;
; 31:1               ; 64 bits   ; 1280 LEs      ; 1280 LEs             ; 0 LEs                  ; No         ; |DE0_NANO_SOC_MickeyMickey2017|Mux98       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; No         ; |DE0_NANO_SOC_MickeyMickey2017|IMM         ;
; 31:1               ; 8 bits    ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |DE0_NANO_SOC_MickeyMickey2017|Mux250      ;
; 7:1                ; 12 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |DE0_NANO_SOC_MickeyMickey2017|IMM         ;
; 8:1                ; 5 bits    ; 25 LEs        ; 20 LEs               ; 5 LEs                  ; No         ; |DE0_NANO_SOC_MickeyMickey2017|XM          ;
; 262:1              ; 16 bits   ; 2784 LEs      ; 224 LEs              ; 2560 LEs               ; No         ; |DE0_NANO_SOC_MickeyMickey2017|Selector42  ;
; 262:1              ; 15 bits   ; 2610 LEs      ; 210 LEs              ; 2400 LEs               ; No         ; |DE0_NANO_SOC_MickeyMickey2017|Selector24  ;
; 263:1              ; 12 bits   ; 2100 LEs      ; 180 LEs              ; 1920 LEs               ; No         ; |DE0_NANO_SOC_MickeyMickey2017|Selector11  ;
; 266:1              ; 3 bits    ; 531 LEs       ; 51 LEs               ; 480 LEs                ; No         ; |DE0_NANO_SOC_MickeyMickey2017|Selector5   ;
; 146:1              ; 12 bits   ; 1164 LEs      ; 192 LEs              ; 972 LEs                ; No         ; |DE0_NANO_SOC_MickeyMickey2017|Selector52  ;
; 149:1              ; 3 bits    ; 297 LEs       ; 54 LEs               ; 243 LEs                ; No         ; |DE0_NANO_SOC_MickeyMickey2017|Selector66  ;
; 154:1              ; 8 bits    ; 816 LEs       ; 16 LEs               ; 800 LEs                ; No         ; |DE0_NANO_SOC_MickeyMickey2017|PC          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for altsyncram:MEM_rtl_0|altsyncram_kqv1:auto_generated ;
+---------------------------------+--------------------+------+--------------+
; Assignment                      ; Value              ; From ; To           ;
+---------------------------------+--------------------+------+--------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -            ;
+---------------------------------+--------------------+------+--------------+


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |DE0_NANO_SOC_MickeyMickey2017 ;
+----------------+----------+-------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                              ;
+----------------+----------+-------------------------------------------------------------------+
; ADDI           ; 10010001 ; Unsigned Binary                                                   ;
; ADDSI          ; 10110001 ; Unsigned Binary                                                   ;
; SUBI           ; 11010001 ; Unsigned Binary                                                   ;
; SUBSI          ; 11110001 ; Unsigned Binary                                                   ;
; ADD            ; 10001011 ; Unsigned Binary                                                   ;
; ADDS           ; 10101011 ; Unsigned Binary                                                   ;
; SUB            ; 11001011 ; Unsigned Binary                                                   ;
; SUBS           ; 11101011 ; Unsigned Binary                                                   ;
; AND            ; 10001010 ; Unsigned Binary                                                   ;
; ANDS           ; 11101010 ; Unsigned Binary                                                   ;
; ORR            ; 10101010 ; Unsigned Binary                                                   ;
; EOR            ; 11001010 ; Unsigned Binary                                                   ;
; SHIFT          ; 10011010 ; Unsigned Binary                                                   ;
; LSLV           ; 00011000 ; Unsigned Binary                                                   ;
; LSRV           ; 00011001 ; Unsigned Binary                                                   ;
; ASRV           ; 00011010 ; Unsigned Binary                                                   ;
; RORV           ; 00011011 ; Unsigned Binary                                                   ;
; MOVN           ; 10010010 ; Unsigned Binary                                                   ;
; MOV            ; 11010010 ; Unsigned Binary                                                   ;
; MOVK           ; 11110010 ; Unsigned Binary                                                   ;
; CBZ            ; 10110100 ; Unsigned Binary                                                   ;
; CBNZ           ; 10110101 ; Unsigned Binary                                                   ;
; BRA            ; 01010100 ; Unsigned Binary                                                   ;
; BEQ            ; 00000000 ; Unsigned Binary                                                   ;
; BNE            ; 00000001 ; Unsigned Binary                                                   ;
; BHS            ; 00000010 ; Unsigned Binary                                                   ;
; BLO            ; 00000011 ; Unsigned Binary                                                   ;
; BMI            ; 00000100 ; Unsigned Binary                                                   ;
; BPL            ; 00000101 ; Unsigned Binary                                                   ;
; BVS            ; 00000110 ; Unsigned Binary                                                   ;
; BVC            ; 00000111 ; Unsigned Binary                                                   ;
; BHI            ; 00001000 ; Unsigned Binary                                                   ;
; BLS            ; 00001001 ; Unsigned Binary                                                   ;
; BGE            ; 00001010 ; Unsigned Binary                                                   ;
; BLT            ; 00001011 ; Unsigned Binary                                                   ;
; BGT            ; 00001100 ; Unsigned Binary                                                   ;
; BLE            ; 00001101 ; Unsigned Binary                                                   ;
; B              ; 00010100 ; Unsigned Binary                                                   ;
; BL             ; 10010100 ; Unsigned Binary                                                   ;
; MEMO           ; 11111001 ; Unsigned Binary                                                   ;
; STR            ; 00100000 ; Unsigned Binary                                                   ;
; LDR            ; 00100001 ; Unsigned Binary                                                   ;
; RET            ; 11010110 ; Unsigned Binary                                                   ;
+----------------+----------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:MEM_rtl_0                                                                      ;
+------------------------------------+--------------------------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                                                ; Type           ;
+------------------------------------+--------------------------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                                                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                                                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                                                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                                                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                                                            ; Untyped        ;
; WIDTH_A                            ; 33                                                                                   ; Untyped        ;
; WIDTHAD_A                          ; 8                                                                                    ; Untyped        ;
; NUMWORDS_A                         ; 129                                                                                  ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                                         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                                                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                                                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                                                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                                                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                                                 ; Untyped        ;
; WIDTH_B                            ; 33                                                                                   ; Untyped        ;
; WIDTHAD_B                          ; 8                                                                                    ; Untyped        ;
; NUMWORDS_B                         ; 129                                                                                  ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                                               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                                               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                                               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                                                               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                                         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                                               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                                                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                                                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                                                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                                                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                                                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                                                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                                                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                                                 ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                                                 ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                                                 ; Untyped        ;
; INIT_FILE                          ; db/DE0_NANO_SOC_MickeyMickey2017.ram0_DE0_NANO_SOC_MickeyMickey2017_e4d1f92b.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                                               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                                               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                                               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                                               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                                      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                                      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                                                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                                                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone V                                                                            ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_kqv1                                                                      ; Untyped        ;
+------------------------------------+--------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                 ;
+-------------------------------------------+----------------------+
; Name                                      ; Value                ;
+-------------------------------------------+----------------------+
; Number of entity instances                ; 1                    ;
; Entity Instance                           ; altsyncram:MEM_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT            ;
;     -- WIDTH_A                            ; 33                   ;
;     -- NUMWORDS_A                         ; 129                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED         ;
;     -- WIDTH_B                            ; 33                   ;
;     -- NUMWORDS_B                         ; 129                  ;
;     -- ADDRESS_REG_B                      ; CLOCK0               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ;
+-------------------------------------------+----------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 6454                        ;
;     ENA               ; 6245                        ;
;     ENA SLD           ; 64                          ;
;     SCLR              ; 8                           ;
;     SCLR SLD          ; 38                          ;
;     plain             ; 99                          ;
; arriav_lcell_comb     ; 5250                        ;
;     arith             ; 273                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 168                         ;
;         2 data inputs ; 96                          ;
;         3 data inputs ; 8                           ;
;     extend            ; 40                          ;
;         7 data inputs ; 40                          ;
;     normal            ; 4873                        ;
;         1 data inputs ; 79                          ;
;         2 data inputs ; 93                          ;
;         3 data inputs ; 57                          ;
;         4 data inputs ; 99                          ;
;         5 data inputs ; 246                         ;
;         6 data inputs ; 4299                        ;
;     shared            ; 64                          ;
;         2 data inputs ; 64                          ;
; boundary_port         ; 17                          ;
; stratixv_ram_block    ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 20.20                       ;
; Average LUT depth     ; 12.08                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:58     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Sun Apr 16 19:21:25 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_NANO_SOC_MickeyMickey2017 -c DE0_NANO_SOC_MickeyMickey2017
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning (12125): Using design file de0_nano_soc_mickeymickey2017.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE0_NANO_SOC_MickeyMickey2017 File: D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v Line: 6
Info (12127): Elaborating entity "DE0_NANO_SOC_MickeyMickey2017" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at de0_nano_soc_mickeymickey2017.v(89): object "XZR" assigned a value but never read File: D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v Line: 89
Warning (10850): Verilog HDL warning at de0_nano_soc_mickeymickey2017.v(116): number of words (128) in memory file does not match the number of elements in the address range [0:128] File: D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v Line: 116
Warning (10230): Verilog HDL assignment warning at de0_nano_soc_mickeymickey2017.v(154): truncated value with size 33 to match size of target (32) File: D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v Line: 154
Warning (10230): Verilog HDL assignment warning at de0_nano_soc_mickeymickey2017.v(228): truncated value with size 32 to match size of target (1) File: D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v Line: 228
Warning (10230): Verilog HDL assignment warning at de0_nano_soc_mickeymickey2017.v(245): truncated value with size 32 to match size of target (1) File: D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v Line: 245
Warning (10230): Verilog HDL assignment warning at de0_nano_soc_mickeymickey2017.v(262): truncated value with size 32 to match size of target (1) File: D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v Line: 262
Warning (10230): Verilog HDL assignment warning at de0_nano_soc_mickeymickey2017.v(279): truncated value with size 32 to match size of target (1) File: D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v Line: 279
Warning (10230): Verilog HDL assignment warning at de0_nano_soc_mickeymickey2017.v(531): truncated value with size 64 to match size of target (33) File: D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v Line: 531
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (129) in the Memory Initialization File "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/db/DE0_NANO_SOC_MickeyMickey2017.ram0_DE0_NANO_SOC_MickeyMickey2017_e4d1f92b.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/db/DE0_NANO_SOC_MickeyMickey2017.ram0_DE0_NANO_SOC_MickeyMickey2017_e4d1f92b.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (276020): Inferred RAM node "MEM_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "MEM" is uninferred due to asynchronous read logic File: D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v Line: 86
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/db/DE0_NANO_SOC_MickeyMickey2017.ram0_DE0_NANO_SOC_MickeyMickey2017_e4d1f92b.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MEM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 33
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 129
        Info (286033): Parameter WIDTH_B set to 33
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 129
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/DE0_NANO_SOC_MickeyMickey2017.ram0_DE0_NANO_SOC_MickeyMickey2017_e4d1f92b.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "altsyncram:MEM_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:MEM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "33"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "129"
    Info (12134): Parameter "WIDTH_B" = "33"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "129"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/DE0_NANO_SOC_MickeyMickey2017.ram0_DE0_NANO_SOC_MickeyMickey2017_e4d1f92b.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kqv1.tdf
    Info (12023): Found entity 1: altsyncram_kqv1 File: D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/db/altsyncram_kqv1.tdf Line: 28
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/db/DE0_NANO_SOC_MickeyMickey2017.ram0_DE0_NANO_SOC_MickeyMickey2017_e4d1f92b.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/db/DE0_NANO_SOC_MickeyMickey2017.ram0_DE0_NANO_SOC_MickeyMickey2017_e4d1f92b.hdl.mif" contains "don't care" values -- overwriting them with 0s File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "altsyncram:MEM_rtl_0|altsyncram_kqv1:auto_generated|ram_block1a32" File: D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/db/altsyncram_kqv1.tdf Line: 998
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FPGA_CLK2_50" File: D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v Line: 10
    Warning (15610): No output dependent on input pin "FPGA_CLK3_50" File: D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v Line: 11
    Warning (15610): No output dependent on input pin "KEY[1]" File: D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v Line: 14
    Warning (15610): No output dependent on input pin "SW[0]" File: D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v Line: 21
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v Line: 21
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v Line: 21
    Warning (15610): No output dependent on input pin "SW[3]" File: D:/Workspace_Altera/DE0_NANO_SOC_MickeyMickey2017/de0_nano_soc_mickeymickey2017.v Line: 21
Info (21057): Implemented 11652 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 11603 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 925 megabytes
    Info: Processing ended: Sun Apr 16 19:23:45 2017
    Info: Elapsed time: 00:02:20
    Info: Total CPU time (on all processors): 00:02:36


