# Compile of AC_And.sv was successful.
# Compile of AC_Not.sv was successful.
# Compile of AddCard.sv was successful.
# Compile of AC_Or.sv was successful.
# Compile of AC_CLU.sv was successful.
# Compile of AC_Xor.sv was successful.
# Compile of AddSub.sv was successful.
# Compile of memory.sv was successful.
# Compile of mux21.sv was successful.
# Compile of PFA.sv was successful.
# Compile of Xor_mod.sv was successful.
# Compile of And_mod.sv was successful.
# Compile of compare.sv was successful.
# Compile of AC_Output_Mux.sv was successful.
# Compile of AC_Output_Mux_Blk.sv was successful.
# Compile of And3_mod.sv was successful.
# Compile of Nand3_mod.sv was successful.
# Compile of Booth_Encoder.sv was successful.
# Compile of Booth_Selector.sv was successful.
# Compile of Booth_Selector_Blk.sv was successful.
# Compile of Booth_Selector_Blk0.sv was successful.
# Compile of FA.sv was successful.
# Compile of HA.sv was successful.
# Compile of HA_1B.sv was successful.
# Compile of M_STAGE0.sv was successful.
# Compile of M_STAGE1.sv was successful.
# Compile of M_STAGE2.sv was successful.
# Compile of Multiplier.sv was successful.
# Compile of FA_0B.sv was successful.
# Compile of FA_1B.sv was successful.
# Compile of M_CLA.sv was successful.
# Compile of M_CLU.sv was successful.
# Compile of PHA_NP.sv was successful.
# Compile of PC_ADDER.sv was successful.
# Compile of PC_JMP_MUX.sv was successful.
# Compile of PHA.sv was successful.
# Compile of REG_SEL_BLK.sv was successful.
# Compile of REG_WR_SELECT.sv was successful.
# Compile of REG16.sv was successful.
# Compile of CLU16.sv was successful.
# Compile of FA_NP.sv was successful.
# Compile of mainboard.sv was successful.
# Compile of reg_limit_k.sv was successful.
# Compile of main_op_interp.sv was successful.
# Compile of main_op_interp_blk.sv was successful.
# Compile of muxcom161blk.sv was successful.
# Compile of muxcomb161.sv was successful.
# Compile of REG_RD_SEL.sv was successful.
# Compile of DATA_MUX.sv was successful.
# Compile of DATA_MUX_BLK.sv was successful.
# Compile of and_k.sv was successful.
# Compile of and5_mod.sv was successful.
# Compile of and16.sv was successful.
# Compile of JMP_CTRL.sv was successful.
# Compile of nand3_mod.sv was successful.
# Compile of nand4_mod.sv was successful.
# Compile of mux21_8.sv was successful.
# Compile of mux21_16.sv was successful.
# Compile of tri_state_16.sv was successful.
# 59 compiles, 0 failed with no errors.
vsim -gui work.mainboard
# //  ModelSim PE Student Edition 10.4a Apr  7 2015 
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim -gui 
# Start time: 15:25:20 on May 29,2017
# Loading sv_std.std
# Loading work.mainboard
# Loading work.PC_JMP_MUX
# Loading work.PC_ADDER
# Loading work.PHA
# Loading work.FA_NP
# Loading work.CLU16
# Loading work.REG16
# Loading work.REG_WR_SELECT
# Loading work.REG_SEL_BLK
# Loading work.reg_limit_k
# Loading work.main_op_interp
# Loading work.main_op_interp_blk
# Loading work.and3_mod
# Loading work.Multiplier
# Loading work.Booth_Encoder
# Loading work.Booth_Selector
# Loading work.Booth_Selector_Blk0
# Loading work.Xor_mod
# Loading work.Booth_Selector_Blk
# Loading work.M_Stage0
# Loading work.HA
# Loading work.FA
# Loading work.HA_1B
# Loading work.M_Stage1
# Loading work.M_Stage2
# Loading work.M_CLA
# Loading work.PHA_NP
# Loading work.FA_0B
# Loading work.PFA
# Loading work.FA_1B
# Loading work.M_CLU
# Loading work.REG_RD_SELECT
# Loading work.muxcomb161
# Loading work.AddCard
# Loading work.AC_And
# Loading work.AC_Not
# Loading work.AC_Or
# Loading work.AC_Xor
# Loading work.AC_AddSub
# Loading work.mux21
# Loading work.AC_CLU
# Loading work.compare
# Loading work.And_mod
# Loading work.AC_Output_Mux
# Loading work.And3_mod
# Loading work.Nand3_mod
# Loading work.DATA_MUX
# Loading work.memory
# Loading work.JMP_CTRL
# Loading work.nand3_mod
# Loading work.nand4_mod
# Loading work.muxcomb161blk
# Loading work.AC_Output_Mux_Blk
# Loading work.DATA_MUX_BLK
add wave -position end sim:/mainboard/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Nathan  Hostname: FRANKENSTEIN  ProcessID: 39608
# 
#           Attempting to use alternate WLF file "./wlft36e632".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft36e632
# 
force -freeze sim:/mainboard/clk 0 0, 1 {500 ns} -r 1000
run
restart
force -deposit sim:/mainboard/pc 16'h0000 0
force -freeze sim:/mainboard/clk 0 0, 1 {500 ns} -r 1000
run
# Compile of mainboard.sv was successful.
restart
# Loading work.mainboard
# Loading work.tri_state_16
# Loading work.mux21_8
# Loading work.mux21_16
force -freeze sim:/mainboard/clk 0 0, 1 {500 ns} -r 1000
run
# Compile of mainboard.sv was successful.
restart
# Loading work.mainboard
force -freeze sim:/mainboard/clk 0 0, 1 {500 ns} -r 1000
run
restart
# Compile of mainboard.sv was successful.
run
restart
# Loading work.mainboard
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'ctrl'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'mema_top'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(8).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'memd_top'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(9).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# Warning in wave window restart: (vish-4014) No objects found matching '/mainboard/mem_access'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/mainboard/mem_accessn'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/mainboard/mem_addr'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/mainboard/cmd3clkn'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/mainboard/cmd3clk'. 
force -freeze sim:/mainboard/clk 0 0, 1 {500 ns} -r 1000
run
restart
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'ctrl'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'mema_top'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(8).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'memd_top'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(9).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# Compile of memory.sv was successful.
force -freeze sim:/mainboard/clk 0 0, 1 {500 ns} -r 1000
run
restart
# Loading work.memory
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'ctrl'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'mema_top'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(8).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'memd_top'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(9).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
force -freeze sim:/mainboard/clk 0 0, 1 {500 ns} -r 1000
run
run
run -continue
run
run
restart
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'ctrl'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'mema_top'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(8).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'memd_top'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(9).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# Compile of memory.sv was successful.
restart
# Loading work.memory
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'ctrl'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'mema_top'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(8).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'memd_top'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(9).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
force -freeze sim:/mainboard/clk 0 0, 1 {500 ns} -r 1000
run
# Compile of memory.sv was successful.
run
restart
# Loading work.memory
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'ctrl'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'mema_top'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(8).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'memd_top'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(9).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
force -freeze sim:/mainboard/clk 0 0, 1 {500 ns} -r 1000
run
add wave -position end sim:/mainboard/JMP_CTRL/*
restart
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'ctrl'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'mema_top'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(8).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'memd_top'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(9).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
force -freeze sim:/mainboard/clk 0 0, 1 {500 ns} -r 1000
run
add wave -position 6  sim:/mainboard/op
# Compile of mainboard.sv was successful.
run
restart
# Loading work.mainboard
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'ctrl'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'mema_top'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(8).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'memd_top'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(9).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
force -freeze sim:/mainboard/clk 0 0, 1 {500 ns} -r 1000
run
# Compile of mainboard.sv was successful.
restart
# Loading work.mainboard
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'ctrl'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'mema_top'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(8).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'memd_top'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(9).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
run
restart
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'ctrl'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'mema_top'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(8).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'memd_top'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(9).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
force -freeze sim:/mainboard/clk 0 0, 1 {500 ns} -r 1000
run
# Compile of mainboard.sv was successful.
# Compile of JMP_CTRL.sv failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
restart
# Loading work.mainboard
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'ctrl'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'mema_top'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(8).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'memd_top'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(9).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Error: (vsim-3063) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(157): Port 's_n' not found in the connected module (3rd connection).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/JMP_CTRL File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/JMP_CTRL.sv
# Compile of JMP_CTRL.sv failed with 1 errors.
# Compile of AC_And.sv was successful.
# Compile of AC_Not.sv was successful.
# Compile of AddCard.sv was successful.
# Compile of AC_Or.sv was successful.
# Compile of AC_CLU.sv was successful.
# Compile of AC_Xor.sv was successful.
# Compile of AddSub.sv was successful.
# Compile of memory.sv was successful.
# Compile of mux21.sv was successful.
# Compile of PFA.sv was successful.
# Compile of Xor_mod.sv was successful.
# Compile of And_mod.sv was successful.
# Compile of compare.sv was successful.
# Compile of AC_Output_Mux.sv was successful.
# Compile of AC_Output_Mux_Blk.sv was successful.
# Compile of And3_mod.sv was successful.
# Compile of Nand3_mod.sv was successful.
# Compile of Booth_Encoder.sv was successful.
# Compile of Booth_Selector.sv was successful.
# Compile of Booth_Selector_Blk.sv was successful.
# Compile of Booth_Selector_Blk0.sv was successful.
# Compile of FA.sv was successful.
# Compile of HA.sv was successful.
# Compile of HA_1B.sv was successful.
# Compile of M_STAGE0.sv was successful.
# Compile of M_STAGE1.sv was successful.
# Compile of M_STAGE2.sv was successful.
# Compile of Multiplier.sv was successful.
# Compile of FA_0B.sv was successful.
# Compile of FA_1B.sv was successful.
# Compile of M_CLA.sv was successful.
# Compile of M_CLU.sv was successful.
# Compile of PHA_NP.sv was successful.
# Compile of PC_ADDER.sv was successful.
# Compile of PC_JMP_MUX.sv was successful.
# Compile of PHA.sv was successful.
# Compile of REG_SEL_BLK.sv was successful.
# Compile of REG_WR_SELECT.sv was successful.
# Compile of REG16.sv was successful.
# Compile of CLU16.sv was successful.
# Compile of FA_NP.sv was successful.
# Compile of mainboard.sv was successful.
# Compile of reg_limit_k.sv was successful.
# Compile of main_op_interp.sv was successful.
# Compile of main_op_interp_blk.sv was successful.
# Compile of muxcom161blk.sv was successful.
# Compile of muxcomb161.sv was successful.
# Compile of REG_RD_SEL.sv was successful.
# Compile of DATA_MUX.sv was successful.
# Compile of DATA_MUX_BLK.sv was successful.
# Compile of and_k.sv was successful.
# Compile of and5_mod.sv was successful.
# Compile of and16.sv was successful.
# Compile of JMP_CTRL.sv was successful.
# Compile of nand3_mod.sv was successful.
# Compile of nand4_mod.sv was successful.
# Compile of mux21_8.sv was successful.
# Compile of mux21_16.sv was successful.
# Compile of tri_state_16.sv was successful.
# 59 compiles, 0 failed with no errors.
vsim -gui work.mainboard
# Loading sv_std.std
# Loading work.mainboard
# Loading work.PC_JMP_MUX
# Loading work.PC_ADDER
# Loading work.PHA
# Loading work.FA_NP
# Loading work.CLU16
# Loading work.REG16
# Loading work.REG_WR_SELECT
# Loading work.REG_SEL_BLK
# Loading work.reg_limit_k
# Loading work.main_op_interp
# Loading work.main_op_interp_blk
# Loading work.and3_mod
# Loading work.Multiplier
# Loading work.Booth_Encoder
# Loading work.Booth_Selector
# Loading work.Booth_Selector_Blk0
# Loading work.Xor_mod
# Loading work.Booth_Selector_Blk
# Loading work.M_Stage0
# Loading work.HA
# Loading work.FA
# Loading work.HA_1B
# Loading work.M_Stage1
# Loading work.M_Stage2
# Loading work.M_CLA
# Loading work.PHA_NP
# Loading work.FA_0B
# Loading work.PFA
# Loading work.FA_1B
# Loading work.M_CLU
# Loading work.REG_RD_SELECT
# Loading work.muxcomb161
# Loading work.AddCard
# Loading work.AC_And
# Loading work.AC_Not
# Loading work.AC_Or
# Loading work.AC_Xor
# Loading work.AC_AddSub
# Loading work.mux21
# Loading work.AC_CLU
# Loading work.compare
# Loading work.And_mod
# Loading work.AC_Output_Mux
# Loading work.And3_mod
# Loading work.Nand3_mod
# Loading work.DATA_MUX
# Loading work.memory
# Loading work.JMP_CTRL
# Loading work.nand3_mod
# Loading work.nand4_mod
# Loading work.muxcomb161blk
# Loading work.AC_Output_Mux_Blk
# Loading work.DATA_MUX_BLK
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'ctrl'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'mema_top'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(8).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'memd_top'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(9).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Nathan  Hostname: FRANKENSTEIN  ProcessID: 39608
# 
#           Attempting to use alternate WLF file "./wlft55g17z".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft55g17z
# 
force -freeze sim:/mainboard/clk 0 0, 1 {500 ns} -r 1000
force -freeze sim:/mainboard/clk 0 0, 1 {500 ns} -r 1000
run
add wave -position 28  sim:/mainboard/JMP_CTRL/lessn
add wave -position 29  sim:/mainboard/JMP_CTRL/leqn
add wave -position 30  sim:/mainboard/JMP_CTRL/greatern
add wave -position 31  sim:/mainboard/JMP_CTRL/geqn
add wave -position 32  sim:/mainboard/JMP_CTRL/eqn
add wave -position 33  sim:/mainboard/JMP_CTRL/neqn
add wave -position 34  sim:/mainboard/JMP_CTRL/unconn
restart
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'ctrl'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'mema_top'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(8).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'memd_top'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(9).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
force -freeze sim:/mainboard/clk 0 0, 1 {500 ns} -r 1000
run
add wave -position 9  sim:/mainboard/jmp_en_ctrl
restart
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'ctrl'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'mema_top'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(8).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'memd_top'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(9).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
force -freeze sim:/mainboard/clk 0 0, 1 {500 ns} -r 1000
run
restart
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'ctrl'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'mema_top'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(8).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'memd_top'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(9).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# Compile of memory.sv was successful.
restart
# Loading work.memory
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'ctrl'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'mema_top'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(8).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'memd_top'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(9).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
force -freeze sim:/mainboard/clk 0 0, 1 {500 ns} -r 1000
run
add wave -position end  sim:/mainboard/JMP_CTRL/orless
add wave -position end  sim:/mainboard/JMP_CTRL/orgreat
add wave -position end  sim:/mainboard/JMP_CTRL/orequal
add wave -position end  sim:/mainboard/JMP_CTRL/orlessn
add wave -position end  sim:/mainboard/JMP_CTRL/orgreatn
add wave -position end  sim:/mainboard/JMP_CTRL/orequaln
add wave -position end  sim:/mainboard/JMP_CTRL/uncon
add wave -position end  sim:/mainboard/JMP_CTRL/or0
add wave -position end  sim:/mainboard/JMP_CTRL/or1
add wave -position end  sim:/mainboard/JMP_CTRL/or0n
add wave -position end  sim:/mainboard/JMP_CTRL/or1n
restart
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'ctrl'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'mema_top'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(8).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'memd_top'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(9).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
force -freeze sim:/mainboard/clk 0 0, 1 {500 ns} -r 1000
run
add wave -position end  sim:/mainboard/JMP_CTRL/jmp_en
# Compile of JMP_CTRL.sv was successful.
restart
# Loading work.JMP_CTRL
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'ctrl'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'mema_top'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(8).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'memd_top'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(9).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
force -freeze sim:/mainboard/clk 0 0, 1 {500 ns} -r 1000
run
# Compile of memory.sv was successful.
restart
# Loading work.memory
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'ctrl'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'mema_top'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(8).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'memd_top'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(9).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
force -freeze sim:/mainboard/clk 0 0, 1 {500 ns} -r 1000
run
run
run
run
run
run
add wave -position 8  sim:/mainboard/cmd
restart
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'ctrl'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'mema_top'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(8).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'memd_top'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(9).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
force -freeze sim:/mainboard/clk 0 0, 1 {500 ns} -r 1000
run
run
run
run
run
run
# Compile of memory.sv was successful.
restart
# Loading work.memory
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'ctrl'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(7).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'mema_top'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(8).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Warning: (vsim-3015) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(46): [PCDPC] - Port size (8) does not match connection size (1) for port 'memd_top'. The port definition is at: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv(9).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
force -freeze sim:/mainboard/clk 0 0, 1 {500 ns} -r 1000
run
run
run
run
run
run
# Compile of REG16.sv was successful.
# Compile of mainboard.sv was successful.
# 2 compiles, 0 failed with no errors.
restart
# Loading work.mainboard
# Loading work.REG16
# ** Error: (vsim-3389) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(48): Port 'mema_top' not found in the connected module (6th connection).
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# ** Fatal: (vsim-3365) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(48): Too many port connections. Expected 7, found 8.
#    Time: 0 ns  Iteration: 0  Instance: /mainboard/REG16 File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/REG16.sv
# FATAL ERROR while loading design
# Compile of REG16.sv was successful.
# Compile of mainboard.sv was successful.
vsim -gui work.mainboard
# Loading sv_std.std
# Loading work.mainboard
# Loading work.PC_JMP_MUX
# Loading work.PC_ADDER
# Loading work.PHA
# Loading work.FA_NP
# Loading work.CLU16
# Loading work.REG16
# Loading work.REG_WR_SELECT
# Loading work.REG_SEL_BLK
# Loading work.reg_limit_k
# Loading work.main_op_interp
# Loading work.main_op_interp_blk
# Loading work.and3_mod
# Loading work.Multiplier
# Loading work.Booth_Encoder
# Loading work.Booth_Selector
# Loading work.Booth_Selector_Blk0
# Loading work.Xor_mod
# Loading work.Booth_Selector_Blk
# Loading work.M_Stage0
# Loading work.HA
# Loading work.FA
# Loading work.HA_1B
# Loading work.M_Stage1
# Loading work.M_Stage2
# Loading work.M_CLA
# Loading work.PHA_NP
# Loading work.FA_0B
# Loading work.PFA
# Loading work.FA_1B
# Loading work.M_CLU
# Loading work.REG_RD_SELECT
# Loading work.muxcomb161
# Loading work.AddCard
# Loading work.AC_And
# Loading work.AC_Not
# Loading work.AC_Or
# Loading work.AC_Xor
# Loading work.AC_AddSub
# Loading work.mux21
# Loading work.AC_CLU
# Loading work.compare
# Loading work.And_mod
# Loading work.AC_Output_Mux
# Loading work.And3_mod
# Loading work.Nand3_mod
# Loading work.DATA_MUX
# Loading work.memory
# Loading work.JMP_CTRL
# Loading work.nand3_mod
# Loading work.nand4_mod
# Loading work.muxcomb161blk
# Loading work.AC_Output_Mux_Blk
# Loading work.DATA_MUX_BLK
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Nathan  Hostname: FRANKENSTEIN  ProcessID: 39608
# 
#           Attempting to use alternate WLF file "./wlftmxvk04".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftmxvk04
# 
force -freeze sim:/mainboard/clk 0 0, 1 {500 ns} -r 1000
run
run
run
run
run
run
run
run
# Compile of ari_shift.sv was successful.
vsim -gui work.ari_shift
# vsim 
# Start time: 02:17:20 on May 30,2017
# Loading sv_std.std
# Loading work.ari_shift
# Loading work.mux21_8
add wave -position end sim:/ari_shift/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Nathan  Hostname: FRANKENSTEIN  ProcessID: 39608
# 
#           Attempting to use alternate WLF file "./wlftjma43e".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftjma43e
# 
force -freeze sim:/ari_shift/left 1'h0 0
force -freeze sim:/ari_shift/amt 3'h1 0
force -freeze sim:/ari_shift/a 8'haa 0
run
force -freeze sim:/ari_shift/left 1'h1 0
run
# Compile of CLU16.sv was successful.
# Compile of ari_shift.sv failed with 1 errors.
# Compile of ari_shift.sv failed with 1 errors.
# Compile of ari_shift.sv failed with 1 errors.
# Compile of ari_shift.sv was successful.
restart
# Loading work.ari_shift
force -freeze sim:/ari_shift/left 1'h1 0
force -freeze sim:/ari_shift/amt 3'h4 0
force -freeze sim:/ari_shift/a 8'hff 0
run
# Compile of ari_shift.sv failed with 1 errors.
# Compile of ari_shift.sv was successful.
restart
# Loading work.ari_shift
force -freeze sim:/ari_shift/a 8'hff 0
force -freeze sim:/ari_shift/left 1'h0 0
force -freeze sim:/ari_shift/amt 3'h4 0
run
force -freeze sim:/ari_shift/left 1'h1 0
run
# Compile of ari_shift.sv failed with 1 errors.
# Compile of ari_shift.sv failed with 1 errors.
# Compile of ari_shift.sv was successful.
restart
# Loading work.ari_shift
force -freeze sim:/ari_shift/left 1'h0 0
force -freeze sim:/ari_shift/amt 3'h4 0
force -freeze sim:/ari_shift/a 8'hff 0
run
force -freeze sim:/ari_shift/left 1'h1 0
run
# Compile of ari_shift.sv was successful.
restart
# Loading work.ari_shift
# Warning in wave window restart: (vish-4014) No objects found matching '/ari_shift/sh2c'. 
add wave -position end sim:/ari_shift/*
force -freeze sim:/ari_shift/left 1'h0 0
force -freeze sim:/ari_shift/a 8'hbb 0
force -freeze sim:/ari_shift/rotate 1'h0 0
force -freeze sim:/ari_shift/amt 2'h1 0
run
restart
force -freeze sim:/ari_shift/a 8'haa 0
force -freeze sim:/ari_shift/left 1'h0 0
force -freeze sim:/ari_shift/rotate 1'h0 0
force -freeze sim:/ari_shift/amt 2'h1 0
run
force -freeze sim:/ari_shift/rotate 1'h1 0
run
# Compile of ari_shift.sv was successful.
restart
# Loading work.ari_shift
# Warning in wave window restart: (vish-4014) No objects found matching '/ari_shift/a0rtrn'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/ari_shift/a1rtrn'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/ari_shift/a7rtln'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/ari_shift/a6rtln'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/ari_shift/sh0rtr'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/ari_shift/sh1rtr'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/ari_shift/sh7rtl'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/ari_shift/sh6rtl'. 
force -freeze sim:/ari_shift/a 8'hff 0
# could not find interpreter "ScintillaTk"
force -freeze sim:/ari_shift/left 1'h0 0
force -freeze sim:/ari_shift/rotate 1'h0 0
force -freeze sim:/ari_shift/amt 2'h2 0
run
force -freeze sim:/ari_shift/left 1'h1 0
run
# Compile of ari_shift.sv failed with 1 errors.
restart
force -freeze sim:/ari_shift/a 8'hff 0
force -freeze sim:/ari_shift/left 1'h0 0
force -freeze sim:/ari_shift/amt 2'h2 0
run
force -freeze sim:/ari_shift/left 1'h1 0
run
# Compile of ari_shift.sv was successful.
restart
# Loading work.ari_shift
force -freeze sim:/ari_shift/a 8'hff 0
force -freeze sim:/ari_shift/amt 2'h2 0
force -freeze sim:/ari_shift/left 1'h0 0
run
force -freeze sim:/ari_shift/left 1'h1 0
run
force -freeze sim:/ari_shift/amt 2'h3 0
run
# Compile of ari_shift.sv was successful.
restart
# Loading work.ari_shift
# Warning in wave window restart: (vish-4014) No objects found matching '/ari_shift/se_a7'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/ari_shift/se_a7n'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/ari_shift/a0n'. 
force -freeze sim:/ari_shift/a 8'haa 0
force -freeze sim:/ari_shift/left 1'h0 0
force -freeze sim:/ari_shift/rotate 1'h1 0
force -freeze sim:/ari_shift/amt 2'h2 0
run
# Compile of ari_shift.sv was successful.
restart
# Loading work.ari_shift
force -freeze sim:/ari_shift/a 8'hab 0
force -freeze sim:/ari_shift/a 8'ha8 0
force -freeze sim:/ari_shift/left 1'h0 0
force -freeze sim:/ari_shift/rotate 1'h1 0
force -freeze sim:/ari_shift/amt 2'h2 0
run
force -freeze sim:/ari_shift/a 8'hac 0
force -freeze sim:/ari_shift/amt 2'h3 0
run
force -freeze sim:/ari_shift/rotate 1'h0 0
run
# Compile of ari_shift.sv was successful.
restart
# Loading work.ari_shift
force -freeze sim:/ari_shift/a 8'hac 0
force -freeze sim:/ari_shift/left 1'h0 0
force -freeze sim:/ari_shift/rotate 1'h1 0
force -freeze sim:/ari_shift/amt 2'h3 0
run
add wave -position end  sim:/ari_shift/NAND_TIME
add wave -position end  sim:/ari_shift/a
add wave -position end  sim:/ari_shift/left
add wave -position end  sim:/ari_shift/rotate
add wave -position end  sim:/ari_shift/amt
add wave -position end  sim:/ari_shift/c
add wave -position end  sim:/ari_shift/rev0c
add wave -position end  sim:/ari_shift/sh0c
add wave -position end  sim:/ari_shift/sh1c
add wave -position end  sim:/ari_shift/leftn
add wave -position end  sim:/ari_shift/a7rn_n
add wave -position end  sim:/ari_shift/rota0_n
add wave -position end  sim:/ari_shift/rotsh0c0_n
add wave -position end  sim:/ari_shift/rotsh0c1_n
add wave -position end  sim:/ari_shift/sshr7n
add wave -position end  sim:/ari_shift/sshr7
add wave -position end  sim:/ari_shift/sshr6n
add wave -position end  sim:/ari_shift/sshr6
add wave -position end  sim:/ari_shift/rotaten
add wave -position end  sim:/ari_shift/rotateleft_n
add wave -position end  sim:/ari_shift/rotateleft
add wave -position end  sim:/ari_shift/rla7n
add wave -position end  sim:/ari_shift/rlsh0c7n
add wave -position end  sim:/ari_shift/rlsh0c6n
add wave -position end  sim:/ari_shift/a0n
add wave -position end  sim:/ari_shift/sh0c0n
add wave -position end  sim:/ari_shift/sh0c1n
add wave -position end  sim:/ari_shift/rls0
add wave -position end  sim:/ari_shift/rld0
add wave -position end  sim:/ari_shift/rld1
add wave -position end  sim:/ari_shift/sshr7mid0
add wave -position end  sim:/ari_shift/dshr6mid0
add wave -position end  sim:/ari_shift/dshr6n
add wave -position end  sim:/ari_shift/dshr6
add wave -position end  sim:/ari_shift/dshr7mid0
add wave -position end  sim:/ari_shift/dshr7n
add wave -position end  sim:/ari_shift/dshr7
# Compile of ari_shift.sv was successful.
restart
# Loading work.ari_shift
force -freeze sim:/ari_shift/a 8'hac 0
force -freeze sim:/ari_shift/left 1'h0 0
noforce sim:/ari_shift/rotate
force -freeze sim:/ari_shift/rotate 1'h1 0
force -freeze sim:/ari_shift/amt 2'h3 0
run
# Compile of ari_shift.sv was successful.
restart
# Loading work.ari_shift
# Warning in wave window restart: (vish-4014) No objects found matching '/ari_shift/rotateleft_n'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/ari_shift/rotateleft'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/ari_shift/rla7n'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/ari_shift/rlsh0c7n'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/ari_shift/rlsh0c6n'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/ari_shift/a0n'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/ari_shift/sh0c0n'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/ari_shift/sh0c1n'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/ari_shift/rls0'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/ari_shift/rld0'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/ari_shift/rld1'. 
force -freeze sim:/ari_shift/a 8'hac 0
force -freeze sim:/ari_shift/left 1'h0 0
force -freeze sim:/ari_shift/rotate 1'h1 0
force -freeze sim:/ari_shift/amt 2'h3 0
run
# Compile of ari_shift.sv was successful.
restart
# Loading work.ari_shift
force -freeze sim:/ari_shift/a 8'hac 0
force -freeze sim:/ari_shift/rotate 1'h1 0
force -freeze sim:/ari_shift/left 1'h1 0
noforce sim:/ari_shift/amt
force -freeze sim:/ari_shift/amt 2'h3 0
run
# Compile of ari_shift.sv failed with 1 errors.
# Compile of ari_shift.sv was successful.
restart
# Loading work.ari_shift
# Warning in wave window restart: (vish-4014) No objects found matching '/ari_shift/a7rn_n'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/ari_shift/rota0_n'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/ari_shift/rotsh0c0_n'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/ari_shift/rotsh0c1_n'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/ari_shift/sshr7n'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/ari_shift/sshr7'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/ari_shift/sshr6n'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/ari_shift/sshr6'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/ari_shift/sshr7mid0'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/ari_shift/dshr6mid0'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/ari_shift/dshr6n'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/ari_shift/dshr6'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/ari_shift/dshr7mid0'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/ari_shift/dshr7n'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/ari_shift/dshr7'. 
force -freeze sim:/ari_shift/a 8'hac 0
force -freeze sim:/ari_shift/left 1'h0 0
force -freeze sim:/ari_shift/rotate 1'h1 0
force -freeze sim:/ari_shift/amt 2'h3 0
run
force -freeze sim:/ari_shift/left 1'h1 0
run
# Compile of ari_shift.sv failed with 1 errors.
# Compile of ari_shift.sv was successful.
restart
# Loading work.ari_shift
force -freeze sim:/ari_shift/a 8'hac 0
force -freeze sim:/ari_shift/left 1'h1 0
force -freeze sim:/ari_shift/rotate 1'h1 0
force -freeze sim:/ari_shift/amt 2'h3 0
run
force -freeze sim:/ari_shift/left 1'h0 0
run
force -freeze sim:/ari_shift/rotate 1'h0 0
run
force -freeze sim:/ari_shift/left 1'h1 0
run
# Compile of AddCard.sv was successful.
# Compile of AC_Output_Mux.sv was successful.
# Compile of mainboard.sv failed with 1 errors.
# 3 compiles, 1 failed with 1 error.
# Compile of mainboard.sv was successful.
vsim -gui work.mainboard
# vsim 
# Start time: 17:22:09 on May 30,2017
# Loading sv_std.std
# Loading work.mainboard
# Loading work.PC_JMP_MUX
# Loading work.PC_ADDER
# Loading work.PHA
# Loading work.FA_NP
# Loading work.CLU16
# Loading work.REG16
# Loading work.REG_WR_SELECT
# Loading work.REG_SEL_BLK
# Loading work.reg_limit_k
# Loading work.main_op_interp
# Loading work.main_op_interp_blk
# Loading work.and3_mod
# Loading work.Multiplier
# Loading work.Booth_Encoder
# Loading work.Booth_Selector
# Loading work.Booth_Selector_Blk0
# Loading work.Xor_mod
# Loading work.Booth_Selector_Blk
# Loading work.M_Stage0
# Loading work.HA
# Loading work.FA
# Loading work.HA_1B
# Loading work.M_Stage1
# Loading work.M_Stage2
# Loading work.M_CLA
# Loading work.PHA_NP
# Loading work.FA_0B
# Loading work.PFA
# Loading work.FA_1B
# Loading work.M_CLU
# Loading work.REG_RD_SELECT
# Loading work.muxcomb161
# Loading work.AddCard
# Loading work.AC_And
# Loading work.AC_Not
# Loading work.AC_Or
# Loading work.AC_Xor
# Loading work.AC_AddSub
# Loading work.mux21
# Loading work.AC_CLU
# Loading work.compare
# Loading work.And_mod
# Loading work.ari_shift
# Loading work.mux21_8
# Loading work.AC_Output_Mux
# Loading work.And3_mod
# Loading work.Nand3_mod
# ** Error: (vsim-3033) D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv(110): Instantiation of 'mux21_4' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /mainboard File: D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/mainboard.sv
#         Searched libraries:
#             D:/Stuff/Projects/ComputerDesign/VerilogDesign/with assigns/work
# Loading work.DATA_MUX
# Loading work.memory
# Loading work.JMP_CTRL
# Loading work.nand3_mod
# Loading work.nand4_mod
# Error loading design
# Compile of mux21_4.sv was successful.
vsim -gui work.mainboard
# vsim 
# Start time: 17:22:45 on May 30,2017
# Loading sv_std.std
# Loading work.mainboard
# Loading work.PC_JMP_MUX
# Loading work.PC_ADDER
# Loading work.PHA
# Loading work.FA_NP
# Loading work.CLU16
# Loading work.REG16
# Loading work.REG_WR_SELECT
# Loading work.REG_SEL_BLK
# Loading work.reg_limit_k
# Loading work.main_op_interp
# Loading work.main_op_interp_blk
# Loading work.and3_mod
# Loading work.Multiplier
# Loading work.Booth_Encoder
# Loading work.Booth_Selector
# Loading work.Booth_Selector_Blk0
# Loading work.Xor_mod
# Loading work.Booth_Selector_Blk
# Loading work.M_Stage0
# Loading work.HA
# Loading work.FA
# Loading work.HA_1B
# Loading work.M_Stage1
# Loading work.M_Stage2
# Loading work.M_CLA
# Loading work.PHA_NP
# Loading work.FA_0B
# Loading work.PFA
# Loading work.FA_1B
# Loading work.M_CLU
# Loading work.REG_RD_SELECT
# Loading work.muxcomb161
# Loading work.AddCard
# Loading work.AC_And
# Loading work.AC_Not
# Loading work.AC_Or
# Loading work.AC_Xor
# Loading work.AC_AddSub
# Loading work.mux21
# Loading work.AC_CLU
# Loading work.compare
# Loading work.And_mod
# Loading work.ari_shift
# Loading work.mux21_8
# Loading work.AC_Output_Mux
# Loading work.And3_mod
# Loading work.Nand3_mod
# Loading work.mux21_4
# Loading work.DATA_MUX
# Loading work.memory
# Loading work.JMP_CTRL
# Loading work.nand3_mod
# Loading work.nand4_mod
# Loading work.muxcomb161blk
# Loading work.AC_Output_Mux_Blk
# Loading work.DATA_MUX_BLK
# Compile of memory.sv was successful.
restart
# Loading work.memory
add wave -position end sim:/mainboard/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: Nathan  Hostname: FRANKENSTEIN  ProcessID: 39608
# 
#           Attempting to use alternate WLF file "./wlftat2m9x".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftat2m9x
# 
force -freeze sim:/mainboard/clk 0 0, 1 {500 ns} -r 1000
run
run
run
run
run
add wave -position 1  sim:/mainboard/pc_reg
add wave -position 3  sim:/mainboard/op
add wave -position end  sim:/mainboard/shift_sel
# could not find interpreter "ScintillaTk"
add wave -position 4  sim:/mainboard/a
add wave -position 5  sim:/mainboard/b
add wave -position end  sim:/mainboard/add_res
add wave -position end  sim:/mainboard/AddCard/shift_sel
add wave -position end  sim:/mainboard/AddCard/shift_res
add wave -position end sim:/mainboard/AddCard/ari_shift/*
restart
force -freeze sim:/mainboard/clk 0 0, 1 {500 ns} -r 1000
run
add wave -position 28  sim:/mainboard/shift_op
# Compile of mainboard.sv was successful.
restart
# Loading work.mainboard
noforce sim:/mainboard/clk
force -freeze sim:/mainboard/clk 0 0, 1 {500 ns} -r 1000
run
# Compile of memory.sv was successful.
restart
# Loading work.memory
force -freeze sim:/mainboard/clk 0 0, 1 {500 ns} -r 1000
run
run
run
run
run
run
run
run
run
