[{"commit":{"message":"fix align problem"},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/aarch64_sve_ad.m4"}],"sha":"177bdab70efd0bf78ab0fadd2ca93708a13d620c"},{"commit":{"message":"fix years and tab"},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/aarch64_sve.ad"},{"filename":"src\/hotspot\/cpu\/aarch64\/aarch64_sve_ad.m4"}],"sha":"b46f46f5fe891aba78d30e5cf74a773d26cd71ca"},{"commit":{"message":"Merge vectorIntrinsics"},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/aarch64_sve.ad"},{"filename":"src\/hotspot\/cpu\/aarch64\/aarch64_sve_ad.m4"},{"filename":"src\/hotspot\/share\/opto\/vectorIntrinsics.cpp"}],"sha":"a925c37edad9d9f084e1fbabd6c15ffd1f25993d"},{"commit":{"message":"remove useless codes"},"files":[{"filename":"src\/hotspot\/share\/opto\/vectorIntrinsics.cpp"}],"sha":"95fbbb7e0b8b1a93ecbaab7251f941d41bc0c61b"},{"commit":{"message":"remove walkaround codes"},"files":[{"filename":"src\/hotspot\/share\/opto\/vectorIntrinsics.cpp"}],"sha":"2221f380968cb98b8f0d26cc3ad73e626ad41112"},{"commit":{"message":"add other I2I cast nodes"},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/aarch64_sve.ad"},{"filename":"src\/hotspot\/cpu\/aarch64\/aarch64_sve_ad.m4"},{"filename":"src\/hotspot\/share\/opto\/vectorIntrinsics.cpp"}],"sha":"2a6df4e1d383c89acddd0e9aa7d76639341ed184"},{"commit":{"message":"fix build bug on other archs caused by UseSVE > 0"},"files":[{"filename":"src\/hotspot\/share\/opto\/vectorIntrinsics.cpp"}],"sha":"db8e148dba7fa39985a9aad61eb0e5b1fbf736a4"},{"commit":{"message":"8259536: Add cast nodes between interger types implementation for Arm SVE"},"files":[{"filename":"src\/hotspot\/cpu\/aarch64\/aarch64_sve.ad"},{"filename":"src\/hotspot\/cpu\/aarch64\/aarch64_sve_ad.m4"},{"filename":"src\/hotspot\/share\/opto\/vectorIntrinsics.cpp"}],"sha":"ddcff3e05dec24da28f8b1a62d633df0b1eb6274"}]