

================================================================
== Vivado HLS Report for 'kernel'
================================================================
* Date:           Mon Aug 17 13:16:16 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        benchmark.prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|     5.232|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1012|  6952|  1012|  6952|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+------+----------+-----------+-----------+--------+----------+
        |                 |   Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |    Loop Name    | min |  max |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------+-----+------+----------+-----------+-----------+--------+----------+
        |- Loop 1         |  216|   216|        18|          -|          -|      12|    no    |
        | + Loop 1.1      |   16|    16|         2|          -|          -|       8|    no    |
        |- Loop 2         |  576|  6516| 48 ~ 543 |          -|          -|      12|    no    |
        | + Loop 2.1      |    3|    36|         3|          -|          -| 1 ~ 12 |    no    |
        | + Loop 2.2      |   42|   504|        42|          -|          -| 1 ~ 12 |    no    |
        |  ++ Loop 2.2.1  |   40|    40|         5|          -|          -|       8|    no    |
        |- Loop 3         |  216|   216|        18|          -|          -|      12|    no    |
        | + Loop 3.1      |   16|    16|         2|          -|          -|       8|    no    |
        +-----------------+-----+------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      9|       0|    432|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|      36|     40|    -|
|Memory           |        2|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    294|    -|
|Register         |        -|      -|     349|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|      9|     385|    766|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      2|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+----------------------+---------+-------+----+----+-----+
    |        Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT| URAM|
    +------------------------+----------------------+---------+-------+----+----+-----+
    |kernel_control_s_axi_U  |kernel_control_s_axi  |        0|      0|  36|  40|    0|
    +------------------------+----------------------+---------+-------+----+----+-----+
    |Total                   |                      |        0|      0|  36|  40|    0|
    +------------------------+----------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------+------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|   Module   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+------------+---------+---+----+-----+------+-----+------+-------------+
    |A_V_U  |kernel_A_V  |        1|  0|   0|    0|    96|   32|     1|         3072|
    |B_V_U  |kernel_A_V  |        1|  0|   0|    0|    96|   32|     1|         3072|
    +-------+------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |            |        2|  0|   0|    0|   192|   64|     2|         6144|
    +-------+------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |grp_fu_350_p2          |     *    |      3|  0|  20|          32|          32|
    |mul_ln209_fu_487_p2    |     *    |      3|  0|  20|          32|          32|
    |tmp410_fu_576_p2       |     *    |      3|  0|  20|          32|          32|
    |add_ln215_fu_562_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln28_fu_530_p2     |     +    |      0|  0|  12|           4|           1|
    |add_ln321_1_fu_627_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln321_fu_396_p2    |     +    |      0|  0|  15|           8|           8|
    |add_ln35_fu_477_p2     |     +    |      0|  0|  16|           9|           9|
    |add_ln49_fu_552_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln700_1_fu_508_p2  |     +    |      0|  0|  16|           9|           9|
    |add_ln700_fu_581_p2    |     +    |      0|  0|  39|          32|          32|
    |i0_1_fu_593_p2         |     +    |      0|  0|  12|           4|           1|
    |i0_fu_362_p2           |     +    |      0|  0|  12|           4|           1|
    |i_fu_413_p2            |     +    |      0|  0|  12|           4|           1|
    |j0_1_fu_617_p2         |     +    |      0|  0|  12|           4|           1|
    |j0_fu_386_p2           |     +    |      0|  0|  12|           4|           1|
    |j2_V_fu_498_p2         |     +    |      0|  0|  12|           4|           1|
    |j_V_fu_467_p2          |     +    |      0|  0|  12|           4|           1|
    |k_fu_542_p2            |     +    |      0|  0|  12|           4|           1|
    |tmp_fu_572_p2          |     +    |      0|  0|  39|          32|          32|
    |sub_ln35_fu_443_p2     |     -    |      0|  0|  16|           9|           9|
    |icmp_ln17_fu_356_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln20_fu_380_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln28_fu_407_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln32_fu_461_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln42_fu_492_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln44_fu_536_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln59_fu_587_p2    |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln62_fu_611_p2    |   icmp   |      0|  0|  11|           4|           5|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      9|  0| 432|         287|         263|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |A_V_address0         |  27|          5|    7|         35|
    |A_int_V_address0     |  15|          3|    7|         21|
    |B_V_address0         |  27|          5|    7|         35|
    |B_int_V_address0     |  15|          3|    7|         21|
    |C_int_V_address0     |  21|          4|    8|         32|
    |C_int_V_d0           |  15|          3|   32|         96|
    |ap_NS_fsm            |  93|         19|    1|         19|
    |i08_0_reg_328        |   9|          2|    4|          8|
    |i0_0_reg_250         |   9|          2|    4|          8|
    |indvars_iv1_reg_272  |   9|          2|    4|          8|
    |j09_0_reg_339        |   9|          2|    4|          8|
    |j0_0_reg_261         |   9|          2|    4|          8|
    |k_0_reg_317          |   9|          2|    4|          8|
    |op2_assign_reg_284   |   9|          2|    4|          8|
    |p_0102_0_reg_295     |   9|          2|    4|          8|
    |p_0229_0_reg_306     |   9|          2|    4|          8|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 294|         60|  105|        331|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |C_int_V_addr_1_reg_740  |   8|   0|    8|          0|
    |C_int_V_addr_reg_722    |   8|   0|    8|          0|
    |alpha_V_reg_648         |  32|   0|   32|          0|
    |ap_CS_fsm               |  18|   0|   18|          0|
    |beta_V_reg_653          |  32|   0|   32|          0|
    |i08_0_reg_328           |   4|   0|    4|          0|
    |i0_0_reg_250            |   4|   0|    4|          0|
    |i0_1_reg_811            |   4|   0|    4|          0|
    |i0_reg_661              |   4|   0|    4|          0|
    |i_reg_698               |   4|   0|    4|          0|
    |indvars_iv1_reg_272     |   4|   0|    4|          0|
    |j09_0_reg_339           |   4|   0|    4|          0|
    |j0_0_reg_261            |   4|   0|    4|          0|
    |j0_1_reg_824            |   4|   0|    4|          0|
    |j0_reg_674              |   4|   0|    4|          0|
    |j2_V_reg_735            |   4|   0|    4|          0|
    |j_V_reg_717             |   4|   0|    4|          0|
    |k_0_reg_317             |   4|   0|    4|          0|
    |k_reg_758               |   4|   0|    4|          0|
    |mul_ln209_1_reg_793     |  32|   0|   32|          0|
    |mul_ln209_2_reg_798     |  32|   0|   32|          0|
    |mul_ln209_reg_727       |  32|   0|   32|          0|
    |op2_assign_reg_284      |   4|   0|    4|          0|
    |p_0102_0_reg_295        |   4|   0|    4|          0|
    |p_0229_0_reg_306        |   4|   0|    4|          0|
    |sub_ln35_reg_703        |   7|   0|    9|          2|
    |tmp410_reg_803          |  32|   0|   32|          0|
    |zext_ln20_reg_666       |   4|   0|    8|          4|
    |zext_ln215_reg_773      |   8|   0|   64|         56|
    |zext_ln321_1_reg_679    |   8|   0|   64|         56|
    |zext_ln321_3_reg_829    |   8|   0|   64|         56|
    |zext_ln32_reg_709       |   4|   0|    8|          4|
    |zext_ln44_reg_745       |   4|   0|    8|          4|
    |zext_ln49_1_reg_763     |   8|   0|   64|         56|
    |zext_ln62_reg_816       |   4|   0|    8|          4|
    +------------------------+----+----+-----+-----------+
    |Total                   | 349|   0|  591|        242|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |    kernel    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    kernel    | return value |
|interrupt              | out |    1| ap_ctrl_hs |    kernel    | return value |
|alpha_int_V_address0   | out |    1|  ap_memory |  alpha_int_V |     array    |
|alpha_int_V_ce0        | out |    1|  ap_memory |  alpha_int_V |     array    |
|alpha_int_V_q0         |  in |   32|  ap_memory |  alpha_int_V |     array    |
|beta_int_V_address0    | out |    1|  ap_memory |  beta_int_V  |     array    |
|beta_int_V_ce0         | out |    1|  ap_memory |  beta_int_V  |     array    |
|beta_int_V_q0          |  in |   32|  ap_memory |  beta_int_V  |     array    |
|C_int_V_address0       | out |    8|  ap_memory |    C_int_V   |     array    |
|C_int_V_ce0            | out |    1|  ap_memory |    C_int_V   |     array    |
|C_int_V_we0            | out |    1|  ap_memory |    C_int_V   |     array    |
|C_int_V_d0             | out |   32|  ap_memory |    C_int_V   |     array    |
|C_int_V_q0             |  in |   32|  ap_memory |    C_int_V   |     array    |
|A_int_V_address0       | out |    7|  ap_memory |    A_int_V   |     array    |
|A_int_V_ce0            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_we0            | out |    1|  ap_memory |    A_int_V   |     array    |
|A_int_V_d0             | out |   32|  ap_memory |    A_int_V   |     array    |
|A_int_V_q0             |  in |   32|  ap_memory |    A_int_V   |     array    |
|B_int_V_address0       | out |    7|  ap_memory |    B_int_V   |     array    |
|B_int_V_ce0            | out |    1|  ap_memory |    B_int_V   |     array    |
|B_int_V_we0            | out |    1|  ap_memory |    B_int_V   |     array    |
|B_int_V_d0             | out |   32|  ap_memory |    B_int_V   |     array    |
|B_int_V_q0             |  in |   32|  ap_memory |    B_int_V   |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

