// Seed: 4043441677
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = $realtime || 1'h0 ? -1 : $realtime;
  wire id_12;
  wire id_13;
  wire id_14;
  wire id_15;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50,
    id_51,
    id_52,
    id_53,
    id_54,
    id_55,
    id_56,
    id_57,
    id_58,
    id_59,
    id_60,
    id_61
);
  inout wire id_61;
  inout wire id_60;
  inout wire id_59;
  inout wire id_58;
  input wire id_57;
  output wire id_56;
  inout wire id_55;
  inout wire id_54;
  inout wire id_53;
  input wire id_52;
  inout wire id_51;
  inout wire id_50;
  input wire id_49;
  input wire id_48;
  inout wire id_47;
  inout wire id_46;
  input wire id_45;
  inout wire id_44;
  input wire id_43;
  input wire id_42;
  output wire id_41;
  input wire id_40;
  output wire id_39;
  output wire id_38;
  inout wire id_37;
  inout wire id_36;
  inout wire id_35;
  output wire id_34;
  output wire id_33;
  inout wire id_32;
  inout wire id_31;
  output wire id_30;
  input wire id_29;
  inout wire id_28;
  output wire id_27;
  output wire id_26;
  inout wire id_25;
  output wire id_24;
  input wire id_23;
  output wire id_22;
  output wire id_21;
  input wire id_20;
  inout wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  always @(posedge id_53 or posedge $realtime) begin : LABEL_0
    id_9 = id_15;
    id_46 <= $realtime;
  end
  module_0 modCall_1 (
      id_41,
      id_38,
      id_28,
      id_37,
      id_53,
      id_59,
      id_52,
      id_13,
      id_5,
      id_33,
      id_24
  );
  id_62(
      .id_0(-1), .id_1()
  ); id_63(
      .id_0(),
      .id_1(id_27),
      .id_2(id_32),
      .id_3(id_15),
      .id_4(id_39),
      .id_5(-1),
      .id_6(),
      .id_7(-1 & id_17[-1] & $realtime),
      .id_8(-1),
      .id_9(id_10),
      .id_10((~id_61)),
      .id_11($realtime),
      .id_12(1),
      .id_13(-1),
      .id_14($realtime),
      .id_15($realtime),
      .id_16(1),
      .id_17($realtime)
  );
endmodule
