// Seed: 3898219502
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input supply1 id_4,
    output tri0 id_5,
    output tri id_6,
    input supply0 id_7,
    input wand id_8,
    output wor id_9,
    input uwire id_10,
    output wand id_11,
    output wand id_12
);
  wire id_14;
  logic [7:0] id_15 = id_0;
  assign id_15[1] = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd8
) (
    input tri0 id_0,
    output supply1 id_1,
    input wor id_2,
    output tri _id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_2,
      id_2,
      id_1,
      id_1,
      id_0,
      id_2,
      id_1,
      id_0,
      id_1,
      id_1
  );
  wire id_6[-1 : id_3];
endmodule
