// Copyright 2022 the V8 project authors. All rights reserved.
// Use of this source code is governed by a BSD-style license that can be
// found in the LICENSE file.

#ifndef V8_CODEGEN_RISCV_CONSTANT_RISCV_A_H_
#define V8_CODEGEN_RISCV_CONSTANT_RISCV_A_H_

#include "src/codegen/riscv/base-constants-riscv.h"
namespace v8 {
namespace internal {

// RV32A Standard Extension
constexpr Opcode RO_LR_W =
    AMO | (0b010 << kFunct3Shift) | (0b00010 << kFunct5Shift);
constexpr Opcode RO_SC_W =
    AMO | (0b010 << kFunct3Shift) | (0b00011 << kFunct5Shift);
constexpr Opcode RO_AMOSWAP_W =
    AMO | (0b010 << kFunct3Shift) | (0b00001 << kFunct5Shift);
constexpr Opcode RO_AMOADD_W =
    AMO | (0b010 << kFunct3Shift) | (0b00000 << kFunct5Shift);
constexpr Opcode RO_AMOXOR_W =
    AMO | (0b010 << kFunct3Shift) | (0b00100 << kFunct5Shift);
constexpr Opcode RO_AMOAND_W =
    AMO | (0b010 << kFunct3Shift) | (0b01100 << kFunct5Shift);
constexpr Opcode RO_AMOOR_W =
    AMO | (0b010 << kFunct3Shift) | (0b01000 << kFunct5Shift);
constexpr Opcode RO_AMOMIN_W =
    AMO | (0b010 << kFunct3Shift) | (0b10000 << kFunct5Shift);
constexpr Opcode RO_AMOMAX_W =
    AMO | (0b010 << kFunct3Shift) | (0b10100 << kFunct5Shift);
constexpr Opcode RO_AMOMINU_W =
    AMO | (0b010 << kFunct3Shift) | (0b11000 << kFunct5Shift);
constexpr Opcode RO_AMOMAXU_W =
    AMO | (0b010 << kFunct3Shift) | (0b11100 << kFunct5Shift);

#ifdef V8_TARGET_ARCH_RISCV64
  // RV64A Standard Extension (in addition to RV32A)
constexpr Opcode RO_LR_D =
    AMO | (0b011 << kFunct3Shift) | (0b00010 << kFunct5Shift);
constexpr Opcode RO_SC_D =
    AMO | (0b011 << kFunct3Shift) | (0b00011 << kFunct5Shift);
constexpr Opcode RO_AMOSWAP_D =
    AMO | (0b011 << kFunct3Shift) | (0b00001 << kFunct5Shift);
constexpr Opcode RO_AMOADD_D =
    AMO | (0b011 << kFunct3Shift) | (0b00000 << kFunct5Shift);
constexpr Opcode RO_AMOXOR_D =
    AMO | (0b011 << kFunct3Shift) | (0b00100 << kFunct5Shift);
constexpr Opcode RO_AMOAND_D =
    AMO | (0b011 << kFunct3Shift) | (0b01100 << kFunct5Shift);
constexpr Opcode RO_AMOOR_D =
    AMO | (0b011 << kFunct3Shift) | (0b01000 << kFunct5Shift);
constexpr Opcode RO_AMOMIN_D =
    AMO | (0b011 << kFunct3Shift) | (0b10000 << kFunct5Shift);
constexpr Opcode RO_AMOMAX_D =
    AMO | (0b011 << kFunct3Shift) | (0b10100 << kFunct5Shift);
constexpr Opcode RO_AMOMINU_D =
    AMO | (0b011 << kFunct3Shift) | (0b11000 << kFunct5Shift);
constexpr Opcode RO_AMOMAXU_D =
    AMO | (0b011 << kFunct3Shift) | (0b11100 << kFunct5Shift);
#endif  // V8_TARGET_ARCH_RISCV64
// clang-format on
}  // namespace internal
}  // namespace v8

#endif  // V8_CODEGEN_RISCV_CONSTANT_RISCV_A_H_
