##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_3
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for LIN_1_IntClk
		4.5::Critical Path Report for UART_1_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.2::Critical Path Report for (Clock_3:R vs. Clock_3:R)
		5.3::Critical Path Report for (LIN_1_IntClk:R vs. LIN_1_IntClk:R)
		5.4::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
		5.5::Critical Path Report for (CyBUS_CLK:R vs. Clock_3:R)
		5.6::Critical Path Report for (CyBUS_CLK:R vs. LIN_1_IntClk:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: Clock_1          | Frequency: 35.87 MHz  | Target: 48.00 MHz  | 
Clock: Clock_3          | Frequency: 34.52 MHz  | Target: 48.00 MHz  | 
Clock: Clock_4          | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_4(routed)  | N/A                   | Target: 0.00 MHz   | 
Clock: CyBUS_CLK        | Frequency: 75.16 MHz  | Target: 48.00 MHz  | 
Clock: CyILO            | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO            | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK     | N/A                   | Target: 48.00 MHz  | 
Clock: CyPLL_OUT        | N/A                   | Target: 48.00 MHz  | 
Clock: LIN_1_IntClk     | Frequency: 41.17 MHz  | Target: 0.31 MHz   | 
Clock: UART_1_IntClock  | Frequency: 32.34 MHz  | Target: 0.31 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock     Capture Clock    Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------  ---------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1          Clock_1          20833.3          -7043       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3          Clock_3          20833.3          -8132       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        Clock_3          20833.3          13535       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK        LIN_1_IntClk     20833.3          7528        N/A              N/A         N/A              N/A         N/A              N/A         
LIN_1_IntClk     LIN_1_IntClk     3.25e+006        3225711     N/A              N/A         N/A              N/A         N/A              N/A         
UART_1_IntClock  UART_1_IntClock  3.25e+006        3219076     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name       Clock to Out  Clock Name:Phase   
--------------  ------------  -----------------  
AHI(0)_PAD      31483         Clock_1:R          
ALI(0)_PAD      26021         Clock_1:R          
BHI(0)_PAD      33500         Clock_1:R          
BLI(0)_PAD      26208         Clock_1:R          
L_TXD_1(0)_PAD  27515         LIN_1_IntClk:R     
Tx_1(0)_PAD     33279         UART_1_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 35.87 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_A:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0
Capture Clock  : \PWM_A:PWMUDB:sDB255:deadbandcounterdp:u0\/clock
Path slack     : -7043p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16357
-------------------------------------   ----- 
End-of-path arrival time (ps)           16357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0                      datapathcell6   4140   4140  -7043  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i                     datapathcell7      0   4140  -7043  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb                 datapathcell7   3040   7180  -7043  RISE       1
\PWM_A:PWMUDB:db_csaddr_0\/main_4                     macrocell47     3534  10714  -7043  RISE       1
\PWM_A:PWMUDB:db_csaddr_0\/q                          macrocell47     3350  14064  -7043  RISE       1
\PWM_A:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0  datapathcell5   2293  16357  -7043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sDB255:deadbandcounterdp:u0\/clock           datapathcell5       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_3
*************************************
Clock: Clock_3
Frequency: 34.52 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -8132p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 15743

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23875
-------------------------------------   ----- 
End-of-path arrival time (ps)           23875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0        datapathcell8   2730   2730  -8132  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i       datapathcell9      0   2730  -8132  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb    datapathcell9   2960   5690  -8132  RISE       1
\QuadDec_1:Cnt16:CounterUDB:reload\/main_1                macrocell61     2300   7990  -8132  RISE       1
\QuadDec_1:Cnt16:CounterUDB:reload\/q                     macrocell61     3350  11340  -8132  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell8   2825  14165  -8132  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell8   9710  23875  -8132  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell9      0  23875  -8132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell9       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 75.16 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)_SYNC/out
Path End       : \LIN_1:bLIN:rxd_reg\/main_0
Capture Clock  : \LIN_1:bLIN:rxd_reg\/clock_0
Path slack     : 7528p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#156 vs. LIN_1_IntClk:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9795
-------------------------------------   ---- 
End-of-path arrival time (ps)           9795
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
L_RXD_1(0)_SYNC/out          synccell      1480   1480   7528  RISE       1
\LIN_1:bLIN:rxd_reg\/main_0  macrocell43   8315   9795   7528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:rxd_reg\/clock_0                               macrocell43         0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for LIN_1_IntClk
******************************************
Clock: LIN_1_IntClk
Frequency: 41.17 MHz | Target: 0.31 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:LINDp:u0\/ce0_comb
Path End       : \LIN_1:bLIN:StsReg\/status_0
Capture Clock  : \LIN_1:bLIN:StsReg\/clock
Path slack     : 3225711p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22719
-------------------------------------   ----- 
End-of-path arrival time (ps)           22719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1

Data path
pin name                         model name     delay     AT    slack  edge  Fanout
-------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:LINDp:u0\/ce0_comb   datapathcell4   5060   5060  3225711  RISE       1
\LIN_1:bLIN:break_pulse\/main_3  macrocell34     7617  12677  3225711  RISE       1
\LIN_1:bLIN:break_pulse\/q       macrocell34     3350  16027  3225711  RISE       1
\LIN_1:bLIN:StsReg\/status_0     statusicell3    6692  22719  3225711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:StsReg\/clock                                  statusicell3        0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
Frequency: 32.34 MHz | Target: 0.31 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3219076p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                    -11520
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3238480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19404
-------------------------------------   ----- 
End-of-path arrival time (ps)           19404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell86         0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q                       macrocell86      1250   1250  3219076  RISE       1
\UART_1:BUART:counter_load_not\/main_3           macrocell85      7930   9180  3219076  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell85      3350  12530  3219076  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   6874  19404  3219076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell11      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_A:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0
Capture Clock  : \PWM_A:PWMUDB:sDB255:deadbandcounterdp:u0\/clock
Path slack     : -7043p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16357
-------------------------------------   ----- 
End-of-path arrival time (ps)           16357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0                      datapathcell6   4140   4140  -7043  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i                     datapathcell7      0   4140  -7043  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb                 datapathcell7   3040   7180  -7043  RISE       1
\PWM_A:PWMUDB:db_csaddr_0\/main_4                     macrocell47     3534  10714  -7043  RISE       1
\PWM_A:PWMUDB:db_csaddr_0\/q                          macrocell47     3350  14064  -7043  RISE       1
\PWM_A:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0  datapathcell5   2293  16357  -7043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sDB255:deadbandcounterdp:u0\/clock           datapathcell5       0      0  RISE       1


5.2::Critical Path Report for (Clock_3:R vs. Clock_3:R)
*******************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -8132p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 15743

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23875
-------------------------------------   ----- 
End-of-path arrival time (ps)           23875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0        datapathcell8   2730   2730  -8132  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i       datapathcell9      0   2730  -8132  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb    datapathcell9   2960   5690  -8132  RISE       1
\QuadDec_1:Cnt16:CounterUDB:reload\/main_1                macrocell61     2300   7990  -8132  RISE       1
\QuadDec_1:Cnt16:CounterUDB:reload\/q                     macrocell61     3350  11340  -8132  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell8   2825  14165  -8132  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell8   9710  23875  -8132  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell9      0  23875  -8132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell9       0      0  RISE       1


5.3::Critical Path Report for (LIN_1_IntClk:R vs. LIN_1_IntClk:R)
*****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:LINDp:u0\/ce0_comb
Path End       : \LIN_1:bLIN:StsReg\/status_0
Capture Clock  : \LIN_1:bLIN:StsReg\/clock
Path slack     : 3225711p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22719
-------------------------------------   ----- 
End-of-path arrival time (ps)           22719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1

Data path
pin name                         model name     delay     AT    slack  edge  Fanout
-------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:LINDp:u0\/ce0_comb   datapathcell4   5060   5060  3225711  RISE       1
\LIN_1:bLIN:break_pulse\/main_3  macrocell34     7617  12677  3225711  RISE       1
\LIN_1:bLIN:break_pulse\/q       macrocell34     3350  16027  3225711  RISE       1
\LIN_1:bLIN:StsReg\/status_0     statusicell3    6692  22719  3225711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:StsReg\/clock                                  statusicell3        0      0  RISE       1


5.4::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
***********************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3219076p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                    -11520
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3238480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19404
-------------------------------------   ----- 
End-of-path arrival time (ps)           19404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell86         0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q                       macrocell86      1250   1250  3219076  RISE       1
\UART_1:BUART:counter_load_not\/main_3           macrocell85      7930   9180  3219076  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell85      3350  12530  3219076  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   6874  19404  3219076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell11      0      0  RISE       1


5.5::Critical Path Report for (CyBUS_CLK:R vs. Clock_3:R)
*********************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : A(0)_SYNC/out
Path End       : \QuadDec_1:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 13535p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   20833
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3789
-------------------------------------   ---- 
End-of-path arrival time (ps)           3789
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
A(0)_SYNC/clock                                             synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
A(0)_SYNC/out                                 synccell      1480   1480  13535  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_0\/main_0  macrocell75   2309   3789  13535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_0\/clock_0              macrocell75         0      0  RISE       1


5.6::Critical Path Report for (CyBUS_CLK:R vs. LIN_1_IntClk:R)
**************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)_SYNC/out
Path End       : \LIN_1:bLIN:rxd_reg\/main_0
Capture Clock  : \LIN_1:bLIN:rxd_reg\/clock_0
Path slack     : 7528p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#156 vs. LIN_1_IntClk:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9795
-------------------------------------   ---- 
End-of-path arrival time (ps)           9795
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
L_RXD_1(0)_SYNC/out          synccell      1480   1480   7528  RISE       1
\LIN_1:bLIN:rxd_reg\/main_0  macrocell43   8315   9795   7528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:rxd_reg\/clock_0                               macrocell43         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -8132p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 15743

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23875
-------------------------------------   ----- 
End-of-path arrival time (ps)           23875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0        datapathcell8   2730   2730  -8132  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i       datapathcell9      0   2730  -8132  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb    datapathcell9   2960   5690  -8132  RISE       1
\QuadDec_1:Cnt16:CounterUDB:reload\/main_1                macrocell61     2300   7990  -8132  RISE       1
\QuadDec_1:Cnt16:CounterUDB:reload\/q                     macrocell61     3350  11340  -8132  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell8   2825  14165  -8132  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell8   9710  23875  -8132  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell9      0  23875  -8132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell9       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_A:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0
Capture Clock  : \PWM_A:PWMUDB:sDB255:deadbandcounterdp:u0\/clock
Path slack     : -7043p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16357
-------------------------------------   ----- 
End-of-path arrival time (ps)           16357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                                              model name     delay     AT  slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0                      datapathcell6   4140   4140  -7043  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i                     datapathcell7      0   4140  -7043  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb                 datapathcell7   3040   7180  -7043  RISE       1
\PWM_A:PWMUDB:db_csaddr_0\/main_4                     macrocell47     3534  10714  -7043  RISE       1
\PWM_A:PWMUDB:db_csaddr_0\/q                          macrocell47     3350  14064  -7043  RISE       1
\PWM_A:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0  datapathcell5   2293  16357  -7043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sDB255:deadbandcounterdp:u0\/clock           datapathcell5       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -4854p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14167
-------------------------------------   ----- 
End-of-path arrival time (ps)           14167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0        datapathcell8   2730   2730  -8132  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i       datapathcell9      0   2730  -8132  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb    datapathcell9   2960   5690  -8132  RISE       1
\QuadDec_1:Cnt16:CounterUDB:reload\/main_1                macrocell61     2300   7990  -8132  RISE       1
\QuadDec_1:Cnt16:CounterUDB:reload\/q                     macrocell61     3350  11340  -8132  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell9   2827  14167  -4854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell9       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : -4852p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14165
-------------------------------------   ----- 
End-of-path arrival time (ps)           14165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0        datapathcell8   2730   2730  -8132  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i       datapathcell9      0   2730  -8132  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb    datapathcell9   2960   5690  -8132  RISE       1
\QuadDec_1:Cnt16:CounterUDB:reload\/main_1                macrocell61     2300   7990  -8132  RISE       1
\QuadDec_1:Cnt16:CounterUDB:reload\/q                     macrocell61     3350  11340  -8132  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell8   2825  14165  -4852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_A:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_A:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : -2451p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   20833
- Setup time                                   -5090
--------------------------------------------   ----- 
End-of-path required time (ps)                 15743

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18194
-------------------------------------   ----- 
End-of-path arrival time (ps)           18194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6   2320   2320  -2451  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0   2320  -2451  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2960   5280  -2451  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   3204   8484  -2451  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell6   9710  18194  -2451  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell7      0  18194  -2451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell7       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : -1562p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10875
-------------------------------------   ----- 
End-of-path arrival time (ps)           10875
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell3        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    2580   2580  -4842  RISE       1
\QuadDec_1:Cnt16:CounterUDB:count_enable\/main_0                 macrocell57     2319   4899  -4842  RISE       1
\QuadDec_1:Cnt16:CounterUDB:count_enable\/q                      macrocell57     3350   8249  -4842  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1         datapathcell8   2627  10875  -1562  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : -1560p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10873
-------------------------------------   ----- 
End-of-path arrival time (ps)           10873
 
Launch Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                        clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell3        0      0  RISE       1

Data path
pin name                                                         model name     delay     AT  slack  edge  Fanout
---------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3    2580   2580  -4842  RISE       1
\QuadDec_1:Cnt16:CounterUDB:count_enable\/main_0                 macrocell57     2319   4899  -4842  RISE       1
\QuadDec_1:Cnt16:CounterUDB:count_enable\/q                      macrocell57     3350   8249  -4842  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1         datapathcell9   2625  10873  -1560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell9       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_A:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_A:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 556p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8758
-------------------------------------   ---- 
End-of-path arrival time (ps)           8758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6   2320   2320  -2451  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0   2320  -2451  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2960   5280  -2451  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell7   3478   8758    556  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell7       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_A:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 829p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8484
-------------------------------------   ---- 
End-of-path arrival time (ps)           8484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6   2320   2320  -2451  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0   2320  -2451  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2960   5280  -2451  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell6   3204   8484    829  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:Net_1251\/main_7
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 3630p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13694
-------------------------------------   ----- 
End-of-path arrival time (ps)           13694
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell71         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1260\/q             macrocell71   1250   1250  -5467  RISE       1
\QuadDec_1:Net_1251_split\/main_1  macrocell70   6190   7440   3630  RISE       1
\QuadDec_1:Net_1251_split\/q       macrocell70   3350  10790   3630  RISE       1
\QuadDec_1:Net_1251\/main_7        macrocell69   2904  13694   3630  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell69         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1251\/q
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 4021p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5292
-------------------------------------   ---- 
End-of-path arrival time (ps)           5292
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell69         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1251\/q                                    macrocell69     1250   1250    741  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell8   4042   5292   4021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/status_0
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 4240p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 19263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15024
-------------------------------------   ----- 
End-of-path arrival time (ps)           15024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1           datapathcell8   3510   3510   4240  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i          datapathcell9      0   3510   4240  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb      datapathcell9   2950   6460   4240  RISE       1
\QuadDec_1:Cnt16:CounterUDB:status_0\/main_0                 macrocell62     2888   9348   4240  RISE       1
\QuadDec_1:Cnt16:CounterUDB:status_0\/q                      macrocell62     3350  12698   4240  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/status_0  statusicell5    2326  15024   4240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock   statusicell5        0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1251\/q
Path End       : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 4341p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4972
-------------------------------------   ---- 
End-of-path arrival time (ps)           4972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell69         0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1251\/q                                    macrocell69     1250   1250    741  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell9   3722   4972   4341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/clock       datapathcell9       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/status_3
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 4445p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 19263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14819
-------------------------------------   ----- 
End-of-path arrival time (ps)           14819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0            datapathcell8   2320   2320  -7724  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i           datapathcell9      0   2320  -7724  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb       datapathcell9   2960   5280  -7724  RISE       1
\QuadDec_1:Cnt16:CounterUDB:status_3\/main_0                 macrocell64     3873   9153   4445  RISE       1
\QuadDec_1:Cnt16:CounterUDB:status_3\/q                      macrocell64     3350  12503   4445  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/status_3  statusicell5    2316  14819   4445  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock   statusicell5        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/status_2
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 4725p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 19263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14538
-------------------------------------   ----- 
End-of-path arrival time (ps)           14538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0           datapathcell8   2730   2730  -8132  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i          datapathcell9      0   2730  -8132  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb       datapathcell9   2960   5690  -8132  RISE       1
\QuadDec_1:Cnt16:CounterUDB:status_2\/main_0                 macrocell63     3178   8868   4725  RISE       1
\QuadDec_1:Cnt16:CounterUDB:status_2\/q                      macrocell63     3350  12218   4725  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/status_2  statusicell5    2320  14538   4725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock   statusicell5        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_A:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 5442p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell53         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q         macrocell53     1250   1250   2162  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell6   2622   3872   5442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:runmode_enable\/q
Path End       : \PWM_A:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_A:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 5443p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3870
-------------------------------------   ---- 
End-of-path arrival time (ps)           3870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell53         0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:runmode_enable\/q         macrocell53     1250   1250   2162  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell7   2620   3870   5443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell7       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:Net_1203\/main_5
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 5490p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11833
-------------------------------------   ----- 
End-of-path arrival time (ps)           11833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell78         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q  macrocell78   1250   1250   5490  RISE       1
\QuadDec_1:Net_1203_split\/main_2   macrocell67   4940   6190   5490  RISE       1
\QuadDec_1:Net_1203_split\/q        macrocell67   3350   9540   5490  RISE       1
\QuadDec_1:Net_1203\/main_5         macrocell66   2293  11833   5490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell66         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_A:PWMUDB:db_ph1_run_temp\/main_4
Capture Clock  : \PWM_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 6036p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11287
-------------------------------------   ----- 
End-of-path arrival time (ps)           11287
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   4140   4140  -7043  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   4140  -7043  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   3040   7180  -7043  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/main_4  macrocell48     4107  11287   6036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_264/main_1
Capture Clock  : Net_264/clock_0
Path slack     : 6540p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10783
-------------------------------------   ----- 
End-of-path arrival time (ps)           10783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell6   4900   4900   6540  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell7      0   4900   6540  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell7   3070   7970   6540  RISE       1
Net_264/main_1                         macrocell4      2813  10783   6540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_264/clock_0                                            macrocell4          0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM_A:PWMUDB:prevCompare2\/main_0
Capture Clock  : \PWM_A:PWMUDB:prevCompare2\/clock_0
Path slack     : 6540p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10783
-------------------------------------   ----- 
End-of-path arrival time (ps)           10783
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell6   4900   4900   6540  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell7      0   4900   6540  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell7   3070   7970   6540  RISE       1
\PWM_A:PWMUDB:prevCompare2\/main_0     macrocell52     2813  10783   6540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:prevCompare2\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \PWM_A:PWMUDB:status_1\/main_1
Capture Clock  : \PWM_A:PWMUDB:status_1\/clock_0
Path slack     : 6549p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10774
-------------------------------------   ----- 
End-of-path arrival time (ps)           10774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell6   4900   4900   6540  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell7      0   4900   6540  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell7   3070   7970   6540  RISE       1
\PWM_A:PWMUDB:status_1\/main_1         macrocell55     2804  10774   6549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_1\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_263/main_1
Capture Clock  : Net_263/clock_0
Path slack     : 6610p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10714
-------------------------------------   ----- 
End-of-path arrival time (ps)           10714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   4140   4140  -7043  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   4140  -7043  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   3040   7180  -7043  RISE       1
Net_263/main_1                         macrocell3      3534  10714   6610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_263/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_A:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_A:PWMUDB:prevCompare1\/clock_0
Path slack     : 6610p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10714
-------------------------------------   ----- 
End-of-path arrival time (ps)           10714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   4140   4140  -7043  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   4140  -7043  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   3040   7180  -7043  RISE       1
\PWM_A:PWMUDB:prevCompare1\/main_0     macrocell51     3534  10714   6610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:prevCompare1\/clock_0                        macrocell51         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_A:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_A:PWMUDB:status_0\/clock_0
Path slack     : 6610p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10714
-------------------------------------   ----- 
End-of-path arrival time (ps)           10714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   4140   4140  -7043  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   4140  -7043  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   3040   7180  -7043  RISE       1
\PWM_A:PWMUDB:status_0\/main_1         macrocell54     3534  10714   6610  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_0\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_A:PWMUDB:db_ph2_run_temp\/main_4
Capture Clock  : \PWM_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 7503p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9821
-------------------------------------   ---- 
End-of-path arrival time (ps)           9821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell6   4140   4140  -7043  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell7      0   4140  -7043  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell7   3040   7180  -7043  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/main_4  macrocell49     2641   9821   7503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)_SYNC/out
Path End       : \LIN_1:bLIN:rxd_reg\/main_0
Capture Clock  : \LIN_1:bLIN:rxd_reg\/clock_0
Path slack     : 7528p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#156 vs. LIN_1_IntClk:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9795
-------------------------------------   ---- 
End-of-path arrival time (ps)           9795
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
L_RXD_1(0)_SYNC/out          synccell      1480   1480   7528  RISE       1
\LIN_1:bLIN:rxd_reg\/main_0  macrocell43   8315   9795   7528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:rxd_reg\/clock_0                               macrocell43         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)_SYNC/out
Path End       : \LIN_1:bLIN:state_1\/main_6
Capture Clock  : \LIN_1:bLIN:state_1\/clock_0
Path slack     : 7528p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#156 vs. LIN_1_IntClk:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9795
-------------------------------------   ---- 
End-of-path arrival time (ps)           9795
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
L_RXD_1(0)_SYNC/out          synccell      1480   1480   7528  RISE       1
\LIN_1:bLIN:state_1\/main_6  macrocell45   8315   9795   7528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)_SYNC/out
Path End       : \LIN_1:bLIN:state_2\/main_6
Capture Clock  : \LIN_1:bLIN:state_2\/clock_0
Path slack     : 7544p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#156 vs. LIN_1_IntClk:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9780
-------------------------------------   ---- 
End-of-path arrival time (ps)           9780
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
L_RXD_1(0)_SYNC/out          synccell      1480   1480   7528  RISE       1
\LIN_1:bLIN:state_2\/main_6  macrocell46   8300   9780   7544  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)_SYNC/out
Path End       : \LIN_1:bLIN:StsReg\/status_1
Capture Clock  : \LIN_1:bLIN:StsReg\/clock
Path slack     : 7801p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#156 vs. LIN_1_IntClk:R#2)   20833
- Setup time                                            -1570
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          19263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11462
-------------------------------------   ----- 
End-of-path arrival time (ps)           11462
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                         model name    delay     AT  slack  edge  Fanout
-------------------------------  ------------  -----  -----  -----  ----  ------
L_RXD_1(0)_SYNC/out              synccell       1480   1480   7528  RISE       1
\LIN_1:bLIN:edge_detect\/main_1  macrocell35    4319   5799   7801  RISE       1
\LIN_1:bLIN:edge_detect\/q       macrocell35    3350   9149   7801  RISE       1
\LIN_1:bLIN:StsReg\/status_1     statusicell3   2313  11462   7801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:StsReg\/clock                                  statusicell3        0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:final_kill_reg\/q
Path End       : \PWM_A:PWMUDB:genblk8:stsreg\/status_5
Capture Clock  : \PWM_A:PWMUDB:genblk8:stsreg\/clock
Path slack     : 7901p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   20833
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 19263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11362
-------------------------------------   ----- 
End-of-path arrival time (ps)           11362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:final_kill_reg\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:final_kill_reg\/q         macrocell50    1250   1250   7901  RISE       1
\PWM_A:PWMUDB:status_5\/main_0          macrocell56    2287   3537   7901  RISE       1
\PWM_A:PWMUDB:status_5\/q               macrocell56    3350   6887   7901  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/status_5  statusicell4   4475  11362   7901  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QuadDec_1:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 7975p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9348
-------------------------------------   ---- 
End-of-path arrival time (ps)           9348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell8   3510   3510   4240  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell9      0   3510   4240  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell9   2950   6460   4240  RISE       1
\QuadDec_1:Cnt16:CounterUDB:prevCompare\/main_0          macrocell60     2888   9348   7975  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:prevCompare\/clock_0           macrocell60         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 8171p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9153
-------------------------------------   ---- 
End-of-path arrival time (ps)           9153
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8   2320   2320  -7724  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0   2320  -7724  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2960   5280  -7724  RISE       1
\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell65     3873   9153   8171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:underflow_reg_i\/clock_0       macrocell65         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1251\/q
Path End       : \QuadDec_1:bQuadDec:Stsreg\/status_1
Capture Clock  : \QuadDec_1:bQuadDec:Stsreg\/clock
Path slack     : 8297p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 19263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10966
-------------------------------------   ----- 
End-of-path arrival time (ps)           10966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell69         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1251\/q                macrocell69    1250   1250    741  RISE       1
\QuadDec_1:Net_611\/main_1            macrocell73    4058   5308   8297  RISE       1
\QuadDec_1:Net_611\/q                 macrocell73    3350   8658   8297  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/status_1  statusicell6   2309  10966   8297  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/clock                          statusicell6        0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 8455p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8868
-------------------------------------   ---- 
End-of-path arrival time (ps)           8868
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell8   2730   2730  -8132  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell9      0   2730  -8132  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell9   2960   5690  -8132  RISE       1
\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell59     3178   8868   8455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:overflow_reg_i\/clock_0        macrocell59         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1210\/q
Path End       : \QuadDec_1:bQuadDec:Stsreg\/status_0
Capture Clock  : \QuadDec_1:bQuadDec:Stsreg\/clock
Path slack     : 8554p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 19263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10709
-------------------------------------   ----- 
End-of-path arrival time (ps)           10709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1210\/clock_0                               macrocell68         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1210\/q                macrocell68    1250   1250   8554  RISE       1
\QuadDec_1:Net_530\/main_0            macrocell72    3212   4462   8554  RISE       1
\QuadDec_1:Net_530\/q                 macrocell72    3350   7812   8554  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/status_0  statusicell6   2897  10709   8554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/clock                          statusicell6        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/status_1
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 9123p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 19263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10140
-------------------------------------   ----- 
End-of-path arrival time (ps)           10140
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1

Data path
pin name                                                     model name     delay     AT  slack  edge  Fanout
-----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0            datapathcell8   2320   2320  -7724  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i           datapathcell9      0   2320  -7724  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb       datapathcell9   2960   5280  -7724  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/status_1  statusicell5    4860  10140   9123  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock   statusicell5        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_A:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_A:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9168p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   20833
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 19263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10095
-------------------------------------   ----- 
End-of-path arrival time (ps)           10095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell6   2320   2320  -2451  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell7      0   2320  -2451  RISE       1
\PWM_A:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell7   2960   5280  -2451  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/status_2  statusicell4    4815  10095   9168  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QuadDec_1:Net_1210\/main_0
Capture Clock  : \QuadDec_1:Net_1210\/clock_0
Path slack     : 9333p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7990
-------------------------------------   ---- 
End-of-path arrival time (ps)           7990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell8   2730   2730  -8132  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell9      0   2730  -8132  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell9   2960   5690  -8132  RISE       1
\QuadDec_1:Net_1210\/main_0                             macrocell68     2300   7990   9333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1210\/clock_0                               macrocell68         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QuadDec_1:Net_1210\/main_1
Capture Clock  : \QuadDec_1:Net_1210\/clock_0
Path slack     : 9741p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7582
-------------------------------------   ---- 
End-of-path arrival time (ps)           7582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/clock       datapathcell8       0      0  RISE       1

Data path
pin name                                                model name     delay     AT  slack  edge  Fanout
------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell8   2320   2320  -7724  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell9      0   2320  -7724  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell9   2960   5280  -7724  RISE       1
\QuadDec_1:Net_1210\/main_1                             macrocell68     2302   7582   9741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1210\/clock_0                               macrocell68         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_1:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 9832p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7492
-------------------------------------   ---- 
End-of-path arrival time (ps)           7492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_0\/clock_0              macrocell79         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_delayed_0\/q       macrocell79   1250   1250   9832  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_1\/main_0  macrocell80   6242   7492   9832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_1\/clock_0              macrocell80         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_delayed_0\/q
Path End       : \QuadDec_1:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 9832p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7492
-------------------------------------   ---- 
End-of-path arrival time (ps)           7492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_0\/clock_0              macrocell79         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_delayed_0\/q  macrocell79   1250   1250   9832  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/main_0  macrocell82   6242   7492   9832  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_1:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 9854p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7469
-------------------------------------   ---- 
End-of-path arrival time (ps)           7469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_0\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_delayed_0\/q       macrocell75   1250   1250   9854  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_1\/main_0  macrocell76   6219   7469   9854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_1\/clock_0              macrocell76         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_delayed_0\/q
Path End       : \QuadDec_1:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 9854p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7469
-------------------------------------   ---- 
End-of-path arrival time (ps)           7469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_0\/clock_0              macrocell75         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_delayed_0\/q  macrocell75   1250   1250   9854  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/main_0  macrocell78   6219   7469   9854  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell78         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb
Path End       : \PWM_A:PWMUDB:db_ph2_run_temp\/main_2
Capture Clock  : \PWM_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 10267p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7056
-------------------------------------   ---- 
End-of-path arrival time (ps)           7056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sDB255:deadbandcounterdp:u0\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb  datapathcell5   3850   3850  -2467  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/main_2               macrocell49     3206   7056  10267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:bQuadDec:error\/main_5
Capture Clock  : \QuadDec_1:bQuadDec:error\/clock_0
Path slack     : 10435p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6888
-------------------------------------   ---- 
End-of-path arrival time (ps)           6888
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell83         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_0\/q     macrocell83   1250   1250   4234  RISE       1
\QuadDec_1:bQuadDec:error\/main_5  macrocell74   5638   6888  10435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell74         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:Net_1203\/main_0
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 10446p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6877
-------------------------------------   ---- 
End-of-path arrival time (ps)           6877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell78         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q  macrocell78   1250   1250   5490  RISE       1
\QuadDec_1:Net_1203\/main_0         macrocell66   5627   6877  10446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell66         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:bQuadDec:state_0\/main_1
Capture Clock  : \QuadDec_1:bQuadDec:state_0\/clock_0
Path slack     : 10446p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6877
-------------------------------------   ---- 
End-of-path arrival time (ps)           6877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell78         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q   macrocell78   1250   1250   5490  RISE       1
\QuadDec_1:bQuadDec:state_0\/main_1  macrocell83   5627   6877  10446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell83         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:bQuadDec:state_1\/main_1
Capture Clock  : \QuadDec_1:bQuadDec:state_1\/clock_0
Path slack     : 10450p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6873
-------------------------------------   ---- 
End-of-path arrival time (ps)           6873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell78         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q   macrocell78   1250   1250   5490  RISE       1
\QuadDec_1:bQuadDec:state_1\/main_1  macrocell84   5623   6873  10450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb
Path End       : \PWM_A:PWMUDB:db_ph1_run_temp\/main_3
Capture Clock  : \PWM_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 10592p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6732
-------------------------------------   ---- 
End-of-path arrival time (ps)           6732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:sDB255:deadbandcounterdp:u0\/clock           datapathcell5       0      0  RISE       1

Data path
pin name                                            model name     delay     AT  slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb  datapathcell5   3850   3850  -2467  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/main_3               macrocell48     2882   6732  10592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:Net_1251\/main_1
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 10800p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6524
-------------------------------------   ---- 
End-of-path arrival time (ps)           6524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell71         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1260\/q       macrocell71   1250   1250  -5467  RISE       1
\QuadDec_1:Net_1251\/main_1  macrocell69   5274   6524  10800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell69         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:Net_1251\/main_6
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 11001p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6322
-------------------------------------   ---- 
End-of-path arrival time (ps)           6322
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell83         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_0\/q  macrocell83   1250   1250   4234  RISE       1
\QuadDec_1:Net_1251\/main_6     macrocell69   5072   6322  11001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell69         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:bQuadDec:error\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:error\/clock_0
Path slack     : 11094p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6230
-------------------------------------   ---- 
End-of-path arrival time (ps)           6230
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell71         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1260\/q             macrocell71   1250   1250  -5467  RISE       1
\QuadDec_1:bQuadDec:error\/main_0  macrocell74   4980   6230  11094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell74         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_264/main_0
Capture Clock  : Net_264/clock_0
Path slack     : 11309p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6014
-------------------------------------   ---- 
End-of-path arrival time (ps)           6014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk1:ctrlreg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   2580   2580  -1238  RISE       1
Net_264/main_0                            macrocell4     3434   6014  11309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_264/clock_0                                            macrocell4          0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_A:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_A:PWMUDB:runmode_enable\/clock_0
Path slack     : 11309p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6014
-------------------------------------   ---- 
End-of-path arrival time (ps)           6014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk1:ctrlreg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   2580   2580  -1238  RISE       1
\PWM_A:PWMUDB:runmode_enable\/main_0      macrocell53    3434   6014  11309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:runmode_enable\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_A:PWMUDB:db_ph2_run_temp\/main_0
Capture Clock  : \PWM_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 11323p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6000
-------------------------------------   ---- 
End-of-path arrival time (ps)           6000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk1:ctrlreg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   2580   2580  -1238  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/main_0     macrocell49    3420   6000  11323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)_SYNC/out
Path End       : \LIN_1:bLIN:state_0\/main_6
Capture Clock  : \LIN_1:bLIN:state_0\/clock_0
Path slack     : 11507p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#156 vs. LIN_1_IntClk:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5816
-------------------------------------   ---- 
End-of-path arrival time (ps)           5816
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
L_RXD_1(0)_SYNC/out          synccell      1480   1480   7528  RISE       1
\LIN_1:bLIN:state_0\/main_6  macrocell44   4336   5816  11507  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)_SYNC/out
Path End       : \LIN_1:Net_630\/main_1
Capture Clock  : \LIN_1:Net_630\/clock_0
Path slack     : 11525p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#156 vs. LIN_1_IntClk:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5799
-------------------------------------   ---- 
End-of-path arrival time (ps)           5799
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                model name   delay     AT  slack  edge  Fanout
----------------------  -----------  -----  -----  -----  ----  ------
L_RXD_1(0)_SYNC/out     synccell      1480   1480   7528  RISE       1
\LIN_1:Net_630\/main_1  macrocell8    4319   5799  11525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_630\/clock_0                                    macrocell8          0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_A:PWMUDB:db_ph1_run_temp\/main_0
Capture Clock  : \PWM_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 11554p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5769
-------------------------------------   ---- 
End-of-path arrival time (ps)           5769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk1:ctrlreg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   2580   2580  -1238  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/main_0     macrocell48    3189   5769  11554  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:bQuadDec:Stsreg\/status_3
Capture Clock  : \QuadDec_1:bQuadDec:Stsreg\/clock
Path slack     : 11727p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 19263

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7536
-------------------------------------   ---- 
End-of-path arrival time (ps)           7536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell74         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:error\/q          macrocell74    1250   1250   5645  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/status_3  statusicell6   6286   7536  11727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/clock                          statusicell6        0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)_SYNC/out
Path End       : \LIN_1:bLIN:inact_state_0\/main_5
Capture Clock  : \LIN_1:bLIN:inact_state_0\/clock_0
Path slack     : 11752p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#156 vs. LIN_1_IntClk:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5571
-------------------------------------   ---- 
End-of-path arrival time (ps)           5571
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
L_RXD_1(0)_SYNC/out                synccell      1480   1480   7528  RISE       1
\LIN_1:bLIN:inact_state_0\/main_5  macrocell39   4091   5571  11752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)_SYNC/out
Path End       : \LIN_1:bLIN:inact_state_1\/main_6
Capture Clock  : \LIN_1:bLIN:inact_state_1\/clock_0
Path slack     : 11752p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#156 vs. LIN_1_IntClk:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5571
-------------------------------------   ---- 
End-of-path arrival time (ps)           5571
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
L_RXD_1(0)_SYNC/out                synccell      1480   1480   7528  RISE       1
\LIN_1:bLIN:inact_state_1\/main_6  macrocell40   4091   5571  11752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : L_RXD_1(0)_SYNC/out
Path End       : \LIN_1:bLIN:inact_state_2\/main_5
Capture Clock  : \LIN_1:bLIN:inact_state_2\/clock_0
Path slack     : 11752p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#156 vs. LIN_1_IntClk:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5571
-------------------------------------   ---- 
End-of-path arrival time (ps)           5571
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
L_RXD_1(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
L_RXD_1(0)_SYNC/out                synccell      1480   1480   7528  RISE       1
\LIN_1:bLIN:inact_state_2\/main_5  macrocell41   4091   5571  11752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_ph2_run_temp\/q
Path End       : \PWM_A:PWMUDB:db_ph2_run_temp\/main_3
Capture Clock  : \PWM_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 11900p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5423
-------------------------------------   ---- 
End-of-path arrival time (ps)           5423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell49         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_ph2_run_temp\/q       macrocell49   1250   1250  -1671  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/main_3  macrocell49   4173   5423  11900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:Net_1260\/main_0
Capture Clock  : \QuadDec_1:Net_1260\/clock_0
Path slack     : 11998p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5325
-------------------------------------   ---- 
End-of-path arrival time (ps)           5325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell71         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1260\/q       macrocell71   1250   1250  -5467  RISE       1
\QuadDec_1:Net_1260\/main_0  macrocell71   4075   5325  11998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:bQuadDec:state_1\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:state_1\/clock_0
Path slack     : 11998p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5325
-------------------------------------   ---- 
End-of-path arrival time (ps)           5325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell71         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1260\/q               macrocell71   1250   1250  -5467  RISE       1
\QuadDec_1:bQuadDec:state_1\/main_0  macrocell84   4075   5325  11998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:Net_1203\/main_2
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 12037p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5286
-------------------------------------   ---- 
End-of-path arrival time (ps)           5286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell74         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:error\/q  macrocell74   1250   1250   5645  RISE       1
\QuadDec_1:Net_1203\/main_2   macrocell66   4036   5286  12037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell66         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:bQuadDec:state_0\/main_3
Capture Clock  : \QuadDec_1:bQuadDec:state_0\/clock_0
Path slack     : 12037p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5286
-------------------------------------   ---- 
End-of-path arrival time (ps)           5286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell74         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:error\/q         macrocell74   1250   1250   5645  RISE       1
\QuadDec_1:bQuadDec:state_0\/main_3  macrocell83   4036   5286  12037  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell83         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:Net_1260\/main_1
Capture Clock  : \QuadDec_1:Net_1260\/clock_0
Path slack     : 12047p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5276
-------------------------------------   ---- 
End-of-path arrival time (ps)           5276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell74         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:error\/q  macrocell74   1250   1250   5645  RISE       1
\QuadDec_1:Net_1260\/main_1   macrocell71   4026   5276  12047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:bQuadDec:state_1\/main_3
Capture Clock  : \QuadDec_1:bQuadDec:state_1\/clock_0
Path slack     : 12047p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5276
-------------------------------------   ---- 
End-of-path arrival time (ps)           5276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell74         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:error\/q         macrocell74   1250   1250   5645  RISE       1
\QuadDec_1:bQuadDec:state_1\/main_3  macrocell84   4026   5276  12047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_1\/q
Path End       : \QuadDec_1:bQuadDec:error\/main_4
Capture Clock  : \QuadDec_1:bQuadDec:error\/clock_0
Path slack     : 12096p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5228
-------------------------------------   ---- 
End-of-path arrival time (ps)           5228
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell84         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_1\/q     macrocell84   1250   1250   4917  RISE       1
\QuadDec_1:bQuadDec:error\/main_4  macrocell74   3978   5228  12096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell74         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:bQuadDec:state_0\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:state_0\/clock_0
Path slack     : 12158p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5165
-------------------------------------   ---- 
End-of-path arrival time (ps)           5165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell71         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1260\/q               macrocell71   1250   1250  -5467  RISE       1
\QuadDec_1:bQuadDec:state_0\/main_0  macrocell83   3915   5165  12158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell83         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_1:Net_1203\/main_1
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 12162p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5161
-------------------------------------   ---- 
End-of-path arrival time (ps)           5161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell82         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_filt\/q  macrocell82   1250   1250   6097  RISE       1
\QuadDec_1:Net_1203\/main_1         macrocell66   3911   5161  12162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell66         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_1:bQuadDec:state_0\/main_2
Capture Clock  : \QuadDec_1:bQuadDec:state_0\/clock_0
Path slack     : 12162p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5161
-------------------------------------   ---- 
End-of-path arrival time (ps)           5161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell82         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_filt\/q   macrocell82   1250   1250   6097  RISE       1
\QuadDec_1:bQuadDec:state_0\/main_2  macrocell83   3911   5161  12162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell83         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_1:bQuadDec:state_1\/main_2
Capture Clock  : \QuadDec_1:bQuadDec:state_1\/clock_0
Path slack     : 12181p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5142
-------------------------------------   ---- 
End-of-path arrival time (ps)           5142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell82         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_filt\/q   macrocell82   1250   1250   6097  RISE       1
\QuadDec_1:bQuadDec:state_1\/main_2  macrocell84   3892   5142  12181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_1\/q
Path End       : \QuadDec_1:Net_1251\/main_5
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 12198p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5126
-------------------------------------   ---- 
End-of-path arrival time (ps)           5126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell84         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_1\/q  macrocell84   1250   1250   4917  RISE       1
\QuadDec_1:Net_1251\/main_5     macrocell69   3876   5126  12198  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell69         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_263/q
Path End       : \PWM_A:PWMUDB:db_ph2_run_temp\/main_1
Capture Clock  : \PWM_A:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 12341p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4982
-------------------------------------   ---- 
End-of-path arrival time (ps)           4982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_263/clock_0                                            macrocell3          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Net_263/q                              macrocell3    1250   1250   -525  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/main_1  macrocell49   3732   4982  12341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph2_run_temp\/clock_0                     macrocell49         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_263/q
Path End       : \PWM_A:PWMUDB:db_ph1_run_temp\/main_1
Capture Clock  : \PWM_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 12354p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4969
-------------------------------------   ---- 
End-of-path arrival time (ps)           4969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_263/clock_0                                            macrocell3          0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Net_263/q                              macrocell3    1250   1250   -525  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/main_1  macrocell48   3719   4969  12354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : Net_263/main_0
Capture Clock  : Net_263/clock_0
Path slack     : 12415p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4908
-------------------------------------   ---- 
End-of-path arrival time (ps)           4908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk1:ctrlreg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   2580   2580  -1238  RISE       1
Net_263/main_0                            macrocell3     2328   4908  12415  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_263/clock_0                                            macrocell3          0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:bQuadDec:Stsreg\/status_2
Capture Clock  : \QuadDec_1:bQuadDec:Stsreg\/clock
Path slack     : 12681p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 19263

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6582
-------------------------------------   ---- 
End-of-path arrival time (ps)           6582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell71         0      0  RISE       1

Data path
pin name                              model name    delay     AT  slack  edge  Fanout
------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1260\/q                macrocell71    1250   1250  -5467  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/status_2  statusicell6   5332   6582  12681  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:Stsreg\/clock                          statusicell6        0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:Net_1260\/main_3
Capture Clock  : \QuadDec_1:Net_1260\/clock_0
Path slack     : 12805p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4518
-------------------------------------   ---- 
End-of-path arrival time (ps)           4518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell83         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_0\/q  macrocell83   1250   1250   4234  RISE       1
\QuadDec_1:Net_1260\/main_3     macrocell71   3268   4518  12805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:bQuadDec:state_1\/main_5
Capture Clock  : \QuadDec_1:bQuadDec:state_1\/clock_0
Path slack     : 12805p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4518
-------------------------------------   ---- 
End-of-path arrival time (ps)           4518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell83         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_0\/q       macrocell83   1250   1250   4234  RISE       1
\QuadDec_1:bQuadDec:state_1\/main_5  macrocell84   3268   4518  12805  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:Net_1203\/main_4
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 12807p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4517
-------------------------------------   ---- 
End-of-path arrival time (ps)           4517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell83         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_0\/q  macrocell83   1250   1250   4234  RISE       1
\QuadDec_1:Net_1203\/main_4     macrocell66   3267   4517  12807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell66         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_0\/q
Path End       : \QuadDec_1:bQuadDec:state_0\/main_5
Capture Clock  : \QuadDec_1:bQuadDec:state_0\/clock_0
Path slack     : 12807p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4517
-------------------------------------   ---- 
End-of-path arrival time (ps)           4517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell83         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_0\/q       macrocell83   1250   1250   4234  RISE       1
\QuadDec_1:bQuadDec:state_0\/main_5  macrocell83   3267   4517  12807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell83         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_1:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 12857p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4466
-------------------------------------   ---- 
End-of-path arrival time (ps)           4466
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_1\/clock_0              macrocell80         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_delayed_1\/q       macrocell80   1250   1250  12857  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_2\/main_0  macrocell81   3216   4466  12857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_2\/clock_0              macrocell81         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_1\/q
Path End       : \QuadDec_1:Net_1260\/main_2
Capture Clock  : \QuadDec_1:Net_1260\/clock_0
Path slack     : 12997p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4326
-------------------------------------   ---- 
End-of-path arrival time (ps)           4326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell84         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_1\/q  macrocell84   1250   1250   4917  RISE       1
\QuadDec_1:Net_1260\/main_2     macrocell71   3076   4326  12997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell71         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_1\/q
Path End       : \QuadDec_1:bQuadDec:state_1\/main_4
Capture Clock  : \QuadDec_1:bQuadDec:state_1\/clock_0
Path slack     : 12997p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4326
-------------------------------------   ---- 
End-of-path arrival time (ps)           4326
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell84         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_1\/q       macrocell84   1250   1250   4917  RISE       1
\QuadDec_1:bQuadDec:state_1\/main_4  macrocell84   3076   4326  12997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell84         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_1\/q
Path End       : \QuadDec_1:Net_1203\/main_3
Capture Clock  : \QuadDec_1:Net_1203\/clock_0
Path slack     : 12998p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell84         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_1\/q  macrocell84   1250   1250   4917  RISE       1
\QuadDec_1:Net_1203\/main_3     macrocell66   3075   4325  12998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell66         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:state_1\/q
Path End       : \QuadDec_1:bQuadDec:state_0\/main_4
Capture Clock  : \QuadDec_1:bQuadDec:state_0\/clock_0
Path slack     : 12998p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4325
-------------------------------------   ---- 
End-of-path arrival time (ps)           4325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_1\/clock_0                       macrocell84         0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:state_1\/q       macrocell84   1250   1250   4917  RISE       1
\QuadDec_1:bQuadDec:state_0\/main_4  macrocell83   3075   4325  12998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:state_0\/clock_0                       macrocell83         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1251\/q
Path End       : \QuadDec_1:Net_1251\/main_0
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 13104p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4219
-------------------------------------   ---- 
End-of-path arrival time (ps)           4219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell69         0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1251\/q       macrocell69   1250   1250    741  RISE       1
\QuadDec_1:Net_1251\/main_0  macrocell69   2969   4219  13104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell69         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:Net_1251\/main_4
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 13136p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4187
-------------------------------------   ---- 
End-of-path arrival time (ps)           4187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell74         0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:error\/q  macrocell74   1250   1250   5645  RISE       1
\QuadDec_1:Net_1251\/main_4   macrocell69   2937   4187  13136  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell69         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:error\/q
Path End       : \QuadDec_1:bQuadDec:error\/main_3
Capture Clock  : \QuadDec_1:bQuadDec:error\/clock_0
Path slack     : 13139p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell74         0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:error\/q       macrocell74   1250   1250   5645  RISE       1
\QuadDec_1:bQuadDec:error\/main_3  macrocell74   2934   4184  13139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell74         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_delayed_2\/q
Path End       : \QuadDec_1:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 13163p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4161
-------------------------------------   ---- 
End-of-path arrival time (ps)           4161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_2\/clock_0              macrocell81         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_delayed_2\/q  macrocell81   1250   1250  13163  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/main_2  macrocell82   2911   4161  13163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_1:bQuadDec:error\/main_2
Capture Clock  : \QuadDec_1:bQuadDec:error\/clock_0
Path slack     : 13262p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4062
-------------------------------------   ---- 
End-of-path arrival time (ps)           4062
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell82         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_filt\/q  macrocell82   1250   1250   6097  RISE       1
\QuadDec_1:bQuadDec:error\/main_2   macrocell74   2812   4062  13262  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell74         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_1:Net_1251\/main_3
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 13271p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell82         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_filt\/q  macrocell82   1250   1250   6097  RISE       1
\QuadDec_1:Net_1251\/main_3         macrocell69   2802   4052  13271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell69         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_filt\/q
Path End       : \QuadDec_1:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 13271p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4052
-------------------------------------   ---- 
End-of-path arrival time (ps)           4052
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell82         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_filt\/q       macrocell82   1250   1250   6097  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/main_3  macrocell82   2802   4052  13271  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:bQuadDec:error\/main_1
Capture Clock  : \QuadDec_1:bQuadDec:error\/clock_0
Path slack     : 13298p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell78         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q  macrocell78   1250   1250   5490  RISE       1
\QuadDec_1:bQuadDec:error\/main_1   macrocell74   2775   4025  13298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:error\/clock_0                         macrocell74         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 13298p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell78         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q       macrocell78   1250   1250   5490  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/main_3  macrocell78   2775   4025  13298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell78         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_filt\/q
Path End       : \QuadDec_1:Net_1251\/main_2
Capture Clock  : \QuadDec_1:Net_1251\/clock_0
Path slack     : 13304p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell78         0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_filt\/q  macrocell78   1250   1250   5490  RISE       1
\QuadDec_1:Net_1251\/main_2         macrocell69   2770   4020  13304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1251\/clock_0                               macrocell69         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:status_1\/q
Path End       : \PWM_A:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_A:PWMUDB:genblk8:stsreg\/clock
Path slack     : 13460p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   20833
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 19263

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5803
-------------------------------------   ---- 
End-of-path arrival time (ps)           5803
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_1\/clock_0                            macrocell55         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:status_1\/q               macrocell55    1250   1250  13460  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/status_1  statusicell4   4553   5803  13460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1203\/q
Path End       : \QuadDec_1:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 13482p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3841
-------------------------------------   ---- 
End-of-path arrival time (ps)           3841
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1203\/clock_0                               macrocell66         0      0  RISE       1

Data path
pin name                                            model name   delay     AT  slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1203\/q                              macrocell66   1250   1250  -3784  RISE       1
\QuadDec_1:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell58   2591   3841  13482  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:count_stored_i\/clock_0        macrocell58         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : A(0)_SYNC/out
Path End       : \QuadDec_1:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 13535p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   20833
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3789
-------------------------------------   ---- 
End-of-path arrival time (ps)           3789
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
A(0)_SYNC/clock                                             synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
A(0)_SYNC/out                                 synccell      1480   1480  13535  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_0\/main_0  macrocell75   2309   3789  13535  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_0\/clock_0              macrocell75         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : B(0)_SYNC/out
Path End       : \QuadDec_1:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 13549p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (CyBUS_CLK:R#1 vs. Clock_3:R#2)   20833
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3774
-------------------------------------   ---- 
End-of-path arrival time (ps)           3774
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
B(0)_SYNC/clock                                             synccell            0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
B(0)_SYNC/out                                 synccell      1480   1480  13549  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_0\/main_0  macrocell79   2294   3774  13549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_0\/clock_0              macrocell79         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_delayed_2\/q
Path End       : \QuadDec_1:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 13762p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_2\/clock_0              macrocell77         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_delayed_2\/q  macrocell77   1250   1250  13762  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/main_2  macrocell78   2312   3562  13762  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell78         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_B_delayed_1\/q
Path End       : \QuadDec_1:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QuadDec_1:bQuadDec:quad_B_filt\/clock_0
Path slack     : 13773p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_delayed_1\/clock_0              macrocell80         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_B_delayed_1\/q  macrocell80   1250   1250  12857  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/main_1  macrocell82   2300   3550  13773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_B_filt\/clock_0                   macrocell82         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_1:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 13774p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                      model name   delay     AT  slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_delayed_1\/q       macrocell76   1250   1250  13774  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_2\/main_0  macrocell77   2299   3549  13774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_2\/clock_0              macrocell77         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:bQuadDec:quad_A_delayed_1\/q
Path End       : \QuadDec_1:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QuadDec_1:bQuadDec:quad_A_filt\/clock_0
Path slack     : 13774p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_delayed_1\/clock_0              macrocell76         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\QuadDec_1:bQuadDec:quad_A_delayed_1\/q  macrocell76   1250   1250  13774  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/main_1  macrocell78   2299   3549  13774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:bQuadDec:quad_A_filt\/clock_0                   macrocell78         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:prevCompare2\/q
Path End       : \PWM_A:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_A:PWMUDB:status_1\/clock_0
Path slack     : 13775p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:prevCompare2\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:prevCompare2\/q   macrocell52   1250   1250  13775  RISE       1
\PWM_A:PWMUDB:status_1\/main_0  macrocell55   2298   3548  13775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_1\/clock_0                            macrocell55         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:prevCompare1\/q
Path End       : \PWM_A:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_A:PWMUDB:status_0\/clock_0
Path slack     : 13780p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:prevCompare1\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:prevCompare1\/q   macrocell51   1250   1250  13780  RISE       1
\PWM_A:PWMUDB:status_0\/main_0  macrocell54   2293   3543  13780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_0\/clock_0                            macrocell54         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:db_ph1_run_temp\/q
Path End       : \PWM_A:PWMUDB:db_ph1_run_temp\/main_2
Capture Clock  : \PWM_A:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 13781p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   20833
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell48         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:db_ph1_run_temp\/q       macrocell48   1250   1250   -489  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/main_2  macrocell48   2292   3542  13781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:db_ph1_run_temp\/clock_0                     macrocell48         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QuadDec_1:Net_1260\/q
Path End       : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/reset
Capture Clock  : \QuadDec_1:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock
Path slack     : 14571p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   20833
- Recovery time                                    0
--------------------------------------------   ----- 
End-of-path required time (ps)                 20833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6262
-------------------------------------   ---- 
End-of-path arrival time (ps)           6262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Net_1260\/clock_0                               macrocell71         0      0  RISE       1

Data path
pin name                                                  model name    delay     AT  slack  edge  Fanout
--------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\QuadDec_1:Net_1260\/q                                    macrocell71    1250   1250  -5467  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/reset  statusicell5   5012   6262  14571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QuadDec_1:Cnt16:CounterUDB:sSTSReg:rstSts:stsreg\/clock   statusicell5        0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_A:PWMUDB:status_0\/q
Path End       : \PWM_A:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_A:PWMUDB:genblk8:stsreg\/clock
Path slack     : 15689p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   20833
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 19263

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3574
-------------------------------------   ---- 
End-of-path arrival time (ps)           3574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:status_0\/clock_0                            macrocell54         0      0  RISE       1

Data path
pin name                                model name    delay     AT  slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_A:PWMUDB:status_0\/q               macrocell54    1250   1250  15689  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/status_0  statusicell4   2324   3574  15689  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_A:PWMUDB:genblk8:stsreg\/clock                        statusicell4        0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3219076p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                    -11520
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3238480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19404
-------------------------------------   ----- 
End-of-path arrival time (ps)           19404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell86         0      0  RISE       1

Data path
pin name                                         model name      delay     AT    slack  edge  Fanout
-----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q                       macrocell86      1250   1250  3219076  RISE       1
\UART_1:BUART:counter_load_not\/main_3           macrocell85      7930   9180  3219076  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell85      3350  12530  3219076  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell11   6874  19404  3219076  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell11      0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3225515p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -6290
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3243710

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18195
-------------------------------------   ----- 
End-of-path arrival time (ps)           18195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell11      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell11   5680   5680  3225515  RISE       1
\UART_1:BUART:tx_bitclk_enable_pre\/main_0      macrocell87      2896   8576  3225515  RISE       1
\UART_1:BUART:tx_bitclk_enable_pre\/q           macrocell87      3350  11926  3225515  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell10   6269  18195  3225515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell10      0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:LINDp:u0\/ce0_comb
Path End       : \LIN_1:bLIN:StsReg\/status_0
Capture Clock  : \LIN_1:bLIN:StsReg\/clock
Path slack     : 3225711p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22719
-------------------------------------   ----- 
End-of-path arrival time (ps)           22719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1

Data path
pin name                         model name     delay     AT    slack  edge  Fanout
-------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:LINDp:u0\/ce0_comb   datapathcell4   5060   5060  3225711  RISE       1
\LIN_1:bLIN:break_pulse\/main_3  macrocell34     7617  12677  3225711  RISE       1
\LIN_1:bLIN:break_pulse\/q       macrocell34     3350  16027  3225711  RISE       1
\LIN_1:bLIN:StsReg\/status_0     statusicell3    6692  22719  3225711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:StsReg\/clock                                  statusicell3        0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:LINDp:u0\/z0_comb
Path End       : \LIN_1:bLIN:LINDp:u0\/f0_load
Capture Clock  : \LIN_1:bLIN:LINDp:u0\/clock
Path slack     : 3225938p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -1930
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248070

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22132
-------------------------------------   ----- 
End-of-path arrival time (ps)           22132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1

Data path
pin name                       model name     delay     AT    slack  edge  Fanout
-----------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:LINDp:u0\/z0_comb  datapathcell4   3850   3850  3225938  RISE       1
\LIN_1:bLIN:f0_load\/main_3    macrocell36     7395  11245  3225938  RISE       1
\LIN_1:bLIN:f0_load\/q         macrocell36     3350  14595  3225938  RISE       1
\LIN_1:bLIN:LINDp:u0\/f0_load  datapathcell4   7537  22132  3225938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_1\/q
Path End       : \LIN_1:bLIN:LINDp:u0\/cs_addr_1
Capture Clock  : \LIN_1:bLIN:LINDp:u0\/clock
Path slack     : 3228765p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                              -11530
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3238470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9705
-------------------------------------   ---- 
End-of-path arrival time (ps)           9705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                         model name     delay     AT    slack  edge  Fanout
-------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_1\/q           macrocell45     1250   1250  3228765  RISE       1
\LIN_1:bLIN:LINDp:u0\/cs_addr_1  datapathcell4   8455   9705  3228765  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_2\/q
Path End       : \LIN_1:bLIN:LINDp:u0\/cs_addr_2
Capture Clock  : \LIN_1:bLIN:LINDp:u0\/clock
Path slack     : 3229679p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                              -11530
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3238470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8791
-------------------------------------   ---- 
End-of-path arrival time (ps)           8791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                         model name     delay     AT    slack  edge  Fanout
-------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_2\/q           macrocell46     1250   1250  3229679  RISE       1
\LIN_1:bLIN:LINDp:u0\/cs_addr_2  datapathcell4   7541   8791  3229679  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_630\/q
Path End       : \LIN_1:UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LIN_1:UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3231167p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -5210
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3244790

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13623
-------------------------------------   ----- 
End-of-path arrival time (ps)           13623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_630\/clock_0                                    macrocell8          0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:Net_630\/q                             macrocell8      1250   1250  3231167  RISE       1
\LIN_1:UART:BUART:rx_postpoll\/main_1         macrocell17     6710   7960  3231167  RISE       1
\LIN_1:UART:BUART:rx_postpoll\/q              macrocell17     3350  11310  3231167  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2313  13623  3231167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LIN_1:UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \LIN_1:UART:BUART:sTX:TxSts\/clock
Path slack     : 3231370p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17060
-------------------------------------   ----- 
End-of-path arrival time (ps)           17060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  3231370  RISE       1
\LIN_1:UART:BUART:tx_status_0\/main_2                 macrocell30     3193   8473  3231370  RISE       1
\LIN_1:UART:BUART:tx_status_0\/q                      macrocell30     3350  11823  3231370  RISE       1
\LIN_1:UART:BUART:sTX:TxSts\/status_0                 statusicell2    5237  17060  3231370  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:TxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_1\/q
Path End       : \LIN_1:bLIN:LINDp:u0\/f1_load
Capture Clock  : \LIN_1:bLIN:LINDp:u0\/clock
Path slack     : 3232236p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -1850
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248150

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15914
-------------------------------------   ----- 
End-of-path arrival time (ps)           15914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                       model name     delay     AT    slack  edge  Fanout
-----------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_1\/q         macrocell45     1250   1250  3228765  RISE       1
\LIN_1:bLIN:f1_load\/main_2    macrocell37     9006  10256  3232236  RISE       1
\LIN_1:bLIN:f1_load\/q         macrocell37     3350  13606  3232236  RISE       1
\LIN_1:bLIN:LINDp:u0\/f1_load  datapathcell4   2308  15914  3232236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_0\/q
Path End       : \LIN_1:UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \LIN_1:UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 3232447p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -4220
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3245780

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13333
-------------------------------------   ----- 
End-of-path arrival time (ps)           13333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_0\/q            macrocell18   1250   1250  3232447  RISE       1
\LIN_1:UART:BUART:rx_counter_load\/main_1  macrocell14   6407   7657  3232447  RISE       1
\LIN_1:UART:BUART:rx_counter_load\/q       macrocell14   3350  11007  3232447  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/load   count7cell    2326  13333  3232447  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 3232872p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -1570
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3248430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15558
-------------------------------------   ----- 
End-of-path arrival time (ps)           15558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell10      0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   5280   5280  3232872  RISE       1
\UART_1:BUART:tx_status_0\/main_2                 macrocell91      4603   9883  3232872  RISE       1
\UART_1:BUART:tx_status_0\/q                      macrocell91      3350  13233  3232872  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0                 statusicell7     2325  15558  3232872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell7        0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:LINDp:u0\/ce0_comb
Path End       : \LIN_1:bLIN:break_flag\/main_5
Capture Clock  : \LIN_1:bLIN:break_flag\/clock_0
Path slack     : 3233259p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13231
-------------------------------------   ----- 
End-of-path arrival time (ps)           13231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1

Data path
pin name                        model name     delay     AT    slack  edge  Fanout
------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:LINDp:u0\/ce0_comb  datapathcell4   5060   5060  3225711  RISE       1
\LIN_1:bLIN:break_flag\/main_5  macrocell33     8171  13231  3233259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:break_flag\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_0\/q
Path End       : \LIN_1:bLIN:LINDp:u0\/cs_addr_0
Capture Clock  : \LIN_1:bLIN:LINDp:u0\/clock
Path slack     : 3233431p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                              -11530
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3238470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5039
-------------------------------------   ---- 
End-of-path arrival time (ps)           5039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1

Data path
pin name                         model name     delay     AT    slack  edge  Fanout
-------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_0\/q           macrocell44     1250   1250  3227242  RISE       1
\LIN_1:bLIN:LINDp:u0\/cs_addr_0  datapathcell4   3789   5039  3233431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/count_0
Path End       : \LIN_1:UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \LIN_1:UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3233620p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -6290
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3243710

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10090
-------------------------------------   ----- 
End-of-path arrival time (ps)           10090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/count_0  count7cell      2110   2110  3233620  RISE       1
\LIN_1:UART:BUART:tx_bitclk_enable_pre\/main_2      macrocell26     2318   4428  3233620  RISE       1
\LIN_1:UART:BUART:tx_bitclk_enable_pre\/q           macrocell26     3350   7778  3233620  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell2   2312  10090  3233620  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_0
Path End       : \LIN_1:bLIN:state_1\/main_1
Capture Clock  : \LIN_1:bLIN:state_1\/clock_0
Path slack     : 3233625p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12865
-------------------------------------   ----- 
End-of-path arrival time (ps)           12865
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_0  controlcell1   2580   2580  3233625  RISE       1
\LIN_1:bLIN:state_1\/main_1     macrocell45   10285  12865  3233625  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \LIN_1:UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \LIN_1:UART:BUART:sRX:RxSts\/clock
Path slack     : 3233816p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14614
-------------------------------------   ----- 
End-of-path arrival time (ps)           14614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  3233816  RISE       1
\LIN_1:UART:BUART:rx_status_4\/main_1                 macrocell23     2303   7583  3233816  RISE       1
\LIN_1:UART:BUART:rx_status_4\/q                      macrocell23     3350  10933  3233816  RISE       1
\LIN_1:UART:BUART:sRX:RxSts\/status_4                 statusicell1    3681  14614  3233816  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:LINDp:u0\/f0_blk_stat_comb
Path End       : \LIN_1:bLIN:state_1\/main_2
Capture Clock  : \LIN_1:bLIN:state_1\/clock_0
Path slack     : 3233904p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12586
-------------------------------------   ----- 
End-of-path arrival time (ps)           12586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:LINDp:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  3233904  RISE       1
\LIN_1:bLIN:state_1\/main_2             macrocell45     7306  12586  3233904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:LINDp:u0\/f0_blk_stat_comb
Path End       : \LIN_1:bLIN:state_2\/main_2
Capture Clock  : \LIN_1:bLIN:state_2\/clock_0
Path slack     : 3233923p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12567
-------------------------------------   ----- 
End-of-path arrival time (ps)           12567
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:LINDp:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  3233904  RISE       1
\LIN_1:bLIN:state_2\/main_2             macrocell46     7287  12567  3233923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_0
Path End       : \LIN_1:bLIN:break_flag\/main_1
Capture Clock  : \LIN_1:bLIN:break_flag\/clock_0
Path slack     : 3234185p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12305
-------------------------------------   ----- 
End-of-path arrival time (ps)           12305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_0  controlcell1   2580   2580  3233625  RISE       1
\LIN_1:bLIN:break_flag\/main_1  macrocell33    9725  12305  3234185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:break_flag\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_0
Path End       : \LIN_1:bLIN:state_2\/main_1
Capture Clock  : \LIN_1:bLIN:state_2\/clock_0
Path slack     : 3234185p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12305
-------------------------------------   ----- 
End-of-path arrival time (ps)           12305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_0  controlcell1   2580   2580  3233625  RISE       1
\LIN_1:bLIN:state_2\/main_1     macrocell46    9725  12305  3234185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_0\/q
Path End       : \LIN_1:bLIN:InactFSM:BusInactDp:u0\/cs_addr_0
Capture Clock  : \LIN_1:bLIN:InactFSM:BusInactDp:u0\/clock
Path slack     : 3234405p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                              -11530
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3238470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4065
-------------------------------------   ---- 
End-of-path arrival time (ps)           4065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_0\/q                   macrocell39     1250   1250  3234405  RISE       1
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/cs_addr_0  datapathcell3   2815   4065  3234405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_1\/q
Path End       : \LIN_1:bLIN:InactFSM:BusInactDp:u0\/cs_addr_1
Capture Clock  : \LIN_1:bLIN:InactFSM:BusInactDp:u0\/clock
Path slack     : 3234420p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                              -11530
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3238470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4050
-------------------------------------   ---- 
End-of-path arrival time (ps)           4050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_1\/q                   macrocell40     1250   1250  3234420  RISE       1
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/cs_addr_1  datapathcell3   2800   4050  3234420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_2\/q
Path End       : \LIN_1:bLIN:InactFSM:BusInactDp:u0\/cs_addr_2
Capture Clock  : \LIN_1:bLIN:InactFSM:BusInactDp:u0\/clock
Path slack     : 3234424p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                              -11530
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3238470

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4046
-------------------------------------   ---- 
End-of-path arrival time (ps)           4046
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_2\/q                   macrocell41     1250   1250  3234424  RISE       1
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/cs_addr_2  datapathcell3   2796   4046  3234424  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_2\/q
Path End       : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/load
Capture Clock  : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock
Path slack     : 3234996p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -4220
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3245780

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10784
-------------------------------------   ----- 
End-of-path arrival time (ps)           10784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                                         model name   delay     AT    slack  edge  Fanout
-----------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_2\/q                  macrocell29   1250   1250  3234712  RISE       1
\LIN_1:UART:BUART:counter_load\/main_2           macrocell9    3881   5131  3234996  RISE       1
\LIN_1:UART:BUART:counter_load\/q                macrocell9    3350   8481  3234996  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/load  count7cell    2303  10784  3234996  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock           count7cell          0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_0\/q
Path End       : \LIN_1:UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \LIN_1:UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3234997p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -6300
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3243700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8703
-------------------------------------   ---- 
End-of-path arrival time (ps)           8703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_0\/q                macrocell18     1250   1250  3232447  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   7453   8703  3234997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 3235525p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10965
-------------------------------------   ----- 
End-of-path arrival time (ps)           10965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell10      0      0  RISE       1

Data path
pin name                                 model name      delay     AT    slack  edge  Fanout
---------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell10   7280   7280  3235525  RISE       1
\UART_1:BUART:txn\/main_3                macrocell93      3685  10965  3235525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell93         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_630\/q
Path End       : \LIN_1:UART:BUART:pollcount_0\/main_2
Capture Clock  : \LIN_1:UART:BUART:pollcount_0\/clock_0
Path slack     : 3236124p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10366
-------------------------------------   ----- 
End-of-path arrival time (ps)           10366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_630\/clock_0                                    macrocell8          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_630\/q                      macrocell8    1250   1250  3231167  RISE       1
\LIN_1:UART:BUART:pollcount_0\/main_2  macrocell10   9116  10366  3236124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:pollcount_0\/clock_0                     macrocell10         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_630\/q
Path End       : \LIN_1:UART:BUART:pollcount_1\/main_3
Capture Clock  : \LIN_1:UART:BUART:pollcount_1\/clock_0
Path slack     : 3236124p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10366
-------------------------------------   ----- 
End-of-path arrival time (ps)           10366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_630\/clock_0                                    macrocell8          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_630\/q                      macrocell8    1250   1250  3231167  RISE       1
\LIN_1:UART:BUART:pollcount_1\/main_3  macrocell11   9116  10366  3236124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:pollcount_1\/clock_0                     macrocell11         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_630\/q
Path End       : \LIN_1:UART:BUART:rx_last\/main_0
Capture Clock  : \LIN_1:UART:BUART:rx_last\/clock_0
Path slack     : 3236124p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10366
-------------------------------------   ----- 
End-of-path arrival time (ps)           10366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_630\/clock_0                                    macrocell8          0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_630\/q                  macrocell8    1250   1250  3231167  RISE       1
\LIN_1:UART:BUART:rx_last\/main_0  macrocell15   9116  10366  3236124  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_last\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_1\/q
Path End       : \LIN_1:bLIN:state_0\/main_4
Capture Clock  : \LIN_1:bLIN:state_0\/clock_0
Path slack     : 3236234p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10256
-------------------------------------   ----- 
End-of-path arrival time (ps)           10256
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_1\/q       macrocell45   1250   1250  3228765  RISE       1
\LIN_1:bLIN:state_0\/main_4  macrocell44   9006  10256  3236234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_1
Path End       : Net_423/main_1
Capture Clock  : Net_423/clock_0
Path slack     : 3236358p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10132
-------------------------------------   ----- 
End-of-path arrival time (ps)           10132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_1  controlcell1   2580   2580  3236358  RISE       1
Net_423/main_1                  macrocell6     7552  10132  3236358  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_423/clock_0                                            macrocell6          0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_0\/q
Path End       : \LIN_1:bLIN:break_flag\/main_4
Capture Clock  : \LIN_1:bLIN:break_flag\/clock_0
Path slack     : 3236490p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10000
-------------------------------------   ----- 
End-of-path arrival time (ps)           10000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_0\/q          macrocell44   1250   1250  3227242  RISE       1
\LIN_1:bLIN:break_flag\/main_4  macrocell33   8750  10000  3236490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:break_flag\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_0\/q
Path End       : \LIN_1:bLIN:state_2\/main_5
Capture Clock  : \LIN_1:bLIN:state_2\/clock_0
Path slack     : 3236490p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10000
-------------------------------------   ----- 
End-of-path arrival time (ps)           10000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_0\/q       macrocell44   1250   1250  3227242  RISE       1
\LIN_1:bLIN:state_2\/main_5  macrocell46   8750  10000  3236490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:break_flag\/q
Path End       : \LIN_1:bLIN:state_0\/main_0
Capture Clock  : \LIN_1:bLIN:state_0\/clock_0
Path slack     : 3236557p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9933
-------------------------------------   ---- 
End-of-path arrival time (ps)           9933
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:break_flag\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:break_flag\/q    macrocell33   1250   1250  3236557  RISE       1
\LIN_1:bLIN:state_0\/main_0  macrocell44   8683   9933  3236557  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3236578p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -6290
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3243710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7132
-------------------------------------   ---- 
End-of-path arrival time (ps)           7132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell89         0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell89      1250   1250  3223215  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell10   5882   7132  3236578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell10      0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 3236607p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9883
-------------------------------------   ---- 
End-of-path arrival time (ps)           9883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell10      0      0  RISE       1

Data path
pin name                                          model name      delay     AT    slack  edge  Fanout
------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell10   5280   5280  3232872  RISE       1
\UART_1:BUART:tx_state_0\/main_2                  macrocell88      4603   9883  3236607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clk_en
Capture Clock  : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock
Path slack     : 3236626p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11274
-------------------------------------   ----- 
End-of-path arrival time (ps)           11274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell7          0      0  RISE       1

Data path
pin name                                           model name   delay     AT    slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                                  macrocell7    1250   1250  3236626  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clk_en  count7cell   10024  11274  3236626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock           count7cell          0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:tx_bitclk\/clk_en
Capture Clock  : \LIN_1:UART:BUART:tx_bitclk\/clock_0
Path slack     : 3236626p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11274
-------------------------------------   ----- 
End-of-path arrival time (ps)           11274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell7          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                    macrocell7    1250   1250  3236626  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/clk_en  macrocell25  10024  11274  3236626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:tx_state_0\/clk_en
Capture Clock  : \LIN_1:UART:BUART:tx_state_0\/clock_0
Path slack     : 3236626p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11274
-------------------------------------   ----- 
End-of-path arrival time (ps)           11274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell7          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                     macrocell7    1250   1250  3236626  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clk_en  macrocell27  10024  11274  3236626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:tx_state_2\/clk_en
Capture Clock  : \LIN_1:UART:BUART:tx_state_2\/clock_0
Path slack     : 3236626p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11274
-------------------------------------   ----- 
End-of-path arrival time (ps)           11274
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell7          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                     macrocell7    1250   1250  3236626  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clk_en  macrocell29  10024  11274  3236626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_630\/q
Path End       : \LIN_1:UART:BUART:rx_state_2\/main_8
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3236696p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9794
-------------------------------------   ---- 
End-of-path arrival time (ps)           9794
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_630\/clock_0                                    macrocell8          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_630\/q                     macrocell8    1250   1250  3231167  RISE       1
\LIN_1:UART:BUART:rx_state_2\/main_8  macrocell19   8544   9794  3236696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \LIN_1:UART:BUART:txn\/main_3
Capture Clock  : \LIN_1:UART:BUART:txn\/clock_0
Path slack     : 3236889p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9601
-------------------------------------   ---- 
End-of-path arrival time (ps)           9601
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   7280   7280  3236889  RISE       1
\LIN_1:UART:BUART:txn\/main_3                macrocell32     2321   9601  3236889  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_0\/q
Path End       : \LIN_1:bLIN:state_1\/main_5
Capture Clock  : \LIN_1:bLIN:state_1\/clock_0
Path slack     : 3237057p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9433
-------------------------------------   ---- 
End-of-path arrival time (ps)           9433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_0\/q       macrocell44   1250   1250  3227242  RISE       1
\LIN_1:bLIN:state_1\/main_5  macrocell45   8183   9433  3237057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:sRX:RxSts\/clk_en
Capture Clock  : \LIN_1:UART:BUART:sRX:RxSts\/clock
Path slack     : 3237197p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10703
-------------------------------------   ----- 
End-of-path arrival time (ps)           10703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell7          0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                    macrocell7     1250   1250  3236626  RISE       1
\LIN_1:UART:BUART:sRX:RxSts\/clk_en  statusicell1   9453  10703  3237197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:sTX:TxShifter:u0\/clk_en
Capture Clock  : \LIN_1:UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3237197p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10703
-------------------------------------   ----- 
End-of-path arrival time (ps)           10703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell7          0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                           macrocell7      1250   1250  3236626  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/clk_en  datapathcell2   9453  10703  3237197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:tx_state_1\/clk_en
Capture Clock  : \LIN_1:UART:BUART:tx_state_1\/clock_0
Path slack     : 3237197p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10703
-------------------------------------   ----- 
End-of-path arrival time (ps)           10703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell7          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                     macrocell7    1250   1250  3236626  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clk_en  macrocell28   9453  10703  3237197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:txn\/clk_en
Capture Clock  : \LIN_1:UART:BUART:txn\/clock_0
Path slack     : 3237197p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10703
-------------------------------------   ----- 
End-of-path arrival time (ps)           10703
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell7          0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q              macrocell7    1250   1250  3236626  RISE       1
\LIN_1:UART:BUART:txn\/clk_en  macrocell32   9453  10703  3237197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_0
Path End       : \LIN_1:bLIN:state_0\/main_1
Capture Clock  : \LIN_1:bLIN:state_0\/clock_0
Path slack     : 3237275p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9215
-------------------------------------   ---- 
End-of-path arrival time (ps)           9215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_0  controlcell1   2580   2580  3233625  RISE       1
\LIN_1:bLIN:state_0\/main_1     macrocell44    6635   9215  3237275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 3237295p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9195
-------------------------------------   ---- 
End-of-path arrival time (ps)           9195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell86         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell86   1250   1250  3219076  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell90   7945   9195  3237295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell90         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 3237295p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9195
-------------------------------------   ---- 
End-of-path arrival time (ps)           9195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell86         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell86   1250   1250  3219076  RISE       1
\UART_1:BUART:txn\/main_5   macrocell93   7945   9195  3237295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell93         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 3237310p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9180
-------------------------------------   ---- 
End-of-path arrival time (ps)           9180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell86         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell86   1250   1250  3219076  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell88   7930   9180  3237310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 3237310p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9180
-------------------------------------   ---- 
End-of-path arrival time (ps)           9180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell86         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell86   1250   1250  3219076  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell89   7930   9180  3237310  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell89         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_2\/q
Path End       : \LIN_1:bLIN:state_0\/main_3
Capture Clock  : \LIN_1:bLIN:state_0\/clock_0
Path slack     : 3237694p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8796
-------------------------------------   ---- 
End-of-path arrival time (ps)           8796
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_2\/q       macrocell46   1250   1250  3229679  RISE       1
\LIN_1:bLIN:state_0\/main_3  macrocell44   7546   8796  3237694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_address_detected\/q
Path End       : \LIN_1:UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \LIN_1:UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3237764p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -6300
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3243700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5936
-------------------------------------   ---- 
End-of-path arrival time (ps)           5936
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_address_detected\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_address_detected\/q       macrocell12     1250   1250  3235660  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   4686   5936  3237764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_0\/q
Path End       : \LIN_1:UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \LIN_1:UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3237771p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8719
-------------------------------------   ---- 
End-of-path arrival time (ps)           8719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_0\/q         macrocell18   1250   1250  3232447  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/main_1  macrocell16   7469   8719  3237771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_0\/q
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_1
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3237771p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8719
-------------------------------------   ---- 
End-of-path arrival time (ps)           8719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_0\/q       macrocell18   1250   1250  3232447  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_1  macrocell18   7469   8719  3237771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_0\/q
Path End       : \LIN_1:UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \LIN_1:UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3237771p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8719
-------------------------------------   ---- 
End-of-path arrival time (ps)           8719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_0\/q               macrocell18   1250   1250  3232447  RISE       1
\LIN_1:UART:BUART:rx_state_stop1_reg\/main_1  macrocell21   7469   8719  3237771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_stop1_reg\/clock_0              macrocell21         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_0\/q
Path End       : \LIN_1:UART:BUART:rx_status_3\/main_1
Capture Clock  : \LIN_1:UART:BUART:rx_status_3\/clock_0
Path slack     : 3237771p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8719
-------------------------------------   ---- 
End-of-path arrival time (ps)           8719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_0\/q        macrocell18   1250   1250  3232447  RISE       1
\LIN_1:UART:BUART:rx_status_3\/main_1  macrocell22   7469   8719  3237771  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3237886p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -6290
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3243710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell88         0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell88      1250   1250  3224102  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell10   4574   5824  3237886  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell10      0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 3237914p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8576
-------------------------------------   ---- 
End-of-path arrival time (ps)           8576
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell11      0      0  RISE       1

Data path
pin name                                        model name      delay     AT    slack  edge  Fanout
----------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell11   5680   5680  3225515  RISE       1
\UART_1:BUART:tx_bitclk\/main_0                 macrocell86      2896   8576  3237914  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell86         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LIN_1:UART:BUART:tx_state_0\/main_2
Capture Clock  : \LIN_1:UART:BUART:tx_state_0\/clock_0
Path slack     : 3238017p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8473
-------------------------------------   ---- 
End-of-path arrival time (ps)           8473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  3231370  RISE       1
\LIN_1:UART:BUART:tx_state_0\/main_2                  macrocell27     3193   8473  3238017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:LINDp:u0\/f0_blk_stat_comb
Path End       : \LIN_1:bLIN:rxd_mux_ctrl\/main_1
Capture Clock  : \LIN_1:bLIN:rxd_mux_ctrl\/clock_0
Path slack     : 3238405p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8085
-------------------------------------   ---- 
End-of-path arrival time (ps)           8085
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:LINDp:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  3233904  RISE       1
\LIN_1:bLIN:rxd_mux_ctrl\/main_1        macrocell42     2805   8085  3238405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:rxd_mux_ctrl\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:LINDp:u0\/f0_blk_stat_comb
Path End       : \LIN_1:bLIN:state_0\/main_2
Capture Clock  : \LIN_1:bLIN:state_0\/clock_0
Path slack     : 3238425p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8065
-------------------------------------   ---- 
End-of-path arrival time (ps)           8065
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:LINDp:u0\/clock                                datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:LINDp:u0\/f0_blk_stat_comb  datapathcell4   5280   5280  3233904  RISE       1
\LIN_1:bLIN:state_0\/main_2             macrocell44     2785   8065  3238425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_630\/q
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_9
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3238497p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7993
-------------------------------------   ---- 
End-of-path arrival time (ps)           7993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_630\/clock_0                                    macrocell8          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_630\/q                     macrocell8    1250   1250  3231167  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_9  macrocell18   6743   7993  3238497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_630\/q
Path End       : \LIN_1:UART:BUART:rx_status_3\/main_6
Capture Clock  : \LIN_1:UART:BUART:rx_status_3\/clock_0
Path slack     : 3238497p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7993
-------------------------------------   ---- 
End-of-path arrival time (ps)           7993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_630\/clock_0                                    macrocell8          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_630\/q                      macrocell8    1250   1250  3231167  RISE       1
\LIN_1:UART:BUART:rx_status_3\/main_6  macrocell22   6743   7993  3238497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:break_flag\/q
Path End       : \LIN_1:bLIN:state_1\/main_0
Capture Clock  : \LIN_1:bLIN:state_1\/clock_0
Path slack     : 3238665p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7825
-------------------------------------   ---- 
End-of-path arrival time (ps)           7825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:break_flag\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:break_flag\/q    macrocell33   1250   1250  3236557  RISE       1
\LIN_1:bLIN:state_1\/main_0  macrocell45   6575   7825  3238665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:break_flag\/q
Path End       : \LIN_1:bLIN:break_flag\/main_0
Capture Clock  : \LIN_1:bLIN:break_flag\/clock_0
Path slack     : 3238678p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7812
-------------------------------------   ---- 
End-of-path arrival time (ps)           7812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:break_flag\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:break_flag\/q       macrocell33   1250   1250  3236557  RISE       1
\LIN_1:bLIN:break_flag\/main_0  macrocell33   6562   7812  3238678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:break_flag\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:break_flag\/q
Path End       : \LIN_1:bLIN:state_2\/main_0
Capture Clock  : \LIN_1:bLIN:state_2\/clock_0
Path slack     : 3238678p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7812
-------------------------------------   ---- 
End-of-path arrival time (ps)           7812
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:break_flag\/clock_0                            macrocell33         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:break_flag\/q    macrocell33   1250   1250  3236557  RISE       1
\LIN_1:bLIN:state_2\/main_0  macrocell46   6562   7812  3238678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_0\/q
Path End       : \LIN_1:UART:BUART:rx_state_2\/main_1
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3238833p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7657
-------------------------------------   ---- 
End-of-path arrival time (ps)           7657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_0\/q       macrocell18   1250   1250  3232447  RISE       1
\LIN_1:UART:BUART:rx_state_2\/main_1  macrocell19   6407   7657  3238833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_0\/q
Path End       : \LIN_1:UART:BUART:rx_state_3\/main_1
Capture Clock  : \LIN_1:UART:BUART:rx_state_3\/clock_0
Path slack     : 3238833p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7657
-------------------------------------   ---- 
End-of-path arrival time (ps)           7657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_0\/q       macrocell18   1250   1250  3232447  RISE       1
\LIN_1:UART:BUART:rx_state_3\/main_1  macrocell20   6407   7657  3238833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_0
Path End       : \LIN_1:bLIN:rxd_mux_ctrl\/main_0
Capture Clock  : \LIN_1:bLIN:rxd_mux_ctrl\/clock_0
Path slack     : 3238843p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7647
-------------------------------------   ---- 
End-of-path arrival time (ps)           7647
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_0    controlcell1   2580   2580  3233625  RISE       1
\LIN_1:bLIN:rxd_mux_ctrl\/main_0  macrocell42    5067   7647  3238843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:rxd_mux_ctrl\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_bitclk_enable\/q
Path End       : \LIN_1:UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \LIN_1:UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3238879p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -6300
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3243700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4821
-------------------------------------   ---- 
End-of-path arrival time (ps)           4821
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_bitclk_enable\/q          macrocell13     1250   1250  3238879  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   3571   4821  3238879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_1\/q
Path End       : \LIN_1:UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \LIN_1:UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3239062p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -6290
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3243710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_1\/q                macrocell28     1250   1250  3235195  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   3398   4648  3239062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_3\/q
Path End       : \LIN_1:UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \LIN_1:UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3239066p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7424
-------------------------------------   ---- 
End-of-path arrival time (ps)           7424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_3\/q         macrocell20   1250   1250  3234708  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/main_3  macrocell16   6174   7424  3239066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_3\/q
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_3
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3239066p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7424
-------------------------------------   ---- 
End-of-path arrival time (ps)           7424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_3\/q       macrocell20   1250   1250  3234708  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_3  macrocell18   6174   7424  3239066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_3\/q
Path End       : \LIN_1:UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \LIN_1:UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3239066p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7424
-------------------------------------   ---- 
End-of-path arrival time (ps)           7424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_3\/q               macrocell20   1250   1250  3234708  RISE       1
\LIN_1:UART:BUART:rx_state_stop1_reg\/main_2  macrocell21   6174   7424  3239066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_stop1_reg\/clock_0              macrocell21         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_3\/q
Path End       : \LIN_1:UART:BUART:rx_status_3\/main_3
Capture Clock  : \LIN_1:UART:BUART:rx_status_3\/clock_0
Path slack     : 3239066p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7424
-------------------------------------   ---- 
End-of-path arrival time (ps)           7424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_3\/q        macrocell20   1250   1250  3234708  RISE       1
\LIN_1:UART:BUART:rx_status_3\/main_3  macrocell22   6174   7424  3239066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:pollcount_0\/clk_en
Capture Clock  : \LIN_1:UART:BUART:pollcount_0\/clock_0
Path slack     : 3239081p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8819
-------------------------------------   ---- 
End-of-path arrival time (ps)           8819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell7          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                      macrocell7    1250   1250  3236626  RISE       1
\LIN_1:UART:BUART:pollcount_0\/clk_en  macrocell10   7569   8819  3239081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:pollcount_0\/clock_0                     macrocell10         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:pollcount_1\/clk_en
Capture Clock  : \LIN_1:UART:BUART:pollcount_1\/clock_0
Path slack     : 3239081p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8819
-------------------------------------   ---- 
End-of-path arrival time (ps)           8819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell7          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                      macrocell7    1250   1250  3236626  RISE       1
\LIN_1:UART:BUART:pollcount_1\/clk_en  macrocell11   7569   8819  3239081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:pollcount_1\/clock_0                     macrocell11         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:rx_address_detected\/clk_en
Capture Clock  : \LIN_1:UART:BUART:rx_address_detected\/clock_0
Path slack     : 3239081p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8819
-------------------------------------   ---- 
End-of-path arrival time (ps)           8819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell7          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                              macrocell7    1250   1250  3236626  RISE       1
\LIN_1:UART:BUART:rx_address_detected\/clk_en  macrocell12   7569   8819  3239081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_address_detected\/clock_0             macrocell12         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:rx_bitclk_enable\/clk_en
Capture Clock  : \LIN_1:UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3239081p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8819
-------------------------------------   ---- 
End-of-path arrival time (ps)           8819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell7          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                           macrocell7    1250   1250  3236626  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clk_en  macrocell13   7569   8819  3239081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clock_0                macrocell13         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:rx_last\/clk_en
Capture Clock  : \LIN_1:UART:BUART:rx_last\/clock_0
Path slack     : 3239081p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8819
-------------------------------------   ---- 
End-of-path arrival time (ps)           8819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell7          0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                  macrocell7    1250   1250  3236626  RISE       1
\LIN_1:UART:BUART:rx_last\/clk_en  macrocell15   7569   8819  3239081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_last\/clock_0                         macrocell15         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:rx_state_2\/clk_en
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3239081p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8819
-------------------------------------   ---- 
End-of-path arrival time (ps)           8819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell7          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                     macrocell7    1250   1250  3236626  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clk_en  macrocell19   7569   8819  3239081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:rx_state_3\/clk_en
Capture Clock  : \LIN_1:UART:BUART:rx_state_3\/clock_0
Path slack     : 3239081p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8819
-------------------------------------   ---- 
End-of-path arrival time (ps)           8819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell7          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                     macrocell7    1250   1250  3236626  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clk_en  macrocell20   7569   8819  3239081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:sRX:RxBitCounter\/clk_en
Capture Clock  : \LIN_1:UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 3239081p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8819
-------------------------------------   ---- 
End-of-path arrival time (ps)           8819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell7          0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                           macrocell7    1250   1250  3236626  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clk_en  count7cell    7569   8819  3239081  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:InactFSM:BusInactDp:u0\/ce0_comb
Path End       : \LIN_1:bLIN:inact_state_2\/main_4
Capture Clock  : \LIN_1:bLIN:inact_state_2\/clock_0
Path slack     : 3239126p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7364
-------------------------------------   ---- 
End-of-path arrival time (ps)           7364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/ce0_comb  datapathcell3   5060   5060  3239126  RISE       1
\LIN_1:bLIN:inact_state_2\/main_4             macrocell41     2304   7364  3239126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_0
Path End       : \LIN_1:bLIN:inact_detect\/main_0
Capture Clock  : \LIN_1:bLIN:inact_detect\/clock_0
Path slack     : 3239151p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7339
-------------------------------------   ---- 
End-of-path arrival time (ps)           7339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_0    controlcell1   2580   2580  3233625  RISE       1
\LIN_1:bLIN:inact_detect\/main_0  macrocell38    4759   7339  3239151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_detect\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_0
Path End       : \LIN_1:bLIN:inact_state_0\/main_0
Capture Clock  : \LIN_1:bLIN:inact_state_0\/clock_0
Path slack     : 3239151p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7339
-------------------------------------   ---- 
End-of-path arrival time (ps)           7339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_0     controlcell1   2580   2580  3233625  RISE       1
\LIN_1:bLIN:inact_state_0\/main_0  macrocell39    4759   7339  3239151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_0
Path End       : \LIN_1:bLIN:inact_state_1\/main_0
Capture Clock  : \LIN_1:bLIN:inact_state_1\/clock_0
Path slack     : 3239151p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7339
-------------------------------------   ---- 
End-of-path arrival time (ps)           7339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_0     controlcell1   2580   2580  3233625  RISE       1
\LIN_1:bLIN:inact_state_1\/main_0  macrocell40    4759   7339  3239151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_0
Path End       : \LIN_1:bLIN:inact_state_2\/main_0
Capture Clock  : \LIN_1:bLIN:inact_state_2\/clock_0
Path slack     : 3239151p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7339
-------------------------------------   ---- 
End-of-path arrival time (ps)           7339
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                           model name    delay     AT    slack  edge  Fanout
---------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_0     controlcell1   2580   2580  3233625  RISE       1
\LIN_1:bLIN:inact_state_2\/main_0  macrocell41    4759   7339  3239151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:InactFSM:BusInactDp:u0\/ce1_comb
Path End       : \LIN_1:bLIN:inact_state_0\/main_4
Capture Clock  : \LIN_1:bLIN:inact_state_0\/clock_0
Path slack     : 3239158p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7332
-------------------------------------   ---- 
End-of-path arrival time (ps)           7332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/ce1_comb  datapathcell3   5030   5030  3239158  RISE       1
\LIN_1:bLIN:inact_state_0\/main_4             macrocell39     2302   7332  3239158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:InactFSM:BusInactDp:u0\/ce1_comb
Path End       : \LIN_1:bLIN:inact_state_1\/main_5
Capture Clock  : \LIN_1:bLIN:inact_state_1\/clock_0
Path slack     : 3239158p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7332
-------------------------------------   ---- 
End-of-path arrival time (ps)           7332
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/ce1_comb  datapathcell3   5030   5030  3239158  RISE       1
\LIN_1:bLIN:inact_state_1\/main_5             macrocell40     2302   7332  3239158  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_0\/q
Path End       : \LIN_1:UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \LIN_1:UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3239214p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -6290
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3243710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4496
-------------------------------------   ---- 
End-of-path arrival time (ps)           4496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_0\/q                macrocell27     1250   1250  3235376  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   3246   4496  3239214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell2       0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:sRX:RxShifter:u0\/clk_en
Capture Clock  : \LIN_1:UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3239736p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8164
-------------------------------------   ---- 
End-of-path arrival time (ps)           8164
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell7          0      0  RISE       1

Data path
pin name                                    model name     delay     AT    slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                           macrocell7      1250   1250  3236626  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/clk_en  datapathcell1   6914   8164  3239736  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:rx_load_fifo\/clk_en
Capture Clock  : \LIN_1:UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3239738p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8162
-------------------------------------   ---- 
End-of-path arrival time (ps)           8162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell7          0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                       macrocell7    1250   1250  3236626  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clk_en  macrocell16   6912   8162  3239738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:rx_state_0\/clk_en
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3239738p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8162
-------------------------------------   ---- 
End-of-path arrival time (ps)           8162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell7          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                     macrocell7    1250   1250  3236626  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clk_en  macrocell18   6912   8162  3239738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:rx_state_stop1_reg\/clk_en
Capture Clock  : \LIN_1:UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3239738p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8162
-------------------------------------   ---- 
End-of-path arrival time (ps)           8162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell7          0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                             macrocell7    1250   1250  3236626  RISE       1
\LIN_1:UART:BUART:rx_state_stop1_reg\/clk_en  macrocell21   6912   8162  3239738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_stop1_reg\/clock_0              macrocell21         0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:rx_status_3\/clk_en
Capture Clock  : \LIN_1:UART:BUART:rx_status_3\/clock_0
Path slack     : 3239738p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8162
-------------------------------------   ---- 
End-of-path arrival time (ps)           8162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell7          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                      macrocell7    1250   1250  3236626  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clk_en  macrocell22   6912   8162  3239738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:Net_622\/q
Path End       : \LIN_1:UART:BUART:sTX:TxSts\/clk_en
Capture Clock  : \LIN_1:UART:BUART:sTX:TxSts\/clock
Path slack     : 3239738p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -2100
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3247900

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8162
-------------------------------------   ---- 
End-of-path arrival time (ps)           8162
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_622\/clock_0                                    macrocell7          0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:Net_622\/q                    macrocell7     1250   1250  3236626  RISE       1
\LIN_1:UART:BUART:sTX:TxSts\/clk_en  statusicell2   6912   8162  3239738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:TxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:InactFSM:BusInactDp:u0\/f0_comb
Path End       : \LIN_1:bLIN:inact_state_1\/main_4
Capture Clock  : \LIN_1:bLIN:inact_state_1\/clock_0
Path slack     : 3239893p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6597
-------------------------------------   ---- 
End-of-path arrival time (ps)           6597
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:InactFSM:BusInactDp:u0\/f0_comb  datapathcell3   4260   4260  3239893  RISE       1
\LIN_1:bLIN:inact_state_1\/main_4            macrocell40     2337   6597  3239893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:pollcount_1\/q
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_8
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3240319p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6171
-------------------------------------   ---- 
End-of-path arrival time (ps)           6171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:pollcount_1\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:pollcount_1\/q      macrocell11   1250   1250  3233506  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_8  macrocell18   4921   6171  3240319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:pollcount_1\/q
Path End       : \LIN_1:UART:BUART:rx_status_3\/main_5
Capture Clock  : \LIN_1:UART:BUART:rx_status_3\/clock_0
Path slack     : 3240319p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6171
-------------------------------------   ---- 
End-of-path arrival time (ps)           6171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:pollcount_1\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:pollcount_1\/q       macrocell11   1250   1250  3233506  RISE       1
\LIN_1:UART:BUART:rx_status_3\/main_5  macrocell22   4921   6171  3240319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:pollcount_0\/q
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_10
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3240327p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:pollcount_0\/clock_0                     macrocell10         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:pollcount_0\/q       macrocell10   1250   1250  3233518  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_10  macrocell18   4913   6163  3240327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:pollcount_0\/q
Path End       : \LIN_1:UART:BUART:rx_status_3\/main_7
Capture Clock  : \LIN_1:UART:BUART:rx_status_3\/clock_0
Path slack     : 3240327p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6163
-------------------------------------   ---- 
End-of-path arrival time (ps)           6163
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:pollcount_0\/clock_0                     macrocell10         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:pollcount_0\/q       macrocell10   1250   1250  3233518  RISE       1
\LIN_1:UART:BUART:rx_status_3\/main_7  macrocell22   4913   6163  3240327  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_address_detected\/q
Path End       : \LIN_1:UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \LIN_1:UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3240541p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5949
-------------------------------------   ---- 
End-of-path arrival time (ps)           5949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_address_detected\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_address_detected\/q  macrocell12   1250   1250  3235660  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/main_0    macrocell16   4699   5949  3240541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_address_detected\/q
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_0
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3240541p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5949
-------------------------------------   ---- 
End-of-path arrival time (ps)           5949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_address_detected\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_address_detected\/q  macrocell12   1250   1250  3235660  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_0      macrocell18   4699   5949  3240541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_address_detected\/q
Path End       : \LIN_1:UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \LIN_1:UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3240541p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5949
-------------------------------------   ---- 
End-of-path arrival time (ps)           5949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_address_detected\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_address_detected\/q      macrocell12   1250   1250  3235660  RISE       1
\LIN_1:UART:BUART:rx_state_stop1_reg\/main_0  macrocell21   4699   5949  3240541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_stop1_reg\/clock_0              macrocell21         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_address_detected\/q
Path End       : \LIN_1:UART:BUART:rx_status_3\/main_0
Capture Clock  : \LIN_1:UART:BUART:rx_status_3\/clock_0
Path slack     : 3240541p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5949
-------------------------------------   ---- 
End-of-path arrival time (ps)           5949
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_address_detected\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_address_detected\/q  macrocell12   1250   1250  3235660  RISE       1
\LIN_1:UART:BUART:rx_status_3\/main_0     macrocell22   4699   5949  3240541  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_bitclk\/q
Path End       : \LIN_1:UART:BUART:tx_state_2\/main_3
Capture Clock  : \LIN_1:UART:BUART:tx_state_2\/clock_0
Path slack     : 3240621p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5869
-------------------------------------   ---- 
End-of-path arrival time (ps)           5869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_bitclk\/q        macrocell25   1250   1250  3235343  RISE       1
\LIN_1:UART:BUART:tx_state_2\/main_3  macrocell29   4619   5869  3240621  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_2\/q
Path End       : \LIN_1:UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \LIN_1:UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3240719p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5771
-------------------------------------   ---- 
End-of-path arrival time (ps)           5771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_2\/q         macrocell19   1250   1250  3235670  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/main_4  macrocell16   4521   5771  3240719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_2\/q
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_4
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3240719p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5771
-------------------------------------   ---- 
End-of-path arrival time (ps)           5771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_2\/q       macrocell19   1250   1250  3235670  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_4  macrocell18   4521   5771  3240719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_2\/q
Path End       : \LIN_1:UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \LIN_1:UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3240719p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5771
-------------------------------------   ---- 
End-of-path arrival time (ps)           5771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_2\/q               macrocell19   1250   1250  3235670  RISE       1
\LIN_1:UART:BUART:rx_state_stop1_reg\/main_3  macrocell21   4521   5771  3240719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_stop1_reg\/clock_0              macrocell21         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_2\/q
Path End       : \LIN_1:UART:BUART:rx_status_3\/main_4
Capture Clock  : \LIN_1:UART:BUART:rx_status_3\/clock_0
Path slack     : 3240719p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5771
-------------------------------------   ---- 
End-of-path arrival time (ps)           5771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_2\/q        macrocell19   1250   1250  3235670  RISE       1
\LIN_1:UART:BUART:rx_status_3\/main_4  macrocell22   4521   5771  3240719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_2\/q
Path End       : \LIN_1:UART:BUART:tx_state_2\/main_2
Capture Clock  : \LIN_1:UART:BUART:tx_state_2\/clock_0
Path slack     : 3240781p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5709
-------------------------------------   ---- 
End-of-path arrival time (ps)           5709
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_2\/q       macrocell29   1250   1250  3234712  RISE       1
\LIN_1:UART:BUART:tx_state_2\/main_2  macrocell29   4459   5709  3240781  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_3\/q
Path End       : \LIN_1:UART:BUART:rx_state_2\/main_3
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3241094p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5396
-------------------------------------   ---- 
End-of-path arrival time (ps)           5396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_3\/q       macrocell20   1250   1250  3234708  RISE       1
\LIN_1:UART:BUART:rx_state_2\/main_3  macrocell19   4146   5396  3241094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_3\/q
Path End       : \LIN_1:UART:BUART:rx_state_3\/main_3
Capture Clock  : \LIN_1:UART:BUART:rx_state_3\/clock_0
Path slack     : 3241094p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5396
-------------------------------------   ---- 
End-of-path arrival time (ps)           5396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_3\/q       macrocell20   1250   1250  3234708  RISE       1
\LIN_1:UART:BUART:rx_state_3\/main_3  macrocell20   4146   5396  3241094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \LIN_1:UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \LIN_1:UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3241135p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5355
-------------------------------------   ---- 
End-of-path arrival time (ps)           5355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3241135  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/main_7       macrocell16   3245   5355  3241135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_7
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3241135p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5355
-------------------------------------   ---- 
End-of-path arrival time (ps)           5355
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3241135  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_7         macrocell18   3245   5355  3241135  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \LIN_1:UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \LIN_1:UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3241137p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5353
-------------------------------------   ---- 
End-of-path arrival time (ps)           5353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3241137  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/main_6       macrocell16   3243   5353  3241137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_6
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3241137p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5353
-------------------------------------   ---- 
End-of-path arrival time (ps)           5353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3241137  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_6         macrocell18   3243   5353  3241137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \LIN_1:UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \LIN_1:UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3241140p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3241140  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/main_5       macrocell16   3240   5350  3241140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_5
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3241140p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5350
-------------------------------------   ---- 
End-of-path arrival time (ps)           5350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3241140  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_5         macrocell18   3240   5350  3241140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_bitclk\/q
Path End       : \LIN_1:UART:BUART:tx_state_1\/main_3
Capture Clock  : \LIN_1:UART:BUART:tx_state_1\/clock_0
Path slack     : 3241163p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5327
-------------------------------------   ---- 
End-of-path arrival time (ps)           5327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_bitclk\/q        macrocell25   1250   1250  3235343  RISE       1
\LIN_1:UART:BUART:tx_state_1\/main_3  macrocell28   4077   5327  3241163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_bitclk\/q
Path End       : \LIN_1:UART:BUART:txn\/main_5
Capture Clock  : \LIN_1:UART:BUART:txn\/clock_0
Path slack     : 3241163p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5327
-------------------------------------   ---- 
End-of-path arrival time (ps)           5327
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_bitclk\/q  macrocell25   1250   1250  3235343  RISE       1
\LIN_1:UART:BUART:txn\/main_5   macrocell32   4077   5327  3241163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/tc
Path End       : \LIN_1:UART:BUART:tx_state_1\/main_4
Capture Clock  : \LIN_1:UART:BUART:tx_state_1\/clock_0
Path slack     : 3241265p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5225
-------------------------------------   ---- 
End-of-path arrival time (ps)           5225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/tc  count7cell    2580   2580  3241265  RISE       1
\LIN_1:UART:BUART:tx_state_1\/main_4           macrocell28   2645   5225  3241265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/tc
Path End       : \LIN_1:UART:BUART:txn\/main_6
Capture Clock  : \LIN_1:UART:BUART:txn\/clock_0
Path slack     : 3241265p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5225
-------------------------------------   ---- 
End-of-path arrival time (ps)           5225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/tc  count7cell    2580   2580  3241265  RISE       1
\LIN_1:UART:BUART:txn\/main_6                  macrocell32   2645   5225  3241265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/tc
Path End       : \LIN_1:UART:BUART:tx_state_2\/main_4
Capture Clock  : \LIN_1:UART:BUART:tx_state_2\/clock_0
Path slack     : 3241267p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5223
-------------------------------------   ---- 
End-of-path arrival time (ps)           5223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                       model name   delay     AT    slack  edge  Fanout
---------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/tc  count7cell    2580   2580  3241265  RISE       1
\LIN_1:UART:BUART:tx_state_2\/main_4           macrocell29   2643   5223  3241267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_2\/q
Path End       : \LIN_1:UART:BUART:tx_state_0\/main_3
Capture Clock  : \LIN_1:UART:BUART:tx_state_0\/clock_0
Path slack     : 3241359p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_2\/q       macrocell29   1250   1250  3234712  RISE       1
\LIN_1:UART:BUART:tx_state_0\/main_3  macrocell27   3881   5131  3241359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_0\/q
Path End       : \LIN_1:bLIN:state_0\/main_5
Capture Clock  : \LIN_1:bLIN:state_0\/clock_0
Path slack     : 3241454p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5036
-------------------------------------   ---- 
End-of-path arrival time (ps)           5036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_0\/q       macrocell44   1250   1250  3227242  RISE       1
\LIN_1:bLIN:state_0\/main_5  macrocell44   3786   5036  3241454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_0\/clock_0                               macrocell44         0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_1\/q
Path End       : \LIN_1:bLIN:break_flag\/main_3
Capture Clock  : \LIN_1:bLIN:break_flag\/clock_0
Path slack     : 3241505p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_1\/q          macrocell45   1250   1250  3228765  RISE       1
\LIN_1:bLIN:break_flag\/main_3  macrocell33   3735   4985  3241505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:break_flag\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_1\/q
Path End       : \LIN_1:bLIN:state_2\/main_4
Capture Clock  : \LIN_1:bLIN:state_2\/clock_0
Path slack     : 3241505p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_1\/q       macrocell45   1250   1250  3228765  RISE       1
\LIN_1:bLIN:state_2\/main_4  macrocell46   3735   4985  3241505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_1\/q
Path End       : \LIN_1:bLIN:state_1\/main_4
Capture Clock  : \LIN_1:bLIN:state_1\/clock_0
Path slack     : 3241505p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4985
-------------------------------------   ---- 
End-of-path arrival time (ps)           4985
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_1\/q       macrocell45   1250   1250  3228765  RISE       1
\LIN_1:bLIN:state_1\/main_4  macrocell45   3735   4985  3241505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:CtrlReg\/control_2
Path End       : \LIN_1:bLIN:rxd_mux_ctrl\/main_3
Capture Clock  : \LIN_1:bLIN:rxd_mux_ctrl\/clock_0
Path slack     : 3241580p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4910
-------------------------------------   ---- 
End-of-path arrival time (ps)           4910
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:CtrlReg\/clock                                 controlcell1        0      0  RISE       1

Data path
pin name                          model name    delay     AT    slack  edge  Fanout
--------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:CtrlReg\/control_2    controlcell1   2580   2580  3241580  RISE       1
\LIN_1:bLIN:rxd_mux_ctrl\/main_3  macrocell42    2330   4910  3241580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:rxd_mux_ctrl\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_bitclk_enable\/q
Path End       : \LIN_1:UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \LIN_1:UART:BUART:rx_load_fifo\/clock_0
Path slack     : 3241651p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4839
-------------------------------------   ---- 
End-of-path arrival time (ps)           4839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_bitclk_enable\/q   macrocell13   1250   1250  3238879  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/main_2  macrocell16   3589   4839  3241651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_bitclk_enable\/q
Path End       : \LIN_1:UART:BUART:rx_state_0\/main_2
Capture Clock  : \LIN_1:UART:BUART:rx_state_0\/clock_0
Path slack     : 3241651p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4839
-------------------------------------   ---- 
End-of-path arrival time (ps)           4839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_bitclk_enable\/q  macrocell13   1250   1250  3238879  RISE       1
\LIN_1:UART:BUART:rx_state_0\/main_2   macrocell18   3589   4839  3241651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_0\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_bitclk_enable\/q
Path End       : \LIN_1:UART:BUART:rx_status_3\/main_2
Capture Clock  : \LIN_1:UART:BUART:rx_status_3\/clock_0
Path slack     : 3241651p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4839
-------------------------------------   ---- 
End-of-path arrival time (ps)           4839
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_bitclk_enable\/q  macrocell13   1250   1250  3238879  RISE       1
\LIN_1:UART:BUART:rx_status_3\/main_2  macrocell22   3589   4839  3241651  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_2\/q
Path End       : \LIN_1:bLIN:state_1\/main_3
Capture Clock  : \LIN_1:bLIN:state_1\/clock_0
Path slack     : 3241660p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4830
-------------------------------------   ---- 
End-of-path arrival time (ps)           4830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_2\/q       macrocell46   1250   1250  3229679  RISE       1
\LIN_1:bLIN:state_1\/main_3  macrocell45   3580   4830  3241660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_1\/clock_0                               macrocell45         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_2\/q
Path End       : \LIN_1:bLIN:break_flag\/main_2
Capture Clock  : \LIN_1:bLIN:break_flag\/clock_0
Path slack     : 3241663p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_2\/q          macrocell46   1250   1250  3229679  RISE       1
\LIN_1:bLIN:break_flag\/main_2  macrocell33   3577   4827  3241663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:break_flag\/clock_0                            macrocell33         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:state_2\/q
Path End       : \LIN_1:bLIN:state_2\/main_3
Capture Clock  : \LIN_1:bLIN:state_2\/clock_0
Path slack     : 3241663p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4827
-------------------------------------   ---- 
End-of-path arrival time (ps)           4827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:state_2\/q       macrocell46   1250   1250  3229679  RISE       1
\LIN_1:bLIN:state_2\/main_3  macrocell46   3577   4827  3241663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:state_2\/clock_0                               macrocell46         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 3241721p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell89         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell89   1250   1250  3223215  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell88   3519   4769  3241721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 3241721p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4769
-------------------------------------   ---- 
End-of-path arrival time (ps)           4769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell89         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell89   1250   1250  3223215  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell89   3519   4769  3241721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell89         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 3241731p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell89         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell89   1250   1250  3223215  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell90   3509   4759  3241731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell90         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 3241731p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4759
-------------------------------------   ---- 
End-of-path arrival time (ps)           4759
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell89         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell89   1250   1250  3223215  RISE       1
\UART_1:BUART:txn\/main_1    macrocell93   3509   4759  3241731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell93         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_2\/q
Path End       : \LIN_1:UART:BUART:tx_state_1\/main_2
Capture Clock  : \LIN_1:UART:BUART:tx_state_1\/clock_0
Path slack     : 3241772p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4718
-------------------------------------   ---- 
End-of-path arrival time (ps)           4718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_2\/q       macrocell29   1250   1250  3234712  RISE       1
\LIN_1:UART:BUART:tx_state_1\/main_2  macrocell28   3468   4718  3241772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_2\/q
Path End       : \LIN_1:UART:BUART:txn\/main_4
Capture Clock  : \LIN_1:UART:BUART:txn\/clock_0
Path slack     : 3241772p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4718
-------------------------------------   ---- 
End-of-path arrival time (ps)           4718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_2\/q  macrocell29   1250   1250  3234712  RISE       1
\LIN_1:UART:BUART:txn\/main_4    macrocell32   3468   4718  3241772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_1\/q
Path End       : \LIN_1:UART:BUART:tx_state_0\/main_0
Capture Clock  : \LIN_1:UART:BUART:tx_state_0\/clock_0
Path slack     : 3241842p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4648
-------------------------------------   ---- 
End-of-path arrival time (ps)           4648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_1\/q       macrocell28   1250   1250  3235195  RISE       1
\LIN_1:UART:BUART:tx_state_0\/main_0  macrocell27   3398   4648  3241842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_1\/q
Path End       : \LIN_1:UART:BUART:tx_state_2\/main_0
Capture Clock  : \LIN_1:UART:BUART:tx_state_2\/clock_0
Path slack     : 3241857p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4633
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_1\/q       macrocell28   1250   1250  3235195  RISE       1
\LIN_1:UART:BUART:tx_state_2\/main_0  macrocell29   3383   4633  3241857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_bitclk\/q
Path End       : \LIN_1:UART:BUART:tx_state_0\/main_4
Capture Clock  : \LIN_1:UART:BUART:tx_state_0\/clock_0
Path slack     : 3241990p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/clock_0                       macrocell25         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_bitclk\/q        macrocell25   1250   1250  3235343  RISE       1
\LIN_1:UART:BUART:tx_state_0\/main_4  macrocell27   3250   4500  3241990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_0\/q
Path End       : \LIN_1:UART:BUART:tx_state_1\/main_1
Capture Clock  : \LIN_1:UART:BUART:tx_state_1\/clock_0
Path slack     : 3241998p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_0\/q       macrocell27   1250   1250  3235376  RISE       1
\LIN_1:UART:BUART:tx_state_1\/main_1  macrocell28   3242   4492  3241998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_0\/q
Path End       : \LIN_1:UART:BUART:txn\/main_2
Capture Clock  : \LIN_1:UART:BUART:txn\/clock_0
Path slack     : 3241998p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4492
-------------------------------------   ---- 
End-of-path arrival time (ps)           4492
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_0\/q  macrocell27   1250   1250  3235376  RISE       1
\LIN_1:UART:BUART:txn\/main_2    macrocell32   3242   4492  3241998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_0\/q
Path End       : \LIN_1:UART:BUART:tx_state_2\/main_1
Capture Clock  : \LIN_1:UART:BUART:tx_state_2\/clock_0
Path slack     : 3242020p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4470
-------------------------------------   ---- 
End-of-path arrival time (ps)           4470
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_0\/q       macrocell27   1250   1250  3235376  RISE       1
\LIN_1:UART:BUART:tx_state_2\/main_1  macrocell29   3220   4470  3242020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_2\/clock_0                      macrocell29         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_0\/q
Path End       : \LIN_1:UART:BUART:tx_state_0\/main_1
Capture Clock  : \LIN_1:UART:BUART:tx_state_0\/clock_0
Path slack     : 3242023p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4467
-------------------------------------   ---- 
End-of-path arrival time (ps)           4467
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_0\/q       macrocell27   1250   1250  3235376  RISE       1
\LIN_1:UART:BUART:tx_state_0\/main_1  macrocell27   3217   4467  3242023  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_0\/clock_0                      macrocell27         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_address_detected\/q
Path End       : \LIN_1:UART:BUART:rx_state_2\/main_0
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3242046p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4444
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_address_detected\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_address_detected\/q  macrocell12   1250   1250  3235660  RISE       1
\LIN_1:UART:BUART:rx_state_2\/main_0      macrocell19   3194   4444  3242046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_address_detected\/q
Path End       : \LIN_1:UART:BUART:rx_state_3\/main_0
Capture Clock  : \LIN_1:UART:BUART:rx_state_3\/clock_0
Path slack     : 3242046p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4444
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_address_detected\/clock_0             macrocell12         0      0  RISE       1

Data path
pin name                                  model name   delay     AT    slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_address_detected\/q  macrocell12   1250   1250  3235660  RISE       1
\LIN_1:UART:BUART:rx_state_3\/main_0      macrocell20   3194   4444  3242046  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_2\/q
Path End       : \LIN_1:UART:BUART:rx_state_2\/main_4
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3242056p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4434
-------------------------------------   ---- 
End-of-path arrival time (ps)           4434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_2\/q       macrocell19   1250   1250  3235670  RISE       1
\LIN_1:UART:BUART:rx_state_2\/main_4  macrocell19   3184   4434  3242056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_state_2\/q
Path End       : \LIN_1:UART:BUART:rx_state_3\/main_4
Capture Clock  : \LIN_1:UART:BUART:rx_state_3\/clock_0
Path slack     : 3242056p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4434
-------------------------------------   ---- 
End-of-path arrival time (ps)           4434
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_state_2\/q       macrocell19   1250   1250  3235670  RISE       1
\LIN_1:UART:BUART:rx_state_3\/main_4  macrocell20   3184   4434  3242056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \LIN_1:UART:BUART:rx_state_2\/main_7
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3242061p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3241135  RISE       1
\LIN_1:UART:BUART:rx_state_2\/main_7         macrocell19   2319   4429  3242061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \LIN_1:UART:BUART:rx_state_3\/main_7
Capture Clock  : \LIN_1:UART:BUART:rx_state_3\/clock_0
Path slack     : 3242061p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3241135  RISE       1
\LIN_1:UART:BUART:rx_state_3\/main_7         macrocell20   2319   4429  3242061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/count_0
Path End       : \LIN_1:UART:BUART:tx_bitclk\/main_2
Capture Clock  : \LIN_1:UART:BUART:tx_bitclk\/clock_0
Path slack     : 3242062p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4428
-------------------------------------   ---- 
End-of-path arrival time (ps)           4428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT    slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/count_0  count7cell    2110   2110  3233620  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/main_2                 macrocell25   2318   4428  3242062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \LIN_1:UART:BUART:rx_state_2\/main_6
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3242063p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3241137  RISE       1
\LIN_1:UART:BUART:rx_state_2\/main_6         macrocell19   2317   4427  3242063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \LIN_1:UART:BUART:rx_state_3\/main_6
Capture Clock  : \LIN_1:UART:BUART:rx_state_3\/clock_0
Path slack     : 3242063p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4427
-------------------------------------   ---- 
End-of-path arrival time (ps)           4427
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3241137  RISE       1
\LIN_1:UART:BUART:rx_state_3\/main_6         macrocell20   2317   4427  3242063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \LIN_1:UART:BUART:rx_state_2\/main_5
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3242065p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3241140  RISE       1
\LIN_1:UART:BUART:rx_state_2\/main_5         macrocell19   2315   4425  3242065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \LIN_1:UART:BUART:rx_state_3\/main_5
Capture Clock  : \LIN_1:UART:BUART:rx_state_3\/clock_0
Path slack     : 3242065p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4425
-------------------------------------   ---- 
End-of-path arrival time (ps)           4425
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3241140  RISE       1
\LIN_1:UART:BUART:rx_state_3\/main_5         macrocell20   2315   4425  3242065  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/count_1
Path End       : \LIN_1:UART:BUART:tx_bitclk\/main_1
Capture Clock  : \LIN_1:UART:BUART:tx_bitclk\/clock_0
Path slack     : 3242066p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT    slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/count_1  count7cell    2110   2110  3233624  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/main_1                 macrocell25   2314   4424  3242066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/count_2
Path End       : \LIN_1:UART:BUART:tx_bitclk\/main_0
Capture Clock  : \LIN_1:UART:BUART:tx_bitclk\/clock_0
Path slack     : 3242068p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4422
-------------------------------------   ---- 
End-of-path arrival time (ps)           4422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/clock           count7cell          0      0  RISE       1

Data path
pin name                                            model name   delay     AT    slack  edge  Fanout
--------------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sTX:sCLOCK:TxBitCounter\/count_2  count7cell    2110   2110  3233626  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/main_0                 macrocell25   2312   4422  3242068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_bitclk\/clock_0                       macrocell25         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \LIN_1:UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \LIN_1:UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3242068p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4422
-------------------------------------   ---- 
End-of-path arrival time (ps)           4422
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  3242068  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/main_2   macrocell13   2312   4422  3242068  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clock_0                macrocell13         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \LIN_1:UART:BUART:pollcount_0\/main_1
Capture Clock  : \LIN_1:UART:BUART:pollcount_0\/clock_0
Path slack     : 3242070p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  3242070  RISE       1
\LIN_1:UART:BUART:pollcount_0\/main_1        macrocell10   2310   4420  3242070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:pollcount_0\/clock_0                     macrocell10         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \LIN_1:UART:BUART:pollcount_1\/main_1
Capture Clock  : \LIN_1:UART:BUART:pollcount_1\/clock_0
Path slack     : 3242070p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  3242070  RISE       1
\LIN_1:UART:BUART:pollcount_1\/main_1        macrocell11   2310   4420  3242070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:pollcount_1\/clock_0                     macrocell11         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \LIN_1:UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \LIN_1:UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3242070p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4420
-------------------------------------   ---- 
End-of-path arrival time (ps)           4420
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  3242070  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/main_1   macrocell13   2310   4420  3242070  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clock_0                macrocell13         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \LIN_1:UART:BUART:pollcount_0\/main_0
Capture Clock  : \LIN_1:UART:BUART:pollcount_0\/clock_0
Path slack     : 3242073p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4417
-------------------------------------   ---- 
End-of-path arrival time (ps)           4417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  3242073  RISE       1
\LIN_1:UART:BUART:pollcount_0\/main_0        macrocell10   2307   4417  3242073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:pollcount_0\/clock_0                     macrocell10         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \LIN_1:UART:BUART:pollcount_1\/main_0
Capture Clock  : \LIN_1:UART:BUART:pollcount_1\/clock_0
Path slack     : 3242073p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4417
-------------------------------------   ---- 
End-of-path arrival time (ps)           4417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  3242073  RISE       1
\LIN_1:UART:BUART:pollcount_1\/main_0        macrocell11   2307   4417  3242073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:pollcount_1\/clock_0                     macrocell11         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \LIN_1:UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \LIN_1:UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3242073p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4417
-------------------------------------   ---- 
End-of-path arrival time (ps)           4417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  3242073  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/main_0   macrocell13   2307   4417  3242073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clock_0                macrocell13         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_1\/q
Path End       : \LIN_1:UART:BUART:tx_state_1\/main_0
Capture Clock  : \LIN_1:UART:BUART:tx_state_1\/clock_0
Path slack     : 3242126p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4364
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_1\/q       macrocell28   1250   1250  3235195  RISE       1
\LIN_1:UART:BUART:tx_state_1\/main_0  macrocell28   3114   4364  3242126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:tx_state_1\/q
Path End       : \LIN_1:UART:BUART:txn\/main_1
Capture Clock  : \LIN_1:UART:BUART:txn\/clock_0
Path slack     : 3242126p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4364
-------------------------------------   ---- 
End-of-path arrival time (ps)           4364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:tx_state_1\/clock_0                      macrocell28         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:tx_state_1\/q  macrocell28   1250   1250  3235195  RISE       1
\LIN_1:UART:BUART:txn\/main_1    macrocell32   3114   4364  3242126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 3242335p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell88         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell88   1250   1250  3224102  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell88   2905   4155  3242335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 3242335p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4155
-------------------------------------   ---- 
End-of-path arrival time (ps)           4155
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell88         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell88   1250   1250  3224102  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell89   2905   4155  3242335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell89         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 3242340p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell88         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell88   1250   1250  3224102  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell90   2900   4150  3242340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell90         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 3242340p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4150
-------------------------------------   ---- 
End-of-path arrival time (ps)           4150
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell88         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell88   1250   1250  3224102  RISE       1
\UART_1:BUART:txn\/main_2    macrocell93   2900   4150  3242340  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell93         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 3242345p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4145
-------------------------------------   ---- 
End-of-path arrival time (ps)           4145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell90         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell90   1250   1250  3224111  RISE       1
\UART_1:BUART:tx_state_2\/main_2  macrocell90   2895   4145  3242345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell90         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 3242345p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4145
-------------------------------------   ---- 
End-of-path arrival time (ps)           4145
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell90         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell90   1250   1250  3224111  RISE       1
\UART_1:BUART:txn\/main_4    macrocell93   2895   4145  3242345  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell93         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 3242346p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4144
-------------------------------------   ---- 
End-of-path arrival time (ps)           4144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell90         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell90   1250   1250  3224111  RISE       1
\UART_1:BUART:tx_state_0\/main_3  macrocell88   2894   4144  3242346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell88         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 3242346p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4144
-------------------------------------   ---- 
End-of-path arrival time (ps)           4144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell90         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell90   1250   1250  3224111  RISE       1
\UART_1:BUART:tx_state_1\/main_2  macrocell89   2894   4144  3242346  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell89         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_0\/q
Path End       : \LIN_1:bLIN:inact_detect\/main_4
Capture Clock  : \LIN_1:bLIN:inact_detect\/clock_0
Path slack     : 3242433p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_0\/q      macrocell39   1250   1250  3234405  RISE       1
\LIN_1:bLIN:inact_detect\/main_4  macrocell38   2807   4057  3242433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_detect\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_0\/q
Path End       : \LIN_1:bLIN:inact_state_0\/main_3
Capture Clock  : \LIN_1:bLIN:inact_state_0\/clock_0
Path slack     : 3242433p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_0\/q       macrocell39   1250   1250  3234405  RISE       1
\LIN_1:bLIN:inact_state_0\/main_3  macrocell39   2807   4057  3242433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_0\/q
Path End       : \LIN_1:bLIN:inact_state_1\/main_3
Capture Clock  : \LIN_1:bLIN:inact_state_1\/clock_0
Path slack     : 3242433p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_0\/q       macrocell39   1250   1250  3234405  RISE       1
\LIN_1:bLIN:inact_state_1\/main_3  macrocell40   2807   4057  3242433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_0\/q
Path End       : \LIN_1:bLIN:inact_state_2\/main_3
Capture Clock  : \LIN_1:bLIN:inact_state_2\/clock_0
Path slack     : 3242433p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_0\/q       macrocell39   1250   1250  3234405  RISE       1
\LIN_1:bLIN:inact_state_2\/main_3  macrocell41   2807   4057  3242433  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_2\/q
Path End       : \LIN_1:bLIN:inact_detect\/main_2
Capture Clock  : \LIN_1:bLIN:inact_detect\/clock_0
Path slack     : 3242450p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_2\/q      macrocell41   1250   1250  3234424  RISE       1
\LIN_1:bLIN:inact_detect\/main_2  macrocell38   2790   4040  3242450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_detect\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_2\/q
Path End       : \LIN_1:bLIN:inact_state_0\/main_1
Capture Clock  : \LIN_1:bLIN:inact_state_0\/clock_0
Path slack     : 3242450p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_2\/q       macrocell41   1250   1250  3234424  RISE       1
\LIN_1:bLIN:inact_state_0\/main_1  macrocell39   2790   4040  3242450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_2\/q
Path End       : \LIN_1:bLIN:inact_state_1\/main_1
Capture Clock  : \LIN_1:bLIN:inact_state_1\/clock_0
Path slack     : 3242450p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_2\/q       macrocell41   1250   1250  3234424  RISE       1
\LIN_1:bLIN:inact_state_1\/main_1  macrocell40   2790   4040  3242450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_2\/q
Path End       : \LIN_1:bLIN:inact_state_2\/main_1
Capture Clock  : \LIN_1:bLIN:inact_state_2\/clock_0
Path slack     : 3242450p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_2\/q       macrocell41   1250   1250  3234424  RISE       1
\LIN_1:bLIN:inact_state_2\/main_1  macrocell41   2790   4040  3242450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_1\/q
Path End       : \LIN_1:bLIN:inact_detect\/main_3
Capture Clock  : \LIN_1:bLIN:inact_detect\/clock_0
Path slack     : 3242450p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_1\/q      macrocell40   1250   1250  3234420  RISE       1
\LIN_1:bLIN:inact_detect\/main_3  macrocell38   2790   4040  3242450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_detect\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_1\/q
Path End       : \LIN_1:bLIN:inact_state_0\/main_2
Capture Clock  : \LIN_1:bLIN:inact_state_0\/clock_0
Path slack     : 3242450p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_1\/q       macrocell40   1250   1250  3234420  RISE       1
\LIN_1:bLIN:inact_state_0\/main_2  macrocell39   2790   4040  3242450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_0\/clock_0                         macrocell39         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_1\/q
Path End       : \LIN_1:bLIN:inact_state_1\/main_2
Capture Clock  : \LIN_1:bLIN:inact_state_1\/clock_0
Path slack     : 3242450p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_1\/q       macrocell40   1250   1250  3234420  RISE       1
\LIN_1:bLIN:inact_state_1\/main_2  macrocell40   2790   4040  3242450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_1\/q
Path End       : \LIN_1:bLIN:inact_state_2\/main_2
Capture Clock  : \LIN_1:bLIN:inact_state_2\/clock_0
Path slack     : 3242450p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_1\/clock_0                         macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_1\/q       macrocell40   1250   1250  3234420  RISE       1
\LIN_1:bLIN:inact_state_2\/main_2  macrocell41   2790   4040  3242450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_bitclk_enable\/q
Path End       : \LIN_1:UART:BUART:rx_state_2\/main_2
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3242594p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3896
-------------------------------------   ---- 
End-of-path arrival time (ps)           3896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_bitclk_enable\/q  macrocell13   1250   1250  3238879  RISE       1
\LIN_1:UART:BUART:rx_state_2\/main_2   macrocell19   2646   3896  3242594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_bitclk_enable\/q
Path End       : \LIN_1:UART:BUART:rx_state_3\/main_2
Capture Clock  : \LIN_1:UART:BUART:rx_state_3\/clock_0
Path slack     : 3242594p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3896
-------------------------------------   ---- 
End-of-path arrival time (ps)           3896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_bitclk_enable\/clock_0                macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_bitclk_enable\/q  macrocell13   1250   1250  3238879  RISE       1
\LIN_1:UART:BUART:rx_state_3\/main_2   macrocell20   2646   3896  3242594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_3\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 3242596p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3894
-------------------------------------   ---- 
End-of-path arrival time (ps)           3894
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell93         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART_1:BUART:txn\/q       macrocell93   1250   1250  3242596  RISE       1
\UART_1:BUART:txn\/main_0  macrocell93   2644   3894  3242596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell93         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:pollcount_0\/q
Path End       : \LIN_1:UART:BUART:pollcount_0\/main_3
Capture Clock  : \LIN_1:UART:BUART:pollcount_0\/clock_0
Path slack     : 3242614p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3876
-------------------------------------   ---- 
End-of-path arrival time (ps)           3876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:pollcount_0\/clock_0                     macrocell10         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:pollcount_0\/q       macrocell10   1250   1250  3233518  RISE       1
\LIN_1:UART:BUART:pollcount_0\/main_3  macrocell10   2626   3876  3242614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:pollcount_0\/clock_0                     macrocell10         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:pollcount_0\/q
Path End       : \LIN_1:UART:BUART:pollcount_1\/main_4
Capture Clock  : \LIN_1:UART:BUART:pollcount_1\/clock_0
Path slack     : 3242614p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3876
-------------------------------------   ---- 
End-of-path arrival time (ps)           3876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:pollcount_0\/clock_0                     macrocell10         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:pollcount_0\/q       macrocell10   1250   1250  3233518  RISE       1
\LIN_1:UART:BUART:pollcount_1\/main_4  macrocell11   2626   3876  3242614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:pollcount_1\/clock_0                     macrocell11         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:pollcount_1\/q
Path End       : \LIN_1:UART:BUART:pollcount_1\/main_2
Capture Clock  : \LIN_1:UART:BUART:pollcount_1\/clock_0
Path slack     : 3242617p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3873
-------------------------------------   ---- 
End-of-path arrival time (ps)           3873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:pollcount_1\/clock_0                     macrocell11         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:pollcount_1\/q       macrocell11   1250   1250  3233506  RISE       1
\LIN_1:UART:BUART:pollcount_1\/main_2  macrocell11   2623   3873  3242617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:pollcount_1\/clock_0                     macrocell11         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:txn\/q
Path End       : \LIN_1:UART:BUART:txn\/main_0
Capture Clock  : \LIN_1:UART:BUART:txn\/clock_0
Path slack     : 3242645p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:txn\/q       macrocell32   1250   1250  3242645  RISE       1
\LIN_1:UART:BUART:txn\/main_0  macrocell32   2595   3845  3242645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:txn\/q
Path End       : Net_423/main_0
Capture Clock  : Net_423/clock_0
Path slack     : 3242645p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:txn\/clock_0                             macrocell32         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:txn\/q  macrocell32   1250   1250  3242645  RISE       1
Net_423/main_0            macrocell6    2595   3845  3242645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_423/clock_0                                            macrocell6          0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:rxd_mux_ctrl\/q
Path End       : \LIN_1:Net_630\/main_0
Capture Clock  : \LIN_1:Net_630\/clock_0
Path slack     : 3242926p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:rxd_mux_ctrl\/clock_0                          macrocell42         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:rxd_mux_ctrl\/q  macrocell42   1250   1250  3242926  RISE       1
\LIN_1:Net_630\/main_0       macrocell8    2314   3564  3242926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:Net_630\/clock_0                                    macrocell8          0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:rxd_mux_ctrl\/q
Path End       : \LIN_1:bLIN:rxd_mux_ctrl\/main_2
Capture Clock  : \LIN_1:bLIN:rxd_mux_ctrl\/clock_0
Path slack     : 3242926p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:rxd_mux_ctrl\/clock_0                          macrocell42         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:rxd_mux_ctrl\/q       macrocell42   1250   1250  3242926  RISE       1
\LIN_1:bLIN:rxd_mux_ctrl\/main_2  macrocell42   2314   3564  3242926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:rxd_mux_ctrl\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_last\/q
Path End       : \LIN_1:UART:BUART:rx_state_2\/main_9
Capture Clock  : \LIN_1:UART:BUART:rx_state_2\/clock_0
Path slack     : 3242928p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_last\/clock_0                         macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_last\/q          macrocell15   1250   1250  3242928  RISE       1
\LIN_1:UART:BUART:rx_state_2\/main_9  macrocell19   2312   3562  3242928  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_state_2\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_detect\/q
Path End       : \LIN_1:bLIN:inact_detect\/main_1
Capture Clock  : \LIN_1:bLIN:inact_detect\/clock_0
Path slack     : 3242935p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_detect\/clock_0                          macrocell38         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_detect\/q       macrocell38   1250   1250  3242935  RISE       1
\LIN_1:bLIN:inact_detect\/main_1  macrocell38   2305   3555  3242935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_detect\/clock_0                          macrocell38         0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:bLIN:inact_state_2\/q
Path End       : \LIN_1:bLIN:StsReg\/status_2
Capture Clock  : \LIN_1:bLIN:StsReg\/clock
Path slack     : 3243460p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4970
-------------------------------------   ---- 
End-of-path arrival time (ps)           4970
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:inact_state_2\/clock_0                         macrocell41         0      0  RISE       1

Data path
pin name                      model name    delay     AT    slack  edge  Fanout
----------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:bLIN:inact_state_2\/q  macrocell41    1250   1250  3234424  RISE       1
\LIN_1:bLIN:StsReg\/status_2  statusicell3   3720   4970  3243460  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:bLIN:StsReg\/clock                                  statusicell3        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_status_3\/q
Path End       : \LIN_1:UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \LIN_1:UART:BUART:sRX:RxSts\/clock
Path slack     : 3243505p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4925
-------------------------------------   ---- 
End-of-path arrival time (ps)           4925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_status_3\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_status_3\/q       macrocell22    1250   1250  3243505  RISE       1
\LIN_1:UART:BUART:sRX:RxSts\/status_3  statusicell1   3675   4925  3243505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_1:UART:BUART:rx_load_fifo\/q
Path End       : \LIN_1:UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \LIN_1:UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3244213p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_1_IntClk:R#1 vs. LIN_1_IntClk:R#2)   3250000
- Setup time                                               -1930
------------------------------------------------------   ------- 
End-of-path required time (ps)                           3248070

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN_1:UART:BUART:rx_load_fifo\/q            macrocell16     1250   1250  3237554  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   2607   3857  3244213  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\LIN_1:UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell1       0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

