
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//kill_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401718 <.init>:
  401718:	stp	x29, x30, [sp, #-16]!
  40171c:	mov	x29, sp
  401720:	bl	401c40 <ferror@plt+0x60>
  401724:	ldp	x29, x30, [sp], #16
  401728:	ret

Disassembly of section .plt:

0000000000401730 <memcpy@plt-0x20>:
  401730:	stp	x16, x30, [sp, #-16]!
  401734:	adrp	x16, 417000 <ferror@plt+0x15420>
  401738:	ldr	x17, [x16, #4088]
  40173c:	add	x16, x16, #0xff8
  401740:	br	x17
  401744:	nop
  401748:	nop
  40174c:	nop

0000000000401750 <memcpy@plt>:
  401750:	adrp	x16, 418000 <ferror@plt+0x16420>
  401754:	ldr	x17, [x16]
  401758:	add	x16, x16, #0x0
  40175c:	br	x17

0000000000401760 <_exit@plt>:
  401760:	adrp	x16, 418000 <ferror@plt+0x16420>
  401764:	ldr	x17, [x16, #8]
  401768:	add	x16, x16, #0x8
  40176c:	br	x17

0000000000401770 <strtoul@plt>:
  401770:	adrp	x16, 418000 <ferror@plt+0x16420>
  401774:	ldr	x17, [x16, #16]
  401778:	add	x16, x16, #0x10
  40177c:	br	x17

0000000000401780 <strlen@plt>:
  401780:	adrp	x16, 418000 <ferror@plt+0x16420>
  401784:	ldr	x17, [x16, #24]
  401788:	add	x16, x16, #0x18
  40178c:	br	x17

0000000000401790 <sigqueue@plt>:
  401790:	adrp	x16, 418000 <ferror@plt+0x16420>
  401794:	ldr	x17, [x16, #32]
  401798:	add	x16, x16, #0x20
  40179c:	br	x17

00000000004017a0 <fputs@plt>:
  4017a0:	adrp	x16, 418000 <ferror@plt+0x16420>
  4017a4:	ldr	x17, [x16, #40]
  4017a8:	add	x16, x16, #0x28
  4017ac:	br	x17

00000000004017b0 <exit@plt>:
  4017b0:	adrp	x16, 418000 <ferror@plt+0x16420>
  4017b4:	ldr	x17, [x16, #48]
  4017b8:	add	x16, x16, #0x30
  4017bc:	br	x17

00000000004017c0 <dup@plt>:
  4017c0:	adrp	x16, 418000 <ferror@plt+0x16420>
  4017c4:	ldr	x17, [x16, #56]
  4017c8:	add	x16, x16, #0x38
  4017cc:	br	x17

00000000004017d0 <__libc_current_sigrtmax@plt>:
  4017d0:	adrp	x16, 418000 <ferror@plt+0x16420>
  4017d4:	ldr	x17, [x16, #64]
  4017d8:	add	x16, x16, #0x40
  4017dc:	br	x17

00000000004017e0 <strtod@plt>:
  4017e0:	adrp	x16, 418000 <ferror@plt+0x16420>
  4017e4:	ldr	x17, [x16, #72]
  4017e8:	add	x16, x16, #0x48
  4017ec:	br	x17

00000000004017f0 <ttyname@plt>:
  4017f0:	adrp	x16, 418000 <ferror@plt+0x16420>
  4017f4:	ldr	x17, [x16, #80]
  4017f8:	add	x16, x16, #0x50
  4017fc:	br	x17

0000000000401800 <sprintf@plt>:
  401800:	adrp	x16, 418000 <ferror@plt+0x16420>
  401804:	ldr	x17, [x16, #88]
  401808:	add	x16, x16, #0x58
  40180c:	br	x17

0000000000401810 <getuid@plt>:
  401810:	adrp	x16, 418000 <ferror@plt+0x16420>
  401814:	ldr	x17, [x16, #96]
  401818:	add	x16, x16, #0x60
  40181c:	br	x17

0000000000401820 <opendir@plt>:
  401820:	adrp	x16, 418000 <ferror@plt+0x16420>
  401824:	ldr	x17, [x16, #104]
  401828:	add	x16, x16, #0x68
  40182c:	br	x17

0000000000401830 <__cxa_atexit@plt>:
  401830:	adrp	x16, 418000 <ferror@plt+0x16420>
  401834:	ldr	x17, [x16, #112]
  401838:	add	x16, x16, #0x70
  40183c:	br	x17

0000000000401840 <fputc@plt>:
  401840:	adrp	x16, 418000 <ferror@plt+0x16420>
  401844:	ldr	x17, [x16, #120]
  401848:	add	x16, x16, #0x78
  40184c:	br	x17

0000000000401850 <kill@plt>:
  401850:	adrp	x16, 418000 <ferror@plt+0x16420>
  401854:	ldr	x17, [x16, #128]
  401858:	add	x16, x16, #0x80
  40185c:	br	x17

0000000000401860 <snprintf@plt>:
  401860:	adrp	x16, 418000 <ferror@plt+0x16420>
  401864:	ldr	x17, [x16, #136]
  401868:	add	x16, x16, #0x88
  40186c:	br	x17

0000000000401870 <localeconv@plt>:
  401870:	adrp	x16, 418000 <ferror@plt+0x16420>
  401874:	ldr	x17, [x16, #144]
  401878:	add	x16, x16, #0x90
  40187c:	br	x17

0000000000401880 <fileno@plt>:
  401880:	adrp	x16, 418000 <ferror@plt+0x16420>
  401884:	ldr	x17, [x16, #152]
  401888:	add	x16, x16, #0x98
  40188c:	br	x17

0000000000401890 <fclose@plt>:
  401890:	adrp	x16, 418000 <ferror@plt+0x16420>
  401894:	ldr	x17, [x16, #160]
  401898:	add	x16, x16, #0xa0
  40189c:	br	x17

00000000004018a0 <malloc@plt>:
  4018a0:	adrp	x16, 418000 <ferror@plt+0x16420>
  4018a4:	ldr	x17, [x16, #168]
  4018a8:	add	x16, x16, #0xa8
  4018ac:	br	x17

00000000004018b0 <open@plt>:
  4018b0:	adrp	x16, 418000 <ferror@plt+0x16420>
  4018b4:	ldr	x17, [x16, #176]
  4018b8:	add	x16, x16, #0xb0
  4018bc:	br	x17

00000000004018c0 <__strtol_internal@plt>:
  4018c0:	adrp	x16, 418000 <ferror@plt+0x16420>
  4018c4:	ldr	x17, [x16, #184]
  4018c8:	add	x16, x16, #0xb8
  4018cc:	br	x17

00000000004018d0 <strncmp@plt>:
  4018d0:	adrp	x16, 418000 <ferror@plt+0x16420>
  4018d4:	ldr	x17, [x16, #192]
  4018d8:	add	x16, x16, #0xc0
  4018dc:	br	x17

00000000004018e0 <bindtextdomain@plt>:
  4018e0:	adrp	x16, 418000 <ferror@plt+0x16420>
  4018e4:	ldr	x17, [x16, #200]
  4018e8:	add	x16, x16, #0xc8
  4018ec:	br	x17

00000000004018f0 <__libc_current_sigrtmin@plt>:
  4018f0:	adrp	x16, 418000 <ferror@plt+0x16420>
  4018f4:	ldr	x17, [x16, #208]
  4018f8:	add	x16, x16, #0xd0
  4018fc:	br	x17

0000000000401900 <__libc_start_main@plt>:
  401900:	adrp	x16, 418000 <ferror@plt+0x16420>
  401904:	ldr	x17, [x16, #216]
  401908:	add	x16, x16, #0xd8
  40190c:	br	x17

0000000000401910 <fgetc@plt>:
  401910:	adrp	x16, 418000 <ferror@plt+0x16420>
  401914:	ldr	x17, [x16, #224]
  401918:	add	x16, x16, #0xe0
  40191c:	br	x17

0000000000401920 <memset@plt>:
  401920:	adrp	x16, 418000 <ferror@plt+0x16420>
  401924:	ldr	x17, [x16, #232]
  401928:	add	x16, x16, #0xe8
  40192c:	br	x17

0000000000401930 <fdopen@plt>:
  401930:	adrp	x16, 418000 <ferror@plt+0x16420>
  401934:	ldr	x17, [x16, #240]
  401938:	add	x16, x16, #0xf0
  40193c:	br	x17

0000000000401940 <__strtoul_internal@plt>:
  401940:	adrp	x16, 418000 <ferror@plt+0x16420>
  401944:	ldr	x17, [x16, #248]
  401948:	add	x16, x16, #0xf8
  40194c:	br	x17

0000000000401950 <calloc@plt>:
  401950:	adrp	x16, 418000 <ferror@plt+0x16420>
  401954:	ldr	x17, [x16, #256]
  401958:	add	x16, x16, #0x100
  40195c:	br	x17

0000000000401960 <strcasecmp@plt>:
  401960:	adrp	x16, 418000 <ferror@plt+0x16420>
  401964:	ldr	x17, [x16, #264]
  401968:	add	x16, x16, #0x108
  40196c:	br	x17

0000000000401970 <readdir@plt>:
  401970:	adrp	x16, 418000 <ferror@plt+0x16420>
  401974:	ldr	x17, [x16, #272]
  401978:	add	x16, x16, #0x110
  40197c:	br	x17

0000000000401980 <strdup@plt>:
  401980:	adrp	x16, 418000 <ferror@plt+0x16420>
  401984:	ldr	x17, [x16, #280]
  401988:	add	x16, x16, #0x118
  40198c:	br	x17

0000000000401990 <closedir@plt>:
  401990:	adrp	x16, 418000 <ferror@plt+0x16420>
  401994:	ldr	x17, [x16, #288]
  401998:	add	x16, x16, #0x120
  40199c:	br	x17

00000000004019a0 <close@plt>:
  4019a0:	adrp	x16, 418000 <ferror@plt+0x16420>
  4019a4:	ldr	x17, [x16, #296]
  4019a8:	add	x16, x16, #0x128
  4019ac:	br	x17

00000000004019b0 <__gmon_start__@plt>:
  4019b0:	adrp	x16, 418000 <ferror@plt+0x16420>
  4019b4:	ldr	x17, [x16, #304]
  4019b8:	add	x16, x16, #0x130
  4019bc:	br	x17

00000000004019c0 <abort@plt>:
  4019c0:	adrp	x16, 418000 <ferror@plt+0x16420>
  4019c4:	ldr	x17, [x16, #312]
  4019c8:	add	x16, x16, #0x138
  4019cc:	br	x17

00000000004019d0 <puts@plt>:
  4019d0:	adrp	x16, 418000 <ferror@plt+0x16420>
  4019d4:	ldr	x17, [x16, #320]
  4019d8:	add	x16, x16, #0x140
  4019dc:	br	x17

00000000004019e0 <textdomain@plt>:
  4019e0:	adrp	x16, 418000 <ferror@plt+0x16420>
  4019e4:	ldr	x17, [x16, #328]
  4019e8:	add	x16, x16, #0x148
  4019ec:	br	x17

00000000004019f0 <strcmp@plt>:
  4019f0:	adrp	x16, 418000 <ferror@plt+0x16420>
  4019f4:	ldr	x17, [x16, #336]
  4019f8:	add	x16, x16, #0x150
  4019fc:	br	x17

0000000000401a00 <warn@plt>:
  401a00:	adrp	x16, 418000 <ferror@plt+0x16420>
  401a04:	ldr	x17, [x16, #344]
  401a08:	add	x16, x16, #0x158
  401a0c:	br	x17

0000000000401a10 <__ctype_b_loc@plt>:
  401a10:	adrp	x16, 418000 <ferror@plt+0x16420>
  401a14:	ldr	x17, [x16, #352]
  401a18:	add	x16, x16, #0x160
  401a1c:	br	x17

0000000000401a20 <strtol@plt>:
  401a20:	adrp	x16, 418000 <ferror@plt+0x16420>
  401a24:	ldr	x17, [x16, #360]
  401a28:	add	x16, x16, #0x168
  401a2c:	br	x17

0000000000401a30 <free@plt>:
  401a30:	adrp	x16, 418000 <ferror@plt+0x16420>
  401a34:	ldr	x17, [x16, #368]
  401a38:	add	x16, x16, #0x170
  401a3c:	br	x17

0000000000401a40 <strncasecmp@plt>:
  401a40:	adrp	x16, 418000 <ferror@plt+0x16420>
  401a44:	ldr	x17, [x16, #376]
  401a48:	add	x16, x16, #0x178
  401a4c:	br	x17

0000000000401a50 <nanosleep@plt>:
  401a50:	adrp	x16, 418000 <ferror@plt+0x16420>
  401a54:	ldr	x17, [x16, #384]
  401a58:	add	x16, x16, #0x180
  401a5c:	br	x17

0000000000401a60 <vasprintf@plt>:
  401a60:	adrp	x16, 418000 <ferror@plt+0x16420>
  401a64:	ldr	x17, [x16, #392]
  401a68:	add	x16, x16, #0x188
  401a6c:	br	x17

0000000000401a70 <strndup@plt>:
  401a70:	adrp	x16, 418000 <ferror@plt+0x16420>
  401a74:	ldr	x17, [x16, #400]
  401a78:	add	x16, x16, #0x190
  401a7c:	br	x17

0000000000401a80 <strspn@plt>:
  401a80:	adrp	x16, 418000 <ferror@plt+0x16420>
  401a84:	ldr	x17, [x16, #408]
  401a88:	add	x16, x16, #0x198
  401a8c:	br	x17

0000000000401a90 <strchr@plt>:
  401a90:	adrp	x16, 418000 <ferror@plt+0x16420>
  401a94:	ldr	x17, [x16, #416]
  401a98:	add	x16, x16, #0x1a0
  401a9c:	br	x17

0000000000401aa0 <fwrite@plt>:
  401aa0:	adrp	x16, 418000 <ferror@plt+0x16420>
  401aa4:	ldr	x17, [x16, #424]
  401aa8:	add	x16, x16, #0x1a8
  401aac:	br	x17

0000000000401ab0 <fflush@plt>:
  401ab0:	adrp	x16, 418000 <ferror@plt+0x16420>
  401ab4:	ldr	x17, [x16, #432]
  401ab8:	add	x16, x16, #0x1b0
  401abc:	br	x17

0000000000401ac0 <dirfd@plt>:
  401ac0:	adrp	x16, 418000 <ferror@plt+0x16420>
  401ac4:	ldr	x17, [x16, #440]
  401ac8:	add	x16, x16, #0x1b8
  401acc:	br	x17

0000000000401ad0 <warnx@plt>:
  401ad0:	adrp	x16, 418000 <ferror@plt+0x16420>
  401ad4:	ldr	x17, [x16, #448]
  401ad8:	add	x16, x16, #0x1c0
  401adc:	br	x17

0000000000401ae0 <read@plt>:
  401ae0:	adrp	x16, 418000 <ferror@plt+0x16420>
  401ae4:	ldr	x17, [x16, #456]
  401ae8:	add	x16, x16, #0x1c8
  401aec:	br	x17

0000000000401af0 <isatty@plt>:
  401af0:	adrp	x16, 418000 <ferror@plt+0x16420>
  401af4:	ldr	x17, [x16, #464]
  401af8:	add	x16, x16, #0x1d0
  401afc:	br	x17

0000000000401b00 <dcgettext@plt>:
  401b00:	adrp	x16, 418000 <ferror@plt+0x16420>
  401b04:	ldr	x17, [x16, #472]
  401b08:	add	x16, x16, #0x1d8
  401b0c:	br	x17

0000000000401b10 <__isoc99_sscanf@plt>:
  401b10:	adrp	x16, 418000 <ferror@plt+0x16420>
  401b14:	ldr	x17, [x16, #480]
  401b18:	add	x16, x16, #0x1e0
  401b1c:	br	x17

0000000000401b20 <errx@plt>:
  401b20:	adrp	x16, 418000 <ferror@plt+0x16420>
  401b24:	ldr	x17, [x16, #488]
  401b28:	add	x16, x16, #0x1e8
  401b2c:	br	x17

0000000000401b30 <strcspn@plt>:
  401b30:	adrp	x16, 418000 <ferror@plt+0x16420>
  401b34:	ldr	x17, [x16, #496]
  401b38:	add	x16, x16, #0x1f0
  401b3c:	br	x17

0000000000401b40 <openat@plt>:
  401b40:	adrp	x16, 418000 <ferror@plt+0x16420>
  401b44:	ldr	x17, [x16, #504]
  401b48:	add	x16, x16, #0x1f8
  401b4c:	br	x17

0000000000401b50 <printf@plt>:
  401b50:	adrp	x16, 418000 <ferror@plt+0x16420>
  401b54:	ldr	x17, [x16, #512]
  401b58:	add	x16, x16, #0x200
  401b5c:	br	x17

0000000000401b60 <__errno_location@plt>:
  401b60:	adrp	x16, 418000 <ferror@plt+0x16420>
  401b64:	ldr	x17, [x16, #520]
  401b68:	add	x16, x16, #0x208
  401b6c:	br	x17

0000000000401b70 <getenv@plt>:
  401b70:	adrp	x16, 418000 <ferror@plt+0x16420>
  401b74:	ldr	x17, [x16, #528]
  401b78:	add	x16, x16, #0x210
  401b7c:	br	x17

0000000000401b80 <fprintf@plt>:
  401b80:	adrp	x16, 418000 <ferror@plt+0x16420>
  401b84:	ldr	x17, [x16, #536]
  401b88:	add	x16, x16, #0x218
  401b8c:	br	x17

0000000000401b90 <fgets@plt>:
  401b90:	adrp	x16, 418000 <ferror@plt+0x16420>
  401b94:	ldr	x17, [x16, #544]
  401b98:	add	x16, x16, #0x220
  401b9c:	br	x17

0000000000401ba0 <err@plt>:
  401ba0:	adrp	x16, 418000 <ferror@plt+0x16420>
  401ba4:	ldr	x17, [x16, #552]
  401ba8:	add	x16, x16, #0x228
  401bac:	br	x17

0000000000401bb0 <ioctl@plt>:
  401bb0:	adrp	x16, 418000 <ferror@plt+0x16420>
  401bb4:	ldr	x17, [x16, #560]
  401bb8:	add	x16, x16, #0x230
  401bbc:	br	x17

0000000000401bc0 <setlocale@plt>:
  401bc0:	adrp	x16, 418000 <ferror@plt+0x16420>
  401bc4:	ldr	x17, [x16, #568]
  401bc8:	add	x16, x16, #0x238
  401bcc:	br	x17

0000000000401bd0 <__fxstatat@plt>:
  401bd0:	adrp	x16, 418000 <ferror@plt+0x16420>
  401bd4:	ldr	x17, [x16, #576]
  401bd8:	add	x16, x16, #0x240
  401bdc:	br	x17

0000000000401be0 <ferror@plt>:
  401be0:	adrp	x16, 418000 <ferror@plt+0x16420>
  401be4:	ldr	x17, [x16, #584]
  401be8:	add	x16, x16, #0x248
  401bec:	br	x17

Disassembly of section .text:

0000000000401bf0 <.text>:
  401bf0:	mov	x29, #0x0                   	// #0
  401bf4:	mov	x30, #0x0                   	// #0
  401bf8:	mov	x5, x0
  401bfc:	ldr	x1, [sp]
  401c00:	add	x2, sp, #0x8
  401c04:	mov	x6, sp
  401c08:	movz	x0, #0x0, lsl #48
  401c0c:	movk	x0, #0x0, lsl #32
  401c10:	movk	x0, #0x40, lsl #16
  401c14:	movk	x0, #0x21f0
  401c18:	movz	x3, #0x0, lsl #48
  401c1c:	movk	x3, #0x0, lsl #32
  401c20:	movk	x3, #0x40, lsl #16
  401c24:	movk	x3, #0x5348
  401c28:	movz	x4, #0x0, lsl #48
  401c2c:	movk	x4, #0x0, lsl #32
  401c30:	movk	x4, #0x40, lsl #16
  401c34:	movk	x4, #0x53c8
  401c38:	bl	401900 <__libc_start_main@plt>
  401c3c:	bl	4019c0 <abort@plt>
  401c40:	adrp	x0, 417000 <ferror@plt+0x15420>
  401c44:	ldr	x0, [x0, #4064]
  401c48:	cbz	x0, 401c50 <ferror@plt+0x70>
  401c4c:	b	4019b0 <__gmon_start__@plt>
  401c50:	ret
  401c54:	adrp	x0, 418000 <ferror@plt+0x16420>
  401c58:	add	x0, x0, #0x268
  401c5c:	adrp	x1, 418000 <ferror@plt+0x16420>
  401c60:	add	x1, x1, #0x268
  401c64:	cmp	x0, x1
  401c68:	b.eq	401c9c <ferror@plt+0xbc>  // b.none
  401c6c:	stp	x29, x30, [sp, #-32]!
  401c70:	mov	x29, sp
  401c74:	adrp	x0, 405000 <ferror@plt+0x3420>
  401c78:	ldr	x0, [x0, #1016]
  401c7c:	str	x0, [sp, #24]
  401c80:	mov	x1, x0
  401c84:	cbz	x1, 401c94 <ferror@plt+0xb4>
  401c88:	adrp	x0, 418000 <ferror@plt+0x16420>
  401c8c:	add	x0, x0, #0x268
  401c90:	blr	x1
  401c94:	ldp	x29, x30, [sp], #32
  401c98:	ret
  401c9c:	ret
  401ca0:	adrp	x0, 418000 <ferror@plt+0x16420>
  401ca4:	add	x0, x0, #0x268
  401ca8:	adrp	x1, 418000 <ferror@plt+0x16420>
  401cac:	add	x1, x1, #0x268
  401cb0:	sub	x0, x0, x1
  401cb4:	lsr	x1, x0, #63
  401cb8:	add	x0, x1, x0, asr #3
  401cbc:	cmp	xzr, x0, asr #1
  401cc0:	b.eq	401cf8 <ferror@plt+0x118>  // b.none
  401cc4:	stp	x29, x30, [sp, #-32]!
  401cc8:	mov	x29, sp
  401ccc:	asr	x1, x0, #1
  401cd0:	adrp	x0, 405000 <ferror@plt+0x3420>
  401cd4:	ldr	x0, [x0, #1024]
  401cd8:	str	x0, [sp, #24]
  401cdc:	mov	x2, x0
  401ce0:	cbz	x2, 401cf0 <ferror@plt+0x110>
  401ce4:	adrp	x0, 418000 <ferror@plt+0x16420>
  401ce8:	add	x0, x0, #0x268
  401cec:	blr	x2
  401cf0:	ldp	x29, x30, [sp], #32
  401cf4:	ret
  401cf8:	ret
  401cfc:	adrp	x0, 418000 <ferror@plt+0x16420>
  401d00:	ldrb	w0, [x0, #640]
  401d04:	cbnz	w0, 401d28 <ferror@plt+0x148>
  401d08:	stp	x29, x30, [sp, #-16]!
  401d0c:	mov	x29, sp
  401d10:	bl	401c54 <ferror@plt+0x74>
  401d14:	adrp	x0, 418000 <ferror@plt+0x16420>
  401d18:	mov	w1, #0x1                   	// #1
  401d1c:	strb	w1, [x0, #640]
  401d20:	ldp	x29, x30, [sp], #16
  401d24:	ret
  401d28:	ret
  401d2c:	stp	x29, x30, [sp, #-16]!
  401d30:	mov	x29, sp
  401d34:	bl	401ca0 <ferror@plt+0xc0>
  401d38:	ldp	x29, x30, [sp], #16
  401d3c:	ret
  401d40:	stp	x29, x30, [sp, #-32]!
  401d44:	mov	x29, sp
  401d48:	str	x19, [sp, #16]
  401d4c:	mov	w19, w0
  401d50:	bl	404cd0 <ferror@plt+0x30f0>
  401d54:	cbz	x0, 401d68 <ferror@plt+0x188>
  401d58:	bl	4019d0 <puts@plt>
  401d5c:	ldr	x19, [sp, #16]
  401d60:	ldp	x29, x30, [sp], #32
  401d64:	ret
  401d68:	bl	4018f0 <__libc_current_sigrtmin@plt>
  401d6c:	cmp	w0, w19
  401d70:	b.gt	401d80 <ferror@plt+0x1a0>
  401d74:	bl	4017d0 <__libc_current_sigrtmax@plt>
  401d78:	cmp	w0, w19
  401d7c:	b.ge	401d94 <ferror@plt+0x1b4>  // b.tcont
  401d80:	mov	w1, w19
  401d84:	adrp	x0, 405000 <ferror@plt+0x3420>
  401d88:	add	x0, x0, #0x410
  401d8c:	bl	401b50 <printf@plt>
  401d90:	b	401d5c <ferror@plt+0x17c>
  401d94:	bl	4018f0 <__libc_current_sigrtmin@plt>
  401d98:	sub	w1, w19, w0
  401d9c:	adrp	x0, 405000 <ferror@plt+0x3420>
  401da0:	add	x0, x0, #0x408
  401da4:	bl	401b50 <printf@plt>
  401da8:	b	401d5c <ferror@plt+0x17c>
  401dac:	stp	x29, x30, [sp, #-48]!
  401db0:	mov	x29, sp
  401db4:	stp	x19, x20, [sp, #16]
  401db8:	stp	x21, x22, [sp, #32]
  401dbc:	mov	x20, x0
  401dc0:	mov	x19, x2
  401dc4:	mov	w21, w3
  401dc8:	mov	x22, x4
  401dcc:	ldr	x0, [x2]
  401dd0:	add	x0, x0, #0xb
  401dd4:	cmp	x0, x1
  401dd8:	b.hi	401e10 <ferror@plt+0x230>  // b.pmore
  401ddc:	ldr	x0, [x19]
  401de0:	add	x0, x0, #0xb
  401de4:	str	x0, [x19]
  401de8:	mov	x3, x22
  401dec:	mov	w2, w21
  401df0:	adrp	x1, 405000 <ferror@plt+0x3420>
  401df4:	add	x1, x1, #0x418
  401df8:	mov	x0, x20
  401dfc:	bl	401b80 <fprintf@plt>
  401e00:	ldp	x19, x20, [sp, #16]
  401e04:	ldp	x21, x22, [sp, #32]
  401e08:	ldp	x29, x30, [sp], #48
  401e0c:	ret
  401e10:	mov	x1, x20
  401e14:	mov	w0, #0xa                   	// #10
  401e18:	bl	401840 <fputc@plt>
  401e1c:	str	xzr, [x19]
  401e20:	b	401ddc <ferror@plt+0x1fc>
  401e24:	stp	x29, x30, [sp, #-96]!
  401e28:	mov	x29, sp
  401e2c:	stp	x19, x20, [sp, #16]
  401e30:	stp	x21, x22, [sp, #32]
  401e34:	mov	x20, x0
  401e38:	str	xzr, [sp, #88]
  401e3c:	str	xzr, [sp, #80]
  401e40:	str	wzr, [sp, #76]
  401e44:	cbnz	w1, 401f04 <ferror@plt+0x324>
  401e48:	str	x23, [sp, #48]
  401e4c:	mov	x21, #0x0                   	// #0
  401e50:	mov	w23, #0x20                  	// #32
  401e54:	mov	w22, #0xa                   	// #10
  401e58:	b	401e88 <ferror@plt+0x2a8>
  401e5c:	mov	x1, x20
  401e60:	mov	w0, w22
  401e64:	bl	401840 <fputc@plt>
  401e68:	str	xzr, [sp, #88]
  401e6c:	ldr	x1, [sp, #88]
  401e70:	add	x19, x1, x19
  401e74:	str	x19, [sp, #88]
  401e78:	mov	x1, x20
  401e7c:	ldr	x0, [sp, #80]
  401e80:	bl	4017a0 <fputs@plt>
  401e84:	add	x21, x21, #0x1
  401e88:	mov	x2, #0x0                   	// #0
  401e8c:	add	x1, sp, #0x50
  401e90:	mov	x0, x21
  401e94:	bl	404d14 <ferror@plt+0x3134>
  401e98:	cbnz	w0, 401ecc <ferror@plt+0x2ec>
  401e9c:	ldr	x0, [sp, #80]
  401ea0:	bl	401780 <strlen@plt>
  401ea4:	add	x19, x0, #0x1
  401ea8:	ldr	x0, [sp, #88]
  401eac:	add	x1, x0, x19
  401eb0:	cmp	x1, #0x48
  401eb4:	b.hi	401e5c <ferror@plt+0x27c>  // b.pmore
  401eb8:	cbz	x0, 401e6c <ferror@plt+0x28c>
  401ebc:	mov	x1, x20
  401ec0:	mov	w0, w23
  401ec4:	bl	401840 <fputc@plt>
  401ec8:	b	401e6c <ferror@plt+0x28c>
  401ecc:	mov	x3, x20
  401ed0:	mov	x2, #0x1a                  	// #26
  401ed4:	mov	x1, #0x1                   	// #1
  401ed8:	adrp	x0, 405000 <ferror@plt+0x3420>
  401edc:	add	x0, x0, #0x428
  401ee0:	bl	401aa0 <fwrite@plt>
  401ee4:	mov	x1, x20
  401ee8:	mov	w0, #0xa                   	// #10
  401eec:	bl	401840 <fputc@plt>
  401ef0:	ldr	x23, [sp, #48]
  401ef4:	ldp	x19, x20, [sp, #16]
  401ef8:	ldp	x21, x22, [sp, #32]
  401efc:	ldp	x29, x30, [sp], #96
  401f00:	ret
  401f04:	mov	w0, #0x49                  	// #73
  401f08:	bl	404984 <ferror@plt+0x2da4>
  401f0c:	sub	w21, w0, #0x1
  401f10:	sxtw	x21, w21
  401f14:	mov	x19, #0x0                   	// #0
  401f18:	add	x2, sp, #0x4c
  401f1c:	add	x1, sp, #0x50
  401f20:	mov	x0, x19
  401f24:	bl	404d14 <ferror@plt+0x3134>
  401f28:	cbnz	w0, 401f4c <ferror@plt+0x36c>
  401f2c:	ldr	x4, [sp, #80]
  401f30:	ldr	w3, [sp, #76]
  401f34:	add	x2, sp, #0x58
  401f38:	mov	x1, x21
  401f3c:	mov	x0, x20
  401f40:	bl	401dac <ferror@plt+0x1cc>
  401f44:	add	x19, x19, #0x1
  401f48:	b	401f18 <ferror@plt+0x338>
  401f4c:	bl	4018f0 <__libc_current_sigrtmin@plt>
  401f50:	adrp	x4, 405000 <ferror@plt+0x3420>
  401f54:	add	x4, x4, #0x448
  401f58:	mov	w3, w0
  401f5c:	add	x2, sp, #0x58
  401f60:	mov	x1, x21
  401f64:	mov	x0, x20
  401f68:	bl	401dac <ferror@plt+0x1cc>
  401f6c:	bl	4017d0 <__libc_current_sigrtmax@plt>
  401f70:	adrp	x4, 405000 <ferror@plt+0x3420>
  401f74:	add	x4, x4, #0x450
  401f78:	mov	w3, w0
  401f7c:	add	x2, sp, #0x58
  401f80:	mov	x1, x21
  401f84:	mov	x0, x20
  401f88:	bl	401dac <ferror@plt+0x1cc>
  401f8c:	mov	x1, x20
  401f90:	mov	w0, #0xa                   	// #10
  401f94:	bl	401840 <fputc@plt>
  401f98:	b	401ef4 <ferror@plt+0x314>
  401f9c:	stp	x29, x30, [sp, #-48]!
  401fa0:	mov	x29, sp
  401fa4:	stp	x19, x20, [sp, #16]
  401fa8:	mov	x19, x0
  401fac:	mov	w20, w1
  401fb0:	bl	401a10 <__ctype_b_loc@plt>
  401fb4:	ldrsb	x1, [x19]
  401fb8:	ldr	x0, [x0]
  401fbc:	ldrh	w0, [x0, x1, lsl #1]
  401fc0:	tbz	w0, #11, 402008 <ferror@plt+0x428>
  401fc4:	mov	w2, #0xa                   	// #10
  401fc8:	add	x1, sp, #0x28
  401fcc:	mov	x0, x19
  401fd0:	bl	401a20 <strtol@plt>
  401fd4:	mov	x1, x0
  401fd8:	cmp	w0, #0x40
  401fdc:	ccmp	w20, #0x0, #0x4, gt
  401fe0:	b.eq	401ff0 <ferror@plt+0x410>  // b.none
  401fe4:	mov	w0, #0xffffffff            	// #-1
  401fe8:	tbz	w1, #7, 402010 <ferror@plt+0x430>
  401fec:	sub	w0, w1, #0x80
  401ff0:	ldr	x1, [sp, #40]
  401ff4:	ldrsb	w1, [x1]
  401ff8:	cbnz	w1, 40201c <ferror@plt+0x43c>
  401ffc:	cmp	w0, #0x41
  402000:	csinv	w0, w0, wzr, cc  // cc = lo, ul, last
  402004:	b	402010 <ferror@plt+0x430>
  402008:	mov	x0, x19
  40200c:	bl	404b1c <ferror@plt+0x2f3c>
  402010:	ldp	x19, x20, [sp, #16]
  402014:	ldp	x29, x30, [sp], #48
  402018:	ret
  40201c:	mov	w0, #0xffffffff            	// #-1
  402020:	b	402010 <ferror@plt+0x430>
  402024:	stp	x29, x30, [sp, #-32]!
  402028:	mov	x29, sp
  40202c:	stp	x19, x20, [sp, #16]
  402030:	mov	x19, x0
  402034:	ldrb	w0, [x0, #24]
  402038:	tbnz	w0, #4, 402070 <ferror@plt+0x490>
  40203c:	ldrb	w0, [x19, #24]
  402040:	tbnz	w0, #2, 402094 <ferror@plt+0x4b4>
  402044:	tbz	w0, #3, 4020ac <ferror@plt+0x4cc>
  402048:	ldr	x2, [x19, #16]
  40204c:	ldr	w1, [x19, #12]
  402050:	ldr	w0, [x19, #8]
  402054:	bl	401790 <sigqueue@plt>
  402058:	mov	w20, w0
  40205c:	tbnz	w20, #31, 4020c0 <ferror@plt+0x4e0>
  402060:	mov	w0, w20
  402064:	ldp	x19, x20, [sp, #16]
  402068:	ldp	x29, x30, [sp], #32
  40206c:	ret
  402070:	mov	w2, #0x5                   	// #5
  402074:	adrp	x1, 405000 <ferror@plt+0x3420>
  402078:	add	x1, x1, #0x458
  40207c:	mov	x0, #0x0                   	// #0
  402080:	bl	401b00 <dcgettext@plt>
  402084:	ldr	w2, [x19, #8]
  402088:	ldr	w1, [x19, #12]
  40208c:	bl	401b50 <printf@plt>
  402090:	b	40203c <ferror@plt+0x45c>
  402094:	ldrsw	x1, [x19, #8]
  402098:	adrp	x0, 405000 <ferror@plt+0x3420>
  40209c:	add	x0, x0, #0x478
  4020a0:	bl	401b50 <printf@plt>
  4020a4:	mov	w20, #0x0                   	// #0
  4020a8:	b	402060 <ferror@plt+0x480>
  4020ac:	ldr	w1, [x19, #12]
  4020b0:	ldr	w0, [x19, #8]
  4020b4:	bl	401850 <kill@plt>
  4020b8:	mov	w20, w0
  4020bc:	b	40205c <ferror@plt+0x47c>
  4020c0:	mov	w2, #0x5                   	// #5
  4020c4:	adrp	x1, 405000 <ferror@plt+0x3420>
  4020c8:	add	x1, x1, #0x480
  4020cc:	mov	x0, #0x0                   	// #0
  4020d0:	bl	401b00 <dcgettext@plt>
  4020d4:	ldr	x1, [x19]
  4020d8:	bl	401a00 <warn@plt>
  4020dc:	b	402060 <ferror@plt+0x480>
  4020e0:	stp	x29, x30, [sp, #-32]!
  4020e4:	mov	x29, sp
  4020e8:	stp	x19, x20, [sp, #16]
  4020ec:	adrp	x0, 418000 <ferror@plt+0x16420>
  4020f0:	ldr	x20, [x0, #624]
  4020f4:	bl	401b60 <__errno_location@plt>
  4020f8:	mov	x19, x0
  4020fc:	str	wzr, [x0]
  402100:	mov	x0, x20
  402104:	bl	401be0 <ferror@plt>
  402108:	cbz	w0, 402150 <ferror@plt+0x570>
  40210c:	ldr	w0, [x19]
  402110:	cmp	w0, #0x9
  402114:	b.eq	402120 <ferror@plt+0x540>  // b.none
  402118:	cmp	w0, #0x20
  40211c:	b.ne	40217c <ferror@plt+0x59c>  // b.any
  402120:	adrp	x0, 418000 <ferror@plt+0x16420>
  402124:	ldr	x20, [x0, #616]
  402128:	str	wzr, [x19]
  40212c:	mov	x0, x20
  402130:	bl	401be0 <ferror@plt>
  402134:	cbz	w0, 4021bc <ferror@plt+0x5dc>
  402138:	ldr	w0, [x19]
  40213c:	cmp	w0, #0x9
  402140:	b.ne	4021e8 <ferror@plt+0x608>  // b.any
  402144:	ldp	x19, x20, [sp, #16]
  402148:	ldp	x29, x30, [sp], #32
  40214c:	ret
  402150:	mov	x0, x20
  402154:	bl	401ab0 <fflush@plt>
  402158:	cbnz	w0, 40210c <ferror@plt+0x52c>
  40215c:	mov	x0, x20
  402160:	bl	401880 <fileno@plt>
  402164:	tbnz	w0, #31, 40210c <ferror@plt+0x52c>
  402168:	bl	4017c0 <dup@plt>
  40216c:	tbnz	w0, #31, 40210c <ferror@plt+0x52c>
  402170:	bl	4019a0 <close@plt>
  402174:	cbz	w0, 402120 <ferror@plt+0x540>
  402178:	b	40210c <ferror@plt+0x52c>
  40217c:	cbz	w0, 4021a0 <ferror@plt+0x5c0>
  402180:	mov	w2, #0x5                   	// #5
  402184:	adrp	x1, 405000 <ferror@plt+0x3420>
  402188:	add	x1, x1, #0x4a0
  40218c:	mov	x0, #0x0                   	// #0
  402190:	bl	401b00 <dcgettext@plt>
  402194:	bl	401a00 <warn@plt>
  402198:	mov	w0, #0x1                   	// #1
  40219c:	bl	401760 <_exit@plt>
  4021a0:	mov	w2, #0x5                   	// #5
  4021a4:	adrp	x1, 405000 <ferror@plt+0x3420>
  4021a8:	add	x1, x1, #0x4a0
  4021ac:	mov	x0, #0x0                   	// #0
  4021b0:	bl	401b00 <dcgettext@plt>
  4021b4:	bl	401ad0 <warnx@plt>
  4021b8:	b	402198 <ferror@plt+0x5b8>
  4021bc:	mov	x0, x20
  4021c0:	bl	401ab0 <fflush@plt>
  4021c4:	cbnz	w0, 402138 <ferror@plt+0x558>
  4021c8:	mov	x0, x20
  4021cc:	bl	401880 <fileno@plt>
  4021d0:	tbnz	w0, #31, 402138 <ferror@plt+0x558>
  4021d4:	bl	4017c0 <dup@plt>
  4021d8:	tbnz	w0, #31, 402138 <ferror@plt+0x558>
  4021dc:	bl	4019a0 <close@plt>
  4021e0:	cbz	w0, 402144 <ferror@plt+0x564>
  4021e4:	b	402138 <ferror@plt+0x558>
  4021e8:	mov	w0, #0x1                   	// #1
  4021ec:	bl	401760 <_exit@plt>
  4021f0:	stp	x29, x30, [sp, #-144]!
  4021f4:	mov	x29, sp
  4021f8:	stp	x19, x20, [sp, #16]
  4021fc:	stp	x21, x22, [sp, #32]
  402200:	stp	x23, x24, [sp, #48]
  402204:	stp	x25, x26, [sp, #64]
  402208:	str	x27, [sp, #80]
  40220c:	mov	w20, w0
  402210:	mov	x22, x1
  402214:	stp	xzr, xzr, [sp, #112]
  402218:	stp	xzr, xzr, [sp, #128]
  40221c:	mov	w0, #0xf                   	// #15
  402220:	str	w0, [sp, #124]
  402224:	adrp	x1, 405000 <ferror@plt+0x3420>
  402228:	add	x1, x1, #0x568
  40222c:	mov	w0, #0x6                   	// #6
  402230:	bl	401bc0 <setlocale@plt>
  402234:	adrp	x19, 405000 <ferror@plt+0x3420>
  402238:	add	x19, x19, #0x4c8
  40223c:	adrp	x1, 405000 <ferror@plt+0x3420>
  402240:	add	x1, x1, #0x4b0
  402244:	mov	x0, x19
  402248:	bl	4018e0 <bindtextdomain@plt>
  40224c:	mov	x0, x19
  402250:	bl	4019e0 <textdomain@plt>
  402254:	adrp	x0, 402000 <ferror@plt+0x420>
  402258:	add	x0, x0, #0xe0
  40225c:	bl	4053d0 <ferror@plt+0x37f0>
  402260:	sub	w20, w20, #0x1
  402264:	add	x22, x22, #0x8
  402268:	cmp	w20, #0x0
  40226c:	b.le	40228c <ferror@plt+0x6ac>
  402270:	adrp	x21, 405000 <ferror@plt+0x3420>
  402274:	add	x21, x21, #0x4d8
  402278:	adrp	x23, 405000 <ferror@plt+0x3420>
  40227c:	add	x23, x23, #0x4e0
  402280:	adrp	x24, 405000 <ferror@plt+0x3420>
  402284:	b	40253c <ferror@plt+0x95c>
  402288:	add	x22, x22, #0x8
  40228c:	ldr	x19, [x22]
  402290:	cbz	x19, 402a50 <ferror@plt+0xe70>
  402294:	str	x19, [sp, #112]
  402298:	bl	401b60 <__errno_location@plt>
  40229c:	mov	x24, x0
  4022a0:	mov	w20, #0x0                   	// #0
  4022a4:	mov	w21, #0x0                   	// #0
  4022a8:	add	x23, sp, #0x78
  4022ac:	adrp	x25, 405000 <ferror@plt+0x3420>
  4022b0:	add	x25, x25, #0xa00
  4022b4:	b	402adc <ferror@plt+0xefc>
  4022b8:	mov	w2, #0x5                   	// #5
  4022bc:	adrp	x1, 405000 <ferror@plt+0x3420>
  4022c0:	add	x1, x1, #0x500
  4022c4:	mov	x0, #0x0                   	// #0
  4022c8:	bl	401b00 <dcgettext@plt>
  4022cc:	adrp	x2, 405000 <ferror@plt+0x3420>
  4022d0:	add	x2, x2, #0x510
  4022d4:	adrp	x1, 418000 <ferror@plt+0x16420>
  4022d8:	ldr	x1, [x1, #632]
  4022dc:	bl	401b50 <printf@plt>
  4022e0:	mov	w2, #0x5                   	// #5
  4022e4:	adrp	x1, 405000 <ferror@plt+0x3420>
  4022e8:	add	x1, x1, #0x528
  4022ec:	mov	x0, #0x0                   	// #0
  4022f0:	bl	401b00 <dcgettext@plt>
  4022f4:	adrp	x19, 418000 <ferror@plt+0x16420>
  4022f8:	ldr	x1, [x19, #624]
  4022fc:	bl	4017a0 <fputs@plt>
  402300:	ldr	x3, [x19, #624]
  402304:	mov	x2, #0x8                   	// #8
  402308:	mov	x1, #0x1                   	// #1
  40230c:	adrp	x0, 405000 <ferror@plt+0x3420>
  402310:	add	x0, x0, #0x538
  402314:	bl	401aa0 <fwrite@plt>
  402318:	ldr	x3, [x19, #624]
  40231c:	mov	x2, #0x2                   	// #2
  402320:	mov	x1, #0x1                   	// #1
  402324:	adrp	x0, 405000 <ferror@plt+0x3420>
  402328:	add	x0, x0, #0x548
  40232c:	bl	401aa0 <fwrite@plt>
  402330:	mov	w0, #0x0                   	// #0
  402334:	bl	4017b0 <exit@plt>
  402338:	adrp	x0, 418000 <ferror@plt+0x16420>
  40233c:	ldr	x19, [x0, #624]
  402340:	mov	w2, #0x5                   	// #5
  402344:	adrp	x1, 405000 <ferror@plt+0x3420>
  402348:	add	x1, x1, #0x560
  40234c:	mov	x0, #0x0                   	// #0
  402350:	bl	401b00 <dcgettext@plt>
  402354:	mov	x1, x19
  402358:	bl	4017a0 <fputs@plt>
  40235c:	mov	w2, #0x5                   	// #5
  402360:	adrp	x1, 405000 <ferror@plt+0x3420>
  402364:	add	x1, x1, #0x570
  402368:	mov	x0, #0x0                   	// #0
  40236c:	bl	401b00 <dcgettext@plt>
  402370:	adrp	x1, 418000 <ferror@plt+0x16420>
  402374:	ldr	x2, [x1, #632]
  402378:	mov	x1, x0
  40237c:	mov	x0, x19
  402380:	bl	401b80 <fprintf@plt>
  402384:	mov	x1, x19
  402388:	mov	w0, #0xa                   	// #10
  40238c:	bl	401840 <fputc@plt>
  402390:	mov	w2, #0x5                   	// #5
  402394:	adrp	x1, 405000 <ferror@plt+0x3420>
  402398:	add	x1, x1, #0x590
  40239c:	mov	x0, #0x0                   	// #0
  4023a0:	bl	401b00 <dcgettext@plt>
  4023a4:	mov	x1, x19
  4023a8:	bl	4017a0 <fputs@plt>
  4023ac:	mov	w2, #0x5                   	// #5
  4023b0:	adrp	x1, 405000 <ferror@plt+0x3420>
  4023b4:	add	x1, x1, #0x5b0
  4023b8:	mov	x0, #0x0                   	// #0
  4023bc:	bl	401b00 <dcgettext@plt>
  4023c0:	mov	x1, x19
  4023c4:	bl	4017a0 <fputs@plt>
  4023c8:	mov	w2, #0x5                   	// #5
  4023cc:	adrp	x1, 405000 <ferror@plt+0x3420>
  4023d0:	add	x1, x1, #0x5c0
  4023d4:	mov	x0, #0x0                   	// #0
  4023d8:	bl	401b00 <dcgettext@plt>
  4023dc:	mov	x1, x19
  4023e0:	bl	4017a0 <fputs@plt>
  4023e4:	mov	w2, #0x5                   	// #5
  4023e8:	adrp	x1, 405000 <ferror@plt+0x3420>
  4023ec:	add	x1, x1, #0x658
  4023f0:	mov	x0, #0x0                   	// #0
  4023f4:	bl	401b00 <dcgettext@plt>
  4023f8:	mov	x1, x19
  4023fc:	bl	4017a0 <fputs@plt>
  402400:	mov	w2, #0x5                   	// #5
  402404:	adrp	x1, 405000 <ferror@plt+0x3420>
  402408:	add	x1, x1, #0x698
  40240c:	mov	x0, #0x0                   	// #0
  402410:	bl	401b00 <dcgettext@plt>
  402414:	mov	x1, x19
  402418:	bl	4017a0 <fputs@plt>
  40241c:	mov	w2, #0x5                   	// #5
  402420:	adrp	x1, 405000 <ferror@plt+0x3420>
  402424:	add	x1, x1, #0x6e8
  402428:	mov	x0, #0x0                   	// #0
  40242c:	bl	401b00 <dcgettext@plt>
  402430:	mov	x1, x19
  402434:	bl	4017a0 <fputs@plt>
  402438:	mov	w2, #0x5                   	// #5
  40243c:	adrp	x1, 405000 <ferror@plt+0x3420>
  402440:	add	x1, x1, #0x728
  402444:	mov	x0, #0x0                   	// #0
  402448:	bl	401b00 <dcgettext@plt>
  40244c:	mov	x1, x19
  402450:	bl	4017a0 <fputs@plt>
  402454:	mov	w2, #0x5                   	// #5
  402458:	adrp	x1, 405000 <ferror@plt+0x3420>
  40245c:	add	x1, x1, #0x780
  402460:	mov	x0, #0x0                   	// #0
  402464:	bl	401b00 <dcgettext@plt>
  402468:	mov	x1, x19
  40246c:	bl	4017a0 <fputs@plt>
  402470:	mov	w2, #0x5                   	// #5
  402474:	adrp	x1, 405000 <ferror@plt+0x3420>
  402478:	add	x1, x1, #0x7b8
  40247c:	mov	x0, #0x0                   	// #0
  402480:	bl	401b00 <dcgettext@plt>
  402484:	mov	x1, x19
  402488:	bl	4017a0 <fputs@plt>
  40248c:	mov	x1, x19
  402490:	mov	w0, #0xa                   	// #10
  402494:	bl	401840 <fputc@plt>
  402498:	mov	w2, #0x5                   	// #5
  40249c:	adrp	x1, 405000 <ferror@plt+0x3420>
  4024a0:	add	x1, x1, #0x7f8
  4024a4:	mov	x0, #0x0                   	// #0
  4024a8:	bl	401b00 <dcgettext@plt>
  4024ac:	mov	x19, x0
  4024b0:	mov	w2, #0x5                   	// #5
  4024b4:	adrp	x1, 405000 <ferror@plt+0x3420>
  4024b8:	add	x1, x1, #0x810
  4024bc:	mov	x0, #0x0                   	// #0
  4024c0:	bl	401b00 <dcgettext@plt>
  4024c4:	mov	x4, x0
  4024c8:	adrp	x3, 405000 <ferror@plt+0x3420>
  4024cc:	add	x3, x3, #0x820
  4024d0:	mov	x2, x19
  4024d4:	adrp	x1, 405000 <ferror@plt+0x3420>
  4024d8:	add	x1, x1, #0x830
  4024dc:	adrp	x0, 405000 <ferror@plt+0x3420>
  4024e0:	add	x0, x0, #0x840
  4024e4:	bl	401b50 <printf@plt>
  4024e8:	mov	w2, #0x5                   	// #5
  4024ec:	adrp	x1, 405000 <ferror@plt+0x3420>
  4024f0:	add	x1, x1, #0x858
  4024f4:	mov	x0, #0x0                   	// #0
  4024f8:	bl	401b00 <dcgettext@plt>
  4024fc:	adrp	x1, 405000 <ferror@plt+0x3420>
  402500:	add	x1, x1, #0x878
  402504:	bl	401b50 <printf@plt>
  402508:	mov	w0, #0x0                   	// #0
  40250c:	bl	4017b0 <exit@plt>
  402510:	ldrb	w0, [sp, #136]
  402514:	orr	w0, w0, #0x10
  402518:	strb	w0, [sp, #136]
  40251c:	b	40252c <ferror@plt+0x94c>
  402520:	ldrb	w0, [sp, #136]
  402524:	orr	w0, w0, #0x1
  402528:	strb	w0, [sp, #136]
  40252c:	sub	w20, w20, #0x1
  402530:	add	x22, x22, #0x8
  402534:	cmp	w20, #0x0
  402538:	b.le	40228c <ferror@plt+0x6ac>
  40253c:	ldr	x19, [x22]
  402540:	ldrsb	w0, [x19]
  402544:	cmp	w0, #0x2d
  402548:	b.ne	402294 <ferror@plt+0x6b4>  // b.any
  40254c:	mov	x1, x21
  402550:	mov	x0, x19
  402554:	bl	4019f0 <strcmp@plt>
  402558:	cbz	w0, 402288 <ferror@plt+0x6a8>
  40255c:	mov	x1, x23
  402560:	mov	x0, x19
  402564:	bl	4019f0 <strcmp@plt>
  402568:	cbz	w0, 4022b8 <ferror@plt+0x6d8>
  40256c:	add	x1, x24, #0x4e8
  402570:	mov	x0, x19
  402574:	bl	4019f0 <strcmp@plt>
  402578:	cbz	w0, 4022b8 <ferror@plt+0x6d8>
  40257c:	adrp	x1, 405000 <ferror@plt+0x3420>
  402580:	add	x1, x1, #0x4f0
  402584:	mov	x0, x19
  402588:	bl	4019f0 <strcmp@plt>
  40258c:	cbz	w0, 4022b8 <ferror@plt+0x6d8>
  402590:	adrp	x1, 405000 <ferror@plt+0x3420>
  402594:	add	x1, x1, #0x550
  402598:	mov	x0, x19
  40259c:	bl	4019f0 <strcmp@plt>
  4025a0:	cbz	w0, 402338 <ferror@plt+0x758>
  4025a4:	adrp	x1, 405000 <ferror@plt+0x3420>
  4025a8:	add	x1, x1, #0x558
  4025ac:	mov	x0, x19
  4025b0:	bl	4019f0 <strcmp@plt>
  4025b4:	cbz	w0, 402338 <ferror@plt+0x758>
  4025b8:	adrp	x1, 405000 <ferror@plt+0x3420>
  4025bc:	add	x1, x1, #0x880
  4025c0:	mov	x0, x19
  4025c4:	bl	4019f0 <strcmp@plt>
  4025c8:	cbz	w0, 402510 <ferror@plt+0x930>
  4025cc:	adrp	x1, 405000 <ferror@plt+0x3420>
  4025d0:	add	x1, x1, #0x890
  4025d4:	mov	x0, x19
  4025d8:	bl	4019f0 <strcmp@plt>
  4025dc:	cbz	w0, 402520 <ferror@plt+0x940>
  4025e0:	adrp	x1, 405000 <ferror@plt+0x3420>
  4025e4:	add	x1, x1, #0x898
  4025e8:	mov	x0, x19
  4025ec:	bl	4019f0 <strcmp@plt>
  4025f0:	cbz	w0, 402520 <ferror@plt+0x940>
  4025f4:	adrp	x1, 405000 <ferror@plt+0x3420>
  4025f8:	add	x1, x1, #0x8a0
  4025fc:	mov	x0, x19
  402600:	bl	4019f0 <strcmp@plt>
  402604:	cbz	w0, 4026e4 <ferror@plt+0xb04>
  402608:	adrp	x1, 405000 <ferror@plt+0x3420>
  40260c:	add	x1, x1, #0x8a8
  402610:	mov	x0, x19
  402614:	bl	4019f0 <strcmp@plt>
  402618:	cbz	w0, 4026e4 <ferror@plt+0xb04>
  40261c:	mov	x2, #0x7                   	// #7
  402620:	adrp	x1, 405000 <ferror@plt+0x3420>
  402624:	add	x1, x1, #0x8e0
  402628:	mov	x0, x19
  40262c:	bl	4018d0 <strncmp@plt>
  402630:	cbz	w0, 402774 <ferror@plt+0xb94>
  402634:	mov	x2, #0x3                   	// #3
  402638:	adrp	x1, 405000 <ferror@plt+0x3420>
  40263c:	add	x1, x1, #0x8e8
  402640:	mov	x0, x19
  402644:	bl	4018d0 <strncmp@plt>
  402648:	cbz	w0, 402774 <ferror@plt+0xb94>
  40264c:	adrp	x1, 405000 <ferror@plt+0x3420>
  402650:	add	x1, x1, #0x8f0
  402654:	mov	x0, x19
  402658:	bl	4019f0 <strcmp@plt>
  40265c:	cbz	w0, 4027c8 <ferror@plt+0xbe8>
  402660:	adrp	x1, 405000 <ferror@plt+0x3420>
  402664:	add	x1, x1, #0x8f8
  402668:	mov	x0, x19
  40266c:	bl	4019f0 <strcmp@plt>
  402670:	cbz	w0, 4027c8 <ferror@plt+0xbe8>
  402674:	adrp	x1, 405000 <ferror@plt+0x3420>
  402678:	add	x1, x1, #0x900
  40267c:	mov	x0, x19
  402680:	bl	4019f0 <strcmp@plt>
  402684:	cbz	w0, 40269c <ferror@plt+0xabc>
  402688:	adrp	x1, 405000 <ferror@plt+0x3420>
  40268c:	add	x1, x1, #0x908
  402690:	mov	x0, x19
  402694:	bl	4019f0 <strcmp@plt>
  402698:	cbnz	w0, 402810 <ferror@plt+0xc30>
  40269c:	ldrb	w0, [sp, #136]
  4026a0:	orr	w0, w0, #0x4
  4026a4:	strb	w0, [sp, #136]
  4026a8:	and	w1, w0, #0xff
  4026ac:	tbnz	w0, #1, 4027e0 <ferror@plt+0xc00>
  4026b0:	tbz	w1, #3, 40252c <ferror@plt+0x94c>
  4026b4:	mov	w2, #0x5                   	// #5
  4026b8:	adrp	x1, 405000 <ferror@plt+0x3420>
  4026bc:	add	x1, x1, #0x910
  4026c0:	mov	x0, #0x0                   	// #0
  4026c4:	bl	401b00 <dcgettext@plt>
  4026c8:	adrp	x3, 405000 <ferror@plt+0x3420>
  4026cc:	add	x3, x3, #0x948
  4026d0:	adrp	x2, 405000 <ferror@plt+0x3420>
  4026d4:	add	x2, x2, #0x908
  4026d8:	mov	x1, x0
  4026dc:	mov	w0, #0x1                   	// #1
  4026e0:	bl	401b20 <errx@plt>
  4026e4:	cmp	w20, #0x1
  4026e8:	b.le	402718 <ferror@plt+0xb38>
  4026ec:	cmp	w20, #0x2
  4026f0:	b.gt	402730 <ferror@plt+0xb50>
  4026f4:	ldr	x19, [x22, #8]
  4026f8:	mov	w1, #0x1                   	// #1
  4026fc:	mov	x0, x19
  402700:	bl	401f9c <ferror@plt+0x3bc>
  402704:	str	w0, [sp, #124]
  402708:	tbnz	w0, #31, 402750 <ferror@plt+0xb70>
  40270c:	bl	401d40 <ferror@plt+0x160>
  402710:	mov	w0, #0x0                   	// #0
  402714:	bl	4017b0 <exit@plt>
  402718:	mov	w1, #0x0                   	// #0
  40271c:	adrp	x0, 418000 <ferror@plt+0x16420>
  402720:	ldr	x0, [x0, #624]
  402724:	bl	401e24 <ferror@plt+0x244>
  402728:	mov	w0, #0x0                   	// #0
  40272c:	bl	4017b0 <exit@plt>
  402730:	mov	w2, #0x5                   	// #5
  402734:	adrp	x1, 405000 <ferror@plt+0x3420>
  402738:	add	x1, x1, #0x8b0
  40273c:	mov	x0, #0x0                   	// #0
  402740:	bl	401b00 <dcgettext@plt>
  402744:	mov	x1, x0
  402748:	mov	w0, #0x1                   	// #1
  40274c:	bl	401b20 <errx@plt>
  402750:	mov	w2, #0x5                   	// #5
  402754:	adrp	x1, 405000 <ferror@plt+0x3420>
  402758:	add	x1, x1, #0x8c8
  40275c:	mov	x0, #0x0                   	// #0
  402760:	bl	401b00 <dcgettext@plt>
  402764:	mov	x2, x19
  402768:	mov	x1, x0
  40276c:	mov	w0, #0x1                   	// #1
  402770:	bl	401b20 <errx@plt>
  402774:	mov	w1, #0x3d                  	// #61
  402778:	mov	x0, x19
  40277c:	bl	401a90 <strchr@plt>
  402780:	add	x19, x0, #0x1
  402784:	mov	w1, #0x1                   	// #1
  402788:	mov	x0, x19
  40278c:	bl	401f9c <ferror@plt+0x3bc>
  402790:	str	w0, [sp, #124]
  402794:	tbnz	w0, #31, 4027a4 <ferror@plt+0xbc4>
  402798:	bl	401d40 <ferror@plt+0x160>
  40279c:	mov	w0, #0x0                   	// #0
  4027a0:	bl	4017b0 <exit@plt>
  4027a4:	mov	w2, #0x5                   	// #5
  4027a8:	adrp	x1, 405000 <ferror@plt+0x3420>
  4027ac:	add	x1, x1, #0x8c8
  4027b0:	mov	x0, #0x0                   	// #0
  4027b4:	bl	401b00 <dcgettext@plt>
  4027b8:	mov	x2, x19
  4027bc:	mov	x1, x0
  4027c0:	mov	w0, #0x1                   	// #1
  4027c4:	bl	401b20 <errx@plt>
  4027c8:	mov	w1, #0x1                   	// #1
  4027cc:	adrp	x0, 418000 <ferror@plt+0x16420>
  4027d0:	ldr	x0, [x0, #624]
  4027d4:	bl	401e24 <ferror@plt+0x244>
  4027d8:	mov	w0, #0x0                   	// #0
  4027dc:	bl	4017b0 <exit@plt>
  4027e0:	mov	w2, #0x5                   	// #5
  4027e4:	adrp	x1, 405000 <ferror@plt+0x3420>
  4027e8:	add	x1, x1, #0x910
  4027ec:	mov	x0, #0x0                   	// #0
  4027f0:	bl	401b00 <dcgettext@plt>
  4027f4:	adrp	x3, 405000 <ferror@plt+0x3420>
  4027f8:	add	x3, x3, #0x938
  4027fc:	adrp	x2, 405000 <ferror@plt+0x3420>
  402800:	add	x2, x2, #0x908
  402804:	mov	x1, x0
  402808:	mov	w0, #0x1                   	// #1
  40280c:	bl	401b20 <errx@plt>
  402810:	adrp	x1, 405000 <ferror@plt+0x3420>
  402814:	add	x1, x1, #0x950
  402818:	mov	x0, x19
  40281c:	bl	4019f0 <strcmp@plt>
  402820:	cbz	w0, 402838 <ferror@plt+0xc58>
  402824:	adrp	x1, 405000 <ferror@plt+0x3420>
  402828:	add	x1, x1, #0x938
  40282c:	mov	x0, x19
  402830:	bl	4019f0 <strcmp@plt>
  402834:	cbnz	w0, 4028fc <ferror@plt+0xd1c>
  402838:	cmp	w20, #0x1
  40283c:	b.le	402878 <ferror@plt+0xc98>
  402840:	ldrb	w0, [sp, #136]
  402844:	orr	w0, w0, #0x2
  402848:	strb	w0, [sp, #136]
  40284c:	tbnz	w0, #2, 402898 <ferror@plt+0xcb8>
  402850:	sub	w20, w20, #0x1
  402854:	add	x25, x22, #0x8
  402858:	ldr	x19, [x22, #8]
  40285c:	mov	w1, #0x0                   	// #0
  402860:	mov	x0, x19
  402864:	bl	401f9c <ferror@plt+0x3bc>
  402868:	str	w0, [sp, #124]
  40286c:	tbnz	w0, #31, 4028c8 <ferror@plt+0xce8>
  402870:	mov	x22, x25
  402874:	b	40252c <ferror@plt+0x94c>
  402878:	mov	w2, #0x5                   	// #5
  40287c:	adrp	x1, 405000 <ferror@plt+0x3420>
  402880:	add	x1, x1, #0x958
  402884:	mov	x0, #0x0                   	// #0
  402888:	bl	401b00 <dcgettext@plt>
  40288c:	mov	x1, x0
  402890:	mov	w0, #0x1                   	// #1
  402894:	bl	401b20 <errx@plt>
  402898:	mov	w2, #0x5                   	// #5
  40289c:	adrp	x1, 405000 <ferror@plt+0x3420>
  4028a0:	add	x1, x1, #0x910
  4028a4:	mov	x0, #0x0                   	// #0
  4028a8:	bl	401b00 <dcgettext@plt>
  4028ac:	adrp	x3, 405000 <ferror@plt+0x3420>
  4028b0:	add	x3, x3, #0x938
  4028b4:	adrp	x2, 405000 <ferror@plt+0x3420>
  4028b8:	add	x2, x2, #0x908
  4028bc:	mov	x1, x0
  4028c0:	mov	w0, #0x1                   	// #1
  4028c4:	bl	401b20 <errx@plt>
  4028c8:	mov	w2, #0x5                   	// #5
  4028cc:	adrp	x1, 405000 <ferror@plt+0x3420>
  4028d0:	add	x1, x1, #0x970
  4028d4:	mov	x0, #0x0                   	// #0
  4028d8:	bl	401b00 <dcgettext@plt>
  4028dc:	mov	x1, x19
  4028e0:	bl	401ad0 <warnx@plt>
  4028e4:	mov	w1, #0x1                   	// #1
  4028e8:	adrp	x0, 418000 <ferror@plt+0x16420>
  4028ec:	ldr	x0, [x0, #616]
  4028f0:	bl	401e24 <ferror@plt+0x244>
  4028f4:	mov	w0, #0x1                   	// #1
  4028f8:	bl	4017b0 <exit@plt>
  4028fc:	adrp	x1, 405000 <ferror@plt+0x3420>
  402900:	add	x1, x1, #0x998
  402904:	mov	x0, x19
  402908:	bl	4019f0 <strcmp@plt>
  40290c:	cbz	w0, 402924 <ferror@plt+0xd44>
  402910:	adrp	x1, 405000 <ferror@plt+0x3420>
  402914:	add	x1, x1, #0x948
  402918:	mov	x0, x19
  40291c:	bl	4019f0 <strcmp@plt>
  402920:	cbnz	w0, 4029cc <ferror@plt+0xdec>
  402924:	cmp	w20, #0x1
  402928:	b.le	402978 <ferror@plt+0xd98>
  40292c:	ldrb	w0, [sp, #136]
  402930:	tbnz	w0, #2, 40299c <ferror@plt+0xdbc>
  402934:	sub	w20, w20, #0x1
  402938:	add	x19, x22, #0x8
  40293c:	ldr	x22, [x22, #8]
  402940:	mov	w2, #0x5                   	// #5
  402944:	adrp	x1, 405000 <ferror@plt+0x3420>
  402948:	add	x1, x1, #0x9c8
  40294c:	mov	x0, #0x0                   	// #0
  402950:	bl	401b00 <dcgettext@plt>
  402954:	mov	x1, x0
  402958:	mov	x0, x22
  40295c:	bl	4036d8 <ferror@plt+0x1af8>
  402960:	str	w0, [sp, #128]
  402964:	ldrb	w0, [sp, #136]
  402968:	orr	w0, w0, #0x8
  40296c:	strb	w0, [sp, #136]
  402970:	mov	x22, x19
  402974:	b	40252c <ferror@plt+0x94c>
  402978:	mov	w2, #0x5                   	// #5
  40297c:	adrp	x1, 405000 <ferror@plt+0x3420>
  402980:	add	x1, x1, #0x9a0
  402984:	mov	x0, #0x0                   	// #0
  402988:	bl	401b00 <dcgettext@plt>
  40298c:	mov	x2, x19
  402990:	mov	x1, x0
  402994:	mov	w0, #0x1                   	// #1
  402998:	bl	401b20 <errx@plt>
  40299c:	mov	w2, #0x5                   	// #5
  4029a0:	adrp	x1, 405000 <ferror@plt+0x3420>
  4029a4:	add	x1, x1, #0x910
  4029a8:	mov	x0, #0x0                   	// #0
  4029ac:	bl	401b00 <dcgettext@plt>
  4029b0:	adrp	x3, 405000 <ferror@plt+0x3420>
  4029b4:	add	x3, x3, #0x948
  4029b8:	adrp	x2, 405000 <ferror@plt+0x3420>
  4029bc:	add	x2, x2, #0x908
  4029c0:	mov	x1, x0
  4029c4:	mov	w0, #0x1                   	// #1
  4029c8:	bl	401b20 <errx@plt>
  4029cc:	ldrb	w0, [sp, #136]
  4029d0:	tbnz	w0, #1, 402294 <ferror@plt+0x6b4>
  4029d4:	add	x19, x19, #0x1
  4029d8:	mov	w1, #0x0                   	// #0
  4029dc:	mov	x0, x19
  4029e0:	bl	401f9c <ferror@plt+0x3bc>
  4029e4:	str	w0, [sp, #124]
  4029e8:	tbnz	w0, #31, 402a2c <ferror@plt+0xe4c>
  4029ec:	ldrb	w0, [sp, #136]
  4029f0:	orr	w0, w0, #0x2
  4029f4:	strb	w0, [sp, #136]
  4029f8:	tbz	w0, #2, 40252c <ferror@plt+0x94c>
  4029fc:	mov	w2, #0x5                   	// #5
  402a00:	adrp	x1, 405000 <ferror@plt+0x3420>
  402a04:	add	x1, x1, #0x910
  402a08:	mov	x0, #0x0                   	// #0
  402a0c:	bl	401b00 <dcgettext@plt>
  402a10:	adrp	x3, 405000 <ferror@plt+0x3420>
  402a14:	add	x3, x3, #0x938
  402a18:	adrp	x2, 405000 <ferror@plt+0x3420>
  402a1c:	add	x2, x2, #0x908
  402a20:	mov	x1, x0
  402a24:	mov	w0, #0x1                   	// #1
  402a28:	bl	401b20 <errx@plt>
  402a2c:	mov	w2, #0x5                   	// #5
  402a30:	adrp	x1, 405000 <ferror@plt+0x3420>
  402a34:	add	x1, x1, #0x9d8
  402a38:	mov	x0, #0x0                   	// #0
  402a3c:	bl	401b00 <dcgettext@plt>
  402a40:	mov	x2, x19
  402a44:	mov	x1, x0
  402a48:	mov	w0, #0x1                   	// #1
  402a4c:	bl	401b20 <errx@plt>
  402a50:	mov	w2, #0x5                   	// #5
  402a54:	adrp	x1, 405000 <ferror@plt+0x3420>
  402a58:	add	x1, x1, #0x958
  402a5c:	mov	x0, #0x0                   	// #0
  402a60:	bl	401b00 <dcgettext@plt>
  402a64:	mov	x1, x0
  402a68:	mov	w0, #0x1                   	// #1
  402a6c:	bl	401b20 <errx@plt>
  402a70:	add	x0, sp, #0x70
  402a74:	bl	402024 <ferror@plt+0x444>
  402a78:	cmp	w0, #0x0
  402a7c:	cinc	w21, w21, ne  // ne = any
  402a80:	add	w20, w20, #0x1
  402a84:	b	402ad0 <ferror@plt+0xef0>
  402a88:	bl	401810 <getuid@plt>
  402a8c:	mov	w1, w0
  402a90:	mov	x0, x19
  402a94:	bl	405150 <ferror@plt+0x3570>
  402a98:	b	402b30 <ferror@plt+0xf50>
  402a9c:	add	x0, sp, #0x70
  402aa0:	bl	402024 <ferror@plt+0x444>
  402aa4:	cmp	w0, #0x0
  402aa8:	cinc	w21, w21, ne  // ne = any
  402aac:	add	w20, w20, #0x1
  402ab0:	mov	w27, w26
  402ab4:	mov	x1, x23
  402ab8:	mov	x0, x19
  402abc:	bl	405164 <ferror@plt+0x3584>
  402ac0:	cbz	w0, 402a9c <ferror@plt+0xebc>
  402ac4:	mov	x0, x19
  402ac8:	bl	405100 <ferror@plt+0x3520>
  402acc:	cbz	w27, 402b48 <ferror@plt+0xf68>
  402ad0:	ldr	x19, [x22, #8]!
  402ad4:	str	x19, [sp, #112]
  402ad8:	cbz	x19, 402b6c <ferror@plt+0xf8c>
  402adc:	str	xzr, [sp, #104]
  402ae0:	str	wzr, [x24]
  402ae4:	mov	w2, #0xa                   	// #10
  402ae8:	add	x1, sp, #0x68
  402aec:	mov	x0, x19
  402af0:	bl	401a20 <strtol@plt>
  402af4:	str	w0, [sp, #120]
  402af8:	ldr	w0, [x24]
  402afc:	cbnz	w0, 402b1c <ferror@plt+0xf3c>
  402b00:	ldr	x0, [sp, #104]
  402b04:	cbz	x0, 402b1c <ferror@plt+0xf3c>
  402b08:	ldrsb	w1, [x0]
  402b0c:	cbnz	w1, 402b1c <ferror@plt+0xf3c>
  402b10:	ldr	x1, [sp, #112]
  402b14:	cmp	x0, x1
  402b18:	b.hi	402a70 <ferror@plt+0xe90>  // b.pmore
  402b1c:	bl	4050ac <ferror@plt+0x34cc>
  402b20:	mov	x19, x0
  402b24:	cbz	x0, 402ad0 <ferror@plt+0xef0>
  402b28:	ldrb	w0, [sp, #136]
  402b2c:	tbz	w0, #0, 402a88 <ferror@plt+0xea8>
  402b30:	ldr	x1, [sp, #112]
  402b34:	mov	x0, x19
  402b38:	bl	405134 <ferror@plt+0x3554>
  402b3c:	mov	w27, #0x0                   	// #0
  402b40:	mov	w26, #0x1                   	// #1
  402b44:	b	402ab4 <ferror@plt+0xed4>
  402b48:	add	w21, w21, #0x1
  402b4c:	add	w20, w20, #0x1
  402b50:	mov	w2, #0x5                   	// #5
  402b54:	mov	x1, x25
  402b58:	mov	x0, #0x0                   	// #0
  402b5c:	bl	401b00 <dcgettext@plt>
  402b60:	ldr	x1, [sp, #112]
  402b64:	bl	401ad0 <warnx@plt>
  402b68:	b	402ad0 <ferror@plt+0xef0>
  402b6c:	cmp	w20, #0x0
  402b70:	ccmp	w21, #0x0, #0x0, ne  // ne = any
  402b74:	b.eq	402ba0 <ferror@plt+0xfc0>  // b.none
  402b78:	cmp	w21, w20
  402b7c:	mov	w0, #0x40                  	// #64
  402b80:	csinc	w0, w0, wzr, ne  // ne = any
  402b84:	ldp	x19, x20, [sp, #16]
  402b88:	ldp	x21, x22, [sp, #32]
  402b8c:	ldp	x23, x24, [sp, #48]
  402b90:	ldp	x25, x26, [sp, #64]
  402b94:	ldr	x27, [sp, #80]
  402b98:	ldp	x29, x30, [sp], #144
  402b9c:	ret
  402ba0:	mov	w0, #0x0                   	// #0
  402ba4:	b	402b84 <ferror@plt+0xfa4>
  402ba8:	str	xzr, [x1]
  402bac:	cbnz	x0, 402bb8 <ferror@plt+0xfd8>
  402bb0:	b	402c10 <ferror@plt+0x1030>
  402bb4:	add	x0, x0, #0x1
  402bb8:	ldrsb	w2, [x0]
  402bbc:	cmp	w2, #0x2f
  402bc0:	b.ne	402bd0 <ferror@plt+0xff0>  // b.any
  402bc4:	ldrsb	w2, [x0, #1]
  402bc8:	cmp	w2, #0x2f
  402bcc:	b.eq	402bb4 <ferror@plt+0xfd4>  // b.none
  402bd0:	ldrsb	w2, [x0]
  402bd4:	cbz	w2, 402c14 <ferror@plt+0x1034>
  402bd8:	mov	x2, #0x1                   	// #1
  402bdc:	str	x2, [x1]
  402be0:	add	x3, x0, x2
  402be4:	ldrsb	w2, [x0, #1]
  402be8:	cmp	w2, #0x2f
  402bec:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  402bf0:	b.eq	402c10 <ferror@plt+0x1030>  // b.none
  402bf4:	ldr	x2, [x1]
  402bf8:	add	x2, x2, #0x1
  402bfc:	str	x2, [x1]
  402c00:	ldrsb	w2, [x3, #1]!
  402c04:	cmp	w2, #0x2f
  402c08:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  402c0c:	b.ne	402bf4 <ferror@plt+0x1014>  // b.any
  402c10:	ret
  402c14:	mov	x0, #0x0                   	// #0
  402c18:	b	402c10 <ferror@plt+0x1030>
  402c1c:	stp	x29, x30, [sp, #-80]!
  402c20:	mov	x29, sp
  402c24:	stp	x19, x20, [sp, #16]
  402c28:	stp	x21, x22, [sp, #32]
  402c2c:	stp	x23, x24, [sp, #48]
  402c30:	mov	x24, x1
  402c34:	ldrsb	w1, [x0]
  402c38:	cbz	w1, 402cb8 <ferror@plt+0x10d8>
  402c3c:	str	x25, [sp, #64]
  402c40:	mov	x19, #0x1                   	// #1
  402c44:	mov	w21, #0x0                   	// #0
  402c48:	mov	w23, #0x0                   	// #0
  402c4c:	mov	w25, #0x1                   	// #1
  402c50:	sub	x22, x0, #0x1
  402c54:	b	402c6c <ferror@plt+0x108c>
  402c58:	mov	w21, w23
  402c5c:	mov	w20, w19
  402c60:	add	x19, x19, #0x1
  402c64:	ldrsb	w1, [x22, x19]
  402c68:	cbz	w1, 402c98 <ferror@plt+0x10b8>
  402c6c:	sub	w20, w19, #0x1
  402c70:	cbnz	w21, 402c58 <ferror@plt+0x1078>
  402c74:	cmp	w1, #0x5c
  402c78:	b.eq	402c90 <ferror@plt+0x10b0>  // b.none
  402c7c:	mov	x0, x24
  402c80:	bl	401a90 <strchr@plt>
  402c84:	cbz	x0, 402c5c <ferror@plt+0x107c>
  402c88:	ldr	x25, [sp, #64]
  402c8c:	b	402c9c <ferror@plt+0x10bc>
  402c90:	mov	w21, w25
  402c94:	b	402c5c <ferror@plt+0x107c>
  402c98:	ldr	x25, [sp, #64]
  402c9c:	sub	w0, w20, w21
  402ca0:	sxtw	x0, w0
  402ca4:	ldp	x19, x20, [sp, #16]
  402ca8:	ldp	x21, x22, [sp, #32]
  402cac:	ldp	x23, x24, [sp, #48]
  402cb0:	ldp	x29, x30, [sp], #80
  402cb4:	ret
  402cb8:	mov	w20, #0x0                   	// #0
  402cbc:	mov	w21, #0x0                   	// #0
  402cc0:	b	402c9c <ferror@plt+0x10bc>
  402cc4:	stp	x29, x30, [sp, #-64]!
  402cc8:	mov	x29, sp
  402ccc:	stp	x19, x20, [sp, #16]
  402cd0:	stp	x21, x22, [sp, #32]
  402cd4:	mov	x19, x0
  402cd8:	mov	x22, x1
  402cdc:	mov	w21, w2
  402ce0:	str	xzr, [sp, #56]
  402ce4:	bl	401b60 <__errno_location@plt>
  402ce8:	str	wzr, [x0]
  402cec:	cbz	x19, 402cfc <ferror@plt+0x111c>
  402cf0:	mov	x20, x0
  402cf4:	ldrsb	w0, [x19]
  402cf8:	cbnz	w0, 402d18 <ferror@plt+0x1138>
  402cfc:	mov	x3, x19
  402d00:	mov	x2, x22
  402d04:	adrp	x1, 405000 <ferror@plt+0x3420>
  402d08:	add	x1, x1, #0xa20
  402d0c:	adrp	x0, 418000 <ferror@plt+0x16420>
  402d10:	ldr	w0, [x0, #608]
  402d14:	bl	401b20 <errx@plt>
  402d18:	mov	w3, #0x0                   	// #0
  402d1c:	mov	w2, w21
  402d20:	add	x1, sp, #0x38
  402d24:	mov	x0, x19
  402d28:	bl	401940 <__strtoul_internal@plt>
  402d2c:	ldr	w1, [x20]
  402d30:	cbnz	w1, 402d5c <ferror@plt+0x117c>
  402d34:	ldr	x1, [sp, #56]
  402d38:	cmp	x1, x19
  402d3c:	b.eq	402cfc <ferror@plt+0x111c>  // b.none
  402d40:	cbz	x1, 402d4c <ferror@plt+0x116c>
  402d44:	ldrsb	w1, [x1]
  402d48:	cbnz	w1, 402cfc <ferror@plt+0x111c>
  402d4c:	ldp	x19, x20, [sp, #16]
  402d50:	ldp	x21, x22, [sp, #32]
  402d54:	ldp	x29, x30, [sp], #64
  402d58:	ret
  402d5c:	cmp	w1, #0x22
  402d60:	b.ne	402cfc <ferror@plt+0x111c>  // b.any
  402d64:	mov	x3, x19
  402d68:	mov	x2, x22
  402d6c:	adrp	x1, 405000 <ferror@plt+0x3420>
  402d70:	add	x1, x1, #0xa20
  402d74:	adrp	x0, 418000 <ferror@plt+0x16420>
  402d78:	ldr	w0, [x0, #608]
  402d7c:	bl	401ba0 <err@plt>
  402d80:	stp	x29, x30, [sp, #-32]!
  402d84:	mov	x29, sp
  402d88:	stp	x19, x20, [sp, #16]
  402d8c:	mov	x20, x0
  402d90:	mov	x19, x1
  402d94:	bl	402cc4 <ferror@plt+0x10e4>
  402d98:	mov	x1, #0xffffffff            	// #4294967295
  402d9c:	cmp	x0, x1
  402da0:	b.hi	402db0 <ferror@plt+0x11d0>  // b.pmore
  402da4:	ldp	x19, x20, [sp, #16]
  402da8:	ldp	x29, x30, [sp], #32
  402dac:	ret
  402db0:	bl	401b60 <__errno_location@plt>
  402db4:	mov	w1, #0x22                  	// #34
  402db8:	str	w1, [x0]
  402dbc:	mov	x3, x20
  402dc0:	mov	x2, x19
  402dc4:	adrp	x1, 405000 <ferror@plt+0x3420>
  402dc8:	add	x1, x1, #0xa20
  402dcc:	adrp	x0, 418000 <ferror@plt+0x16420>
  402dd0:	ldr	w0, [x0, #608]
  402dd4:	bl	401ba0 <err@plt>
  402dd8:	stp	x29, x30, [sp, #-32]!
  402ddc:	mov	x29, sp
  402de0:	stp	x19, x20, [sp, #16]
  402de4:	mov	x20, x0
  402de8:	mov	x19, x1
  402dec:	bl	402d80 <ferror@plt+0x11a0>
  402df0:	mov	w1, #0xffff                	// #65535
  402df4:	cmp	w0, w1
  402df8:	b.hi	402e08 <ferror@plt+0x1228>  // b.pmore
  402dfc:	ldp	x19, x20, [sp, #16]
  402e00:	ldp	x29, x30, [sp], #32
  402e04:	ret
  402e08:	bl	401b60 <__errno_location@plt>
  402e0c:	mov	w1, #0x22                  	// #34
  402e10:	str	w1, [x0]
  402e14:	mov	x3, x20
  402e18:	mov	x2, x19
  402e1c:	adrp	x1, 405000 <ferror@plt+0x3420>
  402e20:	add	x1, x1, #0xa20
  402e24:	adrp	x0, 418000 <ferror@plt+0x16420>
  402e28:	ldr	w0, [x0, #608]
  402e2c:	bl	401ba0 <err@plt>
  402e30:	adrp	x1, 418000 <ferror@plt+0x16420>
  402e34:	str	w0, [x1, #608]
  402e38:	ret
  402e3c:	stp	x29, x30, [sp, #-128]!
  402e40:	mov	x29, sp
  402e44:	stp	x19, x20, [sp, #16]
  402e48:	str	xzr, [x1]
  402e4c:	cbz	x0, 40325c <ferror@plt+0x167c>
  402e50:	stp	x21, x22, [sp, #32]
  402e54:	mov	x19, x0
  402e58:	mov	x21, x1
  402e5c:	mov	x22, x2
  402e60:	ldrsb	w0, [x0]
  402e64:	cbz	w0, 403264 <ferror@plt+0x1684>
  402e68:	stp	x23, x24, [sp, #48]
  402e6c:	bl	401a10 <__ctype_b_loc@plt>
  402e70:	mov	x24, x0
  402e74:	ldr	x4, [x0]
  402e78:	mov	x1, x19
  402e7c:	ldrsb	w2, [x1]
  402e80:	and	x0, x2, #0xff
  402e84:	ldrh	w3, [x4, x0, lsl #1]
  402e88:	tbz	w3, #13, 402e94 <ferror@plt+0x12b4>
  402e8c:	add	x1, x1, #0x1
  402e90:	b	402e7c <ferror@plt+0x129c>
  402e94:	cmp	w2, #0x2d
  402e98:	b.eq	403288 <ferror@plt+0x16a8>  // b.none
  402e9c:	stp	x25, x26, [sp, #64]
  402ea0:	bl	401b60 <__errno_location@plt>
  402ea4:	mov	x25, x0
  402ea8:	str	wzr, [x0]
  402eac:	str	xzr, [sp, #120]
  402eb0:	mov	w3, #0x0                   	// #0
  402eb4:	mov	w2, #0x0                   	// #0
  402eb8:	add	x1, sp, #0x78
  402ebc:	mov	x0, x19
  402ec0:	bl	401940 <__strtoul_internal@plt>
  402ec4:	mov	x26, x0
  402ec8:	ldr	x20, [sp, #120]
  402ecc:	cmp	x20, x19
  402ed0:	b.eq	402f0c <ferror@plt+0x132c>  // b.none
  402ed4:	ldr	w0, [x25]
  402ed8:	cbz	w0, 402ee8 <ferror@plt+0x1308>
  402edc:	sub	x1, x26, #0x1
  402ee0:	cmn	x1, #0x3
  402ee4:	b.hi	402f28 <ferror@plt+0x1348>  // b.pmore
  402ee8:	cbz	x20, 403228 <ferror@plt+0x1648>
  402eec:	ldrsb	w0, [x20]
  402ef0:	cbz	w0, 403230 <ferror@plt+0x1650>
  402ef4:	stp	x27, x28, [sp, #80]
  402ef8:	mov	w19, #0x0                   	// #0
  402efc:	mov	x27, #0x0                   	// #0
  402f00:	add	x0, sp, #0x78
  402f04:	str	x0, [sp, #104]
  402f08:	b	403014 <ferror@plt+0x1434>
  402f0c:	ldr	w0, [x25]
  402f10:	mov	w20, #0xffffffea            	// #-22
  402f14:	cbnz	w0, 402f28 <ferror@plt+0x1348>
  402f18:	ldp	x21, x22, [sp, #32]
  402f1c:	ldp	x23, x24, [sp, #48]
  402f20:	ldp	x25, x26, [sp, #64]
  402f24:	b	40326c <ferror@plt+0x168c>
  402f28:	neg	w20, w0
  402f2c:	b	403238 <ferror@plt+0x1658>
  402f30:	ldrsb	w0, [x20, #2]
  402f34:	and	w0, w0, #0xffffffdf
  402f38:	cmp	w0, #0x42
  402f3c:	b.ne	403034 <ferror@plt+0x1454>  // b.any
  402f40:	ldrsb	w0, [x20, #3]
  402f44:	cbnz	w0, 403034 <ferror@plt+0x1454>
  402f48:	mov	w23, #0x400                 	// #1024
  402f4c:	b	402f58 <ferror@plt+0x1378>
  402f50:	cbnz	w0, 403034 <ferror@plt+0x1454>
  402f54:	mov	w23, #0x400                 	// #1024
  402f58:	ldrsb	w20, [x20]
  402f5c:	mov	w1, w20
  402f60:	adrp	x0, 405000 <ferror@plt+0x3420>
  402f64:	add	x0, x0, #0xa30
  402f68:	bl	401a90 <strchr@plt>
  402f6c:	cbz	x0, 403110 <ferror@plt+0x1530>
  402f70:	adrp	x2, 405000 <ferror@plt+0x3420>
  402f74:	add	x2, x2, #0xa30
  402f78:	sub	x0, x0, x2
  402f7c:	add	w2, w0, #0x1
  402f80:	cbz	w2, 403328 <ferror@plt+0x1748>
  402f84:	sxtw	x3, w23
  402f88:	umulh	x0, x26, x3
  402f8c:	cbnz	x0, 403158 <ferror@plt+0x1578>
  402f90:	sub	w1, w2, #0x2
  402f94:	mul	x26, x26, x3
  402f98:	cmn	w1, #0x1
  402f9c:	b.eq	403138 <ferror@plt+0x1558>  // b.none
  402fa0:	umulh	x0, x26, x3
  402fa4:	sub	w1, w1, #0x1
  402fa8:	cbz	x0, 402f94 <ferror@plt+0x13b4>
  402fac:	mov	w20, #0xffffffde            	// #-34
  402fb0:	b	40313c <ferror@plt+0x155c>
  402fb4:	ldrsb	w0, [x20]
  402fb8:	cbz	w0, 4032c8 <ferror@plt+0x16e8>
  402fbc:	mov	x2, x23
  402fc0:	mov	x1, x20
  402fc4:	mov	x0, x28
  402fc8:	bl	4018d0 <strncmp@plt>
  402fcc:	cbnz	w0, 4032e0 <ferror@plt+0x1700>
  402fd0:	add	x1, x20, x23
  402fd4:	ldrsb	w0, [x20, x23]
  402fd8:	cmp	w0, #0x30
  402fdc:	b.ne	40306c <ferror@plt+0x148c>  // b.any
  402fe0:	mov	x20, x1
  402fe4:	add	w2, w19, #0x1
  402fe8:	sub	w19, w20, w1
  402fec:	add	w19, w19, w2
  402ff0:	ldrsb	w0, [x20, #1]!
  402ff4:	cmp	w0, #0x30
  402ff8:	b.eq	402fe8 <ferror@plt+0x1408>  // b.none
  402ffc:	sxtb	x0, w0
  403000:	ldr	x1, [x24]
  403004:	ldrh	w0, [x1, x0, lsl #1]
  403008:	tbnz	w0, #11, 403074 <ferror@plt+0x1494>
  40300c:	str	x20, [sp, #120]
  403010:	ldr	x20, [sp, #120]
  403014:	ldrsb	w0, [x20, #1]
  403018:	cmp	w0, #0x69
  40301c:	b.eq	402f30 <ferror@plt+0x1350>  // b.none
  403020:	and	w1, w0, #0xffffffdf
  403024:	cmp	w1, #0x42
  403028:	b.ne	402f50 <ferror@plt+0x1370>  // b.any
  40302c:	ldrsb	w0, [x20, #2]
  403030:	cbz	w0, 403108 <ferror@plt+0x1528>
  403034:	bl	401870 <localeconv@plt>
  403038:	cbz	x0, 403298 <ferror@plt+0x16b8>
  40303c:	ldr	x28, [x0]
  403040:	cbz	x28, 4032b0 <ferror@plt+0x16d0>
  403044:	mov	x0, x28
  403048:	bl	401780 <strlen@plt>
  40304c:	mov	x23, x0
  403050:	cbz	x27, 402fb4 <ferror@plt+0x13d4>
  403054:	mov	w20, #0xffffffea            	// #-22
  403058:	ldp	x21, x22, [sp, #32]
  40305c:	ldp	x23, x24, [sp, #48]
  403060:	ldp	x25, x26, [sp, #64]
  403064:	ldp	x27, x28, [sp, #80]
  403068:	b	40326c <ferror@plt+0x168c>
  40306c:	mov	x20, x1
  403070:	b	402ffc <ferror@plt+0x141c>
  403074:	str	wzr, [x25]
  403078:	str	xzr, [sp, #120]
  40307c:	mov	w3, #0x0                   	// #0
  403080:	mov	w2, #0x0                   	// #0
  403084:	ldr	x1, [sp, #104]
  403088:	mov	x0, x20
  40308c:	bl	401940 <__strtoul_internal@plt>
  403090:	mov	x27, x0
  403094:	ldr	x0, [sp, #120]
  403098:	cmp	x0, x20
  40309c:	b.eq	4030dc <ferror@plt+0x14fc>  // b.none
  4030a0:	ldr	w1, [x25]
  4030a4:	cbz	w1, 4030b4 <ferror@plt+0x14d4>
  4030a8:	sub	x2, x27, #0x1
  4030ac:	cmn	x2, #0x3
  4030b0:	b.hi	4030fc <ferror@plt+0x151c>  // b.pmore
  4030b4:	cbz	x27, 403010 <ferror@plt+0x1430>
  4030b8:	cbz	x0, 4032f8 <ferror@plt+0x1718>
  4030bc:	ldrsb	w0, [x0]
  4030c0:	cbnz	w0, 403010 <ferror@plt+0x1430>
  4030c4:	mov	w20, #0xffffffea            	// #-22
  4030c8:	ldp	x21, x22, [sp, #32]
  4030cc:	ldp	x23, x24, [sp, #48]
  4030d0:	ldp	x25, x26, [sp, #64]
  4030d4:	ldp	x27, x28, [sp, #80]
  4030d8:	b	40326c <ferror@plt+0x168c>
  4030dc:	ldr	w1, [x25]
  4030e0:	mov	w20, #0xffffffea            	// #-22
  4030e4:	cbnz	w1, 4030fc <ferror@plt+0x151c>
  4030e8:	ldp	x21, x22, [sp, #32]
  4030ec:	ldp	x23, x24, [sp, #48]
  4030f0:	ldp	x25, x26, [sp, #64]
  4030f4:	ldp	x27, x28, [sp, #80]
  4030f8:	b	40326c <ferror@plt+0x168c>
  4030fc:	neg	w20, w1
  403100:	ldp	x27, x28, [sp, #80]
  403104:	b	403238 <ferror@plt+0x1658>
  403108:	mov	w23, #0x3e8                 	// #1000
  40310c:	b	402f58 <ferror@plt+0x1378>
  403110:	mov	w1, w20
  403114:	adrp	x0, 405000 <ferror@plt+0x3420>
  403118:	add	x0, x0, #0xa40
  40311c:	bl	401a90 <strchr@plt>
  403120:	cbz	x0, 403310 <ferror@plt+0x1730>
  403124:	adrp	x2, 405000 <ferror@plt+0x3420>
  403128:	add	x2, x2, #0xa40
  40312c:	sub	x0, x0, x2
  403130:	add	w2, w0, #0x1
  403134:	b	402f80 <ferror@plt+0x13a0>
  403138:	mov	w20, #0x0                   	// #0
  40313c:	cbz	x22, 403144 <ferror@plt+0x1564>
  403140:	str	w2, [x22]
  403144:	cmp	x27, #0x0
  403148:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  40314c:	b.ne	403160 <ferror@plt+0x1580>  // b.any
  403150:	ldp	x27, x28, [sp, #80]
  403154:	b	403234 <ferror@plt+0x1654>
  403158:	mov	w20, #0xffffffde            	// #-34
  40315c:	b	40313c <ferror@plt+0x155c>
  403160:	sxtw	x23, w23
  403164:	sub	w0, w2, #0x2
  403168:	mov	x4, #0x1                   	// #1
  40316c:	mul	x4, x4, x23
  403170:	cmn	w0, #0x1
  403174:	b.eq	403184 <ferror@plt+0x15a4>  // b.none
  403178:	umulh	x1, x4, x23
  40317c:	sub	w0, w0, #0x1
  403180:	cbz	x1, 40316c <ferror@plt+0x158c>
  403184:	cmp	x27, #0xa
  403188:	b.ls	4031d4 <ferror@plt+0x15f4>  // b.plast
  40318c:	mov	x0, #0xa                   	// #10
  403190:	add	x0, x0, x0, lsl #2
  403194:	lsl	x1, x0, #1
  403198:	mov	x0, x1
  40319c:	cmp	x27, x1
  4031a0:	b.hi	403190 <ferror@plt+0x15b0>  // b.pmore
  4031a4:	cmp	w19, #0x0
  4031a8:	b.le	4031c4 <ferror@plt+0x15e4>
  4031ac:	mov	w1, #0x0                   	// #0
  4031b0:	add	x0, x0, x0, lsl #2
  4031b4:	lsl	x0, x0, #1
  4031b8:	add	w1, w1, #0x1
  4031bc:	cmp	w19, w1
  4031c0:	b.ne	4031b0 <ferror@plt+0x15d0>  // b.any
  4031c4:	mov	x2, #0x1                   	// #1
  4031c8:	mov	x6, #0xcccccccccccccccc    	// #-3689348814741910324
  4031cc:	movk	x6, #0xcccd
  4031d0:	b	4031e4 <ferror@plt+0x1604>
  4031d4:	mov	x0, #0xa                   	// #10
  4031d8:	b	4031a4 <ferror@plt+0x15c4>
  4031dc:	cmp	x5, #0x9
  4031e0:	b.ls	403220 <ferror@plt+0x1640>  // b.plast
  4031e4:	umulh	x3, x27, x6
  4031e8:	lsr	x1, x3, #3
  4031ec:	add	x1, x1, x1, lsl #2
  4031f0:	sub	x1, x27, x1, lsl #1
  4031f4:	mov	x5, x27
  4031f8:	lsr	x27, x3, #3
  4031fc:	mov	x3, x2
  403200:	add	x2, x2, x2, lsl #2
  403204:	lsl	x2, x2, #1
  403208:	cbz	w1, 4031dc <ferror@plt+0x15fc>
  40320c:	udiv	x3, x0, x3
  403210:	udiv	x1, x3, x1
  403214:	udiv	x1, x4, x1
  403218:	add	x26, x26, x1
  40321c:	b	4031dc <ferror@plt+0x15fc>
  403220:	ldp	x27, x28, [sp, #80]
  403224:	b	403234 <ferror@plt+0x1654>
  403228:	mov	w20, #0x0                   	// #0
  40322c:	b	403234 <ferror@plt+0x1654>
  403230:	mov	w20, #0x0                   	// #0
  403234:	str	x26, [x21]
  403238:	tbnz	w20, #31, 40324c <ferror@plt+0x166c>
  40323c:	ldp	x21, x22, [sp, #32]
  403240:	ldp	x23, x24, [sp, #48]
  403244:	ldp	x25, x26, [sp, #64]
  403248:	b	403278 <ferror@plt+0x1698>
  40324c:	ldp	x21, x22, [sp, #32]
  403250:	ldp	x23, x24, [sp, #48]
  403254:	ldp	x25, x26, [sp, #64]
  403258:	b	40326c <ferror@plt+0x168c>
  40325c:	mov	w20, #0xffffffea            	// #-22
  403260:	b	40326c <ferror@plt+0x168c>
  403264:	mov	w20, #0xffffffea            	// #-22
  403268:	ldp	x21, x22, [sp, #32]
  40326c:	bl	401b60 <__errno_location@plt>
  403270:	neg	w1, w20
  403274:	str	w1, [x0]
  403278:	mov	w0, w20
  40327c:	ldp	x19, x20, [sp, #16]
  403280:	ldp	x29, x30, [sp], #128
  403284:	ret
  403288:	mov	w20, #0xffffffea            	// #-22
  40328c:	ldp	x21, x22, [sp, #32]
  403290:	ldp	x23, x24, [sp, #48]
  403294:	b	40326c <ferror@plt+0x168c>
  403298:	mov	w20, #0xffffffea            	// #-22
  40329c:	ldp	x21, x22, [sp, #32]
  4032a0:	ldp	x23, x24, [sp, #48]
  4032a4:	ldp	x25, x26, [sp, #64]
  4032a8:	ldp	x27, x28, [sp, #80]
  4032ac:	b	40326c <ferror@plt+0x168c>
  4032b0:	mov	w20, #0xffffffea            	// #-22
  4032b4:	ldp	x21, x22, [sp, #32]
  4032b8:	ldp	x23, x24, [sp, #48]
  4032bc:	ldp	x25, x26, [sp, #64]
  4032c0:	ldp	x27, x28, [sp, #80]
  4032c4:	b	40326c <ferror@plt+0x168c>
  4032c8:	mov	w20, #0xffffffea            	// #-22
  4032cc:	ldp	x21, x22, [sp, #32]
  4032d0:	ldp	x23, x24, [sp, #48]
  4032d4:	ldp	x25, x26, [sp, #64]
  4032d8:	ldp	x27, x28, [sp, #80]
  4032dc:	b	40326c <ferror@plt+0x168c>
  4032e0:	mov	w20, #0xffffffea            	// #-22
  4032e4:	ldp	x21, x22, [sp, #32]
  4032e8:	ldp	x23, x24, [sp, #48]
  4032ec:	ldp	x25, x26, [sp, #64]
  4032f0:	ldp	x27, x28, [sp, #80]
  4032f4:	b	40326c <ferror@plt+0x168c>
  4032f8:	mov	w20, #0xffffffea            	// #-22
  4032fc:	ldp	x21, x22, [sp, #32]
  403300:	ldp	x23, x24, [sp, #48]
  403304:	ldp	x25, x26, [sp, #64]
  403308:	ldp	x27, x28, [sp, #80]
  40330c:	b	40326c <ferror@plt+0x168c>
  403310:	mov	w20, #0xffffffea            	// #-22
  403314:	ldp	x21, x22, [sp, #32]
  403318:	ldp	x23, x24, [sp, #48]
  40331c:	ldp	x25, x26, [sp, #64]
  403320:	ldp	x27, x28, [sp, #80]
  403324:	b	40326c <ferror@plt+0x168c>
  403328:	mov	w20, w2
  40332c:	cbnz	x22, 403140 <ferror@plt+0x1560>
  403330:	ldp	x27, x28, [sp, #80]
  403334:	b	403234 <ferror@plt+0x1654>
  403338:	stp	x29, x30, [sp, #-16]!
  40333c:	mov	x29, sp
  403340:	mov	x2, #0x0                   	// #0
  403344:	bl	402e3c <ferror@plt+0x125c>
  403348:	ldp	x29, x30, [sp], #16
  40334c:	ret
  403350:	stp	x29, x30, [sp, #-48]!
  403354:	mov	x29, sp
  403358:	stp	x19, x20, [sp, #16]
  40335c:	stp	x21, x22, [sp, #32]
  403360:	mov	x21, x0
  403364:	mov	x22, x1
  403368:	mov	x20, x0
  40336c:	cbnz	x0, 403380 <ferror@plt+0x17a0>
  403370:	cbnz	x1, 4033a0 <ferror@plt+0x17c0>
  403374:	mov	w0, #0x0                   	// #0
  403378:	b	4033c0 <ferror@plt+0x17e0>
  40337c:	add	x20, x20, #0x1
  403380:	ldrsb	w19, [x20]
  403384:	cbz	w19, 40339c <ferror@plt+0x17bc>
  403388:	bl	401a10 <__ctype_b_loc@plt>
  40338c:	and	x19, x19, #0xff
  403390:	ldr	x2, [x0]
  403394:	ldrh	w2, [x2, x19, lsl #1]
  403398:	tbnz	w2, #11, 40337c <ferror@plt+0x179c>
  40339c:	cbz	x22, 4033a4 <ferror@plt+0x17c4>
  4033a0:	str	x20, [x22]
  4033a4:	cmp	x20, #0x0
  4033a8:	mov	w0, #0x0                   	// #0
  4033ac:	ccmp	x21, x20, #0x2, ne  // ne = any
  4033b0:	b.cs	4033c0 <ferror@plt+0x17e0>  // b.hs, b.nlast
  4033b4:	ldrsb	w0, [x20]
  4033b8:	cmp	w0, #0x0
  4033bc:	cset	w0, eq  // eq = none
  4033c0:	ldp	x19, x20, [sp, #16]
  4033c4:	ldp	x21, x22, [sp, #32]
  4033c8:	ldp	x29, x30, [sp], #48
  4033cc:	ret
  4033d0:	stp	x29, x30, [sp, #-48]!
  4033d4:	mov	x29, sp
  4033d8:	stp	x19, x20, [sp, #16]
  4033dc:	stp	x21, x22, [sp, #32]
  4033e0:	mov	x21, x0
  4033e4:	mov	x22, x1
  4033e8:	mov	x20, x0
  4033ec:	cbnz	x0, 403400 <ferror@plt+0x1820>
  4033f0:	cbnz	x1, 403420 <ferror@plt+0x1840>
  4033f4:	mov	w0, #0x0                   	// #0
  4033f8:	b	403440 <ferror@plt+0x1860>
  4033fc:	add	x20, x20, #0x1
  403400:	ldrsb	w19, [x20]
  403404:	cbz	w19, 40341c <ferror@plt+0x183c>
  403408:	bl	401a10 <__ctype_b_loc@plt>
  40340c:	and	x19, x19, #0xff
  403410:	ldr	x2, [x0]
  403414:	ldrh	w2, [x2, x19, lsl #1]
  403418:	tbnz	w2, #12, 4033fc <ferror@plt+0x181c>
  40341c:	cbz	x22, 403424 <ferror@plt+0x1844>
  403420:	str	x20, [x22]
  403424:	cmp	x20, #0x0
  403428:	mov	w0, #0x0                   	// #0
  40342c:	ccmp	x21, x20, #0x2, ne  // ne = any
  403430:	b.cs	403440 <ferror@plt+0x1860>  // b.hs, b.nlast
  403434:	ldrsb	w0, [x20]
  403438:	cmp	w0, #0x0
  40343c:	cset	w0, eq  // eq = none
  403440:	ldp	x19, x20, [sp, #16]
  403444:	ldp	x21, x22, [sp, #32]
  403448:	ldp	x29, x30, [sp], #48
  40344c:	ret
  403450:	stp	x29, x30, [sp, #-128]!
  403454:	mov	x29, sp
  403458:	stp	x19, x20, [sp, #16]
  40345c:	stp	x21, x22, [sp, #32]
  403460:	mov	x20, x0
  403464:	mov	x22, x1
  403468:	str	x2, [sp, #80]
  40346c:	str	x3, [sp, #88]
  403470:	str	x4, [sp, #96]
  403474:	str	x5, [sp, #104]
  403478:	str	x6, [sp, #112]
  40347c:	str	x7, [sp, #120]
  403480:	add	x0, sp, #0x80
  403484:	str	x0, [sp, #48]
  403488:	str	x0, [sp, #56]
  40348c:	add	x0, sp, #0x50
  403490:	str	x0, [sp, #64]
  403494:	mov	w0, #0xffffffd0            	// #-48
  403498:	str	w0, [sp, #72]
  40349c:	str	wzr, [sp, #76]
  4034a0:	add	x21, sp, #0x80
  4034a4:	b	403544 <ferror@plt+0x1964>
  4034a8:	add	w0, w3, #0x8
  4034ac:	str	w0, [sp, #72]
  4034b0:	cmp	w0, #0x0
  4034b4:	b.le	4034c8 <ferror@plt+0x18e8>
  4034b8:	add	x0, x2, #0xf
  4034bc:	and	x0, x0, #0xfffffffffffffff8
  4034c0:	str	x0, [sp, #48]
  4034c4:	b	40355c <ferror@plt+0x197c>
  4034c8:	ldr	x1, [x21, w3, sxtw]
  4034cc:	cbz	x1, 403564 <ferror@plt+0x1984>
  4034d0:	cbz	w0, 403514 <ferror@plt+0x1934>
  4034d4:	add	w3, w3, #0x10
  4034d8:	str	w3, [sp, #72]
  4034dc:	cmp	w3, #0x0
  4034e0:	b.le	4034f4 <ferror@plt+0x1914>
  4034e4:	add	x0, x2, #0xf
  4034e8:	and	x0, x0, #0xfffffffffffffff8
  4034ec:	str	x0, [sp, #48]
  4034f0:	b	403520 <ferror@plt+0x1940>
  4034f4:	add	x2, x21, w0, sxtw
  4034f8:	b	403520 <ferror@plt+0x1940>
  4034fc:	mov	w0, #0x1                   	// #1
  403500:	ldp	x19, x20, [sp, #16]
  403504:	ldp	x21, x22, [sp, #32]
  403508:	ldp	x29, x30, [sp], #128
  40350c:	ret
  403510:	ldr	x2, [sp, #48]
  403514:	add	x0, x2, #0xf
  403518:	and	x0, x0, #0xfffffffffffffff8
  40351c:	str	x0, [sp, #48]
  403520:	ldr	x19, [x2]
  403524:	cbz	x19, 403564 <ferror@plt+0x1984>
  403528:	mov	x0, x20
  40352c:	bl	4019f0 <strcmp@plt>
  403530:	cbz	w0, 4034fc <ferror@plt+0x191c>
  403534:	mov	x1, x19
  403538:	mov	x0, x20
  40353c:	bl	4019f0 <strcmp@plt>
  403540:	cbz	w0, 403500 <ferror@plt+0x1920>
  403544:	ldr	w3, [sp, #72]
  403548:	ldr	x2, [sp, #48]
  40354c:	tbnz	w3, #31, 4034a8 <ferror@plt+0x18c8>
  403550:	add	x0, x2, #0xf
  403554:	and	x0, x0, #0xfffffffffffffff8
  403558:	str	x0, [sp, #48]
  40355c:	ldr	x1, [x2]
  403560:	cbnz	x1, 403510 <ferror@plt+0x1930>
  403564:	mov	x3, x20
  403568:	mov	x2, x22
  40356c:	adrp	x1, 405000 <ferror@plt+0x3420>
  403570:	add	x1, x1, #0xa20
  403574:	adrp	x0, 418000 <ferror@plt+0x16420>
  403578:	ldr	w0, [x0, #608]
  40357c:	bl	401b20 <errx@plt>
  403580:	cbz	x1, 4035b8 <ferror@plt+0x19d8>
  403584:	add	x3, x0, x1
  403588:	sxtb	w2, w2
  40358c:	ldrsb	w1, [x0]
  403590:	cbz	w1, 4035b0 <ferror@plt+0x19d0>
  403594:	cmp	w2, w1
  403598:	b.eq	4035b4 <ferror@plt+0x19d4>  // b.none
  40359c:	add	x0, x0, #0x1
  4035a0:	cmp	x3, x0
  4035a4:	b.ne	40358c <ferror@plt+0x19ac>  // b.any
  4035a8:	mov	x0, #0x0                   	// #0
  4035ac:	b	4035b4 <ferror@plt+0x19d4>
  4035b0:	mov	x0, #0x0                   	// #0
  4035b4:	ret
  4035b8:	mov	x0, #0x0                   	// #0
  4035bc:	b	4035b4 <ferror@plt+0x19d4>
  4035c0:	stp	x29, x30, [sp, #-16]!
  4035c4:	mov	x29, sp
  4035c8:	mov	w2, #0xa                   	// #10
  4035cc:	bl	402dd8 <ferror@plt+0x11f8>
  4035d0:	ldp	x29, x30, [sp], #16
  4035d4:	ret
  4035d8:	stp	x29, x30, [sp, #-16]!
  4035dc:	mov	x29, sp
  4035e0:	mov	w2, #0x10                  	// #16
  4035e4:	bl	402dd8 <ferror@plt+0x11f8>
  4035e8:	ldp	x29, x30, [sp], #16
  4035ec:	ret
  4035f0:	stp	x29, x30, [sp, #-16]!
  4035f4:	mov	x29, sp
  4035f8:	mov	w2, #0xa                   	// #10
  4035fc:	bl	402d80 <ferror@plt+0x11a0>
  403600:	ldp	x29, x30, [sp], #16
  403604:	ret
  403608:	stp	x29, x30, [sp, #-16]!
  40360c:	mov	x29, sp
  403610:	mov	w2, #0x10                  	// #16
  403614:	bl	402d80 <ferror@plt+0x11a0>
  403618:	ldp	x29, x30, [sp], #16
  40361c:	ret
  403620:	stp	x29, x30, [sp, #-64]!
  403624:	mov	x29, sp
  403628:	stp	x19, x20, [sp, #16]
  40362c:	str	x21, [sp, #32]
  403630:	mov	x19, x0
  403634:	mov	x21, x1
  403638:	str	xzr, [sp, #56]
  40363c:	bl	401b60 <__errno_location@plt>
  403640:	str	wzr, [x0]
  403644:	cbz	x19, 403654 <ferror@plt+0x1a74>
  403648:	mov	x20, x0
  40364c:	ldrsb	w0, [x19]
  403650:	cbnz	w0, 403670 <ferror@plt+0x1a90>
  403654:	mov	x3, x19
  403658:	mov	x2, x21
  40365c:	adrp	x1, 405000 <ferror@plt+0x3420>
  403660:	add	x1, x1, #0xa20
  403664:	adrp	x0, 418000 <ferror@plt+0x16420>
  403668:	ldr	w0, [x0, #608]
  40366c:	bl	401b20 <errx@plt>
  403670:	mov	w3, #0x0                   	// #0
  403674:	mov	w2, #0xa                   	// #10
  403678:	add	x1, sp, #0x38
  40367c:	mov	x0, x19
  403680:	bl	4018c0 <__strtol_internal@plt>
  403684:	ldr	w1, [x20]
  403688:	cbnz	w1, 4036b4 <ferror@plt+0x1ad4>
  40368c:	ldr	x1, [sp, #56]
  403690:	cmp	x1, x19
  403694:	b.eq	403654 <ferror@plt+0x1a74>  // b.none
  403698:	cbz	x1, 4036a4 <ferror@plt+0x1ac4>
  40369c:	ldrsb	w1, [x1]
  4036a0:	cbnz	w1, 403654 <ferror@plt+0x1a74>
  4036a4:	ldp	x19, x20, [sp, #16]
  4036a8:	ldr	x21, [sp, #32]
  4036ac:	ldp	x29, x30, [sp], #64
  4036b0:	ret
  4036b4:	cmp	w1, #0x22
  4036b8:	b.ne	403654 <ferror@plt+0x1a74>  // b.any
  4036bc:	mov	x3, x19
  4036c0:	mov	x2, x21
  4036c4:	adrp	x1, 405000 <ferror@plt+0x3420>
  4036c8:	add	x1, x1, #0xa20
  4036cc:	adrp	x0, 418000 <ferror@plt+0x16420>
  4036d0:	ldr	w0, [x0, #608]
  4036d4:	bl	401ba0 <err@plt>
  4036d8:	stp	x29, x30, [sp, #-32]!
  4036dc:	mov	x29, sp
  4036e0:	stp	x19, x20, [sp, #16]
  4036e4:	mov	x20, x0
  4036e8:	mov	x19, x1
  4036ec:	bl	403620 <ferror@plt+0x1a40>
  4036f0:	mov	x2, #0x80000000            	// #2147483648
  4036f4:	add	x2, x0, x2
  4036f8:	mov	x1, #0xffffffff            	// #4294967295
  4036fc:	cmp	x2, x1
  403700:	b.hi	403710 <ferror@plt+0x1b30>  // b.pmore
  403704:	ldp	x19, x20, [sp, #16]
  403708:	ldp	x29, x30, [sp], #32
  40370c:	ret
  403710:	bl	401b60 <__errno_location@plt>
  403714:	mov	w1, #0x22                  	// #34
  403718:	str	w1, [x0]
  40371c:	mov	x3, x20
  403720:	mov	x2, x19
  403724:	adrp	x1, 405000 <ferror@plt+0x3420>
  403728:	add	x1, x1, #0xa20
  40372c:	adrp	x0, 418000 <ferror@plt+0x16420>
  403730:	ldr	w0, [x0, #608]
  403734:	bl	401ba0 <err@plt>
  403738:	stp	x29, x30, [sp, #-32]!
  40373c:	mov	x29, sp
  403740:	stp	x19, x20, [sp, #16]
  403744:	mov	x20, x0
  403748:	mov	x19, x1
  40374c:	bl	4036d8 <ferror@plt+0x1af8>
  403750:	add	w2, w0, #0x8, lsl #12
  403754:	mov	w1, #0xffff                	// #65535
  403758:	cmp	w2, w1
  40375c:	b.hi	40376c <ferror@plt+0x1b8c>  // b.pmore
  403760:	ldp	x19, x20, [sp, #16]
  403764:	ldp	x29, x30, [sp], #32
  403768:	ret
  40376c:	bl	401b60 <__errno_location@plt>
  403770:	mov	w1, #0x22                  	// #34
  403774:	str	w1, [x0]
  403778:	mov	x3, x20
  40377c:	mov	x2, x19
  403780:	adrp	x1, 405000 <ferror@plt+0x3420>
  403784:	add	x1, x1, #0xa20
  403788:	adrp	x0, 418000 <ferror@plt+0x16420>
  40378c:	ldr	w0, [x0, #608]
  403790:	bl	401ba0 <err@plt>
  403794:	stp	x29, x30, [sp, #-16]!
  403798:	mov	x29, sp
  40379c:	mov	w2, #0xa                   	// #10
  4037a0:	bl	402cc4 <ferror@plt+0x10e4>
  4037a4:	ldp	x29, x30, [sp], #16
  4037a8:	ret
  4037ac:	stp	x29, x30, [sp, #-16]!
  4037b0:	mov	x29, sp
  4037b4:	mov	w2, #0x10                  	// #16
  4037b8:	bl	402cc4 <ferror@plt+0x10e4>
  4037bc:	ldp	x29, x30, [sp], #16
  4037c0:	ret
  4037c4:	stp	x29, x30, [sp, #-64]!
  4037c8:	mov	x29, sp
  4037cc:	stp	x19, x20, [sp, #16]
  4037d0:	str	x21, [sp, #32]
  4037d4:	mov	x19, x0
  4037d8:	mov	x21, x1
  4037dc:	str	xzr, [sp, #56]
  4037e0:	bl	401b60 <__errno_location@plt>
  4037e4:	str	wzr, [x0]
  4037e8:	cbz	x19, 4037f8 <ferror@plt+0x1c18>
  4037ec:	mov	x20, x0
  4037f0:	ldrsb	w0, [x19]
  4037f4:	cbnz	w0, 403814 <ferror@plt+0x1c34>
  4037f8:	mov	x3, x19
  4037fc:	mov	x2, x21
  403800:	adrp	x1, 405000 <ferror@plt+0x3420>
  403804:	add	x1, x1, #0xa20
  403808:	adrp	x0, 418000 <ferror@plt+0x16420>
  40380c:	ldr	w0, [x0, #608]
  403810:	bl	401b20 <errx@plt>
  403814:	add	x1, sp, #0x38
  403818:	mov	x0, x19
  40381c:	bl	4017e0 <strtod@plt>
  403820:	ldr	w0, [x20]
  403824:	cbnz	w0, 403850 <ferror@plt+0x1c70>
  403828:	ldr	x0, [sp, #56]
  40382c:	cmp	x0, x19
  403830:	b.eq	4037f8 <ferror@plt+0x1c18>  // b.none
  403834:	cbz	x0, 403840 <ferror@plt+0x1c60>
  403838:	ldrsb	w0, [x0]
  40383c:	cbnz	w0, 4037f8 <ferror@plt+0x1c18>
  403840:	ldp	x19, x20, [sp, #16]
  403844:	ldr	x21, [sp, #32]
  403848:	ldp	x29, x30, [sp], #64
  40384c:	ret
  403850:	cmp	w0, #0x22
  403854:	b.ne	4037f8 <ferror@plt+0x1c18>  // b.any
  403858:	mov	x3, x19
  40385c:	mov	x2, x21
  403860:	adrp	x1, 405000 <ferror@plt+0x3420>
  403864:	add	x1, x1, #0xa20
  403868:	adrp	x0, 418000 <ferror@plt+0x16420>
  40386c:	ldr	w0, [x0, #608]
  403870:	bl	401ba0 <err@plt>
  403874:	stp	x29, x30, [sp, #-64]!
  403878:	mov	x29, sp
  40387c:	stp	x19, x20, [sp, #16]
  403880:	str	x21, [sp, #32]
  403884:	mov	x19, x0
  403888:	mov	x21, x1
  40388c:	str	xzr, [sp, #56]
  403890:	bl	401b60 <__errno_location@plt>
  403894:	str	wzr, [x0]
  403898:	cbz	x19, 4038a8 <ferror@plt+0x1cc8>
  40389c:	mov	x20, x0
  4038a0:	ldrsb	w0, [x19]
  4038a4:	cbnz	w0, 4038c4 <ferror@plt+0x1ce4>
  4038a8:	mov	x3, x19
  4038ac:	mov	x2, x21
  4038b0:	adrp	x1, 405000 <ferror@plt+0x3420>
  4038b4:	add	x1, x1, #0xa20
  4038b8:	adrp	x0, 418000 <ferror@plt+0x16420>
  4038bc:	ldr	w0, [x0, #608]
  4038c0:	bl	401b20 <errx@plt>
  4038c4:	mov	w2, #0xa                   	// #10
  4038c8:	add	x1, sp, #0x38
  4038cc:	mov	x0, x19
  4038d0:	bl	401a20 <strtol@plt>
  4038d4:	ldr	w1, [x20]
  4038d8:	cbnz	w1, 403904 <ferror@plt+0x1d24>
  4038dc:	ldr	x1, [sp, #56]
  4038e0:	cmp	x1, x19
  4038e4:	b.eq	4038a8 <ferror@plt+0x1cc8>  // b.none
  4038e8:	cbz	x1, 4038f4 <ferror@plt+0x1d14>
  4038ec:	ldrsb	w1, [x1]
  4038f0:	cbnz	w1, 4038a8 <ferror@plt+0x1cc8>
  4038f4:	ldp	x19, x20, [sp, #16]
  4038f8:	ldr	x21, [sp, #32]
  4038fc:	ldp	x29, x30, [sp], #64
  403900:	ret
  403904:	cmp	w1, #0x22
  403908:	b.ne	4038a8 <ferror@plt+0x1cc8>  // b.any
  40390c:	mov	x3, x19
  403910:	mov	x2, x21
  403914:	adrp	x1, 405000 <ferror@plt+0x3420>
  403918:	add	x1, x1, #0xa20
  40391c:	adrp	x0, 418000 <ferror@plt+0x16420>
  403920:	ldr	w0, [x0, #608]
  403924:	bl	401ba0 <err@plt>
  403928:	stp	x29, x30, [sp, #-64]!
  40392c:	mov	x29, sp
  403930:	stp	x19, x20, [sp, #16]
  403934:	str	x21, [sp, #32]
  403938:	mov	x19, x0
  40393c:	mov	x21, x1
  403940:	str	xzr, [sp, #56]
  403944:	bl	401b60 <__errno_location@plt>
  403948:	str	wzr, [x0]
  40394c:	cbz	x19, 40395c <ferror@plt+0x1d7c>
  403950:	mov	x20, x0
  403954:	ldrsb	w0, [x19]
  403958:	cbnz	w0, 403978 <ferror@plt+0x1d98>
  40395c:	mov	x3, x19
  403960:	mov	x2, x21
  403964:	adrp	x1, 405000 <ferror@plt+0x3420>
  403968:	add	x1, x1, #0xa20
  40396c:	adrp	x0, 418000 <ferror@plt+0x16420>
  403970:	ldr	w0, [x0, #608]
  403974:	bl	401b20 <errx@plt>
  403978:	mov	w2, #0xa                   	// #10
  40397c:	add	x1, sp, #0x38
  403980:	mov	x0, x19
  403984:	bl	401770 <strtoul@plt>
  403988:	ldr	w1, [x20]
  40398c:	cbnz	w1, 4039b8 <ferror@plt+0x1dd8>
  403990:	ldr	x1, [sp, #56]
  403994:	cmp	x1, x19
  403998:	b.eq	40395c <ferror@plt+0x1d7c>  // b.none
  40399c:	cbz	x1, 4039a8 <ferror@plt+0x1dc8>
  4039a0:	ldrsb	w1, [x1]
  4039a4:	cbnz	w1, 40395c <ferror@plt+0x1d7c>
  4039a8:	ldp	x19, x20, [sp, #16]
  4039ac:	ldr	x21, [sp, #32]
  4039b0:	ldp	x29, x30, [sp], #64
  4039b4:	ret
  4039b8:	cmp	w1, #0x22
  4039bc:	b.ne	40395c <ferror@plt+0x1d7c>  // b.any
  4039c0:	mov	x3, x19
  4039c4:	mov	x2, x21
  4039c8:	adrp	x1, 405000 <ferror@plt+0x3420>
  4039cc:	add	x1, x1, #0xa20
  4039d0:	adrp	x0, 418000 <ferror@plt+0x16420>
  4039d4:	ldr	w0, [x0, #608]
  4039d8:	bl	401ba0 <err@plt>
  4039dc:	stp	x29, x30, [sp, #-48]!
  4039e0:	mov	x29, sp
  4039e4:	stp	x19, x20, [sp, #16]
  4039e8:	mov	x20, x0
  4039ec:	mov	x19, x1
  4039f0:	add	x1, sp, #0x28
  4039f4:	bl	403338 <ferror@plt+0x1758>
  4039f8:	cbz	w0, 403a24 <ferror@plt+0x1e44>
  4039fc:	bl	401b60 <__errno_location@plt>
  403a00:	ldr	w0, [x0]
  403a04:	cbz	w0, 403a34 <ferror@plt+0x1e54>
  403a08:	mov	x3, x20
  403a0c:	mov	x2, x19
  403a10:	adrp	x1, 405000 <ferror@plt+0x3420>
  403a14:	add	x1, x1, #0xa20
  403a18:	adrp	x0, 418000 <ferror@plt+0x16420>
  403a1c:	ldr	w0, [x0, #608]
  403a20:	bl	401ba0 <err@plt>
  403a24:	ldr	x0, [sp, #40]
  403a28:	ldp	x19, x20, [sp, #16]
  403a2c:	ldp	x29, x30, [sp], #48
  403a30:	ret
  403a34:	mov	x3, x20
  403a38:	mov	x2, x19
  403a3c:	adrp	x1, 405000 <ferror@plt+0x3420>
  403a40:	add	x1, x1, #0xa20
  403a44:	adrp	x0, 418000 <ferror@plt+0x16420>
  403a48:	ldr	w0, [x0, #608]
  403a4c:	bl	401b20 <errx@plt>
  403a50:	stp	x29, x30, [sp, #-32]!
  403a54:	mov	x29, sp
  403a58:	str	x19, [sp, #16]
  403a5c:	mov	x19, x1
  403a60:	mov	x1, x2
  403a64:	bl	4037c4 <ferror@plt+0x1be4>
  403a68:	fcvtzs	d1, d0
  403a6c:	str	d1, [x19]
  403a70:	scvtf	d1, d1
  403a74:	fsub	d0, d0, d1
  403a78:	mov	x0, #0x848000000000        	// #145685290680320
  403a7c:	movk	x0, #0x412e, lsl #48
  403a80:	fmov	d1, x0
  403a84:	fmul	d0, d0, d1
  403a88:	fcvtzs	d0, d0
  403a8c:	str	d0, [x19, #8]
  403a90:	ldr	x19, [sp, #16]
  403a94:	ldp	x29, x30, [sp], #32
  403a98:	ret
  403a9c:	mov	w2, w0
  403aa0:	mov	x0, x1
  403aa4:	and	w1, w2, #0xf000
  403aa8:	cmp	w1, #0x4, lsl #12
  403aac:	b.eq	403af4 <ferror@plt+0x1f14>  // b.none
  403ab0:	cmp	w1, #0xa, lsl #12
  403ab4:	b.eq	403c20 <ferror@plt+0x2040>  // b.none
  403ab8:	cmp	w1, #0x2, lsl #12
  403abc:	b.eq	403c30 <ferror@plt+0x2050>  // b.none
  403ac0:	cmp	w1, #0x6, lsl #12
  403ac4:	b.eq	403c40 <ferror@plt+0x2060>  // b.none
  403ac8:	cmp	w1, #0xc, lsl #12
  403acc:	b.eq	403c50 <ferror@plt+0x2070>  // b.none
  403ad0:	cmp	w1, #0x1, lsl #12
  403ad4:	b.eq	403c60 <ferror@plt+0x2080>  // b.none
  403ad8:	mov	w3, #0x0                   	// #0
  403adc:	cmp	w1, #0x8, lsl #12
  403ae0:	b.ne	403b00 <ferror@plt+0x1f20>  // b.any
  403ae4:	mov	w1, #0x2d                  	// #45
  403ae8:	strb	w1, [x0]
  403aec:	mov	w3, #0x1                   	// #1
  403af0:	b	403b00 <ferror@plt+0x1f20>
  403af4:	mov	w1, #0x64                  	// #100
  403af8:	strb	w1, [x0]
  403afc:	mov	w3, #0x1                   	// #1
  403b00:	tst	x2, #0x100
  403b04:	mov	w1, #0x72                  	// #114
  403b08:	mov	w4, #0x2d                  	// #45
  403b0c:	csel	w1, w1, w4, ne  // ne = any
  403b10:	add	w4, w3, #0x1
  403b14:	and	x5, x3, #0xffff
  403b18:	strb	w1, [x0, x5]
  403b1c:	tst	x2, #0x80
  403b20:	mov	w5, #0x77                  	// #119
  403b24:	mov	w1, #0x2d                  	// #45
  403b28:	csel	w5, w5, w1, ne  // ne = any
  403b2c:	add	w1, w3, #0x2
  403b30:	and	w1, w1, #0xffff
  403b34:	and	x4, x4, #0x3
  403b38:	strb	w5, [x0, x4]
  403b3c:	tbz	w2, #11, 403c70 <ferror@plt+0x2090>
  403b40:	tst	x2, #0x40
  403b44:	mov	w5, #0x73                  	// #115
  403b48:	mov	w4, #0x53                  	// #83
  403b4c:	csel	w5, w5, w4, ne  // ne = any
  403b50:	add	w4, w3, #0x3
  403b54:	and	x1, x1, #0xffff
  403b58:	strb	w5, [x0, x1]
  403b5c:	tst	x2, #0x20
  403b60:	mov	w5, #0x72                  	// #114
  403b64:	mov	w1, #0x2d                  	// #45
  403b68:	csel	w5, w5, w1, ne  // ne = any
  403b6c:	add	w1, w3, #0x4
  403b70:	and	x4, x4, #0x7
  403b74:	strb	w5, [x0, x4]
  403b78:	tst	x2, #0x10
  403b7c:	mov	w5, #0x77                  	// #119
  403b80:	mov	w4, #0x2d                  	// #45
  403b84:	csel	w5, w5, w4, ne  // ne = any
  403b88:	add	w4, w3, #0x5
  403b8c:	and	w4, w4, #0xffff
  403b90:	and	x1, x1, #0xf
  403b94:	strb	w5, [x0, x1]
  403b98:	tbz	w2, #10, 403c84 <ferror@plt+0x20a4>
  403b9c:	tst	x2, #0x8
  403ba0:	mov	w5, #0x73                  	// #115
  403ba4:	mov	w1, #0x53                  	// #83
  403ba8:	csel	w5, w5, w1, ne  // ne = any
  403bac:	add	w1, w3, #0x6
  403bb0:	and	x4, x4, #0xffff
  403bb4:	strb	w5, [x0, x4]
  403bb8:	tst	x2, #0x4
  403bbc:	mov	w5, #0x72                  	// #114
  403bc0:	mov	w4, #0x2d                  	// #45
  403bc4:	csel	w5, w5, w4, ne  // ne = any
  403bc8:	add	w4, w3, #0x7
  403bcc:	and	x1, x1, #0xf
  403bd0:	strb	w5, [x0, x1]
  403bd4:	tst	x2, #0x2
  403bd8:	mov	w5, #0x77                  	// #119
  403bdc:	mov	w1, #0x2d                  	// #45
  403be0:	csel	w5, w5, w1, ne  // ne = any
  403be4:	add	w1, w3, #0x8
  403be8:	and	w1, w1, #0xffff
  403bec:	and	x4, x4, #0xf
  403bf0:	strb	w5, [x0, x4]
  403bf4:	tbz	w2, #9, 403c98 <ferror@plt+0x20b8>
  403bf8:	tst	x2, #0x1
  403bfc:	mov	w2, #0x74                  	// #116
  403c00:	mov	w4, #0x54                  	// #84
  403c04:	csel	w2, w2, w4, ne  // ne = any
  403c08:	and	x1, x1, #0xffff
  403c0c:	strb	w2, [x0, x1]
  403c10:	add	w3, w3, #0x9
  403c14:	and	x3, x3, #0xffff
  403c18:	strb	wzr, [x0, x3]
  403c1c:	ret
  403c20:	mov	w1, #0x6c                  	// #108
  403c24:	strb	w1, [x0]
  403c28:	mov	w3, #0x1                   	// #1
  403c2c:	b	403b00 <ferror@plt+0x1f20>
  403c30:	mov	w1, #0x63                  	// #99
  403c34:	strb	w1, [x0]
  403c38:	mov	w3, #0x1                   	// #1
  403c3c:	b	403b00 <ferror@plt+0x1f20>
  403c40:	mov	w1, #0x62                  	// #98
  403c44:	strb	w1, [x0]
  403c48:	mov	w3, #0x1                   	// #1
  403c4c:	b	403b00 <ferror@plt+0x1f20>
  403c50:	mov	w1, #0x73                  	// #115
  403c54:	strb	w1, [x0]
  403c58:	mov	w3, #0x1                   	// #1
  403c5c:	b	403b00 <ferror@plt+0x1f20>
  403c60:	mov	w1, #0x70                  	// #112
  403c64:	strb	w1, [x0]
  403c68:	mov	w3, #0x1                   	// #1
  403c6c:	b	403b00 <ferror@plt+0x1f20>
  403c70:	tst	x2, #0x40
  403c74:	mov	w5, #0x78                  	// #120
  403c78:	mov	w4, #0x2d                  	// #45
  403c7c:	csel	w5, w5, w4, ne  // ne = any
  403c80:	b	403b50 <ferror@plt+0x1f70>
  403c84:	tst	x2, #0x8
  403c88:	mov	w5, #0x78                  	// #120
  403c8c:	mov	w1, #0x2d                  	// #45
  403c90:	csel	w5, w5, w1, ne  // ne = any
  403c94:	b	403bac <ferror@plt+0x1fcc>
  403c98:	tst	x2, #0x1
  403c9c:	mov	w2, #0x78                  	// #120
  403ca0:	mov	w4, #0x2d                  	// #45
  403ca4:	csel	w2, w2, w4, ne  // ne = any
  403ca8:	b	403c08 <ferror@plt+0x2028>
  403cac:	stp	x29, x30, [sp, #-80]!
  403cb0:	mov	x29, sp
  403cb4:	stp	x19, x20, [sp, #16]
  403cb8:	add	x5, sp, #0x28
  403cbc:	tbz	w0, #1, 403ccc <ferror@plt+0x20ec>
  403cc0:	mov	w2, #0x20                  	// #32
  403cc4:	strb	w2, [sp, #40]
  403cc8:	add	x5, sp, #0x29
  403ccc:	cmp	x1, #0x3ff
  403cd0:	b.ls	403e60 <ferror@plt+0x2280>  // b.plast
  403cd4:	mov	x2, #0xfffff               	// #1048575
  403cd8:	cmp	x1, x2
  403cdc:	b.ls	403d78 <ferror@plt+0x2198>  // b.plast
  403ce0:	mov	x2, #0x3fffffff            	// #1073741823
  403ce4:	cmp	x1, x2
  403ce8:	b.ls	403d80 <ferror@plt+0x21a0>  // b.plast
  403cec:	mov	x2, #0xffffffffff          	// #1099511627775
  403cf0:	cmp	x1, x2
  403cf4:	b.ls	403d88 <ferror@plt+0x21a8>  // b.plast
  403cf8:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  403cfc:	cmp	x1, x2
  403d00:	b.ls	403d90 <ferror@plt+0x21b0>  // b.plast
  403d04:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  403d08:	cmp	x1, x2
  403d0c:	mov	w19, #0x3c                  	// #60
  403d10:	mov	w2, #0x46                  	// #70
  403d14:	csel	w19, w19, w2, ls  // ls = plast
  403d18:	sub	w4, w19, #0xa
  403d1c:	mov	w3, #0x6667                	// #26215
  403d20:	movk	w3, #0x6666, lsl #16
  403d24:	smull	x3, w4, w3
  403d28:	asr	x3, x3, #34
  403d2c:	sub	w3, w3, w4, asr #31
  403d30:	adrp	x2, 405000 <ferror@plt+0x3420>
  403d34:	add	x2, x2, #0xa58
  403d38:	ldrsb	w3, [x2, w3, sxtw]
  403d3c:	lsr	x20, x1, x4
  403d40:	mov	x2, #0xffffffffffffffff    	// #-1
  403d44:	lsl	x2, x2, x4
  403d48:	bic	x1, x1, x2
  403d4c:	strb	w3, [x5]
  403d50:	and	w2, w0, #0x1
  403d54:	cmp	w3, #0x42
  403d58:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  403d5c:	b.eq	403e74 <ferror@plt+0x2294>  // b.none
  403d60:	mov	w2, #0x69                  	// #105
  403d64:	strb	w2, [x5, #1]
  403d68:	add	x2, x5, #0x3
  403d6c:	mov	w3, #0x42                  	// #66
  403d70:	strb	w3, [x5, #2]
  403d74:	b	403e78 <ferror@plt+0x2298>
  403d78:	mov	w19, #0x14                  	// #20
  403d7c:	b	403d18 <ferror@plt+0x2138>
  403d80:	mov	w19, #0x1e                  	// #30
  403d84:	b	403d18 <ferror@plt+0x2138>
  403d88:	mov	w19, #0x28                  	// #40
  403d8c:	b	403d18 <ferror@plt+0x2138>
  403d90:	mov	w19, #0x32                  	// #50
  403d94:	b	403d18 <ferror@plt+0x2138>
  403d98:	sub	w19, w19, #0x14
  403d9c:	lsr	x19, x1, x19
  403da0:	add	x19, x19, #0x32
  403da4:	lsr	x19, x19, #2
  403da8:	mov	x0, #0xf5c3                	// #62915
  403dac:	movk	x0, #0x5c28, lsl #16
  403db0:	movk	x0, #0xc28f, lsl #32
  403db4:	movk	x0, #0x28f5, lsl #48
  403db8:	umulh	x19, x19, x0
  403dbc:	lsr	x19, x19, #2
  403dc0:	cmp	x19, #0xa
  403dc4:	b.eq	403e14 <ferror@plt+0x2234>  // b.none
  403dc8:	cbz	x19, 403e18 <ferror@plt+0x2238>
  403dcc:	bl	401870 <localeconv@plt>
  403dd0:	cbz	x0, 403e48 <ferror@plt+0x2268>
  403dd4:	ldr	x4, [x0]
  403dd8:	cbz	x4, 403e54 <ferror@plt+0x2274>
  403ddc:	ldrsb	w1, [x4]
  403de0:	adrp	x0, 405000 <ferror@plt+0x3420>
  403de4:	add	x0, x0, #0xa50
  403de8:	cmp	w1, #0x0
  403dec:	csel	x4, x0, x4, eq  // eq = none
  403df0:	add	x6, sp, #0x28
  403df4:	mov	x5, x19
  403df8:	mov	w3, w20
  403dfc:	adrp	x2, 405000 <ferror@plt+0x3420>
  403e00:	add	x2, x2, #0xa60
  403e04:	mov	x1, #0x20                  	// #32
  403e08:	add	x0, sp, #0x30
  403e0c:	bl	401860 <snprintf@plt>
  403e10:	b	403e34 <ferror@plt+0x2254>
  403e14:	add	w20, w20, #0x1
  403e18:	add	x4, sp, #0x28
  403e1c:	mov	w3, w20
  403e20:	adrp	x2, 405000 <ferror@plt+0x3420>
  403e24:	add	x2, x2, #0xa70
  403e28:	mov	x1, #0x20                  	// #32
  403e2c:	add	x0, sp, #0x30
  403e30:	bl	401860 <snprintf@plt>
  403e34:	add	x0, sp, #0x30
  403e38:	bl	401980 <strdup@plt>
  403e3c:	ldp	x19, x20, [sp, #16]
  403e40:	ldp	x29, x30, [sp], #80
  403e44:	ret
  403e48:	adrp	x4, 405000 <ferror@plt+0x3420>
  403e4c:	add	x4, x4, #0xa50
  403e50:	b	403df0 <ferror@plt+0x2210>
  403e54:	adrp	x4, 405000 <ferror@plt+0x3420>
  403e58:	add	x4, x4, #0xa50
  403e5c:	b	403df0 <ferror@plt+0x2210>
  403e60:	mov	w20, w1
  403e64:	mov	w1, #0x42                  	// #66
  403e68:	strb	w1, [x5]
  403e6c:	mov	w19, #0xa                   	// #10
  403e70:	mov	x1, #0x0                   	// #0
  403e74:	add	x2, x5, #0x1
  403e78:	strb	wzr, [x2]
  403e7c:	cbz	x1, 403e18 <ferror@plt+0x2238>
  403e80:	tbz	w0, #2, 403d98 <ferror@plt+0x21b8>
  403e84:	sub	w19, w19, #0x14
  403e88:	lsr	x19, x1, x19
  403e8c:	add	x19, x19, #0x5
  403e90:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403e94:	movk	x0, #0xcccd
  403e98:	umulh	x19, x19, x0
  403e9c:	lsr	x19, x19, #3
  403ea0:	umulh	x0, x19, x0
  403ea4:	lsr	x0, x0, #3
  403ea8:	add	x0, x0, x0, lsl #2
  403eac:	cmp	x19, x0, lsl #1
  403eb0:	b.ne	403dc8 <ferror@plt+0x21e8>  // b.any
  403eb4:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403eb8:	movk	x0, #0xcccd
  403ebc:	umulh	x19, x19, x0
  403ec0:	lsr	x19, x19, #3
  403ec4:	b	403dc8 <ferror@plt+0x21e8>
  403ec8:	cbz	x0, 403fa8 <ferror@plt+0x23c8>
  403ecc:	stp	x29, x30, [sp, #-64]!
  403ed0:	mov	x29, sp
  403ed4:	stp	x19, x20, [sp, #16]
  403ed8:	stp	x21, x22, [sp, #32]
  403edc:	stp	x23, x24, [sp, #48]
  403ee0:	mov	x19, x0
  403ee4:	mov	x24, x1
  403ee8:	mov	x22, x2
  403eec:	mov	x23, x3
  403ef0:	ldrsb	w4, [x0]
  403ef4:	cbz	w4, 403fb0 <ferror@plt+0x23d0>
  403ef8:	cmp	x1, #0x0
  403efc:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  403f00:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  403f04:	b.eq	403fb8 <ferror@plt+0x23d8>  // b.none
  403f08:	mov	x21, #0x0                   	// #0
  403f0c:	mov	x0, #0x0                   	// #0
  403f10:	b	403f68 <ferror@plt+0x2388>
  403f14:	ldrsb	w1, [x19, #1]
  403f18:	mov	x20, x19
  403f1c:	cbnz	w1, 403f24 <ferror@plt+0x2344>
  403f20:	add	x20, x19, #0x1
  403f24:	cmp	x0, #0x0
  403f28:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  403f2c:	b.eq	403f60 <ferror@plt+0x2380>  // b.none
  403f30:	cmp	x0, x20
  403f34:	b.cs	403fc8 <ferror@plt+0x23e8>  // b.hs, b.nlast
  403f38:	sub	x1, x20, x0
  403f3c:	blr	x23
  403f40:	cmn	w0, #0x1
  403f44:	b.eq	403f94 <ferror@plt+0x23b4>  // b.none
  403f48:	add	x1, x21, #0x1
  403f4c:	str	w0, [x24, x21, lsl #2]
  403f50:	ldrsb	w0, [x20]
  403f54:	cbz	w0, 403f8c <ferror@plt+0x23ac>
  403f58:	mov	x21, x1
  403f5c:	mov	x0, #0x0                   	// #0
  403f60:	ldrsb	w4, [x19, #1]!
  403f64:	cbz	w4, 403f90 <ferror@plt+0x23b0>
  403f68:	cmp	x22, x21
  403f6c:	b.ls	403fc0 <ferror@plt+0x23e0>  // b.plast
  403f70:	cmp	x0, #0x0
  403f74:	csel	x0, x0, x19, ne  // ne = any
  403f78:	cmp	w4, #0x2c
  403f7c:	b.eq	403f14 <ferror@plt+0x2334>  // b.none
  403f80:	ldrsb	w1, [x19, #1]
  403f84:	cbz	w1, 403f20 <ferror@plt+0x2340>
  403f88:	b	403f60 <ferror@plt+0x2380>
  403f8c:	mov	x21, x1
  403f90:	mov	w0, w21
  403f94:	ldp	x19, x20, [sp, #16]
  403f98:	ldp	x21, x22, [sp, #32]
  403f9c:	ldp	x23, x24, [sp, #48]
  403fa0:	ldp	x29, x30, [sp], #64
  403fa4:	ret
  403fa8:	mov	w0, #0xffffffff            	// #-1
  403fac:	ret
  403fb0:	mov	w0, #0xffffffff            	// #-1
  403fb4:	b	403f94 <ferror@plt+0x23b4>
  403fb8:	mov	w0, #0xffffffff            	// #-1
  403fbc:	b	403f94 <ferror@plt+0x23b4>
  403fc0:	mov	w0, #0xfffffffe            	// #-2
  403fc4:	b	403f94 <ferror@plt+0x23b4>
  403fc8:	mov	w0, #0xffffffff            	// #-1
  403fcc:	b	403f94 <ferror@plt+0x23b4>
  403fd0:	cbz	x0, 404048 <ferror@plt+0x2468>
  403fd4:	stp	x29, x30, [sp, #-32]!
  403fd8:	mov	x29, sp
  403fdc:	str	x19, [sp, #16]
  403fe0:	mov	x19, x3
  403fe4:	mov	x3, x4
  403fe8:	ldrsb	w4, [x0]
  403fec:	cmp	x19, #0x0
  403ff0:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  403ff4:	b.eq	404050 <ferror@plt+0x2470>  // b.none
  403ff8:	ldr	x5, [x19]
  403ffc:	cmp	x5, x2
  404000:	b.hi	404058 <ferror@plt+0x2478>  // b.pmore
  404004:	cmp	w4, #0x2b
  404008:	b.eq	404040 <ferror@plt+0x2460>  // b.none
  40400c:	str	xzr, [x19]
  404010:	ldr	x4, [x19]
  404014:	sub	x2, x2, x4
  404018:	add	x1, x1, x4, lsl #2
  40401c:	bl	403ec8 <ferror@plt+0x22e8>
  404020:	cmp	w0, #0x0
  404024:	b.le	404034 <ferror@plt+0x2454>
  404028:	ldr	x1, [x19]
  40402c:	add	x1, x1, w0, sxtw
  404030:	str	x1, [x19]
  404034:	ldr	x19, [sp, #16]
  404038:	ldp	x29, x30, [sp], #32
  40403c:	ret
  404040:	add	x0, x0, #0x1
  404044:	b	404010 <ferror@plt+0x2430>
  404048:	mov	w0, #0xffffffff            	// #-1
  40404c:	ret
  404050:	mov	w0, #0xffffffff            	// #-1
  404054:	b	404034 <ferror@plt+0x2454>
  404058:	mov	w0, #0xffffffff            	// #-1
  40405c:	b	404034 <ferror@plt+0x2454>
  404060:	cmp	x2, #0x0
  404064:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404068:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40406c:	b.eq	404148 <ferror@plt+0x2568>  // b.none
  404070:	stp	x29, x30, [sp, #-64]!
  404074:	mov	x29, sp
  404078:	stp	x19, x20, [sp, #16]
  40407c:	stp	x21, x22, [sp, #32]
  404080:	str	x23, [sp, #48]
  404084:	mov	x19, x0
  404088:	mov	x21, x1
  40408c:	mov	x22, x2
  404090:	mov	x0, #0x0                   	// #0
  404094:	mov	w23, #0x1                   	// #1
  404098:	b	40410c <ferror@plt+0x252c>
  40409c:	ldrsb	w1, [x19, #1]
  4040a0:	mov	x20, x19
  4040a4:	cbnz	w1, 4040ac <ferror@plt+0x24cc>
  4040a8:	add	x20, x19, #0x1
  4040ac:	cmp	x0, #0x0
  4040b0:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  4040b4:	b.eq	404108 <ferror@plt+0x2528>  // b.none
  4040b8:	cmp	x0, x20
  4040bc:	b.cs	404150 <ferror@plt+0x2570>  // b.hs, b.nlast
  4040c0:	sub	x1, x20, x0
  4040c4:	blr	x22
  4040c8:	tbnz	w0, #31, 404134 <ferror@plt+0x2554>
  4040cc:	add	w1, w0, #0x7
  4040d0:	cmp	w0, #0x0
  4040d4:	csel	w1, w1, w0, lt  // lt = tstop
  4040d8:	asr	w1, w1, #3
  4040dc:	negs	w3, w0
  4040e0:	and	w0, w0, #0x7
  4040e4:	and	w3, w3, #0x7
  4040e8:	csneg	w0, w0, w3, mi  // mi = first
  4040ec:	lsl	w3, w23, w0
  4040f0:	ldrb	w0, [x21, w1, sxtw]
  4040f4:	orr	w3, w3, w0
  4040f8:	strb	w3, [x21, w1, sxtw]
  4040fc:	ldrsb	w0, [x20]
  404100:	cbz	w0, 404158 <ferror@plt+0x2578>
  404104:	mov	x0, #0x0                   	// #0
  404108:	add	x19, x19, #0x1
  40410c:	ldrsb	w1, [x19]
  404110:	cbz	w1, 404130 <ferror@plt+0x2550>
  404114:	cmp	x0, #0x0
  404118:	csel	x0, x0, x19, ne  // ne = any
  40411c:	cmp	w1, #0x2c
  404120:	b.eq	40409c <ferror@plt+0x24bc>  // b.none
  404124:	ldrsb	w1, [x19, #1]
  404128:	cbz	w1, 4040a8 <ferror@plt+0x24c8>
  40412c:	b	404108 <ferror@plt+0x2528>
  404130:	mov	w0, #0x0                   	// #0
  404134:	ldp	x19, x20, [sp, #16]
  404138:	ldp	x21, x22, [sp, #32]
  40413c:	ldr	x23, [sp, #48]
  404140:	ldp	x29, x30, [sp], #64
  404144:	ret
  404148:	mov	w0, #0xffffffea            	// #-22
  40414c:	ret
  404150:	mov	w0, #0xffffffff            	// #-1
  404154:	b	404134 <ferror@plt+0x2554>
  404158:	mov	w0, #0x0                   	// #0
  40415c:	b	404134 <ferror@plt+0x2554>
  404160:	cmp	x2, #0x0
  404164:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404168:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  40416c:	b.eq	404218 <ferror@plt+0x2638>  // b.none
  404170:	stp	x29, x30, [sp, #-48]!
  404174:	mov	x29, sp
  404178:	stp	x19, x20, [sp, #16]
  40417c:	stp	x21, x22, [sp, #32]
  404180:	mov	x19, x0
  404184:	mov	x21, x1
  404188:	mov	x22, x2
  40418c:	mov	x0, #0x0                   	// #0
  404190:	b	4041e0 <ferror@plt+0x2600>
  404194:	ldrsb	w1, [x19, #1]
  404198:	mov	x20, x19
  40419c:	cbnz	w1, 4041a4 <ferror@plt+0x25c4>
  4041a0:	add	x20, x19, #0x1
  4041a4:	cmp	x0, #0x0
  4041a8:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  4041ac:	b.eq	4041dc <ferror@plt+0x25fc>  // b.none
  4041b0:	cmp	x0, x20
  4041b4:	b.cs	404220 <ferror@plt+0x2640>  // b.hs, b.nlast
  4041b8:	sub	x1, x20, x0
  4041bc:	blr	x22
  4041c0:	tbnz	x0, #63, 404208 <ferror@plt+0x2628>
  4041c4:	ldr	x3, [x21]
  4041c8:	orr	x0, x3, x0
  4041cc:	str	x0, [x21]
  4041d0:	ldrsb	w0, [x20]
  4041d4:	cbz	w0, 404228 <ferror@plt+0x2648>
  4041d8:	mov	x0, #0x0                   	// #0
  4041dc:	add	x19, x19, #0x1
  4041e0:	ldrsb	w3, [x19]
  4041e4:	cbz	w3, 404204 <ferror@plt+0x2624>
  4041e8:	cmp	x0, #0x0
  4041ec:	csel	x0, x0, x19, ne  // ne = any
  4041f0:	cmp	w3, #0x2c
  4041f4:	b.eq	404194 <ferror@plt+0x25b4>  // b.none
  4041f8:	ldrsb	w1, [x19, #1]
  4041fc:	cbz	w1, 4041a0 <ferror@plt+0x25c0>
  404200:	b	4041dc <ferror@plt+0x25fc>
  404204:	mov	w0, #0x0                   	// #0
  404208:	ldp	x19, x20, [sp, #16]
  40420c:	ldp	x21, x22, [sp, #32]
  404210:	ldp	x29, x30, [sp], #48
  404214:	ret
  404218:	mov	w0, #0xffffffea            	// #-22
  40421c:	ret
  404220:	mov	w0, #0xffffffff            	// #-1
  404224:	b	404208 <ferror@plt+0x2628>
  404228:	mov	w0, #0x0                   	// #0
  40422c:	b	404208 <ferror@plt+0x2628>
  404230:	stp	x29, x30, [sp, #-80]!
  404234:	mov	x29, sp
  404238:	str	xzr, [sp, #72]
  40423c:	cbz	x0, 404388 <ferror@plt+0x27a8>
  404240:	stp	x19, x20, [sp, #16]
  404244:	stp	x21, x22, [sp, #32]
  404248:	str	x23, [sp, #48]
  40424c:	mov	x19, x0
  404250:	mov	x23, x1
  404254:	mov	x20, x2
  404258:	mov	w21, w3
  40425c:	str	w3, [x1]
  404260:	str	w3, [x2]
  404264:	bl	401b60 <__errno_location@plt>
  404268:	mov	x22, x0
  40426c:	str	wzr, [x0]
  404270:	ldrsb	w0, [x19]
  404274:	cmp	w0, #0x3a
  404278:	b.eq	4042d4 <ferror@plt+0x26f4>  // b.none
  40427c:	mov	w2, #0xa                   	// #10
  404280:	add	x1, sp, #0x48
  404284:	mov	x0, x19
  404288:	bl	401a20 <strtol@plt>
  40428c:	str	w0, [x23]
  404290:	str	w0, [x20]
  404294:	ldr	w0, [x22]
  404298:	cbnz	w0, 4043b8 <ferror@plt+0x27d8>
  40429c:	ldr	x1, [sp, #72]
  4042a0:	cmp	x1, #0x0
  4042a4:	ccmp	x1, x19, #0x4, ne  // ne = any
  4042a8:	b.eq	4043cc <ferror@plt+0x27ec>  // b.none
  4042ac:	ldrsb	w2, [x1]
  4042b0:	cmp	w2, #0x3a
  4042b4:	b.eq	40431c <ferror@plt+0x273c>  // b.none
  4042b8:	cmp	w2, #0x2d
  4042bc:	b.eq	404338 <ferror@plt+0x2758>  // b.none
  4042c0:	ldp	x19, x20, [sp, #16]
  4042c4:	ldp	x21, x22, [sp, #32]
  4042c8:	ldr	x23, [sp, #48]
  4042cc:	ldp	x29, x30, [sp], #80
  4042d0:	ret
  4042d4:	add	x19, x19, #0x1
  4042d8:	mov	w2, #0xa                   	// #10
  4042dc:	add	x1, sp, #0x48
  4042e0:	mov	x0, x19
  4042e4:	bl	401a20 <strtol@plt>
  4042e8:	str	w0, [x20]
  4042ec:	ldr	w0, [x22]
  4042f0:	cbnz	w0, 404390 <ferror@plt+0x27b0>
  4042f4:	ldr	x0, [sp, #72]
  4042f8:	cbz	x0, 4043a4 <ferror@plt+0x27c4>
  4042fc:	ldrsb	w1, [x0]
  404300:	cmp	w1, #0x0
  404304:	ccmp	x0, x19, #0x4, eq  // eq = none
  404308:	csetm	w0, eq  // eq = none
  40430c:	ldp	x19, x20, [sp, #16]
  404310:	ldp	x21, x22, [sp, #32]
  404314:	ldr	x23, [sp, #48]
  404318:	b	4042cc <ferror@plt+0x26ec>
  40431c:	ldrsb	w2, [x1, #1]
  404320:	cbnz	w2, 404338 <ferror@plt+0x2758>
  404324:	str	w21, [x20]
  404328:	ldp	x19, x20, [sp, #16]
  40432c:	ldp	x21, x22, [sp, #32]
  404330:	ldr	x23, [sp, #48]
  404334:	b	4042cc <ferror@plt+0x26ec>
  404338:	add	x19, x1, #0x1
  40433c:	str	xzr, [sp, #72]
  404340:	str	wzr, [x22]
  404344:	mov	w2, #0xa                   	// #10
  404348:	add	x1, sp, #0x48
  40434c:	mov	x0, x19
  404350:	bl	401a20 <strtol@plt>
  404354:	str	w0, [x20]
  404358:	ldr	w0, [x22]
  40435c:	cbnz	w0, 4043e0 <ferror@plt+0x2800>
  404360:	ldr	x0, [sp, #72]
  404364:	cbz	x0, 4043f4 <ferror@plt+0x2814>
  404368:	ldrsb	w1, [x0]
  40436c:	cmp	w1, #0x0
  404370:	ccmp	x0, x19, #0x4, eq  // eq = none
  404374:	csetm	w0, eq  // eq = none
  404378:	ldp	x19, x20, [sp, #16]
  40437c:	ldp	x21, x22, [sp, #32]
  404380:	ldr	x23, [sp, #48]
  404384:	b	4042cc <ferror@plt+0x26ec>
  404388:	mov	w0, #0x0                   	// #0
  40438c:	b	4042cc <ferror@plt+0x26ec>
  404390:	mov	w0, #0xffffffff            	// #-1
  404394:	ldp	x19, x20, [sp, #16]
  404398:	ldp	x21, x22, [sp, #32]
  40439c:	ldr	x23, [sp, #48]
  4043a0:	b	4042cc <ferror@plt+0x26ec>
  4043a4:	mov	w0, #0xffffffff            	// #-1
  4043a8:	ldp	x19, x20, [sp, #16]
  4043ac:	ldp	x21, x22, [sp, #32]
  4043b0:	ldr	x23, [sp, #48]
  4043b4:	b	4042cc <ferror@plt+0x26ec>
  4043b8:	mov	w0, #0xffffffff            	// #-1
  4043bc:	ldp	x19, x20, [sp, #16]
  4043c0:	ldp	x21, x22, [sp, #32]
  4043c4:	ldr	x23, [sp, #48]
  4043c8:	b	4042cc <ferror@plt+0x26ec>
  4043cc:	mov	w0, #0xffffffff            	// #-1
  4043d0:	ldp	x19, x20, [sp, #16]
  4043d4:	ldp	x21, x22, [sp, #32]
  4043d8:	ldr	x23, [sp, #48]
  4043dc:	b	4042cc <ferror@plt+0x26ec>
  4043e0:	mov	w0, #0xffffffff            	// #-1
  4043e4:	ldp	x19, x20, [sp, #16]
  4043e8:	ldp	x21, x22, [sp, #32]
  4043ec:	ldr	x23, [sp, #48]
  4043f0:	b	4042cc <ferror@plt+0x26ec>
  4043f4:	mov	w0, #0xffffffff            	// #-1
  4043f8:	ldp	x19, x20, [sp, #16]
  4043fc:	ldp	x21, x22, [sp, #32]
  404400:	ldr	x23, [sp, #48]
  404404:	b	4042cc <ferror@plt+0x26ec>
  404408:	cmp	x0, #0x0
  40440c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404410:	b.eq	4044d8 <ferror@plt+0x28f8>  // b.none
  404414:	stp	x29, x30, [sp, #-80]!
  404418:	mov	x29, sp
  40441c:	stp	x19, x20, [sp, #16]
  404420:	stp	x21, x22, [sp, #32]
  404424:	stp	x23, x24, [sp, #48]
  404428:	mov	x20, x1
  40442c:	add	x24, sp, #0x40
  404430:	add	x23, sp, #0x48
  404434:	b	404464 <ferror@plt+0x2884>
  404438:	cmp	x19, #0x0
  40443c:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  404440:	ccmp	x21, x22, #0x0, ne  // ne = any
  404444:	b.ne	4044c0 <ferror@plt+0x28e0>  // b.any
  404448:	mov	x2, x21
  40444c:	mov	x1, x20
  404450:	mov	x0, x19
  404454:	bl	4018d0 <strncmp@plt>
  404458:	cbnz	w0, 4044c0 <ferror@plt+0x28e0>
  40445c:	add	x0, x19, x21
  404460:	add	x20, x20, x22
  404464:	mov	x1, x24
  404468:	bl	402ba8 <ferror@plt+0xfc8>
  40446c:	mov	x19, x0
  404470:	mov	x1, x23
  404474:	mov	x0, x20
  404478:	bl	402ba8 <ferror@plt+0xfc8>
  40447c:	mov	x20, x0
  404480:	ldr	x21, [sp, #64]
  404484:	ldr	x22, [sp, #72]
  404488:	adds	x0, x21, x22
  40448c:	b.eq	4044b8 <ferror@plt+0x28d8>  // b.none
  404490:	cmp	x0, #0x1
  404494:	b.ne	404438 <ferror@plt+0x2858>  // b.any
  404498:	cbz	x19, 4044a8 <ferror@plt+0x28c8>
  40449c:	ldrsb	w0, [x19]
  4044a0:	cmp	w0, #0x2f
  4044a4:	b.eq	4044b8 <ferror@plt+0x28d8>  // b.none
  4044a8:	cbz	x20, 4044c0 <ferror@plt+0x28e0>
  4044ac:	ldrsb	w0, [x20]
  4044b0:	cmp	w0, #0x2f
  4044b4:	b.ne	404438 <ferror@plt+0x2858>  // b.any
  4044b8:	mov	w0, #0x1                   	// #1
  4044bc:	b	4044c4 <ferror@plt+0x28e4>
  4044c0:	mov	w0, #0x0                   	// #0
  4044c4:	ldp	x19, x20, [sp, #16]
  4044c8:	ldp	x21, x22, [sp, #32]
  4044cc:	ldp	x23, x24, [sp, #48]
  4044d0:	ldp	x29, x30, [sp], #80
  4044d4:	ret
  4044d8:	mov	w0, #0x0                   	// #0
  4044dc:	ret
  4044e0:	stp	x29, x30, [sp, #-64]!
  4044e4:	mov	x29, sp
  4044e8:	stp	x19, x20, [sp, #16]
  4044ec:	mov	x19, x0
  4044f0:	orr	x0, x0, x1
  4044f4:	cbz	x0, 404578 <ferror@plt+0x2998>
  4044f8:	stp	x21, x22, [sp, #32]
  4044fc:	mov	x21, x1
  404500:	mov	x22, x2
  404504:	cbz	x19, 40458c <ferror@plt+0x29ac>
  404508:	cbz	x1, 4045a4 <ferror@plt+0x29c4>
  40450c:	stp	x23, x24, [sp, #48]
  404510:	mov	x0, x19
  404514:	bl	401780 <strlen@plt>
  404518:	mov	x23, x0
  40451c:	mvn	x0, x0
  404520:	mov	x20, #0x0                   	// #0
  404524:	cmp	x0, x22
  404528:	b.cc	4045b8 <ferror@plt+0x29d8>  // b.lo, b.ul, b.last
  40452c:	add	x24, x23, x22
  404530:	add	x0, x24, #0x1
  404534:	bl	4018a0 <malloc@plt>
  404538:	mov	x20, x0
  40453c:	cbz	x0, 4045c4 <ferror@plt+0x29e4>
  404540:	mov	x2, x23
  404544:	mov	x1, x19
  404548:	bl	401750 <memcpy@plt>
  40454c:	mov	x2, x22
  404550:	mov	x1, x21
  404554:	add	x0, x20, x23
  404558:	bl	401750 <memcpy@plt>
  40455c:	strb	wzr, [x20, x24]
  404560:	ldp	x21, x22, [sp, #32]
  404564:	ldp	x23, x24, [sp, #48]
  404568:	mov	x0, x20
  40456c:	ldp	x19, x20, [sp, #16]
  404570:	ldp	x29, x30, [sp], #64
  404574:	ret
  404578:	adrp	x0, 405000 <ferror@plt+0x3420>
  40457c:	add	x0, x0, #0x568
  404580:	bl	401980 <strdup@plt>
  404584:	mov	x20, x0
  404588:	b	404568 <ferror@plt+0x2988>
  40458c:	mov	x1, x2
  404590:	mov	x0, x21
  404594:	bl	401a70 <strndup@plt>
  404598:	mov	x20, x0
  40459c:	ldp	x21, x22, [sp, #32]
  4045a0:	b	404568 <ferror@plt+0x2988>
  4045a4:	mov	x0, x19
  4045a8:	bl	401980 <strdup@plt>
  4045ac:	mov	x20, x0
  4045b0:	ldp	x21, x22, [sp, #32]
  4045b4:	b	404568 <ferror@plt+0x2988>
  4045b8:	ldp	x21, x22, [sp, #32]
  4045bc:	ldp	x23, x24, [sp, #48]
  4045c0:	b	404568 <ferror@plt+0x2988>
  4045c4:	ldp	x21, x22, [sp, #32]
  4045c8:	ldp	x23, x24, [sp, #48]
  4045cc:	b	404568 <ferror@plt+0x2988>
  4045d0:	stp	x29, x30, [sp, #-32]!
  4045d4:	mov	x29, sp
  4045d8:	stp	x19, x20, [sp, #16]
  4045dc:	mov	x20, x0
  4045e0:	mov	x19, x1
  4045e4:	mov	x2, #0x0                   	// #0
  4045e8:	cbz	x1, 4045f8 <ferror@plt+0x2a18>
  4045ec:	mov	x0, x1
  4045f0:	bl	401780 <strlen@plt>
  4045f4:	mov	x2, x0
  4045f8:	mov	x1, x19
  4045fc:	mov	x0, x20
  404600:	bl	4044e0 <ferror@plt+0x2900>
  404604:	ldp	x19, x20, [sp, #16]
  404608:	ldp	x29, x30, [sp], #32
  40460c:	ret
  404610:	stp	x29, x30, [sp, #-288]!
  404614:	mov	x29, sp
  404618:	str	x19, [sp, #16]
  40461c:	mov	x19, x0
  404620:	str	x2, [sp, #240]
  404624:	str	x3, [sp, #248]
  404628:	str	x4, [sp, #256]
  40462c:	str	x5, [sp, #264]
  404630:	str	x6, [sp, #272]
  404634:	str	x7, [sp, #280]
  404638:	str	q0, [sp, #112]
  40463c:	str	q1, [sp, #128]
  404640:	str	q2, [sp, #144]
  404644:	str	q3, [sp, #160]
  404648:	str	q4, [sp, #176]
  40464c:	str	q5, [sp, #192]
  404650:	str	q6, [sp, #208]
  404654:	str	q7, [sp, #224]
  404658:	add	x0, sp, #0x120
  40465c:	str	x0, [sp, #80]
  404660:	str	x0, [sp, #88]
  404664:	add	x0, sp, #0xf0
  404668:	str	x0, [sp, #96]
  40466c:	mov	w0, #0xffffffd0            	// #-48
  404670:	str	w0, [sp, #104]
  404674:	mov	w0, #0xffffff80            	// #-128
  404678:	str	w0, [sp, #108]
  40467c:	ldp	x2, x3, [sp, #80]
  404680:	stp	x2, x3, [sp, #32]
  404684:	ldp	x2, x3, [sp, #96]
  404688:	stp	x2, x3, [sp, #48]
  40468c:	add	x2, sp, #0x20
  404690:	add	x0, sp, #0x48
  404694:	bl	401a60 <vasprintf@plt>
  404698:	tbnz	w0, #31, 4046c8 <ferror@plt+0x2ae8>
  40469c:	sxtw	x2, w0
  4046a0:	ldr	x1, [sp, #72]
  4046a4:	mov	x0, x19
  4046a8:	bl	4044e0 <ferror@plt+0x2900>
  4046ac:	mov	x19, x0
  4046b0:	ldr	x0, [sp, #72]
  4046b4:	bl	401a30 <free@plt>
  4046b8:	mov	x0, x19
  4046bc:	ldr	x19, [sp, #16]
  4046c0:	ldp	x29, x30, [sp], #288
  4046c4:	ret
  4046c8:	mov	x19, #0x0                   	// #0
  4046cc:	b	4046b8 <ferror@plt+0x2ad8>
  4046d0:	stp	x29, x30, [sp, #-80]!
  4046d4:	mov	x29, sp
  4046d8:	stp	x19, x20, [sp, #16]
  4046dc:	stp	x21, x22, [sp, #32]
  4046e0:	mov	x19, x0
  4046e4:	ldr	x21, [x0]
  4046e8:	ldrsb	w0, [x21]
  4046ec:	cbz	w0, 404820 <ferror@plt+0x2c40>
  4046f0:	stp	x23, x24, [sp, #48]
  4046f4:	mov	x24, x1
  4046f8:	mov	x22, x2
  4046fc:	mov	w23, w3
  404700:	mov	x1, x2
  404704:	mov	x0, x21
  404708:	bl	401a80 <strspn@plt>
  40470c:	add	x20, x21, x0
  404710:	ldrsb	w21, [x21, x0]
  404714:	cbz	w21, 40478c <ferror@plt+0x2bac>
  404718:	cbz	w23, 4047f0 <ferror@plt+0x2c10>
  40471c:	mov	w1, w21
  404720:	adrp	x0, 405000 <ferror@plt+0x3420>
  404724:	add	x0, x0, #0xa78
  404728:	bl	401a90 <strchr@plt>
  40472c:	cbz	x0, 4047ac <ferror@plt+0x2bcc>
  404730:	strb	w21, [sp, #72]
  404734:	strb	wzr, [sp, #73]
  404738:	add	x23, x20, #0x1
  40473c:	add	x1, sp, #0x48
  404740:	mov	x0, x23
  404744:	bl	402c1c <ferror@plt+0x103c>
  404748:	str	x0, [x24]
  40474c:	add	x1, x20, x0
  404750:	ldrsb	w1, [x1, #1]
  404754:	cmp	w1, #0x0
  404758:	ccmp	w21, w1, #0x0, ne  // ne = any
  40475c:	b.ne	40479c <ferror@plt+0x2bbc>  // b.any
  404760:	add	x0, x0, #0x2
  404764:	add	x21, x20, x0
  404768:	ldrsb	w1, [x20, x0]
  40476c:	cbz	w1, 40477c <ferror@plt+0x2b9c>
  404770:	mov	x0, x22
  404774:	bl	401a90 <strchr@plt>
  404778:	cbz	x0, 40479c <ferror@plt+0x2bbc>
  40477c:	str	x21, [x19]
  404780:	mov	x20, x23
  404784:	ldp	x23, x24, [sp, #48]
  404788:	b	40480c <ferror@plt+0x2c2c>
  40478c:	str	x20, [x19]
  404790:	mov	x20, #0x0                   	// #0
  404794:	ldp	x23, x24, [sp, #48]
  404798:	b	40480c <ferror@plt+0x2c2c>
  40479c:	str	x20, [x19]
  4047a0:	mov	x20, #0x0                   	// #0
  4047a4:	ldp	x23, x24, [sp, #48]
  4047a8:	b	40480c <ferror@plt+0x2c2c>
  4047ac:	mov	x1, x22
  4047b0:	mov	x0, x20
  4047b4:	bl	402c1c <ferror@plt+0x103c>
  4047b8:	str	x0, [x24]
  4047bc:	add	x21, x20, x0
  4047c0:	ldrsb	w1, [x20, x0]
  4047c4:	cbz	w1, 4047d4 <ferror@plt+0x2bf4>
  4047c8:	mov	x0, x22
  4047cc:	bl	401a90 <strchr@plt>
  4047d0:	cbz	x0, 4047e0 <ferror@plt+0x2c00>
  4047d4:	str	x21, [x19]
  4047d8:	ldp	x23, x24, [sp, #48]
  4047dc:	b	40480c <ferror@plt+0x2c2c>
  4047e0:	str	x20, [x19]
  4047e4:	mov	x20, x0
  4047e8:	ldp	x23, x24, [sp, #48]
  4047ec:	b	40480c <ferror@plt+0x2c2c>
  4047f0:	mov	x1, x22
  4047f4:	mov	x0, x20
  4047f8:	bl	401b30 <strcspn@plt>
  4047fc:	str	x0, [x24]
  404800:	add	x0, x20, x0
  404804:	str	x0, [x19]
  404808:	ldp	x23, x24, [sp, #48]
  40480c:	mov	x0, x20
  404810:	ldp	x19, x20, [sp, #16]
  404814:	ldp	x21, x22, [sp, #32]
  404818:	ldp	x29, x30, [sp], #80
  40481c:	ret
  404820:	mov	x20, #0x0                   	// #0
  404824:	b	40480c <ferror@plt+0x2c2c>
  404828:	stp	x29, x30, [sp, #-32]!
  40482c:	mov	x29, sp
  404830:	str	x19, [sp, #16]
  404834:	mov	x19, x0
  404838:	mov	x0, x19
  40483c:	bl	401910 <fgetc@plt>
  404840:	cmn	w0, #0x1
  404844:	b.eq	404858 <ferror@plt+0x2c78>  // b.none
  404848:	cmp	w0, #0xa
  40484c:	b.ne	404838 <ferror@plt+0x2c58>  // b.any
  404850:	mov	w0, #0x0                   	// #0
  404854:	b	40485c <ferror@plt+0x2c7c>
  404858:	mov	w0, #0x1                   	// #1
  40485c:	ldr	x19, [sp, #16]
  404860:	ldp	x29, x30, [sp], #32
  404864:	ret
  404868:	stp	x29, x30, [sp, #-48]!
  40486c:	mov	x29, sp
  404870:	bl	401b70 <getenv@plt>
  404874:	cbz	x0, 4048e8 <ferror@plt+0x2d08>
  404878:	stp	x19, x20, [sp, #16]
  40487c:	mov	x19, x0
  404880:	str	xzr, [sp, #40]
  404884:	bl	401b60 <__errno_location@plt>
  404888:	mov	x20, x0
  40488c:	str	wzr, [x0]
  404890:	mov	w2, #0xa                   	// #10
  404894:	add	x1, sp, #0x28
  404898:	mov	x0, x19
  40489c:	bl	401a20 <strtol@plt>
  4048a0:	ldr	w1, [x20]
  4048a4:	cbnz	w1, 4048dc <ferror@plt+0x2cfc>
  4048a8:	ldr	x1, [sp, #40]
  4048ac:	cbz	x1, 4048dc <ferror@plt+0x2cfc>
  4048b0:	ldrsb	w2, [x1]
  4048b4:	cmp	w2, #0x0
  4048b8:	ccmp	x1, x19, #0x0, eq  // eq = none
  4048bc:	b.ls	4048dc <ferror@plt+0x2cfc>  // b.plast
  4048c0:	sub	x2, x0, #0x1
  4048c4:	mov	x1, #0x7ffffffe            	// #2147483646
  4048c8:	cmp	x2, x1
  4048cc:	b.hi	4048dc <ferror@plt+0x2cfc>  // b.pmore
  4048d0:	ldp	x19, x20, [sp, #16]
  4048d4:	ldp	x29, x30, [sp], #48
  4048d8:	ret
  4048dc:	mov	w0, #0xffffffff            	// #-1
  4048e0:	ldp	x19, x20, [sp, #16]
  4048e4:	b	4048d4 <ferror@plt+0x2cf4>
  4048e8:	mov	w0, #0xffffffff            	// #-1
  4048ec:	b	4048d4 <ferror@plt+0x2cf4>
  4048f0:	stp	x29, x30, [sp, #-64]!
  4048f4:	mov	x29, sp
  4048f8:	stp	x19, x20, [sp, #16]
  4048fc:	str	x21, [sp, #32]
  404900:	mov	x19, x0
  404904:	mov	x20, x1
  404908:	add	x2, sp, #0x38
  40490c:	mov	x1, #0x5413                	// #21523
  404910:	mov	w0, #0x1                   	// #1
  404914:	bl	401bb0 <ioctl@plt>
  404918:	cbnz	w0, 404968 <ferror@plt+0x2d88>
  40491c:	ldrh	w0, [sp, #58]
  404920:	ldrh	w21, [sp, #56]
  404924:	cbz	x19, 404930 <ferror@plt+0x2d50>
  404928:	cbz	w0, 404958 <ferror@plt+0x2d78>
  40492c:	str	w0, [x19]
  404930:	cbz	x20, 404940 <ferror@plt+0x2d60>
  404934:	cmp	w21, #0x0
  404938:	b.le	404970 <ferror@plt+0x2d90>
  40493c:	str	w21, [x20]
  404940:	mov	w0, #0x0                   	// #0
  404944:	ldp	x19, x20, [sp, #16]
  404948:	ldr	x21, [sp, #32]
  40494c:	ldp	x29, x30, [sp], #64
  404950:	ret
  404954:	mov	w21, #0x0                   	// #0
  404958:	adrp	x0, 405000 <ferror@plt+0x3420>
  40495c:	add	x0, x0, #0xa80
  404960:	bl	404868 <ferror@plt+0x2c88>
  404964:	b	40492c <ferror@plt+0x2d4c>
  404968:	cbnz	x19, 404954 <ferror@plt+0x2d74>
  40496c:	cbz	x20, 404940 <ferror@plt+0x2d60>
  404970:	adrp	x0, 405000 <ferror@plt+0x3420>
  404974:	add	x0, x0, #0xa88
  404978:	bl	404868 <ferror@plt+0x2c88>
  40497c:	mov	w21, w0
  404980:	b	40493c <ferror@plt+0x2d5c>
  404984:	stp	x29, x30, [sp, #-48]!
  404988:	mov	x29, sp
  40498c:	str	x19, [sp, #16]
  404990:	mov	w19, w0
  404994:	str	wzr, [sp, #44]
  404998:	mov	x1, #0x0                   	// #0
  40499c:	add	x0, sp, #0x2c
  4049a0:	bl	4048f0 <ferror@plt+0x2d10>
  4049a4:	ldr	w0, [sp, #44]
  4049a8:	cmp	w0, #0x0
  4049ac:	csel	w0, w0, w19, gt
  4049b0:	ldr	x19, [sp, #16]
  4049b4:	ldp	x29, x30, [sp], #48
  4049b8:	ret
  4049bc:	stp	x29, x30, [sp, #-16]!
  4049c0:	mov	x29, sp
  4049c4:	mov	w0, #0x0                   	// #0
  4049c8:	bl	401af0 <isatty@plt>
  4049cc:	mov	w1, #0x0                   	// #0
  4049d0:	cbz	w0, 4049e0 <ferror@plt+0x2e00>
  4049d4:	mov	w0, w1
  4049d8:	ldp	x29, x30, [sp], #16
  4049dc:	ret
  4049e0:	mov	w0, #0x1                   	// #1
  4049e4:	bl	401af0 <isatty@plt>
  4049e8:	mov	w1, #0x1                   	// #1
  4049ec:	cbnz	w0, 4049d4 <ferror@plt+0x2df4>
  4049f0:	mov	w0, #0x2                   	// #2
  4049f4:	bl	401af0 <isatty@plt>
  4049f8:	cmp	w0, #0x0
  4049fc:	mov	w1, #0xffffffea            	// #-22
  404a00:	mov	w0, #0x2                   	// #2
  404a04:	csel	w1, w1, w0, eq  // eq = none
  404a08:	b	4049d4 <ferror@plt+0x2df4>
  404a0c:	stp	x29, x30, [sp, #-48]!
  404a10:	mov	x29, sp
  404a14:	stp	x19, x20, [sp, #16]
  404a18:	stp	x21, x22, [sp, #32]
  404a1c:	mov	x22, x0
  404a20:	mov	x19, x1
  404a24:	mov	x21, x2
  404a28:	cbz	x1, 404a30 <ferror@plt+0x2e50>
  404a2c:	str	xzr, [x1]
  404a30:	cbz	x22, 404a38 <ferror@plt+0x2e58>
  404a34:	str	xzr, [x22]
  404a38:	cbz	x21, 404a40 <ferror@plt+0x2e60>
  404a3c:	str	xzr, [x21]
  404a40:	bl	4049bc <ferror@plt+0x2ddc>
  404a44:	tbnz	w0, #31, 404acc <ferror@plt+0x2eec>
  404a48:	bl	4017f0 <ttyname@plt>
  404a4c:	mov	x20, x0
  404a50:	cbz	x0, 404adc <ferror@plt+0x2efc>
  404a54:	cbz	x22, 404a5c <ferror@plt+0x2e7c>
  404a58:	str	x0, [x22]
  404a5c:	orr	x1, x19, x21
  404a60:	mov	w0, #0x0                   	// #0
  404a64:	cbz	x1, 404acc <ferror@plt+0x2eec>
  404a68:	mov	x2, #0x5                   	// #5
  404a6c:	adrp	x1, 405000 <ferror@plt+0x3420>
  404a70:	add	x1, x1, #0xa90
  404a74:	mov	x0, x20
  404a78:	bl	4018d0 <strncmp@plt>
  404a7c:	add	x1, x20, #0x5
  404a80:	cmp	w0, #0x0
  404a84:	csel	x20, x1, x20, eq  // eq = none
  404a88:	cbz	x19, 404a90 <ferror@plt+0x2eb0>
  404a8c:	str	x20, [x19]
  404a90:	mov	w0, #0x0                   	// #0
  404a94:	cbnz	x21, 404aa0 <ferror@plt+0x2ec0>
  404a98:	b	404acc <ferror@plt+0x2eec>
  404a9c:	add	x20, x20, #0x1
  404aa0:	ldrsb	w19, [x20]
  404aa4:	cbz	w19, 404ac8 <ferror@plt+0x2ee8>
  404aa8:	bl	401a10 <__ctype_b_loc@plt>
  404aac:	sxtb	x19, w19
  404ab0:	ldr	x0, [x0]
  404ab4:	ldrh	w0, [x0, x19, lsl #1]
  404ab8:	tbz	w0, #11, 404a9c <ferror@plt+0x2ebc>
  404abc:	str	x20, [x21]
  404ac0:	mov	w0, #0x0                   	// #0
  404ac4:	b	404acc <ferror@plt+0x2eec>
  404ac8:	mov	w0, #0x0                   	// #0
  404acc:	ldp	x19, x20, [sp, #16]
  404ad0:	ldp	x21, x22, [sp, #32]
  404ad4:	ldp	x29, x30, [sp], #48
  404ad8:	ret
  404adc:	mov	w0, #0xffffffff            	// #-1
  404ae0:	b	404acc <ferror@plt+0x2eec>
  404ae4:	stp	x29, x30, [sp, #-32]!
  404ae8:	mov	x29, sp
  404aec:	str	x19, [sp, #16]
  404af0:	mov	x19, x0
  404af4:	adrp	x0, 405000 <ferror@plt+0x3420>
  404af8:	add	x0, x0, #0xa98
  404afc:	bl	401b70 <getenv@plt>
  404b00:	str	x0, [x19]
  404b04:	cmp	x0, #0x0
  404b08:	mov	w0, #0xffffffea            	// #-22
  404b0c:	csel	w0, w0, wzr, ne  // ne = any
  404b10:	ldr	x19, [sp, #16]
  404b14:	ldp	x29, x30, [sp], #32
  404b18:	ret
  404b1c:	stp	x29, x30, [sp, #-80]!
  404b20:	mov	x29, sp
  404b24:	stp	x19, x20, [sp, #16]
  404b28:	stp	x21, x22, [sp, #32]
  404b2c:	mov	x20, x0
  404b30:	mov	x2, #0x3                   	// #3
  404b34:	adrp	x1, 405000 <ferror@plt+0x3420>
  404b38:	add	x1, x1, #0xaa0
  404b3c:	bl	401a40 <strncasecmp@plt>
  404b40:	add	x1, x20, #0x3
  404b44:	cmp	w0, #0x0
  404b48:	csel	x20, x1, x20, eq  // eq = none
  404b4c:	mov	x2, #0x2                   	// #2
  404b50:	adrp	x1, 405000 <ferror@plt+0x3420>
  404b54:	add	x1, x1, #0xaa8
  404b58:	mov	x0, x20
  404b5c:	bl	401a40 <strncasecmp@plt>
  404b60:	mov	x19, #0x0                   	// #0
  404b64:	adrp	x21, 417000 <ferror@plt+0x15420>
  404b68:	add	x21, x21, #0xbd8
  404b6c:	cbz	w0, 404b98 <ferror@plt+0x2fb8>
  404b70:	lsl	x2, x19, #4
  404b74:	mov	x1, x20
  404b78:	ldr	x0, [x21, x2]
  404b7c:	bl	401960 <strcasecmp@plt>
  404b80:	cbz	w0, 404cac <ferror@plt+0x30cc>
  404b84:	add	x19, x19, #0x1
  404b88:	cmp	x19, #0x22
  404b8c:	b.ne	404b70 <ferror@plt+0x2f90>  // b.any
  404b90:	mov	w19, #0xffffffff            	// #-1
  404b94:	b	404cbc <ferror@plt+0x30dc>
  404b98:	str	x23, [sp, #48]
  404b9c:	mov	w22, w0
  404ba0:	add	x21, x20, #0x2
  404ba4:	str	xzr, [sp, #72]
  404ba8:	mov	x2, #0x4                   	// #4
  404bac:	adrp	x1, 405000 <ferror@plt+0x3420>
  404bb0:	add	x1, x1, #0xab0
  404bb4:	mov	x0, x21
  404bb8:	bl	401a40 <strncasecmp@plt>
  404bbc:	mov	w23, w0
  404bc0:	cbnz	w0, 404c48 <ferror@plt+0x3068>
  404bc4:	add	x21, x20, #0x6
  404bc8:	bl	401a10 <__ctype_b_loc@plt>
  404bcc:	ldrsb	x1, [x21]
  404bd0:	ldr	x0, [x0]
  404bd4:	ldrh	w0, [x0, x1, lsl #1]
  404bd8:	tbz	w0, #11, 404c7c <ferror@plt+0x309c>
  404bdc:	bl	401b60 <__errno_location@plt>
  404be0:	mov	x20, x0
  404be4:	str	wzr, [x0]
  404be8:	mov	w2, #0xa                   	// #10
  404bec:	add	x1, sp, #0x48
  404bf0:	mov	x0, x21
  404bf4:	bl	401a20 <strtol@plt>
  404bf8:	mov	x19, x0
  404bfc:	ldr	x0, [sp, #72]
  404c00:	cmp	x0, #0x0
  404c04:	ccmp	x21, x0, #0x4, ne  // ne = any
  404c08:	b.eq	404c88 <ferror@plt+0x30a8>  // b.none
  404c0c:	ldr	w0, [x20]
  404c10:	cmp	w0, #0x0
  404c14:	ccmp	w19, #0x0, #0x1, eq  // eq = none
  404c18:	b.lt	404c94 <ferror@plt+0x30b4>  // b.tstop
  404c1c:	cbz	w23, 404c70 <ferror@plt+0x3090>
  404c20:	bl	4017d0 <__libc_current_sigrtmax@plt>
  404c24:	sub	w19, w0, w19
  404c28:	bl	4018f0 <__libc_current_sigrtmin@plt>
  404c2c:	cmp	w0, w19
  404c30:	b.gt	404ca0 <ferror@plt+0x30c0>
  404c34:	bl	4017d0 <__libc_current_sigrtmax@plt>
  404c38:	cmp	w19, w0
  404c3c:	csinv	w19, w19, wzr, le
  404c40:	ldr	x23, [sp, #48]
  404c44:	b	404cbc <ferror@plt+0x30dc>
  404c48:	mov	x2, #0x4                   	// #4
  404c4c:	adrp	x1, 405000 <ferror@plt+0x3420>
  404c50:	add	x1, x1, #0xab8
  404c54:	mov	x0, x21
  404c58:	bl	401a40 <strncasecmp@plt>
  404c5c:	mov	w23, w22
  404c60:	cbnz	w0, 404bc8 <ferror@plt+0x2fe8>
  404c64:	add	x21, x20, #0x6
  404c68:	mov	w23, #0x1                   	// #1
  404c6c:	b	404bc8 <ferror@plt+0x2fe8>
  404c70:	bl	4018f0 <__libc_current_sigrtmin@plt>
  404c74:	add	w19, w0, w19
  404c78:	b	404c28 <ferror@plt+0x3048>
  404c7c:	mov	w19, #0xffffffff            	// #-1
  404c80:	ldr	x23, [sp, #48]
  404c84:	b	404cbc <ferror@plt+0x30dc>
  404c88:	mov	w19, #0xffffffff            	// #-1
  404c8c:	ldr	x23, [sp, #48]
  404c90:	b	404cbc <ferror@plt+0x30dc>
  404c94:	mov	w19, #0xffffffff            	// #-1
  404c98:	ldr	x23, [sp, #48]
  404c9c:	b	404cbc <ferror@plt+0x30dc>
  404ca0:	mov	w19, #0xffffffff            	// #-1
  404ca4:	ldr	x23, [sp, #48]
  404ca8:	b	404cbc <ferror@plt+0x30dc>
  404cac:	adrp	x0, 417000 <ferror@plt+0x15420>
  404cb0:	add	x0, x0, #0xbd8
  404cb4:	add	x19, x0, x19, lsl #4
  404cb8:	ldr	w19, [x19, #8]
  404cbc:	mov	w0, w19
  404cc0:	ldp	x19, x20, [sp, #16]
  404cc4:	ldp	x21, x22, [sp, #32]
  404cc8:	ldp	x29, x30, [sp], #80
  404ccc:	ret
  404cd0:	mov	x1, #0x0                   	// #0
  404cd4:	adrp	x3, 417000 <ferror@plt+0x15420>
  404cd8:	add	x3, x3, #0xbd8
  404cdc:	add	x2, x3, x1, lsl #4
  404ce0:	ldr	w2, [x2, #8]
  404ce4:	cmp	w2, w0
  404ce8:	b.eq	404d00 <ferror@plt+0x3120>  // b.none
  404cec:	add	x1, x1, #0x1
  404cf0:	cmp	x1, #0x22
  404cf4:	b.ne	404cdc <ferror@plt+0x30fc>  // b.any
  404cf8:	mov	x0, #0x0                   	// #0
  404cfc:	b	404d10 <ferror@plt+0x3130>
  404d00:	lsl	x1, x1, #4
  404d04:	adrp	x0, 417000 <ferror@plt+0x15420>
  404d08:	add	x0, x0, #0xbd8
  404d0c:	ldr	x0, [x0, x1]
  404d10:	ret
  404d14:	mov	x3, x0
  404d18:	cmp	x0, #0x21
  404d1c:	b.hi	404d5c <ferror@plt+0x317c>  // b.pmore
  404d20:	cbz	x1, 404d38 <ferror@plt+0x3158>
  404d24:	lsl	x0, x0, #4
  404d28:	adrp	x4, 417000 <ferror@plt+0x15420>
  404d2c:	add	x4, x4, #0xbd8
  404d30:	ldr	x0, [x4, x0]
  404d34:	str	x0, [x1]
  404d38:	mov	w0, #0x0                   	// #0
  404d3c:	cbz	x2, 404d58 <ferror@plt+0x3178>
  404d40:	adrp	x0, 417000 <ferror@plt+0x15420>
  404d44:	add	x0, x0, #0xbd8
  404d48:	add	x3, x0, x3, lsl #4
  404d4c:	ldr	w0, [x3, #8]
  404d50:	str	w0, [x2]
  404d54:	mov	w0, #0x0                   	// #0
  404d58:	ret
  404d5c:	mov	w0, #0xffffffff            	// #-1
  404d60:	b	404d58 <ferror@plt+0x3178>
  404d64:	mov	x12, #0x2060                	// #8288
  404d68:	sub	sp, sp, x12
  404d6c:	stp	x29, x30, [sp]
  404d70:	mov	x29, sp
  404d74:	stp	x19, x20, [sp, #16]
  404d78:	add	x19, sp, #0x60
  404d7c:	mov	x4, x1
  404d80:	mov	w3, w0
  404d84:	adrp	x2, 405000 <ferror@plt+0x3420>
  404d88:	add	x2, x2, #0xbc8
  404d8c:	mov	x1, #0x2000                	// #8192
  404d90:	mov	x0, x19
  404d94:	bl	401860 <snprintf@plt>
  404d98:	mov	w1, #0x0                   	// #0
  404d9c:	mov	x0, x19
  404da0:	bl	4018b0 <open@plt>
  404da4:	mov	x19, #0x0                   	// #0
  404da8:	tbnz	w0, #31, 404eb8 <ferror@plt+0x32d8>
  404dac:	stp	x21, x22, [sp, #32]
  404db0:	stp	x23, x24, [sp, #48]
  404db4:	str	x25, [sp, #64]
  404db8:	mov	w21, w0
  404dbc:	add	x20, sp, #0x60
  404dc0:	mov	x19, #0x2000                	// #8192
  404dc4:	mov	x2, x19
  404dc8:	mov	w1, #0x0                   	// #0
  404dcc:	mov	x0, x20
  404dd0:	bl	401920 <memset@plt>
  404dd4:	mov	x22, #0x0                   	// #0
  404dd8:	mov	w23, #0x0                   	// #0
  404ddc:	mov	x25, #0xb280                	// #45696
  404de0:	movk	x25, #0xee6, lsl #16
  404de4:	add	x24, sp, #0x50
  404de8:	b	404e48 <ferror@plt+0x3268>
  404dec:	tbz	x0, #63, 404e0c <ferror@plt+0x322c>
  404df0:	bl	401b60 <__errno_location@plt>
  404df4:	ldr	w0, [x0]
  404df8:	cmp	w0, #0xb
  404dfc:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  404e00:	b.ne	404e0c <ferror@plt+0x322c>  // b.any
  404e04:	cmp	w23, #0x4
  404e08:	b.le	404e2c <ferror@plt+0x324c>
  404e0c:	mov	x19, #0x0                   	// #0
  404e10:	cbz	x22, 404ea4 <ferror@plt+0x32c4>
  404e14:	cmp	x22, #0x0
  404e18:	b.le	404ed0 <ferror@plt+0x32f0>
  404e1c:	add	x1, sp, #0x60
  404e20:	add	x3, x22, x1
  404e24:	mov	w0, #0x20                  	// #32
  404e28:	b	404e80 <ferror@plt+0x32a0>
  404e2c:	add	w23, w23, #0x1
  404e30:	str	xzr, [sp, #80]
  404e34:	str	x25, [sp, #88]
  404e38:	mov	x1, #0x0                   	// #0
  404e3c:	mov	x0, x24
  404e40:	bl	401a50 <nanosleep@plt>
  404e44:	cbz	x19, 404e14 <ferror@plt+0x3234>
  404e48:	mov	x2, x19
  404e4c:	mov	x1, x20
  404e50:	mov	w0, w21
  404e54:	bl	401ae0 <read@plt>
  404e58:	cmp	x0, #0x0
  404e5c:	b.le	404dec <ferror@plt+0x320c>
  404e60:	sub	x19, x19, x0
  404e64:	add	x20, x20, x0
  404e68:	add	x22, x22, x0
  404e6c:	mov	w23, #0x0                   	// #0
  404e70:	b	404e44 <ferror@plt+0x3264>
  404e74:	add	x1, x1, #0x1
  404e78:	cmp	x1, x3
  404e7c:	b.eq	404e90 <ferror@plt+0x32b0>  // b.none
  404e80:	ldrsb	w2, [x1]
  404e84:	cbnz	w2, 404e74 <ferror@plt+0x3294>
  404e88:	strb	w0, [x1]
  404e8c:	b	404e74 <ferror@plt+0x3294>
  404e90:	add	x0, sp, #0x5f
  404e94:	strb	wzr, [x0, x22]
  404e98:	add	x0, sp, #0x60
  404e9c:	bl	401980 <strdup@plt>
  404ea0:	mov	x19, x0
  404ea4:	mov	w0, w21
  404ea8:	bl	4019a0 <close@plt>
  404eac:	ldp	x21, x22, [sp, #32]
  404eb0:	ldp	x23, x24, [sp, #48]
  404eb4:	ldr	x25, [sp, #64]
  404eb8:	mov	x0, x19
  404ebc:	ldp	x19, x20, [sp, #16]
  404ec0:	ldp	x29, x30, [sp]
  404ec4:	mov	x12, #0x2060                	// #8288
  404ec8:	add	sp, sp, x12
  404ecc:	ret
  404ed0:	mov	x19, #0x0                   	// #0
  404ed4:	b	404ea4 <ferror@plt+0x32c4>
  404ed8:	mov	x12, #0x1020                	// #4128
  404edc:	sub	sp, sp, x12
  404ee0:	stp	x29, x30, [sp]
  404ee4:	mov	x29, sp
  404ee8:	str	x19, [sp, #16]
  404eec:	mov	w2, w0
  404ef0:	adrp	x1, 405000 <ferror@plt+0x3420>
  404ef4:	add	x1, x1, #0xbd8
  404ef8:	add	x0, sp, #0x20
  404efc:	bl	401800 <sprintf@plt>
  404f00:	mov	x0, #0x8                   	// #8
  404f04:	bl	4018a0 <malloc@plt>
  404f08:	mov	x19, x0
  404f0c:	cbz	x0, 404f38 <ferror@plt+0x3358>
  404f10:	add	x0, sp, #0x20
  404f14:	bl	401820 <opendir@plt>
  404f18:	str	x0, [x19]
  404f1c:	cbz	x0, 404f38 <ferror@plt+0x3358>
  404f20:	mov	x0, x19
  404f24:	ldr	x19, [sp, #16]
  404f28:	ldp	x29, x30, [sp]
  404f2c:	mov	x12, #0x1020                	// #4128
  404f30:	add	sp, sp, x12
  404f34:	ret
  404f38:	mov	x0, x19
  404f3c:	bl	401a30 <free@plt>
  404f40:	mov	x19, #0x0                   	// #0
  404f44:	b	404f20 <ferror@plt+0x3340>
  404f48:	stp	x29, x30, [sp, #-32]!
  404f4c:	mov	x29, sp
  404f50:	str	x19, [sp, #16]
  404f54:	mov	x19, x0
  404f58:	cbz	x0, 404f68 <ferror@plt+0x3388>
  404f5c:	ldr	x0, [x0]
  404f60:	cbz	x0, 404f68 <ferror@plt+0x3388>
  404f64:	bl	401990 <closedir@plt>
  404f68:	mov	x0, x19
  404f6c:	bl	401a30 <free@plt>
  404f70:	ldr	x19, [sp, #16]
  404f74:	ldp	x29, x30, [sp], #32
  404f78:	ret
  404f7c:	cmp	x0, #0x0
  404f80:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404f84:	b.eq	40505c <ferror@plt+0x347c>  // b.none
  404f88:	stp	x29, x30, [sp, #-80]!
  404f8c:	mov	x29, sp
  404f90:	stp	x19, x20, [sp, #16]
  404f94:	stp	x21, x22, [sp, #32]
  404f98:	stp	x23, x24, [sp, #48]
  404f9c:	mov	x21, x0
  404fa0:	mov	x20, x1
  404fa4:	str	wzr, [x1]
  404fa8:	bl	401b60 <__errno_location@plt>
  404fac:	mov	x22, x0
  404fb0:	str	wzr, [x0]
  404fb4:	add	x24, sp, #0x48
  404fb8:	mov	w23, #0xa                   	// #10
  404fbc:	b	404fec <ferror@plt+0x340c>
  404fc0:	ldr	w1, [x22]
  404fc4:	mov	w0, #0x1                   	// #1
  404fc8:	cmp	w1, #0x0
  404fcc:	cneg	w0, w0, ne  // ne = any
  404fd0:	ldp	x19, x20, [sp, #16]
  404fd4:	ldp	x21, x22, [sp, #32]
  404fd8:	ldp	x23, x24, [sp, #48]
  404fdc:	ldp	x29, x30, [sp], #80
  404fe0:	ret
  404fe4:	ldr	w0, [x20]
  404fe8:	cbnz	w0, 405054 <ferror@plt+0x3474>
  404fec:	ldr	x0, [x21]
  404ff0:	bl	401970 <readdir@plt>
  404ff4:	mov	x19, x0
  404ff8:	cbz	x0, 404fc0 <ferror@plt+0x33e0>
  404ffc:	bl	401a10 <__ctype_b_loc@plt>
  405000:	ldrb	w1, [x19, #19]
  405004:	ldr	x2, [x0]
  405008:	ldrh	w2, [x2, x1, lsl #1]
  40500c:	tbz	w2, #11, 404fe4 <ferror@plt+0x3404>
  405010:	str	wzr, [x22]
  405014:	add	x19, x19, #0x13
  405018:	mov	w2, w23
  40501c:	mov	x1, x24
  405020:	mov	x0, x19
  405024:	bl	401a20 <strtol@plt>
  405028:	str	w0, [x20]
  40502c:	ldr	w0, [x22]
  405030:	cbnz	w0, 405064 <ferror@plt+0x3484>
  405034:	ldr	x0, [sp, #72]
  405038:	cmp	x19, x0
  40503c:	b.eq	40506c <ferror@plt+0x348c>  // b.none
  405040:	cbz	x0, 404fe4 <ferror@plt+0x3404>
  405044:	ldrsb	w0, [x0]
  405048:	cbz	w0, 404fe4 <ferror@plt+0x3404>
  40504c:	mov	w0, #0xffffffff            	// #-1
  405050:	b	404fd0 <ferror@plt+0x33f0>
  405054:	mov	w0, #0x0                   	// #0
  405058:	b	404fd0 <ferror@plt+0x33f0>
  40505c:	mov	w0, #0xffffffea            	// #-22
  405060:	ret
  405064:	mov	w0, #0xffffffff            	// #-1
  405068:	b	404fd0 <ferror@plt+0x33f0>
  40506c:	mov	w0, #0xffffffff            	// #-1
  405070:	b	404fd0 <ferror@plt+0x33f0>
  405074:	stp	x29, x30, [sp, #-16]!
  405078:	mov	x29, sp
  40507c:	adrp	x1, 405000 <ferror@plt+0x3420>
  405080:	add	x1, x1, #0xbe8
  405084:	bl	404d64 <ferror@plt+0x3184>
  405088:	ldp	x29, x30, [sp], #16
  40508c:	ret
  405090:	stp	x29, x30, [sp, #-16]!
  405094:	mov	x29, sp
  405098:	adrp	x1, 405000 <ferror@plt+0x3420>
  40509c:	add	x1, x1, #0xbf0
  4050a0:	bl	404d64 <ferror@plt+0x3184>
  4050a4:	ldp	x29, x30, [sp], #16
  4050a8:	ret
  4050ac:	stp	x29, x30, [sp, #-32]!
  4050b0:	mov	x29, sp
  4050b4:	str	x19, [sp, #16]
  4050b8:	mov	x1, #0x18                  	// #24
  4050bc:	mov	x0, #0x1                   	// #1
  4050c0:	bl	401950 <calloc@plt>
  4050c4:	mov	x19, x0
  4050c8:	cbz	x0, 4050f0 <ferror@plt+0x3510>
  4050cc:	adrp	x0, 405000 <ferror@plt+0x3420>
  4050d0:	add	x0, x0, #0xbf8
  4050d4:	bl	401820 <opendir@plt>
  4050d8:	str	x0, [x19]
  4050dc:	cbz	x0, 4050f0 <ferror@plt+0x3510>
  4050e0:	mov	x0, x19
  4050e4:	ldr	x19, [sp, #16]
  4050e8:	ldp	x29, x30, [sp], #32
  4050ec:	ret
  4050f0:	mov	x0, x19
  4050f4:	bl	401a30 <free@plt>
  4050f8:	mov	x19, #0x0                   	// #0
  4050fc:	b	4050e0 <ferror@plt+0x3500>
  405100:	stp	x29, x30, [sp, #-32]!
  405104:	mov	x29, sp
  405108:	str	x19, [sp, #16]
  40510c:	mov	x19, x0
  405110:	cbz	x0, 405120 <ferror@plt+0x3540>
  405114:	ldr	x0, [x0]
  405118:	cbz	x0, 405120 <ferror@plt+0x3540>
  40511c:	bl	401990 <closedir@plt>
  405120:	mov	x0, x19
  405124:	bl	401a30 <free@plt>
  405128:	ldr	x19, [sp, #16]
  40512c:	ldp	x29, x30, [sp], #32
  405130:	ret
  405134:	str	x1, [x0, #8]
  405138:	cmp	x1, #0x0
  40513c:	cset	w2, ne  // ne = any
  405140:	ldrb	w1, [x0, #20]
  405144:	bfxil	w1, w2, #0, #1
  405148:	strb	w1, [x0, #20]
  40514c:	ret
  405150:	str	w1, [x0, #16]
  405154:	ldrb	w1, [x0, #20]
  405158:	orr	w1, w1, #0x2
  40515c:	strb	w1, [x0, #20]
  405160:	ret
  405164:	cmp	x0, #0x0
  405168:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  40516c:	b.eq	40533c <ferror@plt+0x375c>  // b.none
  405170:	mov	x12, #0x2160                	// #8544
  405174:	sub	sp, sp, x12
  405178:	stp	x29, x30, [sp]
  40517c:	mov	x29, sp
  405180:	stp	x19, x20, [sp, #16]
  405184:	stp	x21, x22, [sp, #32]
  405188:	stp	x23, x24, [sp, #48]
  40518c:	stp	x25, x26, [sp, #64]
  405190:	mov	x20, x0
  405194:	mov	x25, x1
  405198:	str	wzr, [x1]
  40519c:	bl	401b60 <__errno_location@plt>
  4051a0:	mov	x23, x0
  4051a4:	adrp	x24, 405000 <ferror@plt+0x3420>
  4051a8:	add	x24, x24, #0xc00
  4051ac:	add	x22, sp, #0x160
  4051b0:	adrp	x26, 405000 <ferror@plt+0x3420>
  4051b4:	add	x26, x26, #0xc08
  4051b8:	str	wzr, [x23]
  4051bc:	ldr	x0, [x20]
  4051c0:	bl	401970 <readdir@plt>
  4051c4:	mov	x19, x0
  4051c8:	cbz	x0, 4052e0 <ferror@plt+0x3700>
  4051cc:	bl	401a10 <__ctype_b_loc@plt>
  4051d0:	ldrb	w1, [x19, #19]
  4051d4:	ldr	x0, [x0]
  4051d8:	ldrh	w0, [x0, x1, lsl #1]
  4051dc:	tbz	w0, #11, 4051b8 <ferror@plt+0x35d8>
  4051e0:	ldrb	w0, [x20, #20]
  4051e4:	tbnz	w0, #1, 4052f4 <ferror@plt+0x3714>
  4051e8:	ldrb	w0, [x20, #20]
  4051ec:	tbz	w0, #0, 40527c <ferror@plt+0x369c>
  4051f0:	add	x3, x19, #0x13
  4051f4:	mov	x2, x24
  4051f8:	mov	x1, #0x2000                	// #8192
  4051fc:	mov	x0, x22
  405200:	bl	401860 <snprintf@plt>
  405204:	ldr	x0, [x20]
  405208:	bl	401ac0 <dirfd@plt>
  40520c:	mov	w2, #0x80000               	// #524288
  405210:	mov	x1, x22
  405214:	bl	401b40 <openat@plt>
  405218:	tbnz	w0, #31, 4051b8 <ferror@plt+0x35d8>
  40521c:	mov	x1, x26
  405220:	bl	401930 <fdopen@plt>
  405224:	mov	x21, x0
  405228:	cbz	x0, 4051b8 <ferror@plt+0x35d8>
  40522c:	mov	x2, x0
  405230:	mov	w1, #0x2000                	// #8192
  405234:	mov	x0, x22
  405238:	bl	401b90 <fgets@plt>
  40523c:	str	x0, [sp, #88]
  405240:	mov	x0, x21
  405244:	bl	401890 <fclose@plt>
  405248:	ldr	x0, [sp, #88]
  40524c:	cbz	x0, 4051b8 <ferror@plt+0x35d8>
  405250:	add	x2, sp, #0x60
  405254:	adrp	x1, 405000 <ferror@plt+0x3420>
  405258:	add	x1, x1, #0xc10
  40525c:	mov	x0, x22
  405260:	bl	401b10 <__isoc99_sscanf@plt>
  405264:	cmp	w0, #0x1
  405268:	b.ne	4051b8 <ferror@plt+0x35d8>  // b.any
  40526c:	ldr	x1, [x20, #8]
  405270:	add	x0, sp, #0x60
  405274:	bl	4019f0 <strcmp@plt>
  405278:	cbnz	w0, 4051b8 <ferror@plt+0x35d8>
  40527c:	str	xzr, [sp, #88]
  405280:	str	wzr, [x23]
  405284:	add	x19, x19, #0x13
  405288:	mov	w2, #0xa                   	// #10
  40528c:	add	x1, sp, #0x58
  405290:	mov	x0, x19
  405294:	bl	401a20 <strtol@plt>
  405298:	str	w0, [x25]
  40529c:	ldr	w0, [x23]
  4052a0:	cbnz	w0, 40532c <ferror@plt+0x374c>
  4052a4:	ldr	x1, [sp, #88]
  4052a8:	cmp	x19, x1
  4052ac:	b.eq	405334 <ferror@plt+0x3754>  // b.none
  4052b0:	cbz	x1, 4052c0 <ferror@plt+0x36e0>
  4052b4:	ldrsb	w0, [x1]
  4052b8:	cmp	w0, #0x0
  4052bc:	csetm	w0, ne  // ne = any
  4052c0:	ldp	x19, x20, [sp, #16]
  4052c4:	ldp	x21, x22, [sp, #32]
  4052c8:	ldp	x23, x24, [sp, #48]
  4052cc:	ldp	x25, x26, [sp, #64]
  4052d0:	ldp	x29, x30, [sp]
  4052d4:	mov	x12, #0x2160                	// #8544
  4052d8:	add	sp, sp, x12
  4052dc:	ret
  4052e0:	ldr	w1, [x23]
  4052e4:	mov	w0, #0x1                   	// #1
  4052e8:	cmp	w1, #0x0
  4052ec:	cneg	w0, w0, ne  // ne = any
  4052f0:	b	4052c0 <ferror@plt+0x36e0>
  4052f4:	ldr	x0, [x20]
  4052f8:	bl	401ac0 <dirfd@plt>
  4052fc:	mov	w4, #0x0                   	// #0
  405300:	mov	x3, x22
  405304:	add	x2, x19, #0x13
  405308:	mov	w1, w0
  40530c:	mov	w0, #0x0                   	// #0
  405310:	bl	401bd0 <__fxstatat@plt>
  405314:	cbnz	w0, 4051b8 <ferror@plt+0x35d8>
  405318:	ldr	w1, [x20, #16]
  40531c:	ldr	w0, [sp, #376]
  405320:	cmp	w1, w0
  405324:	b.eq	4051e8 <ferror@plt+0x3608>  // b.none
  405328:	b	4051b8 <ferror@plt+0x35d8>
  40532c:	neg	w0, w0
  405330:	b	4052c0 <ferror@plt+0x36e0>
  405334:	mov	w0, #0xffffffff            	// #-1
  405338:	b	4052c0 <ferror@plt+0x36e0>
  40533c:	mov	w0, #0xffffffea            	// #-22
  405340:	ret
  405344:	nop
  405348:	stp	x29, x30, [sp, #-64]!
  40534c:	mov	x29, sp
  405350:	stp	x19, x20, [sp, #16]
  405354:	adrp	x20, 417000 <ferror@plt+0x15420>
  405358:	add	x20, x20, #0xbd0
  40535c:	stp	x21, x22, [sp, #32]
  405360:	adrp	x21, 417000 <ferror@plt+0x15420>
  405364:	add	x21, x21, #0xbc8
  405368:	sub	x20, x20, x21
  40536c:	mov	w22, w0
  405370:	stp	x23, x24, [sp, #48]
  405374:	mov	x23, x1
  405378:	mov	x24, x2
  40537c:	bl	401718 <memcpy@plt-0x38>
  405380:	cmp	xzr, x20, asr #3
  405384:	b.eq	4053b0 <ferror@plt+0x37d0>  // b.none
  405388:	asr	x20, x20, #3
  40538c:	mov	x19, #0x0                   	// #0
  405390:	ldr	x3, [x21, x19, lsl #3]
  405394:	mov	x2, x24
  405398:	add	x19, x19, #0x1
  40539c:	mov	x1, x23
  4053a0:	mov	w0, w22
  4053a4:	blr	x3
  4053a8:	cmp	x20, x19
  4053ac:	b.ne	405390 <ferror@plt+0x37b0>  // b.any
  4053b0:	ldp	x19, x20, [sp, #16]
  4053b4:	ldp	x21, x22, [sp, #32]
  4053b8:	ldp	x23, x24, [sp, #48]
  4053bc:	ldp	x29, x30, [sp], #64
  4053c0:	ret
  4053c4:	nop
  4053c8:	ret
  4053cc:	nop
  4053d0:	adrp	x2, 418000 <ferror@plt+0x16420>
  4053d4:	mov	x1, #0x0                   	// #0
  4053d8:	ldr	x2, [x2, #600]
  4053dc:	b	401830 <__cxa_atexit@plt>

Disassembly of section .fini:

00000000004053e0 <.fini>:
  4053e0:	stp	x29, x30, [sp, #-16]!
  4053e4:	mov	x29, sp
  4053e8:	ldp	x29, x30, [sp], #16
  4053ec:	ret
