{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621710146392 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621710146397 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 22 21:02:26 2021 " "Processing started: Sat May 22 21:02:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621710146397 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621710146397 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Calculadora -c Calculadora " "Command: quartus_map --read_settings_files=on --write_settings_files=off Calculadora -c Calculadora" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621710146397 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621710146694 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621710146694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd16x2_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd16x2_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd16x2_ctrl-rtl " "Found design unit 1: lcd16x2_ctrl-rtl" {  } { { "lcd16x2_ctrl.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/lcd16x2_ctrl.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621710155302 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd16x2_ctrl " "Found entity 1: lcd16x2_ctrl" {  } { { "lcd16x2_ctrl.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/lcd16x2_ctrl.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621710155302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621710155302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keytoascii.vhd 3 1 " "Found 3 design units, including 1 entities, in source file keytoascii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KeyToASCII-arch " "Found design unit 1: KeyToASCII-arch" {  } { { "KeyToASCII.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/KeyToASCII.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621710155303 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 KeyToASCII_package " "Found design unit 2: KeyToASCII_package" {  } { { "KeyToASCII.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/KeyToASCII.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621710155303 ""} { "Info" "ISGN_ENTITY_NAME" "1 KeyToASCII " "Found entity 1: KeyToASCII" {  } { { "KeyToASCII.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/KeyToASCII.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621710155303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621710155303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_in.vhd 3 1 " "Found 3 design units, including 1 entities, in source file keyboard_in.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard_in-arch " "Found design unit 1: keyboard_in-arch" {  } { { "keyboard_in.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/keyboard_in.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621710155304 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 keyboard_in_package " "Found design unit 2: keyboard_in_package" {  } { { "keyboard_in.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/keyboard_in.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621710155304 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard_in " "Found entity 1: keyboard_in" {  } { { "keyboard_in.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/keyboard_in.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621710155304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621710155304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 3 1 " "Found 3 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-behavioral " "Found design unit 1: clk_div-behavioral" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/clk_div.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621710155306 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 clk_div_package " "Found design unit 2: clk_div_package" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/clk_div.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621710155306 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/clk_div.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621710155306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621710155306 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "€ calcu_main_tb.vhd(62) " "VHDL syntax error at calcu_main_tb.vhd(62) near text €" {  } { { "calcu_main_tb.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/calcu_main_tb.vhd" 62 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621710155307 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"€\";  expecting \";\" calcu_main_tb.vhd(62) " "VHDL syntax error at calcu_main_tb.vhd(62) near text \"€\";  expecting \";\"" {  } { { "calcu_main_tb.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/calcu_main_tb.vhd" 62 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621710155307 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "™ calcu_main_tb.vhd(62) " "VHDL syntax error at calcu_main_tb.vhd(62) near text ™" {  } { { "calcu_main_tb.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/calcu_main_tb.vhd" 62 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621710155307 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "€ calcu_main_tb.vhd(65) " "VHDL syntax error at calcu_main_tb.vhd(65) near text €" {  } { { "calcu_main_tb.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/calcu_main_tb.vhd" 65 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621710155307 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"€\";  expecting \";\" calcu_main_tb.vhd(65) " "VHDL syntax error at calcu_main_tb.vhd(65) near text \"€\";  expecting \";\"" {  } { { "calcu_main_tb.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/calcu_main_tb.vhd" 65 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621710155307 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "™ calcu_main_tb.vhd(65) " "VHDL syntax error at calcu_main_tb.vhd(65) near text ™" {  } { { "calcu_main_tb.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/calcu_main_tb.vhd" 65 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621710155308 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "€ calcu_main_tb.vhd(67) " "VHDL syntax error at calcu_main_tb.vhd(67) near text €" {  } { { "calcu_main_tb.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/calcu_main_tb.vhd" 67 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621710155308 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"€\";  expecting \";\" calcu_main_tb.vhd(67) " "VHDL syntax error at calcu_main_tb.vhd(67) near text \"€\";  expecting \";\"" {  } { { "calcu_main_tb.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/calcu_main_tb.vhd" 67 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621710155308 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "™ calcu_main_tb.vhd(67) " "VHDL syntax error at calcu_main_tb.vhd(67) near text ™" {  } { { "calcu_main_tb.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/calcu_main_tb.vhd" 67 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621710155308 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "€ calcu_main_tb.vhd(70) " "VHDL syntax error at calcu_main_tb.vhd(70) near text €" {  } { { "calcu_main_tb.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/calcu_main_tb.vhd" 70 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621710155308 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"€\";  expecting \";\" calcu_main_tb.vhd(70) " "VHDL syntax error at calcu_main_tb.vhd(70) near text \"€\";  expecting \";\"" {  } { { "calcu_main_tb.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/calcu_main_tb.vhd" 70 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621710155308 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "™ calcu_main_tb.vhd(70) " "VHDL syntax error at calcu_main_tb.vhd(70) near text ™" {  } { { "calcu_main_tb.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/calcu_main_tb.vhd" 70 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621710155308 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "€ calcu_main_tb.vhd(73) " "VHDL syntax error at calcu_main_tb.vhd(73) near text €" {  } { { "calcu_main_tb.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/calcu_main_tb.vhd" 73 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621710155308 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"€\";  expecting \";\" calcu_main_tb.vhd(73) " "VHDL syntax error at calcu_main_tb.vhd(73) near text \"€\";  expecting \";\"" {  } { { "calcu_main_tb.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/calcu_main_tb.vhd" 73 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621710155308 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "™ calcu_main_tb.vhd(73) " "VHDL syntax error at calcu_main_tb.vhd(73) near text ™" {  } { { "calcu_main_tb.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/calcu_main_tb.vhd" 73 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621710155308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calcu_main_tb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file calcu_main_tb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621710155308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calcu_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calcu_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calcu_main-behavior " "Found design unit 1: calcu_main-behavior" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/calcu_main.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621710155310 ""} { "Info" "ISGN_ENTITY_NAME" "1 calcu_main " "Found entity 1: calcu_main" {  } { { "calcu_main.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/calcu_main.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621710155310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621710155310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/subtractor4b.vhd 3 1 " "Found 3 design units, including 1 entities, in source file alu/subtractor4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor4b-main " "Found design unit 1: subtractor4b-main" {  } { { "ALU/subtractor4b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/ALU/subtractor4b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621710155312 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 subtractor4b_package " "Found design unit 2: subtractor4b_package" {  } { { "ALU/subtractor4b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/ALU/subtractor4b.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621710155312 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor4b " "Found entity 1: subtractor4b" {  } { { "ALU/subtractor4b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/ALU/subtractor4b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621710155312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621710155312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/multiplier4b.vhd 3 1 " "Found 3 design units, including 1 entities, in source file alu/multiplier4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplier4b-main " "Found design unit 1: multiplier4b-main" {  } { { "ALU/multiplier4b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/ALU/multiplier4b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621710155314 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 multiplier4b_package " "Found design unit 2: multiplier4b_package" {  } { { "ALU/multiplier4b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/ALU/multiplier4b.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621710155314 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplier4b " "Found entity 1: multiplier4b" {  } { { "ALU/multiplier4b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/ALU/multiplier4b.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621710155314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621710155314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/halfsubtractor.vhd 3 1 " "Found 3 design units, including 1 entities, in source file alu/halfsubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfsubtractor-main " "Found design unit 1: halfsubtractor-main" {  } { { "ALU/halfsubtractor.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/ALU/halfsubtractor.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621710155316 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 halfsubtractor_package " "Found design unit 2: halfsubtractor_package" {  } { { "ALU/halfsubtractor.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/ALU/halfsubtractor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621710155316 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfsubtractor " "Found entity 1: halfsubtractor" {  } { { "ALU/halfsubtractor.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/ALU/halfsubtractor.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621710155316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621710155316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/halfadder.vhd 3 1 " "Found 3 design units, including 1 entities, in source file alu/halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfadder-main " "Found design unit 1: halfadder-main" {  } { { "ALU/halfadder.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/ALU/halfadder.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621710155318 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 halfadder_package " "Found design unit 2: halfadder_package" {  } { { "ALU/halfadder.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/ALU/halfadder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621710155318 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfadder " "Found entity 1: halfadder" {  } { { "ALU/halfadder.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/ALU/halfadder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621710155318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621710155318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/fullsubtractor.vhd 3 1 " "Found 3 design units, including 1 entities, in source file alu/fullsubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullsubtractor-main " "Found design unit 1: fullsubtractor-main" {  } { { "ALU/fullsubtractor.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/ALU/fullsubtractor.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621710155319 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fullsubtractor_package " "Found design unit 2: fullsubtractor_package" {  } { { "ALU/fullsubtractor.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/ALU/fullsubtractor.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621710155319 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullsubtractor " "Found entity 1: fullsubtractor" {  } { { "ALU/fullsubtractor.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/ALU/fullsubtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621710155319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621710155319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/fulladder.vhd 3 1 " "Found 3 design units, including 1 entities, in source file alu/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-main " "Found design unit 1: fulladder-main" {  } { { "ALU/fulladder.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/ALU/fulladder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621710155321 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fulladder_package " "Found design unit 2: fulladder_package" {  } { { "ALU/fulladder.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/ALU/fulladder.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621710155321 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "ALU/fulladder.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/ALU/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621710155321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621710155321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/comparator4b.vhd 3 1 " "Found 3 design units, including 1 entities, in source file alu/comparator4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator4b-main " "Found design unit 1: comparator4b-main" {  } { { "ALU/comparator4b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/ALU/comparator4b.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621710155323 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 comparator4b_package " "Found design unit 2: comparator4b_package" {  } { { "ALU/comparator4b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/ALU/comparator4b.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621710155323 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator4b " "Found entity 1: comparator4b" {  } { { "ALU/comparator4b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/ALU/comparator4b.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621710155323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621710155323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.vhd 3 1 " "Found 3 design units, including 1 entities, in source file alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-main " "Found design unit 1: alu-main" {  } { { "ALU/alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/ALU/alu.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621710155325 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alu_package " "Found design unit 2: alu_package" {  } { { "ALU/alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/ALU/alu.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621710155325 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU/alu.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/ALU/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621710155325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621710155325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/adder4b.vhd 3 1 " "Found 3 design units, including 1 entities, in source file alu/adder4b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder4b-main " "Found design unit 1: adder4b-main" {  } { { "ALU/adder4b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/ALU/adder4b.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621710155326 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 adder4b_package " "Found design unit 2: adder4b_package" {  } { { "ALU/adder4b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/ALU/adder4b.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621710155326 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder4b " "Found entity 1: adder4b" {  } { { "ALU/adder4b.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_Cyclone_IV/Calculadora_v9/ALU/adder4b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621710155326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621710155326 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 15 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 15 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621710155418 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 22 21:02:35 2021 " "Processing ended: Sat May 22 21:02:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621710155418 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621710155418 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621710155418 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621710155418 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 17 s 1  " "Quartus Prime Full Compilation was unsuccessful. 17 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621710156051 ""}
