irun(64): 15.10-s014: (c) Copyright 1995-2016 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.10-s014: Started on Jun 14, 2018 at 19:27:07 IDT
irun
	-f PreDecoder_2_4_tb.f
		PreDecoder_2_4_tb.v
		../../verilog_modules/PreDecoder_2_4/PreDecoder_2_4.v
		-v /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/verilog/sc12_cln65lp_base_rvt.v
		-v /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/verilog/sc12_cln65lp_base_rvt_udp.v
	-debug
	-nospecify
file: PreDecoder_2_4_tb.v
            in = 2'd10;
                     |
ncvlog: *W,INTOVF (PreDecoder_2_4_tb.v,24|21): bit overflow during conversion from text [2.5(IEEE)] (2 bits).
	module worklib.PreDecoder_2_4_tb:v
		errors: 0, warnings: 1
file: ../../verilog_modules/PreDecoder_2_4/PreDecoder_2_4.v
	module worklib.PreDecoder_2_4:v
		errors: 0, warnings: 0
file: /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/verilog/sc12_cln65lp_base_rvt.v
	module sc12_cln65lp_base_rvt.INV_X1B_A12TR:v
		errors: 0, warnings: 0
	module sc12_cln65lp_base_rvt.NAND2_X1A_A12TR:v
		errors: 0, warnings: 0
ncvlog: *W,LIBNOU: Library "/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp/sc12_base_rvt/r0p0/verilog/sc12_cln65lp_base_rvt_udp.v" given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
		Caching library 'sc12_cln65lp_base_rvt' ....... Done
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		PreDecoder_2_4_tb
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.PreDecoder_2_4_tb:v <0x37515115>
			streams:   3, words:  5144
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 8       4
		Primitives:              6       2
		Registers:               1       1
		Expanded wires:          2       1
		Initial blocks:          1       1
		Pseudo assignments:      1       1
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.PreDecoder_2_4_tb:v
Loading snapshot worklib.PreDecoder_2_4_tb:v .................... Done
ncsim> source /opt/cadence/INCISIV/151/tools/inca/files/ncsimrc
ncsim> run
		time:	in	out
                   0:	00	1110
                   1:	01	1101
                   2:	10	1011
                   3:	11	0111
Simulation complete via $finish(1) at time 7 NS + 0
./PreDecoder_2_4_tb.v:28 			#4 $finish;			
ncsim> exit
TOOL:	irun(64)	15.10-s014: Exiting on Jun 14, 2018 at 19:27:08 IDT  (total: 00:00:01)
