// Seed: 1475647781
module module_0 #(
    parameter id_8 = 32'd18,
    parameter id_9 = 32'd45
) ();
  tri0 id_1;
  always id_1 = 1;
  id_2 :
  assert property (@(posedge id_2) 1'h0)
  else;
  reg id_3;
  assign id_2 = id_1 - 1;
  wire id_4;
  wire id_5;
  reg  id_6;
  assign id_3 = id_6;
  wire id_7;
  always
  fork
    @(posedge 1) begin
      id_3 <= 1;
    end
  join
  defparam id_8.id_9 = (1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_8;
  module_0();
endmodule
