search URL:,https://patents.google.com/?q=%28inventor:%22Ashok+Raj%22+assignee:%22Intel+Corporation%22%29&num=100
id,title,assignee,inventor/author,priority date,filing/creation date,publication date,grant date,result link,representative figure link
EP-3899719-B1,Process address space identifier virtualization using hardware paging hint ,INTEL Corporation,"Kun TIAN, Sanjay Kumar, Ashok Raj, Yi Liu, Rajesh M. SANKARAN, Philip R. Lantz",2018-12-21,2018-12-21,2025-02-26,2025-02-26,https://patents.google.com/patent/EP3899719B1/en,https://patentimages.storage.googleapis.com/48/58/b2/ee268cbe159a46/imgf0001.png
US-12326818-B2,Unified address translation for virtualization of input/output devices ,Intel Corporation,"Utkarsh Y. Kakaiya, Sanjay Kumar, Rajesh M. Sankaran, Philip R. Lantz, Ashok Raj, Kun Tian",2017-12-29,2024-06-17,2025-06-10,2025-06-10,https://patents.google.com/patent/US12326818B2/en,https://patentimages.storage.googleapis.com/dc/45/5a/766afdf0e2e290/US12326818-20250610-D00000.png
US-11068339-B2,"Read from memory instructions, processors, methods, and systems, that do not take exception on defective data ",Intel Corporation,"Ashok Raj, Ron Gabor, Hisham Shafi, Sergiu Ghetie, Mohan J. Kumar, Theodros Yigzaw, Sarathy Jayakumar, Neeraj S. Upasani",2016-07-02,2019-05-20,2021-07-20,2021-07-20,https://patents.google.com/patent/US11068339B2/en,https://patentimages.storage.googleapis.com/6e/32/87/09d0f3cfe396fc/US11068339-20210720-D00000.png
DE-112019000693-T5,"SYSTEM, DEVICE AND METHOD FOR PROVIDING HARDWARE FEEDBACK INFORMATION IN A PROCESSOR ",Intel Corporation,"Vedvyas Shanbhogue, Avinash N. Ananthakrishnan, Eugene Gorbatov, Russell Fenger, Ashok Raj, Kameswar Subramaniam",2018-03-27,2019-02-28,2020-10-22,,https://patents.google.com/patent/DE112019000693T5/en,https://patentimages.storage.googleapis.com/10/e6/39/e77f591a0c7f6c/DE112019000693T5_0001.png
US-2015186231-A1,Allocating Machine Check Architecture Banks ,"William G. Auld, Ashok Raj, Malini K. Bhandaru","William G. Auld, Ashok Raj, Malini K. Bhandaru",2013-12-27,2013-12-27,2015-07-02,,https://patents.google.com/patent/US20150186231A1/en,https://patentimages.storage.googleapis.com/79/4e/18/0b3b6b44921dac/US20150186231A1-20150702-D00000.png
WO-2017209879-A1,Enabling error status and reporting in machine check architecture ,Intel Corporation,"Ashok Raj, Theodros Yigzaw",2016-05-31,2017-05-01,2017-12-07,,https://patents.google.com/patent/WO2017209879A1/en,
US-2016092220-A1,Instruction and Logic for Machine Check Interrupt Management ,Intel Corporation,"Ashok Raj, Mohan J. Kumar",2014-09-26,2014-09-26,2016-03-31,,https://patents.google.com/patent/US20160092220A1/en,https://patentimages.storage.googleapis.com/51/3c/9b/4deb73db8b490a/US20160092220A1-20160331-D00000.png
US-7194540-B2,Mechanism for allowing multiple entities on the same host to handle messages of same service class in a cluster ,Intel Corporation,"Anil Aggarwal, Oscar P. Pinto, Ashok Raj, Bruce M. Schlobohm, Rajesh R. Shah",2001-09-28,2001-09-28,2007-03-20,2007-03-20,https://patents.google.com/patent/US7194540B2/en,https://patentimages.storage.googleapis.com/47/86/4b/a74a99f1fd2bcb/US07194540-20070320-D00000.png
US-7039922-B1,Cluster with multiple paths between hosts and I/O controllers ,Intel Corporation,"Rajesh R. Shah, Ashok Raj",1999-11-29,1999-11-29,2006-05-02,2006-05-02,https://patents.google.com/patent/US7039922B1/en,https://patentimages.storage.googleapis.com/f5/d9/68/835eefd44fb51d/US7039922-drawings-page-3.png
