{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670372873270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670372873283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 19:27:53 2022 " "Processing started: Tue Dec 06 19:27:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670372873283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670372873283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670372873283 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670372874265 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670372874265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode7seg-arch " "Found design unit 1: decode7seg-arch" {  } { { "decode7seg.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/decode7seg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670372885084 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode7seg " "Found entity 1: decode7seg" {  } { { "decode7seg.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/decode7seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670372885084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670372885084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-async_read " "Found design unit 1: register_file-async_read" {  } { { "register_file.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/register_file.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670372885092 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/register_file.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670372885092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670372885092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEMORY-arch " "Found design unit 1: MEMORY-arch" {  } { { "MEMORY.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/MEMORY.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670372885099 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEMORY " "Found entity 1: MEMORY" {  } { { "MEMORY.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/MEMORY.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670372885099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670372885099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arch " "Found design unit 1: reg-arch" {  } { { "reg.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/reg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670372885107 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/reg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670372885107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670372885107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-arch " "Found design unit 1: ALU-arch" {  } { { "ALU.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/ALU.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670372885114 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670372885114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670372885114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_lib.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mips_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_LIB " "Found design unit 1: MIPS_LIB" {  } { { "MIPS_LIB.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/MIPS_LIB.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670372885121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670372885121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-arch " "Found design unit 1: Datapath-arch" {  } { { "Datapath.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/Datapath.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670372885128 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/Datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670372885128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670372885128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-arch " "Found design unit 1: Controller-arch" {  } { { "Controller.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/Controller.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670372885135 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/Controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670372885135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670372885135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-STR " "Found design unit 1: top_level-STR" {  } { { "top_level.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/top_level.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670372885143 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/top_level.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670372885143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670372885143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUControl-arch " "Found design unit 1: ALUControl-arch" {  } { { "ALUControl.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/ALUControl.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670372885151 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUControl " "Found entity 1: ALUControl" {  } { { "ALUControl.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/ALUControl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670372885151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670372885151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller_TB-TB " "Found design unit 1: Controller_TB-TB" {  } { { "Controller_TB.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/Controller_TB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670372885159 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller_TB " "Found entity 1: Controller_TB" {  } { { "Controller_TB.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/Controller_TB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670372885159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670372885159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_TB-TB " "Found design unit 1: ALU_TB-TB" {  } { { "ALU_TB.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/ALU_TB.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670372885166 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_TB " "Found entity 1: ALU_TB" {  } { { "ALU_TB.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/ALU_TB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670372885166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670372885166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_ram2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_ram2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_ram2-SYN " "Found design unit 1: mips_ram2-SYN" {  } { { "MIPS_RAM2.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/MIPS_RAM2.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670372885173 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_RAM2 " "Found entity 1: MIPS_RAM2" {  } { { "MIPS_RAM2.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/MIPS_RAM2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670372885173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670372885173 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670372886208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:U_Datapath " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:U_Datapath\"" {  } { { "top_level.vhd" "U_Datapath" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/top_level.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670372886212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg Datapath:U_Datapath\|reg:U_Program_Counter " "Elaborating entity \"reg\" for hierarchy \"Datapath:U_Datapath\|reg:U_Program_Counter\"" {  } { { "Datapath.vhd" "U_Program_Counter" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/Datapath.vhd" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670372886216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMORY Datapath:U_Datapath\|MEMORY:U_MIPS_MEM " "Elaborating entity \"MEMORY\" for hierarchy \"Datapath:U_Datapath\|MEMORY:U_MIPS_MEM\"" {  } { { "Datapath.vhd" "U_MIPS_MEM" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/Datapath.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670372886220 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "read_sel MEMORY.vhd(118) " "VHDL Process Statement warning at MEMORY.vhd(118): signal \"read_sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MEMORY.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/MEMORY.vhd" 118 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1670372886222 "|top_level|Datapath:U_Datapath|MEMORY:U_MIPS_MEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPS_RAM2 Datapath:U_Datapath\|MEMORY:U_MIPS_MEM\|MIPS_RAM2:U_RAM " "Elaborating entity \"MIPS_RAM2\" for hierarchy \"Datapath:U_Datapath\|MEMORY:U_MIPS_MEM\|MIPS_RAM2:U_RAM\"" {  } { { "MEMORY.vhd" "U_RAM" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/MEMORY.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670372886234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Datapath:U_Datapath\|MEMORY:U_MIPS_MEM\|MIPS_RAM2:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Datapath:U_Datapath\|MEMORY:U_MIPS_MEM\|MIPS_RAM2:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "MIPS_RAM2.vhd" "altsyncram_component" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/MIPS_RAM2.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670372886348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:U_Datapath\|MEMORY:U_MIPS_MEM\|MIPS_RAM2:U_RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Datapath:U_Datapath\|MEMORY:U_MIPS_MEM\|MIPS_RAM2:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "MIPS_RAM2.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/MIPS_RAM2.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670372886385 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:U_Datapath\|MEMORY:U_MIPS_MEM\|MIPS_RAM2:U_RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"Datapath:U_Datapath\|MEMORY:U_MIPS_MEM\|MIPS_RAM2:U_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file GCD.mif " "Parameter \"init_file\" = \"GCD.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372886385 ""}  } { { "MIPS_RAM2.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/MIPS_RAM2.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670372886385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f2r3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f2r3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f2r3 " "Found entity 1: altsyncram_f2r3" {  } { { "db/altsyncram_f2r3.tdf" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/db/altsyncram_f2r3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670372886464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670372886464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f2r3 Datapath:U_Datapath\|MEMORY:U_MIPS_MEM\|MIPS_RAM2:U_RAM\|altsyncram:altsyncram_component\|altsyncram_f2r3:auto_generated " "Elaborating entity \"altsyncram_f2r3\" for hierarchy \"Datapath:U_Datapath\|MEMORY:U_MIPS_MEM\|MIPS_RAM2:U_RAM\|altsyncram:altsyncram_component\|altsyncram_f2r3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670372886467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file Datapath:U_Datapath\|register_file:U_RegisterFile " "Elaborating entity \"register_file\" for hierarchy \"Datapath:U_Datapath\|register_file:U_RegisterFile\"" {  } { { "Datapath.vhd" "U_RegisterFile" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/Datapath.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670372886488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControl Datapath:U_Datapath\|ALUControl:U_ALUControl " "Elaborating entity \"ALUControl\" for hierarchy \"Datapath:U_Datapath\|ALUControl:U_ALUControl\"" {  } { { "Datapath.vhd" "U_ALUControl" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/Datapath.vhd" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670372886501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath:U_Datapath\|ALU:U_ALU " "Elaborating entity \"ALU\" for hierarchy \"Datapath:U_Datapath\|ALU:U_ALU\"" {  } { { "Datapath.vhd" "U_ALU" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/Datapath.vhd" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670372886506 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflow ALU.vhd(24) " "Verilog HDL or VHDL warning at ALU.vhd(24): object \"overflow\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/ALU.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1670372886510 "|top_level|Datapath:U_Datapath|ALU:U_ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:U_Controller " "Elaborating entity \"Controller\" for hierarchy \"Controller:U_Controller\"" {  } { { "top_level.vhd" "U_Controller" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/top_level.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670372886518 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "postDelay Controller.vhd(197) " "VHDL Process Statement warning at Controller.vhd(197): inferring latch(es) for signal or variable \"postDelay\", which holds its previous value in one or more paths through the process" {  } { { "Controller.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/Controller.vhd" 197 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1670372886519 "|top_level|Controller:U_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postDelay.HALTED Controller.vhd(197) " "Inferred latch for \"postDelay.HALTED\" at Controller.vhd(197)" {  } { { "Controller.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/Controller.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670372886519 "|top_level|Controller:U_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postDelay.ITYPE Controller.vhd(197) " "Inferred latch for \"postDelay.ITYPE\" at Controller.vhd(197)" {  } { { "Controller.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/Controller.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670372886519 "|top_level|Controller:U_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postDelay.RTYPE Controller.vhd(197) " "Inferred latch for \"postDelay.RTYPE\" at Controller.vhd(197)" {  } { { "Controller.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/Controller.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670372886519 "|top_level|Controller:U_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postDelay.LINK Controller.vhd(197) " "Inferred latch for \"postDelay.LINK\" at Controller.vhd(197)" {  } { { "Controller.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/Controller.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670372886520 "|top_level|Controller:U_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postDelay.JUMP Controller.vhd(197) " "Inferred latch for \"postDelay.JUMP\" at Controller.vhd(197)" {  } { { "Controller.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/Controller.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670372886520 "|top_level|Controller:U_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postDelay.BRANCHCOMP Controller.vhd(197) " "Inferred latch for \"postDelay.BRANCHCOMP\" at Controller.vhd(197)" {  } { { "Controller.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/Controller.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670372886520 "|top_level|Controller:U_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postDelay.BRANCHADD Controller.vhd(197) " "Inferred latch for \"postDelay.BRANCHADD\" at Controller.vhd(197)" {  } { { "Controller.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/Controller.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670372886520 "|top_level|Controller:U_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postDelay.EXECUTEI Controller.vhd(197) " "Inferred latch for \"postDelay.EXECUTEI\" at Controller.vhd(197)" {  } { { "Controller.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/Controller.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670372886520 "|top_level|Controller:U_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postDelay.EXECUTER Controller.vhd(197) " "Inferred latch for \"postDelay.EXECUTER\" at Controller.vhd(197)" {  } { { "Controller.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/Controller.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670372886520 "|top_level|Controller:U_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postDelay.STORE Controller.vhd(197) " "Inferred latch for \"postDelay.STORE\" at Controller.vhd(197)" {  } { { "Controller.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/Controller.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670372886520 "|top_level|Controller:U_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postDelay.ReadComplete Controller.vhd(197) " "Inferred latch for \"postDelay.ReadComplete\" at Controller.vhd(197)" {  } { { "Controller.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/Controller.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670372886520 "|top_level|Controller:U_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postDelay.LOAD Controller.vhd(197) " "Inferred latch for \"postDelay.LOAD\" at Controller.vhd(197)" {  } { { "Controller.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/Controller.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670372886520 "|top_level|Controller:U_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postDelay.AddrComp Controller.vhd(197) " "Inferred latch for \"postDelay.AddrComp\" at Controller.vhd(197)" {  } { { "Controller.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/Controller.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670372886520 "|top_level|Controller:U_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postDelay.DECODE Controller.vhd(197) " "Inferred latch for \"postDelay.DECODE\" at Controller.vhd(197)" {  } { { "Controller.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/Controller.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670372886520 "|top_level|Controller:U_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postDelay.FETCH2 Controller.vhd(197) " "Inferred latch for \"postDelay.FETCH2\" at Controller.vhd(197)" {  } { { "Controller.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/Controller.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670372886520 "|top_level|Controller:U_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postDelay.DELAY Controller.vhd(197) " "Inferred latch for \"postDelay.DELAY\" at Controller.vhd(197)" {  } { { "Controller.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/Controller.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670372886520 "|top_level|Controller:U_Controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postDelay.FETCH1 Controller.vhd(197) " "Inferred latch for \"postDelay.FETCH1\" at Controller.vhd(197)" {  } { { "Controller.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/Controller.vhd" 197 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1670372886520 "|top_level|Controller:U_Controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode7seg decode7seg:U_LED5 " "Elaborating entity \"decode7seg\" for hierarchy \"decode7seg:U_LED5\"" {  } { { "top_level.vhd" "U_LED5" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/top_level.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670372886522 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Datapath:U_Datapath\|ALU:U_ALU\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Datapath:U_Datapath\|ALU:U_ALU\|Mult0\"" {  } { { "ALU.vhd" "Mult0" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/ALU.vhd" 67 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670372888560 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Datapath:U_Datapath\|ALU:U_ALU\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Datapath:U_Datapath\|ALU:U_ALU\|Mult1\"" {  } { { "ALU.vhd" "Mult1" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/ALU.vhd" 74 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1670372888560 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1670372888560 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:U_Datapath\|ALU:U_ALU\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Datapath:U_Datapath\|ALU:U_ALU\|lpm_mult:Mult0\"" {  } { { "ALU.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/ALU.vhd" 67 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670372888646 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:U_Datapath\|ALU:U_ALU\|lpm_mult:Mult0 " "Instantiated megafunction \"Datapath:U_Datapath\|ALU:U_ALU\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372888646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372888646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372888646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372888646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372888646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372888646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372888646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372888646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372888646 ""}  } { { "ALU.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/ALU.vhd" 67 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670372888646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qgs " "Found entity 1: mult_qgs" {  } { { "db/mult_qgs.tdf" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/db/mult_qgs.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670372888705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670372888705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:U_Datapath\|ALU:U_ALU\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Datapath:U_Datapath\|ALU:U_ALU\|lpm_mult:Mult1\"" {  } { { "ALU.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/ALU.vhd" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670372888724 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:U_Datapath\|ALU:U_ALU\|lpm_mult:Mult1 " "Instantiated megafunction \"Datapath:U_Datapath\|ALU:U_ALU\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372888724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372888724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372888724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372888724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372888724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372888724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372888724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372888724 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670372888724 ""}  } { { "ALU.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/ALU.vhd" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670372888724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tns.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tns.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tns " "Found entity 1: mult_tns" {  } { { "db/mult_tns.tdf" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/db/mult_tns.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670372888782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670372888782 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "470 " "Ignored 470 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "470 " "Ignored 470 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1670372889364 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1670372889364 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led3_dp VCC " "Pin \"led3_dp\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/top_level.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670372890863 "|top_level|led3_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led4_dp VCC " "Pin \"led4_dp\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/top_level.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670372890863 "|top_level|led4_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "led5_dp VCC " "Pin \"led5_dp\" is stuck at VCC" {  } { { "top_level.vhd" "" { Text "C:/Users/johnn/Documents/School/DDesign/MIPS/top_level.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670372890863 "|top_level|led5_dp"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670372890863 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670372891037 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670372895200 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670372895200 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4167 " "Implemented 4167 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670372895506 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670372895506 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4058 " "Implemented 4058 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670372895506 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1670372895506 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "16 " "Implemented 16 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1670372895506 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670372895506 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670372895539 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 19:28:15 2022 " "Processing ended: Tue Dec 06 19:28:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670372895539 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670372895539 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670372895539 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670372895539 ""}
