#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55fd8ef37d30 .scope module, "tb_mod_reg4_1to4" "tb_mod_reg4_1to4" 2 8;
 .timescale -9 -11;
P_0x55fd8ef296a0 .param/l "N" 1 2 10, +C4<00000000000000000000000000000100>;
P_0x55fd8ef296e0 .param/l "period" 1 2 11, +C4<00000000000000000000000000010100>;
v0x55fd8ef5ec30_0 .var "aux", 31 0;
v0x55fd8ef5ed40_0 .var "clk", 0 0;
v0x55fd8ef5ee30_0 .var "i", 7 0;
v0x55fd8ef5ef30_0 .var/i "index", 31 0;
v0x55fd8ef5efd0_0 .net "o", 31 0, v0x55fd8ef22d50_0;  1 drivers
v0x55fd8ef5f0f0_0 .var "rd_en", 0 0;
v0x55fd8ef5f1c0_0 .net "reg_full", 0 0, v0x55fd8ef5dc10_0;  1 drivers
v0x55fd8ef5f290_0 .var "resetn", 0 0;
v0x55fd8ef5f360_0 .var "wr_en", 0 0;
S_0x55fd8eefd0f0 .scope module, "DUT" "mod_reg4_1to4" 2 23, 3 7 0, S_0x55fd8ef37d30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "resetn"
    .port_info 2 /INPUT 1 "rd_en"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 8 "i"
    .port_info 5 /OUTPUT 32 "o"
    .port_info 6 /OUTPUT 1 "reg_full"
P_0x55fd8eefd2c0 .param/l "N" 1 3 12, +C4<00000000000000000000000000000100>;
v0x55fd8ef2cc50_0 .var "aux", 31 0;
v0x55fd8ef2cda0_0 .net "clk", 0 0, v0x55fd8ef5ed40_0;  1 drivers
v0x55fd8ef2cf60_0 .var "counter", 1 0;
v0x55fd8ef2d120_0 .net "i", 7 0, v0x55fd8ef5ee30_0;  1 drivers
v0x55fd8ef23410_0 .var/i "index", 31 0;
v0x55fd8ef22d50_0 .var "o", 31 0;
v0x55fd8ef226d0_0 .net "rd_en", 0 0, v0x55fd8ef5f0f0_0;  1 drivers
v0x55fd8ef5dc10_0 .var "reg_full", 0 0;
v0x55fd8ef5dcd0_0 .net "resetn", 0 0, v0x55fd8ef5f290_0;  1 drivers
v0x55fd8ef5dd90_0 .net "wr_en", 0 0, v0x55fd8ef5f360_0;  1 drivers
E_0x55fd8ef32b60/0 .event negedge, v0x55fd8ef5dcd0_0;
E_0x55fd8ef32b60/1 .event posedge, v0x55fd8ef2cda0_0;
E_0x55fd8ef32b60 .event/or E_0x55fd8ef32b60/0, E_0x55fd8ef32b60/1;
S_0x55fd8ef5df30 .scope task, "enableResetn" "enableResetn" 2 40, 2 40 0, S_0x55fd8ef37d30;
 .timescale -9 -11;
E_0x55fd8ef33a80 .event posedge, v0x55fd8ef2cda0_0;
TD_tb_mod_reg4_1to4.enableResetn ;
    %wait E_0x55fd8ef33a80;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fd8ef5f290_0, 0, 1;
    %wait E_0x55fd8ef33a80;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fd8ef5f290_0, 0, 1;
    %end;
S_0x55fd8ef5e0f0 .scope task, "enableWrite" "enableWrite" 2 50, 2 50 0, S_0x55fd8ef37d30;
 .timescale -9 -11;
E_0x55fd8ef32430 .event negedge, v0x55fd8ef2cda0_0;
TD_tb_mod_reg4_1to4.enableWrite ;
    %wait E_0x55fd8ef33a80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fd8ef5f360_0, 0, 1;
    %wait E_0x55fd8ef32430;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fd8ef5f360_0, 0, 1;
    %end;
S_0x55fd8ef5e310 .scope task, "test_read" "test_read" 2 94, 2 94 0, S_0x55fd8ef37d30;
 .timescale -9 -11;
v0x55fd8ef5e4e0_0 .var "rd_enable", 0 0;
TD_tb_mod_reg4_1to4.test_read ;
    %load/vec4 v0x55fd8ef5e4e0_0;
    %store/vec4 v0x55fd8ef5f0f0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fd8ef5ef30_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x55fd8ef5ef30_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0x55fd8ef5ec30_0;
    %load/vec4 v0x55fd8ef5ef30_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x55fd8ef5efd0_0;
    %load/vec4 v0x55fd8ef5ef30_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %cmp/e;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x55fd8ef5ec30_0;
    %load/vec4 v0x55fd8ef5ef30_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x55fd8ef5efd0_0;
    %load/vec4 v0x55fd8ef5ef30_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %vpi_call 2 102 "$display", "Aux value: %h ;; Output value: %h \012", S<1,vec4,u8>, S<0,vec4,u8> {2 0 0};
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x55fd8ef5ec30_0;
    %load/vec4 v0x55fd8ef5ef30_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x55fd8ef5efd0_0;
    %load/vec4 v0x55fd8ef5ef30_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %vpi_call 2 104 "$display", "Expected value: %h ;; Value read: %h ;; Pos: %d \012", S<1,vec4,u8>, S<0,vec4,u8>, v0x55fd8ef5ef30_0 {2 0 0};
T_2.3 ;
    %load/vec4 v0x55fd8ef5ef30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fd8ef5ef30_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
S_0x55fd8ef5e5c0 .scope task, "test_resetn" "test_resetn" 2 61, 2 61 0, S_0x55fd8ef37d30;
 .timescale -9 -11;
TD_tb_mod_reg4_1to4.test_resetn ;
    %load/vec4 v0x55fd8ef5f290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fd8ef5ef30_0, 0, 32;
T_3.6 ;
    %load/vec4 v0x55fd8ef5ef30_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.7, 5;
    %delay 2000, 0;
    %load/vec4 v0x55fd8ef5efd0_0;
    %load/vec4 v0x55fd8ef5ef30_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_3.8, 4;
    %load/vec4 v0x55fd8ef5efd0_0;
    %load/vec4 v0x55fd8ef5ef30_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %vpi_call 2 70 "$display", "Correct value in position %d \012", S<0,vec4,u8> {1 0 0};
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x55fd8ef5efd0_0;
    %load/vec4 v0x55fd8ef5ef30_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %vpi_call 2 72 "$display", "Something not working properly. Value: %h ; Pos: %d \012", S<0,vec4,u8>, v0x55fd8ef5ef30_0 {1 0 0};
T_3.9 ;
    %load/vec4 v0x55fd8ef5ef30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fd8ef5ef30_0, 0, 32;
    %jmp T_3.6;
T_3.7 ;
    %vpi_call 2 74 "$display", "Register status: ", v0x55fd8ef5f1c0_0 {0 0 0};
T_3.4 ;
    %end;
S_0x55fd8ef5e7e0 .scope task, "test_setInput" "test_setInput" 2 80, 2 80 0, S_0x55fd8ef37d30;
 .timescale -9 -11;
v0x55fd8ef5e9b0_0 .var/i "indexx", 31 0;
v0x55fd8ef5eab0_0 .var "inn", 7 0;
v0x55fd8ef5eb90_0 .var "wr_en1", 0 0;
TD_tb_mod_reg4_1to4.test_setInput ;
    %wait E_0x55fd8ef33a80;
    %load/vec4 v0x55fd8ef5eab0_0;
    %store/vec4 v0x55fd8ef5ee30_0, 0, 8;
    %load/vec4 v0x55fd8ef5eab0_0;
    %load/vec4 v0x55fd8ef5e9b0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55fd8ef5ec30_0, 4, 8;
    %load/vec4 v0x55fd8ef5eb90_0;
    %store/vec4 v0x55fd8ef5f360_0, 0, 1;
    %end;
    .scope S_0x55fd8eefd0f0;
T_5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55fd8ef2cf60_0, 0, 2;
    %end;
    .thread T_5;
    .scope S_0x55fd8eefd0f0;
T_6 ;
    %wait E_0x55fd8ef32b60;
    %load/vec4 v0x55fd8ef5dcd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55fd8ef2cf60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fd8ef5dc10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fd8ef23410_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x55fd8ef23410_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55fd8ef23410_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55fd8ef2cc50_0, 4, 8;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x55fd8ef23410_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55fd8ef22d50_0, 4, 8;
    %load/vec4 v0x55fd8ef23410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fd8ef23410_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55fd8ef5dd90_0;
    %load/vec4 v0x55fd8ef5dc10_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x55fd8ef2d120_0;
    %load/vec4 v0x55fd8ef2cf60_0;
    %pad/u 5;
    %muli 8, 0, 5;
    %ix/vec4 4;
    %store/vec4 v0x55fd8ef2cc50_0, 4, 8;
    %load/vec4 v0x55fd8ef2cf60_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55fd8ef2cf60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fd8ef5dc10_0, 0, 1;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0x55fd8ef2cf60_0;
    %addi 1, 0, 2;
    %store/vec4 v0x55fd8ef2cf60_0, 0, 2;
T_6.7 ;
    %jmp T_6.5;
T_6.4 ;
    %load/vec4 v0x55fd8ef226d0_0;
    %load/vec4 v0x55fd8ef5dc10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fd8ef5dc10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fd8ef23410_0, 0, 32;
T_6.10 ;
    %load/vec4 v0x55fd8ef23410_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_6.11, 5;
    %load/vec4 v0x55fd8ef2cc50_0;
    %load/vec4 v0x55fd8ef23410_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x55fd8ef23410_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x55fd8ef22d50_0, 4, 8;
    %load/vec4 v0x55fd8ef23410_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55fd8ef23410_0, 0, 32;
    %jmp T_6.10;
T_6.11 ;
T_6.8 ;
T_6.5 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55fd8ef37d30;
T_7 ;
    %delay 1000, 0;
    %load/vec4 v0x55fd8ef5ed40_0;
    %nor/r;
    %store/vec4 v0x55fd8ef5ed40_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55fd8ef37d30;
T_8 ;
    %vpi_call 2 34 "$dumpfile", "wv_mod_reg4_1to4.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55fd8ef37d30 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x55fd8ef37d30;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55fd8ef5ed40_0, 0, 1;
    %fork TD_tb_mod_reg4_1to4.enableResetn, S_0x55fd8ef5df30;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55fd8ef5eab0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55fd8ef5e9b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fd8ef5eb90_0, 0, 1;
    %fork TD_tb_mod_reg4_1to4.test_setInput, S_0x55fd8ef5e7e0;
    %join;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x55fd8ef5eab0_0, 0, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55fd8ef5e9b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fd8ef5eb90_0, 0, 1;
    %fork TD_tb_mod_reg4_1to4.test_setInput, S_0x55fd8ef5e7e0;
    %join;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x55fd8ef5eab0_0, 0, 8;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x55fd8ef5e9b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fd8ef5eb90_0, 0, 1;
    %fork TD_tb_mod_reg4_1to4.test_setInput, S_0x55fd8ef5e7e0;
    %join;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x55fd8ef5eab0_0, 0, 8;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x55fd8ef5e9b0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fd8ef5eb90_0, 0, 1;
    %fork TD_tb_mod_reg4_1to4.test_setInput, S_0x55fd8ef5e7e0;
    %join;
    %wait E_0x55fd8ef33a80;
    %wait E_0x55fd8ef33a80;
    %wait E_0x55fd8ef33a80;
    %wait E_0x55fd8ef33a80;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55fd8ef5e4e0_0, 0, 1;
    %fork TD_tb_mod_reg4_1to4.test_read, S_0x55fd8ef5e310;
    %join;
    %vpi_call 2 131 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_mod_reg4_1to4.sv";
    "./../design/mod_reg4_1to4.sv";
