/*
 * SPDX-License-Identifier: Apache-2.0
 *
 * Copyright (C) 2022, Intel Corporation
 *
 */

/dts-v1/;

#include <intel/intel_socfpga_agilex5.dtsi>

/ {
	model = "Intel SoC FPGA Agilex5";
	compatible = "intel,socfpga-agilex5";
	#address-cells = <1>;
	#size-cells = <1>;

	chosen {
		zephyr,console = &uart0;
		zephyr,shell-uart = &uart0;
		zephyr,sram = &mem0;
	};
};

&uart0 {
	status = "okay";
	current-speed = <115200>;
};

&qspi {
	status = "okay";
	mt25qu02g@0 {
		compatible = "micron,mt25qu02g";
		reg = <0>;
		size = <DT_SIZE_M(256*8)>; /* in bits */
		status = "okay";
	};
};

&timer0 {
	status = "okay";
};

&timer1 {
	status = "okay";
};

&timer2 {
	status = "okay";
};

&timer3 {
	status = "okay";
};

&watchdog0 {
	interrupt-parent = <&gic>;
	interrupts = <GIC_SPI 117 IRQ_TYPE_LEVEL
			IRQ_DEFAULT_PRIORITY>;
	status = "okay";
};

&watchdog1 {
	interrupt-parent = <&gic>;
	interrupts = <GIC_SPI 118 IRQ_TYPE_LEVEL
			IRQ_DEFAULT_PRIORITY>;
	status = "okay";
};

&watchdog2 {
	status = "okay";
};

&watchdog3 {
	status = "okay";
};

&watchdog4 {
	status = "okay";
};

&i2c0 {
	status = "okay";
};

&i2c1 {
	status = "okay";
};

&i2c2 {
	status = "okay";
};

&i2c3 {
	status = "okay";
};

&i2c4 {
	status = "okay";
};
