vendor_name = ModelSim
source_file = 1, C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/DE10_LITE_Golden_Top.v
source_file = 1, C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/mux2x1.sv
source_file = 1, C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/mux4x1.sv
source_file = 1, C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/Seven_Segment_Display.sv
source_file = 1, C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/reg_noEN.sv
source_file = 1, C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/register.sv
source_file = 1, C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/Sign_Extender.sv
source_file = 1, C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/ALU.sv
source_file = 1, C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/ALU_tb.sv
source_file = 1, C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/MIPS_Memory.sv
source_file = 1, C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/MIPS_Memory_tb.sv
source_file = 1, C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/registerfile.sv
source_file = 1, C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/Datapath.sv
source_file = 1, C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/ALU_controller.sv
source_file = 1, C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/Controller.sv
source_file = 1, C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/top_level.sv
source_file = 1, C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/top_level_tb.sv
source_file = 1, C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/top_level_final.sv
source_file = 1, C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/RAM.qip
source_file = 1, C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/RAM.vhd
source_file = 1, C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/half_adder.sv
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/kevin/K_Documents/EEL4712C_Verilog/MIPS_Project/db/MIPS_Project.cbx.xml
design_name = half_adder
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, half_adder, 1
instance = comp, \cout~output , cout~output, half_adder, 1
instance = comp, \sum~output , sum~output, half_adder, 1
instance = comp, \a~input , a~input, half_adder, 1
instance = comp, \b~input , b~input, half_adder, 1
instance = comp, \Add0~0 , Add0~0, half_adder, 1
instance = comp, \Add0~1 , Add0~1, half_adder, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, half_adder, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, half_adder, 1
instance = comp, \~QUARTUS_CREATED_ADC2~ , ~QUARTUS_CREATED_ADC2~, half_adder, 1
design_name = hard_block
instance = comp, \~ALTERA_TMS~~ibuf , ~ALTERA_TMS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TCK~~ibuf , ~ALTERA_TCK~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TDI~~ibuf , ~ALTERA_TDI~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, hard_block, 1
