Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Sun Apr 09 00:34:20 2017
| Host         : admin-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -file tb_timing_summary_routed.rpt -pb tb_timing_summary_routed.pb
| Design       : tb
| Device       : 7a35t-cpg236
| Speed File   : -1  PRELIMINARY 1.12 2014-03-13
-----------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: SW[0] (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: SW[1] (HIGH)

 There are 94 register/latch pins with no clock driven by root clock pin: SW[2] (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/inp2_sig_reg[0]/G (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/inp2_sig_reg[1]/G (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/inp2_sig_reg[2]/G (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/inp2_sig_reg[3]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[10]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[11]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[23]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[24]/G (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[25]/G (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[26]/G (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[27]/G (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[4]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[5]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[6]/G (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[7]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[8]/G (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cpu_inst/Actor/instr_reg[9]/G (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: cpu_inst/Actor/is_write_sig_reg/G (HIGH)

 There are 485 register/latch pins with no clock driven by root clock pin: cpu_inst/myFSM/control_state_out_reg[0]/C (HIGH)

 There are 517 register/latch pins with no clock driven by root clock pin: cpu_inst/myFSM/control_state_out_reg[1]/C (HIGH)

 There are 517 register/latch pins with no clock driven by root clock pin: cpu_inst/myFSM/control_state_out_reg[2]/C (HIGH)

 There are 485 register/latch pins with no clock driven by root clock pin: cpu_inst/myFSM/control_state_out_reg[3]/C (HIGH)

 There are 146 register/latch pins with no clock driven by root clock pin: cpu_inst/myFSM/control_state_out_reg[4]/C (HIGH)

 There are 371 register/latch pins with no clock driven by root clock pin: cpu_inst/myFSM/control_state_out_reg[4]_rep/C (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: mem_if/rx_clk_reg/C (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: mem_if/tx_clk_reg/C (HIGH)


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2305 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.510        0.000                      0                   94        0.097        0.000                      0                   94        4.500        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.510        0.000                      0                   94        0.097        0.000                      0                   94        4.500        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.510ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.510ns  (required time - arrival time)
  Source:                 cpu_inst/myFSM/FSM_onehot_in_st_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu_inst/myFSM/FSM_onehot_in_st_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.158ns  (logic 1.118ns (21.675%)  route 4.040ns (78.325%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.579ns = ( 13.579 - 10.000 ) 
    Source Clock Delay      (SCD):    4.168ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  IBUF/O
                         net (fo=70, routed)          2.710     4.168    cpu_inst/myFSM/CLK
    SLICE_X8Y47                                                       r  cpu_inst/myFSM/FSM_onehot_in_st_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.518     4.686 f  cpu_inst/myFSM/FSM_onehot_in_st_reg[24]/Q
                         net (fo=14, routed)          1.320     6.006    cpu_inst/myFSM/n_22_FSM_onehot_in_st_reg[24]
    SLICE_X13Y47         LUT2 (Prop_lut2_I0_O)        0.150     6.156 f  cpu_inst/myFSM/FSM_onehot_in_st[21]_i_5/O
                         net (fo=4, routed)           1.570     7.726    cpu_inst/myFSM/n_22_FSM_onehot_in_st[21]_i_5
    SLICE_X9Y48          LUT6 (Prop_lut6_I1_O)        0.326     8.052 r  cpu_inst/myFSM/FSM_onehot_in_st[21]_i_4/O
                         net (fo=1, routed)           1.151     9.202    cpu_inst/myFSM/n_22_FSM_onehot_in_st[21]_i_4
    SLICE_X9Y45          LUT6 (Prop_lut6_I4_O)        0.124     9.326 r  cpu_inst/myFSM/FSM_onehot_in_st[21]_i_1/O
                         net (fo=1, routed)           0.000     9.326    cpu_inst/myFSM/n_22_FSM_onehot_in_st[21]_i_1
    SLICE_X9Y45          FDRE                                         r  cpu_inst/myFSM/FSM_onehot_in_st_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  IBUF/O
                         net (fo=70, routed)          2.191    13.579    cpu_inst/myFSM/CLK
    SLICE_X9Y45                                                       r  cpu_inst/myFSM/FSM_onehot_in_st_reg[21]/C
                         clock pessimism              0.263    13.842    
                         clock uncertainty           -0.035    13.807    
    SLICE_X9Y45          FDRE (Setup_fdre_C_D)        0.029    13.836    cpu_inst/myFSM/FSM_onehot_in_st_reg[21]
  -------------------------------------------------------------------
                         required time                         13.836    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  4.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mem_if/count_txclk_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem_if/count_txclk_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.252ns (62.804%)  route 0.149ns (37.196%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.435ns
    Source Clock Delay      (SCD):    1.017ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  IBUF/O
                         net (fo=70, routed)          0.790     1.017    mem_if/CLK
    SLICE_X45Y39                                                      r  mem_if/count_txclk_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y39         FDCE (Prop_fdce_C_Q)         0.141     1.158 r  mem_if/count_txclk_reg[5]/Q
                         net (fo=8, routed)           0.149     1.307    mem_if/count_txclk_reg[5]
    SLICE_X45Y40         LUT5 (Prop_lut5_I0_O)        0.045     1.352 r  mem_if/count_txclk[8]_i_3/O
                         net (fo=1, routed)           0.000     1.352    mem_if/n_22_count_txclk[8]_i_3
    SLICE_X45Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.418 r  mem_if/count_txclk_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.418    mem_if/n_27_count_txclk_reg[8]_i_1
    SLICE_X45Y40         FDCE                                         r  mem_if/count_txclk_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  IBUF/O
                         net (fo=70, routed)          1.021     1.435    mem_if/CLK
    SLICE_X45Y40                                                      r  mem_if/count_txclk_reg[10]/C
                         clock pessimism             -0.219     1.216    
    SLICE_X45Y40         FDCE (Hold_fdce_C_D)         0.105     1.321    mem_if/count_txclk_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576     10.000  7.424  RAMB36_X0Y6   mem_if/bram_0/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500  SLICE_X8Y48   cpu_inst/myFSM/FSM_onehot_in_st_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500  SLICE_X13Y46  cpu_inst/myFSM/FSM_onehot_in_st_reg[11]/C



