<!doctype html><html lang=en itemscope itemtype=http://schema.org/WebPage><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=1"><meta name=robots content="index,follow,noarchive"><title>Western Digital Rolls-Out Two New SweRV RISC-V Cores For Microcontrollers - PicoSync</title><meta name=description content="Western Digital has added two new processor cores  the SweRV Core EH2 and the SweRV Core EL2  into its SweRV portfolio of microcontroller CPUs. And, keeping in line with past parts, and the company has made their register-transfer level (RTL) design abstraction available to the industry for free. In addition, the company has"><meta name=author content="Some Person"><script type=application/ld+json>{"@context":"http://schema.org","@type":"WebSite","name":"PicoSync","url":"\/"}</script><script type=application/ld+json>{"@context":"http://schema.org","@type":"Organization","name":"","url":"\/"}</script><script type=application/ld+json>{"@context":"http://schema.org","@type":"BreadcrumbList","itemListElement":[{"@type":"ListItem","position":1,"item":{"@id":"\/","name":"home"}},{"@type":"ListItem","position":3,"item":{"@id":"\/western-digital-rollsout-two-new-swerv-riscv-cores.html","name":"Western digital rolls out two new swe rv risc v cores for microcontrollers"}}]}</script><script type=application/ld+json>{"@context":"http://schema.org","@type":"Article","author":{"name":"Reinaldo Massengill"},"headline":"Western Digital Rolls-Out Two New SweRV RISC-V Cores For Microcontrollers","description":"Western Digital has added two new processor cores  the SweRV Core EH2 and the SweRV Core EL2  into its SweRV portfolio of microcontroller CPUs. And, keeping in line with past parts, and the company has made their register-transfer level (RTL) design abstraction available to the industry for free. In addition, the company has","inLanguage":"en","wordCount":471,"datePublished":"2024-09-08T00:00:00","dateModified":"2024-09-08T00:00:00","image":"\/img\/avatar-icon.png","keywords":[""],"mainEntityOfPage":"\/western-digital-rollsout-two-new-swerv-riscv-cores.html","publisher":{"@type":"Organization","name":"\/","logo":{"@type":"ImageObject","url":"\/img\/avatar-icon.png","height":60,"width":60}}}</script><meta property="og:title" content="Western Digital Rolls-Out Two New SweRV RISC-V Cores For Microcontrollers"><meta property="og:description" content="Western Digital has added two new processor cores  the SweRV Core EH2 and the SweRV Core EL2  into its SweRV portfolio of microcontroller CPUs. And, keeping in line with past parts, and the company has made their register-transfer level (RTL) design abstraction available to the industry for free. In addition, the company has"><meta property="og:image" content="/img/avatar-icon.png"><meta property="og:url" content="/western-digital-rollsout-two-new-swerv-riscv-cores.html"><meta property="og:type" content="website"><meta property="og:site_name" content="PicoSync"><meta name=twitter:title content="Western Digital Rolls-Out Two New SweRV RISC-V Cores For …"><meta name=twitter:description content="Western Digital has added two new processor cores  the SweRV Core EH2 and the SweRV Core EL2  into its SweRV portfolio of microcontroller CPUs. And, keeping in line with past parts, and the company …"><meta name=twitter:image content="/img/avatar-icon.png"><meta name=twitter:card content="summary"><meta name=twitter:site content="@username"><meta name=twitter:creator content="@username"><link href=./img/favicon.ico rel=icon type=image/x-icon><meta name=generator content="Hugo 0.98.0"><link rel=alternate href=./index.xml type=application/rss+xml title=PicoSync><link rel=stylesheet href=https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.10.0/katex.min.css integrity=sha384-9eLZqc9ds8eNjO3TmqPeYcDj8n+Qfa4nuSiGYa6DjLNcv9BtN69ZIulL9+8CqC9Y crossorigin=anonymous><link rel=stylesheet href=https://use.fontawesome.com/releases/v5.5.0/css/all.css integrity=sha384-B4dIYHKNBt8Bc12p+WXckhzcICo0wtJAoU8YZTY5qE0Id1GSseTk6S+L3BlXeVIU crossorigin=anonymous><link rel=stylesheet href=https://maxcdn.bootstrapcdn.com/bootstrap/3.3.7/css/bootstrap.min.css integrity=sha384-BVYiiSIFeK1dGmJRAkycuHAHRg32OmUcww7on3RYdg4Va+PmSTsz/K68vbdEjh4u crossorigin=anonymous><link rel=stylesheet href=https://assets.cdnweb.info/hugo/bh/css/main.css><link rel=stylesheet href="https://fonts.googleapis.com/css?family=Lora:400,700,400italic,700italic"><link rel=stylesheet href="https://fonts.googleapis.com/css?family=Open+Sans:300italic,400italic,600italic,700italic,800italic,400,300,600,700,800"><link rel=stylesheet href=https://assets.cdnweb.info/hugo/bh/css/highlight.min.css><link rel=stylesheet href=https://assets.cdnweb.info/hugo/bh/css/codeblock.css><link rel=stylesheet href=https://cdnjs.cloudflare.com/ajax/libs/photoswipe/4.1.2/photoswipe.min.css integrity=sha384-h/L2W9KefUClHWaty3SLE5F/qvc4djlyR4qY3NUV5HGQBBW7stbcfff1+I/vmsHh crossorigin=anonymous><link rel=stylesheet href=https://cdnjs.cloudflare.com/ajax/libs/photoswipe/4.1.2/default-skin/default-skin.min.css integrity=sha384-iD0dNku6PYSIQLyfTOpB06F2KCZJAKLOThS5HRe8b3ibhdEQ6eKsFf/EeFxdOt5R crossorigin=anonymous></head><body><div class=pswp tabindex=-1 role=dialog aria-hidden=true><div class=pswp__bg></div><div class=pswp__scroll-wrap><div class=pswp__container><div class=pswp__item></div><div class=pswp__item></div><div class=pswp__item></div></div><div class="pswp__ui pswp__ui--hidden"><div class=pswp__top-bar><div class=pswp__counter></div><button class="pswp__button pswp__button--close" title="Close (Esc)"></button>
<button class="pswp__button pswp__button--share" title=Share></button>
<button class="pswp__button pswp__button--fs" title="Toggle fullscreen"></button>
<button class="pswp__button pswp__button--zoom" title="Zoom in/out"></button><div class=pswp__preloader><div class=pswp__preloader__icn><div class=pswp__preloader__cut><div class=pswp__preloader__donut></div></div></div></div></div><div class="pswp__share-modal pswp__share-modal--hidden pswp__single-tap"><div class=pswp__share-tooltip></div></div><button class="pswp__button pswp__button--arrow--left" title="Previous (arrow left)"></button>
<button class="pswp__button pswp__button--arrow--right" title="Next (arrow right)"></button><div class=pswp__caption><div class=pswp__caption__center></div></div></div></div></div><header class=header-section><div class="intro-header no-img"><div class=container><div class=row><div class="col-lg-8 col-lg-offset-2 col-md-10 col-md-offset-1"><div class=post-heading><h1>Western Digital Rolls-Out Two New SweRV RISC-V Cores For Microcontrollers</h1><span class=post-meta><i class="fas fa-calendar"></i>&nbsp;Posted on September 8, 2024
&nbsp;|&nbsp;<i class="fas fa-clock"></i>&nbsp;3&nbsp;minutes
&nbsp;|&nbsp;<i class="fas fa-book"></i>&nbsp;471&nbsp;words
&nbsp;|&nbsp;<i class="fas fa-user"></i>&nbsp;Reinaldo Massengill</span></div></div></div></div></div></header><div class=container role=main><div class=row><div class="col-lg-8 col-lg-offset-2 col-md-10 col-md-offset-1"><article role=main class=blog-post><p>Western Digital has added two new processor cores — the SweRV Core EH2 and the SweRV Core EL2 — into its <a href=#>SweRV portfolio</a> of microcontroller CPUs. And, keeping in line with past parts, and the company has made their register-transfer level (RTL) design abstraction <a href=#>available</a> to the industry for free. In addition, the company has also introduced the first hardware reference design for OmniXtend cache coherent memory over Ethernet protocol, and transferred management and support of the architecture to Chips Alliance.&nbsp;</p><p align=center><a href=#><img alt src=https://cdn.statically.io/img/images.anandtech.com/doci/15231/risc-v-swerv-core-eh2.png.thumb.1280.1280_575px.png style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p>The SweRV Core EH2 is a 32-bit in-order core designed for use in microcontrollers. It uses a 2-way superscalar design with a nine-stage pipeline, and a 2-way simultaneous multithreading capability. In essence, the EH2 is a performance-enhanced version of the EH1 introduced last year that supports SMT and is intended to be made using TSMC’s 16 nm FinFET fabrication technology for maximum PPA (power, performance, area) efficiency. The EH2 core should deliver 6.3 CoreMark/MHz (based on Western Digital’s simulations), up from 4.9 CoreMark/MHz in case of the EH1 and when produced using the said process, it is just 0.067 mm² large (down from 0.11 mm² in case of the EH1 at 28 nm). The SweRV Core EH2 will be used for the same applications as its predecessor (such as SSD controllers), but its enhanced performance and smaller size (at 16 nm) will enable it to address something more complex too.</p><p align=center><a href=#><img alt src=https://cdn.statically.io/img/images.anandtech.com/doci/15231/swerv-core-el2.png.thumb.1280.1280_575px.png style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p>By contrast, the SweRV Core EL2 is all about minimization as it will be used to replace sequential logic and state machines in controller SoCs that have to be as small as possible. The EL2 is a 32-bit in-order core featuring a 1-way scalar design and a four-stage pipeline. Western Digital expects the core to be 0.023 mm² large and deliver performance of around 3.6 CoreMarks/MHz.</p><table align=center border=0 cellpadding=0 cellspacing=1 width=680><tbody readability=1><tr class=tgrey readability=2><td align=center colspan=8>Western Digital's SweRV Cores</td></tr><tr class=tlblue><td width=200>Core Name</td><td align=center valign=middle width=100>RISC-V<br>Type</td><td align=center valign=middle width=136>Pipeline<br>Stages</td><td align=center valign=middle width=80>Threads</td><td align=center valign=middle width=190>Size<br>@ TSMC</td><td align=center valign=middle width=100>CoreMark<br>/MHz</td></tr><tr><td class=tlgrey>SweRV Core EH1</td><td align=center colspan=1 rowspan=3 valign=middle>RV32IMC</td><td align=center colspan=1 rowspan=2 valign=middle><br>9-dual issue</td><td align=center valign=middle>1</td><td align=center valign=middle>0.11mm² @ 28nm</td><td align=center valign=middle>4.9</td></tr><tr><td class=tlgrey>SweRV Core EH2</td><td align=center valign=middle>2</td><td align=center valign=middle>0.067mm² @ 16 nm</td><td align=center valign=middle>6.3</td></tr><tr><td class=tlgrey>SweRV Core EL2</td><td align=center valign=middle>4-single issue</td><td align=center valign=middle>1</td><td align=center valign=middle>0.023mm² @ 16 nm</td><td align=center valign=middle>3.6</td></tr></tbody></table><p>Western Digital says that all of its three SweRV cores will be used in a variety of its products ‘in the near future’, but naturally does not pre-announce them. Meanwhile, contributing these cores to others will enrich the RISC-V ecosystem in general.</p><p align=center><a href=#><img alt src=https://cdn.statically.io/img/images.anandtech.com/doci/15231/memory-fabric.jpg.thumb.1280.1280_575px.png style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p>Speaking of the ecosystem, Western Digital presented the first hardware reference design for its OmniXtend cache coherent memory over Ethernet-compatible fabric protocol, enabling developers of chips to implement it into their designs. Initially, the architecture could be used for attaching persistent memory to CPUs, yet it could be integrated into components like GPUs, FPGA, and machine learning accelerators as well. The reference design will be available from Chips Alliance, which will also handle further development of the OmniXtend protocol.</p><p align=center><a href=#><img alt src=https://cdn.statically.io/img/images.anandtech.com/doci/15231/omnixtend-western-digital.jpg.thumb.1280.1280_575px.png style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p>Related Reading:</p><p>Source: <a href=#>Western Digital</a></p><p class=postsid style=color:rgba(255,0,0,0)>ncG1vNJzZmivp6x7orrAp5utnZOde6S7zGiqoaenZH52fpJqZrCdo6mys7qMnaCgoaSWuW6%2BzqWjrKelqXq1w85mpZ6vXajEpr7VZqmiq5OreqS70Z6q</p><hr><section id=social-share><div class="list-inline footer-links"><div class=share-box aria-hidden=true><ul class=share><li><a href="//twitter.com/share?url=%2fwestern-digital-rollsout-two-new-swerv-riscv-cores.html&text=Western%20Digital%20Rolls-Out%20Two%20New%20SweRV%20RISC-V%20Cores%20For%20Microcontrollers&via=username" target=_blank title="Share on Twitter"><i class="fab fa-twitter"></i></a></li><li><a href="//www.facebook.com/sharer/sharer.php?u=%2fwestern-digital-rollsout-two-new-swerv-riscv-cores.html" target=_blank title="Share on Facebook"><i class="fab fa-facebook"></i></a></li><li><a href="//reddit.com/submit?url=%2fwestern-digital-rollsout-two-new-swerv-riscv-cores.html&title=Western%20Digital%20Rolls-Out%20Two%20New%20SweRV%20RISC-V%20Cores%20For%20Microcontrollers" target=_blank title="Share on Reddit"><i class="fab fa-reddit"></i></a></li><li><a href="//www.linkedin.com/shareArticle?url=%2fwestern-digital-rollsout-two-new-swerv-riscv-cores.html&title=Western%20Digital%20Rolls-Out%20Two%20New%20SweRV%20RISC-V%20Cores%20For%20Microcontrollers" target=_blank title="Share on LinkedIn"><i class="fab fa-linkedin"></i></a></li><li><a href="//www.stumbleupon.com/submit?url=%2fwestern-digital-rollsout-two-new-swerv-riscv-cores.html&title=Western%20Digital%20Rolls-Out%20Two%20New%20SweRV%20RISC-V%20Cores%20For%20Microcontrollers" target=_blank title="Share on StumbleUpon"><i class="fab fa-stumbleupon"></i></a></li><li><a href="//www.pinterest.com/pin/create/button/?url=%2fwestern-digital-rollsout-two-new-swerv-riscv-cores.html&description=Western%20Digital%20Rolls-Out%20Two%20New%20SweRV%20RISC-V%20Cores%20For%20Microcontrollers" target=_blank title="Share on Pinterest"><i class="fab fa-pinterest"></i></a></li></ul></div></div></section></article><ul class="pager blog-pager"><li class=previous><a href=./mini-mathur-husband-kabir-khan-married-children.html data-toggle=tooltip data-placement=top title="Who Is Mini Mathur Husband Kabir Khan? Married Life And Children">&larr; Previous Post</a></li><li class=next><a href=./tyrese-gibson-net-worth.html data-toggle=tooltip data-placement=top title="Tyrese Gibson Net Worth: Music &amp;amp; Movies">Next Post &rarr;</a></li></ul></div></div></div><footer><div class=container><div class=row><div class="col-lg-8 col-lg-offset-2 col-md-10 col-md-offset-1"><ul class="list-inline text-center footer-links"><li><a href title=RSS><span class="fa-stack fa-lg"><i class="fas fa-circle fa-stack-2x"></i>
<i class="fas fa-rss fa-stack-1x fa-inverse"></i></span></a></li></ul><p class="credits copyright text-muted">All rights reserved
&nbsp;&bull;&nbsp;&copy;
2024
&nbsp;&bull;&nbsp;
<a href=./>PicoSync</a></p><p class="credits theme-by text-muted"><a href=https://gohugo.io>Hugo v0.98.0</a> powered &nbsp;&bull;&nbsp; Theme <a href=https://github.com/halogenica/beautifulhugo>Beautiful Hugo</a> adapted from <a href=https://deanattali.com/beautiful-jekyll/>Beautiful Jekyll</a></p></div></div></div></footer><script src=https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.10.0/katex.min.js integrity=sha384-K3vbOmF2BtaVai+Qk37uypf7VrgBubhQreNQe9aGsz9lB63dIFiQVlJbr92dw2Lx crossorigin=anonymous></script>
<script src=https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.10.0/contrib/auto-render.min.js integrity=sha384-kmZOZB5ObwgQnS/DuDg6TScgOiWWBiVt0plIRkZCmE6rDZGrEOQeHM5PcHi+nyqe crossorigin=anonymous></script>
<script src=https://code.jquery.com/jquery-1.12.4.min.js integrity="sha256-ZosEbRLbNQzLpnKIkEdrPv7lOy9C27hHQ+Xp8a4MxAQ=" crossorigin=anonymous></script>
<script src=https://maxcdn.bootstrapcdn.com/bootstrap/3.3.7/js/bootstrap.min.js integrity=sha384-Tc5IQib027qvyjSMfHjOMaLkfuWVxZxUPnCJA7l2mCWNIpG9mGCD8wGNIcPD7Txa crossorigin=anonymous></script>
<script src=https://assets.cdnweb.info/hugo/bh/js/main.js></script>
<script src=https://assets.cdnweb.info/hugo/bh/js/highlight.min.js></script>
<script>hljs.initHighlightingOnLoad()</script><script>$(document).ready(function(){$("pre.chroma").css("padding","0")})</script><script>renderMathInElement(document.body)</script><script src=https://cdnjs.cloudflare.com/ajax/libs/photoswipe/4.1.2/photoswipe.min.js integrity=sha384-QELNnmcmU8IR9ZAykt67vGr9/rZJdHbiWi64V88fCPaOohUlHCqUD/unNN0BXSqy crossorigin=anonymous></script>
<script src=https://cdnjs.cloudflare.com/ajax/libs/photoswipe/4.1.2/photoswipe-ui-default.min.js integrity=sha384-m67o7SkQ1ALzKZIFh4CiTA8tmadaujiTa9Vu+nqPSwDOqHrDmxLezTdFln8077+q crossorigin=anonymous></script><script src=https://assets.cdnweb.info/hugo/bh/js/load-photoswipe.js></script>
<script type=text/javascript>(function(){var n=Math.floor(Date.now()/1e3),t=document.getElementsByTagName("script")[0],e=document.createElement("script");e.src="https://iklan.listspress.com/floating.js?v="+n+"",e.type="text/javascript",e.async=!0,e.defer=!0,t.parentNode.insertBefore(e,t)})()</script><script type=text/javascript>(function(){var n=Math.floor(Date.now()/1e3),t=document.getElementsByTagName("script")[0],e=document.createElement("script");e.src="https://iklan.listspress.com/tracking_server_6.js?v="+n+"",e.type="text/javascript",e.async=!0,e.defer=!0,t.parentNode.insertBefore(e,t)})()</script><script>var _paq=window._paq=window._paq||[];_paq.push(["trackPageView"]),_paq.push(["enableLinkTracking"]),function(){e="//analytics.cdnweb.info/",_paq.push(["setTrackerUrl",e+"matomo.php"]),_paq.push(["setSiteId","1"]);var e,n=document,t=n.createElement("script"),s=n.getElementsByTagName("script")[0];t.async=!0,t.src=e+"matomo.js",s.parentNode.insertBefore(t,s)}()</script></body></html>