\BOOKMARK [0][-]{chapter.1}{Introduction}{}% 1
\BOOKMARK [1][-]{section.1.1}{Design Goals}{chapter.1}% 2
\BOOKMARK [1][-]{section.1.2}{Contributions}{chapter.1}% 3
\BOOKMARK [0][-]{chapter.2}{Background}{}% 4
\BOOKMARK [1][-]{section.2.1}{Why Branch Prediction?}{chapter.2}% 5
\BOOKMARK [1][-]{section.2.2}{Branch Prediction Overview}{chapter.2}% 6
\BOOKMARK [1][-]{section.2.3}{Branch Target Prediction}{chapter.2}% 7
\BOOKMARK [1][-]{section.2.4}{Branch Direction Prediction}{chapter.2}% 8
\BOOKMARK [2][-]{subsection.2.4.1}{Static Prediction Scheme}{section.2.4}% 9
\BOOKMARK [2][-]{subsection.2.4.2}{Bimodal, Gshare and Gselect Predictor}{section.2.4}% 10
\BOOKMARK [2][-]{subsection.2.4.3}{Perceptron Predictor}{section.2.4}% 11
\BOOKMARK [2][-]{subsection.2.4.4}{Tagged Geometric History Length Branch Predictor \(TAGE\)}{section.2.4}% 12
\BOOKMARK [1][-]{section.2.5}{Field Programmable Gate Arrays and Soft Processors}{chapter.2}% 13
\BOOKMARK [0][-]{chapter.3}{The Minimalistic FPGA-Friendly Branch Predictors}{}% 14
\BOOKMARK [1][-]{section.3.1}{Target Prediction}{chapter.3}% 15
\BOOKMARK [2][-]{subsection.3.1.1}{Target Address Pre-calculation}{section.3.1}% 16
\BOOKMARK [2][-]{subsection.3.1.2}{Return Address Stack}{section.3.1}% 17
\BOOKMARK [2][-]{subsection.3.1.3}{Eliminating the BTB}{section.3.1}% 18
\BOOKMARK [1][-]{section.3.2}{Direction Prediction}{chapter.3}% 19
\BOOKMARK [1][-]{section.3.3}{FPGA implementation optimizations}{chapter.3}% 20
\BOOKMARK [2][-]{subsection.3.3.1}{Eliminating the BTB}{section.3.3}% 21
\BOOKMARK [2][-]{subsection.3.3.2}{FPGA-Friendly Direction Predictor Indexing}{section.3.3}% 22
\BOOKMARK [2][-]{subsection.3.3.3}{Instruction Decoding}{section.3.3}% 23
\BOOKMARK [0][-]{chapter.4}{The Advanced FPGA-Friendly Branch Predictors}{}% 24
\BOOKMARK [1][-]{section.4.1}{Perceptron Implementation}{chapter.4}% 25
\BOOKMARK [2][-]{subsection.4.1.1}{Perceptron Table Organization}{section.4.1}% 26
\BOOKMARK [2][-]{subsection.4.1.2}{Multiplication}{section.4.1}% 27
\BOOKMARK [2][-]{subsection.4.1.3}{Adder Tree}{section.4.1}% 28
\BOOKMARK [2][-]{subsection.4.1.4}{Perceptron Predictor Structure on FPGA}{section.4.1}% 29
\BOOKMARK [1][-]{section.4.2}{TAGE Implementation}{chapter.4}% 30
\BOOKMARK [1][-]{section.4.3}{Branch Target Predictor}{chapter.4}% 31
\BOOKMARK [0][-]{chapter.5}{Evaluation}{}% 32
\BOOKMARK [1][-]{section.5.1}{Methodology}{chapter.5}% 33
\BOOKMARK [1][-]{section.5.2}{Target Prediction}{chapter.5}% 34
\BOOKMARK [1][-]{section.5.3}{The Minimalistic FPGA-Friendly Branch predictor}{chapter.5}% 35
\BOOKMARK [2][-]{subsection.5.3.1}{Direction Prediction}{section.5.3}% 36
\BOOKMARK [2][-]{subsection.5.3.2}{Area and Frequency}{section.5.3}% 37
\BOOKMARK [2][-]{subsection.5.3.3}{Performance}{section.5.3}% 38
\BOOKMARK [1][-]{section.5.4}{Advanced Branch predictors}{chapter.5}% 39
\BOOKMARK [2][-]{subsection.5.4.1}{Perceptron}{section.5.4}% 40
\BOOKMARK [2][-]{subsection.5.4.2}{TAGE}{section.5.4}% 41
\BOOKMARK [2][-]{subsection.5.4.3}{Accuracy Comparison}{section.5.4}% 42
\BOOKMARK [2][-]{subsection.5.4.4}{Frequency}{section.5.4}% 43
\BOOKMARK [2][-]{subsection.5.4.5}{Performance and Resource Cost}{section.5.4}% 44
\BOOKMARK [1][-]{section.5.5}{1KB gRselect vs. O-TAGE-SC}{chapter.5}% 45
\BOOKMARK [0][-]{chapter.6}{Conclusions}{}% 46
\BOOKMARK [0][-]{chapter.6}{Bibliography}{}% 47
