
BMSLV_2022.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016640  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009bc  08016800  08016800  00026800  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080171bc  080171bc  00030580  2**0
                  CONTENTS
  4 .ARM          00000000  080171bc  080171bc  00030580  2**0
                  CONTENTS
  5 .preinit_array 00000000  080171bc  080171bc  00030580  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000010  080171bc  080171bc  000271bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080171cc  080171cc  000271cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000580  20000000  080171d0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000940c  20000580  08017750  00030580  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000998c  08017750  0003998c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030580  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000305b0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00048f28  00000000  00000000  000305f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000089b6  00000000  00000000  0007951b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002b68  00000000  00000000  00081ed8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00002110  00000000  00000000  00084a40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0003be77  00000000  00000000  00086b50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0003b367  00000000  00000000  000c29c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0014f6e7  00000000  00000000  000fdd2e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000c960  00000000  00000000  0024d418  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  00259d78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000580 	.word	0x20000580
 80001dc:	00000000 	.word	0x00000000
 80001e0:	080167e8 	.word	0x080167e8

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000584 	.word	0x20000584
 80001fc:	080167e8 	.word	0x080167e8

08000200 <strcmp>:
 8000200:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000204:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000208:	2a01      	cmp	r2, #1
 800020a:	bf28      	it	cs
 800020c:	429a      	cmpcs	r2, r3
 800020e:	d0f7      	beq.n	8000200 <strcmp>
 8000210:	1ad0      	subs	r0, r2, r3
 8000212:	4770      	bx	lr
	...

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <_Z20discharge_cells_taili>:
			the next cell to discharge has to be the first one.
			So generally it sets the array tail at the beginning.
 * Param:	index
 * Retval:	index
 */
int discharge_cells_tail(int i){
 8000bf8:	b480      	push	{r7}
 8000bfa:	b083      	sub	sp, #12
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
	if(5 == i || 6 == i)
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	2b05      	cmp	r3, #5
 8000c04:	d002      	beq.n	8000c0c <_Z20discharge_cells_taili+0x14>
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	2b06      	cmp	r3, #6
 8000c0a:	d102      	bne.n	8000c12 <_Z20discharge_cells_taili+0x1a>
		return -1;
 8000c0c:	f04f 33ff 	mov.w	r3, #4294967295
 8000c10:	e000      	b.n	8000c14 <_Z20discharge_cells_taili+0x1c>
	else
		return i;
 8000c12:	687b      	ldr	r3, [r7, #4]
}
 8000c14:	4618      	mov	r0, r3
 8000c16:	370c      	adds	r7, #12
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1e:	4770      	bx	lr

08000c20 <_Z18set_discharge_cellRhRi>:
/**
 * Brief:	It sets cell to be discharged
 * Param:	Index
 * Retval:	None
 */
void set_discharge_cell(uint8_t &discharge_at_once, int &i){
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b082      	sub	sp, #8
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
 8000c28:	6039      	str	r1, [r7, #0]
	if(discharge_at_once < MAX_CELLS_DISCHARGE_AT_ONCE)
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	781b      	ldrb	r3, [r3, #0]
 8000c2e:	2b01      	cmp	r3, #1
 8000c30:	d826      	bhi.n	8000c80 <_Z18set_discharge_cellRhRi+0x60>
	{
		data.charging.cell_discharge[i] = true;
 8000c32:	683b      	ldr	r3, [r7, #0]
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	4a14      	ldr	r2, [pc, #80]	; (8000c88 <_Z18set_discharge_cellRhRi+0x68>)
 8000c38:	4413      	add	r3, r2
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
		discharge_at_once++;
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	781b      	ldrb	r3, [r3, #0]
 8000c44:	3301      	adds	r3, #1
 8000c46:	b2da      	uxtb	r2, r3
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	701a      	strb	r2, [r3, #0]
		i++;	//impossible to discharge 2 cells next to each other
 8000c4c:	683b      	ldr	r3, [r7, #0]
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	1c5a      	adds	r2, r3, #1
 8000c52:	683b      	ldr	r3, [r7, #0]
 8000c54:	601a      	str	r2, [r3, #0]
		i=discharge_cells_tail(i);
 8000c56:	683b      	ldr	r3, [r7, #0]
 8000c58:	681b      	ldr	r3, [r3, #0]
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	f7ff ffcc 	bl	8000bf8 <_Z20discharge_cells_taili>
 8000c60:	4602      	mov	r2, r0
 8000c62:	683b      	ldr	r3, [r7, #0]
 8000c64:	601a      	str	r2, [r3, #0]

		data.charging.discharge_activation = true;
 8000c66:	4b08      	ldr	r3, [pc, #32]	; (8000c88 <_Z18set_discharge_cellRhRi+0x68>)
 8000c68:	2201      	movs	r2, #1
 8000c6a:	f883 2298 	strb.w	r2, [r3, #664]	; 0x298
		data.charging.discharge_tick_end = HAL_GetTick() + BALANCE_TIME;
 8000c6e:	f004 fb05 	bl	800527c <HAL_GetTick>
 8000c72:	4603      	mov	r3, r0
 8000c74:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8000c78:	3310      	adds	r3, #16
 8000c7a:	4a03      	ldr	r2, [pc, #12]	; (8000c88 <_Z18set_discharge_cellRhRi+0x68>)
 8000c7c:	f8c2 329c 	str.w	r3, [r2, #668]	; 0x29c
	}
}
 8000c80:	bf00      	nop
 8000c82:	3708      	adds	r7, #8
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd80      	pop	{r7, pc}
 8000c88:	20001478 	.word	0x20001478

08000c8c <_Z22set_discharge_cell_maxRhRiRb>:
/**
 * Brief:	It sets cell having the highest voltage to be discharged
 * Param:	Index
 * Retval:	None
 */
void set_discharge_cell_max(uint8_t &discharge_at_once, int &i, bool &max_voltage_discharge_activation){
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b084      	sub	sp, #16
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	60f8      	str	r0, [r7, #12]
 8000c94:	60b9      	str	r1, [r7, #8]
 8000c96:	607a      	str	r2, [r7, #4]
	max_voltage_discharge_activation = false;
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	701a      	strb	r2, [r3, #0]
	if(discharge_at_once < MAX_CELLS_DISCHARGE_AT_ONCE)
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	781b      	ldrb	r3, [r3, #0]
 8000ca2:	2b01      	cmp	r3, #1
 8000ca4:	d827      	bhi.n	8000cf6 <_Z22set_discharge_cell_maxRhRiRb+0x6a>
	{
		data.charging.cell_discharge[data.voltages.highest_cell_voltage_index] = true;
 8000ca6:	4b16      	ldr	r3, [pc, #88]	; (8000d00 <_Z22set_discharge_cell_maxRhRiRb+0x74>)
 8000ca8:	7c9b      	ldrb	r3, [r3, #18]
 8000caa:	461a      	mov	r2, r3
 8000cac:	4b14      	ldr	r3, [pc, #80]	; (8000d00 <_Z22set_discharge_cell_maxRhRiRb+0x74>)
 8000cae:	4413      	add	r3, r2
 8000cb0:	2201      	movs	r2, #1
 8000cb2:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
		discharge_at_once++;
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	781b      	ldrb	r3, [r3, #0]
 8000cba:	3301      	adds	r3, #1
 8000cbc:	b2da      	uxtb	r2, r3
 8000cbe:	68fb      	ldr	r3, [r7, #12]
 8000cc0:	701a      	strb	r2, [r3, #0]
		i = data.voltages.highest_cell_voltage_index + 1; //impossible to discharge 2 cells next to each other
 8000cc2:	4b0f      	ldr	r3, [pc, #60]	; (8000d00 <_Z22set_discharge_cell_maxRhRiRb+0x74>)
 8000cc4:	7c9b      	ldrb	r3, [r3, #18]
 8000cc6:	1c5a      	adds	r2, r3, #1
 8000cc8:	68bb      	ldr	r3, [r7, #8]
 8000cca:	601a      	str	r2, [r3, #0]
		i=discharge_cells_tail(i);
 8000ccc:	68bb      	ldr	r3, [r7, #8]
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	f7ff ff91 	bl	8000bf8 <_Z20discharge_cells_taili>
 8000cd6:	4602      	mov	r2, r0
 8000cd8:	68bb      	ldr	r3, [r7, #8]
 8000cda:	601a      	str	r2, [r3, #0]

		data.charging.discharge_activation = true;
 8000cdc:	4b08      	ldr	r3, [pc, #32]	; (8000d00 <_Z22set_discharge_cell_maxRhRiRb+0x74>)
 8000cde:	2201      	movs	r2, #1
 8000ce0:	f883 2298 	strb.w	r2, [r3, #664]	; 0x298
		data.charging.discharge_tick_end = HAL_GetTick() + BALANCE_TIME;
 8000ce4:	f004 faca 	bl	800527c <HAL_GetTick>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8000cee:	3310      	adds	r3, #16
 8000cf0:	4a03      	ldr	r2, [pc, #12]	; (8000d00 <_Z22set_discharge_cell_maxRhRiRb+0x74>)
 8000cf2:	f8c2 329c 	str.w	r3, [r2, #668]	; 0x29c
	}
}
 8000cf6:	bf00      	nop
 8000cf8:	3710      	adds	r7, #16
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	20001478 	.word	0x20001478

08000d04 <_Z15balance_controlv>:
 * Brief:	Control of cell discharges
 * Param:	None
 * Retval:	None
 */
void balance_control()
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b086      	sub	sp, #24
 8000d08:	af00      	add	r7, sp, #0
	uint8_t charged_cells = 0, nearly_charged_cells = 0, cell_overcharged = 0, discharge_at_once = 0;
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	75fb      	strb	r3, [r7, #23]
 8000d0e:	2300      	movs	r3, #0
 8000d10:	75bb      	strb	r3, [r7, #22]
 8000d12:	2300      	movs	r3, #0
 8000d14:	757b      	strb	r3, [r7, #21]
 8000d16:	2300      	movs	r3, #0
 8000d18:	73fb      	strb	r3, [r7, #15]
	bool max_voltage_discharge_activation= 0, max_voltage_discharge_activation_charging_off = 0;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	73bb      	strb	r3, [r7, #14]
 8000d1e:	2300      	movs	r3, #0
 8000d20:	737b      	strb	r3, [r7, #13]

	for(unsigned int i = 0; i < NUMBER_OF_CELLS; i++)
 8000d22:	2300      	movs	r3, #0
 8000d24:	613b      	str	r3, [r7, #16]
 8000d26:	e03b      	b.n	8000da0 <_Z15balance_controlv+0x9c>
	{
		if(data.voltages.highest_cell_voltage > VOL_UP_OK || (data.voltages.highest_cell_voltage - data.voltages.lowest_cell_voltage) > BALANCE_VALUE)
 8000d28:	4b9e      	ldr	r3, [pc, #632]	; (8000fa4 <_Z15balance_controlv+0x2a0>)
 8000d2a:	8b9b      	ldrh	r3, [r3, #28]
 8000d2c:	f24a 420b 	movw	r2, #41995	; 0xa40b
 8000d30:	4293      	cmp	r3, r2
 8000d32:	d807      	bhi.n	8000d44 <_Z15balance_controlv+0x40>
 8000d34:	4b9b      	ldr	r3, [pc, #620]	; (8000fa4 <_Z15balance_controlv+0x2a0>)
 8000d36:	8b9b      	ldrh	r3, [r3, #28]
 8000d38:	461a      	mov	r2, r3
 8000d3a:	4b9a      	ldr	r3, [pc, #616]	; (8000fa4 <_Z15balance_controlv+0x2a0>)
 8000d3c:	8b5b      	ldrh	r3, [r3, #26]
 8000d3e:	1ad3      	subs	r3, r2, r3
 8000d40:	2b32      	cmp	r3, #50	; 0x32
 8000d42:	dd01      	ble.n	8000d48 <_Z15balance_controlv+0x44>
		{
			max_voltage_discharge_activation= true;
 8000d44:	2301      	movs	r3, #1
 8000d46:	73bb      	strb	r3, [r7, #14]
		}
		if(data.voltages.highest_cell_voltage > VOL_UP_OK)
 8000d48:	4b96      	ldr	r3, [pc, #600]	; (8000fa4 <_Z15balance_controlv+0x2a0>)
 8000d4a:	8b9b      	ldrh	r3, [r3, #28]
 8000d4c:	f24a 420b 	movw	r2, #41995	; 0xa40b
 8000d50:	4293      	cmp	r3, r2
 8000d52:	d901      	bls.n	8000d58 <_Z15balance_controlv+0x54>
		{
			max_voltage_discharge_activation_charging_off = true;
 8000d54:	2301      	movs	r3, #1
 8000d56:	737b      	strb	r3, [r7, #13]
		}
		if(data.voltages.cells[i] > VOL_UP_OK)
 8000d58:	4a92      	ldr	r2, [pc, #584]	; (8000fa4 <_Z15balance_controlv+0x2a0>)
 8000d5a:	693b      	ldr	r3, [r7, #16]
 8000d5c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d60:	f24a 420b 	movw	r2, #41995	; 0xa40b
 8000d64:	4293      	cmp	r3, r2
 8000d66:	d902      	bls.n	8000d6e <_Z15balance_controlv+0x6a>
		{
			charged_cells++;
 8000d68:	7dfb      	ldrb	r3, [r7, #23]
 8000d6a:	3301      	adds	r3, #1
 8000d6c:	75fb      	strb	r3, [r7, #23]
		}
		if(data.voltages.cells[i] > VOL_UP_NEARLY_OK)
 8000d6e:	4a8d      	ldr	r2, [pc, #564]	; (8000fa4 <_Z15balance_controlv+0x2a0>)
 8000d70:	693b      	ldr	r3, [r7, #16]
 8000d72:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d76:	f24a 32c0 	movw	r2, #41920	; 0xa3c0
 8000d7a:	4293      	cmp	r3, r2
 8000d7c:	d902      	bls.n	8000d84 <_Z15balance_controlv+0x80>
		{
			nearly_charged_cells++;
 8000d7e:	7dbb      	ldrb	r3, [r7, #22]
 8000d80:	3301      	adds	r3, #1
 8000d82:	75bb      	strb	r3, [r7, #22]
		}
		if(data.voltages.cells[i] > VOL_UP_OVERCHARGE)
 8000d84:	4a87      	ldr	r2, [pc, #540]	; (8000fa4 <_Z15balance_controlv+0x2a0>)
 8000d86:	693b      	ldr	r3, [r7, #16]
 8000d88:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d8c:	f24a 4274 	movw	r2, #42100	; 0xa474
 8000d90:	4293      	cmp	r3, r2
 8000d92:	d902      	bls.n	8000d9a <_Z15balance_controlv+0x96>
		{
			cell_overcharged++;
 8000d94:	7d7b      	ldrb	r3, [r7, #21]
 8000d96:	3301      	adds	r3, #1
 8000d98:	757b      	strb	r3, [r7, #21]
	for(unsigned int i = 0; i < NUMBER_OF_CELLS; i++)
 8000d9a:	693b      	ldr	r3, [r7, #16]
 8000d9c:	3301      	adds	r3, #1
 8000d9e:	613b      	str	r3, [r7, #16]
 8000da0:	693b      	ldr	r3, [r7, #16]
 8000da2:	2b05      	cmp	r3, #5
 8000da4:	d9c0      	bls.n	8000d28 <_Z15balance_controlv+0x24>
		}
	}

	//EFUSE switch off - battery full
	if(charged_cells >= 4 && fabsf(data.current.value) < CHARGING_CUTOFF_CURRENT && nearly_charged_cells == 6)
 8000da6:	7dfb      	ldrb	r3, [r7, #23]
 8000da8:	2b03      	cmp	r3, #3
 8000daa:	d926      	bls.n	8000dfa <_Z15balance_controlv+0xf6>
 8000dac:	4b7d      	ldr	r3, [pc, #500]	; (8000fa4 <_Z15balance_controlv+0x2a0>)
 8000dae:	edd3 7a72 	vldr	s15, [r3, #456]	; 0x1c8
 8000db2:	eef0 7ae7 	vabs.f32	s15, s15
 8000db6:	ed9f 7a7c 	vldr	s14, [pc, #496]	; 8000fa8 <_Z15balance_controlv+0x2a4>
 8000dba:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000dbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000dc2:	d51a      	bpl.n	8000dfa <_Z15balance_controlv+0xf6>
 8000dc4:	7dbb      	ldrb	r3, [r7, #22]
 8000dc6:	2b06      	cmp	r3, #6
 8000dc8:	d117      	bne.n	8000dfa <_Z15balance_controlv+0xf6>
	{
		HAL_GPIO_WritePin(EFUSE_GPIO_Port, EFUSE_Pin, GPIO_PIN_RESET);
 8000dca:	2200      	movs	r2, #0
 8000dcc:	2104      	movs	r1, #4
 8000dce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000dd2:	f007 fb35 	bl	8008440 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_RESET);
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ddc:	4873      	ldr	r0, [pc, #460]	; (8000fac <_Z15balance_controlv+0x2a8>)
 8000dde:	f007 fb2f 	bl	8008440 <HAL_GPIO_WritePin>
		data.soc.main.set_full_battery();
 8000de2:	4873      	ldr	r0, [pc, #460]	; (8000fb0 <_Z15balance_controlv+0x2ac>)
 8000de4:	f003 facc 	bl	8004380 <_ZN7SoC_EKF16set_full_batteryEv>
		data.charging.charging_state = false;
 8000de8:	4b6e      	ldr	r3, [pc, #440]	; (8000fa4 <_Z15balance_controlv+0x2a0>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	f883 2297 	strb.w	r2, [r3, #663]	; 0x297
		data.acu_state = 0;
 8000df0:	4b6c      	ldr	r3, [pc, #432]	; (8000fa4 <_Z15balance_controlv+0x2a0>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8000df8:	e043      	b.n	8000e82 <_Z15balance_controlv+0x17e>
	}
	//EFUSE switch off - cell overcharged
	else if(cell_overcharged > 1 && data.charging.discharge_activation == 0)
 8000dfa:	7d7b      	ldrb	r3, [r7, #21]
 8000dfc:	2b01      	cmp	r3, #1
 8000dfe:	d919      	bls.n	8000e34 <_Z15balance_controlv+0x130>
 8000e00:	4b68      	ldr	r3, [pc, #416]	; (8000fa4 <_Z15balance_controlv+0x2a0>)
 8000e02:	f893 3298 	ldrb.w	r3, [r3, #664]	; 0x298
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d114      	bne.n	8000e34 <_Z15balance_controlv+0x130>
	{
		HAL_GPIO_WritePin(EFUSE_GPIO_Port, EFUSE_Pin, GPIO_PIN_RESET);
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	2104      	movs	r1, #4
 8000e0e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e12:	f007 fb15 	bl	8008440 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_RESET);
 8000e16:	2200      	movs	r2, #0
 8000e18:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e1c:	4863      	ldr	r0, [pc, #396]	; (8000fac <_Z15balance_controlv+0x2a8>)
 8000e1e:	f007 fb0f 	bl	8008440 <HAL_GPIO_WritePin>
		data.charging.charging_state = false;
 8000e22:	4b60      	ldr	r3, [pc, #384]	; (8000fa4 <_Z15balance_controlv+0x2a0>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	f883 2297 	strb.w	r2, [r3, #663]	; 0x297
		data.acu_state = 0;
 8000e2a:	4b5e      	ldr	r3, [pc, #376]	; (8000fa4 <_Z15balance_controlv+0x2a0>)
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8000e32:	e026      	b.n	8000e82 <_Z15balance_controlv+0x17e>
	}
	//EFUSE switch on
	else if(!data.charging.charger_plugged && nearly_charged_cells < 6 && cell_overcharged == 0 && data.charging.discharge_activation == 0)// && acuState == 0
 8000e34:	4b5b      	ldr	r3, [pc, #364]	; (8000fa4 <_Z15balance_controlv+0x2a0>)
 8000e36:	f893 3296 	ldrb.w	r3, [r3, #662]	; 0x296
 8000e3a:	f083 0301 	eor.w	r3, r3, #1
 8000e3e:	b2db      	uxtb	r3, r3
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d01e      	beq.n	8000e82 <_Z15balance_controlv+0x17e>
 8000e44:	7dbb      	ldrb	r3, [r7, #22]
 8000e46:	2b05      	cmp	r3, #5
 8000e48:	d81b      	bhi.n	8000e82 <_Z15balance_controlv+0x17e>
 8000e4a:	7d7b      	ldrb	r3, [r7, #21]
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d118      	bne.n	8000e82 <_Z15balance_controlv+0x17e>
 8000e50:	4b54      	ldr	r3, [pc, #336]	; (8000fa4 <_Z15balance_controlv+0x2a0>)
 8000e52:	f893 3298 	ldrb.w	r3, [r3, #664]	; 0x298
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d113      	bne.n	8000e82 <_Z15balance_controlv+0x17e>
	{
		HAL_GPIO_WritePin(EFUSE_GPIO_Port, EFUSE_Pin, GPIO_PIN_SET);
 8000e5a:	2201      	movs	r2, #1
 8000e5c:	2104      	movs	r1, #4
 8000e5e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e62:	f007 faed 	bl	8008440 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_SET);
 8000e66:	2201      	movs	r2, #1
 8000e68:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e6c:	484f      	ldr	r0, [pc, #316]	; (8000fac <_Z15balance_controlv+0x2a8>)
 8000e6e:	f007 fae7 	bl	8008440 <HAL_GPIO_WritePin>
		data.charging.charging_state = true;
 8000e72:	4b4c      	ldr	r3, [pc, #304]	; (8000fa4 <_Z15balance_controlv+0x2a0>)
 8000e74:	2201      	movs	r2, #1
 8000e76:	f883 2297 	strb.w	r2, [r3, #663]	; 0x297
		data.acu_state = 1;
 8000e7a:	4b4a      	ldr	r3, [pc, #296]	; (8000fa4 <_Z15balance_controlv+0x2a0>)
 8000e7c:	2201      	movs	r2, #1
 8000e7e:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
	}


	//cell choice algorithm when charger is connected
	if(true == data.charging.charging_state && fabsf(data.current.value) > CHARGING_CUTOFF_CURRENT ) //charging on
 8000e82:	4b48      	ldr	r3, [pc, #288]	; (8000fa4 <_Z15balance_controlv+0x2a0>)
 8000e84:	f893 3297 	ldrb.w	r3, [r3, #663]	; 0x297
 8000e88:	2b01      	cmp	r3, #1
 8000e8a:	d151      	bne.n	8000f30 <_Z15balance_controlv+0x22c>
 8000e8c:	4b45      	ldr	r3, [pc, #276]	; (8000fa4 <_Z15balance_controlv+0x2a0>)
 8000e8e:	edd3 7a72 	vldr	s15, [r3, #456]	; 0x1c8
 8000e92:	eef0 7ae7 	vabs.f32	s15, s15
 8000e96:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8000fa8 <_Z15balance_controlv+0x2a4>
 8000e9a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000e9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ea2:	dd45      	ble.n	8000f30 <_Z15balance_controlv+0x22c>
	{
		if(false == data.charging.discharge_activation)
 8000ea4:	4b3f      	ldr	r3, [pc, #252]	; (8000fa4 <_Z15balance_controlv+0x2a0>)
 8000ea6:	f893 3298 	ldrb.w	r3, [r3, #664]	; 0x298
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d174      	bne.n	8000f98 <_Z15balance_controlv+0x294>
		{
			for(int i = 0; i < NUMBER_OF_CELLS; i++)
 8000eae:	2300      	movs	r3, #0
 8000eb0:	60bb      	str	r3, [r7, #8]
 8000eb2:	e039      	b.n	8000f28 <_Z15balance_controlv+0x224>
			{
				//discharge activation for the cell with the highest voltage
				if(true == max_voltage_discharge_activation)
 8000eb4:	7bbb      	ldrb	r3, [r7, #14]
 8000eb6:	2b01      	cmp	r3, #1
 8000eb8:	d109      	bne.n	8000ece <_Z15balance_controlv+0x1ca>
				{
					set_discharge_cell_max(discharge_at_once, i, max_voltage_discharge_activation);
 8000eba:	f107 020e 	add.w	r2, r7, #14
 8000ebe:	f107 0108 	add.w	r1, r7, #8
 8000ec2:	f107 030f 	add.w	r3, r7, #15
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f7ff fee0 	bl	8000c8c <_Z22set_discharge_cell_maxRhRiRb>
 8000ecc:	e029      	b.n	8000f22 <_Z15balance_controlv+0x21e>
				}
				//discharge activation for the cells with maximum voltage level - 4.201V
				else if(data.voltages.cells[i] > VOL_DIS)
 8000ece:	68bb      	ldr	r3, [r7, #8]
 8000ed0:	4a34      	ldr	r2, [pc, #208]	; (8000fa4 <_Z15balance_controlv+0x2a0>)
 8000ed2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ed6:	f24a 421a 	movw	r2, #42010	; 0xa41a
 8000eda:	4293      	cmp	r3, r2
 8000edc:	d908      	bls.n	8000ef0 <_Z15balance_controlv+0x1ec>
				{
					set_discharge_cell(discharge_at_once, i);
 8000ede:	f107 0208 	add.w	r2, r7, #8
 8000ee2:	f107 030f 	add.w	r3, r7, #15
 8000ee6:	4611      	mov	r1, r2
 8000ee8:	4618      	mov	r0, r3
 8000eea:	f7ff fe99 	bl	8000c20 <_Z18set_discharge_cellRhRi>
 8000eee:	e018      	b.n	8000f22 <_Z15balance_controlv+0x21e>
				}
				//discharge activation for rest cells if needed
				else if((data.voltages.cells[i] - data.voltages.lowest_cell_voltage) > BALANCE_VALUE)
 8000ef0:	68bb      	ldr	r3, [r7, #8]
 8000ef2:	4a2c      	ldr	r2, [pc, #176]	; (8000fa4 <_Z15balance_controlv+0x2a0>)
 8000ef4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000ef8:	461a      	mov	r2, r3
 8000efa:	4b2a      	ldr	r3, [pc, #168]	; (8000fa4 <_Z15balance_controlv+0x2a0>)
 8000efc:	8b5b      	ldrh	r3, [r3, #26]
 8000efe:	1ad3      	subs	r3, r2, r3
 8000f00:	2b32      	cmp	r3, #50	; 0x32
 8000f02:	dd08      	ble.n	8000f16 <_Z15balance_controlv+0x212>
				{
					set_discharge_cell(discharge_at_once, i);
 8000f04:	f107 0208 	add.w	r2, r7, #8
 8000f08:	f107 030f 	add.w	r3, r7, #15
 8000f0c:	4611      	mov	r1, r2
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f7ff fe86 	bl	8000c20 <_Z18set_discharge_cellRhRi>
 8000f14:	e005      	b.n	8000f22 <_Z15balance_controlv+0x21e>
				}
				else
					data.charging.cell_discharge[i] = false;
 8000f16:	68bb      	ldr	r3, [r7, #8]
 8000f18:	4a22      	ldr	r2, [pc, #136]	; (8000fa4 <_Z15balance_controlv+0x2a0>)
 8000f1a:	4413      	add	r3, r2
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
			for(int i = 0; i < NUMBER_OF_CELLS; i++)
 8000f22:	68bb      	ldr	r3, [r7, #8]
 8000f24:	3301      	adds	r3, #1
 8000f26:	60bb      	str	r3, [r7, #8]
 8000f28:	68bb      	ldr	r3, [r7, #8]
 8000f2a:	2b05      	cmp	r3, #5
 8000f2c:	ddc2      	ble.n	8000eb4 <_Z15balance_controlv+0x1b0>
			}
		}
	}
 8000f2e:	e033      	b.n	8000f98 <_Z15balance_controlv+0x294>
	else //charging off
	{
		//balance if the cell voltages are overcharged
		if(not  data.charging.discharge_activation)
 8000f30:	4b1c      	ldr	r3, [pc, #112]	; (8000fa4 <_Z15balance_controlv+0x2a0>)
 8000f32:	f893 3298 	ldrb.w	r3, [r3, #664]	; 0x298
 8000f36:	f083 0301 	eor.w	r3, r3, #1
 8000f3a:	b2db      	uxtb	r3, r3
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d02c      	beq.n	8000f9a <_Z15balance_controlv+0x296>
		{
			for(int i = 0; i < NUMBER_OF_CELLS; i++)
 8000f40:	2300      	movs	r3, #0
 8000f42:	607b      	str	r3, [r7, #4]
 8000f44:	e024      	b.n	8000f90 <_Z15balance_controlv+0x28c>
			{
				//discharge activation for the cell with the highest voltage
				if(true == max_voltage_discharge_activation_charging_off)
 8000f46:	7b7b      	ldrb	r3, [r7, #13]
 8000f48:	2b01      	cmp	r3, #1
 8000f4a:	d108      	bne.n	8000f5e <_Z15balance_controlv+0x25a>
				{
					set_discharge_cell_max(discharge_at_once, i, max_voltage_discharge_activation_charging_off);
 8000f4c:	f107 020d 	add.w	r2, r7, #13
 8000f50:	1d39      	adds	r1, r7, #4
 8000f52:	f107 030f 	add.w	r3, r7, #15
 8000f56:	4618      	mov	r0, r3
 8000f58:	f7ff fe98 	bl	8000c8c <_Z22set_discharge_cell_maxRhRiRb>
 8000f5c:	e015      	b.n	8000f8a <_Z15balance_controlv+0x286>
				}
				//discharge activation for the cells with maximum voltage level - 4.201V
				else if(data.voltages.cells[i] > VOL_DIS)
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	4a10      	ldr	r2, [pc, #64]	; (8000fa4 <_Z15balance_controlv+0x2a0>)
 8000f62:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f66:	f24a 421a 	movw	r2, #42010	; 0xa41a
 8000f6a:	4293      	cmp	r3, r2
 8000f6c:	d907      	bls.n	8000f7e <_Z15balance_controlv+0x27a>
				{
					set_discharge_cell(discharge_at_once, i);
 8000f6e:	1d3a      	adds	r2, r7, #4
 8000f70:	f107 030f 	add.w	r3, r7, #15
 8000f74:	4611      	mov	r1, r2
 8000f76:	4618      	mov	r0, r3
 8000f78:	f7ff fe52 	bl	8000c20 <_Z18set_discharge_cellRhRi>
 8000f7c:	e005      	b.n	8000f8a <_Z15balance_controlv+0x286>
				}
				else
					data.charging.cell_discharge[i] = false;
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	4a08      	ldr	r2, [pc, #32]	; (8000fa4 <_Z15balance_controlv+0x2a0>)
 8000f82:	4413      	add	r3, r2
 8000f84:	2200      	movs	r2, #0
 8000f86:	f883 2290 	strb.w	r2, [r3, #656]	; 0x290
			for(int i = 0; i < NUMBER_OF_CELLS; i++)
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	3301      	adds	r3, #1
 8000f8e:	607b      	str	r3, [r7, #4]
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	2b05      	cmp	r3, #5
 8000f94:	ddd7      	ble.n	8000f46 <_Z15balance_controlv+0x242>
			}
		}
	}
}
 8000f96:	e000      	b.n	8000f9a <_Z15balance_controlv+0x296>
	}
 8000f98:	bf00      	nop
}
 8000f9a:	bf00      	nop
 8000f9c:	3718      	adds	r7, #24
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	20001478 	.word	0x20001478
 8000fa8:	3e99999a 	.word	0x3e99999a
 8000fac:	48000800 	.word	0x48000800
 8000fb0:	2000164c 	.word	0x2000164c

08000fb4 <_Z31balance_activation_deactivationv>:
 * Brief:	Activation or deactivation of balance
 * Param:	None
 * Retval:	None
 */
void balance_activation_deactivation()
{
 8000fb4:	b590      	push	{r4, r7, lr}
 8000fb6:	b083      	sub	sp, #12
 8000fb8:	af00      	add	r7, sp, #0
	if(true == data.charging.discharge_activation)
 8000fba:	4b27      	ldr	r3, [pc, #156]	; (8001058 <_Z31balance_activation_deactivationv+0xa4>)
 8000fbc:	f893 3298 	ldrb.w	r3, [r3, #664]	; 0x298
 8000fc0:	2b01      	cmp	r3, #1
 8000fc2:	d117      	bne.n	8000ff4 <_Z31balance_activation_deactivationv+0x40>
	{
		for(int i = 0; i < NUMBER_OF_CELLS ; i++)
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	607b      	str	r3, [r7, #4]
 8000fc8:	e00e      	b.n	8000fe8 <_Z31balance_activation_deactivationv+0x34>
		{
			if(true == data.charging.cell_discharge[i])
 8000fca:	4a23      	ldr	r2, [pc, #140]	; (8001058 <_Z31balance_activation_deactivationv+0xa4>)
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	4413      	add	r3, r2
 8000fd0:	f503 7324 	add.w	r3, r3, #656	; 0x290
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	2b01      	cmp	r3, #1
 8000fd8:	d103      	bne.n	8000fe2 <_Z31balance_activation_deactivationv+0x2e>
			{
				LTC_turn_on_discharge(i, data.charging.cell_discharge);
 8000fda:	4920      	ldr	r1, [pc, #128]	; (800105c <_Z31balance_activation_deactivationv+0xa8>)
 8000fdc:	6878      	ldr	r0, [r7, #4]
 8000fde:	f001 fe05 	bl	8002bec <_Z21LTC_turn_on_dischargeiPb>
		for(int i = 0; i < NUMBER_OF_CELLS ; i++)
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	3301      	adds	r3, #1
 8000fe6:	607b      	str	r3, [r7, #4]
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	2b05      	cmp	r3, #5
 8000fec:	dded      	ble.n	8000fca <_Z31balance_activation_deactivationv+0x16>
			}
		}
		balance_deactivation_flag = true;
 8000fee:	4b1c      	ldr	r3, [pc, #112]	; (8001060 <_Z31balance_activation_deactivationv+0xac>)
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	701a      	strb	r2, [r3, #0]
	}
	if(data.charging.discharge_tick_end <= HAL_GetTick() && balance_deactivation_flag)
 8000ff4:	4b18      	ldr	r3, [pc, #96]	; (8001058 <_Z31balance_activation_deactivationv+0xa4>)
 8000ff6:	f8d3 429c 	ldr.w	r4, [r3, #668]	; 0x29c
 8000ffa:	f004 f93f 	bl	800527c <HAL_GetTick>
 8000ffe:	4603      	mov	r3, r0
 8001000:	429c      	cmp	r4, r3
 8001002:	d805      	bhi.n	8001010 <_Z31balance_activation_deactivationv+0x5c>
 8001004:	4b16      	ldr	r3, [pc, #88]	; (8001060 <_Z31balance_activation_deactivationv+0xac>)
 8001006:	781b      	ldrb	r3, [r3, #0]
 8001008:	2b00      	cmp	r3, #0
 800100a:	d001      	beq.n	8001010 <_Z31balance_activation_deactivationv+0x5c>
 800100c:	2301      	movs	r3, #1
 800100e:	e000      	b.n	8001012 <_Z31balance_activation_deactivationv+0x5e>
 8001010:	2300      	movs	r3, #0
 8001012:	2b00      	cmp	r3, #0
 8001014:	d01b      	beq.n	800104e <_Z31balance_activation_deactivationv+0x9a>
	{
		balance_deactivation_flag = false;
 8001016:	4b12      	ldr	r3, [pc, #72]	; (8001060 <_Z31balance_activation_deactivationv+0xac>)
 8001018:	2200      	movs	r2, #0
 800101a:	701a      	strb	r2, [r3, #0]
		data.charging.discharge_activation = 0;
 800101c:	4b0e      	ldr	r3, [pc, #56]	; (8001058 <_Z31balance_activation_deactivationv+0xa4>)
 800101e:	2200      	movs	r2, #0
 8001020:	f883 2298 	strb.w	r2, [r3, #664]	; 0x298
		for(int i = 0; i < NUMBER_OF_CELLS ; i++)
 8001024:	2300      	movs	r3, #0
 8001026:	603b      	str	r3, [r7, #0]
 8001028:	e009      	b.n	800103e <_Z31balance_activation_deactivationv+0x8a>
		{
			data.charging.cell_discharge[i] = false;
 800102a:	4a0b      	ldr	r2, [pc, #44]	; (8001058 <_Z31balance_activation_deactivationv+0xa4>)
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	4413      	add	r3, r2
 8001030:	f503 7324 	add.w	r3, r3, #656	; 0x290
 8001034:	2200      	movs	r2, #0
 8001036:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < NUMBER_OF_CELLS ; i++)
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	3301      	adds	r3, #1
 800103c:	603b      	str	r3, [r7, #0]
 800103e:	683b      	ldr	r3, [r7, #0]
 8001040:	2b05      	cmp	r3, #5
 8001042:	ddf2      	ble.n	800102a <_Z31balance_activation_deactivationv+0x76>
		}
		LTC_turn_off_discharge();
 8001044:	f001 fec2 	bl	8002dcc <_Z22LTC_turn_off_dischargev>
		tick_counter = 0; // time to wait for proper voltage values
 8001048:	4b06      	ldr	r3, [pc, #24]	; (8001064 <_Z31balance_activation_deactivationv+0xb0>)
 800104a:	2200      	movs	r2, #0
 800104c:	601a      	str	r2, [r3, #0]
	}
}
 800104e:	bf00      	nop
 8001050:	370c      	adds	r7, #12
 8001052:	46bd      	mov	sp, r7
 8001054:	bd90      	pop	{r4, r7, pc}
 8001056:	bf00      	nop
 8001058:	20001478 	.word	0x20001478
 800105c:	20001708 	.word	0x20001708
 8001060:	2000059c 	.word	0x2000059c
 8001064:	200005a0 	.word	0x200005a0

08001068 <_Z22start_balance_functionPv>:



void start_balance_function(void *argument){
 8001068:	b580      	push	{r7, lr}
 800106a:	b082      	sub	sp, #8
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
	data.charging.charger_plugged = HAL_GPIO_ReadPin(INTERLOCK_GPIO_Port, INTERLOCK_Pin);
 8001070:	2104      	movs	r1, #4
 8001072:	481f      	ldr	r0, [pc, #124]	; (80010f0 <_Z22start_balance_functionPv+0x88>)
 8001074:	f007 f9cc 	bl	8008410 <HAL_GPIO_ReadPin>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	bf14      	ite	ne
 800107e:	2301      	movne	r3, #1
 8001080:	2300      	moveq	r3, #0
 8001082:	b2da      	uxtb	r2, r3
 8001084:	4b1b      	ldr	r3, [pc, #108]	; (80010f4 <_Z22start_balance_functionPv+0x8c>)
 8001086:	f883 2296 	strb.w	r2, [r3, #662]	; 0x296
	for(;;){
		osDelay(100);
 800108a:	2064      	movs	r0, #100	; 0x64
 800108c:	f00f f88c 	bl	80101a8 <osDelay>
		//balance test on cell 0
		//data.charging.cell_discharge[0]=true;
		//LTC_turn_on_discharge(0, data.charging.cell_discharge);
		tick_counter++;
 8001090:	4b19      	ldr	r3, [pc, #100]	; (80010f8 <_Z22start_balance_functionPv+0x90>)
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	3301      	adds	r3, #1
 8001096:	4a18      	ldr	r2, [pc, #96]	; (80010f8 <_Z22start_balance_functionPv+0x90>)
 8001098:	6013      	str	r3, [r2, #0]
		if(tick_counter > BALANCE_TICKS_AFTER_BALANCE){
 800109a:	4b17      	ldr	r3, [pc, #92]	; (80010f8 <_Z22start_balance_functionPv+0x90>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	2b1e      	cmp	r3, #30
 80010a0:	d9f3      	bls.n	800108a <_Z22start_balance_functionPv+0x22>
			if(!data.charging.charger_plugged && CheckMessage(&USB_Receive_Buffer)) //charger is plugged
 80010a2:	4b14      	ldr	r3, [pc, #80]	; (80010f4 <_Z22start_balance_functionPv+0x8c>)
 80010a4:	f893 3296 	ldrb.w	r3, [r3, #662]	; 0x296
 80010a8:	f083 0301 	eor.w	r3, r3, #1
 80010ac:	b2db      	uxtb	r3, r3
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d007      	beq.n	80010c2 <_Z22start_balance_functionPv+0x5a>
 80010b2:	4812      	ldr	r0, [pc, #72]	; (80010fc <_Z22start_balance_functionPv+0x94>)
 80010b4:	f002 fe42 	bl	8003d3c <CheckMessage>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <_Z22start_balance_functionPv+0x5a>
 80010be:	2301      	movs	r3, #1
 80010c0:	e000      	b.n	80010c4 <_Z22start_balance_functionPv+0x5c>
 80010c2:	2300      	movs	r3, #0
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d00a      	beq.n	80010de <_Z22start_balance_functionPv+0x76>
			{
				HAL_GPIO_WritePin(LED_4_GPIO_Port, LED_4_Pin, GPIO_PIN_RESET);
 80010c8:	2200      	movs	r2, #0
 80010ca:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010ce:	480c      	ldr	r0, [pc, #48]	; (8001100 <_Z22start_balance_functionPv+0x98>)
 80010d0:	f007 f9b6 	bl	8008440 <HAL_GPIO_WritePin>

				balance_control();
 80010d4:	f7ff fe16 	bl	8000d04 <_Z15balance_controlv>
				balance_activation_deactivation();
 80010d8:	f7ff ff6c 	bl	8000fb4 <_Z31balance_activation_deactivationv>
 80010dc:	e7d5      	b.n	800108a <_Z22start_balance_functionPv+0x22>

			}
			else	//charger is unplugged
			{
				HAL_GPIO_WritePin(LED_4_GPIO_Port, LED_4_Pin, GPIO_PIN_SET);
 80010de:	2201      	movs	r2, #1
 80010e0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80010e4:	4806      	ldr	r0, [pc, #24]	; (8001100 <_Z22start_balance_functionPv+0x98>)
 80010e6:	f007 f9ab 	bl	8008440 <HAL_GPIO_WritePin>
				balance_activation_deactivation();
 80010ea:	f7ff ff63 	bl	8000fb4 <_Z31balance_activation_deactivationv>
		osDelay(100);
 80010ee:	e7cc      	b.n	800108a <_Z22start_balance_functionPv+0x22>
 80010f0:	48000400 	.word	0x48000400
 80010f4:	20001478 	.word	0x20001478
 80010f8:	200005a0 	.word	0x200005a0
 80010fc:	200005a4 	.word	0x200005a4
 8001100:	48000800 	.word	0x48000800

08001104 <_ZSt21is_constant_evaluatedv>:
#define __cpp_lib_is_constant_evaluated 201811L

  /// Returns true only when called during constant evaluation.
  constexpr inline bool
  is_constant_evaluated() noexcept
  { return __builtin_is_constant_evaluated(); }
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0
 8001108:	2300      	movs	r3, #0
 800110a:	4618      	mov	r0, r3
 800110c:	46bd      	mov	sp, r7
 800110e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001112:	4770      	bx	lr

08001114 <_ZnwjPv>:
#endif // __cpp_sized_deallocation
#endif // __cpp_aligned_new

// Default placement versions of operator new.
_GLIBCXX_NODISCARD inline void* operator new(std::size_t, void* __p) _GLIBCXX_USE_NOEXCEPT
{ return __p; }
 8001114:	b480      	push	{r7}
 8001116:	b083      	sub	sp, #12
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
 800111c:	6039      	str	r1, [r7, #0]
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	4618      	mov	r0, r3
 8001122:	370c      	adds	r7, #12
 8001124:	46bd      	mov	sp, r7
 8001126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112a:	4770      	bx	lr

0800112c <_ZN3etl11vector_baseC1Ej>:
  protected:

    //*************************************************************************
    /// Constructor.
    //*************************************************************************
    vector_base(size_t max_size_)
 800112c:	b480      	push	{r7}
 800112e:	b083      	sub	sp, #12
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
 8001134:	6039      	str	r1, [r7, #0]
      : CAPACITY(max_size_)
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	683a      	ldr	r2, [r7, #0]
 800113a:	601a      	str	r2, [r3, #0]
    {
    }
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	4618      	mov	r0, r3
 8001140:	370c      	adds	r7, #12
 8001142:	46bd      	mov	sp, r7
 8001144:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001148:	4770      	bx	lr

0800114a <_ZN3etl11vector_baseD1Ev>:
    virtual ~vector_base()
    {
    }
#else
  protected:
    ~vector_base()
 800114a:	b480      	push	{r7}
 800114c:	b083      	sub	sp, #12
 800114e:	af00      	add	r7, sp, #0
 8001150:	6078      	str	r0, [r7, #4]
    {
    }
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	4618      	mov	r0, r3
 8001156:	370c      	adds	r7, #12
 8001158:	46bd      	mov	sp, r7
 800115a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115e:	4770      	bx	lr

08001160 <_ZN8PUTM_CAN14Can_rx_messageC1ER19__CAN_HandleTypeDefm>:
namespace PUTM_CAN {

static const std::size_t max_dlc_size = 8;

struct Can_rx_message {
  Can_rx_message(CAN_HandleTypeDef &hcan, uint32_t RxFifo) : header{}, data{0} {
 8001160:	b580      	push	{r7, lr}
 8001162:	b084      	sub	sp, #16
 8001164:	af00      	add	r7, sp, #0
 8001166:	60f8      	str	r0, [r7, #12]
 8001168:	60b9      	str	r1, [r7, #8]
 800116a:	607a      	str	r2, [r7, #4]
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	461a      	mov	r2, r3
 8001170:	2300      	movs	r3, #0
 8001172:	6013      	str	r3, [r2, #0]
 8001174:	6053      	str	r3, [r2, #4]
 8001176:	6093      	str	r3, [r2, #8]
 8001178:	60d3      	str	r3, [r2, #12]
 800117a:	6113      	str	r3, [r2, #16]
 800117c:	6153      	str	r3, [r2, #20]
 800117e:	6193      	str	r3, [r2, #24]
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	331c      	adds	r3, #28
 8001184:	2200      	movs	r2, #0
 8001186:	601a      	str	r2, [r3, #0]
 8001188:	605a      	str	r2, [r3, #4]
    this->status =
        HAL_CAN_GetRxMessage(&hcan, RxFifo, &this->header, this->data);
 800118a:	68fa      	ldr	r2, [r7, #12]
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	331c      	adds	r3, #28
 8001190:	6879      	ldr	r1, [r7, #4]
 8001192:	68b8      	ldr	r0, [r7, #8]
 8001194:	f006 f8ef 	bl	8007376 <HAL_CAN_GetRxMessage>
 8001198:	4603      	mov	r3, r0
 800119a:	461a      	mov	r2, r3
    this->status =
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	4618      	mov	r0, r3
 80011a6:	3710      	adds	r7, #16
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bd80      	pop	{r7, pc}

080011ac <_ZN8PUTM_CAN11Device_base6get_IDEv>:
  bool new_data : 1;

public:
  constexpr Device_base(uint32_t ide, uint8_t dlc)
      : IDE{ide}, DLC{dlc}, new_data{false} {}
  [[nodiscard]] constexpr uint32_t get_ID() { return IDE; }
 80011ac:	b480      	push	{r7}
 80011ae:	b083      	sub	sp, #12
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	791a      	ldrb	r2, [r3, #4]
 80011b8:	795b      	ldrb	r3, [r3, #5]
 80011ba:	f003 030f 	and.w	r3, r3, #15
 80011be:	021b      	lsls	r3, r3, #8
 80011c0:	4313      	orrs	r3, r2
 80011c2:	b29b      	uxth	r3, r3
 80011c4:	4618      	mov	r0, r3
 80011c6:	370c      	adds	r7, #12
 80011c8:	46bd      	mov	sp, r7
 80011ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ce:	4770      	bx	lr

080011d0 <_ZN8PUTM_CAN13Can_interface13parse_messageERKNS_14Can_rx_messageE>:
                                                &wheel_temp_main};

public:
  Can_interface() = default;

  bool parse_message(const Can_rx_message &m) {
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b086      	sub	sp, #24
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
 80011d8:	6039      	str	r1, [r7, #0]
    for (auto &device : device_array) {
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80011e0:	613b      	str	r3, [r7, #16]
 80011e2:	6938      	ldr	r0, [r7, #16]
 80011e4:	f000 fcee 	bl	8001bc4 <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj33EE5beginEv>
 80011e8:	6178      	str	r0, [r7, #20]
 80011ea:	6938      	ldr	r0, [r7, #16]
 80011ec:	f000 fcf6 	bl	8001bdc <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj33EE3endEv>
 80011f0:	60f8      	str	r0, [r7, #12]
 80011f2:	e01e      	b.n	8001232 <_ZN8PUTM_CAN13Can_interface13parse_messageERKNS_14Can_rx_messageE+0x62>
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	60bb      	str	r3, [r7, #8]
      if (device->get_ID() == m.header.StdId) {
 80011f8:	68bb      	ldr	r3, [r7, #8]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	4618      	mov	r0, r3
 80011fe:	f7ff ffd5 	bl	80011ac <_ZN8PUTM_CAN11Device_base6get_IDEv>
 8001202:	4602      	mov	r2, r0
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	429a      	cmp	r2, r3
 800120a:	bf0c      	ite	eq
 800120c:	2301      	moveq	r3, #1
 800120e:	2300      	movne	r3, #0
 8001210:	b2db      	uxtb	r3, r3
 8001212:	2b00      	cmp	r3, #0
 8001214:	d00a      	beq.n	800122c <_ZN8PUTM_CAN13Can_interface13parse_messageERKNS_14Can_rx_messageE+0x5c>
        device->set_data(m);
 8001216:	68bb      	ldr	r3, [r7, #8]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	68ba      	ldr	r2, [r7, #8]
 8001220:	6812      	ldr	r2, [r2, #0]
 8001222:	6839      	ldr	r1, [r7, #0]
 8001224:	4610      	mov	r0, r2
 8001226:	4798      	blx	r3
        return true;
 8001228:	2301      	movs	r3, #1
 800122a:	e007      	b.n	800123c <_ZN8PUTM_CAN13Can_interface13parse_messageERKNS_14Can_rx_messageE+0x6c>
    for (auto &device : device_array) {
 800122c:	697b      	ldr	r3, [r7, #20]
 800122e:	3304      	adds	r3, #4
 8001230:	617b      	str	r3, [r7, #20]
 8001232:	697a      	ldr	r2, [r7, #20]
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	429a      	cmp	r2, r3
 8001238:	d1dc      	bne.n	80011f4 <_ZN8PUTM_CAN13Can_interface13parse_messageERKNS_14Can_rx_messageE+0x24>
      }
    }
    return false;
 800123a:	2300      	movs	r3, #0
  }
 800123c:	4618      	mov	r0, r3
 800123e:	3718      	adds	r7, #24
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}

08001244 <HAL_CAN_RxFifo0MsgPendingCallback>:

Can_interface can;

} // namespace PUTM_CAN

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8001244:	b580      	push	{r7, lr}
 8001246:	b08c      	sub	sp, #48	; 0x30
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  PUTM_CAN::Can_rx_message rx{*hcan, 0};
 800124c:	f107 0308 	add.w	r3, r7, #8
 8001250:	2200      	movs	r2, #0
 8001252:	6879      	ldr	r1, [r7, #4]
 8001254:	4618      	mov	r0, r3
 8001256:	f7ff ff83 	bl	8001160 <_ZN8PUTM_CAN14Can_rx_messageC1ER19__CAN_HandleTypeDefm>
  if (rx.status == HAL_StatusTypeDef::HAL_OK) {
 800125a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800125e:	2b00      	cmp	r3, #0
 8001260:	d105      	bne.n	800126e <HAL_CAN_RxFifo0MsgPendingCallback+0x2a>
    if (not PUTM_CAN::can.parse_message(rx)) {
 8001262:	f107 0308 	add.w	r3, r7, #8
 8001266:	4619      	mov	r1, r3
 8001268:	4803      	ldr	r0, [pc, #12]	; (8001278 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>)
 800126a:	f7ff ffb1 	bl	80011d0 <_ZN8PUTM_CAN13Can_interface13parse_messageERKNS_14Can_rx_messageE>
      // Unknown message
      //Error_Handler();
    }
  }
}
 800126e:	bf00      	nop
 8001270:	3730      	adds	r7, #48	; 0x30
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	20000000 	.word	0x20000000

0800127c <_Z8can_initv>:
		{Error_condition::CURRENT_HIGH,20,100,data.current.value,ERROR_TIME,7}

};

void can_init()
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b08a      	sub	sp, #40	; 0x28
 8001280:	af00      	add	r7, sp, #0
	CAN_FilterTypeDef filter;
	filter.FilterActivation = ENABLE;
 8001282:	2301      	movs	r3, #1
 8001284:	623b      	str	r3, [r7, #32]
	filter.FilterBank = 10;
 8001286:	230a      	movs	r3, #10
 8001288:	617b      	str	r3, [r7, #20]
	filter.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 800128a:	2300      	movs	r3, #0
 800128c:	613b      	str	r3, [r7, #16]
	filter.FilterIdHigh = 0x00;
 800128e:	2300      	movs	r3, #0
 8001290:	603b      	str	r3, [r7, #0]
	filter.FilterIdLow = 0x00;
 8001292:	2300      	movs	r3, #0
 8001294:	607b      	str	r3, [r7, #4]
	filter.FilterMaskIdHigh = 0x00;
 8001296:	2300      	movs	r3, #0
 8001298:	60bb      	str	r3, [r7, #8]
	filter.FilterMaskIdLow = 0x00;
 800129a:	2300      	movs	r3, #0
 800129c:	60fb      	str	r3, [r7, #12]
	filter.FilterMode = CAN_FILTERMODE_IDMASK;
 800129e:	2300      	movs	r3, #0
 80012a0:	61bb      	str	r3, [r7, #24]
	filter.FilterScale = CAN_FILTERSCALE_32BIT;
 80012a2:	2301      	movs	r3, #1
 80012a4:	61fb      	str	r3, [r7, #28]
	filter.SlaveStartFilterBank = 10;
 80012a6:	230a      	movs	r3, #10
 80012a8:	627b      	str	r3, [r7, #36]	; 0x24

	HAL_CAN_ConfigFilter(&hcan1, &filter);
 80012aa:	463b      	mov	r3, r7
 80012ac:	4619      	mov	r1, r3
 80012ae:	4807      	ldr	r0, [pc, #28]	; (80012cc <_Z8can_initv+0x50>)
 80012b0:	f005 fe83 	bl	8006fba <HAL_CAN_ConfigFilter>
	HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 80012b4:	2102      	movs	r1, #2
 80012b6:	4805      	ldr	r0, [pc, #20]	; (80012cc <_Z8can_initv+0x50>)
 80012b8:	f006 f96f 	bl	800759a <HAL_CAN_ActivateNotification>
	HAL_CAN_Start(&hcan1);
 80012bc:	4803      	ldr	r0, [pc, #12]	; (80012cc <_Z8can_initv+0x50>)
 80012be:	f005 ff46 	bl	800714e <HAL_CAN_Start>

}
 80012c2:	bf00      	nop
 80012c4:	3728      	adds	r7, #40	; 0x28
 80012c6:	46bd      	mov	sp, r7
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	20001aac 	.word	0x20001aac

080012d0 <_Z11error_checkv>:

// error if value is in range <min, max>
void error_check(){
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b090      	sub	sp, #64	; 0x40
 80012d4:	af00      	add	r7, sp, #0
	etl::vector<Error_condition, 8> errors_vector;
 80012d6:	1d3b      	adds	r3, r7, #4
 80012d8:	4618      	mov	r0, r3
 80012da:	f000 fc99 	bl	8001c10 <_ZN3etl6vectorI15Error_conditionLj8EEC1Ev>

	for(auto& error : error_conditions){
 80012de:	4b2f      	ldr	r3, [pc, #188]	; (800139c <_Z11error_checkv+0xcc>)
 80012e0:	63bb      	str	r3, [r7, #56]	; 0x38
 80012e2:	4b2e      	ldr	r3, [pc, #184]	; (800139c <_Z11error_checkv+0xcc>)
 80012e4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80012e6:	4b2e      	ldr	r3, [pc, #184]	; (80013a0 <_Z11error_checkv+0xd0>)
 80012e8:	637b      	str	r3, [r7, #52]	; 0x34
 80012ea:	e040      	b.n	800136e <_Z11error_checkv+0x9e>
 80012ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80012ee:	633b      	str	r3, [r7, #48]	; 0x30
		if(error.min <= error.value && error.value <= error.max){
 80012f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012f2:	ed93 7a01 	vldr	s14, [r3, #4]
 80012f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012f8:	edd3 7a03 	vldr	s15, [r3, #12]
 80012fc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001300:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001304:	d825      	bhi.n	8001352 <_Z11error_checkv+0x82>
 8001306:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001308:	ed93 7a03 	vldr	s14, [r3, #12]
 800130c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800130e:	edd3 7a02 	vldr	s15, [r3, #8]
 8001312:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001316:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800131a:	d81a      	bhi.n	8001352 <_Z11error_checkv+0x82>
			errors_vector.emplace_back(error.error);
 800131c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800131e:	1d3b      	adds	r3, r7, #4
 8001320:	4611      	mov	r1, r2
 8001322:	4618      	mov	r0, r3
 8001324:	f000 fc99 	bl	8001c5a <_ZN3etl7ivectorI15Error_conditionE12emplace_backIJRS1_EEEvDpOT_>
			data.acu_state=error.acu_state_code;
 8001328:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800132a:	7d1a      	ldrb	r2, [r3, #20]
 800132c:	4b1d      	ldr	r3, [pc, #116]	; (80013a4 <_Z11error_checkv+0xd4>)
 800132e:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
			if(false == error.flag)
 8001332:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001334:	7f1b      	ldrb	r3, [r3, #28]
 8001336:	2b00      	cmp	r3, #0
 8001338:	d116      	bne.n	8001368 <_Z11error_checkv+0x98>
			{
				error.timer = HAL_GetTick() + error.error_time;
 800133a:	f003 ff9f 	bl	800527c <HAL_GetTick>
 800133e:	4602      	mov	r2, r0
 8001340:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001342:	691b      	ldr	r3, [r3, #16]
 8001344:	441a      	add	r2, r3
 8001346:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001348:	619a      	str	r2, [r3, #24]
				error.flag = true;
 800134a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800134c:	2201      	movs	r2, #1
 800134e:	771a      	strb	r2, [r3, #28]
			if(false == error.flag)
 8001350:	e00a      	b.n	8001368 <_Z11error_checkv+0x98>
			}
		}
		else{
			error.timer = HAL_GetTick() + error.error_time;
 8001352:	f003 ff93 	bl	800527c <HAL_GetTick>
 8001356:	4602      	mov	r2, r0
 8001358:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800135a:	691b      	ldr	r3, [r3, #16]
 800135c:	441a      	add	r2, r3
 800135e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001360:	619a      	str	r2, [r3, #24]
			error.flag = false;
 8001362:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001364:	2200      	movs	r2, #0
 8001366:	771a      	strb	r2, [r3, #28]
	for(auto& error : error_conditions){
 8001368:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800136a:	3320      	adds	r3, #32
 800136c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800136e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001370:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001372:	429a      	cmp	r2, r3
 8001374:	d1ba      	bne.n	80012ec <_Z11error_checkv+0x1c>
		}
	}

	if(errors_vector.empty())
 8001376:	1d3b      	adds	r3, r7, #4
 8001378:	4618      	mov	r0, r3
 800137a:	f000 fc89 	bl	8001c90 <_ZNK3etl7ivectorI15Error_conditionE5emptyEv>
 800137e:	4603      	mov	r3, r0
 8001380:	2b00      	cmp	r3, #0
 8001382:	d003      	beq.n	800138c <_Z11error_checkv+0xbc>
	{
		data.acu_state = NORMAL_STATE;
 8001384:	4b07      	ldr	r3, [pc, #28]	; (80013a4 <_Z11error_checkv+0xd4>)
 8001386:	2200      	movs	r2, #0
 8001388:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
	}
}
 800138c:	1d3b      	adds	r3, r7, #4
 800138e:	4618      	mov	r0, r3
 8001390:	f000 fc52 	bl	8001c38 <_ZN3etl6vectorI15Error_conditionLj8EED1Ev>
 8001394:	3740      	adds	r7, #64	; 0x40
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	200005c4 	.word	0x200005c4
 80013a0:	200006c4 	.word	0x200006c4
 80013a4:	20001478 	.word	0x20001478

080013a8 <_Z13error_executev>:

void error_execute(){
 80013a8:	b590      	push	{r4, r7, lr}
 80013aa:	b083      	sub	sp, #12
 80013ac:	af00      	add	r7, sp, #0
	uint32_t time = HAL_GetTick();
 80013ae:	f003 ff65 	bl	800527c <HAL_GetTick>
 80013b2:	6038      	str	r0, [r7, #0]
	if(error_conditions[0].timer <= HAL_GetTick()) //shut down and sleep
 80013b4:	4b23      	ldr	r3, [pc, #140]	; (8001444 <_Z13error_executev+0x9c>)
 80013b6:	699c      	ldr	r4, [r3, #24]
 80013b8:	f003 ff60 	bl	800527c <HAL_GetTick>
 80013bc:	4603      	mov	r3, r0
 80013be:	429c      	cmp	r4, r3
 80013c0:	bf94      	ite	ls
 80013c2:	2301      	movls	r3, #1
 80013c4:	2300      	movhi	r3, #0
 80013c6:	b2db      	uxtb	r3, r3
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d00a      	beq.n	80013e2 <_Z13error_executev+0x3a>
	{
		HAL_GPIO_WritePin(EFUSE_GPIO_Port, EFUSE_Pin, GPIO_PIN_RESET);
 80013cc:	2200      	movs	r2, #0
 80013ce:	2104      	movs	r1, #4
 80013d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80013d4:	f007 f834 	bl	8008440 <HAL_GPIO_WritePin>
		HAL_PWR_EnterSTOPMode(PWR_LOWPOWERREGULATOR_ON, PWR_STOPENTRY_WFI);
 80013d8:	2101      	movs	r1, #1
 80013da:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80013de:	f008 fa07 	bl	80097f0 <HAL_PWR_EnterSTOPMode>
	}
	for(unsigned int i = 3; i < 8; i++){
 80013e2:	2303      	movs	r3, #3
 80013e4:	607b      	str	r3, [r7, #4]
 80013e6:	e018      	b.n	800141a <_Z13error_executev+0x72>
		{
			if(error_conditions[i].timer <= HAL_GetTick()) //shut down
 80013e8:	4a16      	ldr	r2, [pc, #88]	; (8001444 <_Z13error_executev+0x9c>)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	015b      	lsls	r3, r3, #5
 80013ee:	4413      	add	r3, r2
 80013f0:	3318      	adds	r3, #24
 80013f2:	681c      	ldr	r4, [r3, #0]
 80013f4:	f003 ff42 	bl	800527c <HAL_GetTick>
 80013f8:	4603      	mov	r3, r0
 80013fa:	429c      	cmp	r4, r3
 80013fc:	bf94      	ite	ls
 80013fe:	2301      	movls	r3, #1
 8001400:	2300      	movhi	r3, #0
 8001402:	b2db      	uxtb	r3, r3
 8001404:	2b00      	cmp	r3, #0
 8001406:	d005      	beq.n	8001414 <_Z13error_executev+0x6c>
			{

				HAL_GPIO_WritePin(EFUSE_GPIO_Port, EFUSE_Pin, GPIO_PIN_RESET);
 8001408:	2200      	movs	r2, #0
 800140a:	2104      	movs	r1, #4
 800140c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001410:	f007 f816 	bl	8008440 <HAL_GPIO_WritePin>
	for(unsigned int i = 3; i < 8; i++){
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	3301      	adds	r3, #1
 8001418:	607b      	str	r3, [r7, #4]
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	2b07      	cmp	r3, #7
 800141e:	d9e3      	bls.n	80013e8 <_Z13error_executev+0x40>
				}*/
			}
		}
	}

	data.EFUSE_state = HAL_GPIO_ReadPin(EFUSE_GPIO_Port, EFUSE_Pin);
 8001420:	2104      	movs	r1, #4
 8001422:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001426:	f006 fff3 	bl	8008410 <HAL_GPIO_ReadPin>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	bf14      	ite	ne
 8001430:	2301      	movne	r3, #1
 8001432:	2300      	moveq	r3, #0
 8001434:	b2da      	uxtb	r2, r3
 8001436:	4b04      	ldr	r3, [pc, #16]	; (8001448 <_Z13error_executev+0xa0>)
 8001438:	f883 22a1 	strb.w	r2, [r3, #673]	; 0x2a1
}
 800143c:	bf00      	nop
 800143e:	370c      	adds	r7, #12
 8001440:	46bd      	mov	sp, r7
 8001442:	bd90      	pop	{r4, r7, pc}
 8001444:	200005c4 	.word	0x200005c4
 8001448:	20001478 	.word	0x20001478

0800144c <_Z11serialPrintv>:

void serialPrint()
{
 800144c:	b590      	push	{r4, r7, lr}
 800144e:	b08d      	sub	sp, #52	; 0x34
 8001450:	af02      	add	r7, sp, #8
	// FIXME count chars
	// or use {fmt}
	static char tab[3500];
	uint16_t n=0;
 8001452:	2300      	movs	r3, #0
 8001454:	84fb      	strh	r3, [r7, #38]	; 0x26

	RTC_DateTypeDef rtc_date;
	RTC_TimeTypeDef rtc_time;
	HAL_RTC_GetTime(&hrtc, &rtc_time, RTC_FORMAT_BIN);
 8001456:	463b      	mov	r3, r7
 8001458:	2200      	movs	r2, #0
 800145a:	4619      	mov	r1, r3
 800145c:	48ab      	ldr	r0, [pc, #684]	; (800170c <_Z11serialPrintv+0x2c0>)
 800145e:	f00a f8df 	bl	800b620 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &rtc_date, RTC_FORMAT_BIN);
 8001462:	f107 0314 	add.w	r3, r7, #20
 8001466:	2200      	movs	r2, #0
 8001468:	4619      	mov	r1, r3
 800146a:	48a8      	ldr	r0, [pc, #672]	; (800170c <_Z11serialPrintv+0x2c0>)
 800146c:	f00a f9c2 	bl	800b7f4 <HAL_RTC_GetDate>

	float cell_values_sum = (float)data.voltages.total / 10'000.0;
 8001470:	4ba7      	ldr	r3, [pc, #668]	; (8001710 <_Z11serialPrintv+0x2c4>)
 8001472:	695b      	ldr	r3, [r3, #20]
 8001474:	ee07 3a90 	vmov	s15, r3
 8001478:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800147c:	eddf 6aa5 	vldr	s13, [pc, #660]	; 8001714 <_Z11serialPrintv+0x2c8>
 8001480:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001484:	edc7 7a07 	vstr	s15, [r7, #28]
	n += sprintf(&tab[n], "%02d:%02d:%02d\r\n", rtc_time.Hours, rtc_time.Minutes, rtc_time.Seconds);
 8001488:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800148a:	4aa3      	ldr	r2, [pc, #652]	; (8001718 <_Z11serialPrintv+0x2cc>)
 800148c:	1898      	adds	r0, r3, r2
 800148e:	783b      	ldrb	r3, [r7, #0]
 8001490:	461a      	mov	r2, r3
 8001492:	787b      	ldrb	r3, [r7, #1]
 8001494:	4619      	mov	r1, r3
 8001496:	78bb      	ldrb	r3, [r7, #2]
 8001498:	9300      	str	r3, [sp, #0]
 800149a:	460b      	mov	r3, r1
 800149c:	499f      	ldr	r1, [pc, #636]	; (800171c <_Z11serialPrintv+0x2d0>)
 800149e:	f012 ffef 	bl	8014480 <siprintf>
 80014a2:	4603      	mov	r3, r0
 80014a4:	b29a      	uxth	r2, r3
 80014a6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80014a8:	4413      	add	r3, r2
 80014aa:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "*** Battery state: %d ***", data.acu_state);
 80014ac:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80014ae:	4a9a      	ldr	r2, [pc, #616]	; (8001718 <_Z11serialPrintv+0x2cc>)
 80014b0:	4413      	add	r3, r2
 80014b2:	4a97      	ldr	r2, [pc, #604]	; (8001710 <_Z11serialPrintv+0x2c4>)
 80014b4:	f892 22a0 	ldrb.w	r2, [r2, #672]	; 0x2a0
 80014b8:	4999      	ldr	r1, [pc, #612]	; (8001720 <_Z11serialPrintv+0x2d4>)
 80014ba:	4618      	mov	r0, r3
 80014bc:	f012 ffe0 	bl	8014480 <siprintf>
 80014c0:	4603      	mov	r3, r0
 80014c2:	b29a      	uxth	r2, r3
 80014c4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80014c6:	4413      	add	r3, r2
 80014c8:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 80014ca:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80014cc:	4a92      	ldr	r2, [pc, #584]	; (8001718 <_Z11serialPrintv+0x2cc>)
 80014ce:	4413      	add	r3, r2
 80014d0:	4994      	ldr	r1, [pc, #592]	; (8001724 <_Z11serialPrintv+0x2d8>)
 80014d2:	4618      	mov	r0, r3
 80014d4:	f012 ffd4 	bl	8014480 <siprintf>
 80014d8:	4603      	mov	r3, r0
 80014da:	b29a      	uxth	r2, r3
 80014dc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80014de:	4413      	add	r3, r2
 80014e0:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "LEGEND FOR BATTERY STATE:");
 80014e2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80014e4:	4a8c      	ldr	r2, [pc, #560]	; (8001718 <_Z11serialPrintv+0x2cc>)
 80014e6:	4413      	add	r3, r2
 80014e8:	498f      	ldr	r1, [pc, #572]	; (8001728 <_Z11serialPrintv+0x2dc>)
 80014ea:	4618      	mov	r0, r3
 80014ec:	f012 ffc8 	bl	8014480 <siprintf>
 80014f0:	4603      	mov	r3, r0
 80014f2:	b29a      	uxth	r2, r3
 80014f4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80014f6:	4413      	add	r3, r2
 80014f8:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 80014fa:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80014fc:	4a86      	ldr	r2, [pc, #536]	; (8001718 <_Z11serialPrintv+0x2cc>)
 80014fe:	4413      	add	r3, r2
 8001500:	4988      	ldr	r1, [pc, #544]	; (8001724 <_Z11serialPrintv+0x2d8>)
 8001502:	4618      	mov	r0, r3
 8001504:	f012 ffbc 	bl	8014480 <siprintf>
 8001508:	4603      	mov	r3, r0
 800150a:	b29a      	uxth	r2, r3
 800150c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800150e:	4413      	add	r3, r2
 8001510:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "0- all good");
 8001512:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001514:	4a80      	ldr	r2, [pc, #512]	; (8001718 <_Z11serialPrintv+0x2cc>)
 8001516:	4413      	add	r3, r2
 8001518:	4984      	ldr	r1, [pc, #528]	; (800172c <_Z11serialPrintv+0x2e0>)
 800151a:	4618      	mov	r0, r3
 800151c:	f012 ffb0 	bl	8014480 <siprintf>
 8001520:	4603      	mov	r3, r0
 8001522:	b29a      	uxth	r2, r3
 8001524:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001526:	4413      	add	r3, r2
 8001528:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 800152a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800152c:	4a7a      	ldr	r2, [pc, #488]	; (8001718 <_Z11serialPrintv+0x2cc>)
 800152e:	4413      	add	r3, r2
 8001530:	497c      	ldr	r1, [pc, #496]	; (8001724 <_Z11serialPrintv+0x2d8>)
 8001532:	4618      	mov	r0, r3
 8001534:	f012 ffa4 	bl	8014480 <siprintf>
 8001538:	4603      	mov	r3, r0
 800153a:	b29a      	uxth	r2, r3
 800153c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800153e:	4413      	add	r3, r2
 8001540:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "1- charging");
 8001542:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001544:	4a74      	ldr	r2, [pc, #464]	; (8001718 <_Z11serialPrintv+0x2cc>)
 8001546:	4413      	add	r3, r2
 8001548:	4979      	ldr	r1, [pc, #484]	; (8001730 <_Z11serialPrintv+0x2e4>)
 800154a:	4618      	mov	r0, r3
 800154c:	f012 ff98 	bl	8014480 <siprintf>
 8001550:	4603      	mov	r3, r0
 8001552:	b29a      	uxth	r2, r3
 8001554:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001556:	4413      	add	r3, r2
 8001558:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 800155a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800155c:	4a6e      	ldr	r2, [pc, #440]	; (8001718 <_Z11serialPrintv+0x2cc>)
 800155e:	4413      	add	r3, r2
 8001560:	4970      	ldr	r1, [pc, #448]	; (8001724 <_Z11serialPrintv+0x2d8>)
 8001562:	4618      	mov	r0, r3
 8001564:	f012 ff8c 	bl	8014480 <siprintf>
 8001568:	4603      	mov	r3, r0
 800156a:	b29a      	uxth	r2, r3
 800156c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800156e:	4413      	add	r3, r2
 8001570:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "2- unbalanced(difference from lowest to highest >0.2V)");
 8001572:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001574:	4a68      	ldr	r2, [pc, #416]	; (8001718 <_Z11serialPrintv+0x2cc>)
 8001576:	4413      	add	r3, r2
 8001578:	496e      	ldr	r1, [pc, #440]	; (8001734 <_Z11serialPrintv+0x2e8>)
 800157a:	4618      	mov	r0, r3
 800157c:	f012 ff80 	bl	8014480 <siprintf>
 8001580:	4603      	mov	r3, r0
 8001582:	b29a      	uxth	r2, r3
 8001584:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001586:	4413      	add	r3, r2
 8001588:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 800158a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800158c:	4a62      	ldr	r2, [pc, #392]	; (8001718 <_Z11serialPrintv+0x2cc>)
 800158e:	4413      	add	r3, r2
 8001590:	4964      	ldr	r1, [pc, #400]	; (8001724 <_Z11serialPrintv+0x2d8>)
 8001592:	4618      	mov	r0, r3
 8001594:	f012 ff74 	bl	8014480 <siprintf>
 8001598:	4603      	mov	r3, r0
 800159a:	b29a      	uxth	r2, r3
 800159c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800159e:	4413      	add	r3, r2
 80015a0:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "3- highest temperature is more than 48C");
 80015a2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80015a4:	4a5c      	ldr	r2, [pc, #368]	; (8001718 <_Z11serialPrintv+0x2cc>)
 80015a6:	4413      	add	r3, r2
 80015a8:	4963      	ldr	r1, [pc, #396]	; (8001738 <_Z11serialPrintv+0x2ec>)
 80015aa:	4618      	mov	r0, r3
 80015ac:	f012 ff68 	bl	8014480 <siprintf>
 80015b0:	4603      	mov	r3, r0
 80015b2:	b29a      	uxth	r2, r3
 80015b4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80015b6:	4413      	add	r3, r2
 80015b8:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 80015ba:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80015bc:	4a56      	ldr	r2, [pc, #344]	; (8001718 <_Z11serialPrintv+0x2cc>)
 80015be:	4413      	add	r3, r2
 80015c0:	4958      	ldr	r1, [pc, #352]	; (8001724 <_Z11serialPrintv+0x2d8>)
 80015c2:	4618      	mov	r0, r3
 80015c4:	f012 ff5c 	bl	8014480 <siprintf>
 80015c8:	4603      	mov	r3, r0
 80015ca:	b29a      	uxth	r2, r3
 80015cc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80015ce:	4413      	add	r3, r2
 80015d0:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "4- too low voltage");
 80015d2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80015d4:	4a50      	ldr	r2, [pc, #320]	; (8001718 <_Z11serialPrintv+0x2cc>)
 80015d6:	4413      	add	r3, r2
 80015d8:	4958      	ldr	r1, [pc, #352]	; (800173c <_Z11serialPrintv+0x2f0>)
 80015da:	4618      	mov	r0, r3
 80015dc:	f012 ff50 	bl	8014480 <siprintf>
 80015e0:	4603      	mov	r3, r0
 80015e2:	b29a      	uxth	r2, r3
 80015e4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80015e6:	4413      	add	r3, r2
 80015e8:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 80015ea:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80015ec:	4a4a      	ldr	r2, [pc, #296]	; (8001718 <_Z11serialPrintv+0x2cc>)
 80015ee:	4413      	add	r3, r2
 80015f0:	494c      	ldr	r1, [pc, #304]	; (8001724 <_Z11serialPrintv+0x2d8>)
 80015f2:	4618      	mov	r0, r3
 80015f4:	f012 ff44 	bl	8014480 <siprintf>
 80015f8:	4603      	mov	r3, r0
 80015fa:	b29a      	uxth	r2, r3
 80015fc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80015fe:	4413      	add	r3, r2
 8001600:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "5- too high voltage");
 8001602:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001604:	4a44      	ldr	r2, [pc, #272]	; (8001718 <_Z11serialPrintv+0x2cc>)
 8001606:	4413      	add	r3, r2
 8001608:	494d      	ldr	r1, [pc, #308]	; (8001740 <_Z11serialPrintv+0x2f4>)
 800160a:	4618      	mov	r0, r3
 800160c:	f012 ff38 	bl	8014480 <siprintf>
 8001610:	4603      	mov	r3, r0
 8001612:	b29a      	uxth	r2, r3
 8001614:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001616:	4413      	add	r3, r2
 8001618:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 800161a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800161c:	4a3e      	ldr	r2, [pc, #248]	; (8001718 <_Z11serialPrintv+0x2cc>)
 800161e:	4413      	add	r3, r2
 8001620:	4940      	ldr	r1, [pc, #256]	; (8001724 <_Z11serialPrintv+0x2d8>)
 8001622:	4618      	mov	r0, r3
 8001624:	f012 ff2c 	bl	8014480 <siprintf>
 8001628:	4603      	mov	r3, r0
 800162a:	b29a      	uxth	r2, r3
 800162c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800162e:	4413      	add	r3, r2
 8001630:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "6- too high temperature");
 8001632:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001634:	4a38      	ldr	r2, [pc, #224]	; (8001718 <_Z11serialPrintv+0x2cc>)
 8001636:	4413      	add	r3, r2
 8001638:	4942      	ldr	r1, [pc, #264]	; (8001744 <_Z11serialPrintv+0x2f8>)
 800163a:	4618      	mov	r0, r3
 800163c:	f012 ff20 	bl	8014480 <siprintf>
 8001640:	4603      	mov	r3, r0
 8001642:	b29a      	uxth	r2, r3
 8001644:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001646:	4413      	add	r3, r2
 8001648:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 800164a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800164c:	4a32      	ldr	r2, [pc, #200]	; (8001718 <_Z11serialPrintv+0x2cc>)
 800164e:	4413      	add	r3, r2
 8001650:	4934      	ldr	r1, [pc, #208]	; (8001724 <_Z11serialPrintv+0x2d8>)
 8001652:	4618      	mov	r0, r3
 8001654:	f012 ff14 	bl	8014480 <siprintf>
 8001658:	4603      	mov	r3, r0
 800165a:	b29a      	uxth	r2, r3
 800165c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800165e:	4413      	add	r3, r2
 8001660:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "7- too high current");
 8001662:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001664:	4a2c      	ldr	r2, [pc, #176]	; (8001718 <_Z11serialPrintv+0x2cc>)
 8001666:	4413      	add	r3, r2
 8001668:	4937      	ldr	r1, [pc, #220]	; (8001748 <_Z11serialPrintv+0x2fc>)
 800166a:	4618      	mov	r0, r3
 800166c:	f012 ff08 	bl	8014480 <siprintf>
 8001670:	4603      	mov	r3, r0
 8001672:	b29a      	uxth	r2, r3
 8001674:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001676:	4413      	add	r3, r2
 8001678:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 800167a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800167c:	4a26      	ldr	r2, [pc, #152]	; (8001718 <_Z11serialPrintv+0x2cc>)
 800167e:	4413      	add	r3, r2
 8001680:	4928      	ldr	r1, [pc, #160]	; (8001724 <_Z11serialPrintv+0x2d8>)
 8001682:	4618      	mov	r0, r3
 8001684:	f012 fefc 	bl	8014480 <siprintf>
 8001688:	4603      	mov	r3, r0
 800168a:	b29a      	uxth	r2, r3
 800168c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800168e:	4413      	add	r3, r2
 8001690:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "8- sleep mode");
 8001692:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001694:	4a20      	ldr	r2, [pc, #128]	; (8001718 <_Z11serialPrintv+0x2cc>)
 8001696:	4413      	add	r3, r2
 8001698:	492c      	ldr	r1, [pc, #176]	; (800174c <_Z11serialPrintv+0x300>)
 800169a:	4618      	mov	r0, r3
 800169c:	f012 fef0 	bl	8014480 <siprintf>
 80016a0:	4603      	mov	r3, r0
 80016a2:	b29a      	uxth	r2, r3
 80016a4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80016a6:	4413      	add	r3, r2
 80016a8:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n\n");
 80016aa:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80016ac:	4a1a      	ldr	r2, [pc, #104]	; (8001718 <_Z11serialPrintv+0x2cc>)
 80016ae:	4413      	add	r3, r2
 80016b0:	4927      	ldr	r1, [pc, #156]	; (8001750 <_Z11serialPrintv+0x304>)
 80016b2:	4618      	mov	r0, r3
 80016b4:	f012 fee4 	bl	8014480 <siprintf>
 80016b8:	4603      	mov	r3, r0
 80016ba:	b29a      	uxth	r2, r3
 80016bc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80016be:	4413      	add	r3, r2
 80016c0:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "*** Stack voltage:\t%3.2f V ***", cell_values_sum);
 80016c2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80016c4:	4a14      	ldr	r2, [pc, #80]	; (8001718 <_Z11serialPrintv+0x2cc>)
 80016c6:	189c      	adds	r4, r3, r2
 80016c8:	69f8      	ldr	r0, [r7, #28]
 80016ca:	f7fe ff65 	bl	8000598 <__aeabi_f2d>
 80016ce:	4602      	mov	r2, r0
 80016d0:	460b      	mov	r3, r1
 80016d2:	4920      	ldr	r1, [pc, #128]	; (8001754 <_Z11serialPrintv+0x308>)
 80016d4:	4620      	mov	r0, r4
 80016d6:	f012 fed3 	bl	8014480 <siprintf>
 80016da:	4603      	mov	r3, r0
 80016dc:	b29a      	uxth	r2, r3
 80016de:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80016e0:	4413      	add	r3, r2
 80016e2:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 80016e4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80016e6:	4a0c      	ldr	r2, [pc, #48]	; (8001718 <_Z11serialPrintv+0x2cc>)
 80016e8:	4413      	add	r3, r2
 80016ea:	490e      	ldr	r1, [pc, #56]	; (8001724 <_Z11serialPrintv+0x2d8>)
 80016ec:	4618      	mov	r0, r3
 80016ee:	f012 fec7 	bl	8014480 <siprintf>
 80016f2:	4603      	mov	r3, r0
 80016f4:	b29a      	uxth	r2, r3
 80016f6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80016f8:	4413      	add	r3, r2
 80016fa:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "*** State of charge: %f ***", data.soc.value * 100);
 80016fc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80016fe:	4a06      	ldr	r2, [pc, #24]	; (8001718 <_Z11serialPrintv+0x2cc>)
 8001700:	189c      	adds	r4, r3, r2
 8001702:	4b03      	ldr	r3, [pc, #12]	; (8001710 <_Z11serialPrintv+0x2c4>)
 8001704:	edd3 7aa2 	vldr	s15, [r3, #648]	; 0x288
 8001708:	e028      	b.n	800175c <_Z11serialPrintv+0x310>
 800170a:	bf00      	nop
 800170c:	20001ad4 	.word	0x20001ad4
 8001710:	20001478 	.word	0x20001478
 8001714:	461c4000 	.word	0x461c4000
 8001718:	200006c4 	.word	0x200006c4
 800171c:	08016800 	.word	0x08016800
 8001720:	08016814 	.word	0x08016814
 8001724:	08016830 	.word	0x08016830
 8001728:	08016834 	.word	0x08016834
 800172c:	08016850 	.word	0x08016850
 8001730:	0801685c 	.word	0x0801685c
 8001734:	08016868 	.word	0x08016868
 8001738:	080168a0 	.word	0x080168a0
 800173c:	080168c8 	.word	0x080168c8
 8001740:	080168dc 	.word	0x080168dc
 8001744:	080168f0 	.word	0x080168f0
 8001748:	08016908 	.word	0x08016908
 800174c:	0801691c 	.word	0x0801691c
 8001750:	0801692c 	.word	0x0801692c
 8001754:	08016930 	.word	0x08016930
 8001758:	42c80000 	.word	0x42c80000
 800175c:	ed1f 7a02 	vldr	s14, [pc, #-8]	; 8001758 <_Z11serialPrintv+0x30c>
 8001760:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001764:	ee17 0a90 	vmov	r0, s15
 8001768:	f7fe ff16 	bl	8000598 <__aeabi_f2d>
 800176c:	4602      	mov	r2, r0
 800176e:	460b      	mov	r3, r1
 8001770:	496b      	ldr	r1, [pc, #428]	; (8001920 <_Z11serialPrintv+0x4d4>)
 8001772:	4620      	mov	r0, r4
 8001774:	f012 fe84 	bl	8014480 <siprintf>
 8001778:	4603      	mov	r3, r0
 800177a:	b29a      	uxth	r2, r3
 800177c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800177e:	4413      	add	r3, r2
 8001780:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 8001782:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001784:	4a67      	ldr	r2, [pc, #412]	; (8001924 <_Z11serialPrintv+0x4d8>)
 8001786:	4413      	add	r3, r2
 8001788:	4967      	ldr	r1, [pc, #412]	; (8001928 <_Z11serialPrintv+0x4dc>)
 800178a:	4618      	mov	r0, r3
 800178c:	f012 fe78 	bl	8014480 <siprintf>
 8001790:	4603      	mov	r3, r0
 8001792:	b29a      	uxth	r2, r3
 8001794:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001796:	4413      	add	r3, r2
 8001798:	84fb      	strh	r3, [r7, #38]	; 0x26

	for(int i = 0; i < NUMBER_OF_CELLS; i++)
 800179a:	2300      	movs	r3, #0
 800179c:	623b      	str	r3, [r7, #32]
 800179e:	e067      	b.n	8001870 <_Z11serialPrintv+0x424>
	{
		float cell_value = (float)data.voltages.cells[i] / 10'000.0;
 80017a0:	4a62      	ldr	r2, [pc, #392]	; (800192c <_Z11serialPrintv+0x4e0>)
 80017a2:	6a3b      	ldr	r3, [r7, #32]
 80017a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80017a8:	ee07 3a90 	vmov	s15, r3
 80017ac:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80017b0:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8001930 <_Z11serialPrintv+0x4e4>
 80017b4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017b8:	edc7 7a06 	vstr	s15, [r7, #24]
		n += sprintf(&tab[n], "-V.%d-\t", i);
 80017bc:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80017be:	4a59      	ldr	r2, [pc, #356]	; (8001924 <_Z11serialPrintv+0x4d8>)
 80017c0:	4413      	add	r3, r2
 80017c2:	6a3a      	ldr	r2, [r7, #32]
 80017c4:	495b      	ldr	r1, [pc, #364]	; (8001934 <_Z11serialPrintv+0x4e8>)
 80017c6:	4618      	mov	r0, r3
 80017c8:	f012 fe5a 	bl	8014480 <siprintf>
 80017cc:	4603      	mov	r3, r0
 80017ce:	b29a      	uxth	r2, r3
 80017d0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80017d2:	4413      	add	r3, r2
 80017d4:	84fb      	strh	r3, [r7, #38]	; 0x26
		n += sprintf(&tab[n], "%1.3f%c\t", cell_value, data.charging.cell_discharge[i] == 0 ? ' ' : '*');
 80017d6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80017d8:	4a52      	ldr	r2, [pc, #328]	; (8001924 <_Z11serialPrintv+0x4d8>)
 80017da:	189c      	adds	r4, r3, r2
 80017dc:	69b8      	ldr	r0, [r7, #24]
 80017de:	f7fe fedb 	bl	8000598 <__aeabi_f2d>
 80017e2:	4602      	mov	r2, r0
 80017e4:	460b      	mov	r3, r1
 80017e6:	4851      	ldr	r0, [pc, #324]	; (800192c <_Z11serialPrintv+0x4e0>)
 80017e8:	6a39      	ldr	r1, [r7, #32]
 80017ea:	4401      	add	r1, r0
 80017ec:	f501 7124 	add.w	r1, r1, #656	; 0x290
 80017f0:	7809      	ldrb	r1, [r1, #0]
 80017f2:	2900      	cmp	r1, #0
 80017f4:	d101      	bne.n	80017fa <_Z11serialPrintv+0x3ae>
 80017f6:	2120      	movs	r1, #32
 80017f8:	e000      	b.n	80017fc <_Z11serialPrintv+0x3b0>
 80017fa:	212a      	movs	r1, #42	; 0x2a
 80017fc:	9100      	str	r1, [sp, #0]
 80017fe:	494e      	ldr	r1, [pc, #312]	; (8001938 <_Z11serialPrintv+0x4ec>)
 8001800:	4620      	mov	r0, r4
 8001802:	f012 fe3d 	bl	8014480 <siprintf>
 8001806:	4603      	mov	r3, r0
 8001808:	b29a      	uxth	r2, r3
 800180a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800180c:	4413      	add	r3, r2
 800180e:	84fb      	strh	r3, [r7, #38]	; 0x26
		if(i != 5)
 8001810:	6a3b      	ldr	r3, [r7, #32]
 8001812:	2b05      	cmp	r3, #5
 8001814:	d01d      	beq.n	8001852 <_Z11serialPrintv+0x406>
		{
		n += sprintf(&tab[n], " -T.%d-\t", i);
 8001816:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001818:	4a42      	ldr	r2, [pc, #264]	; (8001924 <_Z11serialPrintv+0x4d8>)
 800181a:	4413      	add	r3, r2
 800181c:	6a3a      	ldr	r2, [r7, #32]
 800181e:	4947      	ldr	r1, [pc, #284]	; (800193c <_Z11serialPrintv+0x4f0>)
 8001820:	4618      	mov	r0, r3
 8001822:	f012 fe2d 	bl	8014480 <siprintf>
 8001826:	4603      	mov	r3, r0
 8001828:	b29a      	uxth	r2, r3
 800182a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800182c:	4413      	add	r3, r2
 800182e:	84fb      	strh	r3, [r7, #38]	; 0x26
		n += sprintf(&tab[n], "%d\t", data.temperatures.values[i]);
 8001830:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001832:	4a3c      	ldr	r2, [pc, #240]	; (8001924 <_Z11serialPrintv+0x4d8>)
 8001834:	1898      	adds	r0, r3, r2
 8001836:	4a3d      	ldr	r2, [pc, #244]	; (800192c <_Z11serialPrintv+0x4e0>)
 8001838:	6a3b      	ldr	r3, [r7, #32]
 800183a:	4413      	add	r3, r2
 800183c:	3320      	adds	r3, #32
 800183e:	781b      	ldrb	r3, [r3, #0]
 8001840:	461a      	mov	r2, r3
 8001842:	493f      	ldr	r1, [pc, #252]	; (8001940 <_Z11serialPrintv+0x4f4>)
 8001844:	f012 fe1c 	bl	8014480 <siprintf>
 8001848:	4603      	mov	r3, r0
 800184a:	b29a      	uxth	r2, r3
 800184c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800184e:	4413      	add	r3, r2
 8001850:	84fb      	strh	r3, [r7, #38]	; 0x26
		}
		n += sprintf(&tab[n], "\r\n");
 8001852:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001854:	4a33      	ldr	r2, [pc, #204]	; (8001924 <_Z11serialPrintv+0x4d8>)
 8001856:	4413      	add	r3, r2
 8001858:	4933      	ldr	r1, [pc, #204]	; (8001928 <_Z11serialPrintv+0x4dc>)
 800185a:	4618      	mov	r0, r3
 800185c:	f012 fe10 	bl	8014480 <siprintf>
 8001860:	4603      	mov	r3, r0
 8001862:	b29a      	uxth	r2, r3
 8001864:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001866:	4413      	add	r3, r2
 8001868:	84fb      	strh	r3, [r7, #38]	; 0x26
	for(int i = 0; i < NUMBER_OF_CELLS; i++)
 800186a:	6a3b      	ldr	r3, [r7, #32]
 800186c:	3301      	adds	r3, #1
 800186e:	623b      	str	r3, [r7, #32]
 8001870:	6a3b      	ldr	r3, [r7, #32]
 8001872:	2b05      	cmp	r3, #5
 8001874:	dd94      	ble.n	80017a0 <_Z11serialPrintv+0x354>
	}

	n += sprintf(&tab[n], "\r\n");
 8001876:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001878:	4a2a      	ldr	r2, [pc, #168]	; (8001924 <_Z11serialPrintv+0x4d8>)
 800187a:	4413      	add	r3, r2
 800187c:	492a      	ldr	r1, [pc, #168]	; (8001928 <_Z11serialPrintv+0x4dc>)
 800187e:	4618      	mov	r0, r3
 8001880:	f012 fdfe 	bl	8014480 <siprintf>
 8001884:	4603      	mov	r3, r0
 8001886:	b29a      	uxth	r2, r3
 8001888:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800188a:	4413      	add	r3, r2
 800188c:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "Output current:\t%3.2f\r\n", data.current.value);
 800188e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001890:	4a24      	ldr	r2, [pc, #144]	; (8001924 <_Z11serialPrintv+0x4d8>)
 8001892:	189c      	adds	r4, r3, r2
 8001894:	4b25      	ldr	r3, [pc, #148]	; (800192c <_Z11serialPrintv+0x4e0>)
 8001896:	f8d3 31c8 	ldr.w	r3, [r3, #456]	; 0x1c8
 800189a:	4618      	mov	r0, r3
 800189c:	f7fe fe7c 	bl	8000598 <__aeabi_f2d>
 80018a0:	4602      	mov	r2, r0
 80018a2:	460b      	mov	r3, r1
 80018a4:	4927      	ldr	r1, [pc, #156]	; (8001944 <_Z11serialPrintv+0x4f8>)
 80018a6:	4620      	mov	r0, r4
 80018a8:	f012 fdea 	bl	8014480 <siprintf>
 80018ac:	4603      	mov	r3, r0
 80018ae:	b29a      	uxth	r2, r3
 80018b0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80018b2:	4413      	add	r3, r2
 80018b4:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 80018b6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80018b8:	4a1a      	ldr	r2, [pc, #104]	; (8001924 <_Z11serialPrintv+0x4d8>)
 80018ba:	4413      	add	r3, r2
 80018bc:	491a      	ldr	r1, [pc, #104]	; (8001928 <_Z11serialPrintv+0x4dc>)
 80018be:	4618      	mov	r0, r3
 80018c0:	f012 fdde 	bl	8014480 <siprintf>
 80018c4:	4603      	mov	r3, r0
 80018c6:	b29a      	uxth	r2, r3
 80018c8:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80018ca:	4413      	add	r3, r2
 80018cc:	84fb      	strh	r3, [r7, #38]	; 0x26

	n += sprintf(&tab[n], "EFUSE state:\t%d\r\n", HAL_GPIO_ReadPin(EFUSE_GPIO_Port, EFUSE_Pin));
 80018ce:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80018d0:	4a14      	ldr	r2, [pc, #80]	; (8001924 <_Z11serialPrintv+0x4d8>)
 80018d2:	189c      	adds	r4, r3, r2
 80018d4:	2104      	movs	r1, #4
 80018d6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80018da:	f006 fd99 	bl	8008410 <HAL_GPIO_ReadPin>
 80018de:	4603      	mov	r3, r0
 80018e0:	461a      	mov	r2, r3
 80018e2:	4919      	ldr	r1, [pc, #100]	; (8001948 <_Z11serialPrintv+0x4fc>)
 80018e4:	4620      	mov	r0, r4
 80018e6:	f012 fdcb 	bl	8014480 <siprintf>
 80018ea:	4603      	mov	r3, r0
 80018ec:	b29a      	uxth	r2, r3
 80018ee:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80018f0:	4413      	add	r3, r2
 80018f2:	84fb      	strh	r3, [r7, #38]	; 0x26
	n += sprintf(&tab[n], "\r\n");
 80018f4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80018f6:	4a0b      	ldr	r2, [pc, #44]	; (8001924 <_Z11serialPrintv+0x4d8>)
 80018f8:	4413      	add	r3, r2
 80018fa:	490b      	ldr	r1, [pc, #44]	; (8001928 <_Z11serialPrintv+0x4dc>)
 80018fc:	4618      	mov	r0, r3
 80018fe:	f012 fdbf 	bl	8014480 <siprintf>
 8001902:	4603      	mov	r3, r0
 8001904:	b29a      	uxth	r2, r3
 8001906:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001908:	4413      	add	r3, r2
 800190a:	84fb      	strh	r3, [r7, #38]	; 0x26

	CDC_Transmit_FS((uint8_t*)tab, n);
 800190c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800190e:	4619      	mov	r1, r3
 8001910:	4804      	ldr	r0, [pc, #16]	; (8001924 <_Z11serialPrintv+0x4d8>)
 8001912:	f011 f9af 	bl	8012c74 <CDC_Transmit_FS>
}
 8001916:	bf00      	nop
 8001918:	372c      	adds	r7, #44	; 0x2c
 800191a:	46bd      	mov	sp, r7
 800191c:	bd90      	pop	{r4, r7, pc}
 800191e:	bf00      	nop
 8001920:	08016950 	.word	0x08016950
 8001924:	200006c4 	.word	0x200006c4
 8001928:	08016830 	.word	0x08016830
 800192c:	20001478 	.word	0x20001478
 8001930:	461c4000 	.word	0x461c4000
 8001934:	0801696c 	.word	0x0801696c
 8001938:	08016974 	.word	0x08016974
 800193c:	08016980 	.word	0x08016980
 8001940:	0801698c 	.word	0x0801698c
 8001944:	08016990 	.word	0x08016990
 8001948:	080169a8 	.word	0x080169a8

0800194c <_ZN8PUTM_CAN14Can_tx_messageINS_11BMS_LV_mainEEC1ERKS1_RK19CAN_TxHeaderTypeDef>:
  constexpr Can_tx_message(const T &data,
 800194c:	b5b0      	push	{r4, r5, r7, lr}
 800194e:	b084      	sub	sp, #16
 8001950:	af00      	add	r7, sp, #0
 8001952:	60f8      	str	r0, [r7, #12]
 8001954:	60b9      	str	r1, [r7, #8]
 8001956:	607a      	str	r2, [r7, #4]
      : header{message_header} {
 8001958:	68fa      	ldr	r2, [r7, #12]
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	4614      	mov	r4, r2
 800195e:	461d      	mov	r5, r3
 8001960:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001962:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001964:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001968:	e884 0003 	stmia.w	r4, {r0, r1}
    std::memcpy(this->buff, &data, sizeof(T));
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	3318      	adds	r3, #24
 8001970:	2206      	movs	r2, #6
 8001972:	68b9      	ldr	r1, [r7, #8]
 8001974:	4618      	mov	r0, r3
 8001976:	f012 fed6 	bl	8014726 <memcpy>
  }
 800197a:	68fb      	ldr	r3, [r7, #12]
 800197c:	4618      	mov	r0, r3
 800197e:	3710      	adds	r7, #16
 8001980:	46bd      	mov	sp, r7
 8001982:	bdb0      	pop	{r4, r5, r7, pc}

08001984 <_ZN8PUTM_CAN14Can_tx_messageINS_18BMS_LV_temperatureEEC1ERKS1_RK19CAN_TxHeaderTypeDef>:
  constexpr Can_tx_message(const T &data,
 8001984:	b5b0      	push	{r4, r5, r7, lr}
 8001986:	b084      	sub	sp, #16
 8001988:	af00      	add	r7, sp, #0
 800198a:	60f8      	str	r0, [r7, #12]
 800198c:	60b9      	str	r1, [r7, #8]
 800198e:	607a      	str	r2, [r7, #4]
      : header{message_header} {
 8001990:	68fa      	ldr	r2, [r7, #12]
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	4614      	mov	r4, r2
 8001996:	461d      	mov	r5, r3
 8001998:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800199a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800199c:	e895 0003 	ldmia.w	r5, {r0, r1}
 80019a0:	e884 0003 	stmia.w	r4, {r0, r1}
    std::memcpy(this->buff, &data, sizeof(T));
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	3318      	adds	r3, #24
 80019a8:	2208      	movs	r2, #8
 80019aa:	68b9      	ldr	r1, [r7, #8]
 80019ac:	4618      	mov	r0, r3
 80019ae:	f012 feba 	bl	8014726 <memcpy>
  }
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	4618      	mov	r0, r3
 80019b6:	3710      	adds	r7, #16
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bdb0      	pop	{r4, r5, r7, pc}

080019bc <_Z23start_comm_err_functionPv>:

void start_comm_err_function(void *argument){
 80019bc:	b580      	push	{r7, lr}
 80019be:	b096      	sub	sp, #88	; 0x58
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]

	can_init();
 80019c4:	f7ff fc5a 	bl	800127c <_Z8can_initv>
	for(;;){
		osDelay(20);
 80019c8:	2014      	movs	r0, #20
 80019ca:	f00e fbed 	bl	80101a8 <osDelay>

		error_conditions[0].value = data.current.value;
 80019ce:	4b75      	ldr	r3, [pc, #468]	; (8001ba4 <_Z23start_comm_err_functionPv+0x1e8>)
 80019d0:	f8d3 31c8 	ldr.w	r3, [r3, #456]	; 0x1c8
 80019d4:	4a74      	ldr	r2, [pc, #464]	; (8001ba8 <_Z23start_comm_err_functionPv+0x1ec>)
 80019d6:	60d3      	str	r3, [r2, #12]
		error_conditions[1].value = (float)(data.voltages.highest_cell_voltage-data.voltages.lowest_cell_voltage);
 80019d8:	4b72      	ldr	r3, [pc, #456]	; (8001ba4 <_Z23start_comm_err_functionPv+0x1e8>)
 80019da:	8b9b      	ldrh	r3, [r3, #28]
 80019dc:	461a      	mov	r2, r3
 80019de:	4b71      	ldr	r3, [pc, #452]	; (8001ba4 <_Z23start_comm_err_functionPv+0x1e8>)
 80019e0:	8b5b      	ldrh	r3, [r3, #26]
 80019e2:	1ad3      	subs	r3, r2, r3
 80019e4:	ee07 3a90 	vmov	s15, r3
 80019e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019ec:	4b6e      	ldr	r3, [pc, #440]	; (8001ba8 <_Z23start_comm_err_functionPv+0x1ec>)
 80019ee:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
		error_conditions[2].value = (float)data.temperatures.highest_temperature;
 80019f2:	4b6c      	ldr	r3, [pc, #432]	; (8001ba4 <_Z23start_comm_err_functionPv+0x1e8>)
 80019f4:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80019f8:	ee07 3a90 	vmov	s15, r3
 80019fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a00:	4b69      	ldr	r3, [pc, #420]	; (8001ba8 <_Z23start_comm_err_functionPv+0x1ec>)
 8001a02:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
		error_conditions[3].value = (float)data.voltages.lowest_cell_voltage;
 8001a06:	4b67      	ldr	r3, [pc, #412]	; (8001ba4 <_Z23start_comm_err_functionPv+0x1e8>)
 8001a08:	8b5b      	ldrh	r3, [r3, #26]
 8001a0a:	ee07 3a90 	vmov	s15, r3
 8001a0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a12:	4b65      	ldr	r3, [pc, #404]	; (8001ba8 <_Z23start_comm_err_functionPv+0x1ec>)
 8001a14:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
		error_conditions[4].value = (float)data.voltages.highest_cell_voltage;
 8001a18:	4b62      	ldr	r3, [pc, #392]	; (8001ba4 <_Z23start_comm_err_functionPv+0x1e8>)
 8001a1a:	8b9b      	ldrh	r3, [r3, #28]
 8001a1c:	ee07 3a90 	vmov	s15, r3
 8001a20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a24:	4b60      	ldr	r3, [pc, #384]	; (8001ba8 <_Z23start_comm_err_functionPv+0x1ec>)
 8001a26:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
		error_conditions[5].value = (float)data.temperatures.highest_temperature;
 8001a2a:	4b5e      	ldr	r3, [pc, #376]	; (8001ba4 <_Z23start_comm_err_functionPv+0x1e8>)
 8001a2c:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8001a30:	ee07 3a90 	vmov	s15, r3
 8001a34:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a38:	4b5b      	ldr	r3, [pc, #364]	; (8001ba8 <_Z23start_comm_err_functionPv+0x1ec>)
 8001a3a:	edc3 7a2b 	vstr	s15, [r3, #172]	; 0xac
		error_conditions[6].value = data.temperatures.lowest_temperature;
 8001a3e:	4b59      	ldr	r3, [pc, #356]	; (8001ba4 <_Z23start_comm_err_functionPv+0x1e8>)
 8001a40:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8001a44:	ee07 3a90 	vmov	s15, r3
 8001a48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001a4c:	4b56      	ldr	r3, [pc, #344]	; (8001ba8 <_Z23start_comm_err_functionPv+0x1ec>)
 8001a4e:	edc3 7a33 	vstr	s15, [r3, #204]	; 0xcc
		error_conditions[7].value = data.current.value;
 8001a52:	4b54      	ldr	r3, [pc, #336]	; (8001ba4 <_Z23start_comm_err_functionPv+0x1e8>)
 8001a54:	f8d3 31c8 	ldr.w	r3, [r3, #456]	; 0x1c8
 8001a58:	4a53      	ldr	r2, [pc, #332]	; (8001ba8 <_Z23start_comm_err_functionPv+0x1ec>)
 8001a5a:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec

		PUTM_CAN::BMS_LV_main can_message_main{
			.voltage_sum{data.voltages.total_can},
 8001a5e:	4b51      	ldr	r3, [pc, #324]	; (8001ba4 <_Z23start_comm_err_functionPv+0x1e8>)
 8001a60:	8b1b      	ldrh	r3, [r3, #24]
			.soc{data.soc.value_can},
			.temp_avg{data.temperatures.average},
			.current{(uint8_t)data.current.value},
			.device_state{static_cast<PUTM_CAN::BMS_LV_states>(data.acu_state)}
		};
 8001a62:	f8a7 3050 	strh.w	r3, [r7, #80]	; 0x50
			.soc{data.soc.value_can},
 8001a66:	4b4f      	ldr	r3, [pc, #316]	; (8001ba4 <_Z23start_comm_err_functionPv+0x1e8>)
 8001a68:	f893 328c 	ldrb.w	r3, [r3, #652]	; 0x28c
		};
 8001a6c:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
			.temp_avg{data.temperatures.average},
 8001a70:	4b4c      	ldr	r3, [pc, #304]	; (8001ba4 <_Z23start_comm_err_functionPv+0x1e8>)
 8001a72:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
		};
 8001a76:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
			.current{(uint8_t)data.current.value},
 8001a7a:	4b4a      	ldr	r3, [pc, #296]	; (8001ba4 <_Z23start_comm_err_functionPv+0x1e8>)
 8001a7c:	edd3 7a72 	vldr	s15, [r3, #456]	; 0x1c8
 8001a80:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001a84:	edc7 7a00 	vstr	s15, [r7]
 8001a88:	783b      	ldrb	r3, [r7, #0]
 8001a8a:	b2db      	uxtb	r3, r3
		};
 8001a8c:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
			.device_state{static_cast<PUTM_CAN::BMS_LV_states>(data.acu_state)}
 8001a90:	4b44      	ldr	r3, [pc, #272]	; (8001ba4 <_Z23start_comm_err_functionPv+0x1e8>)
 8001a92:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
		};
 8001a96:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55

		PUTM_CAN::BMS_LV_temperature can_message_temp{
 8001a9a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	601a      	str	r2, [r3, #0]
 8001aa2:	605a      	str	r2, [r3, #4]
			data.temperatures.values[0],
 8001aa4:	4b3f      	ldr	r3, [pc, #252]	; (8001ba4 <_Z23start_comm_err_functionPv+0x1e8>)
 8001aa6:	f893 3020 	ldrb.w	r3, [r3, #32]
			data.temperatures.values[3],
			data.temperatures.values[4],
			0,//data.temperatures.values[5],
			0,//data.temperatures.values[6],
			0//data.temperatures.values[7]
		};
 8001aaa:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
			data.temperatures.values[1],
 8001aae:	4b3d      	ldr	r3, [pc, #244]	; (8001ba4 <_Z23start_comm_err_functionPv+0x1e8>)
 8001ab0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
		};
 8001ab4:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
			data.temperatures.values[2],
 8001ab8:	4b3a      	ldr	r3, [pc, #232]	; (8001ba4 <_Z23start_comm_err_functionPv+0x1e8>)
 8001aba:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
		};
 8001abe:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
			data.temperatures.values[3],
 8001ac2:	4b38      	ldr	r3, [pc, #224]	; (8001ba4 <_Z23start_comm_err_functionPv+0x1e8>)
 8001ac4:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
		};
 8001ac8:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
			data.temperatures.values[4],
 8001acc:	4b35      	ldr	r3, [pc, #212]	; (8001ba4 <_Z23start_comm_err_functionPv+0x1e8>)
 8001ace:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
		};
 8001ad2:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c

		if(serial_tick < HAL_GetTick())
 8001ad6:	f003 fbd1 	bl	800527c <HAL_GetTick>
 8001ada:	4602      	mov	r2, r0
 8001adc:	4b33      	ldr	r3, [pc, #204]	; (8001bac <_Z23start_comm_err_functionPv+0x1f0>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	429a      	cmp	r2, r3
 8001ae2:	bf8c      	ite	hi
 8001ae4:	2301      	movhi	r3, #1
 8001ae6:	2300      	movls	r3, #0
 8001ae8:	b2db      	uxtb	r3, r3
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d008      	beq.n	8001b00 <_Z23start_comm_err_functionPv+0x144>
		{
			serialPrint();
 8001aee:	f7ff fcad 	bl	800144c <_Z11serialPrintv>
			serial_tick = HAL_GetTick() + 500; //0.5s
 8001af2:	f003 fbc3 	bl	800527c <HAL_GetTick>
 8001af6:	4603      	mov	r3, r0
 8001af8:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8001afc:	4a2b      	ldr	r2, [pc, #172]	; (8001bac <_Z23start_comm_err_functionPv+0x1f0>)
 8001afe:	6013      	str	r3, [r2, #0]
		}

		auto can_message_main_frame = PUTM_CAN::Can_tx_message<PUTM_CAN::BMS_LV_main>(can_message_main, PUTM_CAN::can_tx_header_BMS_LV_MAIN);
 8001b00:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8001b04:	f107 0308 	add.w	r3, r7, #8
 8001b08:	4a29      	ldr	r2, [pc, #164]	; (8001bb0 <_Z23start_comm_err_functionPv+0x1f4>)
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	f7ff ff1e 	bl	800194c <_ZN8PUTM_CAN14Can_tx_messageINS_11BMS_LV_mainEEC1ERKS1_RK19CAN_TxHeaderTypeDef>
		auto can_message_temp_frame = PUTM_CAN::Can_tx_message<PUTM_CAN::BMS_LV_temperature>(can_message_temp, PUTM_CAN::can_tx_header_BMS_LV_TEMPERATURE);
 8001b10:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8001b14:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b18:	4a26      	ldr	r2, [pc, #152]	; (8001bb4 <_Z23start_comm_err_functionPv+0x1f8>)
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f7ff ff32 	bl	8001984 <_ZN8PUTM_CAN14Can_tx_messageINS_18BMS_LV_temperatureEEC1ERKS1_RK19CAN_TxHeaderTypeDef>

		if(can_main_tick < HAL_GetTick())
 8001b20:	f003 fbac 	bl	800527c <HAL_GetTick>
 8001b24:	4602      	mov	r2, r0
 8001b26:	4b24      	ldr	r3, [pc, #144]	; (8001bb8 <_Z23start_comm_err_functionPv+0x1fc>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	429a      	cmp	r2, r3
 8001b2c:	bf8c      	ite	hi
 8001b2e:	2301      	movhi	r3, #1
 8001b30:	2300      	movls	r3, #0
 8001b32:	b2db      	uxtb	r3, r3
 8001b34:	2b00      	cmp	r3, #0
 8001b36:	d00e      	beq.n	8001b56 <_Z23start_comm_err_functionPv+0x19a>
		{
			auto status_main = can_message_main_frame.send(hcan1);
 8001b38:	f107 0308 	add.w	r3, r7, #8
 8001b3c:	491f      	ldr	r1, [pc, #124]	; (8001bbc <_Z23start_comm_err_functionPv+0x200>)
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f000 f8ba 	bl	8001cb8 <_ZN8PUTM_CAN14Can_tx_messageINS_11BMS_LV_mainEE4sendER19__CAN_HandleTypeDef>
 8001b44:	4603      	mov	r3, r0
 8001b46:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
			can_main_tick = HAL_GetTick() + 40; //0.04s
 8001b4a:	f003 fb97 	bl	800527c <HAL_GetTick>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	3328      	adds	r3, #40	; 0x28
 8001b52:	4a19      	ldr	r2, [pc, #100]	; (8001bb8 <_Z23start_comm_err_functionPv+0x1fc>)
 8001b54:	6013      	str	r3, [r2, #0]
		}

		if(can_temp_tick < HAL_GetTick())
 8001b56:	f003 fb91 	bl	800527c <HAL_GetTick>
 8001b5a:	4602      	mov	r2, r0
 8001b5c:	4b18      	ldr	r3, [pc, #96]	; (8001bc0 <_Z23start_comm_err_functionPv+0x204>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	429a      	cmp	r2, r3
 8001b62:	bf8c      	ite	hi
 8001b64:	2301      	movhi	r3, #1
 8001b66:	2300      	movls	r3, #0
 8001b68:	b2db      	uxtb	r3, r3
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d00e      	beq.n	8001b8c <_Z23start_comm_err_functionPv+0x1d0>
		{
			auto status_temp = can_message_temp_frame.send(hcan1);
 8001b6e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b72:	4912      	ldr	r1, [pc, #72]	; (8001bbc <_Z23start_comm_err_functionPv+0x200>)
 8001b74:	4618      	mov	r0, r3
 8001b76:	f000 f8b3 	bl	8001ce0 <_ZN8PUTM_CAN14Can_tx_messageINS_18BMS_LV_temperatureEE4sendER19__CAN_HandleTypeDef>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
			can_temp_tick = HAL_GetTick() + 200; //0.2s
 8001b80:	f003 fb7c 	bl	800527c <HAL_GetTick>
 8001b84:	4603      	mov	r3, r0
 8001b86:	33c8      	adds	r3, #200	; 0xc8
 8001b88:	4a0d      	ldr	r2, [pc, #52]	; (8001bc0 <_Z23start_comm_err_functionPv+0x204>)
 8001b8a:	6013      	str	r3, [r2, #0]
		}
		if(data.charging.charger_plugged) //charger is unplugged
 8001b8c:	4b05      	ldr	r3, [pc, #20]	; (8001ba4 <_Z23start_comm_err_functionPv+0x1e8>)
 8001b8e:	f893 3296 	ldrb.w	r3, [r3, #662]	; 0x296
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	f43f af18 	beq.w	80019c8 <_Z23start_comm_err_functionPv+0xc>
		{
			error_check();
 8001b98:	f7ff fb9a 	bl	80012d0 <_Z11error_checkv>

			error_execute();
 8001b9c:	f7ff fc04 	bl	80013a8 <_Z13error_executev>
		}
	}
 8001ba0:	e712      	b.n	80019c8 <_Z23start_comm_err_functionPv+0xc>
 8001ba2:	bf00      	nop
 8001ba4:	20001478 	.word	0x20001478
 8001ba8:	200005c4 	.word	0x200005c4
 8001bac:	200005b8 	.word	0x200005b8
 8001bb0:	08016a70 	.word	0x08016a70
 8001bb4:	08016a88 	.word	0x08016a88
 8001bb8:	200005bc 	.word	0x200005bc
 8001bbc:	20001aac 	.word	0x20001aac
 8001bc0:	200005c0 	.word	0x200005c0

08001bc4 <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj33EE5beginEv>:
      noexcept(_AT_Type::_Is_nothrow_swappable::value)
      { std::swap_ranges(begin(), end(), __other.begin()); }

      // Iterators.
      _GLIBCXX17_CONSTEXPR iterator
      begin() noexcept
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	b082      	sub	sp, #8
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
      { return iterator(data()); }
 8001bcc:	6878      	ldr	r0, [r7, #4]
 8001bce:	f000 f89b 	bl	8001d08 <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj33EE4dataEv>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	3708      	adds	r7, #8
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd80      	pop	{r7, pc}

08001bdc <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj33EE3endEv>:
      _GLIBCXX17_CONSTEXPR const_iterator
      begin() const noexcept
      { return const_iterator(data()); }

      _GLIBCXX17_CONSTEXPR iterator
      end() noexcept
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b082      	sub	sp, #8
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
      { return iterator(data() + _Nm); }
 8001be4:	6878      	ldr	r0, [r7, #4]
 8001be6:	f000 f88f 	bl	8001d08 <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj33EE4dataEv>
 8001bea:	4603      	mov	r3, r0
 8001bec:	3384      	adds	r3, #132	; 0x84
 8001bee:	4618      	mov	r0, r3
 8001bf0:	3708      	adds	r7, #8
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}

08001bf6 <_ZN3etl7ivectorI15Error_conditionED1Ev>:
  /// The base class for specifically sized vectors.
  /// Can be used as a reference type for all vectors containing a specific type.
  ///\ingroup vector
  //***************************************************************************
  template <typename T>
  class ivector : public etl::vector_base
 8001bf6:	b580      	push	{r7, lr}
 8001bf8:	b082      	sub	sp, #8
 8001bfa:	af00      	add	r7, sp, #0
 8001bfc:	6078      	str	r0, [r7, #4]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	4618      	mov	r0, r3
 8001c02:	f7ff faa2 	bl	800114a <_ZN3etl11vector_baseD1Ev>
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	4618      	mov	r0, r3
 8001c0a:	3708      	adds	r7, #8
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}

08001c10 <_ZN3etl6vectorI15Error_conditionLj8EEC1Ev>:
    static const size_t MAX_SIZE = MAX_SIZE_;

    //*************************************************************************
    /// Constructor.
    //*************************************************************************
    vector()
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
      : etl::ivector<T>(reinterpret_cast<T*>(&buffer), MAX_SIZE)
 8001c18:	6878      	ldr	r0, [r7, #4]
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	330c      	adds	r3, #12
 8001c1e:	2208      	movs	r2, #8
 8001c20:	4619      	mov	r1, r3
 8001c22:	f000 f87e 	bl	8001d22 <_ZN3etl7ivectorI15Error_conditionEC1EPS1_j>
    {
      this->initialise();
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f000 f890 	bl	8001d4e <_ZN3etl7ivectorI15Error_conditionE10initialiseEv>
    }
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	4618      	mov	r0, r3
 8001c32:	3708      	adds	r7, #8
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}

08001c38 <_ZN3etl6vectorI15Error_conditionLj8EED1Ev>:
#endif

    //*************************************************************************
    /// Destructor.
    //*************************************************************************
    ~vector()
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b082      	sub	sp, #8
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
    {
      this->clear();
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	4618      	mov	r0, r3
 8001c44:	f000 f897 	bl	8001d76 <_ZN3etl7ivectorI15Error_conditionE5clearEv>
    }
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	f7ff ffd3 	bl	8001bf6 <_ZN3etl7ivectorI15Error_conditionED1Ev>
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	4618      	mov	r0, r3
 8001c54:	3708      	adds	r7, #8
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}

08001c5a <_ZN3etl7ivectorI15Error_conditionE12emplace_backIJRS1_EEEvDpOT_>:
    void emplace_back(Args && ... args)
 8001c5a:	b590      	push	{r4, r7, lr}
 8001c5c:	b083      	sub	sp, #12
 8001c5e:	af00      	add	r7, sp, #0
 8001c60:	6078      	str	r0, [r7, #4]
 8001c62:	6039      	str	r1, [r7, #0]
      ::new (p_end) T(etl::forward<Args>(args)...);
 8001c64:	6838      	ldr	r0, [r7, #0]
 8001c66:	f000 f891 	bl	8001d8c <_ZN3etl7forwardIR15Error_conditionEEOT_RNS_16remove_referenceIS3_E4typeE>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	681c      	ldr	r4, [r3, #0]
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	689b      	ldr	r3, [r3, #8]
 8001c72:	4619      	mov	r1, r3
 8001c74:	2004      	movs	r0, #4
 8001c76:	f7ff fa4d 	bl	8001114 <_ZnwjPv>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	601c      	str	r4, [r3, #0]
      ++p_end;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	689b      	ldr	r3, [r3, #8]
 8001c82:	1d1a      	adds	r2, r3, #4
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	609a      	str	r2, [r3, #8]
    }
 8001c88:	bf00      	nop
 8001c8a:	370c      	adds	r7, #12
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd90      	pop	{r4, r7, pc}

08001c90 <_ZNK3etl7ivectorI15Error_conditionE5emptyEv>:
    bool empty() const
 8001c90:	b480      	push	{r7}
 8001c92:	b083      	sub	sp, #12
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
      return (p_end == p_buffer);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	689a      	ldr	r2, [r3, #8]
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	685b      	ldr	r3, [r3, #4]
 8001ca0:	429a      	cmp	r2, r3
 8001ca2:	bf0c      	ite	eq
 8001ca4:	2301      	moveq	r3, #1
 8001ca6:	2300      	movne	r3, #0
 8001ca8:	b2db      	uxtb	r3, r3
    }
 8001caa:	4618      	mov	r0, r3
 8001cac:	370c      	adds	r7, #12
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb4:	4770      	bx	lr
	...

08001cb8 <_ZN8PUTM_CAN14Can_tx_messageINS_11BMS_LV_mainEE4sendER19__CAN_HandleTypeDef>:
  HAL_StatusTypeDef send(CAN_HandleTypeDef &hcan) {
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b082      	sub	sp, #8
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
 8001cc0:	6039      	str	r1, [r7, #0]
    return HAL_CAN_AddTxMessage(&hcan, &this->header, this->buff, &TxMailbox);
 8001cc2:	6879      	ldr	r1, [r7, #4]
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	f103 0218 	add.w	r2, r3, #24
 8001cca:	4b04      	ldr	r3, [pc, #16]	; (8001cdc <_ZN8PUTM_CAN14Can_tx_messageINS_11BMS_LV_mainEE4sendER19__CAN_HandleTypeDef+0x24>)
 8001ccc:	6838      	ldr	r0, [r7, #0]
 8001cce:	f005 fa82 	bl	80071d6 <HAL_CAN_AddTxMessage>
 8001cd2:	4603      	mov	r3, r0
  }
 8001cd4:	4618      	mov	r0, r3
 8001cd6:	3708      	adds	r7, #8
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	bd80      	pop	{r7, pc}
 8001cdc:	20001470 	.word	0x20001470

08001ce0 <_ZN8PUTM_CAN14Can_tx_messageINS_18BMS_LV_temperatureEE4sendER19__CAN_HandleTypeDef>:
  HAL_StatusTypeDef send(CAN_HandleTypeDef &hcan) {
 8001ce0:	b580      	push	{r7, lr}
 8001ce2:	b082      	sub	sp, #8
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
 8001ce8:	6039      	str	r1, [r7, #0]
    return HAL_CAN_AddTxMessage(&hcan, &this->header, this->buff, &TxMailbox);
 8001cea:	6879      	ldr	r1, [r7, #4]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	f103 0218 	add.w	r2, r3, #24
 8001cf2:	4b04      	ldr	r3, [pc, #16]	; (8001d04 <_ZN8PUTM_CAN14Can_tx_messageINS_18BMS_LV_temperatureEE4sendER19__CAN_HandleTypeDef+0x24>)
 8001cf4:	6838      	ldr	r0, [r7, #0]
 8001cf6:	f005 fa6e 	bl	80071d6 <HAL_CAN_AddTxMessage>
 8001cfa:	4603      	mov	r3, r0
  }
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	3708      	adds	r7, #8
 8001d00:	46bd      	mov	sp, r7
 8001d02:	bd80      	pop	{r7, pc}
 8001d04:	20001474 	.word	0x20001474

08001d08 <_ZNSt5arrayIPN8PUTM_CAN11Device_baseELj33EE4dataEv>:
	return _Nm ? _AT_Type::_S_ref(_M_elems, _Nm - 1)
 	           : _AT_Type::_S_ref(_M_elems, 0);
      }

      _GLIBCXX17_CONSTEXPR pointer
      data() noexcept
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b082      	sub	sp, #8
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
      { return _AT_Type::_S_ptr(_M_elems); }
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	4618      	mov	r0, r3
 8001d14:	f000 f845 	bl	8001da2 <_ZNSt14__array_traitsIPN8PUTM_CAN11Device_baseELj33EE6_S_ptrERA33_KS2_>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	3708      	adds	r7, #8
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}

08001d22 <_ZN3etl7ivectorI15Error_conditionEC1EPS1_j>:
    ivector(T* p_buffer_, size_t MAX_SIZE)
 8001d22:	b580      	push	{r7, lr}
 8001d24:	b084      	sub	sp, #16
 8001d26:	af00      	add	r7, sp, #0
 8001d28:	60f8      	str	r0, [r7, #12]
 8001d2a:	60b9      	str	r1, [r7, #8]
 8001d2c:	607a      	str	r2, [r7, #4]
      , p_end(p_buffer_)
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	6879      	ldr	r1, [r7, #4]
 8001d32:	4618      	mov	r0, r3
 8001d34:	f7ff f9fa 	bl	800112c <_ZN3etl11vector_baseC1Ej>
      , p_buffer(p_buffer_)
 8001d38:	68fb      	ldr	r3, [r7, #12]
 8001d3a:	68ba      	ldr	r2, [r7, #8]
 8001d3c:	605a      	str	r2, [r3, #4]
      , p_end(p_buffer_)
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	68ba      	ldr	r2, [r7, #8]
 8001d42:	609a      	str	r2, [r3, #8]
    }
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	4618      	mov	r0, r3
 8001d48:	3710      	adds	r7, #16
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}

08001d4e <_ZN3etl7ivectorI15Error_conditionE10initialiseEv>:
    void initialise()
 8001d4e:	b580      	push	{r7, lr}
 8001d50:	b082      	sub	sp, #8
 8001d52:	af00      	add	r7, sp, #0
 8001d54:	6078      	str	r0, [r7, #4]
      etl::destroy(p_buffer, p_end);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	685a      	ldr	r2, [r3, #4]
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	689b      	ldr	r3, [r3, #8]
 8001d5e:	4619      	mov	r1, r3
 8001d60:	4610      	mov	r0, r2
 8001d62:	f000 f829 	bl	8001db8 <_ZN3etl7destroyIP15Error_conditionEEvT_S3_>
      p_end = p_buffer;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	685a      	ldr	r2, [r3, #4]
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	609a      	str	r2, [r3, #8]
    }
 8001d6e:	bf00      	nop
 8001d70:	3708      	adds	r7, #8
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bd80      	pop	{r7, pc}

08001d76 <_ZN3etl7ivectorI15Error_conditionE5clearEv>:
    void clear()
 8001d76:	b580      	push	{r7, lr}
 8001d78:	b082      	sub	sp, #8
 8001d7a:	af00      	add	r7, sp, #0
 8001d7c:	6078      	str	r0, [r7, #4]
      initialise();
 8001d7e:	6878      	ldr	r0, [r7, #4]
 8001d80:	f7ff ffe5 	bl	8001d4e <_ZN3etl7ivectorI15Error_conditionE10initialiseEv>
    }
 8001d84:	bf00      	nop
 8001d86:	3708      	adds	r7, #8
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}

08001d8c <_ZN3etl7forwardIR15Error_conditionEEOT_RNS_16remove_referenceIS3_E4typeE>:
    return static_cast<typename etl::remove_reference<T>::type&&>(t);
  }

  //******************************************************************************
  template <typename T>
  constexpr T&& forward(typename etl::remove_reference<T>::type& t) ETL_NOEXCEPT
 8001d8c:	b480      	push	{r7}
 8001d8e:	b083      	sub	sp, #12
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
  {
    return static_cast<T&&>(t);
 8001d94:	687b      	ldr	r3, [r7, #4]
  }
 8001d96:	4618      	mov	r0, r3
 8001d98:	370c      	adds	r7, #12
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr

08001da2 <_ZNSt14__array_traitsIPN8PUTM_CAN11Device_baseELj33EE6_S_ptrERA33_KS2_>:
      _S_ptr(const _Type& __t) noexcept
 8001da2:	b480      	push	{r7}
 8001da4:	b083      	sub	sp, #12
 8001da6:	af00      	add	r7, sp, #0
 8001da8:	6078      	str	r0, [r7, #4]
      { return const_cast<_Tp*>(__t); }
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	4618      	mov	r0, r3
 8001dae:	370c      	adds	r7, #12
 8001db0:	46bd      	mov	sp, r7
 8001db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db6:	4770      	bx	lr

08001db8 <_ZN3etl7destroyIP15Error_conditionEEvT_S3_>:
  /// Destroys a range of items.
  /// https://en.cppreference.com/w/cpp/memory/destroy
  ///\ingroup memory
  //*****************************************************************************
  template <typename TIterator>
  void destroy(TIterator i_begin, TIterator i_end)
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b082      	sub	sp, #8
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
 8001dc0:	6039      	str	r1, [r7, #0]
  {
    std::destroy(i_begin, i_end);
 8001dc2:	6839      	ldr	r1, [r7, #0]
 8001dc4:	6878      	ldr	r0, [r7, #4]
 8001dc6:	f000 f804 	bl	8001dd2 <_ZSt7destroyIP15Error_conditionEvT_S2_>
  }
 8001dca:	bf00      	nop
 8001dcc:	3708      	adds	r7, #8
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bd80      	pop	{r7, pc}

08001dd2 <_ZSt7destroyIP15Error_conditionEvT_S2_>:
    }

#if __cplusplus >= 201703L
  template <typename _ForwardIterator>
    _GLIBCXX20_CONSTEXPR inline void
    destroy(_ForwardIterator __first, _ForwardIterator __last)
 8001dd2:	b580      	push	{r7, lr}
 8001dd4:	b082      	sub	sp, #8
 8001dd6:	af00      	add	r7, sp, #0
 8001dd8:	6078      	str	r0, [r7, #4]
 8001dda:	6039      	str	r1, [r7, #0]
    {
      std::_Destroy(__first, __last);
 8001ddc:	6839      	ldr	r1, [r7, #0]
 8001dde:	6878      	ldr	r0, [r7, #4]
 8001de0:	f000 f804 	bl	8001dec <_ZSt8_DestroyIP15Error_conditionEvT_S2_>
    }
 8001de4:	bf00      	nop
 8001de6:	3708      	adds	r7, #8
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}

08001dec <_ZSt8_DestroyIP15Error_conditionEvT_S2_>:
    _Destroy(_ForwardIterator __first, _ForwardIterator __last)
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b082      	sub	sp, #8
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
 8001df4:	6039      	str	r1, [r7, #0]
      if (std::is_constant_evaluated())
 8001df6:	f7ff f985 	bl	8001104 <_ZSt21is_constant_evaluatedv>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d004      	beq.n	8001e0a <_ZSt8_DestroyIP15Error_conditionEvT_S2_+0x1e>
	return _Destroy_aux<false>::__destroy(__first, __last);
 8001e00:	6839      	ldr	r1, [r7, #0]
 8001e02:	6878      	ldr	r0, [r7, #4]
 8001e04:	f000 f808 	bl	8001e18 <_ZNSt12_Destroy_auxILb0EE9__destroyIP15Error_conditionEEvT_S4_>
 8001e08:	e003      	b.n	8001e12 <_ZSt8_DestroyIP15Error_conditionEvT_S2_+0x26>
	__destroy(__first, __last);
 8001e0a:	6839      	ldr	r1, [r7, #0]
 8001e0c:	6878      	ldr	r0, [r7, #4]
 8001e0e:	f000 f81c 	bl	8001e4a <_ZNSt12_Destroy_auxILb1EE9__destroyIP15Error_conditionEEvT_S4_>
    }
 8001e12:	3708      	adds	r7, #8
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}

08001e18 <_ZNSt12_Destroy_auxILb0EE9__destroyIP15Error_conditionEEvT_S4_>:
	__destroy(_ForwardIterator __first, _ForwardIterator __last)
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	b082      	sub	sp, #8
 8001e1c:	af00      	add	r7, sp, #0
 8001e1e:	6078      	str	r0, [r7, #4]
 8001e20:	6039      	str	r1, [r7, #0]
	  for (; __first != __last; ++__first)
 8001e22:	e009      	b.n	8001e38 <_ZNSt12_Destroy_auxILb0EE9__destroyIP15Error_conditionEEvT_S4_+0x20>
	    std::_Destroy(std::__addressof(*__first));
 8001e24:	6878      	ldr	r0, [r7, #4]
 8001e26:	f000 f81b 	bl	8001e60 <_ZSt11__addressofI15Error_conditionEPT_RS1_>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	f000 f822 	bl	8001e76 <_ZSt8_DestroyI15Error_conditionEvPT_>
	  for (; __first != __last; ++__first)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	3304      	adds	r3, #4
 8001e36:	607b      	str	r3, [r7, #4]
 8001e38:	687a      	ldr	r2, [r7, #4]
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	429a      	cmp	r2, r3
 8001e3e:	d1f1      	bne.n	8001e24 <_ZNSt12_Destroy_auxILb0EE9__destroyIP15Error_conditionEEvT_S4_+0xc>
	}
 8001e40:	bf00      	nop
 8001e42:	bf00      	nop
 8001e44:	3708      	adds	r7, #8
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}

08001e4a <_ZNSt12_Destroy_auxILb1EE9__destroyIP15Error_conditionEEvT_S4_>:
        __destroy(_ForwardIterator, _ForwardIterator) { }
 8001e4a:	b480      	push	{r7}
 8001e4c:	b083      	sub	sp, #12
 8001e4e:	af00      	add	r7, sp, #0
 8001e50:	6078      	str	r0, [r7, #4]
 8001e52:	6039      	str	r1, [r7, #0]
 8001e54:	bf00      	nop
 8001e56:	370c      	adds	r7, #12
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5e:	4770      	bx	lr

08001e60 <_ZSt11__addressofI15Error_conditionEPT_RS1_>:
   *  @brief Same as C++11 std::addressof
   *  @ingroup utilities
   */
  template<typename _Tp>
    inline _GLIBCXX_CONSTEXPR _Tp*
    __addressof(_Tp& __r) _GLIBCXX_NOEXCEPT
 8001e60:	b480      	push	{r7}
 8001e62:	b083      	sub	sp, #12
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
    { return __builtin_addressof(__r); }
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	370c      	adds	r7, #12
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e74:	4770      	bx	lr

08001e76 <_ZSt8_DestroyI15Error_conditionEvPT_>:
    _Destroy(_Tp* __pointer)
 8001e76:	b580      	push	{r7, lr}
 8001e78:	b082      	sub	sp, #8
 8001e7a:	af00      	add	r7, sp, #0
 8001e7c:	6078      	str	r0, [r7, #4]
      std::destroy_at(__pointer);
 8001e7e:	6878      	ldr	r0, [r7, #4]
 8001e80:	f000 f804 	bl	8001e8c <_ZSt10destroy_atI15Error_conditionEvPT_>
    }
 8001e84:	bf00      	nop
 8001e86:	3708      	adds	r7, #8
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}

08001e8c <_ZSt10destroy_atI15Error_conditionEvPT_>:
    destroy_at(_Tp* __location)
 8001e8c:	b480      	push	{r7}
 8001e8e:	b083      	sub	sp, #12
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
    }
 8001e94:	bf00      	nop
 8001e96:	370c      	adds	r7, #12
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9e:	4770      	bx	lr

08001ea0 <_Z41__static_initialization_and_destruction_0ii>:
}
 8001ea0:	b480      	push	{r7}
 8001ea2:	b083      	sub	sp, #12
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
 8001ea8:	6039      	str	r1, [r7, #0]
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2b01      	cmp	r3, #1
 8001eae:	f040 80c6 	bne.w	800203e <_Z41__static_initialization_and_destruction_0ii+0x19e>
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	f040 80c0 	bne.w	800203e <_Z41__static_initialization_and_destruction_0ii+0x19e>
};
 8001ebe:	4b63      	ldr	r3, [pc, #396]	; (800204c <_Z41__static_initialization_and_destruction_0ii+0x1ac>)
 8001ec0:	2207      	movs	r2, #7
 8001ec2:	601a      	str	r2, [r3, #0]
 8001ec4:	4a62      	ldr	r2, [pc, #392]	; (8002050 <_Z41__static_initialization_and_destruction_0ii+0x1b0>)
 8001ec6:	605a      	str	r2, [r3, #4]
 8001ec8:	4a62      	ldr	r2, [pc, #392]	; (8002054 <_Z41__static_initialization_and_destruction_0ii+0x1b4>)
 8001eca:	609a      	str	r2, [r3, #8]
		{Error_condition::NEUTRAL_CURRENT_CAR,-0.3,0.3,data.current.value,TIME_TO_SLEEP,8}, //to check //acu_state 0 or 8?
 8001ecc:	4a62      	ldr	r2, [pc, #392]	; (8002058 <_Z41__static_initialization_and_destruction_0ii+0x1b8>)
 8001ece:	f8d2 21c8 	ldr.w	r2, [r2, #456]	; 0x1c8
};
 8001ed2:	60da      	str	r2, [r3, #12]
 8001ed4:	4a61      	ldr	r2, [pc, #388]	; (800205c <_Z41__static_initialization_and_destruction_0ii+0x1bc>)
 8001ed6:	611a      	str	r2, [r3, #16]
 8001ed8:	2208      	movs	r2, #8
 8001eda:	751a      	strb	r2, [r3, #20]
 8001edc:	2200      	movs	r2, #0
 8001ede:	619a      	str	r2, [r3, #24]
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	771a      	strb	r2, [r3, #28]
 8001ee4:	3320      	adds	r3, #32
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	601a      	str	r2, [r3, #0]
 8001eea:	4a5d      	ldr	r2, [pc, #372]	; (8002060 <_Z41__static_initialization_and_destruction_0ii+0x1c0>)
 8001eec:	605a      	str	r2, [r3, #4]
 8001eee:	4a5d      	ldr	r2, [pc, #372]	; (8002064 <_Z41__static_initialization_and_destruction_0ii+0x1c4>)
 8001ef0:	609a      	str	r2, [r3, #8]
		{Error_condition::UNBALANCE,2000,50000,(float)(data.voltages.highest_cell_voltage-data.voltages.lowest_cell_voltage),ERROR_TIME,2},
 8001ef2:	4a59      	ldr	r2, [pc, #356]	; (8002058 <_Z41__static_initialization_and_destruction_0ii+0x1b8>)
 8001ef4:	8b92      	ldrh	r2, [r2, #28]
 8001ef6:	4611      	mov	r1, r2
 8001ef8:	4a57      	ldr	r2, [pc, #348]	; (8002058 <_Z41__static_initialization_and_destruction_0ii+0x1b8>)
 8001efa:	8b52      	ldrh	r2, [r2, #26]
 8001efc:	1a8a      	subs	r2, r1, r2
 8001efe:	ee07 2a90 	vmov	s15, r2
 8001f02:	eef8 7ae7 	vcvt.f32.s32	s15, s15
};
 8001f06:	edc3 7a03 	vstr	s15, [r3, #12]
 8001f0a:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001f0e:	611a      	str	r2, [r3, #16]
 8001f10:	2202      	movs	r2, #2
 8001f12:	751a      	strb	r2, [r3, #20]
 8001f14:	2200      	movs	r2, #0
 8001f16:	619a      	str	r2, [r3, #24]
 8001f18:	2200      	movs	r2, #0
 8001f1a:	771a      	strb	r2, [r3, #28]
 8001f1c:	3320      	adds	r3, #32
 8001f1e:	2203      	movs	r2, #3
 8001f20:	601a      	str	r2, [r3, #0]
 8001f22:	4a51      	ldr	r2, [pc, #324]	; (8002068 <_Z41__static_initialization_and_destruction_0ii+0x1c8>)
 8001f24:	605a      	str	r2, [r3, #4]
 8001f26:	4a51      	ldr	r2, [pc, #324]	; (800206c <_Z41__static_initialization_and_destruction_0ii+0x1cc>)
 8001f28:	609a      	str	r2, [r3, #8]
		{Error_condition::TEMPERATURE_WARNING,48,55,(float)data.temperatures.highest_temperature,ERROR_TIME_TEMPERATURES,3},
 8001f2a:	4a4b      	ldr	r2, [pc, #300]	; (8002058 <_Z41__static_initialization_and_destruction_0ii+0x1b8>)
 8001f2c:	f892 2026 	ldrb.w	r2, [r2, #38]	; 0x26
 8001f30:	ee07 2a90 	vmov	s15, r2
 8001f34:	eef8 7a67 	vcvt.f32.u32	s15, s15
};
 8001f38:	edc3 7a03 	vstr	s15, [r3, #12]
 8001f3c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001f40:	611a      	str	r2, [r3, #16]
 8001f42:	2203      	movs	r2, #3
 8001f44:	751a      	strb	r2, [r3, #20]
 8001f46:	2200      	movs	r2, #0
 8001f48:	619a      	str	r2, [r3, #24]
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	771a      	strb	r2, [r3, #28]
 8001f4e:	3320      	adds	r3, #32
 8001f50:	2201      	movs	r2, #1
 8001f52:	601a      	str	r2, [r3, #0]
 8001f54:	f04f 0200 	mov.w	r2, #0
 8001f58:	605a      	str	r2, [r3, #4]
 8001f5a:	4a45      	ldr	r2, [pc, #276]	; (8002070 <_Z41__static_initialization_and_destruction_0ii+0x1d0>)
 8001f5c:	609a      	str	r2, [r3, #8]
		{Error_condition::VOLTAGE_LOW,0,30000,(float)data.voltages.lowest_cell_voltage,ERROR_TIME,4},
 8001f5e:	4a3e      	ldr	r2, [pc, #248]	; (8002058 <_Z41__static_initialization_and_destruction_0ii+0x1b8>)
 8001f60:	8b52      	ldrh	r2, [r2, #26]
 8001f62:	ee07 2a90 	vmov	s15, r2
 8001f66:	eef8 7a67 	vcvt.f32.u32	s15, s15
};
 8001f6a:	edc3 7a03 	vstr	s15, [r3, #12]
 8001f6e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001f72:	611a      	str	r2, [r3, #16]
 8001f74:	2204      	movs	r2, #4
 8001f76:	751a      	strb	r2, [r3, #20]
 8001f78:	2200      	movs	r2, #0
 8001f7a:	619a      	str	r2, [r3, #24]
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	771a      	strb	r2, [r3, #28]
 8001f80:	3320      	adds	r3, #32
 8001f82:	2202      	movs	r2, #2
 8001f84:	601a      	str	r2, [r3, #0]
 8001f86:	4a3b      	ldr	r2, [pc, #236]	; (8002074 <_Z41__static_initialization_and_destruction_0ii+0x1d4>)
 8001f88:	605a      	str	r2, [r3, #4]
 8001f8a:	4a3b      	ldr	r2, [pc, #236]	; (8002078 <_Z41__static_initialization_and_destruction_0ii+0x1d8>)
 8001f8c:	609a      	str	r2, [r3, #8]
		{Error_condition::VOLTAGE_HIGH,42200,500000,(float)data.voltages.highest_cell_voltage,ERROR_TIME,5},
 8001f8e:	4a32      	ldr	r2, [pc, #200]	; (8002058 <_Z41__static_initialization_and_destruction_0ii+0x1b8>)
 8001f90:	8b92      	ldrh	r2, [r2, #28]
 8001f92:	ee07 2a90 	vmov	s15, r2
 8001f96:	eef8 7a67 	vcvt.f32.u32	s15, s15
};
 8001f9a:	edc3 7a03 	vstr	s15, [r3, #12]
 8001f9e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001fa2:	611a      	str	r2, [r3, #16]
 8001fa4:	2205      	movs	r2, #5
 8001fa6:	751a      	strb	r2, [r3, #20]
 8001fa8:	2200      	movs	r2, #0
 8001faa:	619a      	str	r2, [r3, #24]
 8001fac:	2200      	movs	r2, #0
 8001fae:	771a      	strb	r2, [r3, #28]
 8001fb0:	3320      	adds	r3, #32
 8001fb2:	2204      	movs	r2, #4
 8001fb4:	601a      	str	r2, [r3, #0]
 8001fb6:	4a2d      	ldr	r2, [pc, #180]	; (800206c <_Z41__static_initialization_and_destruction_0ii+0x1cc>)
 8001fb8:	605a      	str	r2, [r3, #4]
 8001fba:	4a30      	ldr	r2, [pc, #192]	; (800207c <_Z41__static_initialization_and_destruction_0ii+0x1dc>)
 8001fbc:	609a      	str	r2, [r3, #8]
		{Error_condition::TEMPERATURE_HIGH,55,120,(float)data.temperatures.highest_temperature,ERROR_TIME_TEMPERATURES,6},
 8001fbe:	4a26      	ldr	r2, [pc, #152]	; (8002058 <_Z41__static_initialization_and_destruction_0ii+0x1b8>)
 8001fc0:	f892 2026 	ldrb.w	r2, [r2, #38]	; 0x26
 8001fc4:	ee07 2a90 	vmov	s15, r2
 8001fc8:	eef8 7a67 	vcvt.f32.u32	s15, s15
};
 8001fcc:	edc3 7a03 	vstr	s15, [r3, #12]
 8001fd0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001fd4:	611a      	str	r2, [r3, #16]
 8001fd6:	2206      	movs	r2, #6
 8001fd8:	751a      	strb	r2, [r3, #20]
 8001fda:	2200      	movs	r2, #0
 8001fdc:	619a      	str	r2, [r3, #24]
 8001fde:	2200      	movs	r2, #0
 8001fe0:	771a      	strb	r2, [r3, #28]
 8001fe2:	3320      	adds	r3, #32
 8001fe4:	2205      	movs	r2, #5
 8001fe6:	601a      	str	r2, [r3, #0]
 8001fe8:	4a25      	ldr	r2, [pc, #148]	; (8002080 <_Z41__static_initialization_and_destruction_0ii+0x1e0>)
 8001fea:	605a      	str	r2, [r3, #4]
 8001fec:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001ff0:	609a      	str	r2, [r3, #8]
		{Error_condition::TEMPERATURE_LOST,-1,1,data.temperatures.lowest_temperature,ERROR_TIME_TEMPERATURES,6},
 8001ff2:	4a19      	ldr	r2, [pc, #100]	; (8002058 <_Z41__static_initialization_and_destruction_0ii+0x1b8>)
 8001ff4:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
};
 8001ff8:	ee07 2a90 	vmov	s15, r2
 8001ffc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002000:	edc3 7a03 	vstr	s15, [r3, #12]
 8002004:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002008:	611a      	str	r2, [r3, #16]
 800200a:	2206      	movs	r2, #6
 800200c:	751a      	strb	r2, [r3, #20]
 800200e:	2200      	movs	r2, #0
 8002010:	619a      	str	r2, [r3, #24]
 8002012:	2200      	movs	r2, #0
 8002014:	771a      	strb	r2, [r3, #28]
 8002016:	3320      	adds	r3, #32
 8002018:	2206      	movs	r2, #6
 800201a:	601a      	str	r2, [r3, #0]
 800201c:	4a19      	ldr	r2, [pc, #100]	; (8002084 <_Z41__static_initialization_and_destruction_0ii+0x1e4>)
 800201e:	605a      	str	r2, [r3, #4]
 8002020:	4a19      	ldr	r2, [pc, #100]	; (8002088 <_Z41__static_initialization_and_destruction_0ii+0x1e8>)
 8002022:	609a      	str	r2, [r3, #8]
		{Error_condition::CURRENT_HIGH,20,100,data.current.value,ERROR_TIME,7}
 8002024:	4a0c      	ldr	r2, [pc, #48]	; (8002058 <_Z41__static_initialization_and_destruction_0ii+0x1b8>)
 8002026:	f8d2 21c8 	ldr.w	r2, [r2, #456]	; 0x1c8
};
 800202a:	60da      	str	r2, [r3, #12]
 800202c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8002030:	611a      	str	r2, [r3, #16]
 8002032:	2207      	movs	r2, #7
 8002034:	751a      	strb	r2, [r3, #20]
 8002036:	2200      	movs	r2, #0
 8002038:	619a      	str	r2, [r3, #24]
 800203a:	2200      	movs	r2, #0
 800203c:	771a      	strb	r2, [r3, #28]
}
 800203e:	bf00      	nop
 8002040:	370c      	adds	r7, #12
 8002042:	46bd      	mov	sp, r7
 8002044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002048:	4770      	bx	lr
 800204a:	bf00      	nop
 800204c:	200005c4 	.word	0x200005c4
 8002050:	be99999a 	.word	0xbe99999a
 8002054:	3e99999a 	.word	0x3e99999a
 8002058:	20001478 	.word	0x20001478
 800205c:	00124f80 	.word	0x00124f80
 8002060:	44fa0000 	.word	0x44fa0000
 8002064:	47435000 	.word	0x47435000
 8002068:	42400000 	.word	0x42400000
 800206c:	425c0000 	.word	0x425c0000
 8002070:	46ea6000 	.word	0x46ea6000
 8002074:	4724d800 	.word	0x4724d800
 8002078:	48f42400 	.word	0x48f42400
 800207c:	42f00000 	.word	0x42f00000
 8002080:	bf800000 	.word	0xbf800000
 8002084:	41a00000 	.word	0x41a00000
 8002088:	42c80000 	.word	0x42c80000

0800208c <_ZN8PUTM_CAN6DeviceINS_17YawProbe_air_flowEE8set_dataERKNS_14Can_rx_messageE>:
        static_assert(sizeof(Device_data_type) <= 8);
      };

  Device_data_type data{};

  void set_data(const Can_rx_message &m) override {
 800208c:	b580      	push	{r7, lr}
 800208e:	b082      	sub	sp, #8
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
 8002094:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002096:	687a      	ldr	r2, [r7, #4]
 8002098:	7993      	ldrb	r3, [r2, #6]
 800209a:	f043 0301 	orr.w	r3, r3, #1
 800209e:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	1dd8      	adds	r0, r3, #7
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	331c      	adds	r3, #28
 80020a8:	2203      	movs	r2, #3
 80020aa:	4619      	mov	r1, r3
 80020ac:	f012 fb3b 	bl	8014726 <memcpy>
  }
 80020b0:	bf00      	nop
 80020b2:	3708      	adds	r7, #8
 80020b4:	46bd      	mov	sp, r7
 80020b6:	bd80      	pop	{r7, pc}

080020b8 <_ZN8PUTM_CAN6DeviceINS_14WheelTemp_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80020b8:	b480      	push	{r7}
 80020ba:	b083      	sub	sp, #12
 80020bc:	af00      	add	r7, sp, #0
 80020be:	6078      	str	r0, [r7, #4]
 80020c0:	6039      	str	r1, [r7, #0]
    new_data = true;
 80020c2:	687a      	ldr	r2, [r7, #4]
 80020c4:	7993      	ldrb	r3, [r2, #6]
 80020c6:	f043 0301 	orr.w	r3, r3, #1
 80020ca:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	3307      	adds	r3, #7
 80020d0:	683a      	ldr	r2, [r7, #0]
 80020d2:	321c      	adds	r2, #28
 80020d4:	8812      	ldrh	r2, [r2, #0]
 80020d6:	b292      	uxth	r2, r2
 80020d8:	801a      	strh	r2, [r3, #0]
  }
 80020da:	bf00      	nop
 80020dc:	370c      	adds	r7, #12
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr

080020e6 <_ZN8PUTM_CAN6DeviceINS_14Telemetry_MainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80020e6:	b480      	push	{r7}
 80020e8:	b083      	sub	sp, #12
 80020ea:	af00      	add	r7, sp, #0
 80020ec:	6078      	str	r0, [r7, #4]
 80020ee:	6039      	str	r1, [r7, #0]
    new_data = true;
 80020f0:	687a      	ldr	r2, [r7, #4]
 80020f2:	7993      	ldrb	r3, [r2, #6]
 80020f4:	f043 0301 	orr.w	r3, r3, #1
 80020f8:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	3307      	adds	r3, #7
 80020fe:	683a      	ldr	r2, [r7, #0]
 8002100:	321c      	adds	r2, #28
 8002102:	6812      	ldr	r2, [r2, #0]
 8002104:	601a      	str	r2, [r3, #0]
  }
 8002106:	bf00      	nop
 8002108:	370c      	adds	r7, #12
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr

08002112 <_ZN8PUTM_CAN6DeviceINS_11TC_imu_gyroEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8002112:	b580      	push	{r7, lr}
 8002114:	b082      	sub	sp, #8
 8002116:	af00      	add	r7, sp, #0
 8002118:	6078      	str	r0, [r7, #4]
 800211a:	6039      	str	r1, [r7, #0]
    new_data = true;
 800211c:	687a      	ldr	r2, [r7, #4]
 800211e:	7993      	ldrb	r3, [r2, #6]
 8002120:	f043 0301 	orr.w	r3, r3, #1
 8002124:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	1dd8      	adds	r0, r3, #7
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	331c      	adds	r3, #28
 800212e:	2206      	movs	r2, #6
 8002130:	4619      	mov	r1, r3
 8002132:	f012 faf8 	bl	8014726 <memcpy>
  }
 8002136:	bf00      	nop
 8002138:	3708      	adds	r7, #8
 800213a:	46bd      	mov	sp, r7
 800213c:	bd80      	pop	{r7, pc}

0800213e <_ZN8PUTM_CAN6DeviceINS_10TC_imu_accEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800213e:	b580      	push	{r7, lr}
 8002140:	b082      	sub	sp, #8
 8002142:	af00      	add	r7, sp, #0
 8002144:	6078      	str	r0, [r7, #4]
 8002146:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002148:	687a      	ldr	r2, [r7, #4]
 800214a:	7993      	ldrb	r3, [r2, #6]
 800214c:	f043 0301 	orr.w	r3, r3, #1
 8002150:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	1dd8      	adds	r0, r3, #7
 8002156:	683b      	ldr	r3, [r7, #0]
 8002158:	331c      	adds	r3, #28
 800215a:	2206      	movs	r2, #6
 800215c:	4619      	mov	r1, r3
 800215e:	f012 fae2 	bl	8014726 <memcpy>
  }
 8002162:	bf00      	nop
 8002164:	3708      	adds	r7, #8
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}

0800216a <_ZN8PUTM_CAN6DeviceINS_15TC_temperaturesEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800216a:	b580      	push	{r7, lr}
 800216c:	b082      	sub	sp, #8
 800216e:	af00      	add	r7, sp, #0
 8002170:	6078      	str	r0, [r7, #4]
 8002172:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002174:	687a      	ldr	r2, [r7, #4]
 8002176:	7993      	ldrb	r3, [r2, #6]
 8002178:	f043 0301 	orr.w	r3, r3, #1
 800217c:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	1dd8      	adds	r0, r3, #7
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	331c      	adds	r3, #28
 8002186:	2206      	movs	r2, #6
 8002188:	4619      	mov	r1, r3
 800218a:	f012 facc 	bl	8014726 <memcpy>
  }
 800218e:	bf00      	nop
 8002190:	3708      	adds	r7, #8
 8002192:	46bd      	mov	sp, r7
 8002194:	bd80      	pop	{r7, pc}

08002196 <_ZN8PUTM_CAN6DeviceINS_19TC_wheel_velocitiesEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8002196:	b580      	push	{r7, lr}
 8002198:	b082      	sub	sp, #8
 800219a:	af00      	add	r7, sp, #0
 800219c:	6078      	str	r0, [r7, #4]
 800219e:	6039      	str	r1, [r7, #0]
    new_data = true;
 80021a0:	687a      	ldr	r2, [r7, #4]
 80021a2:	7993      	ldrb	r3, [r2, #6]
 80021a4:	f043 0301 	orr.w	r3, r3, #1
 80021a8:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	1dd8      	adds	r0, r3, #7
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	331c      	adds	r3, #28
 80021b2:	2208      	movs	r2, #8
 80021b4:	4619      	mov	r1, r3
 80021b6:	f012 fab6 	bl	8014726 <memcpy>
  }
 80021ba:	bf00      	nop
 80021bc:	3708      	adds	r7, #8
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}

080021c2 <_ZN8PUTM_CAN6DeviceINS_18TC_rear_suspensionEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80021c2:	b480      	push	{r7}
 80021c4:	b083      	sub	sp, #12
 80021c6:	af00      	add	r7, sp, #0
 80021c8:	6078      	str	r0, [r7, #4]
 80021ca:	6039      	str	r1, [r7, #0]
    new_data = true;
 80021cc:	687a      	ldr	r2, [r7, #4]
 80021ce:	7993      	ldrb	r3, [r2, #6]
 80021d0:	f043 0301 	orr.w	r3, r3, #1
 80021d4:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	3307      	adds	r3, #7
 80021da:	683a      	ldr	r2, [r7, #0]
 80021dc:	321c      	adds	r2, #28
 80021de:	6812      	ldr	r2, [r2, #0]
 80021e0:	601a      	str	r2, [r3, #0]
  }
 80021e2:	bf00      	nop
 80021e4:	370c      	adds	r7, #12
 80021e6:	46bd      	mov	sp, r7
 80021e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ec:	4770      	bx	lr

080021ee <_ZN8PUTM_CAN6DeviceINS_7TC_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80021ee:	b580      	push	{r7, lr}
 80021f0:	b082      	sub	sp, #8
 80021f2:	af00      	add	r7, sp, #0
 80021f4:	6078      	str	r0, [r7, #4]
 80021f6:	6039      	str	r1, [r7, #0]
    new_data = true;
 80021f8:	687a      	ldr	r2, [r7, #4]
 80021fa:	7993      	ldrb	r3, [r2, #6]
 80021fc:	f043 0301 	orr.w	r3, r3, #1
 8002200:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	1dd8      	adds	r0, r3, #7
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	331c      	adds	r3, #28
 800220a:	2208      	movs	r2, #8
 800220c:	4619      	mov	r1, r3
 800220e:	f012 fa8a 	bl	8014726 <memcpy>
  }
 8002212:	bf00      	nop
 8002214:	3708      	adds	r7, #8
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}

0800221a <_ZN8PUTM_CAN6DeviceINS_20Steering_Wheel_eventEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800221a:	b580      	push	{r7, lr}
 800221c:	b082      	sub	sp, #8
 800221e:	af00      	add	r7, sp, #0
 8002220:	6078      	str	r0, [r7, #4]
 8002222:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002224:	687a      	ldr	r2, [r7, #4]
 8002226:	7993      	ldrb	r3, [r2, #6]
 8002228:	f043 0301 	orr.w	r3, r3, #1
 800222c:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	1dd8      	adds	r0, r3, #7
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	331c      	adds	r3, #28
 8002236:	2203      	movs	r2, #3
 8002238:	4619      	mov	r1, r3
 800223a:	f012 fa74 	bl	8014726 <memcpy>
  }
 800223e:	bf00      	nop
 8002240:	3708      	adds	r7, #8
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}

08002246 <_ZN8PUTM_CAN6DeviceINS_19Steering_Wheel_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8002246:	b580      	push	{r7, lr}
 8002248:	b082      	sub	sp, #8
 800224a:	af00      	add	r7, sp, #0
 800224c:	6078      	str	r0, [r7, #4]
 800224e:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002250:	687a      	ldr	r2, [r7, #4]
 8002252:	7993      	ldrb	r3, [r2, #6]
 8002254:	f043 0301 	orr.w	r3, r3, #1
 8002258:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	1dd8      	adds	r0, r3, #7
 800225e:	683b      	ldr	r3, [r7, #0]
 8002260:	331c      	adds	r3, #28
 8002262:	2203      	movs	r2, #3
 8002264:	4619      	mov	r1, r3
 8002266:	f012 fa5e 	bl	8014726 <memcpy>
  }
 800226a:	bf00      	nop
 800226c:	3708      	adds	r7, #8
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}

08002272 <_ZN8PUTM_CAN6DeviceINS_7SF_NUCSEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8002272:	b480      	push	{r7}
 8002274:	b083      	sub	sp, #12
 8002276:	af00      	add	r7, sp, #0
 8002278:	6078      	str	r0, [r7, #4]
 800227a:	6039      	str	r1, [r7, #0]
    new_data = true;
 800227c:	687a      	ldr	r2, [r7, #4]
 800227e:	7993      	ldrb	r3, [r2, #6]
 8002280:	f043 0301 	orr.w	r3, r3, #1
 8002284:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	3307      	adds	r3, #7
 800228a:	683a      	ldr	r2, [r7, #0]
 800228c:	321c      	adds	r2, #28
 800228e:	6812      	ldr	r2, [r2, #0]
 8002290:	601a      	str	r2, [r3, #0]
  }
 8002292:	bf00      	nop
 8002294:	370c      	adds	r7, #12
 8002296:	46bd      	mov	sp, r7
 8002298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229c:	4770      	bx	lr

0800229e <_ZN8PUTM_CAN6DeviceINS_5SF_WSEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800229e:	b580      	push	{r7, lr}
 80022a0:	b082      	sub	sp, #8
 80022a2:	af00      	add	r7, sp, #0
 80022a4:	6078      	str	r0, [r7, #4]
 80022a6:	6039      	str	r1, [r7, #0]
    new_data = true;
 80022a8:	687a      	ldr	r2, [r7, #4]
 80022aa:	7993      	ldrb	r3, [r2, #6]
 80022ac:	f043 0301 	orr.w	r3, r3, #1
 80022b0:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	1dd8      	adds	r0, r3, #7
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	331c      	adds	r3, #28
 80022ba:	2208      	movs	r2, #8
 80022bc:	4619      	mov	r1, r3
 80022be:	f012 fa32 	bl	8014726 <memcpy>
  }
 80022c2:	bf00      	nop
 80022c4:	3708      	adds	r7, #8
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}

080022ca <_ZN8PUTM_CAN6DeviceINS_5SF_DVEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80022ca:	b580      	push	{r7, lr}
 80022cc:	b082      	sub	sp, #8
 80022ce:	af00      	add	r7, sp, #0
 80022d0:	6078      	str	r0, [r7, #4]
 80022d2:	6039      	str	r1, [r7, #0]
    new_data = true;
 80022d4:	687a      	ldr	r2, [r7, #4]
 80022d6:	7993      	ldrb	r3, [r2, #6]
 80022d8:	f043 0301 	orr.w	r3, r3, #1
 80022dc:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	1dd8      	adds	r0, r3, #7
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	331c      	adds	r3, #28
 80022e6:	2208      	movs	r2, #8
 80022e8:	4619      	mov	r1, r3
 80022ea:	f012 fa1c 	bl	8014726 <memcpy>
  }
 80022ee:	bf00      	nop
 80022f0:	3708      	adds	r7, #8
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}

080022f6 <_ZN8PUTM_CAN6DeviceINS_20SF_CoolingAndVSafetyEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80022f6:	b580      	push	{r7, lr}
 80022f8:	b082      	sub	sp, #8
 80022fa:	af00      	add	r7, sp, #0
 80022fc:	6078      	str	r0, [r7, #4]
 80022fe:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002300:	687a      	ldr	r2, [r7, #4]
 8002302:	7993      	ldrb	r3, [r2, #6]
 8002304:	f043 0301 	orr.w	r3, r3, #1
 8002308:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	1dd8      	adds	r0, r3, #7
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	331c      	adds	r3, #28
 8002312:	2208      	movs	r2, #8
 8002314:	4619      	mov	r1, r3
 8002316:	f012 fa06 	bl	8014726 <memcpy>
  }
 800231a:	bf00      	nop
 800231c:	3708      	adds	r7, #8
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}

08002322 <_ZN8PUTM_CAN6DeviceINS_11SF_FrontBoxEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8002322:	b580      	push	{r7, lr}
 8002324:	b082      	sub	sp, #8
 8002326:	af00      	add	r7, sp, #0
 8002328:	6078      	str	r0, [r7, #4]
 800232a:	6039      	str	r1, [r7, #0]
    new_data = true;
 800232c:	687a      	ldr	r2, [r7, #4]
 800232e:	7993      	ldrb	r3, [r2, #6]
 8002330:	f043 0301 	orr.w	r3, r3, #1
 8002334:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	1dd8      	adds	r0, r3, #7
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	331c      	adds	r3, #28
 800233e:	2208      	movs	r2, #8
 8002340:	4619      	mov	r1, r3
 8002342:	f012 f9f0 	bl	8014726 <memcpy>
  }
 8002346:	bf00      	nop
 8002348:	3708      	adds	r7, #8
 800234a:	46bd      	mov	sp, r7
 800234c:	bd80      	pop	{r7, pc}

0800234e <_ZN8PUTM_CAN6DeviceINS_7SF_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800234e:	b580      	push	{r7, lr}
 8002350:	b082      	sub	sp, #8
 8002352:	af00      	add	r7, sp, #0
 8002354:	6078      	str	r0, [r7, #4]
 8002356:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002358:	687a      	ldr	r2, [r7, #4]
 800235a:	7993      	ldrb	r3, [r2, #6]
 800235c:	f043 0301 	orr.w	r3, r3, #1
 8002360:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	1dd8      	adds	r0, r3, #7
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	331c      	adds	r3, #28
 800236a:	2203      	movs	r2, #3
 800236c:	4619      	mov	r1, r3
 800236e:	f012 f9da 	bl	8014726 <memcpy>
  }
 8002372:	bf00      	nop
 8002374:	3708      	adds	r7, #8
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}

0800237a <_ZN8PUTM_CAN6DeviceINS_9SF_safetyEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800237a:	b580      	push	{r7, lr}
 800237c:	b082      	sub	sp, #8
 800237e:	af00      	add	r7, sp, #0
 8002380:	6078      	str	r0, [r7, #4]
 8002382:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002384:	687a      	ldr	r2, [r7, #4]
 8002386:	7993      	ldrb	r3, [r2, #6]
 8002388:	f043 0301 	orr.w	r3, r3, #1
 800238c:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	1dd8      	adds	r0, r3, #7
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	331c      	adds	r3, #28
 8002396:	2205      	movs	r2, #5
 8002398:	4619      	mov	r1, r3
 800239a:	f012 f9c4 	bl	8014726 <memcpy>
  }
 800239e:	bf00      	nop
 80023a0:	3708      	adds	r7, #8
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}

080023a6 <_ZN8PUTM_CAN6DeviceINS_14Lap_timer_PassEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80023a6:	b480      	push	{r7}
 80023a8:	b083      	sub	sp, #12
 80023aa:	af00      	add	r7, sp, #0
 80023ac:	6078      	str	r0, [r7, #4]
 80023ae:	6039      	str	r1, [r7, #0]
    new_data = true;
 80023b0:	687a      	ldr	r2, [r7, #4]
 80023b2:	7993      	ldrb	r3, [r2, #6]
 80023b4:	f043 0301 	orr.w	r3, r3, #1
 80023b8:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	3307      	adds	r3, #7
 80023be:	683a      	ldr	r2, [r7, #0]
 80023c0:	321c      	adds	r2, #28
 80023c2:	8812      	ldrh	r2, [r2, #0]
 80023c4:	b292      	uxth	r2, r2
 80023c6:	801a      	strh	r2, [r3, #0]
  }
 80023c8:	bf00      	nop
 80023ca:	370c      	adds	r7, #12
 80023cc:	46bd      	mov	sp, r7
 80023ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d2:	4770      	bx	lr

080023d4 <_ZN8PUTM_CAN6DeviceINS_14Lap_timer_MainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80023d4:	b480      	push	{r7}
 80023d6:	b083      	sub	sp, #12
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
 80023dc:	6039      	str	r1, [r7, #0]
    new_data = true;
 80023de:	687a      	ldr	r2, [r7, #4]
 80023e0:	7993      	ldrb	r3, [r2, #6]
 80023e2:	f043 0301 	orr.w	r3, r3, #1
 80023e6:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	3307      	adds	r3, #7
 80023ec:	683a      	ldr	r2, [r7, #0]
 80023ee:	321c      	adds	r2, #28
 80023f0:	7812      	ldrb	r2, [r2, #0]
 80023f2:	701a      	strb	r2, [r3, #0]
  }
 80023f4:	bf00      	nop
 80023f6:	370c      	adds	r7, #12
 80023f8:	46bd      	mov	sp, r7
 80023fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023fe:	4770      	bx	lr

08002400 <_ZN8PUTM_CAN6DeviceINS_17Dash_lap_finishedEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8002400:	b480      	push	{r7}
 8002402:	b083      	sub	sp, #12
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
 8002408:	6039      	str	r1, [r7, #0]
    new_data = true;
 800240a:	687a      	ldr	r2, [r7, #4]
 800240c:	7993      	ldrb	r3, [r2, #6]
 800240e:	f043 0301 	orr.w	r3, r3, #1
 8002412:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	3307      	adds	r3, #7
 8002418:	683a      	ldr	r2, [r7, #0]
 800241a:	321c      	adds	r2, #28
 800241c:	6812      	ldr	r2, [r2, #0]
 800241e:	601a      	str	r2, [r3, #0]
  }
 8002420:	bf00      	nop
 8002422:	370c      	adds	r7, #12
 8002424:	46bd      	mov	sp, r7
 8002426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242a:	4770      	bx	lr

0800242c <_ZN8PUTM_CAN6DeviceINS_27Dash_steering_wheel_requestEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800242c:	b480      	push	{r7}
 800242e:	b083      	sub	sp, #12
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
 8002434:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002436:	687a      	ldr	r2, [r7, #4]
 8002438:	7993      	ldrb	r3, [r2, #6]
 800243a:	f043 0301 	orr.w	r3, r3, #1
 800243e:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	3307      	adds	r3, #7
 8002444:	683a      	ldr	r2, [r7, #0]
 8002446:	321c      	adds	r2, #28
 8002448:	7812      	ldrb	r2, [r2, #0]
 800244a:	701a      	strb	r2, [r3, #0]
  }
 800244c:	bf00      	nop
 800244e:	370c      	adds	r7, #12
 8002450:	46bd      	mov	sp, r7
 8002452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002456:	4770      	bx	lr

08002458 <_ZN8PUTM_CAN6DeviceINS_26Dash_Smart_Fuses_FAN_speedEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8002458:	b480      	push	{r7}
 800245a:	b083      	sub	sp, #12
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
 8002460:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002462:	687a      	ldr	r2, [r7, #4]
 8002464:	7993      	ldrb	r3, [r2, #6]
 8002466:	f043 0301 	orr.w	r3, r3, #1
 800246a:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	3307      	adds	r3, #7
 8002470:	683a      	ldr	r2, [r7, #0]
 8002472:	321c      	adds	r2, #28
 8002474:	8812      	ldrh	r2, [r2, #0]
 8002476:	b292      	uxth	r2, r2
 8002478:	801a      	strh	r2, [r3, #0]
  }
 800247a:	bf00      	nop
 800247c:	370c      	adds	r7, #12
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr

08002486 <_ZN8PUTM_CAN6DeviceINS_8Dash_TCSEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8002486:	b580      	push	{r7, lr}
 8002488:	b082      	sub	sp, #8
 800248a:	af00      	add	r7, sp, #0
 800248c:	6078      	str	r0, [r7, #4]
 800248e:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002490:	687a      	ldr	r2, [r7, #4]
 8002492:	7993      	ldrb	r3, [r2, #6]
 8002494:	f043 0301 	orr.w	r3, r3, #1
 8002498:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	1dd8      	adds	r0, r3, #7
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	331c      	adds	r3, #28
 80024a2:	2208      	movs	r2, #8
 80024a4:	4619      	mov	r1, r3
 80024a6:	f012 f93e 	bl	8014726 <memcpy>
  }
 80024aa:	bf00      	nop
 80024ac:	3708      	adds	r7, #8
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}

080024b2 <_ZN8PUTM_CAN6DeviceINS_9Dash_MainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80024b2:	b480      	push	{r7}
 80024b4:	b083      	sub	sp, #12
 80024b6:	af00      	add	r7, sp, #0
 80024b8:	6078      	str	r0, [r7, #4]
 80024ba:	6039      	str	r1, [r7, #0]
    new_data = true;
 80024bc:	687a      	ldr	r2, [r7, #4]
 80024be:	7993      	ldrb	r3, [r2, #6]
 80024c0:	f043 0301 	orr.w	r3, r3, #1
 80024c4:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	3307      	adds	r3, #7
 80024ca:	683a      	ldr	r2, [r7, #0]
 80024cc:	321c      	adds	r2, #28
 80024ce:	7812      	ldrb	r2, [r2, #0]
 80024d0:	701a      	strb	r2, [r3, #0]
  }
 80024d2:	bf00      	nop
 80024d4:	370c      	adds	r7, #12
 80024d6:	46bd      	mov	sp, r7
 80024d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024dc:	4770      	bx	lr

080024de <_ZN8PUTM_CAN6DeviceINS_18BMS_LV_temperatureEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80024de:	b580      	push	{r7, lr}
 80024e0:	b082      	sub	sp, #8
 80024e2:	af00      	add	r7, sp, #0
 80024e4:	6078      	str	r0, [r7, #4]
 80024e6:	6039      	str	r1, [r7, #0]
    new_data = true;
 80024e8:	687a      	ldr	r2, [r7, #4]
 80024ea:	7993      	ldrb	r3, [r2, #6]
 80024ec:	f043 0301 	orr.w	r3, r3, #1
 80024f0:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	1dd8      	adds	r0, r3, #7
 80024f6:	683b      	ldr	r3, [r7, #0]
 80024f8:	331c      	adds	r3, #28
 80024fa:	2208      	movs	r2, #8
 80024fc:	4619      	mov	r1, r3
 80024fe:	f012 f912 	bl	8014726 <memcpy>
  }
 8002502:	bf00      	nop
 8002504:	3708      	adds	r7, #8
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}

0800250a <_ZN8PUTM_CAN6DeviceINS_11BMS_LV_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800250a:	b580      	push	{r7, lr}
 800250c:	b082      	sub	sp, #8
 800250e:	af00      	add	r7, sp, #0
 8002510:	6078      	str	r0, [r7, #4]
 8002512:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002514:	687a      	ldr	r2, [r7, #4]
 8002516:	7993      	ldrb	r3, [r2, #6]
 8002518:	f043 0301 	orr.w	r3, r3, #1
 800251c:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	1dd8      	adds	r0, r3, #7
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	331c      	adds	r3, #28
 8002526:	2206      	movs	r2, #6
 8002528:	4619      	mov	r1, r3
 800252a:	f012 f8fc 	bl	8014726 <memcpy>
  }
 800252e:	bf00      	nop
 8002530:	3708      	adds	r7, #8
 8002532:	46bd      	mov	sp, r7
 8002534:	bd80      	pop	{r7, pc}

08002536 <_ZN8PUTM_CAN6DeviceINS_11BMS_HV_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8002536:	b580      	push	{r7, lr}
 8002538:	b082      	sub	sp, #8
 800253a:	af00      	add	r7, sp, #0
 800253c:	6078      	str	r0, [r7, #4]
 800253e:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002540:	687a      	ldr	r2, [r7, #4]
 8002542:	7993      	ldrb	r3, [r2, #6]
 8002544:	f043 0301 	orr.w	r3, r3, #1
 8002548:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	1dd8      	adds	r0, r3, #7
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	331c      	adds	r3, #28
 8002552:	2208      	movs	r2, #8
 8002554:	4619      	mov	r1, r3
 8002556:	f012 f8e6 	bl	8014726 <memcpy>
  }
 800255a:	bf00      	nop
 800255c:	3708      	adds	r7, #8
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}

08002562 <_ZN8PUTM_CAN6DeviceINS_12AQ_ts_buttonEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8002562:	b480      	push	{r7}
 8002564:	b083      	sub	sp, #12
 8002566:	af00      	add	r7, sp, #0
 8002568:	6078      	str	r0, [r7, #4]
 800256a:	6039      	str	r1, [r7, #0]
    new_data = true;
 800256c:	687a      	ldr	r2, [r7, #4]
 800256e:	7993      	ldrb	r3, [r2, #6]
 8002570:	f043 0301 	orr.w	r3, r3, #1
 8002574:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	3307      	adds	r3, #7
 800257a:	683a      	ldr	r2, [r7, #0]
 800257c:	321c      	adds	r2, #28
 800257e:	7812      	ldrb	r2, [r2, #0]
 8002580:	701a      	strb	r2, [r3, #0]
  }
 8002582:	bf00      	nop
 8002584:	370c      	adds	r7, #12
 8002586:	46bd      	mov	sp, r7
 8002588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258c:	4770      	bx	lr

0800258e <_ZN8PUTM_CAN6DeviceINS_12AQ_gyroscopeEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 800258e:	b580      	push	{r7, lr}
 8002590:	b082      	sub	sp, #8
 8002592:	af00      	add	r7, sp, #0
 8002594:	6078      	str	r0, [r7, #4]
 8002596:	6039      	str	r1, [r7, #0]
    new_data = true;
 8002598:	687a      	ldr	r2, [r7, #4]
 800259a:	7993      	ldrb	r3, [r2, #6]
 800259c:	f043 0301 	orr.w	r3, r3, #1
 80025a0:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	1dd8      	adds	r0, r3, #7
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	331c      	adds	r3, #28
 80025aa:	2206      	movs	r2, #6
 80025ac:	4619      	mov	r1, r3
 80025ae:	f012 f8ba 	bl	8014726 <memcpy>
  }
 80025b2:	bf00      	nop
 80025b4:	3708      	adds	r7, #8
 80025b6:	46bd      	mov	sp, r7
 80025b8:	bd80      	pop	{r7, pc}

080025ba <_ZN8PUTM_CAN6DeviceINS_15AQ_accelerationEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80025ba:	b580      	push	{r7, lr}
 80025bc:	b082      	sub	sp, #8
 80025be:	af00      	add	r7, sp, #0
 80025c0:	6078      	str	r0, [r7, #4]
 80025c2:	6039      	str	r1, [r7, #0]
    new_data = true;
 80025c4:	687a      	ldr	r2, [r7, #4]
 80025c6:	7993      	ldrb	r3, [r2, #6]
 80025c8:	f043 0301 	orr.w	r3, r3, #1
 80025cc:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	1dd8      	adds	r0, r3, #7
 80025d2:	683b      	ldr	r3, [r7, #0]
 80025d4:	331c      	adds	r3, #28
 80025d6:	2206      	movs	r2, #6
 80025d8:	4619      	mov	r1, r3
 80025da:	f012 f8a4 	bl	8014726 <memcpy>
  }
 80025de:	bf00      	nop
 80025e0:	3708      	adds	r7, #8
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}

080025e6 <_ZN8PUTM_CAN6DeviceINS_7AQ_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 80025e6:	b580      	push	{r7, lr}
 80025e8:	b082      	sub	sp, #8
 80025ea:	af00      	add	r7, sp, #0
 80025ec:	6078      	str	r0, [r7, #4]
 80025ee:	6039      	str	r1, [r7, #0]
    new_data = true;
 80025f0:	687a      	ldr	r2, [r7, #4]
 80025f2:	7993      	ldrb	r3, [r2, #6]
 80025f4:	f043 0301 	orr.w	r3, r3, #1
 80025f8:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	1dd8      	adds	r0, r3, #7
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	331c      	adds	r3, #28
 8002602:	2208      	movs	r2, #8
 8002604:	4619      	mov	r1, r3
 8002606:	f012 f88e 	bl	8014726 <memcpy>
  }
 800260a:	bf00      	nop
 800260c:	3708      	adds	r7, #8
 800260e:	46bd      	mov	sp, r7
 8002610:	bd80      	pop	{r7, pc}

08002612 <_ZN8PUTM_CAN6DeviceINS_9Apps_mainEE8set_dataERKNS_14Can_rx_messageE>:
  void set_data(const Can_rx_message &m) override {
 8002612:	b580      	push	{r7, lr}
 8002614:	b082      	sub	sp, #8
 8002616:	af00      	add	r7, sp, #0
 8002618:	6078      	str	r0, [r7, #4]
 800261a:	6039      	str	r1, [r7, #0]
    new_data = true;
 800261c:	687a      	ldr	r2, [r7, #4]
 800261e:	7993      	ldrb	r3, [r2, #6]
 8002620:	f043 0301 	orr.w	r3, r3, #1
 8002624:	7193      	strb	r3, [r2, #6]
    std::memcpy(&data, m.data, sizeof(Device_data_type));
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	1dd8      	adds	r0, r3, #7
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	331c      	adds	r3, #28
 800262e:	2205      	movs	r2, #5
 8002630:	4619      	mov	r1, r3
 8002632:	f012 f878 	bl	8014726 <memcpy>
  }
 8002636:	bf00      	nop
 8002638:	3708      	adds	r7, #8
 800263a:	46bd      	mov	sp, r7
 800263c:	bd80      	pop	{r7, pc}

0800263e <_GLOBAL__sub_I__ZN8PUTM_CAN3canE>:
 800263e:	b580      	push	{r7, lr}
 8002640:	af00      	add	r7, sp, #0
 8002642:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002646:	2001      	movs	r0, #1
 8002648:	f7ff fc2a 	bl	8001ea0 <_Z41__static_initialization_and_destruction_0ii>
 800264c:	bd80      	pop	{r7, pc}

0800264e <_ZN22Battery_characteristicC1Ev>:
    Vttc2
};

float horner(const float *arry,unsigned int n, const float *x);

struct Battery_characteristic{
 800264e:	b480      	push	{r7}
 8002650:	b083      	sub	sp, #12
 8002652:	af00      	add	r7, sp, #0
 8002654:	6078      	str	r0, [r7, #4]
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	2201      	movs	r2, #1
 800265a:	601a      	str	r2, [r3, #0]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2201      	movs	r2, #1
 8002660:	605a      	str	r2, [r3, #4]
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	4618      	mov	r0, r3
 8002666:	370c      	adds	r7, #12
 8002668:	46bd      	mov	sp, r7
 800266a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266e:	4770      	bx	lr

08002670 <_ZN7SoC_EKFC1Ev>:
    float _Q_matrix[3];
    float _State_vector[3];
    

public:
    SoC_EKF() = default;
 8002670:	b580      	push	{r7, lr}
 8002672:	b082      	sub	sp, #8
 8002674:	af00      	add	r7, sp, #0
 8002676:	6078      	str	r0, [r7, #4]
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	4618      	mov	r0, r3
 800267c:	f7ff ffe7 	bl	800264e <_ZN22Battery_characteristicC1Ev>
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	4618      	mov	r0, r3
 8002684:	3708      	adds	r7, #8
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}

0800268a <_ZN15State_of_ChargeC1Ev>:
	float value_max;
	float value_min;

};

struct State_of_Charge{
 800268a:	b580      	push	{r7, lr}
 800268c:	b082      	sub	sp, #8
 800268e:	af00      	add	r7, sp, #0
 8002690:	6078      	str	r0, [r7, #4]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	4618      	mov	r0, r3
 8002696:	f7ff ffeb 	bl	8002670 <_ZN7SoC_EKFC1Ev>
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	4618      	mov	r0, r3
 800269e:	3708      	adds	r7, #8
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}

080026a4 <_ZN4DataC1Ev>:
	bool charging_state;
	bool discharge_activation;
	uint32_t discharge_tick_end;
};

struct Data{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b082      	sub	sp, #8
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	f503 73ea 	add.w	r3, r3, #468	; 0x1d4
 80026b2:	4618      	mov	r0, r3
 80026b4:	f7ff ffe9 	bl	800268a <_ZN15State_of_ChargeC1Ev>
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	4618      	mov	r0, r3
 80026bc:	3708      	adds	r7, #8
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}
	...

080026c4 <_Z41__static_initialization_and_destruction_0ii>:
 *  Created on: May 22, 2022
 *      Author: Maks
 */
#include <global_variables.hpp>

Data data;
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b082      	sub	sp, #8
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
 80026cc:	6039      	str	r1, [r7, #0]
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	2b01      	cmp	r3, #1
 80026d2:	d107      	bne.n	80026e4 <_Z41__static_initialization_and_destruction_0ii+0x20>
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80026da:	4293      	cmp	r3, r2
 80026dc:	d102      	bne.n	80026e4 <_Z41__static_initialization_and_destruction_0ii+0x20>
 80026de:	4803      	ldr	r0, [pc, #12]	; (80026ec <_Z41__static_initialization_and_destruction_0ii+0x28>)
 80026e0:	f7ff ffe0 	bl	80026a4 <_ZN4DataC1Ev>
 80026e4:	bf00      	nop
 80026e6:	3708      	adds	r7, #8
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bd80      	pop	{r7, pc}
 80026ec:	20001478 	.word	0x20001478

080026f0 <_GLOBAL__sub_I_data>:
 80026f0:	b580      	push	{r7, lr}
 80026f2:	af00      	add	r7, sp, #0
 80026f4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80026f8:	2001      	movs	r0, #1
 80026fa:	f7ff ffe3 	bl	80026c4 <_Z41__static_initialization_and_destruction_0ii>
 80026fe:	bd80      	pop	{r7, pc}

08002700 <_Z16init_PEC15_Tablev>:
uint16_t pec15Table[256];
uint16_t CRC15_POLY = 0x4599;
uint8_t ltcConfig[6] = {0xFC, (uint8_t)(1874 & 0xff), (uint8_t)((1874>>4)|(2625<<4)), (uint8_t)(2625>>4), 0, 0};

void init_PEC15_Table()
{
 8002700:	b480      	push	{r7}
 8002702:	b085      	sub	sp, #20
 8002704:	af00      	add	r7, sp, #0
	uint16_t remainder;
	for (int i = 0; i < 256; i++)
 8002706:	2300      	movs	r3, #0
 8002708:	60bb      	str	r3, [r7, #8]
 800270a:	e025      	b.n	8002758 <_Z16init_PEC15_Tablev+0x58>
	{
		remainder = i << 7;
 800270c:	68bb      	ldr	r3, [r7, #8]
 800270e:	b29b      	uxth	r3, r3
 8002710:	01db      	lsls	r3, r3, #7
 8002712:	81fb      	strh	r3, [r7, #14]
		for (int bit = 8; bit > 0; --bit)
 8002714:	2308      	movs	r3, #8
 8002716:	607b      	str	r3, [r7, #4]
 8002718:	e013      	b.n	8002742 <_Z16init_PEC15_Tablev+0x42>
		{
			if (remainder & 0x4000)
 800271a:	89fb      	ldrh	r3, [r7, #14]
 800271c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002720:	2b00      	cmp	r3, #0
 8002722:	d008      	beq.n	8002736 <_Z16init_PEC15_Tablev+0x36>
			{
				remainder = ((remainder << 1));
 8002724:	89fb      	ldrh	r3, [r7, #14]
 8002726:	005b      	lsls	r3, r3, #1
 8002728:	81fb      	strh	r3, [r7, #14]
				remainder = (remainder ^ CRC15_POLY);
 800272a:	4b10      	ldr	r3, [pc, #64]	; (800276c <_Z16init_PEC15_Tablev+0x6c>)
 800272c:	881a      	ldrh	r2, [r3, #0]
 800272e:	89fb      	ldrh	r3, [r7, #14]
 8002730:	4053      	eors	r3, r2
 8002732:	81fb      	strh	r3, [r7, #14]
 8002734:	e002      	b.n	800273c <_Z16init_PEC15_Tablev+0x3c>
			}
			else
			{
				remainder = ((remainder << 1));
 8002736:	89fb      	ldrh	r3, [r7, #14]
 8002738:	005b      	lsls	r3, r3, #1
 800273a:	81fb      	strh	r3, [r7, #14]
		for (int bit = 8; bit > 0; --bit)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	3b01      	subs	r3, #1
 8002740:	607b      	str	r3, [r7, #4]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2b00      	cmp	r3, #0
 8002746:	dce8      	bgt.n	800271a <_Z16init_PEC15_Tablev+0x1a>
			}
		}
		pec15Table[i] = remainder&0xFFFF;
 8002748:	4909      	ldr	r1, [pc, #36]	; (8002770 <_Z16init_PEC15_Tablev+0x70>)
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	89fa      	ldrh	r2, [r7, #14]
 800274e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	for (int i = 0; i < 256; i++)
 8002752:	68bb      	ldr	r3, [r7, #8]
 8002754:	3301      	adds	r3, #1
 8002756:	60bb      	str	r3, [r7, #8]
 8002758:	68bb      	ldr	r3, [r7, #8]
 800275a:	2bff      	cmp	r3, #255	; 0xff
 800275c:	ddd6      	ble.n	800270c <_Z16init_PEC15_Tablev+0xc>
	}
}
 800275e:	bf00      	nop
 8002760:	bf00      	nop
 8002762:	3714      	adds	r7, #20
 8002764:	46bd      	mov	sp, r7
 8002766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276a:	4770      	bx	lr
 800276c:	20000210 	.word	0x20000210
 8002770:	2000171c 	.word	0x2000171c

08002774 <_Z5pec15Pci>:

uint16_t pec15(char *data , int len)
{
 8002774:	b480      	push	{r7}
 8002776:	b087      	sub	sp, #28
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
 800277c:	6039      	str	r1, [r7, #0]
	uint16_t remainder,address;
	remainder = 16;//PEC seed
 800277e:	2310      	movs	r3, #16
 8002780:	82fb      	strh	r3, [r7, #22]
	for (int i = 0; i < len; i++)
 8002782:	2300      	movs	r3, #0
 8002784:	613b      	str	r3, [r7, #16]
 8002786:	e019      	b.n	80027bc <_Z5pec15Pci+0x48>
	{
		address = ((remainder >> 7) ^ data[i]) & 0xff;//calculate PEC table address
 8002788:	8afb      	ldrh	r3, [r7, #22]
 800278a:	09db      	lsrs	r3, r3, #7
 800278c:	b29a      	uxth	r2, r3
 800278e:	693b      	ldr	r3, [r7, #16]
 8002790:	6879      	ldr	r1, [r7, #4]
 8002792:	440b      	add	r3, r1
 8002794:	781b      	ldrb	r3, [r3, #0]
 8002796:	b29b      	uxth	r3, r3
 8002798:	4053      	eors	r3, r2
 800279a:	b29b      	uxth	r3, r3
 800279c:	b2db      	uxtb	r3, r3
 800279e:	81fb      	strh	r3, [r7, #14]
		remainder = (remainder << 8 ) ^ pec15Table[address];
 80027a0:	8afb      	ldrh	r3, [r7, #22]
 80027a2:	021b      	lsls	r3, r3, #8
 80027a4:	b21a      	sxth	r2, r3
 80027a6:	89fb      	ldrh	r3, [r7, #14]
 80027a8:	490b      	ldr	r1, [pc, #44]	; (80027d8 <_Z5pec15Pci+0x64>)
 80027aa:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80027ae:	b21b      	sxth	r3, r3
 80027b0:	4053      	eors	r3, r2
 80027b2:	b21b      	sxth	r3, r3
 80027b4:	82fb      	strh	r3, [r7, #22]
	for (int i = 0; i < len; i++)
 80027b6:	693b      	ldr	r3, [r7, #16]
 80027b8:	3301      	adds	r3, #1
 80027ba:	613b      	str	r3, [r7, #16]
 80027bc:	693a      	ldr	r2, [r7, #16]
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	429a      	cmp	r2, r3
 80027c2:	dbe1      	blt.n	8002788 <_Z5pec15Pci+0x14>
	}
	return (remainder*2);//The CRC15 has a 0 in the LSB so the final value must be multiplied by 2
 80027c4:	8afb      	ldrh	r3, [r7, #22]
 80027c6:	005b      	lsls	r3, r3, #1
 80027c8:	b29b      	uxth	r3, r3
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	371c      	adds	r7, #28
 80027ce:	46bd      	mov	sp, r7
 80027d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d4:	4770      	bx	lr
 80027d6:	bf00      	nop
 80027d8:	2000171c 	.word	0x2000171c

080027dc <_Z11LTC_wake_upv>:
 * Brief:	Send wakeup for LTC, BLOCKING MODE
 * Param:	None
 * Retval:	None
 */
void LTC_wake_up()
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b082      	sub	sp, #8
 80027e0:	af00      	add	r7, sp, #0
	uint8_t tab[2] = {0xFF};
 80027e2:	23ff      	movs	r3, #255	; 0xff
 80027e4:	80bb      	strh	r3, [r7, #4]

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 80027e6:	2200      	movs	r2, #0
 80027e8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80027ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80027f0:	f005 fe26 	bl	8008440 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 2, 1);
 80027f4:	1d39      	adds	r1, r7, #4
 80027f6:	2301      	movs	r3, #1
 80027f8:	2202      	movs	r2, #2
 80027fa:	4807      	ldr	r0, [pc, #28]	; (8002818 <_Z11LTC_wake_upv+0x3c>)
 80027fc:	f009 f9bf 	bl	800bb7e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8002800:	2201      	movs	r2, #1
 8002802:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002806:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800280a:	f005 fe19 	bl	8008440 <HAL_GPIO_WritePin>
}
 800280e:	bf00      	nop
 8002810:	3708      	adds	r7, #8
 8002812:	46bd      	mov	sp, r7
 8002814:	bd80      	pop	{r7, pc}
 8002816:	bf00      	nop
 8002818:	20001b08 	.word	0x20001b08

0800281c <_Z18LTC_start_cell_adcv>:
 * Brief:	Send adc config for ltc and start conversion, BLOCKING MODE
 * Param:	None
 * Retval:	None
 */
void LTC_start_cell_adc()
{
 800281c:	b580      	push	{r7, lr}
 800281e:	b084      	sub	sp, #16
 8002820:	af00      	add	r7, sp, #0
	uint8_t tab[12];
	uint16_t pec;

	uint16_t cmd = (1<<15) | 0x01;
 8002822:	f248 0301 	movw	r3, #32769	; 0x8001
 8002826:	81fb      	strh	r3, [r7, #14]
	// configuration
	tab[0] = (cmd>>8);
 8002828:	89fb      	ldrh	r3, [r7, #14]
 800282a:	0a1b      	lsrs	r3, r3, #8
 800282c:	b29b      	uxth	r3, r3
 800282e:	b2db      	uxtb	r3, r3
 8002830:	703b      	strb	r3, [r7, #0]
	tab[1] = cmd;
 8002832:	89fb      	ldrh	r3, [r7, #14]
 8002834:	b2db      	uxtb	r3, r3
 8002836:	707b      	strb	r3, [r7, #1]
	pec = pec15((char*)tab, 2);
 8002838:	463b      	mov	r3, r7
 800283a:	2102      	movs	r1, #2
 800283c:	4618      	mov	r0, r3
 800283e:	f7ff ff99 	bl	8002774 <_Z5pec15Pci>
 8002842:	4603      	mov	r3, r0
 8002844:	81bb      	strh	r3, [r7, #12]
	tab[2] = pec >> 8;
 8002846:	89bb      	ldrh	r3, [r7, #12]
 8002848:	0a1b      	lsrs	r3, r3, #8
 800284a:	b29b      	uxth	r3, r3
 800284c:	b2db      	uxtb	r3, r3
 800284e:	70bb      	strb	r3, [r7, #2]
	tab[3] = pec;
 8002850:	89bb      	ldrh	r3, [r7, #12]
 8002852:	b2db      	uxtb	r3, r3
 8002854:	70fb      	strb	r3, [r7, #3]

	tab[4] = ltcConfig[0];
 8002856:	4b38      	ldr	r3, [pc, #224]	; (8002938 <_Z18LTC_start_cell_adcv+0x11c>)
 8002858:	781b      	ldrb	r3, [r3, #0]
 800285a:	713b      	strb	r3, [r7, #4]
	tab[5] = ltcConfig[1];
 800285c:	4b36      	ldr	r3, [pc, #216]	; (8002938 <_Z18LTC_start_cell_adcv+0x11c>)
 800285e:	785b      	ldrb	r3, [r3, #1]
 8002860:	717b      	strb	r3, [r7, #5]
	tab[6] = ltcConfig[2];
 8002862:	4b35      	ldr	r3, [pc, #212]	; (8002938 <_Z18LTC_start_cell_adcv+0x11c>)
 8002864:	789b      	ldrb	r3, [r3, #2]
 8002866:	71bb      	strb	r3, [r7, #6]
	tab[7] = ltcConfig[3];
 8002868:	4b33      	ldr	r3, [pc, #204]	; (8002938 <_Z18LTC_start_cell_adcv+0x11c>)
 800286a:	78db      	ldrb	r3, [r3, #3]
 800286c:	71fb      	strb	r3, [r7, #7]
	tab[8] = ltcConfig[4];
 800286e:	4b32      	ldr	r3, [pc, #200]	; (8002938 <_Z18LTC_start_cell_adcv+0x11c>)
 8002870:	791b      	ldrb	r3, [r3, #4]
 8002872:	723b      	strb	r3, [r7, #8]
	tab[9] = ltcConfig[5];
 8002874:	4b30      	ldr	r3, [pc, #192]	; (8002938 <_Z18LTC_start_cell_adcv+0x11c>)
 8002876:	795b      	ldrb	r3, [r3, #5]
 8002878:	727b      	strb	r3, [r7, #9]
	pec = pec15((char*)&tab[4], 6);
 800287a:	463b      	mov	r3, r7
 800287c:	3304      	adds	r3, #4
 800287e:	2106      	movs	r1, #6
 8002880:	4618      	mov	r0, r3
 8002882:	f7ff ff77 	bl	8002774 <_Z5pec15Pci>
 8002886:	4603      	mov	r3, r0
 8002888:	81bb      	strh	r3, [r7, #12]
	tab[10] = pec >> 8;
 800288a:	89bb      	ldrh	r3, [r7, #12]
 800288c:	0a1b      	lsrs	r3, r3, #8
 800288e:	b29b      	uxth	r3, r3
 8002890:	b2db      	uxtb	r3, r3
 8002892:	72bb      	strb	r3, [r7, #10]
	tab[11] = pec;
 8002894:	89bb      	ldrh	r3, [r7, #12]
 8002896:	b2db      	uxtb	r3, r3
 8002898:	72fb      	strb	r3, [r7, #11]

	LTC_wake_up();
 800289a:	f7ff ff9f 	bl	80027dc <_Z11LTC_wake_upv>

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 800289e:	2200      	movs	r2, #0
 80028a0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80028a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028a8:	f005 fdca 	bl	8008440 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 12, 20);
 80028ac:	4639      	mov	r1, r7
 80028ae:	2314      	movs	r3, #20
 80028b0:	220c      	movs	r2, #12
 80028b2:	4822      	ldr	r0, [pc, #136]	; (800293c <_Z18LTC_start_cell_adcv+0x120>)
 80028b4:	f009 f963 	bl	800bb7e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 80028b8:	2201      	movs	r2, #1
 80028ba:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80028be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028c2:	f005 fdbd 	bl	8008440 <HAL_GPIO_WritePin>


	// adc conversion

	memset(tab, 0, 12);
 80028c6:	463b      	mov	r3, r7
 80028c8:	220c      	movs	r2, #12
 80028ca:	2100      	movs	r1, #0
 80028cc:	4618      	mov	r0, r3
 80028ce:	f011 fe54 	bl	801457a <memset>

	//cmd = 0b1001100000 | (0b00 << 7); // discharge not permitted
	cmd = 0b1001110000 | (0b00 << 7); // discharge permitted
 80028d2:	f44f 731c 	mov.w	r3, #624	; 0x270
 80028d6:	81fb      	strh	r3, [r7, #14]
	tab[0] = cmd>>8;
 80028d8:	89fb      	ldrh	r3, [r7, #14]
 80028da:	0a1b      	lsrs	r3, r3, #8
 80028dc:	b29b      	uxth	r3, r3
 80028de:	b2db      	uxtb	r3, r3
 80028e0:	703b      	strb	r3, [r7, #0]
	tab[1] = cmd;
 80028e2:	89fb      	ldrh	r3, [r7, #14]
 80028e4:	b2db      	uxtb	r3, r3
 80028e6:	707b      	strb	r3, [r7, #1]
	pec = pec15((char*)tab, 2);
 80028e8:	463b      	mov	r3, r7
 80028ea:	2102      	movs	r1, #2
 80028ec:	4618      	mov	r0, r3
 80028ee:	f7ff ff41 	bl	8002774 <_Z5pec15Pci>
 80028f2:	4603      	mov	r3, r0
 80028f4:	81bb      	strh	r3, [r7, #12]
	tab[2] = pec >> 8;
 80028f6:	89bb      	ldrh	r3, [r7, #12]
 80028f8:	0a1b      	lsrs	r3, r3, #8
 80028fa:	b29b      	uxth	r3, r3
 80028fc:	b2db      	uxtb	r3, r3
 80028fe:	70bb      	strb	r3, [r7, #2]
	tab[3] = pec;
 8002900:	89bb      	ldrh	r3, [r7, #12]
 8002902:	b2db      	uxtb	r3, r3
 8002904:	70fb      	strb	r3, [r7, #3]

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8002906:	2200      	movs	r2, #0
 8002908:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800290c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002910:	f005 fd96 	bl	8008440 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 4, 20);
 8002914:	4639      	mov	r1, r7
 8002916:	2314      	movs	r3, #20
 8002918:	2204      	movs	r2, #4
 800291a:	4808      	ldr	r0, [pc, #32]	; (800293c <_Z18LTC_start_cell_adcv+0x120>)
 800291c:	f009 f92f 	bl	800bb7e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8002920:	2201      	movs	r2, #1
 8002922:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002926:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800292a:	f005 fd89 	bl	8008440 <HAL_GPIO_WritePin>
}
 800292e:	bf00      	nop
 8002930:	3710      	adds	r7, #16
 8002932:	46bd      	mov	sp, r7
 8002934:	bd80      	pop	{r7, pc}
 8002936:	bf00      	nop
 8002938:	20000214 	.word	0x20000214
 800293c:	20001b08 	.word	0x20001b08

08002940 <_Z18LTC_get_values_adcPt>:
 * Brief:	Receveing adc data from ltc, BLOCKING MODE
 * Param:	None
 * Retval:	None
 */
void LTC_get_values_adc(uint16_t *cell_values)
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b0b8      	sub	sp, #224	; 0xe0
 8002944:	af02      	add	r7, sp, #8
 8002946:	6078      	str	r0, [r7, #4]
	uint8_t tab[100], rx_tab[100];
	uint16_t pec;

	// read cell voltage group A
	uint16_t cmd = (1<<15) | 0b100;
 8002948:	f248 0304 	movw	r3, #32772	; 0x8004
 800294c:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memset(tab, 0, 12);
 8002950:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002954:	220c      	movs	r2, #12
 8002956:	2100      	movs	r1, #0
 8002958:	4618      	mov	r0, r3
 800295a:	f011 fe0e 	bl	801457a <memset>
	tab[0] = (cmd>>8);
 800295e:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 8002962:	0a1b      	lsrs	r3, r3, #8
 8002964:	b29b      	uxth	r3, r3
 8002966:	b2db      	uxtb	r3, r3
 8002968:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70
	tab[1] = cmd;
 800296c:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 8002970:	b2db      	uxtb	r3, r3
 8002972:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
	pec = pec15((char*)tab, 2);
 8002976:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800297a:	2102      	movs	r1, #2
 800297c:	4618      	mov	r0, r3
 800297e:	f7ff fef9 	bl	8002774 <_Z5pec15Pci>
 8002982:	4603      	mov	r3, r0
 8002984:	f8a7 30d4 	strh.w	r3, [r7, #212]	; 0xd4
	tab[2] = pec >> 8;
 8002988:	f8b7 30d4 	ldrh.w	r3, [r7, #212]	; 0xd4
 800298c:	0a1b      	lsrs	r3, r3, #8
 800298e:	b29b      	uxth	r3, r3
 8002990:	b2db      	uxtb	r3, r3
 8002992:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72
	tab[3] = pec;
 8002996:	f8b7 30d4 	ldrh.w	r3, [r7, #212]	; 0xd4
 800299a:	b2db      	uxtb	r3, r3
 800299c:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73

	LTC_wake_up();
 80029a0:	f7ff ff1c 	bl	80027dc <_Z11LTC_wake_upv>

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 80029a4:	2200      	movs	r2, #0
 80029a6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80029aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029ae:	f005 fd47 	bl	8008440 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, tab, rx_tab, 12, 20);
 80029b2:	f107 020c 	add.w	r2, r7, #12
 80029b6:	f107 0170 	add.w	r1, r7, #112	; 0x70
 80029ba:	2314      	movs	r3, #20
 80029bc:	9300      	str	r3, [sp, #0]
 80029be:	230c      	movs	r3, #12
 80029c0:	4849      	ldr	r0, [pc, #292]	; (8002ae8 <_Z18LTC_get_values_adcPt+0x1a8>)
 80029c2:	f009 fa4a 	bl	800be5a <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 80029c6:	2201      	movs	r2, #1
 80029c8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80029cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80029d0:	f005 fd36 	bl	8008440 <HAL_GPIO_WritePin>


	cell_values[0] = (uint16_t)rx_tab[4] | (((uint16_t)rx_tab[5])<<8);
 80029d4:	7c3b      	ldrb	r3, [r7, #16]
 80029d6:	b21a      	sxth	r2, r3
 80029d8:	7c7b      	ldrb	r3, [r7, #17]
 80029da:	021b      	lsls	r3, r3, #8
 80029dc:	b21b      	sxth	r3, r3
 80029de:	4313      	orrs	r3, r2
 80029e0:	b21b      	sxth	r3, r3
 80029e2:	b29a      	uxth	r2, r3
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	801a      	strh	r2, [r3, #0]
	cell_values[1] = (uint16_t)rx_tab[6] | (((uint16_t)rx_tab[7])<<8);
 80029e8:	7cbb      	ldrb	r3, [r7, #18]
 80029ea:	b21a      	sxth	r2, r3
 80029ec:	7cfb      	ldrb	r3, [r7, #19]
 80029ee:	021b      	lsls	r3, r3, #8
 80029f0:	b21b      	sxth	r3, r3
 80029f2:	4313      	orrs	r3, r2
 80029f4:	b21a      	sxth	r2, r3
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	3302      	adds	r3, #2
 80029fa:	b292      	uxth	r2, r2
 80029fc:	801a      	strh	r2, [r3, #0]
	cell_values[2] = (uint16_t)rx_tab[8] | (((uint16_t)rx_tab[9])<<8);
 80029fe:	7d3b      	ldrb	r3, [r7, #20]
 8002a00:	b21a      	sxth	r2, r3
 8002a02:	7d7b      	ldrb	r3, [r7, #21]
 8002a04:	021b      	lsls	r3, r3, #8
 8002a06:	b21b      	sxth	r3, r3
 8002a08:	4313      	orrs	r3, r2
 8002a0a:	b21a      	sxth	r2, r3
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	3304      	adds	r3, #4
 8002a10:	b292      	uxth	r2, r2
 8002a12:	801a      	strh	r2, [r3, #0]


	// read cell voltage group B
	cmd = (1<<15) | 0b110;
 8002a14:	f248 0306 	movw	r3, #32774	; 0x8006
 8002a18:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
	memset(tab, 0, 12);
 8002a1c:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002a20:	220c      	movs	r2, #12
 8002a22:	2100      	movs	r1, #0
 8002a24:	4618      	mov	r0, r3
 8002a26:	f011 fda8 	bl	801457a <memset>
	tab[0] = (cmd>>8);
 8002a2a:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 8002a2e:	0a1b      	lsrs	r3, r3, #8
 8002a30:	b29b      	uxth	r3, r3
 8002a32:	b2db      	uxtb	r3, r3
 8002a34:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70
	tab[1] = cmd;
 8002a38:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 8002a3c:	b2db      	uxtb	r3, r3
 8002a3e:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
	pec = pec15((char*)tab, 2);
 8002a42:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8002a46:	2102      	movs	r1, #2
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f7ff fe93 	bl	8002774 <_Z5pec15Pci>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	f8a7 30d4 	strh.w	r3, [r7, #212]	; 0xd4
	tab[2] = pec >> 8;
 8002a54:	f8b7 30d4 	ldrh.w	r3, [r7, #212]	; 0xd4
 8002a58:	0a1b      	lsrs	r3, r3, #8
 8002a5a:	b29b      	uxth	r3, r3
 8002a5c:	b2db      	uxtb	r3, r3
 8002a5e:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72
	tab[3] = pec;
 8002a62:	f8b7 30d4 	ldrh.w	r3, [r7, #212]	; 0xd4
 8002a66:	b2db      	uxtb	r3, r3
 8002a68:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002a72:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a76:	f005 fce3 	bl	8008440 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi1, tab, rx_tab, 12, 20);
 8002a7a:	f107 020c 	add.w	r2, r7, #12
 8002a7e:	f107 0170 	add.w	r1, r7, #112	; 0x70
 8002a82:	2314      	movs	r3, #20
 8002a84:	9300      	str	r3, [sp, #0]
 8002a86:	230c      	movs	r3, #12
 8002a88:	4817      	ldr	r0, [pc, #92]	; (8002ae8 <_Z18LTC_get_values_adcPt+0x1a8>)
 8002a8a:	f009 f9e6 	bl	800be5a <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8002a8e:	2201      	movs	r2, #1
 8002a90:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002a94:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a98:	f005 fcd2 	bl	8008440 <HAL_GPIO_WritePin>

	cell_values[3] = (uint16_t)rx_tab[4] | (((uint16_t)rx_tab[5])<<8);
 8002a9c:	7c3b      	ldrb	r3, [r7, #16]
 8002a9e:	b21a      	sxth	r2, r3
 8002aa0:	7c7b      	ldrb	r3, [r7, #17]
 8002aa2:	021b      	lsls	r3, r3, #8
 8002aa4:	b21b      	sxth	r3, r3
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	b21a      	sxth	r2, r3
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	3306      	adds	r3, #6
 8002aae:	b292      	uxth	r2, r2
 8002ab0:	801a      	strh	r2, [r3, #0]
	cell_values[4] = (uint16_t)rx_tab[6] | (((uint16_t)rx_tab[7])<<8);
 8002ab2:	7cbb      	ldrb	r3, [r7, #18]
 8002ab4:	b21a      	sxth	r2, r3
 8002ab6:	7cfb      	ldrb	r3, [r7, #19]
 8002ab8:	021b      	lsls	r3, r3, #8
 8002aba:	b21b      	sxth	r3, r3
 8002abc:	4313      	orrs	r3, r2
 8002abe:	b21a      	sxth	r2, r3
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	3308      	adds	r3, #8
 8002ac4:	b292      	uxth	r2, r2
 8002ac6:	801a      	strh	r2, [r3, #0]
	cell_values[5] = (uint16_t)rx_tab[8] | (((uint16_t)rx_tab[9])<<8);
 8002ac8:	7d3b      	ldrb	r3, [r7, #20]
 8002aca:	b21a      	sxth	r2, r3
 8002acc:	7d7b      	ldrb	r3, [r7, #21]
 8002ace:	021b      	lsls	r3, r3, #8
 8002ad0:	b21b      	sxth	r3, r3
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	b21a      	sxth	r2, r3
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	330a      	adds	r3, #10
 8002ada:	b292      	uxth	r2, r2
 8002adc:	801a      	strh	r2, [r3, #0]


}
 8002ade:	bf00      	nop
 8002ae0:	37d8      	adds	r7, #216	; 0xd8
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	bd80      	pop	{r7, pc}
 8002ae6:	bf00      	nop
 8002ae8:	20001b08 	.word	0x20001b08

08002aec <_Z8mute_disv>:
 * Brief:	Muting discharge
 * Param:	None
 * Retval:	None
 */
void mute_dis()
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b082      	sub	sp, #8
 8002af0:	af00      	add	r7, sp, #0
	uint8_t tab[4];
	uint16_t pec;


	uint16_t cmd = (1<<15) | 0b101000;
 8002af2:	f248 0328 	movw	r3, #32808	; 0x8028
 8002af6:	80fb      	strh	r3, [r7, #6]
	memset(tab, 0, 4);
 8002af8:	463b      	mov	r3, r7
 8002afa:	2204      	movs	r2, #4
 8002afc:	2100      	movs	r1, #0
 8002afe:	4618      	mov	r0, r3
 8002b00:	f011 fd3b 	bl	801457a <memset>
	tab[0] = (cmd>>8);
 8002b04:	88fb      	ldrh	r3, [r7, #6]
 8002b06:	0a1b      	lsrs	r3, r3, #8
 8002b08:	b29b      	uxth	r3, r3
 8002b0a:	b2db      	uxtb	r3, r3
 8002b0c:	703b      	strb	r3, [r7, #0]
	tab[1] = cmd;
 8002b0e:	88fb      	ldrh	r3, [r7, #6]
 8002b10:	b2db      	uxtb	r3, r3
 8002b12:	707b      	strb	r3, [r7, #1]
	pec = pec15((char*)tab, 2);
 8002b14:	463b      	mov	r3, r7
 8002b16:	2102      	movs	r1, #2
 8002b18:	4618      	mov	r0, r3
 8002b1a:	f7ff fe2b 	bl	8002774 <_Z5pec15Pci>
 8002b1e:	4603      	mov	r3, r0
 8002b20:	80bb      	strh	r3, [r7, #4]
	tab[2] = pec >> 8;
 8002b22:	88bb      	ldrh	r3, [r7, #4]
 8002b24:	0a1b      	lsrs	r3, r3, #8
 8002b26:	b29b      	uxth	r3, r3
 8002b28:	b2db      	uxtb	r3, r3
 8002b2a:	70bb      	strb	r3, [r7, #2]
	tab[3] = pec;
 8002b2c:	88bb      	ldrh	r3, [r7, #4]
 8002b2e:	b2db      	uxtb	r3, r3
 8002b30:	70fb      	strb	r3, [r7, #3]

	LTC_wake_up();
 8002b32:	f7ff fe53 	bl	80027dc <_Z11LTC_wake_upv>

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8002b36:	2200      	movs	r2, #0
 8002b38:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002b3c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b40:	f005 fc7e 	bl	8008440 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 4, 100);
 8002b44:	4639      	mov	r1, r7
 8002b46:	2364      	movs	r3, #100	; 0x64
 8002b48:	2204      	movs	r2, #4
 8002b4a:	4807      	ldr	r0, [pc, #28]	; (8002b68 <_Z8mute_disv+0x7c>)
 8002b4c:	f009 f817 	bl	800bb7e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8002b50:	2201      	movs	r2, #1
 8002b52:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002b56:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b5a:	f005 fc71 	bl	8008440 <HAL_GPIO_WritePin>
}
 8002b5e:	bf00      	nop
 8002b60:	3708      	adds	r7, #8
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}
 8002b66:	bf00      	nop
 8002b68:	20001b08 	.word	0x20001b08

08002b6c <_Z10unmute_disv>:
 * Brief:	Unmuting discharge
 * Param:	None
 * Retval:	None
 */
void unmute_dis()
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b082      	sub	sp, #8
 8002b70:	af00      	add	r7, sp, #0
	uint8_t tab[4];
	uint16_t pec;


	uint16_t cmd = (1<<15) | 0b101001;
 8002b72:	f248 0329 	movw	r3, #32809	; 0x8029
 8002b76:	80fb      	strh	r3, [r7, #6]
	memset(tab, 0, 4);
 8002b78:	463b      	mov	r3, r7
 8002b7a:	2204      	movs	r2, #4
 8002b7c:	2100      	movs	r1, #0
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f011 fcfb 	bl	801457a <memset>
	tab[0] = (cmd>>8);
 8002b84:	88fb      	ldrh	r3, [r7, #6]
 8002b86:	0a1b      	lsrs	r3, r3, #8
 8002b88:	b29b      	uxth	r3, r3
 8002b8a:	b2db      	uxtb	r3, r3
 8002b8c:	703b      	strb	r3, [r7, #0]
	tab[1] = cmd;
 8002b8e:	88fb      	ldrh	r3, [r7, #6]
 8002b90:	b2db      	uxtb	r3, r3
 8002b92:	707b      	strb	r3, [r7, #1]
	pec = pec15((char*)tab, 2);
 8002b94:	463b      	mov	r3, r7
 8002b96:	2102      	movs	r1, #2
 8002b98:	4618      	mov	r0, r3
 8002b9a:	f7ff fdeb 	bl	8002774 <_Z5pec15Pci>
 8002b9e:	4603      	mov	r3, r0
 8002ba0:	80bb      	strh	r3, [r7, #4]
	tab[2] = pec >> 8;
 8002ba2:	88bb      	ldrh	r3, [r7, #4]
 8002ba4:	0a1b      	lsrs	r3, r3, #8
 8002ba6:	b29b      	uxth	r3, r3
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	70bb      	strb	r3, [r7, #2]
	tab[3] = pec;
 8002bac:	88bb      	ldrh	r3, [r7, #4]
 8002bae:	b2db      	uxtb	r3, r3
 8002bb0:	70fb      	strb	r3, [r7, #3]

	LTC_wake_up();
 8002bb2:	f7ff fe13 	bl	80027dc <_Z11LTC_wake_upv>

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002bbc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002bc0:	f005 fc3e 	bl	8008440 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 4, 100);
 8002bc4:	4639      	mov	r1, r7
 8002bc6:	2364      	movs	r3, #100	; 0x64
 8002bc8:	2204      	movs	r2, #4
 8002bca:	4807      	ldr	r0, [pc, #28]	; (8002be8 <_Z10unmute_disv+0x7c>)
 8002bcc:	f008 ffd7 	bl	800bb7e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8002bd0:	2201      	movs	r2, #1
 8002bd2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002bd6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002bda:	f005 fc31 	bl	8008440 <HAL_GPIO_WritePin>
}
 8002bde:	bf00      	nop
 8002be0:	3708      	adds	r7, #8
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bd80      	pop	{r7, pc}
 8002be6:	bf00      	nop
 8002be8:	20001b08 	.word	0x20001b08

08002bec <_Z21LTC_turn_on_dischargeiPb>:
 * Brief:	Send discharge configuration and start the discharge, BLOCKING MODE
 * Param:	cell: number of cell wanted to be discharged
 * Retval:	None
 */
void LTC_turn_on_discharge(int cell, bool *cellDischarge)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b086      	sub	sp, #24
 8002bf0:	af00      	add	r7, sp, #0
 8002bf2:	6078      	str	r0, [r7, #4]
 8002bf4:	6039      	str	r1, [r7, #0]
	uint8_t tab[12];
	uint16_t pec;

	unmute_dis();
 8002bf6:	f7ff ffb9 	bl	8002b6c <_Z10unmute_disv>

	uint16_t cmd = (1<<15) | 0b10100;
 8002bfa:	f248 0314 	movw	r3, #32788	; 0x8014
 8002bfe:	82fb      	strh	r3, [r7, #22]
	memset(tab, 0, 12);
 8002c00:	f107 0308 	add.w	r3, r7, #8
 8002c04:	220c      	movs	r2, #12
 8002c06:	2100      	movs	r1, #0
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f011 fcb6 	bl	801457a <memset>
	tab[0] = (cmd>>8);
 8002c0e:	8afb      	ldrh	r3, [r7, #22]
 8002c10:	0a1b      	lsrs	r3, r3, #8
 8002c12:	b29b      	uxth	r3, r3
 8002c14:	b2db      	uxtb	r3, r3
 8002c16:	723b      	strb	r3, [r7, #8]
	tab[1] = cmd;
 8002c18:	8afb      	ldrh	r3, [r7, #22]
 8002c1a:	b2db      	uxtb	r3, r3
 8002c1c:	727b      	strb	r3, [r7, #9]
	pec = pec15((char*)tab, 2);
 8002c1e:	f107 0308 	add.w	r3, r7, #8
 8002c22:	2102      	movs	r1, #2
 8002c24:	4618      	mov	r0, r3
 8002c26:	f7ff fda5 	bl	8002774 <_Z5pec15Pci>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	82bb      	strh	r3, [r7, #20]
	tab[2] = pec >> 8;
 8002c2e:	8abb      	ldrh	r3, [r7, #20]
 8002c30:	0a1b      	lsrs	r3, r3, #8
 8002c32:	b29b      	uxth	r3, r3
 8002c34:	b2db      	uxtb	r3, r3
 8002c36:	72bb      	strb	r3, [r7, #10]
	tab[3] = pec;
 8002c38:	8abb      	ldrh	r3, [r7, #20]
 8002c3a:	b2db      	uxtb	r3, r3
 8002c3c:	72fb      	strb	r3, [r7, #11]


	tab[4] = (cellDischarge[0]) | (cellDischarge[1] << 4); // 1, 2
 8002c3e:	683b      	ldr	r3, [r7, #0]
 8002c40:	781b      	ldrb	r3, [r3, #0]
 8002c42:	b25a      	sxtb	r2, r3
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	3301      	adds	r3, #1
 8002c48:	781b      	ldrb	r3, [r3, #0]
 8002c4a:	011b      	lsls	r3, r3, #4
 8002c4c:	b25b      	sxtb	r3, r3
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	b25b      	sxtb	r3, r3
 8002c52:	b2db      	uxtb	r3, r3
 8002c54:	733b      	strb	r3, [r7, #12]
	tab[5] = (cellDischarge[2]) | (cellDischarge[3] << 4); // 3, 4
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	3302      	adds	r3, #2
 8002c5a:	781b      	ldrb	r3, [r3, #0]
 8002c5c:	b25a      	sxtb	r2, r3
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	3303      	adds	r3, #3
 8002c62:	781b      	ldrb	r3, [r3, #0]
 8002c64:	011b      	lsls	r3, r3, #4
 8002c66:	b25b      	sxtb	r3, r3
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	b25b      	sxtb	r3, r3
 8002c6c:	b2db      	uxtb	r3, r3
 8002c6e:	737b      	strb	r3, [r7, #13]
	tab[6] = (cellDischarge[4]) | (cellDischarge[5] << 4); // 5, 6
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	3304      	adds	r3, #4
 8002c74:	781b      	ldrb	r3, [r3, #0]
 8002c76:	b25a      	sxtb	r2, r3
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	3305      	adds	r3, #5
 8002c7c:	781b      	ldrb	r3, [r3, #0]
 8002c7e:	011b      	lsls	r3, r3, #4
 8002c80:	b25b      	sxtb	r3, r3
 8002c82:	4313      	orrs	r3, r2
 8002c84:	b25b      	sxtb	r3, r3
 8002c86:	b2db      	uxtb	r3, r3
 8002c88:	73bb      	strb	r3, [r7, #14]
	tab[7] = 0;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	73fb      	strb	r3, [r7, #15]
	tab[8] = 0;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	743b      	strb	r3, [r7, #16]
	tab[9] = 0;
 8002c92:	2300      	movs	r3, #0
 8002c94:	747b      	strb	r3, [r7, #17]
	pec = pec15((char*)&tab[4], 6);
 8002c96:	f107 0308 	add.w	r3, r7, #8
 8002c9a:	3304      	adds	r3, #4
 8002c9c:	2106      	movs	r1, #6
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f7ff fd68 	bl	8002774 <_Z5pec15Pci>
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	82bb      	strh	r3, [r7, #20]
	tab[10] = pec >> 8;
 8002ca8:	8abb      	ldrh	r3, [r7, #20]
 8002caa:	0a1b      	lsrs	r3, r3, #8
 8002cac:	b29b      	uxth	r3, r3
 8002cae:	b2db      	uxtb	r3, r3
 8002cb0:	74bb      	strb	r3, [r7, #18]
	tab[11] = pec;
 8002cb2:	8abb      	ldrh	r3, [r7, #20]
 8002cb4:	b2db      	uxtb	r3, r3
 8002cb6:	74fb      	strb	r3, [r7, #19]

	LTC_wake_up();
 8002cb8:	f7ff fd90 	bl	80027dc <_Z11LTC_wake_upv>

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8002cbc:	2200      	movs	r2, #0
 8002cbe:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002cc2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002cc6:	f005 fbbb 	bl	8008440 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 12, 100);
 8002cca:	f107 0108 	add.w	r1, r7, #8
 8002cce:	2364      	movs	r3, #100	; 0x64
 8002cd0:	220c      	movs	r2, #12
 8002cd2:	483c      	ldr	r0, [pc, #240]	; (8002dc4 <_Z21LTC_turn_on_dischargeiPb+0x1d8>)
 8002cd4:	f008 ff53 	bl	800bb7e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8002cd8:	2201      	movs	r2, #1
 8002cda:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002cde:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ce2:	f005 fbad 	bl	8008440 <HAL_GPIO_WritePin>

	cmd = (1<<15) | 0x01;
 8002ce6:	f248 0301 	movw	r3, #32769	; 0x8001
 8002cea:	82fb      	strh	r3, [r7, #22]
	memset(tab, 0, 12);
 8002cec:	f107 0308 	add.w	r3, r7, #8
 8002cf0:	220c      	movs	r2, #12
 8002cf2:	2100      	movs	r1, #0
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	f011 fc40 	bl	801457a <memset>
	// configuration
	tab[0] = (cmd>>8);
 8002cfa:	8afb      	ldrh	r3, [r7, #22]
 8002cfc:	0a1b      	lsrs	r3, r3, #8
 8002cfe:	b29b      	uxth	r3, r3
 8002d00:	b2db      	uxtb	r3, r3
 8002d02:	723b      	strb	r3, [r7, #8]
	tab[1] = cmd;
 8002d04:	8afb      	ldrh	r3, [r7, #22]
 8002d06:	b2db      	uxtb	r3, r3
 8002d08:	727b      	strb	r3, [r7, #9]
	pec = pec15((char*)tab, 2);
 8002d0a:	f107 0308 	add.w	r3, r7, #8
 8002d0e:	2102      	movs	r1, #2
 8002d10:	4618      	mov	r0, r3
 8002d12:	f7ff fd2f 	bl	8002774 <_Z5pec15Pci>
 8002d16:	4603      	mov	r3, r0
 8002d18:	82bb      	strh	r3, [r7, #20]
	tab[2] = pec >> 8;
 8002d1a:	8abb      	ldrh	r3, [r7, #20]
 8002d1c:	0a1b      	lsrs	r3, r3, #8
 8002d1e:	b29b      	uxth	r3, r3
 8002d20:	b2db      	uxtb	r3, r3
 8002d22:	72bb      	strb	r3, [r7, #10]
	tab[3] = pec;
 8002d24:	8abb      	ldrh	r3, [r7, #20]
 8002d26:	b2db      	uxtb	r3, r3
 8002d28:	72fb      	strb	r3, [r7, #11]

	tab[4] = ltcConfig[0];
 8002d2a:	4b27      	ldr	r3, [pc, #156]	; (8002dc8 <_Z21LTC_turn_on_dischargeiPb+0x1dc>)
 8002d2c:	781b      	ldrb	r3, [r3, #0]
 8002d2e:	733b      	strb	r3, [r7, #12]
	tab[5] = ltcConfig[1];
 8002d30:	4b25      	ldr	r3, [pc, #148]	; (8002dc8 <_Z21LTC_turn_on_dischargeiPb+0x1dc>)
 8002d32:	785b      	ldrb	r3, [r3, #1]
 8002d34:	737b      	strb	r3, [r7, #13]
	tab[6] = ltcConfig[2];
 8002d36:	4b24      	ldr	r3, [pc, #144]	; (8002dc8 <_Z21LTC_turn_on_dischargeiPb+0x1dc>)
 8002d38:	789b      	ldrb	r3, [r3, #2]
 8002d3a:	73bb      	strb	r3, [r7, #14]
	tab[7] = ltcConfig[3];
 8002d3c:	4b22      	ldr	r3, [pc, #136]	; (8002dc8 <_Z21LTC_turn_on_dischargeiPb+0x1dc>)
 8002d3e:	78db      	ldrb	r3, [r3, #3]
 8002d40:	73fb      	strb	r3, [r7, #15]
	if(cell<7){
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2b06      	cmp	r3, #6
 8002d46:	dc0c      	bgt.n	8002d62 <_Z21LTC_turn_on_dischargeiPb+0x176>
		ltcConfig[4] = ltcConfig[4] | (1 << (cell));
 8002d48:	4b1f      	ldr	r3, [pc, #124]	; (8002dc8 <_Z21LTC_turn_on_dischargeiPb+0x1dc>)
 8002d4a:	791b      	ldrb	r3, [r3, #4]
 8002d4c:	b25a      	sxtb	r2, r3
 8002d4e:	2101      	movs	r1, #1
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	fa01 f303 	lsl.w	r3, r1, r3
 8002d56:	b25b      	sxtb	r3, r3
 8002d58:	4313      	orrs	r3, r2
 8002d5a:	b25b      	sxtb	r3, r3
 8002d5c:	b2da      	uxtb	r2, r3
 8002d5e:	4b1a      	ldr	r3, [pc, #104]	; (8002dc8 <_Z21LTC_turn_on_dischargeiPb+0x1dc>)
 8002d60:	711a      	strb	r2, [r3, #4]
	}
	tab[8] = ltcConfig[4];
 8002d62:	4b19      	ldr	r3, [pc, #100]	; (8002dc8 <_Z21LTC_turn_on_dischargeiPb+0x1dc>)
 8002d64:	791b      	ldrb	r3, [r3, #4]
 8002d66:	743b      	strb	r3, [r7, #16]
	tab[9] = ltcConfig[5];
 8002d68:	4b17      	ldr	r3, [pc, #92]	; (8002dc8 <_Z21LTC_turn_on_dischargeiPb+0x1dc>)
 8002d6a:	795b      	ldrb	r3, [r3, #5]
 8002d6c:	747b      	strb	r3, [r7, #17]
	pec = pec15((char*)&tab[4], 6);
 8002d6e:	f107 0308 	add.w	r3, r7, #8
 8002d72:	3304      	adds	r3, #4
 8002d74:	2106      	movs	r1, #6
 8002d76:	4618      	mov	r0, r3
 8002d78:	f7ff fcfc 	bl	8002774 <_Z5pec15Pci>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	82bb      	strh	r3, [r7, #20]
	tab[10] = pec >> 8;
 8002d80:	8abb      	ldrh	r3, [r7, #20]
 8002d82:	0a1b      	lsrs	r3, r3, #8
 8002d84:	b29b      	uxth	r3, r3
 8002d86:	b2db      	uxtb	r3, r3
 8002d88:	74bb      	strb	r3, [r7, #18]
	tab[11] = pec;
 8002d8a:	8abb      	ldrh	r3, [r7, #20]
 8002d8c:	b2db      	uxtb	r3, r3
 8002d8e:	74fb      	strb	r3, [r7, #19]


	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8002d90:	2200      	movs	r2, #0
 8002d92:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002d96:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002d9a:	f005 fb51 	bl	8008440 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 12, 100);
 8002d9e:	f107 0108 	add.w	r1, r7, #8
 8002da2:	2364      	movs	r3, #100	; 0x64
 8002da4:	220c      	movs	r2, #12
 8002da6:	4807      	ldr	r0, [pc, #28]	; (8002dc4 <_Z21LTC_turn_on_dischargeiPb+0x1d8>)
 8002da8:	f008 fee9 	bl	800bb7e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8002dac:	2201      	movs	r2, #1
 8002dae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002db2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002db6:	f005 fb43 	bl	8008440 <HAL_GPIO_WritePin>


}
 8002dba:	bf00      	nop
 8002dbc:	3718      	adds	r7, #24
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}
 8002dc2:	bf00      	nop
 8002dc4:	20001b08 	.word	0x20001b08
 8002dc8:	20000214 	.word	0x20000214

08002dcc <_Z22LTC_turn_off_dischargev>:
 * Brief:	Turn off discharge, BLOCKING MODE
 * Param:	None
 * Retval:	None
 */
void LTC_turn_off_discharge()
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b09a      	sub	sp, #104	; 0x68
 8002dd0:	af00      	add	r7, sp, #0

	uint8_t tab[100];
	uint16_t pec;


	uint16_t cmd = (1<<15) | 0b10100;
 8002dd2:	f248 0314 	movw	r3, #32788	; 0x8014
 8002dd6:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
	memset(tab, 0, 12);
 8002dda:	463b      	mov	r3, r7
 8002ddc:	220c      	movs	r2, #12
 8002dde:	2100      	movs	r1, #0
 8002de0:	4618      	mov	r0, r3
 8002de2:	f011 fbca 	bl	801457a <memset>
	tab[0] = (cmd>>8);
 8002de6:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8002dea:	0a1b      	lsrs	r3, r3, #8
 8002dec:	b29b      	uxth	r3, r3
 8002dee:	b2db      	uxtb	r3, r3
 8002df0:	703b      	strb	r3, [r7, #0]
	tab[1] = cmd;
 8002df2:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8002df6:	b2db      	uxtb	r3, r3
 8002df8:	707b      	strb	r3, [r7, #1]
	pec = pec15((char*)tab, 2);
 8002dfa:	463b      	mov	r3, r7
 8002dfc:	2102      	movs	r1, #2
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f7ff fcb8 	bl	8002774 <_Z5pec15Pci>
 8002e04:	4603      	mov	r3, r0
 8002e06:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
	tab[2] = pec >> 8;
 8002e0a:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8002e0e:	0a1b      	lsrs	r3, r3, #8
 8002e10:	b29b      	uxth	r3, r3
 8002e12:	b2db      	uxtb	r3, r3
 8002e14:	70bb      	strb	r3, [r7, #2]
	tab[3] = pec;
 8002e16:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8002e1a:	b2db      	uxtb	r3, r3
 8002e1c:	70fb      	strb	r3, [r7, #3]


	tab[4] = 0;
 8002e1e:	2300      	movs	r3, #0
 8002e20:	713b      	strb	r3, [r7, #4]
	tab[5] = 0;
 8002e22:	2300      	movs	r3, #0
 8002e24:	717b      	strb	r3, [r7, #5]
	tab[6] = 0;
 8002e26:	2300      	movs	r3, #0
 8002e28:	71bb      	strb	r3, [r7, #6]
	tab[7] = 0;
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	71fb      	strb	r3, [r7, #7]
	tab[8] = 0;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	723b      	strb	r3, [r7, #8]
	tab[9] = 0;
 8002e32:	2300      	movs	r3, #0
 8002e34:	727b      	strb	r3, [r7, #9]
	pec = pec15((char*)&tab[4], 6);
 8002e36:	463b      	mov	r3, r7
 8002e38:	3304      	adds	r3, #4
 8002e3a:	2106      	movs	r1, #6
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	f7ff fc99 	bl	8002774 <_Z5pec15Pci>
 8002e42:	4603      	mov	r3, r0
 8002e44:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
	tab[10] = pec >> 8;
 8002e48:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8002e4c:	0a1b      	lsrs	r3, r3, #8
 8002e4e:	b29b      	uxth	r3, r3
 8002e50:	b2db      	uxtb	r3, r3
 8002e52:	72bb      	strb	r3, [r7, #10]
	tab[11] = pec;
 8002e54:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8002e58:	b2db      	uxtb	r3, r3
 8002e5a:	72fb      	strb	r3, [r7, #11]

	LTC_wake_up();
 8002e5c:	f7ff fcbe 	bl	80027dc <_Z11LTC_wake_upv>

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8002e60:	2200      	movs	r2, #0
 8002e62:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002e66:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e6a:	f005 fae9 	bl	8008440 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 12, 100);
 8002e6e:	4639      	mov	r1, r7
 8002e70:	2364      	movs	r3, #100	; 0x64
 8002e72:	220c      	movs	r2, #12
 8002e74:	4838      	ldr	r0, [pc, #224]	; (8002f58 <_Z22LTC_turn_off_dischargev+0x18c>)
 8002e76:	f008 fe82 	bl	800bb7e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8002e7a:	2201      	movs	r2, #1
 8002e7c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002e80:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e84:	f005 fadc 	bl	8008440 <HAL_GPIO_WritePin>


	cmd = (1<<15) | 0x01;
 8002e88:	f248 0301 	movw	r3, #32769	; 0x8001
 8002e8c:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
	memset(tab, 0, 12);
 8002e90:	463b      	mov	r3, r7
 8002e92:	220c      	movs	r2, #12
 8002e94:	2100      	movs	r1, #0
 8002e96:	4618      	mov	r0, r3
 8002e98:	f011 fb6f 	bl	801457a <memset>
	// configuration
	tab[0] = (cmd>>8);
 8002e9c:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8002ea0:	0a1b      	lsrs	r3, r3, #8
 8002ea2:	b29b      	uxth	r3, r3
 8002ea4:	b2db      	uxtb	r3, r3
 8002ea6:	703b      	strb	r3, [r7, #0]
	tab[1] = cmd;
 8002ea8:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 8002eac:	b2db      	uxtb	r3, r3
 8002eae:	707b      	strb	r3, [r7, #1]
	pec = pec15((char*)tab, 2);
 8002eb0:	463b      	mov	r3, r7
 8002eb2:	2102      	movs	r1, #2
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	f7ff fc5d 	bl	8002774 <_Z5pec15Pci>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
	tab[2] = pec >> 8;
 8002ec0:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8002ec4:	0a1b      	lsrs	r3, r3, #8
 8002ec6:	b29b      	uxth	r3, r3
 8002ec8:	b2db      	uxtb	r3, r3
 8002eca:	70bb      	strb	r3, [r7, #2]
	tab[3] = pec;
 8002ecc:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8002ed0:	b2db      	uxtb	r3, r3
 8002ed2:	70fb      	strb	r3, [r7, #3]

	ltcConfig[4] = 0;
 8002ed4:	4b21      	ldr	r3, [pc, #132]	; (8002f5c <_Z22LTC_turn_off_dischargev+0x190>)
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	711a      	strb	r2, [r3, #4]

	tab[4] = ltcConfig[0];
 8002eda:	4b20      	ldr	r3, [pc, #128]	; (8002f5c <_Z22LTC_turn_off_dischargev+0x190>)
 8002edc:	781b      	ldrb	r3, [r3, #0]
 8002ede:	713b      	strb	r3, [r7, #4]
	tab[5] = ltcConfig[1];
 8002ee0:	4b1e      	ldr	r3, [pc, #120]	; (8002f5c <_Z22LTC_turn_off_dischargev+0x190>)
 8002ee2:	785b      	ldrb	r3, [r3, #1]
 8002ee4:	717b      	strb	r3, [r7, #5]
	tab[6] = ltcConfig[2];
 8002ee6:	4b1d      	ldr	r3, [pc, #116]	; (8002f5c <_Z22LTC_turn_off_dischargev+0x190>)
 8002ee8:	789b      	ldrb	r3, [r3, #2]
 8002eea:	71bb      	strb	r3, [r7, #6]
	tab[7] = ltcConfig[3];
 8002eec:	4b1b      	ldr	r3, [pc, #108]	; (8002f5c <_Z22LTC_turn_off_dischargev+0x190>)
 8002eee:	78db      	ldrb	r3, [r3, #3]
 8002ef0:	71fb      	strb	r3, [r7, #7]
	tab[8] = ltcConfig[4];
 8002ef2:	4b1a      	ldr	r3, [pc, #104]	; (8002f5c <_Z22LTC_turn_off_dischargev+0x190>)
 8002ef4:	791b      	ldrb	r3, [r3, #4]
 8002ef6:	723b      	strb	r3, [r7, #8]
	tab[9] = ltcConfig[5];
 8002ef8:	4b18      	ldr	r3, [pc, #96]	; (8002f5c <_Z22LTC_turn_off_dischargev+0x190>)
 8002efa:	795b      	ldrb	r3, [r3, #5]
 8002efc:	727b      	strb	r3, [r7, #9]
	pec = pec15((char*)&tab[4], 6);
 8002efe:	463b      	mov	r3, r7
 8002f00:	3304      	adds	r3, #4
 8002f02:	2106      	movs	r1, #6
 8002f04:	4618      	mov	r0, r3
 8002f06:	f7ff fc35 	bl	8002774 <_Z5pec15Pci>
 8002f0a:	4603      	mov	r3, r0
 8002f0c:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
	tab[10] = pec >> 8;
 8002f10:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8002f14:	0a1b      	lsrs	r3, r3, #8
 8002f16:	b29b      	uxth	r3, r3
 8002f18:	b2db      	uxtb	r3, r3
 8002f1a:	72bb      	strb	r3, [r7, #10]
	tab[11] = pec;
 8002f1c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8002f20:	b2db      	uxtb	r3, r3
 8002f22:	72fb      	strb	r3, [r7, #11]

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 8002f24:	2200      	movs	r2, #0
 8002f26:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002f2a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002f2e:	f005 fa87 	bl	8008440 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, tab, 12, 100);
 8002f32:	4639      	mov	r1, r7
 8002f34:	2364      	movs	r3, #100	; 0x64
 8002f36:	220c      	movs	r2, #12
 8002f38:	4807      	ldr	r0, [pc, #28]	; (8002f58 <_Z22LTC_turn_off_dischargev+0x18c>)
 8002f3a:	f008 fe20 	bl	800bb7e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8002f3e:	2201      	movs	r2, #1
 8002f40:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002f44:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002f48:	f005 fa7a 	bl	8008440 <HAL_GPIO_WritePin>

	mute_dis();
 8002f4c:	f7ff fdce 	bl	8002aec <_Z8mute_disv>
}
 8002f50:	bf00      	nop
 8002f52:	3768      	adds	r7, #104	; 0x68
 8002f54:	46bd      	mov	sp, r7
 8002f56:	bd80      	pop	{r7, pc}
 8002f58:	20001b08 	.word	0x20001b08
 8002f5c:	20000214 	.word	0x20000214

08002f60 <_Z24temperature_calculationst>:
 * Brief:	Calculation of temperature, from value of measured voltage
 * Param:	value:	Value of voltage, LSB -> 0.1 mV
 * Retval:	Temperature in *C
 */
float temperature_calculations(uint16_t value)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b085      	sub	sp, #20
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	4603      	mov	r3, r0
 8002f68:	80fb      	strh	r3, [r7, #6]
	float retval = 0.0;
 8002f6a:	f04f 0300 	mov.w	r3, #0
 8002f6e:	60fb      	str	r3, [r7, #12]
	for(unsigned int i = 1; i < 28; i++)
 8002f70:	2301      	movs	r3, #1
 8002f72:	60bb      	str	r3, [r7, #8]
 8002f74:	e040      	b.n	8002ff8 <_Z24temperature_calculationst+0x98>
	{
		if(value >= (uint16_t)temperature_map[i][0])
 8002f76:	4a27      	ldr	r2, [pc, #156]	; (8003014 <_Z24temperature_calculationst+0xb4>)
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002f7e:	b29b      	uxth	r3, r3
 8002f80:	88fa      	ldrh	r2, [r7, #6]
 8002f82:	429a      	cmp	r2, r3
 8002f84:	d335      	bcc.n	8002ff2 <_Z24temperature_calculationst+0x92>
		{
			// approximation
			retval = (float)temperature_map[i][1] - 5.0 * ((float)value-(float)temperature_map[i][0]) / ((float)temperature_map[i-1][0] - (float)temperature_map[i][0]);
 8002f86:	4a23      	ldr	r2, [pc, #140]	; (8003014 <_Z24temperature_calculationst+0xb4>)
 8002f88:	68bb      	ldr	r3, [r7, #8]
 8002f8a:	00db      	lsls	r3, r3, #3
 8002f8c:	4413      	add	r3, r2
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	ee07 3a90 	vmov	s15, r3
 8002f94:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002f98:	88fb      	ldrh	r3, [r7, #6]
 8002f9a:	ee07 3a90 	vmov	s15, r3
 8002f9e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002fa2:	4a1c      	ldr	r2, [pc, #112]	; (8003014 <_Z24temperature_calculationst+0xb4>)
 8002fa4:	68bb      	ldr	r3, [r7, #8]
 8002fa6:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002faa:	ee07 3a90 	vmov	s15, r3
 8002fae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002fb2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002fb6:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 8002fba:	ee27 6aa6 	vmul.f32	s12, s15, s13
 8002fbe:	68bb      	ldr	r3, [r7, #8]
 8002fc0:	3b01      	subs	r3, #1
 8002fc2:	4a14      	ldr	r2, [pc, #80]	; (8003014 <_Z24temperature_calculationst+0xb4>)
 8002fc4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002fc8:	ee07 3a90 	vmov	s15, r3
 8002fcc:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002fd0:	4a10      	ldr	r2, [pc, #64]	; (8003014 <_Z24temperature_calculationst+0xb4>)
 8002fd2:	68bb      	ldr	r3, [r7, #8]
 8002fd4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002fd8:	ee07 3a90 	vmov	s15, r3
 8002fdc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002fe0:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002fe4:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8002fe8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002fec:	edc7 7a03 	vstr	s15, [r7, #12]
			break;
 8002ff0:	e005      	b.n	8002ffe <_Z24temperature_calculationst+0x9e>
	for(unsigned int i = 1; i < 28; i++)
 8002ff2:	68bb      	ldr	r3, [r7, #8]
 8002ff4:	3301      	adds	r3, #1
 8002ff6:	60bb      	str	r3, [r7, #8]
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	2b1b      	cmp	r3, #27
 8002ffc:	d9bb      	bls.n	8002f76 <_Z24temperature_calculationst+0x16>
		}
	}
	return retval;
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	ee07 3a90 	vmov	s15, r3
}
 8003004:	eeb0 0a67 	vmov.f32	s0, s15
 8003008:	3714      	adds	r7, #20
 800300a:	46bd      	mov	sp, r7
 800300c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003010:	4770      	bx	lr
 8003012:	bf00      	nop
 8003014:	08016c2c 	.word	0x08016c2c

08003018 <_Z16get_temperaturesv>:
 * Brief:	Getting proper values of temperatures on every cell in *C
 * Param:	None
 * Retval:	None
 */
void get_temperatures()
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b082      	sub	sp, #8
 800301c:	af00      	add	r7, sp, #0
	data.temperatures.average = 0;
 800301e:	4b21      	ldr	r3, [pc, #132]	; (80030a4 <_Z16get_temperaturesv+0x8c>)
 8003020:	2200      	movs	r2, #0
 8003022:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	for(unsigned int i = 0; i < NUMBER_OF_TEMPERATURES; i++)
 8003026:	2300      	movs	r3, #0
 8003028:	607b      	str	r3, [r7, #4]
 800302a:	e028      	b.n	800307e <_Z16get_temperaturesv+0x66>
	{
		data.temperatures.values[i] = (uint16_t)temperature_calculations(data.temperatures.adc[7-i]);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	f1c3 0307 	rsb	r3, r3, #7
 8003032:	4a1c      	ldr	r2, [pc, #112]	; (80030a4 <_Z16get_temperaturesv+0x8c>)
 8003034:	3314      	adds	r3, #20
 8003036:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800303a:	b29b      	uxth	r3, r3
 800303c:	4618      	mov	r0, r3
 800303e:	f7ff ff8f 	bl	8002f60 <_Z24temperature_calculationst>
 8003042:	eef0 7a40 	vmov.f32	s15, s0
 8003046:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800304a:	ee17 3a90 	vmov	r3, s15
 800304e:	b29b      	uxth	r3, r3
 8003050:	b2d9      	uxtb	r1, r3
 8003052:	4a14      	ldr	r2, [pc, #80]	; (80030a4 <_Z16get_temperaturesv+0x8c>)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	4413      	add	r3, r2
 8003058:	3320      	adds	r3, #32
 800305a:	460a      	mov	r2, r1
 800305c:	701a      	strb	r2, [r3, #0]
		data.temperatures.average += data.temperatures.values[i];
 800305e:	4b11      	ldr	r3, [pc, #68]	; (80030a4 <_Z16get_temperaturesv+0x8c>)
 8003060:	f893 2027 	ldrb.w	r2, [r3, #39]	; 0x27
 8003064:	490f      	ldr	r1, [pc, #60]	; (80030a4 <_Z16get_temperaturesv+0x8c>)
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	440b      	add	r3, r1
 800306a:	3320      	adds	r3, #32
 800306c:	781b      	ldrb	r3, [r3, #0]
 800306e:	4413      	add	r3, r2
 8003070:	b2da      	uxtb	r2, r3
 8003072:	4b0c      	ldr	r3, [pc, #48]	; (80030a4 <_Z16get_temperaturesv+0x8c>)
 8003074:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	for(unsigned int i = 0; i < NUMBER_OF_TEMPERATURES; i++)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	3301      	adds	r3, #1
 800307c:	607b      	str	r3, [r7, #4]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2b04      	cmp	r3, #4
 8003082:	d9d3      	bls.n	800302c <_Z16get_temperaturesv+0x14>
	}
	data.temperatures.average = data.temperatures.average / 6;
 8003084:	4b07      	ldr	r3, [pc, #28]	; (80030a4 <_Z16get_temperaturesv+0x8c>)
 8003086:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 800308a:	4a07      	ldr	r2, [pc, #28]	; (80030a8 <_Z16get_temperaturesv+0x90>)
 800308c:	fba2 2303 	umull	r2, r3, r2, r3
 8003090:	089b      	lsrs	r3, r3, #2
 8003092:	b2da      	uxtb	r2, r3
 8003094:	4b03      	ldr	r3, [pc, #12]	; (80030a4 <_Z16get_temperaturesv+0x8c>)
 8003096:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 800309a:	bf00      	nop
 800309c:	3708      	adds	r7, #8
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}
 80030a2:	bf00      	nop
 80030a4:	20001478 	.word	0x20001478
 80030a8:	aaaaaaab 	.word	0xaaaaaaab

080030ac <_Z15min_max_voltagev>:
/*
 * Brief:	Finding the highest and the lowest cell voltage and index of the highest one
 * Param:	None
 * Retval:	data.voltages.lowest_cell_voltage, data.voltages.highest_cell_voltage, data.voltages.highest_cell_voltage_index
 */
void min_max_voltage(){
 80030ac:	b480      	push	{r7}
 80030ae:	b083      	sub	sp, #12
 80030b0:	af00      	add	r7, sp, #0
	data.voltages.lowest_cell_voltage = data.voltages.cells[0];
 80030b2:	4b1d      	ldr	r3, [pc, #116]	; (8003128 <_Z15min_max_voltagev+0x7c>)
 80030b4:	881a      	ldrh	r2, [r3, #0]
 80030b6:	4b1c      	ldr	r3, [pc, #112]	; (8003128 <_Z15min_max_voltagev+0x7c>)
 80030b8:	835a      	strh	r2, [r3, #26]
	data.voltages.highest_cell_voltage = data.voltages.cells[0];
 80030ba:	4b1b      	ldr	r3, [pc, #108]	; (8003128 <_Z15min_max_voltagev+0x7c>)
 80030bc:	881a      	ldrh	r2, [r3, #0]
 80030be:	4b1a      	ldr	r3, [pc, #104]	; (8003128 <_Z15min_max_voltagev+0x7c>)
 80030c0:	839a      	strh	r2, [r3, #28]
	data.voltages.highest_cell_voltage_index = 0;
 80030c2:	4b19      	ldr	r3, [pc, #100]	; (8003128 <_Z15min_max_voltagev+0x7c>)
 80030c4:	2200      	movs	r2, #0
 80030c6:	749a      	strb	r2, [r3, #18]
	for(uint8_t i = 1; i < NUMBER_OF_CELLS; i++)
 80030c8:	2301      	movs	r3, #1
 80030ca:	71fb      	strb	r3, [r7, #7]
 80030cc:	e021      	b.n	8003112 <_Z15min_max_voltagev+0x66>
	{
		if(data.voltages.lowest_cell_voltage > data.voltages.cells[i])
 80030ce:	4b16      	ldr	r3, [pc, #88]	; (8003128 <_Z15min_max_voltagev+0x7c>)
 80030d0:	8b5a      	ldrh	r2, [r3, #26]
 80030d2:	79fb      	ldrb	r3, [r7, #7]
 80030d4:	4914      	ldr	r1, [pc, #80]	; (8003128 <_Z15min_max_voltagev+0x7c>)
 80030d6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80030da:	429a      	cmp	r2, r3
 80030dc:	d905      	bls.n	80030ea <_Z15min_max_voltagev+0x3e>
		{
			data.voltages.lowest_cell_voltage = data.voltages.cells[i];
 80030de:	79fb      	ldrb	r3, [r7, #7]
 80030e0:	4a11      	ldr	r2, [pc, #68]	; (8003128 <_Z15min_max_voltagev+0x7c>)
 80030e2:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80030e6:	4b10      	ldr	r3, [pc, #64]	; (8003128 <_Z15min_max_voltagev+0x7c>)
 80030e8:	835a      	strh	r2, [r3, #26]
		}
		if(data.voltages.highest_cell_voltage < data.voltages.cells[i])
 80030ea:	4b0f      	ldr	r3, [pc, #60]	; (8003128 <_Z15min_max_voltagev+0x7c>)
 80030ec:	8b9a      	ldrh	r2, [r3, #28]
 80030ee:	79fb      	ldrb	r3, [r7, #7]
 80030f0:	490d      	ldr	r1, [pc, #52]	; (8003128 <_Z15min_max_voltagev+0x7c>)
 80030f2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80030f6:	429a      	cmp	r2, r3
 80030f8:	d208      	bcs.n	800310c <_Z15min_max_voltagev+0x60>
		{
			data.voltages.highest_cell_voltage = data.voltages.cells[i];
 80030fa:	79fb      	ldrb	r3, [r7, #7]
 80030fc:	4a0a      	ldr	r2, [pc, #40]	; (8003128 <_Z15min_max_voltagev+0x7c>)
 80030fe:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8003102:	4b09      	ldr	r3, [pc, #36]	; (8003128 <_Z15min_max_voltagev+0x7c>)
 8003104:	839a      	strh	r2, [r3, #28]
			data.voltages.highest_cell_voltage_index = i;
 8003106:	4a08      	ldr	r2, [pc, #32]	; (8003128 <_Z15min_max_voltagev+0x7c>)
 8003108:	79fb      	ldrb	r3, [r7, #7]
 800310a:	7493      	strb	r3, [r2, #18]
	for(uint8_t i = 1; i < NUMBER_OF_CELLS; i++)
 800310c:	79fb      	ldrb	r3, [r7, #7]
 800310e:	3301      	adds	r3, #1
 8003110:	71fb      	strb	r3, [r7, #7]
 8003112:	79fb      	ldrb	r3, [r7, #7]
 8003114:	2b05      	cmp	r3, #5
 8003116:	d9da      	bls.n	80030ce <_Z15min_max_voltagev+0x22>
		}
	}
}
 8003118:	bf00      	nop
 800311a:	bf00      	nop
 800311c:	370c      	adds	r7, #12
 800311e:	46bd      	mov	sp, r7
 8003120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003124:	4770      	bx	lr
 8003126:	bf00      	nop
 8003128:	20001478 	.word	0x20001478

0800312c <_Z19min_max_temperaturev>:

void min_max_temperature(){
 800312c:	b480      	push	{r7}
 800312e:	b083      	sub	sp, #12
 8003130:	af00      	add	r7, sp, #0
	data.temperatures.lowest_temperature = data.temperatures.values[0];
 8003132:	4b20      	ldr	r3, [pc, #128]	; (80031b4 <_Z19min_max_temperaturev+0x88>)
 8003134:	f893 2020 	ldrb.w	r2, [r3, #32]
 8003138:	4b1e      	ldr	r3, [pc, #120]	; (80031b4 <_Z19min_max_temperaturev+0x88>)
 800313a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	data.temperatures.highest_temperature = data.temperatures.values[0];
 800313e:	4b1d      	ldr	r3, [pc, #116]	; (80031b4 <_Z19min_max_temperaturev+0x88>)
 8003140:	f893 2020 	ldrb.w	r2, [r3, #32]
 8003144:	4b1b      	ldr	r3, [pc, #108]	; (80031b4 <_Z19min_max_temperaturev+0x88>)
 8003146:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	for(unsigned int i = 1; i < NUMBER_OF_TEMPERATURES; i++)
 800314a:	2301      	movs	r3, #1
 800314c:	607b      	str	r3, [r7, #4]
 800314e:	e026      	b.n	800319e <_Z19min_max_temperaturev+0x72>
	{
		if(data.temperatures.lowest_temperature > data.temperatures.values[i])
 8003150:	4b18      	ldr	r3, [pc, #96]	; (80031b4 <_Z19min_max_temperaturev+0x88>)
 8003152:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8003156:	4917      	ldr	r1, [pc, #92]	; (80031b4 <_Z19min_max_temperaturev+0x88>)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	440b      	add	r3, r1
 800315c:	3320      	adds	r3, #32
 800315e:	781b      	ldrb	r3, [r3, #0]
 8003160:	429a      	cmp	r2, r3
 8003162:	d907      	bls.n	8003174 <_Z19min_max_temperaturev+0x48>
		{
			data.temperatures.lowest_temperature = data.temperatures.values[i];
 8003164:	4a13      	ldr	r2, [pc, #76]	; (80031b4 <_Z19min_max_temperaturev+0x88>)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	4413      	add	r3, r2
 800316a:	3320      	adds	r3, #32
 800316c:	781a      	ldrb	r2, [r3, #0]
 800316e:	4b11      	ldr	r3, [pc, #68]	; (80031b4 <_Z19min_max_temperaturev+0x88>)
 8003170:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
		}
		if(data.temperatures.highest_temperature < data.temperatures.values[i])
 8003174:	4b0f      	ldr	r3, [pc, #60]	; (80031b4 <_Z19min_max_temperaturev+0x88>)
 8003176:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 800317a:	490e      	ldr	r1, [pc, #56]	; (80031b4 <_Z19min_max_temperaturev+0x88>)
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	440b      	add	r3, r1
 8003180:	3320      	adds	r3, #32
 8003182:	781b      	ldrb	r3, [r3, #0]
 8003184:	429a      	cmp	r2, r3
 8003186:	d207      	bcs.n	8003198 <_Z19min_max_temperaturev+0x6c>
		{
			data.temperatures.highest_temperature = data.temperatures.values[i];
 8003188:	4a0a      	ldr	r2, [pc, #40]	; (80031b4 <_Z19min_max_temperaturev+0x88>)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	4413      	add	r3, r2
 800318e:	3320      	adds	r3, #32
 8003190:	781a      	ldrb	r2, [r3, #0]
 8003192:	4b08      	ldr	r3, [pc, #32]	; (80031b4 <_Z19min_max_temperaturev+0x88>)
 8003194:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	for(unsigned int i = 1; i < NUMBER_OF_TEMPERATURES; i++)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	3301      	adds	r3, #1
 800319c:	607b      	str	r3, [r7, #4]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2b04      	cmp	r3, #4
 80031a2:	d9d5      	bls.n	8003150 <_Z19min_max_temperaturev+0x24>
		}
	}
}
 80031a4:	bf00      	nop
 80031a6:	bf00      	nop
 80031a8:	370c      	adds	r7, #12
 80031aa:	46bd      	mov	sp, r7
 80031ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b0:	4770      	bx	lr
 80031b2:	bf00      	nop
 80031b4:	20001478 	.word	0x20001478

080031b8 <_Z16voltage_can_calcv>:

void voltage_can_calc(){
 80031b8:	b480      	push	{r7}
 80031ba:	b083      	sub	sp, #12
 80031bc:	af00      	add	r7, sp, #0
	data.voltages.total = 0;
 80031be:	4b1a      	ldr	r3, [pc, #104]	; (8003228 <_Z16voltage_can_calcv+0x70>)
 80031c0:	2200      	movs	r2, #0
 80031c2:	615a      	str	r2, [r3, #20]
	//voltage calculations for CAN
	for(int i = 0; i < NUMBER_OF_CELLS; i++)
 80031c4:	2300      	movs	r3, #0
 80031c6:	607b      	str	r3, [r7, #4]
 80031c8:	e01b      	b.n	8003202 <_Z16voltage_can_calcv+0x4a>
	{
		data.voltages.total += (uint32_t)data.voltages.cells[i];
 80031ca:	4b17      	ldr	r3, [pc, #92]	; (8003228 <_Z16voltage_can_calcv+0x70>)
 80031cc:	695b      	ldr	r3, [r3, #20]
 80031ce:	4916      	ldr	r1, [pc, #88]	; (8003228 <_Z16voltage_can_calcv+0x70>)
 80031d0:	687a      	ldr	r2, [r7, #4]
 80031d2:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 80031d6:	4413      	add	r3, r2
 80031d8:	4a13      	ldr	r2, [pc, #76]	; (8003228 <_Z16voltage_can_calcv+0x70>)
 80031da:	6153      	str	r3, [r2, #20]
		data.voltages.cells_can[i] = (uint8_t)(data.voltages.cells[i] / 1000);
 80031dc:	4a12      	ldr	r2, [pc, #72]	; (8003228 <_Z16voltage_can_calcv+0x70>)
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80031e4:	4a11      	ldr	r2, [pc, #68]	; (800322c <_Z16voltage_can_calcv+0x74>)
 80031e6:	fba2 2303 	umull	r2, r3, r2, r3
 80031ea:	099b      	lsrs	r3, r3, #6
 80031ec:	b29b      	uxth	r3, r3
 80031ee:	b2d9      	uxtb	r1, r3
 80031f0:	4a0d      	ldr	r2, [pc, #52]	; (8003228 <_Z16voltage_can_calcv+0x70>)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	4413      	add	r3, r2
 80031f6:	330c      	adds	r3, #12
 80031f8:	460a      	mov	r2, r1
 80031fa:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < NUMBER_OF_CELLS; i++)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	3301      	adds	r3, #1
 8003200:	607b      	str	r3, [r7, #4]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2b05      	cmp	r3, #5
 8003206:	dde0      	ble.n	80031ca <_Z16voltage_can_calcv+0x12>
	}

	data.voltages.total_can = data.voltages.total / 100;
 8003208:	4b07      	ldr	r3, [pc, #28]	; (8003228 <_Z16voltage_can_calcv+0x70>)
 800320a:	695b      	ldr	r3, [r3, #20]
 800320c:	4a08      	ldr	r2, [pc, #32]	; (8003230 <_Z16voltage_can_calcv+0x78>)
 800320e:	fba2 2303 	umull	r2, r3, r2, r3
 8003212:	095b      	lsrs	r3, r3, #5
 8003214:	b29a      	uxth	r2, r3
 8003216:	4b04      	ldr	r3, [pc, #16]	; (8003228 <_Z16voltage_can_calcv+0x70>)
 8003218:	831a      	strh	r2, [r3, #24]
}
 800321a:	bf00      	nop
 800321c:	370c      	adds	r7, #12
 800321e:	46bd      	mov	sp, r7
 8003220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003224:	4770      	bx	lr
 8003226:	bf00      	nop
 8003228:	20001478 	.word	0x20001478
 800322c:	10624dd3 	.word	0x10624dd3
 8003230:	51eb851f 	.word	0x51eb851f

08003234 <_Z18start_ltc_functionPv>:
/**
 * Brief:	ltc_task main function
 * Param:	None
 * Retval:	None
 */
void start_ltc_function(void *argument){
 8003234:	b580      	push	{r7, lr}
 8003236:	b082      	sub	sp, #8
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
	  init_PEC15_Table();
 800323c:	f7ff fa60 	bl	8002700 <_Z16init_PEC15_Tablev>
	for(;;){

		osDelay(1);
 8003240:	2001      	movs	r0, #1
 8003242:	f00c ffb1 	bl	80101a8 <osDelay>
		LTC_start_cell_adc();
 8003246:	f7ff fae9 	bl	800281c <_Z18LTC_start_cell_adcv>
		osDelay(30);
 800324a:	201e      	movs	r0, #30
 800324c:	f00c ffac 	bl	80101a8 <osDelay>

		LTC_get_values_adc(data.voltages.cells);
 8003250:	4805      	ldr	r0, [pc, #20]	; (8003268 <_Z18start_ltc_functionPv+0x34>)
 8003252:	f7ff fb75 	bl	8002940 <_Z18LTC_get_values_adcPt>

		min_max_voltage();
 8003256:	f7ff ff29 	bl	80030ac <_Z15min_max_voltagev>

		voltage_can_calc();
 800325a:	f7ff ffad 	bl	80031b8 <_Z16voltage_can_calcv>

		get_temperatures();
 800325e:	f7ff fedb 	bl	8003018 <_Z16get_temperaturesv>

		min_max_temperature();
 8003262:	f7ff ff63 	bl	800312c <_Z19min_max_temperaturev>
		osDelay(1);
 8003266:	e7eb      	b.n	8003240 <_Z18start_ltc_functionPv+0xc>
 8003268:	20001478 	.word	0x20001478

0800326c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003270:	f001 ffd7 	bl	8005222 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003274:	f000 f892 	bl	800339c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003278:	f000 fcac 	bl	8003bd4 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 800327c:	f000 fc6c 	bl	8003b58 <_ZL11MX_DMA_Initv>
  MX_ADC1_Init();
 8003280:	f000 f8f0 	bl	8003464 <_ZL12MX_ADC1_Initv>
  MX_ADC2_Init();
 8003284:	f000 fa0c 	bl	80036a0 <_ZL12MX_ADC2_Initv>
  MX_CAN1_Init();
 8003288:	f000 fa78 	bl	800377c <_ZL12MX_CAN1_Initv>
  MX_RTC_Init();
 800328c:	f000 fab2 	bl	80037f4 <_ZL11MX_RTC_Initv>
  MX_SPI1_Init();
 8003290:	f000 fb20 	bl	80038d4 <_ZL12MX_SPI1_Initv>
  MX_TIM3_Init();
 8003294:	f000 fb60 	bl	8003958 <_ZL12MX_TIM3_Initv>
  MX_TIM6_Init();
 8003298:	f000 fbbc 	bl	8003a14 <_ZL12MX_TIM6_Initv>
  MX_TIM8_Init();
 800329c:	f000 fbfa 	bl	8003a94 <_ZL12MX_TIM8_Initv>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80032a0:	f00c fea6 	bl	800fff0 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80032a4:	4a27      	ldr	r2, [pc, #156]	; (8003344 <main+0xd8>)
 80032a6:	2100      	movs	r1, #0
 80032a8:	4827      	ldr	r0, [pc, #156]	; (8003348 <main+0xdc>)
 80032aa:	f00c feeb 	bl	8010084 <osThreadNew>
 80032ae:	4603      	mov	r3, r0
 80032b0:	4a26      	ldr	r2, [pc, #152]	; (800334c <main+0xe0>)
 80032b2:	6013      	str	r3, [r2, #0]

  /* creation of ltc_task */
  ltc_taskHandle = osThreadNew(start_ltc_function, NULL, &ltc_task_attributes);
 80032b4:	4a26      	ldr	r2, [pc, #152]	; (8003350 <main+0xe4>)
 80032b6:	2100      	movs	r1, #0
 80032b8:	4826      	ldr	r0, [pc, #152]	; (8003354 <main+0xe8>)
 80032ba:	f00c fee3 	bl	8010084 <osThreadNew>
 80032be:	4603      	mov	r3, r0
 80032c0:	4a25      	ldr	r2, [pc, #148]	; (8003358 <main+0xec>)
 80032c2:	6013      	str	r3, [r2, #0]

  /* creation of soc_update_task */
  soc_update_taskHandle = osThreadNew(start_soc_function, NULL, &soc_update_task_attributes);
 80032c4:	4a25      	ldr	r2, [pc, #148]	; (800335c <main+0xf0>)
 80032c6:	2100      	movs	r1, #0
 80032c8:	4825      	ldr	r0, [pc, #148]	; (8003360 <main+0xf4>)
 80032ca:	f00c fedb 	bl	8010084 <osThreadNew>
 80032ce:	4603      	mov	r3, r0
 80032d0:	4a24      	ldr	r2, [pc, #144]	; (8003364 <main+0xf8>)
 80032d2:	6013      	str	r3, [r2, #0]

  /* creation of balance_task */
  balance_taskHandle = osThreadNew(start_balance_function, NULL, &balance_task_attributes);
 80032d4:	4a24      	ldr	r2, [pc, #144]	; (8003368 <main+0xfc>)
 80032d6:	2100      	movs	r1, #0
 80032d8:	4824      	ldr	r0, [pc, #144]	; (800336c <main+0x100>)
 80032da:	f00c fed3 	bl	8010084 <osThreadNew>
 80032de:	4603      	mov	r3, r0
 80032e0:	4a23      	ldr	r2, [pc, #140]	; (8003370 <main+0x104>)
 80032e2:	6013      	str	r3, [r2, #0]

  /* creation of comm_err_task */
  comm_err_taskHandle = osThreadNew(start_comm_err_function, NULL, &comm_err_task_attributes);
 80032e4:	4a23      	ldr	r2, [pc, #140]	; (8003374 <main+0x108>)
 80032e6:	2100      	movs	r1, #0
 80032e8:	4823      	ldr	r0, [pc, #140]	; (8003378 <main+0x10c>)
 80032ea:	f00c fecb 	bl	8010084 <osThreadNew>
 80032ee:	4603      	mov	r3, r0
 80032f0:	4a22      	ldr	r2, [pc, #136]	; (800337c <main+0x110>)
 80032f2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */


  HAL_Delay(2000);
 80032f4:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80032f8:	f001 ffcc 	bl	8005294 <HAL_Delay>
  HAL_GPIO_WritePin(EFUSE_GPIO_Port, EFUSE_Pin, GPIO_PIN_SET);
 80032fc:	2201      	movs	r2, #1
 80032fe:	2104      	movs	r1, #4
 8003300:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003304:	f005 f89c 	bl	8008440 <HAL_GPIO_WritePin>
  HAL_TIM_Base_Start_IT(&htim3);
 8003308:	481d      	ldr	r0, [pc, #116]	; (8003380 <main+0x114>)
 800330a:	f009 f9dd 	bl	800c6c8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim6);
 800330e:	481d      	ldr	r0, [pc, #116]	; (8003384 <main+0x118>)
 8003310:	f009 f972 	bl	800c5f8 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start(&htim8);
 8003314:	481c      	ldr	r0, [pc, #112]	; (8003388 <main+0x11c>)
 8003316:	f009 f96f 	bl	800c5f8 <HAL_TIM_Base_Start>


  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 800331a:	217f      	movs	r1, #127	; 0x7f
 800331c:	481b      	ldr	r0, [pc, #108]	; (800338c <main+0x120>)
 800331e:	f003 fc1b 	bl	8006b58 <HAL_ADCEx_Calibration_Start>
  HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED);
 8003322:	217f      	movs	r1, #127	; 0x7f
 8003324:	481a      	ldr	r0, [pc, #104]	; (8003390 <main+0x124>)
 8003326:	f003 fc17 	bl	8006b58 <HAL_ADCEx_Calibration_Start>

  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)data.temperatures.adc, MAX_NUMBER_OF_TEMPERATURES);
 800332a:	2208      	movs	r2, #8
 800332c:	4919      	ldr	r1, [pc, #100]	; (8003394 <main+0x128>)
 800332e:	4817      	ldr	r0, [pc, #92]	; (800338c <main+0x120>)
 8003330:	f002 fb56 	bl	80059e0 <HAL_ADC_Start_DMA>
  HAL_ADC_Start_DMA(&hadc2, (uint32_t*)data.current.adc, NUMBER_OF_CS_SAMPLES);
 8003334:	2264      	movs	r2, #100	; 0x64
 8003336:	4918      	ldr	r1, [pc, #96]	; (8003398 <main+0x12c>)
 8003338:	4815      	ldr	r0, [pc, #84]	; (8003390 <main+0x124>)
 800333a:	f002 fb51 	bl	80059e0 <HAL_ADC_Start_DMA>

  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800333e:	f00c fe7b 	bl	8010038 <osKernelStart>
  /* USER CODE BEGIN WHILE */




  while (1)
 8003342:	e7fe      	b.n	8003342 <main+0xd6>
 8003344:	08016cfc 	.word	0x08016cfc
 8003348:	08003cf9 	.word	0x08003cf9
 800334c:	20001c50 	.word	0x20001c50
 8003350:	08016d20 	.word	0x08016d20
 8003354:	08003235 	.word	0x08003235
 8003358:	20001c54 	.word	0x20001c54
 800335c:	08016d44 	.word	0x08016d44
 8003360:	080047d5 	.word	0x080047d5
 8003364:	20002500 	.word	0x20002500
 8003368:	08016d68 	.word	0x08016d68
 800336c:	08001069 	.word	0x08001069
 8003370:	20002dac 	.word	0x20002dac
 8003374:	08016d8c 	.word	0x08016d8c
 8003378:	080019bd 	.word	0x080019bd
 800337c:	20003658 	.word	0x20003658
 8003380:	20001b6c 	.word	0x20001b6c
 8003384:	20001bb8 	.word	0x20001bb8
 8003388:	20001c04 	.word	0x20001c04
 800338c:	2000191c 	.word	0x2000191c
 8003390:	20001984 	.word	0x20001984
 8003394:	200014a0 	.word	0x200014a0
 8003398:	200014b0 	.word	0x200014b0

0800339c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b098      	sub	sp, #96	; 0x60
 80033a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80033a2:	f107 0318 	add.w	r3, r7, #24
 80033a6:	2248      	movs	r2, #72	; 0x48
 80033a8:	2100      	movs	r1, #0
 80033aa:	4618      	mov	r0, r3
 80033ac:	f011 f8e5 	bl	801457a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80033b0:	1d3b      	adds	r3, r7, #4
 80033b2:	2200      	movs	r2, #0
 80033b4:	601a      	str	r2, [r3, #0]
 80033b6:	605a      	str	r2, [r3, #4]
 80033b8:	609a      	str	r2, [r3, #8]
 80033ba:	60da      	str	r2, [r3, #12]
 80033bc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80033be:	f44f 7000 	mov.w	r0, #512	; 0x200
 80033c2:	f006 fa4d 	bl	8009860 <HAL_PWREx_ControlVoltageScaling>
 80033c6:	4603      	mov	r3, r0
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	bf14      	ite	ne
 80033cc:	2301      	movne	r3, #1
 80033ce:	2300      	moveq	r3, #0
 80033d0:	b2db      	uxtb	r3, r3
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d001      	beq.n	80033da <SystemClock_Config+0x3e>
  {
    Error_Handler();
 80033d6:	f000 fcab 	bl	8003d30 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_LSI
 80033da:	2329      	movs	r3, #41	; 0x29
 80033dc:	61bb      	str	r3, [r7, #24]
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80033de:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80033e2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 80033e4:	2301      	movs	r3, #1
 80033e6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80033e8:	2301      	movs	r3, #1
 80033ea:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80033ec:	2302      	movs	r3, #2
 80033ee:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80033f0:	2303      	movs	r3, #3
 80033f2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLM = 2;
 80033f4:	2302      	movs	r3, #2
 80033f6:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLN = 16;
 80033f8:	2310      	movs	r3, #16
 80033fa:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80033fc:	2302      	movs	r3, #2
 80033fe:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8003400:	2302      	movs	r3, #2
 8003402:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8003404:	2302      	movs	r3, #2
 8003406:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003408:	f107 0318 	add.w	r3, r7, #24
 800340c:	4618      	mov	r0, r3
 800340e:	f006 fb31 	bl	8009a74 <HAL_RCC_OscConfig>
 8003412:	4603      	mov	r3, r0
 8003414:	2b00      	cmp	r3, #0
 8003416:	bf14      	ite	ne
 8003418:	2301      	movne	r3, #1
 800341a:	2300      	moveq	r3, #0
 800341c:	b2db      	uxtb	r3, r3
 800341e:	2b00      	cmp	r3, #0
 8003420:	d001      	beq.n	8003426 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8003422:	f000 fc85 	bl	8003d30 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003426:	230f      	movs	r3, #15
 8003428:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800342a:	2303      	movs	r3, #3
 800342c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800342e:	2300      	movs	r3, #0
 8003430:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003432:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003436:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003438:	2300      	movs	r3, #0
 800343a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800343c:	1d3b      	adds	r3, r7, #4
 800343e:	2103      	movs	r1, #3
 8003440:	4618      	mov	r0, r3
 8003442:	f006 ff93 	bl	800a36c <HAL_RCC_ClockConfig>
 8003446:	4603      	mov	r3, r0
 8003448:	2b00      	cmp	r3, #0
 800344a:	bf14      	ite	ne
 800344c:	2301      	movne	r3, #1
 800344e:	2300      	moveq	r3, #0
 8003450:	b2db      	uxtb	r3, r3
 8003452:	2b00      	cmp	r3, #0
 8003454:	d001      	beq.n	800345a <SystemClock_Config+0xbe>
  {
    Error_Handler();
 8003456:	f000 fc6b 	bl	8003d30 <Error_Handler>
  }
}
 800345a:	bf00      	nop
 800345c:	3760      	adds	r7, #96	; 0x60
 800345e:	46bd      	mov	sp, r7
 8003460:	bd80      	pop	{r7, pc}
	...

08003464 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b08a      	sub	sp, #40	; 0x28
 8003468:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800346a:	f107 031c 	add.w	r3, r7, #28
 800346e:	2200      	movs	r2, #0
 8003470:	601a      	str	r2, [r3, #0]
 8003472:	605a      	str	r2, [r3, #4]
 8003474:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8003476:	1d3b      	adds	r3, r7, #4
 8003478:	2200      	movs	r2, #0
 800347a:	601a      	str	r2, [r3, #0]
 800347c:	605a      	str	r2, [r3, #4]
 800347e:	609a      	str	r2, [r3, #8]
 8003480:	60da      	str	r2, [r3, #12]
 8003482:	611a      	str	r2, [r3, #16]
 8003484:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8003486:	4b7c      	ldr	r3, [pc, #496]	; (8003678 <_ZL12MX_ADC1_Initv+0x214>)
 8003488:	4a7c      	ldr	r2, [pc, #496]	; (800367c <_ZL12MX_ADC1_Initv+0x218>)
 800348a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 800348c:	4b7a      	ldr	r3, [pc, #488]	; (8003678 <_ZL12MX_ADC1_Initv+0x214>)
 800348e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8003492:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003494:	4b78      	ldr	r3, [pc, #480]	; (8003678 <_ZL12MX_ADC1_Initv+0x214>)
 8003496:	2200      	movs	r2, #0
 8003498:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800349a:	4b77      	ldr	r3, [pc, #476]	; (8003678 <_ZL12MX_ADC1_Initv+0x214>)
 800349c:	2200      	movs	r2, #0
 800349e:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80034a0:	4b75      	ldr	r3, [pc, #468]	; (8003678 <_ZL12MX_ADC1_Initv+0x214>)
 80034a2:	2201      	movs	r2, #1
 80034a4:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80034a6:	4b74      	ldr	r3, [pc, #464]	; (8003678 <_ZL12MX_ADC1_Initv+0x214>)
 80034a8:	2204      	movs	r2, #4
 80034aa:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80034ac:	4b72      	ldr	r3, [pc, #456]	; (8003678 <_ZL12MX_ADC1_Initv+0x214>)
 80034ae:	2200      	movs	r2, #0
 80034b0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80034b2:	4b71      	ldr	r3, [pc, #452]	; (8003678 <_ZL12MX_ADC1_Initv+0x214>)
 80034b4:	2201      	movs	r2, #1
 80034b6:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 8;
 80034b8:	4b6f      	ldr	r3, [pc, #444]	; (8003678 <_ZL12MX_ADC1_Initv+0x214>)
 80034ba:	2208      	movs	r2, #8
 80034bc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80034be:	4b6e      	ldr	r3, [pc, #440]	; (8003678 <_ZL12MX_ADC1_Initv+0x214>)
 80034c0:	2200      	movs	r2, #0
 80034c2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80034c6:	4b6c      	ldr	r3, [pc, #432]	; (8003678 <_ZL12MX_ADC1_Initv+0x214>)
 80034c8:	2200      	movs	r2, #0
 80034ca:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80034cc:	4b6a      	ldr	r3, [pc, #424]	; (8003678 <_ZL12MX_ADC1_Initv+0x214>)
 80034ce:	2200      	movs	r2, #0
 80034d0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80034d2:	4b69      	ldr	r3, [pc, #420]	; (8003678 <_ZL12MX_ADC1_Initv+0x214>)
 80034d4:	2201      	movs	r2, #1
 80034d6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80034da:	4b67      	ldr	r3, [pc, #412]	; (8003678 <_ZL12MX_ADC1_Initv+0x214>)
 80034dc:	2200      	movs	r2, #0
 80034de:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80034e0:	4b65      	ldr	r3, [pc, #404]	; (8003678 <_ZL12MX_ADC1_Initv+0x214>)
 80034e2:	2200      	movs	r2, #0
 80034e4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80034e8:	4863      	ldr	r0, [pc, #396]	; (8003678 <_ZL12MX_ADC1_Initv+0x214>)
 80034ea:	f002 f927 	bl	800573c <HAL_ADC_Init>
 80034ee:	4603      	mov	r3, r0
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	bf14      	ite	ne
 80034f4:	2301      	movne	r3, #1
 80034f6:	2300      	moveq	r3, #0
 80034f8:	b2db      	uxtb	r3, r3
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d001      	beq.n	8003502 <_ZL12MX_ADC1_Initv+0x9e>
  {
    Error_Handler();
 80034fe:	f000 fc17 	bl	8003d30 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8003502:	2300      	movs	r3, #0
 8003504:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8003506:	f107 031c 	add.w	r3, r7, #28
 800350a:	4619      	mov	r1, r3
 800350c:	485a      	ldr	r0, [pc, #360]	; (8003678 <_ZL12MX_ADC1_Initv+0x214>)
 800350e:	f003 fbb5 	bl	8006c7c <HAL_ADCEx_MultiModeConfigChannel>
 8003512:	4603      	mov	r3, r0
 8003514:	2b00      	cmp	r3, #0
 8003516:	bf14      	ite	ne
 8003518:	2301      	movne	r3, #1
 800351a:	2300      	moveq	r3, #0
 800351c:	b2db      	uxtb	r3, r3
 800351e:	2b00      	cmp	r3, #0
 8003520:	d001      	beq.n	8003526 <_ZL12MX_ADC1_Initv+0xc2>
  {
    Error_Handler();
 8003522:	f000 fc05 	bl	8003d30 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8003526:	4b56      	ldr	r3, [pc, #344]	; (8003680 <_ZL12MX_ADC1_Initv+0x21c>)
 8003528:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800352a:	2306      	movs	r3, #6
 800352c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 800352e:	2306      	movs	r3, #6
 8003530:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003532:	237f      	movs	r3, #127	; 0x7f
 8003534:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8003536:	2304      	movs	r3, #4
 8003538:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800353a:	2300      	movs	r3, #0
 800353c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800353e:	1d3b      	adds	r3, r7, #4
 8003540:	4619      	mov	r1, r3
 8003542:	484d      	ldr	r0, [pc, #308]	; (8003678 <_ZL12MX_ADC1_Initv+0x214>)
 8003544:	f002 fd42 	bl	8005fcc <HAL_ADC_ConfigChannel>
 8003548:	4603      	mov	r3, r0
 800354a:	2b00      	cmp	r3, #0
 800354c:	bf14      	ite	ne
 800354e:	2301      	movne	r3, #1
 8003550:	2300      	moveq	r3, #0
 8003552:	b2db      	uxtb	r3, r3
 8003554:	2b00      	cmp	r3, #0
 8003556:	d001      	beq.n	800355c <_ZL12MX_ADC1_Initv+0xf8>
  {
    Error_Handler();
 8003558:	f000 fbea 	bl	8003d30 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 800355c:	4b49      	ldr	r3, [pc, #292]	; (8003684 <_ZL12MX_ADC1_Initv+0x220>)
 800355e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8003560:	230c      	movs	r3, #12
 8003562:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003564:	1d3b      	adds	r3, r7, #4
 8003566:	4619      	mov	r1, r3
 8003568:	4843      	ldr	r0, [pc, #268]	; (8003678 <_ZL12MX_ADC1_Initv+0x214>)
 800356a:	f002 fd2f 	bl	8005fcc <HAL_ADC_ConfigChannel>
 800356e:	4603      	mov	r3, r0
 8003570:	2b00      	cmp	r3, #0
 8003572:	bf14      	ite	ne
 8003574:	2301      	movne	r3, #1
 8003576:	2300      	moveq	r3, #0
 8003578:	b2db      	uxtb	r3, r3
 800357a:	2b00      	cmp	r3, #0
 800357c:	d001      	beq.n	8003582 <_ZL12MX_ADC1_Initv+0x11e>
  {
    Error_Handler();
 800357e:	f000 fbd7 	bl	8003d30 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8003582:	4b41      	ldr	r3, [pc, #260]	; (8003688 <_ZL12MX_ADC1_Initv+0x224>)
 8003584:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8003586:	2312      	movs	r3, #18
 8003588:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800358a:	1d3b      	adds	r3, r7, #4
 800358c:	4619      	mov	r1, r3
 800358e:	483a      	ldr	r0, [pc, #232]	; (8003678 <_ZL12MX_ADC1_Initv+0x214>)
 8003590:	f002 fd1c 	bl	8005fcc <HAL_ADC_ConfigChannel>
 8003594:	4603      	mov	r3, r0
 8003596:	2b00      	cmp	r3, #0
 8003598:	bf14      	ite	ne
 800359a:	2301      	movne	r3, #1
 800359c:	2300      	moveq	r3, #0
 800359e:	b2db      	uxtb	r3, r3
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d001      	beq.n	80035a8 <_ZL12MX_ADC1_Initv+0x144>
  {
    Error_Handler();
 80035a4:	f000 fbc4 	bl	8003d30 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80035a8:	4b38      	ldr	r3, [pc, #224]	; (800368c <_ZL12MX_ADC1_Initv+0x228>)
 80035aa:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80035ac:	2318      	movs	r3, #24
 80035ae:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80035b0:	1d3b      	adds	r3, r7, #4
 80035b2:	4619      	mov	r1, r3
 80035b4:	4830      	ldr	r0, [pc, #192]	; (8003678 <_ZL12MX_ADC1_Initv+0x214>)
 80035b6:	f002 fd09 	bl	8005fcc <HAL_ADC_ConfigChannel>
 80035ba:	4603      	mov	r3, r0
 80035bc:	2b00      	cmp	r3, #0
 80035be:	bf14      	ite	ne
 80035c0:	2301      	movne	r3, #1
 80035c2:	2300      	moveq	r3, #0
 80035c4:	b2db      	uxtb	r3, r3
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d001      	beq.n	80035ce <_ZL12MX_ADC1_Initv+0x16a>
  {
    Error_Handler();
 80035ca:	f000 fbb1 	bl	8003d30 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80035ce:	4b30      	ldr	r3, [pc, #192]	; (8003690 <_ZL12MX_ADC1_Initv+0x22c>)
 80035d0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80035d2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80035d6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80035d8:	1d3b      	adds	r3, r7, #4
 80035da:	4619      	mov	r1, r3
 80035dc:	4826      	ldr	r0, [pc, #152]	; (8003678 <_ZL12MX_ADC1_Initv+0x214>)
 80035de:	f002 fcf5 	bl	8005fcc <HAL_ADC_ConfigChannel>
 80035e2:	4603      	mov	r3, r0
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	bf14      	ite	ne
 80035e8:	2301      	movne	r3, #1
 80035ea:	2300      	moveq	r3, #0
 80035ec:	b2db      	uxtb	r3, r3
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d001      	beq.n	80035f6 <_ZL12MX_ADC1_Initv+0x192>
  {
    Error_Handler();
 80035f2:	f000 fb9d 	bl	8003d30 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_13;
 80035f6:	4b27      	ldr	r3, [pc, #156]	; (8003694 <_ZL12MX_ADC1_Initv+0x230>)
 80035f8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 80035fa:	f44f 7383 	mov.w	r3, #262	; 0x106
 80035fe:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003600:	1d3b      	adds	r3, r7, #4
 8003602:	4619      	mov	r1, r3
 8003604:	481c      	ldr	r0, [pc, #112]	; (8003678 <_ZL12MX_ADC1_Initv+0x214>)
 8003606:	f002 fce1 	bl	8005fcc <HAL_ADC_ConfigChannel>
 800360a:	4603      	mov	r3, r0
 800360c:	2b00      	cmp	r3, #0
 800360e:	bf14      	ite	ne
 8003610:	2301      	movne	r3, #1
 8003612:	2300      	moveq	r3, #0
 8003614:	b2db      	uxtb	r3, r3
 8003616:	2b00      	cmp	r3, #0
 8003618:	d001      	beq.n	800361e <_ZL12MX_ADC1_Initv+0x1ba>
  {
    Error_Handler();
 800361a:	f000 fb89 	bl	8003d30 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800361e:	4b1e      	ldr	r3, [pc, #120]	; (8003698 <_ZL12MX_ADC1_Initv+0x234>)
 8003620:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8003622:	f44f 7386 	mov.w	r3, #268	; 0x10c
 8003626:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003628:	1d3b      	adds	r3, r7, #4
 800362a:	4619      	mov	r1, r3
 800362c:	4812      	ldr	r0, [pc, #72]	; (8003678 <_ZL12MX_ADC1_Initv+0x214>)
 800362e:	f002 fccd 	bl	8005fcc <HAL_ADC_ConfigChannel>
 8003632:	4603      	mov	r3, r0
 8003634:	2b00      	cmp	r3, #0
 8003636:	bf14      	ite	ne
 8003638:	2301      	movne	r3, #1
 800363a:	2300      	moveq	r3, #0
 800363c:	b2db      	uxtb	r3, r3
 800363e:	2b00      	cmp	r3, #0
 8003640:	d001      	beq.n	8003646 <_ZL12MX_ADC1_Initv+0x1e2>
  {
    Error_Handler();
 8003642:	f000 fb75 	bl	8003d30 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8003646:	4b15      	ldr	r3, [pc, #84]	; (800369c <_ZL12MX_ADC1_Initv+0x238>)
 8003648:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 800364a:	f44f 7389 	mov.w	r3, #274	; 0x112
 800364e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003650:	1d3b      	adds	r3, r7, #4
 8003652:	4619      	mov	r1, r3
 8003654:	4808      	ldr	r0, [pc, #32]	; (8003678 <_ZL12MX_ADC1_Initv+0x214>)
 8003656:	f002 fcb9 	bl	8005fcc <HAL_ADC_ConfigChannel>
 800365a:	4603      	mov	r3, r0
 800365c:	2b00      	cmp	r3, #0
 800365e:	bf14      	ite	ne
 8003660:	2301      	movne	r3, #1
 8003662:	2300      	moveq	r3, #0
 8003664:	b2db      	uxtb	r3, r3
 8003666:	2b00      	cmp	r3, #0
 8003668:	d001      	beq.n	800366e <_ZL12MX_ADC1_Initv+0x20a>
  {
    Error_Handler();
 800366a:	f000 fb61 	bl	8003d30 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800366e:	bf00      	nop
 8003670:	3728      	adds	r7, #40	; 0x28
 8003672:	46bd      	mov	sp, r7
 8003674:	bd80      	pop	{r7, pc}
 8003676:	bf00      	nop
 8003678:	2000191c 	.word	0x2000191c
 800367c:	50040000 	.word	0x50040000
 8003680:	21800100 	.word	0x21800100
 8003684:	25b00200 	.word	0x25b00200
 8003688:	2a000400 	.word	0x2a000400
 800368c:	2e300800 	.word	0x2e300800
 8003690:	32601000 	.word	0x32601000
 8003694:	36902000 	.word	0x36902000
 8003698:	3ac04000 	.word	0x3ac04000
 800369c:	3ef08000 	.word	0x3ef08000

080036a0 <_ZL12MX_ADC2_Initv>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b086      	sub	sp, #24
 80036a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80036a6:	463b      	mov	r3, r7
 80036a8:	2200      	movs	r2, #0
 80036aa:	601a      	str	r2, [r3, #0]
 80036ac:	605a      	str	r2, [r3, #4]
 80036ae:	609a      	str	r2, [r3, #8]
 80036b0:	60da      	str	r2, [r3, #12]
 80036b2:	611a      	str	r2, [r3, #16]
 80036b4:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 80036b6:	4b2e      	ldr	r3, [pc, #184]	; (8003770 <_ZL12MX_ADC2_Initv+0xd0>)
 80036b8:	4a2e      	ldr	r2, [pc, #184]	; (8003774 <_ZL12MX_ADC2_Initv+0xd4>)
 80036ba:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 80036bc:	4b2c      	ldr	r3, [pc, #176]	; (8003770 <_ZL12MX_ADC2_Initv+0xd0>)
 80036be:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 80036c2:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80036c4:	4b2a      	ldr	r3, [pc, #168]	; (8003770 <_ZL12MX_ADC2_Initv+0xd0>)
 80036c6:	2200      	movs	r2, #0
 80036c8:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80036ca:	4b29      	ldr	r3, [pc, #164]	; (8003770 <_ZL12MX_ADC2_Initv+0xd0>)
 80036cc:	2200      	movs	r2, #0
 80036ce:	60da      	str	r2, [r3, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80036d0:	4b27      	ldr	r3, [pc, #156]	; (8003770 <_ZL12MX_ADC2_Initv+0xd0>)
 80036d2:	2200      	movs	r2, #0
 80036d4:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80036d6:	4b26      	ldr	r3, [pc, #152]	; (8003770 <_ZL12MX_ADC2_Initv+0xd0>)
 80036d8:	2204      	movs	r2, #4
 80036da:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80036dc:	4b24      	ldr	r3, [pc, #144]	; (8003770 <_ZL12MX_ADC2_Initv+0xd0>)
 80036de:	2200      	movs	r2, #0
 80036e0:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = ENABLE;
 80036e2:	4b23      	ldr	r3, [pc, #140]	; (8003770 <_ZL12MX_ADC2_Initv+0xd0>)
 80036e4:	2201      	movs	r2, #1
 80036e6:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 80036e8:	4b21      	ldr	r3, [pc, #132]	; (8003770 <_ZL12MX_ADC2_Initv+0xd0>)
 80036ea:	2201      	movs	r2, #1
 80036ec:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80036ee:	4b20      	ldr	r3, [pc, #128]	; (8003770 <_ZL12MX_ADC2_Initv+0xd0>)
 80036f0:	2200      	movs	r2, #0
 80036f2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80036f6:	4b1e      	ldr	r3, [pc, #120]	; (8003770 <_ZL12MX_ADC2_Initv+0xd0>)
 80036f8:	2200      	movs	r2, #0
 80036fa:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80036fc:	4b1c      	ldr	r3, [pc, #112]	; (8003770 <_ZL12MX_ADC2_Initv+0xd0>)
 80036fe:	2200      	movs	r2, #0
 8003700:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.DMAContinuousRequests = ENABLE;
 8003702:	4b1b      	ldr	r3, [pc, #108]	; (8003770 <_ZL12MX_ADC2_Initv+0xd0>)
 8003704:	2201      	movs	r2, #1
 8003706:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800370a:	4b19      	ldr	r3, [pc, #100]	; (8003770 <_ZL12MX_ADC2_Initv+0xd0>)
 800370c:	2200      	movs	r2, #0
 800370e:	635a      	str	r2, [r3, #52]	; 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 8003710:	4b17      	ldr	r3, [pc, #92]	; (8003770 <_ZL12MX_ADC2_Initv+0xd0>)
 8003712:	2200      	movs	r2, #0
 8003714:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8003718:	4815      	ldr	r0, [pc, #84]	; (8003770 <_ZL12MX_ADC2_Initv+0xd0>)
 800371a:	f002 f80f 	bl	800573c <HAL_ADC_Init>
 800371e:	4603      	mov	r3, r0
 8003720:	2b00      	cmp	r3, #0
 8003722:	bf14      	ite	ne
 8003724:	2301      	movne	r3, #1
 8003726:	2300      	moveq	r3, #0
 8003728:	b2db      	uxtb	r3, r3
 800372a:	2b00      	cmp	r3, #0
 800372c:	d001      	beq.n	8003732 <_ZL12MX_ADC2_Initv+0x92>
  {
    Error_Handler();
 800372e:	f000 faff 	bl	8003d30 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 8003732:	4b11      	ldr	r3, [pc, #68]	; (8003778 <_ZL12MX_ADC2_Initv+0xd8>)
 8003734:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003736:	2306      	movs	r3, #6
 8003738:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 800373a:	2306      	movs	r3, #6
 800373c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800373e:	237f      	movs	r3, #127	; 0x7f
 8003740:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_1;
 8003742:	2300      	movs	r3, #0
 8003744:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8003746:	2300      	movs	r3, #0
 8003748:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800374a:	463b      	mov	r3, r7
 800374c:	4619      	mov	r1, r3
 800374e:	4808      	ldr	r0, [pc, #32]	; (8003770 <_ZL12MX_ADC2_Initv+0xd0>)
 8003750:	f002 fc3c 	bl	8005fcc <HAL_ADC_ConfigChannel>
 8003754:	4603      	mov	r3, r0
 8003756:	2b00      	cmp	r3, #0
 8003758:	bf14      	ite	ne
 800375a:	2301      	movne	r3, #1
 800375c:	2300      	moveq	r3, #0
 800375e:	b2db      	uxtb	r3, r3
 8003760:	2b00      	cmp	r3, #0
 8003762:	d001      	beq.n	8003768 <_ZL12MX_ADC2_Initv+0xc8>
  {
    Error_Handler();
 8003764:	f000 fae4 	bl	8003d30 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8003768:	bf00      	nop
 800376a:	3718      	adds	r7, #24
 800376c:	46bd      	mov	sp, r7
 800376e:	bd80      	pop	{r7, pc}
 8003770:	20001984 	.word	0x20001984
 8003774:	50040100 	.word	0x50040100
 8003778:	43210000 	.word	0x43210000

0800377c <_ZL12MX_CAN1_Initv>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8003780:	4b1a      	ldr	r3, [pc, #104]	; (80037ec <_ZL12MX_CAN1_Initv+0x70>)
 8003782:	4a1b      	ldr	r2, [pc, #108]	; (80037f0 <_ZL12MX_CAN1_Initv+0x74>)
 8003784:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 2;
 8003786:	4b19      	ldr	r3, [pc, #100]	; (80037ec <_ZL12MX_CAN1_Initv+0x70>)
 8003788:	2202      	movs	r2, #2
 800378a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800378c:	4b17      	ldr	r3, [pc, #92]	; (80037ec <_ZL12MX_CAN1_Initv+0x70>)
 800378e:	2200      	movs	r2, #0
 8003790:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8003792:	4b16      	ldr	r3, [pc, #88]	; (80037ec <_ZL12MX_CAN1_Initv+0x70>)
 8003794:	2200      	movs	r2, #0
 8003796:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_13TQ;
 8003798:	4b14      	ldr	r3, [pc, #80]	; (80037ec <_ZL12MX_CAN1_Initv+0x70>)
 800379a:	f44f 2240 	mov.w	r2, #786432	; 0xc0000
 800379e:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 80037a0:	4b12      	ldr	r3, [pc, #72]	; (80037ec <_ZL12MX_CAN1_Initv+0x70>)
 80037a2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80037a6:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80037a8:	4b10      	ldr	r3, [pc, #64]	; (80037ec <_ZL12MX_CAN1_Initv+0x70>)
 80037aa:	2200      	movs	r2, #0
 80037ac:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80037ae:	4b0f      	ldr	r3, [pc, #60]	; (80037ec <_ZL12MX_CAN1_Initv+0x70>)
 80037b0:	2200      	movs	r2, #0
 80037b2:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80037b4:	4b0d      	ldr	r3, [pc, #52]	; (80037ec <_ZL12MX_CAN1_Initv+0x70>)
 80037b6:	2200      	movs	r2, #0
 80037b8:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80037ba:	4b0c      	ldr	r3, [pc, #48]	; (80037ec <_ZL12MX_CAN1_Initv+0x70>)
 80037bc:	2200      	movs	r2, #0
 80037be:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80037c0:	4b0a      	ldr	r3, [pc, #40]	; (80037ec <_ZL12MX_CAN1_Initv+0x70>)
 80037c2:	2200      	movs	r2, #0
 80037c4:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80037c6:	4b09      	ldr	r3, [pc, #36]	; (80037ec <_ZL12MX_CAN1_Initv+0x70>)
 80037c8:	2200      	movs	r2, #0
 80037ca:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80037cc:	4807      	ldr	r0, [pc, #28]	; (80037ec <_ZL12MX_CAN1_Initv+0x70>)
 80037ce:	f003 faf9 	bl	8006dc4 <HAL_CAN_Init>
 80037d2:	4603      	mov	r3, r0
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	bf14      	ite	ne
 80037d8:	2301      	movne	r3, #1
 80037da:	2300      	moveq	r3, #0
 80037dc:	b2db      	uxtb	r3, r3
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d001      	beq.n	80037e6 <_ZL12MX_CAN1_Initv+0x6a>
  {
    Error_Handler();
 80037e2:	f000 faa5 	bl	8003d30 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 80037e6:	bf00      	nop
 80037e8:	bd80      	pop	{r7, pc}
 80037ea:	bf00      	nop
 80037ec:	20001aac 	.word	0x20001aac
 80037f0:	40006400 	.word	0x40006400

080037f4 <_ZL11MX_RTC_Initv>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b086      	sub	sp, #24
 80037f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80037fa:	1d3b      	adds	r3, r7, #4
 80037fc:	2200      	movs	r2, #0
 80037fe:	601a      	str	r2, [r3, #0]
 8003800:	605a      	str	r2, [r3, #4]
 8003802:	609a      	str	r2, [r3, #8]
 8003804:	60da      	str	r2, [r3, #12]
 8003806:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8003808:	2300      	movs	r3, #0
 800380a:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800380c:	4b2f      	ldr	r3, [pc, #188]	; (80038cc <_ZL11MX_RTC_Initv+0xd8>)
 800380e:	4a30      	ldr	r2, [pc, #192]	; (80038d0 <_ZL11MX_RTC_Initv+0xdc>)
 8003810:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8003812:	4b2e      	ldr	r3, [pc, #184]	; (80038cc <_ZL11MX_RTC_Initv+0xd8>)
 8003814:	2200      	movs	r2, #0
 8003816:	609a      	str	r2, [r3, #8]
  hrtc.Init.AsynchPrediv = 127;
 8003818:	4b2c      	ldr	r3, [pc, #176]	; (80038cc <_ZL11MX_RTC_Initv+0xd8>)
 800381a:	227f      	movs	r2, #127	; 0x7f
 800381c:	60da      	str	r2, [r3, #12]
  hrtc.Init.SynchPrediv = 255;
 800381e:	4b2b      	ldr	r3, [pc, #172]	; (80038cc <_ZL11MX_RTC_Initv+0xd8>)
 8003820:	22ff      	movs	r2, #255	; 0xff
 8003822:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8003824:	4b29      	ldr	r3, [pc, #164]	; (80038cc <_ZL11MX_RTC_Initv+0xd8>)
 8003826:	2200      	movs	r2, #0
 8003828:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 800382a:	4b28      	ldr	r3, [pc, #160]	; (80038cc <_ZL11MX_RTC_Initv+0xd8>)
 800382c:	2200      	movs	r2, #0
 800382e:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003830:	4b26      	ldr	r3, [pc, #152]	; (80038cc <_ZL11MX_RTC_Initv+0xd8>)
 8003832:	2200      	movs	r2, #0
 8003834:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003836:	4b25      	ldr	r3, [pc, #148]	; (80038cc <_ZL11MX_RTC_Initv+0xd8>)
 8003838:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800383c:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_NONE;
 800383e:	4b23      	ldr	r3, [pc, #140]	; (80038cc <_ZL11MX_RTC_Initv+0xd8>)
 8003840:	2200      	movs	r2, #0
 8003842:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8003844:	4821      	ldr	r0, [pc, #132]	; (80038cc <_ZL11MX_RTC_Initv+0xd8>)
 8003846:	f007 fdbb 	bl	800b3c0 <HAL_RTC_Init>
 800384a:	4603      	mov	r3, r0
 800384c:	2b00      	cmp	r3, #0
 800384e:	bf14      	ite	ne
 8003850:	2301      	movne	r3, #1
 8003852:	2300      	moveq	r3, #0
 8003854:	b2db      	uxtb	r3, r3
 8003856:	2b00      	cmp	r3, #0
 8003858:	d001      	beq.n	800385e <_ZL11MX_RTC_Initv+0x6a>
  {
    Error_Handler();
 800385a:	f000 fa69 	bl	8003d30 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 800385e:	2300      	movs	r3, #0
 8003860:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8003862:	2300      	movs	r3, #0
 8003864:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8003866:	2300      	movs	r3, #0
 8003868:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800386a:	2300      	movs	r3, #0
 800386c:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800386e:	2300      	movs	r3, #0
 8003870:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8003872:	1d3b      	adds	r3, r7, #4
 8003874:	2201      	movs	r2, #1
 8003876:	4619      	mov	r1, r3
 8003878:	4814      	ldr	r0, [pc, #80]	; (80038cc <_ZL11MX_RTC_Initv+0xd8>)
 800387a:	f007 fe31 	bl	800b4e0 <HAL_RTC_SetTime>
 800387e:	4603      	mov	r3, r0
 8003880:	2b00      	cmp	r3, #0
 8003882:	bf14      	ite	ne
 8003884:	2301      	movne	r3, #1
 8003886:	2300      	moveq	r3, #0
 8003888:	b2db      	uxtb	r3, r3
 800388a:	2b00      	cmp	r3, #0
 800388c:	d001      	beq.n	8003892 <_ZL11MX_RTC_Initv+0x9e>
  {
    Error_Handler();
 800388e:	f000 fa4f 	bl	8003d30 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8003892:	2301      	movs	r3, #1
 8003894:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8003896:	2301      	movs	r3, #1
 8003898:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 800389a:	2301      	movs	r3, #1
 800389c:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 800389e:	2300      	movs	r3, #0
 80038a0:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80038a2:	463b      	mov	r3, r7
 80038a4:	2201      	movs	r2, #1
 80038a6:	4619      	mov	r1, r3
 80038a8:	4808      	ldr	r0, [pc, #32]	; (80038cc <_ZL11MX_RTC_Initv+0xd8>)
 80038aa:	f007 ff1b 	bl	800b6e4 <HAL_RTC_SetDate>
 80038ae:	4603      	mov	r3, r0
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	bf14      	ite	ne
 80038b4:	2301      	movne	r3, #1
 80038b6:	2300      	moveq	r3, #0
 80038b8:	b2db      	uxtb	r3, r3
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d001      	beq.n	80038c2 <_ZL11MX_RTC_Initv+0xce>
  {
    Error_Handler();
 80038be:	f000 fa37 	bl	8003d30 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80038c2:	bf00      	nop
 80038c4:	3718      	adds	r7, #24
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bd80      	pop	{r7, pc}
 80038ca:	bf00      	nop
 80038cc:	20001ad4 	.word	0x20001ad4
 80038d0:	40002800 	.word	0x40002800

080038d4 <_ZL12MX_SPI1_Initv>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80038d8:	4b1d      	ldr	r3, [pc, #116]	; (8003950 <_ZL12MX_SPI1_Initv+0x7c>)
 80038da:	4a1e      	ldr	r2, [pc, #120]	; (8003954 <_ZL12MX_SPI1_Initv+0x80>)
 80038dc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80038de:	4b1c      	ldr	r3, [pc, #112]	; (8003950 <_ZL12MX_SPI1_Initv+0x7c>)
 80038e0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80038e4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80038e6:	4b1a      	ldr	r3, [pc, #104]	; (8003950 <_ZL12MX_SPI1_Initv+0x7c>)
 80038e8:	2200      	movs	r2, #0
 80038ea:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80038ec:	4b18      	ldr	r3, [pc, #96]	; (8003950 <_ZL12MX_SPI1_Initv+0x7c>)
 80038ee:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80038f2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80038f4:	4b16      	ldr	r3, [pc, #88]	; (8003950 <_ZL12MX_SPI1_Initv+0x7c>)
 80038f6:	2202      	movs	r2, #2
 80038f8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 80038fa:	4b15      	ldr	r3, [pc, #84]	; (8003950 <_ZL12MX_SPI1_Initv+0x7c>)
 80038fc:	2201      	movs	r2, #1
 80038fe:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003900:	4b13      	ldr	r3, [pc, #76]	; (8003950 <_ZL12MX_SPI1_Initv+0x7c>)
 8003902:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003906:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8003908:	4b11      	ldr	r3, [pc, #68]	; (8003950 <_ZL12MX_SPI1_Initv+0x7c>)
 800390a:	2228      	movs	r2, #40	; 0x28
 800390c:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800390e:	4b10      	ldr	r3, [pc, #64]	; (8003950 <_ZL12MX_SPI1_Initv+0x7c>)
 8003910:	2200      	movs	r2, #0
 8003912:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003914:	4b0e      	ldr	r3, [pc, #56]	; (8003950 <_ZL12MX_SPI1_Initv+0x7c>)
 8003916:	2200      	movs	r2, #0
 8003918:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800391a:	4b0d      	ldr	r3, [pc, #52]	; (8003950 <_ZL12MX_SPI1_Initv+0x7c>)
 800391c:	2200      	movs	r2, #0
 800391e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8003920:	4b0b      	ldr	r3, [pc, #44]	; (8003950 <_ZL12MX_SPI1_Initv+0x7c>)
 8003922:	2207      	movs	r2, #7
 8003924:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8003926:	4b0a      	ldr	r3, [pc, #40]	; (8003950 <_ZL12MX_SPI1_Initv+0x7c>)
 8003928:	2200      	movs	r2, #0
 800392a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800392c:	4b08      	ldr	r3, [pc, #32]	; (8003950 <_ZL12MX_SPI1_Initv+0x7c>)
 800392e:	2200      	movs	r2, #0
 8003930:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003932:	4807      	ldr	r0, [pc, #28]	; (8003950 <_ZL12MX_SPI1_Initv+0x7c>)
 8003934:	f008 f880 	bl	800ba38 <HAL_SPI_Init>
 8003938:	4603      	mov	r3, r0
 800393a:	2b00      	cmp	r3, #0
 800393c:	bf14      	ite	ne
 800393e:	2301      	movne	r3, #1
 8003940:	2300      	moveq	r3, #0
 8003942:	b2db      	uxtb	r3, r3
 8003944:	2b00      	cmp	r3, #0
 8003946:	d001      	beq.n	800394c <_ZL12MX_SPI1_Initv+0x78>
  {
    Error_Handler();
 8003948:	f000 f9f2 	bl	8003d30 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800394c:	bf00      	nop
 800394e:	bd80      	pop	{r7, pc}
 8003950:	20001b08 	.word	0x20001b08
 8003954:	40013000 	.word	0x40013000

08003958 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b088      	sub	sp, #32
 800395c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800395e:	f107 0310 	add.w	r3, r7, #16
 8003962:	2200      	movs	r2, #0
 8003964:	601a      	str	r2, [r3, #0]
 8003966:	605a      	str	r2, [r3, #4]
 8003968:	609a      	str	r2, [r3, #8]
 800396a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800396c:	1d3b      	adds	r3, r7, #4
 800396e:	2200      	movs	r2, #0
 8003970:	601a      	str	r2, [r3, #0]
 8003972:	605a      	str	r2, [r3, #4]
 8003974:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003976:	4b25      	ldr	r3, [pc, #148]	; (8003a0c <_ZL12MX_TIM3_Initv+0xb4>)
 8003978:	4a25      	ldr	r2, [pc, #148]	; (8003a10 <_ZL12MX_TIM3_Initv+0xb8>)
 800397a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 6399;
 800397c:	4b23      	ldr	r3, [pc, #140]	; (8003a0c <_ZL12MX_TIM3_Initv+0xb4>)
 800397e:	f641 02ff 	movw	r2, #6399	; 0x18ff
 8003982:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003984:	4b21      	ldr	r3, [pc, #132]	; (8003a0c <_ZL12MX_TIM3_Initv+0xb4>)
 8003986:	2200      	movs	r2, #0
 8003988:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 49;
 800398a:	4b20      	ldr	r3, [pc, #128]	; (8003a0c <_ZL12MX_TIM3_Initv+0xb4>)
 800398c:	2231      	movs	r2, #49	; 0x31
 800398e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003990:	4b1e      	ldr	r3, [pc, #120]	; (8003a0c <_ZL12MX_TIM3_Initv+0xb4>)
 8003992:	2200      	movs	r2, #0
 8003994:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003996:	4b1d      	ldr	r3, [pc, #116]	; (8003a0c <_ZL12MX_TIM3_Initv+0xb4>)
 8003998:	2200      	movs	r2, #0
 800399a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800399c:	481b      	ldr	r0, [pc, #108]	; (8003a0c <_ZL12MX_TIM3_Initv+0xb4>)
 800399e:	f008 fdd3 	bl	800c548 <HAL_TIM_Base_Init>
 80039a2:	4603      	mov	r3, r0
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	bf14      	ite	ne
 80039a8:	2301      	movne	r3, #1
 80039aa:	2300      	moveq	r3, #0
 80039ac:	b2db      	uxtb	r3, r3
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d001      	beq.n	80039b6 <_ZL12MX_TIM3_Initv+0x5e>
  {
    Error_Handler();
 80039b2:	f000 f9bd 	bl	8003d30 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80039b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80039ba:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80039bc:	f107 0310 	add.w	r3, r7, #16
 80039c0:	4619      	mov	r1, r3
 80039c2:	4812      	ldr	r0, [pc, #72]	; (8003a0c <_ZL12MX_TIM3_Initv+0xb4>)
 80039c4:	f009 f80f 	bl	800c9e6 <HAL_TIM_ConfigClockSource>
 80039c8:	4603      	mov	r3, r0
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	bf14      	ite	ne
 80039ce:	2301      	movne	r3, #1
 80039d0:	2300      	moveq	r3, #0
 80039d2:	b2db      	uxtb	r3, r3
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d001      	beq.n	80039dc <_ZL12MX_TIM3_Initv+0x84>
  {
    Error_Handler();
 80039d8:	f000 f9aa 	bl	8003d30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80039dc:	2300      	movs	r3, #0
 80039de:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80039e0:	2300      	movs	r3, #0
 80039e2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80039e4:	1d3b      	adds	r3, r7, #4
 80039e6:	4619      	mov	r1, r3
 80039e8:	4808      	ldr	r0, [pc, #32]	; (8003a0c <_ZL12MX_TIM3_Initv+0xb4>)
 80039ea:	f009 fa21 	bl	800ce30 <HAL_TIMEx_MasterConfigSynchronization>
 80039ee:	4603      	mov	r3, r0
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	bf14      	ite	ne
 80039f4:	2301      	movne	r3, #1
 80039f6:	2300      	moveq	r3, #0
 80039f8:	b2db      	uxtb	r3, r3
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d001      	beq.n	8003a02 <_ZL12MX_TIM3_Initv+0xaa>
  {
    Error_Handler();
 80039fe:	f000 f997 	bl	8003d30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003a02:	bf00      	nop
 8003a04:	3720      	adds	r7, #32
 8003a06:	46bd      	mov	sp, r7
 8003a08:	bd80      	pop	{r7, pc}
 8003a0a:	bf00      	nop
 8003a0c:	20001b6c 	.word	0x20001b6c
 8003a10:	40000400 	.word	0x40000400

08003a14 <_ZL12MX_TIM6_Initv>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8003a14:	b580      	push	{r7, lr}
 8003a16:	b084      	sub	sp, #16
 8003a18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a1a:	1d3b      	adds	r3, r7, #4
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	601a      	str	r2, [r3, #0]
 8003a20:	605a      	str	r2, [r3, #4]
 8003a22:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003a24:	4b19      	ldr	r3, [pc, #100]	; (8003a8c <_ZL12MX_TIM6_Initv+0x78>)
 8003a26:	4a1a      	ldr	r2, [pc, #104]	; (8003a90 <_ZL12MX_TIM6_Initv+0x7c>)
 8003a28:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 2399;
 8003a2a:	4b18      	ldr	r3, [pc, #96]	; (8003a8c <_ZL12MX_TIM6_Initv+0x78>)
 8003a2c:	f640 125f 	movw	r2, #2399	; 0x95f
 8003a30:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a32:	4b16      	ldr	r3, [pc, #88]	; (8003a8c <_ZL12MX_TIM6_Initv+0x78>)
 8003a34:	2200      	movs	r2, #0
 8003a36:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 9;
 8003a38:	4b14      	ldr	r3, [pc, #80]	; (8003a8c <_ZL12MX_TIM6_Initv+0x78>)
 8003a3a:	2209      	movs	r2, #9
 8003a3c:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a3e:	4b13      	ldr	r3, [pc, #76]	; (8003a8c <_ZL12MX_TIM6_Initv+0x78>)
 8003a40:	2200      	movs	r2, #0
 8003a42:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003a44:	4811      	ldr	r0, [pc, #68]	; (8003a8c <_ZL12MX_TIM6_Initv+0x78>)
 8003a46:	f008 fd7f 	bl	800c548 <HAL_TIM_Base_Init>
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	bf14      	ite	ne
 8003a50:	2301      	movne	r3, #1
 8003a52:	2300      	moveq	r3, #0
 8003a54:	b2db      	uxtb	r3, r3
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d001      	beq.n	8003a5e <_ZL12MX_TIM6_Initv+0x4a>
  {
    Error_Handler();
 8003a5a:	f000 f969 	bl	8003d30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8003a5e:	2320      	movs	r3, #32
 8003a60:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a62:	2300      	movs	r3, #0
 8003a64:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003a66:	1d3b      	adds	r3, r7, #4
 8003a68:	4619      	mov	r1, r3
 8003a6a:	4808      	ldr	r0, [pc, #32]	; (8003a8c <_ZL12MX_TIM6_Initv+0x78>)
 8003a6c:	f009 f9e0 	bl	800ce30 <HAL_TIMEx_MasterConfigSynchronization>
 8003a70:	4603      	mov	r3, r0
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	bf14      	ite	ne
 8003a76:	2301      	movne	r3, #1
 8003a78:	2300      	moveq	r3, #0
 8003a7a:	b2db      	uxtb	r3, r3
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d001      	beq.n	8003a84 <_ZL12MX_TIM6_Initv+0x70>
  {
    Error_Handler();
 8003a80:	f000 f956 	bl	8003d30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003a84:	bf00      	nop
 8003a86:	3710      	adds	r7, #16
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bd80      	pop	{r7, pc}
 8003a8c:	20001bb8 	.word	0x20001bb8
 8003a90:	40001000 	.word	0x40001000

08003a94 <_ZL12MX_TIM8_Initv>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b088      	sub	sp, #32
 8003a98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003a9a:	f107 0310 	add.w	r3, r7, #16
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	601a      	str	r2, [r3, #0]
 8003aa2:	605a      	str	r2, [r3, #4]
 8003aa4:	609a      	str	r2, [r3, #8]
 8003aa6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003aa8:	1d3b      	adds	r3, r7, #4
 8003aaa:	2200      	movs	r2, #0
 8003aac:	601a      	str	r2, [r3, #0]
 8003aae:	605a      	str	r2, [r3, #4]
 8003ab0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003ab2:	4b27      	ldr	r3, [pc, #156]	; (8003b50 <_ZL12MX_TIM8_Initv+0xbc>)
 8003ab4:	4a27      	ldr	r2, [pc, #156]	; (8003b54 <_ZL12MX_TIM8_Initv+0xc0>)
 8003ab6:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 95;
 8003ab8:	4b25      	ldr	r3, [pc, #148]	; (8003b50 <_ZL12MX_TIM8_Initv+0xbc>)
 8003aba:	225f      	movs	r2, #95	; 0x5f
 8003abc:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003abe:	4b24      	ldr	r3, [pc, #144]	; (8003b50 <_ZL12MX_TIM8_Initv+0xbc>)
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 49;
 8003ac4:	4b22      	ldr	r3, [pc, #136]	; (8003b50 <_ZL12MX_TIM8_Initv+0xbc>)
 8003ac6:	2231      	movs	r2, #49	; 0x31
 8003ac8:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003aca:	4b21      	ldr	r3, [pc, #132]	; (8003b50 <_ZL12MX_TIM8_Initv+0xbc>)
 8003acc:	2200      	movs	r2, #0
 8003ace:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003ad0:	4b1f      	ldr	r3, [pc, #124]	; (8003b50 <_ZL12MX_TIM8_Initv+0xbc>)
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003ad6:	4b1e      	ldr	r3, [pc, #120]	; (8003b50 <_ZL12MX_TIM8_Initv+0xbc>)
 8003ad8:	2200      	movs	r2, #0
 8003ada:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8003adc:	481c      	ldr	r0, [pc, #112]	; (8003b50 <_ZL12MX_TIM8_Initv+0xbc>)
 8003ade:	f008 fd33 	bl	800c548 <HAL_TIM_Base_Init>
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	bf14      	ite	ne
 8003ae8:	2301      	movne	r3, #1
 8003aea:	2300      	moveq	r3, #0
 8003aec:	b2db      	uxtb	r3, r3
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d001      	beq.n	8003af6 <_ZL12MX_TIM8_Initv+0x62>
  {
    Error_Handler();
 8003af2:	f000 f91d 	bl	8003d30 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003af6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003afa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8003afc:	f107 0310 	add.w	r3, r7, #16
 8003b00:	4619      	mov	r1, r3
 8003b02:	4813      	ldr	r0, [pc, #76]	; (8003b50 <_ZL12MX_TIM8_Initv+0xbc>)
 8003b04:	f008 ff6f 	bl	800c9e6 <HAL_TIM_ConfigClockSource>
 8003b08:	4603      	mov	r3, r0
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	bf14      	ite	ne
 8003b0e:	2301      	movne	r3, #1
 8003b10:	2300      	moveq	r3, #0
 8003b12:	b2db      	uxtb	r3, r3
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d001      	beq.n	8003b1c <_ZL12MX_TIM8_Initv+0x88>
  {
    Error_Handler();
 8003b18:	f000 f90a 	bl	8003d30 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8003b1c:	2320      	movs	r3, #32
 8003b1e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_UPDATE;
 8003b20:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003b24:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003b26:	2300      	movs	r3, #0
 8003b28:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003b2a:	1d3b      	adds	r3, r7, #4
 8003b2c:	4619      	mov	r1, r3
 8003b2e:	4808      	ldr	r0, [pc, #32]	; (8003b50 <_ZL12MX_TIM8_Initv+0xbc>)
 8003b30:	f009 f97e 	bl	800ce30 <HAL_TIMEx_MasterConfigSynchronization>
 8003b34:	4603      	mov	r3, r0
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	bf14      	ite	ne
 8003b3a:	2301      	movne	r3, #1
 8003b3c:	2300      	moveq	r3, #0
 8003b3e:	b2db      	uxtb	r3, r3
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d001      	beq.n	8003b48 <_ZL12MX_TIM8_Initv+0xb4>
  {
    Error_Handler();
 8003b44:	f000 f8f4 	bl	8003d30 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8003b48:	bf00      	nop
 8003b4a:	3720      	adds	r7, #32
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	bd80      	pop	{r7, pc}
 8003b50:	20001c04 	.word	0x20001c04
 8003b54:	40013400 	.word	0x40013400

08003b58 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b084      	sub	sp, #16
 8003b5c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8003b5e:	4b1c      	ldr	r3, [pc, #112]	; (8003bd0 <_ZL11MX_DMA_Initv+0x78>)
 8003b60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b62:	4a1b      	ldr	r2, [pc, #108]	; (8003bd0 <_ZL11MX_DMA_Initv+0x78>)
 8003b64:	f043 0304 	orr.w	r3, r3, #4
 8003b68:	6493      	str	r3, [r2, #72]	; 0x48
 8003b6a:	4b19      	ldr	r3, [pc, #100]	; (8003bd0 <_ZL11MX_DMA_Initv+0x78>)
 8003b6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b6e:	f003 0304 	and.w	r3, r3, #4
 8003b72:	60fb      	str	r3, [r7, #12]
 8003b74:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003b76:	4b16      	ldr	r3, [pc, #88]	; (8003bd0 <_ZL11MX_DMA_Initv+0x78>)
 8003b78:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b7a:	4a15      	ldr	r2, [pc, #84]	; (8003bd0 <_ZL11MX_DMA_Initv+0x78>)
 8003b7c:	f043 0301 	orr.w	r3, r3, #1
 8003b80:	6493      	str	r3, [r2, #72]	; 0x48
 8003b82:	4b13      	ldr	r3, [pc, #76]	; (8003bd0 <_ZL11MX_DMA_Initv+0x78>)
 8003b84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b86:	f003 0301 	and.w	r3, r3, #1
 8003b8a:	60bb      	str	r3, [r7, #8]
 8003b8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003b8e:	4b10      	ldr	r3, [pc, #64]	; (8003bd0 <_ZL11MX_DMA_Initv+0x78>)
 8003b90:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b92:	4a0f      	ldr	r2, [pc, #60]	; (8003bd0 <_ZL11MX_DMA_Initv+0x78>)
 8003b94:	f043 0302 	orr.w	r3, r3, #2
 8003b98:	6493      	str	r3, [r2, #72]	; 0x48
 8003b9a:	4b0d      	ldr	r3, [pc, #52]	; (8003bd0 <_ZL11MX_DMA_Initv+0x78>)
 8003b9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b9e:	f003 0302 	and.w	r3, r3, #2
 8003ba2:	607b      	str	r3, [r7, #4]
 8003ba4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	2105      	movs	r1, #5
 8003baa:	200b      	movs	r0, #11
 8003bac:	f004 f802 	bl	8007bb4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003bb0:	200b      	movs	r0, #11
 8003bb2:	f004 f81b 	bl	8007bec <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 5, 0);
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	2105      	movs	r1, #5
 8003bba:	2038      	movs	r0, #56	; 0x38
 8003bbc:	f003 fffa 	bl	8007bb4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 8003bc0:	2038      	movs	r0, #56	; 0x38
 8003bc2:	f004 f813 	bl	8007bec <HAL_NVIC_EnableIRQ>

}
 8003bc6:	bf00      	nop
 8003bc8:	3710      	adds	r7, #16
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	bd80      	pop	{r7, pc}
 8003bce:	bf00      	nop
 8003bd0:	40021000 	.word	0x40021000

08003bd4 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b08a      	sub	sp, #40	; 0x28
 8003bd8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bda:	f107 0314 	add.w	r3, r7, #20
 8003bde:	2200      	movs	r2, #0
 8003be0:	601a      	str	r2, [r3, #0]
 8003be2:	605a      	str	r2, [r3, #4]
 8003be4:	609a      	str	r2, [r3, #8]
 8003be6:	60da      	str	r2, [r3, #12]
 8003be8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003bea:	4b40      	ldr	r3, [pc, #256]	; (8003cec <_ZL12MX_GPIO_Initv+0x118>)
 8003bec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bee:	4a3f      	ldr	r2, [pc, #252]	; (8003cec <_ZL12MX_GPIO_Initv+0x118>)
 8003bf0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003bf4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003bf6:	4b3d      	ldr	r3, [pc, #244]	; (8003cec <_ZL12MX_GPIO_Initv+0x118>)
 8003bf8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bfa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003bfe:	613b      	str	r3, [r7, #16]
 8003c00:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c02:	4b3a      	ldr	r3, [pc, #232]	; (8003cec <_ZL12MX_GPIO_Initv+0x118>)
 8003c04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c06:	4a39      	ldr	r2, [pc, #228]	; (8003cec <_ZL12MX_GPIO_Initv+0x118>)
 8003c08:	f043 0301 	orr.w	r3, r3, #1
 8003c0c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003c0e:	4b37      	ldr	r3, [pc, #220]	; (8003cec <_ZL12MX_GPIO_Initv+0x118>)
 8003c10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c12:	f003 0301 	and.w	r3, r3, #1
 8003c16:	60fb      	str	r3, [r7, #12]
 8003c18:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003c1a:	4b34      	ldr	r3, [pc, #208]	; (8003cec <_ZL12MX_GPIO_Initv+0x118>)
 8003c1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c1e:	4a33      	ldr	r2, [pc, #204]	; (8003cec <_ZL12MX_GPIO_Initv+0x118>)
 8003c20:	f043 0304 	orr.w	r3, r3, #4
 8003c24:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003c26:	4b31      	ldr	r3, [pc, #196]	; (8003cec <_ZL12MX_GPIO_Initv+0x118>)
 8003c28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c2a:	f003 0304 	and.w	r3, r3, #4
 8003c2e:	60bb      	str	r3, [r7, #8]
 8003c30:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c32:	4b2e      	ldr	r3, [pc, #184]	; (8003cec <_ZL12MX_GPIO_Initv+0x118>)
 8003c34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c36:	4a2d      	ldr	r2, [pc, #180]	; (8003cec <_ZL12MX_GPIO_Initv+0x118>)
 8003c38:	f043 0302 	orr.w	r3, r3, #2
 8003c3c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003c3e:	4b2b      	ldr	r3, [pc, #172]	; (8003cec <_ZL12MX_GPIO_Initv+0x118>)
 8003c40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c42:	f003 0302 	and.w	r3, r3, #2
 8003c46:	607b      	str	r3, [r7, #4]
 8003c48:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EFUSE_Pin|SPI1_CS_Pin, GPIO_PIN_RESET);
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	f248 0104 	movw	r1, #32772	; 0x8004
 8003c50:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003c54:	f004 fbf4 	bl	8008440 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FUSE_VOLTAGE_GPIO_Port, FUSE_VOLTAGE_Pin, GPIO_PIN_RESET);
 8003c58:	2200      	movs	r2, #0
 8003c5a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003c5e:	4824      	ldr	r0, [pc, #144]	; (8003cf0 <_ZL12MX_GPIO_Initv+0x11c>)
 8003c60:	f004 fbee 	bl	8008440 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_1_Pin|LED_2_Pin|LED_3_Pin|LED_4_Pin, GPIO_PIN_SET);
 8003c64:	2201      	movs	r2, #1
 8003c66:	f44f 7170 	mov.w	r1, #960	; 0x3c0
 8003c6a:	4822      	ldr	r0, [pc, #136]	; (8003cf4 <_ZL12MX_GPIO_Initv+0x120>)
 8003c6c:	f004 fbe8 	bl	8008440 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : EFUSE_Pin SPI1_CS_Pin */
  GPIO_InitStruct.Pin = EFUSE_Pin|SPI1_CS_Pin;
 8003c70:	f248 0304 	movw	r3, #32772	; 0x8004
 8003c74:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003c76:	2301      	movs	r3, #1
 8003c78:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c7e:	2300      	movs	r3, #0
 8003c80:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c82:	f107 0314 	add.w	r3, r7, #20
 8003c86:	4619      	mov	r1, r3
 8003c88:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003c8c:	f004 fa2e 	bl	80080ec <HAL_GPIO_Init>

  /*Configure GPIO pin : INTERLOCK_Pin */
  GPIO_InitStruct.Pin = INTERLOCK_Pin;
 8003c90:	2304      	movs	r3, #4
 8003c92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003c94:	2300      	movs	r3, #0
 8003c96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003c98:	2301      	movs	r3, #1
 8003c9a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(INTERLOCK_GPIO_Port, &GPIO_InitStruct);
 8003c9c:	f107 0314 	add.w	r3, r7, #20
 8003ca0:	4619      	mov	r1, r3
 8003ca2:	4813      	ldr	r0, [pc, #76]	; (8003cf0 <_ZL12MX_GPIO_Initv+0x11c>)
 8003ca4:	f004 fa22 	bl	80080ec <HAL_GPIO_Init>

  /*Configure GPIO pin : FUSE_VOLTAGE_Pin */
  GPIO_InitStruct.Pin = FUSE_VOLTAGE_Pin;
 8003ca8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8003cac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003cae:	2301      	movs	r3, #1
 8003cb0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(FUSE_VOLTAGE_GPIO_Port, &GPIO_InitStruct);
 8003cba:	f107 0314 	add.w	r3, r7, #20
 8003cbe:	4619      	mov	r1, r3
 8003cc0:	480b      	ldr	r0, [pc, #44]	; (8003cf0 <_ZL12MX_GPIO_Initv+0x11c>)
 8003cc2:	f004 fa13 	bl	80080ec <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_1_Pin LED_2_Pin LED_3_Pin LED_4_Pin */
  GPIO_InitStruct.Pin = LED_1_Pin|LED_2_Pin|LED_3_Pin|LED_4_Pin;
 8003cc6:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8003cca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003ccc:	2301      	movs	r3, #1
 8003cce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003cd8:	f107 0314 	add.w	r3, r7, #20
 8003cdc:	4619      	mov	r1, r3
 8003cde:	4805      	ldr	r0, [pc, #20]	; (8003cf4 <_ZL12MX_GPIO_Initv+0x120>)
 8003ce0:	f004 fa04 	bl	80080ec <HAL_GPIO_Init>

}
 8003ce4:	bf00      	nop
 8003ce6:	3728      	adds	r7, #40	; 0x28
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	bd80      	pop	{r7, pc}
 8003cec:	40021000 	.word	0x40021000
 8003cf0:	48000400 	.word	0x48000400
 8003cf4:	48000800 	.word	0x48000800

08003cf8 <_Z16StartDefaultTaskPv>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b082      	sub	sp, #8
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	6078      	str	r0, [r7, #4]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8003d00:	f00e fef4 	bl	8012aec <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8003d04:	2001      	movs	r0, #1
 8003d06:	f00c fa4f 	bl	80101a8 <osDelay>
 8003d0a:	e7fb      	b.n	8003d04 <_Z16StartDefaultTaskPv+0xc>

08003d0c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b082      	sub	sp, #8
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM16) {
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	4a04      	ldr	r2, [pc, #16]	; (8003d2c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d101      	bne.n	8003d22 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8003d1e:	f001 fa99 	bl	8005254 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003d22:	bf00      	nop
 8003d24:	3708      	adds	r7, #8
 8003d26:	46bd      	mov	sp, r7
 8003d28:	bd80      	pop	{r7, pc}
 8003d2a:	bf00      	nop
 8003d2c:	40014400 	.word	0x40014400

08003d30 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003d30:	b480      	push	{r7}
 8003d32:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003d34:	b672      	cpsid	i
}
 8003d36:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003d38:	e7fe      	b.n	8003d38 <Error_Handler+0x8>
	...

08003d3c <CheckMessage>:
#include "ring_buffer.h"
#include "parser.h"
#include "string.h"
#include <usbd_cdc_if.h>

int CheckMessage(RingBuffer_t *Buf) {
 8003d3c:	b580      	push	{r7, lr}
 8003d3e:	b084      	sub	sp, #16
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
    static uint8_t lineBuffer[20];  // Buffer for text lines, adjust size as needed
    static uint8_t lineIndex = 0;   // used to write subsequent bytes of data.
    uint8_t tmpByte;                //Temporary byte storage

    while(RB_Read(Buf, &tmpByte) == RB_OK) {
 8003d44:	e022      	b.n	8003d8c <CheckMessage+0x50>
        if(tmpByte == ENDLINE) {
 8003d46:	7bfb      	ldrb	r3, [r7, #15]
 8003d48:	2b0a      	cmp	r3, #10
 8003d4a:	d111      	bne.n	8003d70 <CheckMessage+0x34>
            lineBuffer[lineIndex] = '\0';
 8003d4c:	4b16      	ldr	r3, [pc, #88]	; (8003da8 <CheckMessage+0x6c>)
 8003d4e:	781b      	ldrb	r3, [r3, #0]
 8003d50:	461a      	mov	r2, r3
 8003d52:	4b16      	ldr	r3, [pc, #88]	; (8003dac <CheckMessage+0x70>)
 8003d54:	2100      	movs	r1, #0
 8003d56:	5499      	strb	r1, [r3, r2]
            lineIndex = 0;
 8003d58:	4b13      	ldr	r3, [pc, #76]	; (8003da8 <CheckMessage+0x6c>)
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	701a      	strb	r2, [r3, #0]

            // Check if the line contains "BB_Start"
            if(strcmp((char*)lineBuffer, "BB_Start") == 0) {
 8003d5e:	4914      	ldr	r1, [pc, #80]	; (8003db0 <CheckMessage+0x74>)
 8003d60:	4812      	ldr	r0, [pc, #72]	; (8003dac <CheckMessage+0x70>)
 8003d62:	f7fc fa4d 	bl	8000200 <strcmp>
 8003d66:	4603      	mov	r3, r0
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d10f      	bne.n	8003d8c <CheckMessage+0x50>
                return 1; // Znaleziono cig znakw
 8003d6c:	2301      	movs	r3, #1
 8003d6e:	e017      	b.n	8003da0 <CheckMessage+0x64>
            }
        } else {
        	// Build lines of text
            if(lineIndex < sizeof(lineBuffer) - 1) {
 8003d70:	4b0d      	ldr	r3, [pc, #52]	; (8003da8 <CheckMessage+0x6c>)
 8003d72:	781b      	ldrb	r3, [r3, #0]
 8003d74:	2b12      	cmp	r3, #18
 8003d76:	d809      	bhi.n	8003d8c <CheckMessage+0x50>
                lineBuffer[lineIndex++] = tmpByte;
 8003d78:	4b0b      	ldr	r3, [pc, #44]	; (8003da8 <CheckMessage+0x6c>)
 8003d7a:	781b      	ldrb	r3, [r3, #0]
 8003d7c:	1c5a      	adds	r2, r3, #1
 8003d7e:	b2d1      	uxtb	r1, r2
 8003d80:	4a09      	ldr	r2, [pc, #36]	; (8003da8 <CheckMessage+0x6c>)
 8003d82:	7011      	strb	r1, [r2, #0]
 8003d84:	461a      	mov	r2, r3
 8003d86:	7bf9      	ldrb	r1, [r7, #15]
 8003d88:	4b08      	ldr	r3, [pc, #32]	; (8003dac <CheckMessage+0x70>)
 8003d8a:	5499      	strb	r1, [r3, r2]
    while(RB_Read(Buf, &tmpByte) == RB_OK) {
 8003d8c:	f107 030f 	add.w	r3, r7, #15
 8003d90:	4619      	mov	r1, r3
 8003d92:	6878      	ldr	r0, [r7, #4]
 8003d94:	f000 f80e 	bl	8003db4 <RB_Read>
 8003d98:	4603      	mov	r3, r0
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d0d3      	beq.n	8003d46 <CheckMessage+0xa>
            }
        }
    }

    return 0; // "BB_Start" not found
 8003d9e:	2300      	movs	r3, #0
}
 8003da0:	4618      	mov	r0, r3
 8003da2:	3710      	adds	r7, #16
 8003da4:	46bd      	mov	sp, r7
 8003da6:	bd80      	pop	{r7, pc}
 8003da8:	20003f04 	.word	0x20003f04
 8003dac:	20003f08 	.word	0x20003f08
 8003db0:	08016a04 	.word	0x08016a04

08003db4 <RB_Read>:
//
// RingBuffer_t *Buf - pointer to Ring Buffer structure
// uint8_t *Value - pointer to place where a value from buffer is read
//
RB_Status RB_Read(RingBuffer_t *Buf, uint8_t *Value)
{
 8003db4:	b480      	push	{r7}
 8003db6:	b083      	sub	sp, #12
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
 8003dbc:	6039      	str	r1, [r7, #0]
	// Check if Tail hit Head
	if(Buf->Head == Buf->Tail)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	8a1a      	ldrh	r2, [r3, #16]
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	8a5b      	ldrh	r3, [r3, #18]
 8003dc6:	429a      	cmp	r2, r3
 8003dc8:	d101      	bne.n	8003dce <RB_Read+0x1a>
	{
		// If yes - there is nothing to read
		return RB_ERROR;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	e014      	b.n	8003df8 <RB_Read+0x44>
	}

	// Write current value from buffer to pointer from argument
	*Value = Buf->Buffer[Buf->Tail];
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	8a5b      	ldrh	r3, [r3, #18]
 8003dd2:	461a      	mov	r2, r3
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	5c9a      	ldrb	r2, [r3, r2]
 8003dd8:	683b      	ldr	r3, [r7, #0]
 8003dda:	701a      	strb	r2, [r3, #0]

	// Calculate new Tail pointer
	Buf->Tail = (Buf->Tail + 1) % RING_BUFFER_SIZE;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	8a5b      	ldrh	r3, [r3, #18]
 8003de0:	3301      	adds	r3, #1
 8003de2:	425a      	negs	r2, r3
 8003de4:	f003 030f 	and.w	r3, r3, #15
 8003de8:	f002 020f 	and.w	r2, r2, #15
 8003dec:	bf58      	it	pl
 8003dee:	4253      	negpl	r3, r2
 8003df0:	b29a      	uxth	r2, r3
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	825a      	strh	r2, [r3, #18]

	// Everything is ok - return OK status
	return RB_OK;
 8003df6:	2300      	movs	r3, #0
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	370c      	adds	r7, #12
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e02:	4770      	bx	lr

08003e04 <RB_Write>:
//
// RingBuffer_t *Buf - pointer to Ring Buffer structure
// uint8_t Value - a value to store in the buffer
//
RB_Status RB_Write(RingBuffer_t *Buf, uint8_t Value)
{
 8003e04:	b480      	push	{r7}
 8003e06:	b085      	sub	sp, #20
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]
 8003e0c:	460b      	mov	r3, r1
 8003e0e:	70fb      	strb	r3, [r7, #3]
	// Calculate new Head pointer value
	uint8_t HeadTmp = (Buf->Head + 1) % RING_BUFFER_SIZE;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	8a1b      	ldrh	r3, [r3, #16]
 8003e14:	3301      	adds	r3, #1
 8003e16:	425a      	negs	r2, r3
 8003e18:	f003 030f 	and.w	r3, r3, #15
 8003e1c:	f002 020f 	and.w	r2, r2, #15
 8003e20:	bf58      	it	pl
 8003e22:	4253      	negpl	r3, r2
 8003e24:	73fb      	strb	r3, [r7, #15]

	// Check if there is one free space ahead the Head buffer
	if(HeadTmp == Buf->Tail)
 8003e26:	7bfb      	ldrb	r3, [r7, #15]
 8003e28:	b29a      	uxth	r2, r3
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	8a5b      	ldrh	r3, [r3, #18]
 8003e2e:	429a      	cmp	r2, r3
 8003e30:	d101      	bne.n	8003e36 <RB_Write+0x32>
	{
		// There is no space in the buffer - return an error
		return RB_ERROR;
 8003e32:	2301      	movs	r3, #1
 8003e34:	e00a      	b.n	8003e4c <RB_Write+0x48>
	}

	// Store a value into the buffer
	Buf->Buffer[Buf->Head] = Value;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	8a1b      	ldrh	r3, [r3, #16]
 8003e3a:	4619      	mov	r1, r3
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	78fa      	ldrb	r2, [r7, #3]
 8003e40:	545a      	strb	r2, [r3, r1]

	// Remember a new Head pointer value
	Buf->Head = HeadTmp;
 8003e42:	7bfb      	ldrb	r3, [r7, #15]
 8003e44:	b29a      	uxth	r2, r3
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	821a      	strh	r2, [r3, #16]

	// Everything is ok - return OK status
	return RB_OK;
 8003e4a:	2300      	movs	r3, #0
}
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	3714      	adds	r7, #20
 8003e50:	46bd      	mov	sp, r7
 8003e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e56:	4770      	bx	lr

08003e58 <_ZN7SoC_EKF17set_update_matrixEv>:
#include "soc_ekf.h"
#include <math.h>
#include <algorithm>

void SoC_EKF::set_update_matrix()
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b082      	sub	sp, #8
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
    _State_vector[ttc1] = 0;
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	f04f 0200 	mov.w	r2, #0
 8003e66:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
    _State_vector[ttc2] = 0;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	f04f 0200 	mov.w	r2, #0
 8003e70:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

    _et1 = expf(-_Ts / _battery.battery_equivalent_model[ttc1]);
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8003e7a:	eeb1 7a67 	vneg.f32	s14, s15
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	edd3 7a03 	vldr	s15, [r3, #12]
 8003e84:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003e88:	eeb0 0a66 	vmov.f32	s0, s13
 8003e8c:	f00f fc9c 	bl	80137c8 <expf>
 8003e90:	eef0 7a40 	vmov.f32	s15, s0
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
    _et2 = expf(-_Ts / _battery.battery_equivalent_model[ttc2]);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8003ea0:	eeb1 7a67 	vneg.f32	s14, s15
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	edd3 7a04 	vldr	s15, [r3, #16]
 8003eaa:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003eae:	eeb0 0a66 	vmov.f32	s0, s13
 8003eb2:	f00f fc89 	bl	80137c8 <expf>
 8003eb6:	eef0 7a40 	vmov.f32	s15, s0
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c

    _A_matrix[SoC] = 1;
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003ec6:	675a      	str	r2, [r3, #116]	; 0x74
    _A_matrix[ttc1] = _et1;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	679a      	str	r2, [r3, #120]	; 0x78
    _A_matrix[ttc2] = _et2;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	67da      	str	r2, [r3, #124]	; 0x7c

    _B_matrix[SoC] = - _Ts/_battery.battery_equivalent_model[Qnom]/60/60
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 8003ede:	eef1 6a67 	vneg.f32	s13, s15
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	edd3 7a07 	vldr	s15, [r3, #28]
 8003ee8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003eec:	eddf 6a2a 	vldr	s13, [pc, #168]	; 8003f98 <_ZN7SoC_EKF17set_update_matrixEv+0x140>
 8003ef0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003ef4:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8003f98 <_ZN7SoC_EKF17set_update_matrixEv+0x140>
 8003ef8:	eec7 6a87 	vdiv.f32	s13, s15, s14
            /_battery.cell_in_parallel;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	ee07 3a90 	vmov	s15, r3
 8003f04:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003f08:	eec6 7a87 	vdiv.f32	s15, s13, s14
    _B_matrix[SoC] = - _Ts/_battery.battery_equivalent_model[Qnom]/60/60
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	edc3 7a20 	vstr	s15, [r3, #128]	; 0x80

    _B_matrix[ttc1] = _battery.battery_equivalent_model[Rttc1]*(1 - _et1);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	ed93 7a05 	vldr	s14, [r3, #20]
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8003f1e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003f22:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003f26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	edc3 7a21 	vstr	s15, [r3, #132]	; 0x84
    _B_matrix[ttc2] = _battery.battery_equivalent_model[Rttc2]*(1 - _et2);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	ed93 7a06 	vldr	s14, [r3, #24]
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8003f3c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003f40:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8003f44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88

    _P_matrix[SoC] = 0.005;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	4a12      	ldr	r2, [pc, #72]	; (8003f9c <_ZN7SoC_EKF17set_update_matrixEv+0x144>)
 8003f52:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    _P_matrix[ttc1] = 0.1;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	4a11      	ldr	r2, [pc, #68]	; (8003fa0 <_ZN7SoC_EKF17set_update_matrixEv+0x148>)
 8003f5a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    _P_matrix[ttc2] = 0.1;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	4a0f      	ldr	r2, [pc, #60]	; (8003fa0 <_ZN7SoC_EKF17set_update_matrixEv+0x148>)
 8003f62:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

    _Q_matrix[SoC] = default_Q_value;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	4a0e      	ldr	r2, [pc, #56]	; (8003fa4 <_ZN7SoC_EKF17set_update_matrixEv+0x14c>)
 8003f6a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    _Q_matrix[ttc1] = _P_matrix[ttc1];
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    _Q_matrix[ttc2] = _P_matrix[ttc2];
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

    _R_coeff = default_R_value;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	4a07      	ldr	r2, [pc, #28]	; (8003fa8 <_ZN7SoC_EKF17set_update_matrixEv+0x150>)
 8003f8a:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
}
 8003f8e:	bf00      	nop
 8003f90:	3708      	adds	r7, #8
 8003f92:	46bd      	mov	sp, r7
 8003f94:	bd80      	pop	{r7, pc}
 8003f96:	bf00      	nop
 8003f98:	42700000 	.word	0x42700000
 8003f9c:	3ba3d70a 	.word	0x3ba3d70a
 8003fa0:	3dcccccd 	.word	0x3dcccccd
 8003fa4:	3951b717 	.word	0x3951b717
 8003fa8:	48f42400 	.word	0x48f42400

08003fac <_ZN7SoC_EKF21set_filter_covarianceEffff>:

void SoC_EKF::set_filter_covariance(float R, float Q_soc, float Q_v1, float Q_v2)
{
 8003fac:	b480      	push	{r7}
 8003fae:	b087      	sub	sp, #28
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6178      	str	r0, [r7, #20]
 8003fb4:	ed87 0a04 	vstr	s0, [r7, #16]
 8003fb8:	edc7 0a03 	vstr	s1, [r7, #12]
 8003fbc:	ed87 1a02 	vstr	s2, [r7, #8]
 8003fc0:	edc7 1a01 	vstr	s3, [r7, #4]
    _R_coeff = R;
 8003fc4:	697b      	ldr	r3, [r7, #20]
 8003fc6:	693a      	ldr	r2, [r7, #16]
 8003fc8:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    _Q_matrix[SoC] = Q_soc;
 8003fcc:	697b      	ldr	r3, [r7, #20]
 8003fce:	68fa      	ldr	r2, [r7, #12]
 8003fd0:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    _Q_matrix[Vttc1] = Q_v1;
 8003fd4:	697b      	ldr	r3, [r7, #20]
 8003fd6:	68ba      	ldr	r2, [r7, #8]
 8003fd8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    _Q_matrix[Vttc2] = Q_v2;
 8003fdc:	697b      	ldr	r3, [r7, #20]
 8003fde:	687a      	ldr	r2, [r7, #4]
 8003fe0:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
}
 8003fe4:	bf00      	nop
 8003fe6:	371c      	adds	r7, #28
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fee:	4770      	bx	lr

08003ff0 <_ZN7SoC_EKF6updateERKfS1_>:

void SoC_EKF::update(const float &Current, const float &Voltage)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b08c      	sub	sp, #48	; 0x30
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	60f8      	str	r0, [r7, #12]
 8003ff8:	60b9      	str	r1, [r7, #8]
 8003ffa:	607a      	str	r2, [r7, #4]
//    }
//    else {
//        set_filter_covariance(default_R_value, default_Q_value);
//    }
    // Predict
    _State_vector[SoC] =  _State_vector[SoC] * _A_matrix[SoC] + Current * _B_matrix[SoC];
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	ed93 7a2a 	vldr	s14, [r3, #168]	; 0xa8
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8004008:	ee27 7a27 	vmul.f32	s14, s14, s15
 800400c:	68bb      	ldr	r3, [r7, #8]
 800400e:	edd3 6a00 	vldr	s13, [r3]
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8004018:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800401c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8
    _State_vector[ttc1] =  _State_vector[ttc1] * _A_matrix[ttc1] + Current * _B_matrix[ttc1];
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	ed93 7a2b 	vldr	s14, [r3, #172]	; 0xac
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 8004032:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004036:	68bb      	ldr	r3, [r7, #8]
 8004038:	edd3 6a00 	vldr	s13, [r3]
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8004042:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004046:	ee77 7a27 	vadd.f32	s15, s14, s15
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	edc3 7a2b 	vstr	s15, [r3, #172]	; 0xac
    _State_vector[ttc2] =  _State_vector[ttc2] * _A_matrix[ttc2] + Current * _B_matrix[ttc2];
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	ed93 7a2c 	vldr	s14, [r3, #176]	; 0xb0
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 800405c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004060:	68bb      	ldr	r3, [r7, #8]
 8004062:	edd3 6a00 	vldr	s13, [r3]
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	edd3 7a22 	vldr	s15, [r3, #136]	; 0x88
 800406c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004070:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	edc3 7a2c 	vstr	s15, [r3, #176]	; 0xb0

    // Covariance matrix
    _P_matrix[SoC] =  _A_matrix[SoC]  * _A_matrix[SoC] *  _P_matrix[SoC]  + _Q_matrix[SoC];
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	edd3 7a1d 	vldr	s15, [r3, #116]	; 0x74
 8004086:	ee27 7a27 	vmul.f32	s14, s14, s15
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8004090:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	edd3 7a27 	vldr	s15, [r3, #156]	; 0x9c
 800409a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
    _P_matrix[ttc1] = _A_matrix[ttc1] * _A_matrix[ttc1] * _P_matrix[ttc1] + _Q_matrix[ttc1];
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	ed93 7a1e 	vldr	s14, [r3, #120]	; 0x78
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 80040b0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	edd3 7a24 	vldr	s15, [r3, #144]	; 0x90
 80040ba:	ee27 7a27 	vmul.f32	s14, s14, s15
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	edd3 7a28 	vldr	s15, [r3, #160]	; 0xa0
 80040c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	edc3 7a24 	vstr	s15, [r3, #144]	; 0x90
    _P_matrix[ttc2] = _A_matrix[ttc2] * _A_matrix[ttc2] * _P_matrix[ttc2] + _Q_matrix[ttc2];
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	ed93 7a1f 	vldr	s14, [r3, #124]	; 0x7c
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	edd3 7a1f 	vldr	s15, [r3, #124]	; 0x7c
 80040da:	ee27 7a27 	vmul.f32	s14, s14, s15
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 80040e4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	edd3 7a29 	vldr	s15, [r3, #164]	; 0xa4
 80040ee:	ee77 7a27 	vadd.f32	s15, s14, s15
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	edc3 7a25 	vstr	s15, [r3, #148]	; 0x94

    // Predict Opec circiut voltage single call voltage based on SoC
    float Voltage_predict_OCV = horner(_battery.battery_ocv_poli, SOC_OCV_poli_coeff_lenght, &_State_vector[SoC]);
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	f103 0020 	add.w	r0, r3, #32
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	33a8      	adds	r3, #168	; 0xa8
 8004102:	461a      	mov	r2, r3
 8004104:	2109      	movs	r1, #9
 8004106:	f000 f9a5 	bl	8004454 <_Z6hornerPKfjS0_>
 800410a:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c

    float Voltage_predict = Voltage_predict_OCV - _State_vector[Vttc1]/_battery.cell_in_parallel
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	edd3 6a2b 	vldr	s13, [r3, #172]	; 0xac
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	ee07 3a90 	vmov	s15, r3
 800411c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004120:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004124:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8004128:	ee37 7a67 	vsub.f32	s14, s14, s15
            - _State_vector[Vttc2]/_battery.cell_in_parallel
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	ed93 6a2c 	vldr	s12, [r3, #176]	; 0xb0
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	ee07 3a90 	vmov	s15, r3
 800413a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800413e:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8004142:	ee37 7a67 	vsub.f32	s14, s14, s15
            - (Current) * _battery.battery_equivalent_model[Rs]
 8004146:	68bb      	ldr	r3, [r7, #8]
 8004148:	edd3 6a00 	vldr	s13, [r3]
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	edd3 7a02 	vldr	s15, [r3, #8]
 8004152:	ee66 6aa7 	vmul.f32	s13, s13, s15
                        *_battery.cell_in_series
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	ee07 3a90 	vmov	s15, r3
 800415e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004162:	ee26 6aa7 	vmul.f32	s12, s13, s15
                        /_battery.cell_in_parallel; // for multiple cell voltage
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	ee07 3a90 	vmov	s15, r3
 800416e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004172:	eec6 7a26 	vdiv.f32	s15, s12, s13
    float Voltage_predict = Voltage_predict_OCV - _State_vector[Vttc1]/_battery.cell_in_parallel
 8004176:	ee77 7a67 	vsub.f32	s15, s14, s15
 800417a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

    float innovation = (Voltage) - Voltage_predict;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	ed93 7a00 	vldr	s14, [r3]
 8004184:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8004188:	ee77 7a67 	vsub.f32	s15, s14, s15
 800418c:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

    float H = horner(_battery.battery_d_ocv_poli, SOC_OCV_poli_coeff_lenght - 1, &_State_vector[SoC]);
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	f103 0044 	add.w	r0, r3, #68	; 0x44
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	33a8      	adds	r3, #168	; 0xa8
 800419a:	461a      	mov	r2, r3
 800419c:	2108      	movs	r1, #8
 800419e:	f000 f959 	bl	8004454 <_Z6hornerPKfjS0_>
 80041a2:	ed87 0a08 	vstr	s0, [r7, #32]

    float S = H *  _P_matrix[SoC] * H + _R_coeff;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	ed93 7a23 	vldr	s14, [r3, #140]	; 0x8c
 80041ac:	edd7 7a08 	vldr	s15, [r7, #32]
 80041b0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80041b4:	edd7 7a08 	vldr	s15, [r7, #32]
 80041b8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	edd3 7a26 	vldr	s15, [r3, #152]	; 0x98
 80041c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80041c6:	edc7 7a07 	vstr	s15, [r7, #28]

    float Kf = _P_matrix[SoC] * H * (1/S);
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	ed93 7a23 	vldr	s14, [r3, #140]	; 0x8c
 80041d0:	edd7 7a08 	vldr	s15, [r7, #32]
 80041d4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80041d8:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80041dc:	edd7 6a07 	vldr	s13, [r7, #28]
 80041e0:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80041e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041e8:	edc7 7a06 	vstr	s15, [r7, #24]

    _State_vector[SoC] += Kf*innovation;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	ed93 7a2a 	vldr	s14, [r3, #168]	; 0xa8
 80041f2:	edd7 6a06 	vldr	s13, [r7, #24]
 80041f6:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80041fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80041fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	edc3 7a2a 	vstr	s15, [r3, #168]	; 0xa8

    _P_matrix[SoC] = (1 - Kf*H) * _P_matrix[SoC];
 8004208:	ed97 7a06 	vldr	s14, [r7, #24]
 800420c:	edd7 7a08 	vldr	s15, [r7, #32]
 8004210:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004214:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004218:	ee37 7a67 	vsub.f32	s14, s14, s15
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	edd3 7a23 	vldr	s15, [r3, #140]	; 0x8c
 8004222:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c

    // to ensure that (0.0 <= SoC <= 1.0)
    _State_vector[SoC] = std::clamp(_State_vector[SoC], 0.00f, 1.00f);
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	33a8      	adds	r3, #168	; 0xa8
 8004230:	f04f 0200 	mov.w	r2, #0
 8004234:	613a      	str	r2, [r7, #16]
 8004236:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800423a:	617a      	str	r2, [r7, #20]
 800423c:	f107 0214 	add.w	r2, r7, #20
 8004240:	f107 0110 	add.w	r1, r7, #16
 8004244:	4618      	mov	r0, r3
 8004246:	f000 f933 	bl	80044b0 <_ZSt5clampIfERKT_S2_S2_S2_>
 800424a:	4603      	mov	r3, r0
 800424c:	681a      	ldr	r2, [r3, #0]
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
}
 8004254:	bf00      	nop
 8004256:	3730      	adds	r7, #48	; 0x30
 8004258:	46bd      	mov	sp, r7
 800425a:	bd80      	pop	{r7, pc}

0800425c <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf>:

void SoC_EKF::update_SoC_based_on_voltage(const float &Voltage)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b084      	sub	sp, #16
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
 8004264:	6039      	str	r1, [r7, #0]
    // set low observation noice covariance to calculate faster voltage soc prediction

    set_time_sampling(100.0f);
 8004266:	ed9f 0a23 	vldr	s0, [pc, #140]	; 80042f4 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0x98>
 800426a:	6878      	ldr	r0, [r7, #4]
 800426c:	f000 f897 	bl	800439e <_ZN7SoC_EKF17set_time_samplingEf>
    set_update_matrix();
 8004270:	6878      	ldr	r0, [r7, #4]
 8004272:	f7ff fdf1 	bl	8003e58 <_ZN7SoC_EKF17set_update_matrixEv>
    set_filter_covariance(1);
 8004276:	eddf 1a20 	vldr	s3, [pc, #128]	; 80042f8 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0x9c>
 800427a:	ed9f 1a1f 	vldr	s2, [pc, #124]	; 80042f8 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0x9c>
 800427e:	eddf 0a1f 	vldr	s1, [pc, #124]	; 80042fc <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0xa0>
 8004282:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8004286:	6878      	ldr	r0, [r7, #4]
 8004288:	f7ff fe90 	bl	8003fac <_ZN7SoC_EKF21set_filter_covarianceEffff>

    for(int i=0; i < 10e3; ++i){
 800428c:	2300      	movs	r3, #0
 800428e:	60fb      	str	r3, [r7, #12]
 8004290:	e00c      	b.n	80042ac <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0x50>
        update(0, Voltage);
 8004292:	f04f 0300 	mov.w	r3, #0
 8004296:	60bb      	str	r3, [r7, #8]
 8004298:	f107 0308 	add.w	r3, r7, #8
 800429c:	683a      	ldr	r2, [r7, #0]
 800429e:	4619      	mov	r1, r3
 80042a0:	6878      	ldr	r0, [r7, #4]
 80042a2:	f7ff fea5 	bl	8003ff0 <_ZN7SoC_EKF6updateERKfS1_>
    for(int i=0; i < 10e3; ++i){
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	3301      	adds	r3, #1
 80042aa:	60fb      	str	r3, [r7, #12]
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	ee07 3a90 	vmov	s15, r3
 80042b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80042b6:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8004300 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0xa4>
 80042ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80042be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042c2:	d4e6      	bmi.n	8004292 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0x36>
    }

    set_filter_covariance();
 80042c4:	eddf 1a0c 	vldr	s3, [pc, #48]	; 80042f8 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0x9c>
 80042c8:	ed9f 1a0b 	vldr	s2, [pc, #44]	; 80042f8 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0x9c>
 80042cc:	eddf 0a0b 	vldr	s1, [pc, #44]	; 80042fc <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0xa0>
 80042d0:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8004304 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0xa8>
 80042d4:	6878      	ldr	r0, [r7, #4]
 80042d6:	f7ff fe69 	bl	8003fac <_ZN7SoC_EKF21set_filter_covarianceEffff>
    set_time_sampling(0.05f);
 80042da:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 8004308 <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf+0xac>
 80042de:	6878      	ldr	r0, [r7, #4]
 80042e0:	f000 f85d 	bl	800439e <_ZN7SoC_EKF17set_time_samplingEf>
    set_update_matrix();
 80042e4:	6878      	ldr	r0, [r7, #4]
 80042e6:	f7ff fdb7 	bl	8003e58 <_ZN7SoC_EKF17set_update_matrixEv>
}
 80042ea:	bf00      	nop
 80042ec:	3710      	adds	r7, #16
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}
 80042f2:	bf00      	nop
 80042f4:	42c80000 	.word	0x42c80000
 80042f8:	3dcccccd 	.word	0x3dcccccd
 80042fc:	3951b717 	.word	0x3951b717
 8004300:	461c4000 	.word	0x461c4000
 8004304:	48f42400 	.word	0x48f42400
 8004308:	3d4ccccd 	.word	0x3d4ccccd

0800430c <_ZSt4copyIPKfPfET0_T_S4_S3_>:
   *  within [first,last).
  */
  template<typename _II, typename _OI>
    _GLIBCXX20_CONSTEXPR
    inline _OI
    copy(_II __first, _II __last, _OI __result)
 800430c:	b590      	push	{r4, r7, lr}
 800430e:	b085      	sub	sp, #20
 8004310:	af00      	add	r7, sp, #0
 8004312:	60f8      	str	r0, [r7, #12]
 8004314:	60b9      	str	r1, [r7, #8]
 8004316:	607a      	str	r2, [r7, #4]
      __glibcxx_function_requires(_OutputIteratorConcept<_OI,
	    typename iterator_traits<_II>::value_type>)
      __glibcxx_requires_can_increment_range(__first, __last, __result);

      return std::__copy_move_a<__is_move_iterator<_II>::__value>
	     (std::__miter_base(__first), std::__miter_base(__last), __result);
 8004318:	68f8      	ldr	r0, [r7, #12]
 800431a:	f000 f8f0 	bl	80044fe <_ZSt12__miter_baseIPKfET_S2_>
 800431e:	4604      	mov	r4, r0
 8004320:	68b8      	ldr	r0, [r7, #8]
 8004322:	f000 f8ec 	bl	80044fe <_ZSt12__miter_baseIPKfET_S2_>
 8004326:	4603      	mov	r3, r0
 8004328:	687a      	ldr	r2, [r7, #4]
 800432a:	4619      	mov	r1, r3
 800432c:	4620      	mov	r0, r4
 800432e:	f000 f8f1 	bl	8004514 <_ZSt13__copy_move_aILb0EPKfPfET1_T0_S4_S3_>
 8004332:	4603      	mov	r3, r0
    }
 8004334:	4618      	mov	r0, r3
 8004336:	3714      	adds	r7, #20
 8004338:	46bd      	mov	sp, r7
 800433a:	bd90      	pop	{r4, r7, pc}

0800433c <_ZN7SoC_EKF32set_single_cell_equivalent_modelEPKf>:

void SoC_EKF::set_single_cell_equivalent_model(const float *battery_model){
 800433c:	b580      	push	{r7, lr}
 800433e:	b082      	sub	sp, #8
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
 8004344:	6039      	str	r1, [r7, #0]
    std::copy(battery_model, battery_model+6, _battery.battery_equivalent_model);
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	f103 0118 	add.w	r1, r3, #24
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	3308      	adds	r3, #8
 8004350:	461a      	mov	r2, r3
 8004352:	6838      	ldr	r0, [r7, #0]
 8004354:	f7ff ffda 	bl	800430c <_ZSt4copyIPKfPfET0_T_S4_S3_>
};
 8004358:	bf00      	nop
 800435a:	3708      	adds	r7, #8
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}

08004360 <_ZN7SoC_EKF15set_initial_SoCEf>:

void SoC_EKF::set_initial_SoC(float aSoC){
 8004360:	b480      	push	{r7}
 8004362:	b083      	sub	sp, #12
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
 8004368:	ed87 0a00 	vstr	s0, [r7]
    _State_vector[SoC] = aSoC;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	683a      	ldr	r2, [r7, #0]
 8004370:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
}
 8004374:	bf00      	nop
 8004376:	370c      	adds	r7, #12
 8004378:	46bd      	mov	sp, r7
 800437a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437e:	4770      	bx	lr

08004380 <_ZN7SoC_EKF16set_full_batteryEv>:

void SoC_EKF::set_full_battery()
{
 8004380:	b480      	push	{r7}
 8004382:	b083      	sub	sp, #12
 8004384:	af00      	add	r7, sp, #0
 8004386:	6078      	str	r0, [r7, #4]
    _State_vector[SoC] = 1.00f;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800438e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
};
 8004392:	bf00      	nop
 8004394:	370c      	adds	r7, #12
 8004396:	46bd      	mov	sp, r7
 8004398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439c:	4770      	bx	lr

0800439e <_ZN7SoC_EKF17set_time_samplingEf>:

void SoC_EKF::set_time_sampling(float Ts){
 800439e:	b480      	push	{r7}
 80043a0:	b083      	sub	sp, #12
 80043a2:	af00      	add	r7, sp, #0
 80043a4:	6078      	str	r0, [r7, #4]
 80043a6:	ed87 0a00 	vstr	s0, [r7]
    _Ts = Ts;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	683a      	ldr	r2, [r7, #0]
 80043ae:	671a      	str	r2, [r3, #112]	; 0x70
};
 80043b0:	bf00      	nop
 80043b2:	370c      	adds	r7, #12
 80043b4:	46bd      	mov	sp, r7
 80043b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ba:	4770      	bx	lr

080043bc <_ZN7SoC_EKF25set_battery_configurationEOjS0_>:

void SoC_EKF::set_battery_configuration(unsigned int &&s, unsigned int &&p){
 80043bc:	b480      	push	{r7}
 80043be:	b085      	sub	sp, #20
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	60f8      	str	r0, [r7, #12]
 80043c4:	60b9      	str	r1, [r7, #8]
 80043c6:	607a      	str	r2, [r7, #4]
    _battery.cell_in_parallel = p;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681a      	ldr	r2, [r3, #0]
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	601a      	str	r2, [r3, #0]
    _battery.cell_in_series = s;
 80043d0:	68bb      	ldr	r3, [r7, #8]
 80043d2:	681a      	ldr	r2, [r3, #0]
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	605a      	str	r2, [r3, #4]
};
 80043d8:	bf00      	nop
 80043da:	3714      	adds	r7, #20
 80043dc:	46bd      	mov	sp, r7
 80043de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e2:	4770      	bx	lr

080043e4 <_ZN7SoC_EKF30set_single_cell_ocv_polinomialEPKfj>:

void SoC_EKF::set_single_cell_ocv_polinomial(const float *battery_ocv, unsigned int number_of_coef){
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b086      	sub	sp, #24
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	60f8      	str	r0, [r7, #12]
 80043ec:	60b9      	str	r1, [r7, #8]
 80043ee:	607a      	str	r2, [r7, #4]

    std::copy(battery_ocv, battery_ocv + number_of_coef, _battery.battery_ocv_poli);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	009b      	lsls	r3, r3, #2
 80043f4:	68ba      	ldr	r2, [r7, #8]
 80043f6:	18d1      	adds	r1, r2, r3
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	3320      	adds	r3, #32
 80043fc:	461a      	mov	r2, r3
 80043fe:	68b8      	ldr	r0, [r7, #8]
 8004400:	f7ff ff84 	bl	800430c <_ZSt4copyIPKfPfET0_T_S4_S3_>

    for(unsigned int ocv_poly_iter = 0; ocv_poly_iter < number_of_coef - 1; ocv_poly_iter++){
 8004404:	2300      	movs	r3, #0
 8004406:	617b      	str	r3, [r7, #20]
 8004408:	e01a      	b.n	8004440 <_ZN7SoC_EKF30set_single_cell_ocv_polinomialEPKfj+0x5c>
        _battery.battery_d_ocv_poli[ocv_poly_iter] = static_cast<float>(number_of_coef - ocv_poly_iter - 1) * battery_ocv[ocv_poly_iter];
 800440a:	687a      	ldr	r2, [r7, #4]
 800440c:	697b      	ldr	r3, [r7, #20]
 800440e:	1ad3      	subs	r3, r2, r3
 8004410:	3b01      	subs	r3, #1
 8004412:	ee07 3a90 	vmov	s15, r3
 8004416:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800441a:	697b      	ldr	r3, [r7, #20]
 800441c:	009b      	lsls	r3, r3, #2
 800441e:	68ba      	ldr	r2, [r7, #8]
 8004420:	4413      	add	r3, r2
 8004422:	edd3 7a00 	vldr	s15, [r3]
 8004426:	ee67 7a27 	vmul.f32	s15, s14, s15
 800442a:	68fa      	ldr	r2, [r7, #12]
 800442c:	697b      	ldr	r3, [r7, #20]
 800442e:	3310      	adds	r3, #16
 8004430:	009b      	lsls	r3, r3, #2
 8004432:	4413      	add	r3, r2
 8004434:	3304      	adds	r3, #4
 8004436:	edc3 7a00 	vstr	s15, [r3]
    for(unsigned int ocv_poly_iter = 0; ocv_poly_iter < number_of_coef - 1; ocv_poly_iter++){
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	3301      	adds	r3, #1
 800443e:	617b      	str	r3, [r7, #20]
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	3b01      	subs	r3, #1
 8004444:	697a      	ldr	r2, [r7, #20]
 8004446:	429a      	cmp	r2, r3
 8004448:	d3df      	bcc.n	800440a <_ZN7SoC_EKF30set_single_cell_ocv_polinomialEPKfj+0x26>
    }
};
 800444a:	bf00      	nop
 800444c:	bf00      	nop
 800444e:	3718      	adds	r7, #24
 8004450:	46bd      	mov	sp, r7
 8004452:	bd80      	pop	{r7, pc}

08004454 <_Z6hornerPKfjS0_>:
    //    std::cout<<"Kf: "<<Kf <<std::endl;
    //    std::cout<<"SoC: "<<State_vector[0]<<std::endl;
}

[[nodiscard]] float horner(const float *arry, unsigned int n, const float *x)
{
 8004454:	b480      	push	{r7}
 8004456:	b087      	sub	sp, #28
 8004458:	af00      	add	r7, sp, #0
 800445a:	60f8      	str	r0, [r7, #12]
 800445c:	60b9      	str	r1, [r7, #8]
 800445e:	607a      	str	r2, [r7, #4]
    float s = 0;
 8004460:	f04f 0300 	mov.w	r3, #0
 8004464:	617b      	str	r3, [r7, #20]
    for(unsigned int i = 0; i < n ; i++){
 8004466:	2300      	movs	r3, #0
 8004468:	613b      	str	r3, [r7, #16]
 800446a:	e013      	b.n	8004494 <_Z6hornerPKfjS0_+0x40>
        s = s*(*x) + arry[i];
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	ed93 7a00 	vldr	s14, [r3]
 8004472:	edd7 7a05 	vldr	s15, [r7, #20]
 8004476:	ee27 7a27 	vmul.f32	s14, s14, s15
 800447a:	693b      	ldr	r3, [r7, #16]
 800447c:	009b      	lsls	r3, r3, #2
 800447e:	68fa      	ldr	r2, [r7, #12]
 8004480:	4413      	add	r3, r2
 8004482:	edd3 7a00 	vldr	s15, [r3]
 8004486:	ee77 7a27 	vadd.f32	s15, s14, s15
 800448a:	edc7 7a05 	vstr	s15, [r7, #20]
    for(unsigned int i = 0; i < n ; i++){
 800448e:	693b      	ldr	r3, [r7, #16]
 8004490:	3301      	adds	r3, #1
 8004492:	613b      	str	r3, [r7, #16]
 8004494:	693a      	ldr	r2, [r7, #16]
 8004496:	68bb      	ldr	r3, [r7, #8]
 8004498:	429a      	cmp	r2, r3
 800449a:	d3e7      	bcc.n	800446c <_Z6hornerPKfjS0_+0x18>
    }
    return s;
 800449c:	697b      	ldr	r3, [r7, #20]
 800449e:	ee07 3a90 	vmov	s15, r3
}
 80044a2:	eeb0 0a67 	vmov.f32	s0, s15
 80044a6:	371c      	adds	r7, #28
 80044a8:	46bd      	mov	sp, r7
 80044aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ae:	4770      	bx	lr

080044b0 <_ZSt5clampIfERKT_S2_S2_S2_>:
   *  @param  __hi   An upper limit of arbitrary type.
   *  @return max(__val, __lo) if __val < __hi or min(__val, __hi) otherwise.
   */
  template<typename _Tp>
    constexpr const _Tp&
    clamp(const _Tp& __val, const _Tp& __lo, const _Tp& __hi)
 80044b0:	b480      	push	{r7}
 80044b2:	b085      	sub	sp, #20
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	60f8      	str	r0, [r7, #12]
 80044b8:	60b9      	str	r1, [r7, #8]
 80044ba:	607a      	str	r2, [r7, #4]
    {
      __glibcxx_assert(!(__hi < __lo));
      return (__val < __lo) ? __lo : (__hi < __val) ? __hi : __val;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	ed93 7a00 	vldr	s14, [r3]
 80044c2:	68bb      	ldr	r3, [r7, #8]
 80044c4:	edd3 7a00 	vldr	s15, [r3]
 80044c8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80044cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044d0:	d501      	bpl.n	80044d6 <_ZSt5clampIfERKT_S2_S2_S2_+0x26>
 80044d2:	68bb      	ldr	r3, [r7, #8]
 80044d4:	e00d      	b.n	80044f2 <_ZSt5clampIfERKT_S2_S2_S2_+0x42>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	ed93 7a00 	vldr	s14, [r3]
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	edd3 7a00 	vldr	s15, [r3]
 80044e2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80044e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044ea:	d501      	bpl.n	80044f0 <_ZSt5clampIfERKT_S2_S2_S2_+0x40>
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	e000      	b.n	80044f2 <_ZSt5clampIfERKT_S2_S2_S2_+0x42>
 80044f0:	68fb      	ldr	r3, [r7, #12]
    }
 80044f2:	4618      	mov	r0, r3
 80044f4:	3714      	adds	r7, #20
 80044f6:	46bd      	mov	sp, r7
 80044f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fc:	4770      	bx	lr

080044fe <_ZSt12__miter_baseIPKfET_S2_>:
  // Fallback implementation of the function in bits/stl_iterator.h used to
  // remove the move_iterator wrapper.
  template<typename _Iterator>
    _GLIBCXX20_CONSTEXPR
    inline _Iterator
    __miter_base(_Iterator __it)
 80044fe:	b480      	push	{r7}
 8004500:	b083      	sub	sp, #12
 8004502:	af00      	add	r7, sp, #0
 8004504:	6078      	str	r0, [r7, #4]
    { return __it; }
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	4618      	mov	r0, r3
 800450a:	370c      	adds	r7, #12
 800450c:	46bd      	mov	sp, r7
 800450e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004512:	4770      	bx	lr

08004514 <_ZSt13__copy_move_aILb0EPKfPfET1_T0_S4_S3_>:
    __copy_move_a(_II __first, _II __last, _OI __result)
 8004514:	b5b0      	push	{r4, r5, r7, lr}
 8004516:	b084      	sub	sp, #16
 8004518:	af00      	add	r7, sp, #0
 800451a:	60f8      	str	r0, [r7, #12]
 800451c:	60b9      	str	r1, [r7, #8]
 800451e:	607a      	str	r2, [r7, #4]
      return std::__niter_wrap(__result,
 8004520:	68f8      	ldr	r0, [r7, #12]
 8004522:	f000 f81a 	bl	800455a <_ZSt12__niter_baseIPKfET_S2_>
 8004526:	4604      	mov	r4, r0
 8004528:	68b8      	ldr	r0, [r7, #8]
 800452a:	f000 f816 	bl	800455a <_ZSt12__niter_baseIPKfET_S2_>
 800452e:	4605      	mov	r5, r0
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	4618      	mov	r0, r3
 8004534:	f000 f81c 	bl	8004570 <_ZSt12__niter_baseIPfET_S1_>
 8004538:	4603      	mov	r3, r0
 800453a:	461a      	mov	r2, r3
 800453c:	4629      	mov	r1, r5
 800453e:	4620      	mov	r0, r4
 8004540:	f000 f821 	bl	8004586 <_ZSt14__copy_move_a1ILb0EPKfPfET1_T0_S4_S3_>
 8004544:	4602      	mov	r2, r0
 8004546:	1d3b      	adds	r3, r7, #4
 8004548:	4611      	mov	r1, r2
 800454a:	4618      	mov	r0, r3
 800454c:	f000 f82b 	bl	80045a6 <_ZSt12__niter_wrapIPfET_RKS1_S1_>
 8004550:	4603      	mov	r3, r0
    }
 8004552:	4618      	mov	r0, r3
 8004554:	3710      	adds	r7, #16
 8004556:	46bd      	mov	sp, r7
 8004558:	bdb0      	pop	{r4, r5, r7, pc}

0800455a <_ZSt12__niter_baseIPKfET_S2_>:
    __niter_base(_Iterator __it)
 800455a:	b480      	push	{r7}
 800455c:	b083      	sub	sp, #12
 800455e:	af00      	add	r7, sp, #0
 8004560:	6078      	str	r0, [r7, #4]
    { return __it; }
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	4618      	mov	r0, r3
 8004566:	370c      	adds	r7, #12
 8004568:	46bd      	mov	sp, r7
 800456a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456e:	4770      	bx	lr

08004570 <_ZSt12__niter_baseIPfET_S1_>:
    __niter_base(_Iterator __it)
 8004570:	b480      	push	{r7}
 8004572:	b083      	sub	sp, #12
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
    { return __it; }
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	4618      	mov	r0, r3
 800457c:	370c      	adds	r7, #12
 800457e:	46bd      	mov	sp, r7
 8004580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004584:	4770      	bx	lr

08004586 <_ZSt14__copy_move_a1ILb0EPKfPfET1_T0_S4_S3_>:
    __copy_move_a1(_II __first, _II __last, _OI __result)
 8004586:	b580      	push	{r7, lr}
 8004588:	b084      	sub	sp, #16
 800458a:	af00      	add	r7, sp, #0
 800458c:	60f8      	str	r0, [r7, #12]
 800458e:	60b9      	str	r1, [r7, #8]
 8004590:	607a      	str	r2, [r7, #4]
    { return std::__copy_move_a2<_IsMove>(__first, __last, __result); }
 8004592:	687a      	ldr	r2, [r7, #4]
 8004594:	68b9      	ldr	r1, [r7, #8]
 8004596:	68f8      	ldr	r0, [r7, #12]
 8004598:	f000 f811 	bl	80045be <_ZSt14__copy_move_a2ILb0EPKfPfET1_T0_S4_S3_>
 800459c:	4603      	mov	r3, r0
 800459e:	4618      	mov	r0, r3
 80045a0:	3710      	adds	r7, #16
 80045a2:	46bd      	mov	sp, r7
 80045a4:	bd80      	pop	{r7, pc}

080045a6 <_ZSt12__niter_wrapIPfET_RKS1_S1_>:
    __niter_wrap(const _Iterator&, _Iterator __res)
 80045a6:	b480      	push	{r7}
 80045a8:	b083      	sub	sp, #12
 80045aa:	af00      	add	r7, sp, #0
 80045ac:	6078      	str	r0, [r7, #4]
 80045ae:	6039      	str	r1, [r7, #0]
    { return __res; }
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	4618      	mov	r0, r3
 80045b4:	370c      	adds	r7, #12
 80045b6:	46bd      	mov	sp, r7
 80045b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045bc:	4770      	bx	lr

080045be <_ZSt14__copy_move_a2ILb0EPKfPfET1_T0_S4_S3_>:
    __copy_move_a2(_II __first, _II __last, _OI __result)
 80045be:	b580      	push	{r7, lr}
 80045c0:	b084      	sub	sp, #16
 80045c2:	af00      	add	r7, sp, #0
 80045c4:	60f8      	str	r0, [r7, #12]
 80045c6:	60b9      	str	r1, [r7, #8]
 80045c8:	607a      	str	r2, [r7, #4]
      if (std::is_constant_evaluated())
 80045ca:	f7fc fd9b 	bl	8001104 <_ZSt21is_constant_evaluatedv>
 80045ce:	4603      	mov	r3, r0
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d006      	beq.n	80045e2 <_ZSt14__copy_move_a2ILb0EPKfPfET1_T0_S4_S3_+0x24>
	  __copy_m(__first, __last, __result);
 80045d4:	687a      	ldr	r2, [r7, #4]
 80045d6:	68b9      	ldr	r1, [r7, #8]
 80045d8:	68f8      	ldr	r0, [r7, #12]
 80045da:	f000 f80d 	bl	80045f8 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKfPfEET0_T_S7_S6_>
 80045de:	4603      	mov	r3, r0
 80045e0:	e006      	b.n	80045f0 <_ZSt14__copy_move_a2ILb0EPKfPfET1_T0_S4_S3_+0x32>
			      _Category>::__copy_m(__first, __last, __result);
 80045e2:	687a      	ldr	r2, [r7, #4]
 80045e4:	68b9      	ldr	r1, [r7, #8]
 80045e6:	68f8      	ldr	r0, [r7, #12]
 80045e8:	f000 f829 	bl	800463e <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIfEEPT_PKS3_S6_S4_>
 80045ec:	4603      	mov	r3, r0
 80045ee:	bf00      	nop
    }
 80045f0:	4618      	mov	r0, r3
 80045f2:	3710      	adds	r7, #16
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}

080045f8 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKfPfEET0_T_S7_S6_>:
	__copy_m(_II __first, _II __last, _OI __result)
 80045f8:	b480      	push	{r7}
 80045fa:	b087      	sub	sp, #28
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	60f8      	str	r0, [r7, #12]
 8004600:	60b9      	str	r1, [r7, #8]
 8004602:	607a      	str	r2, [r7, #4]
	  for(_Distance __n = __last - __first; __n > 0; --__n)
 8004604:	68ba      	ldr	r2, [r7, #8]
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	1ad3      	subs	r3, r2, r3
 800460a:	109b      	asrs	r3, r3, #2
 800460c:	617b      	str	r3, [r7, #20]
 800460e:	e00c      	b.n	800462a <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKfPfEET0_T_S7_S6_+0x32>
	      *__result = *__first;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	681a      	ldr	r2, [r3, #0]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	601a      	str	r2, [r3, #0]
	      ++__first;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	3304      	adds	r3, #4
 800461c:	60fb      	str	r3, [r7, #12]
	      ++__result;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	3304      	adds	r3, #4
 8004622:	607b      	str	r3, [r7, #4]
	  for(_Distance __n = __last - __first; __n > 0; --__n)
 8004624:	697b      	ldr	r3, [r7, #20]
 8004626:	3b01      	subs	r3, #1
 8004628:	617b      	str	r3, [r7, #20]
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	2b00      	cmp	r3, #0
 800462e:	dcef      	bgt.n	8004610 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKfPfEET0_T_S7_S6_+0x18>
	  return __result;
 8004630:	687b      	ldr	r3, [r7, #4]
	}
 8004632:	4618      	mov	r0, r3
 8004634:	371c      	adds	r7, #28
 8004636:	46bd      	mov	sp, r7
 8004638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463c:	4770      	bx	lr

0800463e <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIfEEPT_PKS3_S6_S4_>:
	__copy_m(const _Tp* __first, const _Tp* __last, _Tp* __result)
 800463e:	b580      	push	{r7, lr}
 8004640:	b086      	sub	sp, #24
 8004642:	af00      	add	r7, sp, #0
 8004644:	60f8      	str	r0, [r7, #12]
 8004646:	60b9      	str	r1, [r7, #8]
 8004648:	607a      	str	r2, [r7, #4]
	  const ptrdiff_t _Num = __last - __first;
 800464a:	68ba      	ldr	r2, [r7, #8]
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	1ad3      	subs	r3, r2, r3
 8004650:	109b      	asrs	r3, r3, #2
 8004652:	617b      	str	r3, [r7, #20]
	  if (_Num)
 8004654:	697b      	ldr	r3, [r7, #20]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d006      	beq.n	8004668 <_ZNSt11__copy_moveILb0ELb1ESt26random_access_iterator_tagE8__copy_mIfEEPT_PKS3_S6_S4_+0x2a>
	    __builtin_memmove(__result, __first, sizeof(_Tp) * _Num);
 800465a:	697b      	ldr	r3, [r7, #20]
 800465c:	009b      	lsls	r3, r3, #2
 800465e:	461a      	mov	r2, r3
 8004660:	68f9      	ldr	r1, [r7, #12]
 8004662:	6878      	ldr	r0, [r7, #4]
 8004664:	f00f ff6f 	bl	8014546 <memmove>
	  return __result + _Num;
 8004668:	697b      	ldr	r3, [r7, #20]
 800466a:	009b      	lsls	r3, r3, #2
 800466c:	687a      	ldr	r2, [r7, #4]
 800466e:	4413      	add	r3, r2
	}
 8004670:	4618      	mov	r0, r3
 8004672:	3718      	adds	r7, #24
 8004674:	46bd      	mov	sp, r7
 8004676:	bd80      	pop	{r7, pc}

08004678 <_ZN7SoC_EKF7get_SoCEv>:
    // negative current -> charge
    void update(const float &Current, const float &Voltage);

    void update_SoC_based_on_voltage(const float &Voltage);
    
    [[nodiscard]] float get_SoC(){return _State_vector[SoC];};
 8004678:	b480      	push	{r7}
 800467a:	b083      	sub	sp, #12
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8004686:	ee07 3a90 	vmov	s15, r3
 800468a:	eeb0 0a67 	vmov.f32	s0, s15
 800468e:	370c      	adds	r7, #12
 8004690:	46bd      	mov	sp, r7
 8004692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004696:	4770      	bx	lr

08004698 <_Z17calculate_currentv>:
float max_divided_current_sensor_output_voltage = ((float)(CS_MAX_OUTPUT_VOLTAGE * RESISTOR_2) / (float)(RESISTOR_1 + RESISTOR_2)) / 1000.0;
float current_sensor_volts_to_amper = ((float)(CS_MVOLT_TO_AMPER * RESISTOR_2) / (float)(RESISTOR_1 + RESISTOR_2)) / 1000.0;
float output_current_factor = max_divided_current_sensor_output_voltage / 4096.0 * (1.0 / current_sensor_volts_to_amper);

void calculate_current()
{
 8004698:	b480      	push	{r7}
 800469a:	b087      	sub	sp, #28
 800469c:	af00      	add	r7, sp, #0
	float raw_sum = 0, raw_max = INT32_MIN, raw_min = INT32_MAX, avarage_adc;
 800469e:	f04f 0300 	mov.w	r3, #0
 80046a2:	617b      	str	r3, [r7, #20]
 80046a4:	f04f 434f 	mov.w	r3, #3472883712	; 0xcf000000
 80046a8:	613b      	str	r3, [r7, #16]
 80046aa:	f04f 439e 	mov.w	r3, #1325400064	; 0x4f000000
 80046ae:	60fb      	str	r3, [r7, #12]
	for(int i = 0; i < NUMBER_OF_CS_SAMPLES; i++)
 80046b0:	2300      	movs	r3, #0
 80046b2:	60bb      	str	r3, [r7, #8]
 80046b4:	e03e      	b.n	8004734 <_Z17calculate_currentv+0x9c>
	{
		int16_t raw_value = data.current.adc[i];
 80046b6:	4a43      	ldr	r2, [pc, #268]	; (80047c4 <_Z17calculate_currentv+0x12c>)
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	330e      	adds	r3, #14
 80046bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046c0:	807b      	strh	r3, [r7, #2]
		raw_sum += raw_value;
 80046c2:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80046c6:	ee07 3a90 	vmov	s15, r3
 80046ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80046ce:	ed97 7a05 	vldr	s14, [r7, #20]
 80046d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80046d6:	edc7 7a05 	vstr	s15, [r7, #20]
		if(raw_value > raw_max) raw_max = raw_value;
 80046da:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80046de:	ee07 3a90 	vmov	s15, r3
 80046e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80046e6:	ed97 7a04 	vldr	s14, [r7, #16]
 80046ea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80046ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046f2:	d507      	bpl.n	8004704 <_Z17calculate_currentv+0x6c>
 80046f4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80046f8:	ee07 3a90 	vmov	s15, r3
 80046fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004700:	edc7 7a04 	vstr	s15, [r7, #16]
		if(raw_value < raw_min) raw_min = raw_value;
 8004704:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004708:	ee07 3a90 	vmov	s15, r3
 800470c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004710:	ed97 7a03 	vldr	s14, [r7, #12]
 8004714:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004718:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800471c:	dd07      	ble.n	800472e <_Z17calculate_currentv+0x96>
 800471e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004722:	ee07 3a90 	vmov	s15, r3
 8004726:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800472a:	edc7 7a03 	vstr	s15, [r7, #12]
	for(int i = 0; i < NUMBER_OF_CS_SAMPLES; i++)
 800472e:	68bb      	ldr	r3, [r7, #8]
 8004730:	3301      	adds	r3, #1
 8004732:	60bb      	str	r3, [r7, #8]
 8004734:	68bb      	ldr	r3, [r7, #8]
 8004736:	2b63      	cmp	r3, #99	; 0x63
 8004738:	ddbd      	ble.n	80046b6 <_Z17calculate_currentv+0x1e>
	}
	avarage_adc = raw_sum / NUMBER_OF_CS_SAMPLES;
 800473a:	ed97 7a05 	vldr	s14, [r7, #20]
 800473e:	eddf 6a22 	vldr	s13, [pc, #136]	; 80047c8 <_Z17calculate_currentv+0x130>
 8004742:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004746:	edc7 7a01 	vstr	s15, [r7, #4]

	avarage_adc -= NEUTRAL_CURRENT_SENSOR;
 800474a:	edd7 7a01 	vldr	s15, [r7, #4]
 800474e:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80047cc <_Z17calculate_currentv+0x134>
 8004752:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004756:	edc7 7a01 	vstr	s15, [r7, #4]
	raw_max -= NEUTRAL_CURRENT_SENSOR;
 800475a:	edd7 7a04 	vldr	s15, [r7, #16]
 800475e:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 80047cc <_Z17calculate_currentv+0x134>
 8004762:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004766:	edc7 7a04 	vstr	s15, [r7, #16]
	raw_min -= NEUTRAL_CURRENT_SENSOR;
 800476a:	edd7 7a03 	vldr	s15, [r7, #12]
 800476e:	ed9f 7a17 	vldr	s14, [pc, #92]	; 80047cc <_Z17calculate_currentv+0x134>
 8004772:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004776:	edc7 7a03 	vstr	s15, [r7, #12]

	data.current.value = avarage_adc * output_current_factor;
 800477a:	4b15      	ldr	r3, [pc, #84]	; (80047d0 <_Z17calculate_currentv+0x138>)
 800477c:	ed93 7a00 	vldr	s14, [r3]
 8004780:	edd7 7a01 	vldr	s15, [r7, #4]
 8004784:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004788:	4b0e      	ldr	r3, [pc, #56]	; (80047c4 <_Z17calculate_currentv+0x12c>)
 800478a:	edc3 7a72 	vstr	s15, [r3, #456]	; 0x1c8
	data.current.value_max = (float)raw_max * output_current_factor;
 800478e:	4b10      	ldr	r3, [pc, #64]	; (80047d0 <_Z17calculate_currentv+0x138>)
 8004790:	ed93 7a00 	vldr	s14, [r3]
 8004794:	edd7 7a04 	vldr	s15, [r7, #16]
 8004798:	ee67 7a27 	vmul.f32	s15, s14, s15
 800479c:	4b09      	ldr	r3, [pc, #36]	; (80047c4 <_Z17calculate_currentv+0x12c>)
 800479e:	edc3 7a73 	vstr	s15, [r3, #460]	; 0x1cc
	data.current.value_min = (float)raw_min * output_current_factor;
 80047a2:	4b0b      	ldr	r3, [pc, #44]	; (80047d0 <_Z17calculate_currentv+0x138>)
 80047a4:	ed93 7a00 	vldr	s14, [r3]
 80047a8:	edd7 7a03 	vldr	s15, [r7, #12]
 80047ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047b0:	4b04      	ldr	r3, [pc, #16]	; (80047c4 <_Z17calculate_currentv+0x12c>)
 80047b2:	edc3 7a74 	vstr	s15, [r3, #464]	; 0x1d0
		chargingState = 1;
	}else if (outputCurrent >= 0 || HAL_GPIO_ReadPin(LED_2_GPIO_Port, LED_2_Pin) == 1){
		chargingState = 0;
	}*/

}
 80047b6:	bf00      	nop
 80047b8:	371c      	adds	r7, #28
 80047ba:	46bd      	mov	sp, r7
 80047bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c0:	4770      	bx	lr
 80047c2:	bf00      	nop
 80047c4:	20001478 	.word	0x20001478
 80047c8:	42c80000 	.word	0x42c80000
 80047cc:	4501b000 	.word	0x4501b000
 80047d0:	20003f1c 	.word	0x20003f1c

080047d4 <_Z18start_soc_functionPv>:

void start_soc_function(void *argument){
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b086      	sub	sp, #24
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
	data.soc.main.set_single_cell_equivalent_model(ICR18650);
 80047dc:	4933      	ldr	r1, [pc, #204]	; (80048ac <_Z18start_soc_functionPv+0xd8>)
 80047de:	4834      	ldr	r0, [pc, #208]	; (80048b0 <_Z18start_soc_functionPv+0xdc>)
 80047e0:	f7ff fdac 	bl	800433c <_ZN7SoC_EKF32set_single_cell_equivalent_modelEPKf>
	data.soc.main.set_single_cell_ocv_polinomial(Li_Ion_ocv, Li_Ion_ocv_length);
 80047e4:	2209      	movs	r2, #9
 80047e6:	4933      	ldr	r1, [pc, #204]	; (80048b4 <_Z18start_soc_functionPv+0xe0>)
 80047e8:	4831      	ldr	r0, [pc, #196]	; (80048b0 <_Z18start_soc_functionPv+0xdc>)
 80047ea:	f7ff fdfb 	bl	80043e4 <_ZN7SoC_EKF30set_single_cell_ocv_polinomialEPKfj>
	data.soc.main.set_battery_configuration(1, 2);
 80047ee:	2301      	movs	r3, #1
 80047f0:	613b      	str	r3, [r7, #16]
 80047f2:	2302      	movs	r3, #2
 80047f4:	617b      	str	r3, [r7, #20]
 80047f6:	f107 0214 	add.w	r2, r7, #20
 80047fa:	f107 0310 	add.w	r3, r7, #16
 80047fe:	4619      	mov	r1, r3
 8004800:	482b      	ldr	r0, [pc, #172]	; (80048b0 <_Z18start_soc_functionPv+0xdc>)
 8004802:	f7ff fddb 	bl	80043bc <_ZN7SoC_EKF25set_battery_configurationEOjS0_>
	data.soc.main.set_time_sampling(0.03f);
 8004806:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 80048b8 <_Z18start_soc_functionPv+0xe4>
 800480a:	4829      	ldr	r0, [pc, #164]	; (80048b0 <_Z18start_soc_functionPv+0xdc>)
 800480c:	f7ff fdc7 	bl	800439e <_ZN7SoC_EKF17set_time_samplingEf>
	data.soc.main.set_update_matrix();
 8004810:	4827      	ldr	r0, [pc, #156]	; (80048b0 <_Z18start_soc_functionPv+0xdc>)
 8004812:	f7ff fb21 	bl	8003e58 <_ZN7SoC_EKF17set_update_matrixEv>
	data.soc.main.set_initial_SoC(0.5);
 8004816:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800481a:	4825      	ldr	r0, [pc, #148]	; (80048b0 <_Z18start_soc_functionPv+0xdc>)
 800481c:	f7ff fda0 	bl	8004360 <_ZN7SoC_EKF15set_initial_SoCEf>

	osDelay(100);
 8004820:	2064      	movs	r0, #100	; 0x64
 8004822:	f00b fcc1 	bl	80101a8 <osDelay>

	float temp_voltage = (float)data.voltages.cells[0] / 10'000.0f;
 8004826:	4b25      	ldr	r3, [pc, #148]	; (80048bc <_Z18start_soc_functionPv+0xe8>)
 8004828:	881b      	ldrh	r3, [r3, #0]
 800482a:	ee07 3a90 	vmov	s15, r3
 800482e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004832:	eddf 6a23 	vldr	s13, [pc, #140]	; 80048c0 <_Z18start_soc_functionPv+0xec>
 8004836:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800483a:	edc7 7a03 	vstr	s15, [r7, #12]
	data.soc.main.update_SoC_based_on_voltage(temp_voltage);
 800483e:	f107 030c 	add.w	r3, r7, #12
 8004842:	4619      	mov	r1, r3
 8004844:	481a      	ldr	r0, [pc, #104]	; (80048b0 <_Z18start_soc_functionPv+0xdc>)
 8004846:	f7ff fd09 	bl	800425c <_ZN7SoC_EKF27update_SoC_based_on_voltageERKf>

	for(;;){
		osDelay(30);
 800484a:	201e      	movs	r0, #30
 800484c:	f00b fcac 	bl	80101a8 <osDelay>

		calculate_current();
 8004850:	f7ff ff22 	bl	8004698 <_Z17calculate_currentv>

		float temp_voltage = (float)data.voltages.cells[0] / 10'000.0f;
 8004854:	4b19      	ldr	r3, [pc, #100]	; (80048bc <_Z18start_soc_functionPv+0xe8>)
 8004856:	881b      	ldrh	r3, [r3, #0]
 8004858:	ee07 3a90 	vmov	s15, r3
 800485c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004860:	eddf 6a17 	vldr	s13, [pc, #92]	; 80048c0 <_Z18start_soc_functionPv+0xec>
 8004864:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004868:	edc7 7a02 	vstr	s15, [r7, #8]
		data.soc.main.update(data.current.value, temp_voltage);
 800486c:	f107 0308 	add.w	r3, r7, #8
 8004870:	461a      	mov	r2, r3
 8004872:	4914      	ldr	r1, [pc, #80]	; (80048c4 <_Z18start_soc_functionPv+0xf0>)
 8004874:	480e      	ldr	r0, [pc, #56]	; (80048b0 <_Z18start_soc_functionPv+0xdc>)
 8004876:	f7ff fbbb 	bl	8003ff0 <_ZN7SoC_EKF6updateERKfS1_>
		data.soc.value = data.soc.main.get_SoC();
 800487a:	480d      	ldr	r0, [pc, #52]	; (80048b0 <_Z18start_soc_functionPv+0xdc>)
 800487c:	f7ff fefc 	bl	8004678 <_ZN7SoC_EKF7get_SoCEv>
 8004880:	eef0 7a40 	vmov.f32	s15, s0
 8004884:	4b0d      	ldr	r3, [pc, #52]	; (80048bc <_Z18start_soc_functionPv+0xe8>)
 8004886:	edc3 7aa2 	vstr	s15, [r3, #648]	; 0x288
		data.soc.value_can = (uint8_t)(data.soc.value * 100);
 800488a:	4b0c      	ldr	r3, [pc, #48]	; (80048bc <_Z18start_soc_functionPv+0xe8>)
 800488c:	edd3 7aa2 	vldr	s15, [r3, #648]	; 0x288
 8004890:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 80048c8 <_Z18start_soc_functionPv+0xf4>
 8004894:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004898:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800489c:	edc7 7a00 	vstr	s15, [r7]
 80048a0:	783b      	ldrb	r3, [r7, #0]
 80048a2:	b2da      	uxtb	r2, r3
 80048a4:	4b05      	ldr	r3, [pc, #20]	; (80048bc <_Z18start_soc_functionPv+0xe8>)
 80048a6:	f883 228c 	strb.w	r2, [r3, #652]	; 0x28c

	}
 80048aa:	e7ce      	b.n	800484a <_Z18start_soc_functionPv+0x76>
 80048ac:	08016db0 	.word	0x08016db0
 80048b0:	2000164c 	.word	0x2000164c
 80048b4:	08016dc8 	.word	0x08016dc8
 80048b8:	3cf5c28f 	.word	0x3cf5c28f
 80048bc:	20001478 	.word	0x20001478
 80048c0:	461c4000 	.word	0x461c4000
 80048c4:	20001640 	.word	0x20001640
 80048c8:	42c80000 	.word	0x42c80000

080048cc <_Z41__static_initialization_and_destruction_0ii>:
}
 80048cc:	b480      	push	{r7}
 80048ce:	b083      	sub	sp, #12
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
 80048d4:	6039      	str	r1, [r7, #0]
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2b01      	cmp	r3, #1
 80048da:	d117      	bne.n	800490c <_Z41__static_initialization_and_destruction_0ii+0x40>
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80048e2:	4293      	cmp	r3, r2
 80048e4:	d112      	bne.n	800490c <_Z41__static_initialization_and_destruction_0ii+0x40>
float output_current_factor = max_divided_current_sensor_output_voltage / 4096.0 * (1.0 / current_sensor_volts_to_amper);
 80048e6:	4b0c      	ldr	r3, [pc, #48]	; (8004918 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 80048e8:	edd3 7a00 	vldr	s15, [r3]
 80048ec:	eddf 6a0b 	vldr	s13, [pc, #44]	; 800491c <_Z41__static_initialization_and_destruction_0ii+0x50>
 80048f0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80048f4:	4b0a      	ldr	r3, [pc, #40]	; (8004920 <_Z41__static_initialization_and_destruction_0ii+0x54>)
 80048f6:	edd3 6a00 	vldr	s13, [r3]
 80048fa:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80048fe:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8004902:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004906:	4b07      	ldr	r3, [pc, #28]	; (8004924 <_Z41__static_initialization_and_destruction_0ii+0x58>)
 8004908:	edc3 7a00 	vstr	s15, [r3]
}
 800490c:	bf00      	nop
 800490e:	370c      	adds	r7, #12
 8004910:	46bd      	mov	sp, r7
 8004912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004916:	4770      	bx	lr
 8004918:	2000021c 	.word	0x2000021c
 800491c:	45800000 	.word	0x45800000
 8004920:	20000220 	.word	0x20000220
 8004924:	20003f1c 	.word	0x20003f1c

08004928 <_GLOBAL__sub_I_max_divided_current_sensor_output_voltage>:
 8004928:	b580      	push	{r7, lr}
 800492a:	af00      	add	r7, sp, #0
 800492c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004930:	2001      	movs	r0, #1
 8004932:	f7ff ffcb 	bl	80048cc <_Z41__static_initialization_and_destruction_0ii>
 8004936:	bd80      	pop	{r7, pc}

08004938 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004938:	b580      	push	{r7, lr}
 800493a:	b082      	sub	sp, #8
 800493c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800493e:	4b11      	ldr	r3, [pc, #68]	; (8004984 <HAL_MspInit+0x4c>)
 8004940:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004942:	4a10      	ldr	r2, [pc, #64]	; (8004984 <HAL_MspInit+0x4c>)
 8004944:	f043 0301 	orr.w	r3, r3, #1
 8004948:	6613      	str	r3, [r2, #96]	; 0x60
 800494a:	4b0e      	ldr	r3, [pc, #56]	; (8004984 <HAL_MspInit+0x4c>)
 800494c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800494e:	f003 0301 	and.w	r3, r3, #1
 8004952:	607b      	str	r3, [r7, #4]
 8004954:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004956:	4b0b      	ldr	r3, [pc, #44]	; (8004984 <HAL_MspInit+0x4c>)
 8004958:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800495a:	4a0a      	ldr	r2, [pc, #40]	; (8004984 <HAL_MspInit+0x4c>)
 800495c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004960:	6593      	str	r3, [r2, #88]	; 0x58
 8004962:	4b08      	ldr	r3, [pc, #32]	; (8004984 <HAL_MspInit+0x4c>)
 8004964:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004966:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800496a:	603b      	str	r3, [r7, #0]
 800496c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800496e:	2200      	movs	r2, #0
 8004970:	210f      	movs	r1, #15
 8004972:	f06f 0001 	mvn.w	r0, #1
 8004976:	f003 f91d 	bl	8007bb4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800497a:	bf00      	nop
 800497c:	3708      	adds	r7, #8
 800497e:	46bd      	mov	sp, r7
 8004980:	bd80      	pop	{r7, pc}
 8004982:	bf00      	nop
 8004984:	40021000 	.word	0x40021000

08004988 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b0b4      	sub	sp, #208	; 0xd0
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004990:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8004994:	2200      	movs	r2, #0
 8004996:	601a      	str	r2, [r3, #0]
 8004998:	605a      	str	r2, [r3, #4]
 800499a:	609a      	str	r2, [r3, #8]
 800499c:	60da      	str	r2, [r3, #12]
 800499e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80049a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80049a4:	2298      	movs	r2, #152	; 0x98
 80049a6:	2100      	movs	r1, #0
 80049a8:	4618      	mov	r0, r3
 80049aa:	f00f fde6 	bl	801457a <memset>
  if(hadc->Instance==ADC1)
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	4a97      	ldr	r2, [pc, #604]	; (8004c10 <HAL_ADC_MspInit+0x288>)
 80049b4:	4293      	cmp	r3, r2
 80049b6:	f040 80ad 	bne.w	8004b14 <HAL_ADC_MspInit+0x18c>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80049ba:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80049be:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 80049c0:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 80049c4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80049c8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80049cc:	4618      	mov	r0, r3
 80049ce:	f005 ffa3 	bl	800a918 <HAL_RCCEx_PeriphCLKConfig>
 80049d2:	4603      	mov	r3, r0
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d001      	beq.n	80049dc <HAL_ADC_MspInit+0x54>
    {
      Error_Handler();
 80049d8:	f7ff f9aa 	bl	8003d30 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 80049dc:	4b8d      	ldr	r3, [pc, #564]	; (8004c14 <HAL_ADC_MspInit+0x28c>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	3301      	adds	r3, #1
 80049e2:	4a8c      	ldr	r2, [pc, #560]	; (8004c14 <HAL_ADC_MspInit+0x28c>)
 80049e4:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 80049e6:	4b8b      	ldr	r3, [pc, #556]	; (8004c14 <HAL_ADC_MspInit+0x28c>)
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	2b01      	cmp	r3, #1
 80049ec:	d10b      	bne.n	8004a06 <HAL_ADC_MspInit+0x7e>
      __HAL_RCC_ADC_CLK_ENABLE();
 80049ee:	4b8a      	ldr	r3, [pc, #552]	; (8004c18 <HAL_ADC_MspInit+0x290>)
 80049f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049f2:	4a89      	ldr	r2, [pc, #548]	; (8004c18 <HAL_ADC_MspInit+0x290>)
 80049f4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80049f8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80049fa:	4b87      	ldr	r3, [pc, #540]	; (8004c18 <HAL_ADC_MspInit+0x290>)
 80049fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049fe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004a02:	623b      	str	r3, [r7, #32]
 8004a04:	6a3b      	ldr	r3, [r7, #32]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004a06:	4b84      	ldr	r3, [pc, #528]	; (8004c18 <HAL_ADC_MspInit+0x290>)
 8004a08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a0a:	4a83      	ldr	r2, [pc, #524]	; (8004c18 <HAL_ADC_MspInit+0x290>)
 8004a0c:	f043 0301 	orr.w	r3, r3, #1
 8004a10:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004a12:	4b81      	ldr	r3, [pc, #516]	; (8004c18 <HAL_ADC_MspInit+0x290>)
 8004a14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a16:	f003 0301 	and.w	r3, r3, #1
 8004a1a:	61fb      	str	r3, [r7, #28]
 8004a1c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004a1e:	4b7e      	ldr	r3, [pc, #504]	; (8004c18 <HAL_ADC_MspInit+0x290>)
 8004a20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a22:	4a7d      	ldr	r2, [pc, #500]	; (8004c18 <HAL_ADC_MspInit+0x290>)
 8004a24:	f043 0304 	orr.w	r3, r3, #4
 8004a28:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004a2a:	4b7b      	ldr	r3, [pc, #492]	; (8004c18 <HAL_ADC_MspInit+0x290>)
 8004a2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a2e:	f003 0304 	and.w	r3, r3, #4
 8004a32:	61bb      	str	r3, [r7, #24]
 8004a34:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004a36:	4b78      	ldr	r3, [pc, #480]	; (8004c18 <HAL_ADC_MspInit+0x290>)
 8004a38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a3a:	4a77      	ldr	r2, [pc, #476]	; (8004c18 <HAL_ADC_MspInit+0x290>)
 8004a3c:	f043 0302 	orr.w	r3, r3, #2
 8004a40:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004a42:	4b75      	ldr	r3, [pc, #468]	; (8004c18 <HAL_ADC_MspInit+0x290>)
 8004a44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a46:	f003 0302 	and.w	r3, r3, #2
 8004a4a:	617b      	str	r3, [r7, #20]
 8004a4c:	697b      	ldr	r3, [r7, #20]
    PA7     ------> ADC1_IN12
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    PB0     ------> ADC1_IN15
    */
    GPIO_InitStruct.Pin = THERM_1_Pin|THERM_2_Pin|THERM_3_Pin|THERM_4_Pin
 8004a4e:	23f8      	movs	r3, #248	; 0xf8
 8004a50:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
                          |THERM_5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8004a54:	230b      	movs	r3, #11
 8004a56:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004a60:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8004a64:	4619      	mov	r1, r3
 8004a66:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004a6a:	f003 fb3f 	bl	80080ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = THERM_6_Pin|THERM_7_Pin;
 8004a6e:	2330      	movs	r3, #48	; 0x30
 8004a70:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8004a74:	230b      	movs	r3, #11
 8004a76:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004a80:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8004a84:	4619      	mov	r1, r3
 8004a86:	4865      	ldr	r0, [pc, #404]	; (8004c1c <HAL_ADC_MspInit+0x294>)
 8004a88:	f003 fb30 	bl	80080ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = THERM_8_Pin;
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8004a92:	230b      	movs	r3, #11
 8004a94:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a98:	2300      	movs	r3, #0
 8004a9a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(THERM_8_GPIO_Port, &GPIO_InitStruct);
 8004a9e:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8004aa2:	4619      	mov	r1, r3
 8004aa4:	485e      	ldr	r0, [pc, #376]	; (8004c20 <HAL_ADC_MspInit+0x298>)
 8004aa6:	f003 fb21 	bl	80080ec <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8004aaa:	4b5e      	ldr	r3, [pc, #376]	; (8004c24 <HAL_ADC_MspInit+0x29c>)
 8004aac:	4a5e      	ldr	r2, [pc, #376]	; (8004c28 <HAL_ADC_MspInit+0x2a0>)
 8004aae:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8004ab0:	4b5c      	ldr	r3, [pc, #368]	; (8004c24 <HAL_ADC_MspInit+0x29c>)
 8004ab2:	2205      	movs	r2, #5
 8004ab4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004ab6:	4b5b      	ldr	r3, [pc, #364]	; (8004c24 <HAL_ADC_MspInit+0x29c>)
 8004ab8:	2200      	movs	r2, #0
 8004aba:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004abc:	4b59      	ldr	r3, [pc, #356]	; (8004c24 <HAL_ADC_MspInit+0x29c>)
 8004abe:	2200      	movs	r2, #0
 8004ac0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004ac2:	4b58      	ldr	r3, [pc, #352]	; (8004c24 <HAL_ADC_MspInit+0x29c>)
 8004ac4:	2280      	movs	r2, #128	; 0x80
 8004ac6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004ac8:	4b56      	ldr	r3, [pc, #344]	; (8004c24 <HAL_ADC_MspInit+0x29c>)
 8004aca:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004ace:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004ad0:	4b54      	ldr	r3, [pc, #336]	; (8004c24 <HAL_ADC_MspInit+0x29c>)
 8004ad2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004ad6:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8004ad8:	4b52      	ldr	r3, [pc, #328]	; (8004c24 <HAL_ADC_MspInit+0x29c>)
 8004ada:	2220      	movs	r2, #32
 8004adc:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8004ade:	4b51      	ldr	r3, [pc, #324]	; (8004c24 <HAL_ADC_MspInit+0x29c>)
 8004ae0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004ae4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004ae6:	484f      	ldr	r0, [pc, #316]	; (8004c24 <HAL_ADC_MspInit+0x29c>)
 8004ae8:	f003 f88e 	bl	8007c08 <HAL_DMA_Init>
 8004aec:	4603      	mov	r3, r0
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d001      	beq.n	8004af6 <HAL_ADC_MspInit+0x16e>
    {
      Error_Handler();
 8004af2:	f7ff f91d 	bl	8003d30 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	4a4a      	ldr	r2, [pc, #296]	; (8004c24 <HAL_ADC_MspInit+0x29c>)
 8004afa:	651a      	str	r2, [r3, #80]	; 0x50
 8004afc:	4a49      	ldr	r2, [pc, #292]	; (8004c24 <HAL_ADC_MspInit+0x29c>)
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 8004b02:	2200      	movs	r2, #0
 8004b04:	2105      	movs	r1, #5
 8004b06:	2012      	movs	r0, #18
 8004b08:	f003 f854 	bl	8007bb4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8004b0c:	2012      	movs	r0, #18
 8004b0e:	f003 f86d 	bl	8007bec <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8004b12:	e079      	b.n	8004c08 <HAL_ADC_MspInit+0x280>
  else if(hadc->Instance==ADC2)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	4a44      	ldr	r2, [pc, #272]	; (8004c2c <HAL_ADC_MspInit+0x2a4>)
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d174      	bne.n	8004c08 <HAL_ADC_MspInit+0x280>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8004b1e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004b22:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8004b24:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 8004b28:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004b2c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004b30:	4618      	mov	r0, r3
 8004b32:	f005 fef1 	bl	800a918 <HAL_RCCEx_PeriphCLKConfig>
 8004b36:	4603      	mov	r3, r0
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d001      	beq.n	8004b40 <HAL_ADC_MspInit+0x1b8>
      Error_Handler();
 8004b3c:	f7ff f8f8 	bl	8003d30 <Error_Handler>
    HAL_RCC_ADC_CLK_ENABLED++;
 8004b40:	4b34      	ldr	r3, [pc, #208]	; (8004c14 <HAL_ADC_MspInit+0x28c>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	3301      	adds	r3, #1
 8004b46:	4a33      	ldr	r2, [pc, #204]	; (8004c14 <HAL_ADC_MspInit+0x28c>)
 8004b48:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8004b4a:	4b32      	ldr	r3, [pc, #200]	; (8004c14 <HAL_ADC_MspInit+0x28c>)
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	2b01      	cmp	r3, #1
 8004b50:	d10b      	bne.n	8004b6a <HAL_ADC_MspInit+0x1e2>
      __HAL_RCC_ADC_CLK_ENABLE();
 8004b52:	4b31      	ldr	r3, [pc, #196]	; (8004c18 <HAL_ADC_MspInit+0x290>)
 8004b54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b56:	4a30      	ldr	r2, [pc, #192]	; (8004c18 <HAL_ADC_MspInit+0x290>)
 8004b58:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004b5c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004b5e:	4b2e      	ldr	r3, [pc, #184]	; (8004c18 <HAL_ADC_MspInit+0x290>)
 8004b60:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b62:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004b66:	613b      	str	r3, [r7, #16]
 8004b68:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b6a:	4b2b      	ldr	r3, [pc, #172]	; (8004c18 <HAL_ADC_MspInit+0x290>)
 8004b6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b6e:	4a2a      	ldr	r2, [pc, #168]	; (8004c18 <HAL_ADC_MspInit+0x290>)
 8004b70:	f043 0302 	orr.w	r3, r3, #2
 8004b74:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004b76:	4b28      	ldr	r3, [pc, #160]	; (8004c18 <HAL_ADC_MspInit+0x290>)
 8004b78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b7a:	f003 0302 	and.w	r3, r3, #2
 8004b7e:	60fb      	str	r3, [r7, #12]
 8004b80:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = CURRENT_SENSOR_Pin;
 8004b82:	2302      	movs	r3, #2
 8004b84:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8004b88:	230b      	movs	r3, #11
 8004b8a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b8e:	2300      	movs	r3, #0
 8004b90:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(CURRENT_SENSOR_GPIO_Port, &GPIO_InitStruct);
 8004b94:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8004b98:	4619      	mov	r1, r3
 8004b9a:	4821      	ldr	r0, [pc, #132]	; (8004c20 <HAL_ADC_MspInit+0x298>)
 8004b9c:	f003 faa6 	bl	80080ec <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Channel1;
 8004ba0:	4b23      	ldr	r3, [pc, #140]	; (8004c30 <HAL_ADC_MspInit+0x2a8>)
 8004ba2:	4a24      	ldr	r2, [pc, #144]	; (8004c34 <HAL_ADC_MspInit+0x2ac>)
 8004ba4:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 8004ba6:	4b22      	ldr	r3, [pc, #136]	; (8004c30 <HAL_ADC_MspInit+0x2a8>)
 8004ba8:	2206      	movs	r2, #6
 8004baa:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004bac:	4b20      	ldr	r3, [pc, #128]	; (8004c30 <HAL_ADC_MspInit+0x2a8>)
 8004bae:	2200      	movs	r2, #0
 8004bb0:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8004bb2:	4b1f      	ldr	r3, [pc, #124]	; (8004c30 <HAL_ADC_MspInit+0x2a8>)
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8004bb8:	4b1d      	ldr	r3, [pc, #116]	; (8004c30 <HAL_ADC_MspInit+0x2a8>)
 8004bba:	2280      	movs	r2, #128	; 0x80
 8004bbc:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004bbe:	4b1c      	ldr	r3, [pc, #112]	; (8004c30 <HAL_ADC_MspInit+0x2a8>)
 8004bc0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004bc4:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004bc6:	4b1a      	ldr	r3, [pc, #104]	; (8004c30 <HAL_ADC_MspInit+0x2a8>)
 8004bc8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004bcc:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 8004bce:	4b18      	ldr	r3, [pc, #96]	; (8004c30 <HAL_ADC_MspInit+0x2a8>)
 8004bd0:	2220      	movs	r2, #32
 8004bd2:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_HIGH;
 8004bd4:	4b16      	ldr	r3, [pc, #88]	; (8004c30 <HAL_ADC_MspInit+0x2a8>)
 8004bd6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004bda:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8004bdc:	4814      	ldr	r0, [pc, #80]	; (8004c30 <HAL_ADC_MspInit+0x2a8>)
 8004bde:	f003 f813 	bl	8007c08 <HAL_DMA_Init>
 8004be2:	4603      	mov	r3, r0
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d001      	beq.n	8004bec <HAL_ADC_MspInit+0x264>
      Error_Handler();
 8004be8:	f7ff f8a2 	bl	8003d30 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	4a10      	ldr	r2, [pc, #64]	; (8004c30 <HAL_ADC_MspInit+0x2a8>)
 8004bf0:	651a      	str	r2, [r3, #80]	; 0x50
 8004bf2:	4a0f      	ldr	r2, [pc, #60]	; (8004c30 <HAL_ADC_MspInit+0x2a8>)
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 5, 0);
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	2105      	movs	r1, #5
 8004bfc:	2012      	movs	r0, #18
 8004bfe:	f002 ffd9 	bl	8007bb4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8004c02:	2012      	movs	r0, #18
 8004c04:	f002 fff2 	bl	8007bec <HAL_NVIC_EnableIRQ>
}
 8004c08:	bf00      	nop
 8004c0a:	37d0      	adds	r7, #208	; 0xd0
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	bd80      	pop	{r7, pc}
 8004c10:	50040000 	.word	0x50040000
 8004c14:	20003f20 	.word	0x20003f20
 8004c18:	40021000 	.word	0x40021000
 8004c1c:	48000800 	.word	0x48000800
 8004c20:	48000400 	.word	0x48000400
 8004c24:	200019ec 	.word	0x200019ec
 8004c28:	40020008 	.word	0x40020008
 8004c2c:	50040100 	.word	0x50040100
 8004c30:	20001a4c 	.word	0x20001a4c
 8004c34:	40020408 	.word	0x40020408

08004c38 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8004c38:	b580      	push	{r7, lr}
 8004c3a:	b08a      	sub	sp, #40	; 0x28
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c40:	f107 0314 	add.w	r3, r7, #20
 8004c44:	2200      	movs	r2, #0
 8004c46:	601a      	str	r2, [r3, #0]
 8004c48:	605a      	str	r2, [r3, #4]
 8004c4a:	609a      	str	r2, [r3, #8]
 8004c4c:	60da      	str	r2, [r3, #12]
 8004c4e:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	4a1b      	ldr	r2, [pc, #108]	; (8004cc4 <HAL_CAN_MspInit+0x8c>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d130      	bne.n	8004cbc <HAL_CAN_MspInit+0x84>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8004c5a:	4b1b      	ldr	r3, [pc, #108]	; (8004cc8 <HAL_CAN_MspInit+0x90>)
 8004c5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c5e:	4a1a      	ldr	r2, [pc, #104]	; (8004cc8 <HAL_CAN_MspInit+0x90>)
 8004c60:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004c64:	6593      	str	r3, [r2, #88]	; 0x58
 8004c66:	4b18      	ldr	r3, [pc, #96]	; (8004cc8 <HAL_CAN_MspInit+0x90>)
 8004c68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c6a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c6e:	613b      	str	r3, [r7, #16]
 8004c70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c72:	4b15      	ldr	r3, [pc, #84]	; (8004cc8 <HAL_CAN_MspInit+0x90>)
 8004c74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c76:	4a14      	ldr	r2, [pc, #80]	; (8004cc8 <HAL_CAN_MspInit+0x90>)
 8004c78:	f043 0302 	orr.w	r3, r3, #2
 8004c7c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004c7e:	4b12      	ldr	r3, [pc, #72]	; (8004cc8 <HAL_CAN_MspInit+0x90>)
 8004c80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c82:	f003 0302 	and.w	r3, r3, #2
 8004c86:	60fb      	str	r3, [r7, #12]
 8004c88:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004c8a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004c8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c90:	2302      	movs	r3, #2
 8004c92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c94:	2300      	movs	r3, #0
 8004c96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c98:	2303      	movs	r3, #3
 8004c9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8004c9c:	2309      	movs	r3, #9
 8004c9e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004ca0:	f107 0314 	add.w	r3, r7, #20
 8004ca4:	4619      	mov	r1, r3
 8004ca6:	4809      	ldr	r0, [pc, #36]	; (8004ccc <HAL_CAN_MspInit+0x94>)
 8004ca8:	f003 fa20 	bl	80080ec <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 8004cac:	2200      	movs	r2, #0
 8004cae:	2105      	movs	r1, #5
 8004cb0:	2013      	movs	r0, #19
 8004cb2:	f002 ff7f 	bl	8007bb4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8004cb6:	2013      	movs	r0, #19
 8004cb8:	f002 ff98 	bl	8007bec <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8004cbc:	bf00      	nop
 8004cbe:	3728      	adds	r7, #40	; 0x28
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	bd80      	pop	{r7, pc}
 8004cc4:	40006400 	.word	0x40006400
 8004cc8:	40021000 	.word	0x40021000
 8004ccc:	48000400 	.word	0x48000400

08004cd0 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004cd0:	b580      	push	{r7, lr}
 8004cd2:	b0aa      	sub	sp, #168	; 0xa8
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004cd8:	f107 0310 	add.w	r3, r7, #16
 8004cdc:	2298      	movs	r2, #152	; 0x98
 8004cde:	2100      	movs	r1, #0
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	f00f fc4a 	bl	801457a <memset>
  if(hrtc->Instance==RTC)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	4a16      	ldr	r2, [pc, #88]	; (8004d44 <HAL_RTC_MspInit+0x74>)
 8004cec:	4293      	cmp	r3, r2
 8004cee:	d124      	bne.n	8004d3a <HAL_RTC_MspInit+0x6a>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004cf0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004cf4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8004cf6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004cfa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004cfe:	f107 0310 	add.w	r3, r7, #16
 8004d02:	4618      	mov	r0, r3
 8004d04:	f005 fe08 	bl	800a918 <HAL_RCCEx_PeriphCLKConfig>
 8004d08:	4603      	mov	r3, r0
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d001      	beq.n	8004d12 <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8004d0e:	f7ff f80f 	bl	8003d30 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004d12:	4b0d      	ldr	r3, [pc, #52]	; (8004d48 <HAL_RTC_MspInit+0x78>)
 8004d14:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d18:	4a0b      	ldr	r2, [pc, #44]	; (8004d48 <HAL_RTC_MspInit+0x78>)
 8004d1a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004d1e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8004d22:	4b09      	ldr	r3, [pc, #36]	; (8004d48 <HAL_RTC_MspInit+0x78>)
 8004d24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d26:	4a08      	ldr	r2, [pc, #32]	; (8004d48 <HAL_RTC_MspInit+0x78>)
 8004d28:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004d2c:	6593      	str	r3, [r2, #88]	; 0x58
 8004d2e:	4b06      	ldr	r3, [pc, #24]	; (8004d48 <HAL_RTC_MspInit+0x78>)
 8004d30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004d36:	60fb      	str	r3, [r7, #12]
 8004d38:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8004d3a:	bf00      	nop
 8004d3c:	37a8      	adds	r7, #168	; 0xa8
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	bd80      	pop	{r7, pc}
 8004d42:	bf00      	nop
 8004d44:	40002800 	.word	0x40002800
 8004d48:	40021000 	.word	0x40021000

08004d4c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004d4c:	b580      	push	{r7, lr}
 8004d4e:	b08a      	sub	sp, #40	; 0x28
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d54:	f107 0314 	add.w	r3, r7, #20
 8004d58:	2200      	movs	r2, #0
 8004d5a:	601a      	str	r2, [r3, #0]
 8004d5c:	605a      	str	r2, [r3, #4]
 8004d5e:	609a      	str	r2, [r3, #8]
 8004d60:	60da      	str	r2, [r3, #12]
 8004d62:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4a1f      	ldr	r2, [pc, #124]	; (8004de8 <HAL_SPI_MspInit+0x9c>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d137      	bne.n	8004dde <HAL_SPI_MspInit+0x92>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004d6e:	4b1f      	ldr	r3, [pc, #124]	; (8004dec <HAL_SPI_MspInit+0xa0>)
 8004d70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d72:	4a1e      	ldr	r2, [pc, #120]	; (8004dec <HAL_SPI_MspInit+0xa0>)
 8004d74:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004d78:	6613      	str	r3, [r2, #96]	; 0x60
 8004d7a:	4b1c      	ldr	r3, [pc, #112]	; (8004dec <HAL_SPI_MspInit+0xa0>)
 8004d7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004d7e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004d82:	613b      	str	r3, [r7, #16]
 8004d84:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004d86:	4b19      	ldr	r3, [pc, #100]	; (8004dec <HAL_SPI_MspInit+0xa0>)
 8004d88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d8a:	4a18      	ldr	r2, [pc, #96]	; (8004dec <HAL_SPI_MspInit+0xa0>)
 8004d8c:	f043 0302 	orr.w	r3, r3, #2
 8004d90:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004d92:	4b16      	ldr	r3, [pc, #88]	; (8004dec <HAL_SPI_MspInit+0xa0>)
 8004d94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004d96:	f003 0302 	and.w	r3, r3, #2
 8004d9a:	60fb      	str	r3, [r7, #12]
 8004d9c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3 (JTDO/TRACESWO)     ------> SPI1_SCK
    PB4 (NJTRST)     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8004d9e:	2328      	movs	r3, #40	; 0x28
 8004da0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004da2:	2302      	movs	r3, #2
 8004da4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004da6:	2300      	movs	r3, #0
 8004da8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004daa:	2303      	movs	r3, #3
 8004dac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004dae:	2305      	movs	r3, #5
 8004db0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004db2:	f107 0314 	add.w	r3, r7, #20
 8004db6:	4619      	mov	r1, r3
 8004db8:	480d      	ldr	r0, [pc, #52]	; (8004df0 <HAL_SPI_MspInit+0xa4>)
 8004dba:	f003 f997 	bl	80080ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004dbe:	2310      	movs	r3, #16
 8004dc0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004dc2:	2302      	movs	r3, #2
 8004dc4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004dca:	2303      	movs	r3, #3
 8004dcc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004dce:	2305      	movs	r3, #5
 8004dd0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004dd2:	f107 0314 	add.w	r3, r7, #20
 8004dd6:	4619      	mov	r1, r3
 8004dd8:	4805      	ldr	r0, [pc, #20]	; (8004df0 <HAL_SPI_MspInit+0xa4>)
 8004dda:	f003 f987 	bl	80080ec <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8004dde:	bf00      	nop
 8004de0:	3728      	adds	r7, #40	; 0x28
 8004de2:	46bd      	mov	sp, r7
 8004de4:	bd80      	pop	{r7, pc}
 8004de6:	bf00      	nop
 8004de8:	40013000 	.word	0x40013000
 8004dec:	40021000 	.word	0x40021000
 8004df0:	48000400 	.word	0x48000400

08004df4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b086      	sub	sp, #24
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	4a23      	ldr	r2, [pc, #140]	; (8004e90 <HAL_TIM_Base_MspInit+0x9c>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d114      	bne.n	8004e30 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004e06:	4b23      	ldr	r3, [pc, #140]	; (8004e94 <HAL_TIM_Base_MspInit+0xa0>)
 8004e08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e0a:	4a22      	ldr	r2, [pc, #136]	; (8004e94 <HAL_TIM_Base_MspInit+0xa0>)
 8004e0c:	f043 0302 	orr.w	r3, r3, #2
 8004e10:	6593      	str	r3, [r2, #88]	; 0x58
 8004e12:	4b20      	ldr	r3, [pc, #128]	; (8004e94 <HAL_TIM_Base_MspInit+0xa0>)
 8004e14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e16:	f003 0302 	and.w	r3, r3, #2
 8004e1a:	617b      	str	r3, [r7, #20]
 8004e1c:	697b      	ldr	r3, [r7, #20]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8004e1e:	2200      	movs	r2, #0
 8004e20:	2105      	movs	r1, #5
 8004e22:	201d      	movs	r0, #29
 8004e24:	f002 fec6 	bl	8007bb4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004e28:	201d      	movs	r0, #29
 8004e2a:	f002 fedf 	bl	8007bec <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8004e2e:	e02a      	b.n	8004e86 <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM6)
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	4a18      	ldr	r2, [pc, #96]	; (8004e98 <HAL_TIM_Base_MspInit+0xa4>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d114      	bne.n	8004e64 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004e3a:	4b16      	ldr	r3, [pc, #88]	; (8004e94 <HAL_TIM_Base_MspInit+0xa0>)
 8004e3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e3e:	4a15      	ldr	r2, [pc, #84]	; (8004e94 <HAL_TIM_Base_MspInit+0xa0>)
 8004e40:	f043 0310 	orr.w	r3, r3, #16
 8004e44:	6593      	str	r3, [r2, #88]	; 0x58
 8004e46:	4b13      	ldr	r3, [pc, #76]	; (8004e94 <HAL_TIM_Base_MspInit+0xa0>)
 8004e48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e4a:	f003 0310 	and.w	r3, r3, #16
 8004e4e:	613b      	str	r3, [r7, #16]
 8004e50:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 8004e52:	2200      	movs	r2, #0
 8004e54:	2105      	movs	r1, #5
 8004e56:	2036      	movs	r0, #54	; 0x36
 8004e58:	f002 feac 	bl	8007bb4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004e5c:	2036      	movs	r0, #54	; 0x36
 8004e5e:	f002 fec5 	bl	8007bec <HAL_NVIC_EnableIRQ>
}
 8004e62:	e010      	b.n	8004e86 <HAL_TIM_Base_MspInit+0x92>
  else if(htim_base->Instance==TIM8)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	4a0c      	ldr	r2, [pc, #48]	; (8004e9c <HAL_TIM_Base_MspInit+0xa8>)
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d10b      	bne.n	8004e86 <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004e6e:	4b09      	ldr	r3, [pc, #36]	; (8004e94 <HAL_TIM_Base_MspInit+0xa0>)
 8004e70:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e72:	4a08      	ldr	r2, [pc, #32]	; (8004e94 <HAL_TIM_Base_MspInit+0xa0>)
 8004e74:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004e78:	6613      	str	r3, [r2, #96]	; 0x60
 8004e7a:	4b06      	ldr	r3, [pc, #24]	; (8004e94 <HAL_TIM_Base_MspInit+0xa0>)
 8004e7c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e7e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004e82:	60fb      	str	r3, [r7, #12]
 8004e84:	68fb      	ldr	r3, [r7, #12]
}
 8004e86:	bf00      	nop
 8004e88:	3718      	adds	r7, #24
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	bd80      	pop	{r7, pc}
 8004e8e:	bf00      	nop
 8004e90:	40000400 	.word	0x40000400
 8004e94:	40021000 	.word	0x40021000
 8004e98:	40001000 	.word	0x40001000
 8004e9c:	40013400 	.word	0x40013400

08004ea0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004ea0:	b580      	push	{r7, lr}
 8004ea2:	b08c      	sub	sp, #48	; 0x30
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8004eac:	2300      	movs	r3, #0
 8004eae:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM16 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	6879      	ldr	r1, [r7, #4]
 8004eb4:	2019      	movs	r0, #25
 8004eb6:	f002 fe7d 	bl	8007bb4 <HAL_NVIC_SetPriority>

  /* Enable the TIM16 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8004eba:	2019      	movs	r0, #25
 8004ebc:	f002 fe96 	bl	8007bec <HAL_NVIC_EnableIRQ>

  /* Enable TIM16 clock */
  __HAL_RCC_TIM16_CLK_ENABLE();
 8004ec0:	4b1e      	ldr	r3, [pc, #120]	; (8004f3c <HAL_InitTick+0x9c>)
 8004ec2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ec4:	4a1d      	ldr	r2, [pc, #116]	; (8004f3c <HAL_InitTick+0x9c>)
 8004ec6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004eca:	6613      	str	r3, [r2, #96]	; 0x60
 8004ecc:	4b1b      	ldr	r3, [pc, #108]	; (8004f3c <HAL_InitTick+0x9c>)
 8004ece:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ed0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ed4:	60fb      	str	r3, [r7, #12]
 8004ed6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004ed8:	f107 0210 	add.w	r2, r7, #16
 8004edc:	f107 0314 	add.w	r3, r7, #20
 8004ee0:	4611      	mov	r1, r2
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	f005 fc28 	bl	800a738 <HAL_RCC_GetClockConfig>

  /* Compute TIM16 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8004ee8:	f005 fc10 	bl	800a70c <HAL_RCC_GetPCLK2Freq>
 8004eec:	62f8      	str	r0, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM16 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004eee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ef0:	4a13      	ldr	r2, [pc, #76]	; (8004f40 <HAL_InitTick+0xa0>)
 8004ef2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ef6:	0c9b      	lsrs	r3, r3, #18
 8004ef8:	3b01      	subs	r3, #1
 8004efa:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM16 */
  htim16.Instance = TIM16;
 8004efc:	4b11      	ldr	r3, [pc, #68]	; (8004f44 <HAL_InitTick+0xa4>)
 8004efe:	4a12      	ldr	r2, [pc, #72]	; (8004f48 <HAL_InitTick+0xa8>)
 8004f00:	601a      	str	r2, [r3, #0]
  + Period = [(TIM16CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim16.Init.Period = (1000000U / 1000U) - 1U;
 8004f02:	4b10      	ldr	r3, [pc, #64]	; (8004f44 <HAL_InitTick+0xa4>)
 8004f04:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004f08:	60da      	str	r2, [r3, #12]
  htim16.Init.Prescaler = uwPrescalerValue;
 8004f0a:	4a0e      	ldr	r2, [pc, #56]	; (8004f44 <HAL_InitTick+0xa4>)
 8004f0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f0e:	6053      	str	r3, [r2, #4]
  htim16.Init.ClockDivision = 0;
 8004f10:	4b0c      	ldr	r3, [pc, #48]	; (8004f44 <HAL_InitTick+0xa4>)
 8004f12:	2200      	movs	r2, #0
 8004f14:	611a      	str	r2, [r3, #16]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004f16:	4b0b      	ldr	r3, [pc, #44]	; (8004f44 <HAL_InitTick+0xa4>)
 8004f18:	2200      	movs	r2, #0
 8004f1a:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim16) == HAL_OK)
 8004f1c:	4809      	ldr	r0, [pc, #36]	; (8004f44 <HAL_InitTick+0xa4>)
 8004f1e:	f007 fb13 	bl	800c548 <HAL_TIM_Base_Init>
 8004f22:	4603      	mov	r3, r0
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d104      	bne.n	8004f32 <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim16);
 8004f28:	4806      	ldr	r0, [pc, #24]	; (8004f44 <HAL_InitTick+0xa4>)
 8004f2a:	f007 fbcd 	bl	800c6c8 <HAL_TIM_Base_Start_IT>
 8004f2e:	4603      	mov	r3, r0
 8004f30:	e000      	b.n	8004f34 <HAL_InitTick+0x94>
  }

  /* Return function status */
  return HAL_ERROR;
 8004f32:	2301      	movs	r3, #1
}
 8004f34:	4618      	mov	r0, r3
 8004f36:	3730      	adds	r7, #48	; 0x30
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	bd80      	pop	{r7, pc}
 8004f3c:	40021000 	.word	0x40021000
 8004f40:	431bde83 	.word	0x431bde83
 8004f44:	20003f24 	.word	0x20003f24
 8004f48:	40014400 	.word	0x40014400

08004f4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004f4c:	b480      	push	{r7}
 8004f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004f50:	e7fe      	b.n	8004f50 <NMI_Handler+0x4>

08004f52 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004f52:	b480      	push	{r7}
 8004f54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004f56:	e7fe      	b.n	8004f56 <HardFault_Handler+0x4>

08004f58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004f58:	b480      	push	{r7}
 8004f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004f5c:	e7fe      	b.n	8004f5c <MemManage_Handler+0x4>

08004f5e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004f5e:	b480      	push	{r7}
 8004f60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004f62:	e7fe      	b.n	8004f62 <BusFault_Handler+0x4>

08004f64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004f64:	b480      	push	{r7}
 8004f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004f68:	e7fe      	b.n	8004f68 <UsageFault_Handler+0x4>

08004f6a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004f6a:	b480      	push	{r7}
 8004f6c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004f6e:	bf00      	nop
 8004f70:	46bd      	mov	sp, r7
 8004f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f76:	4770      	bx	lr

08004f78 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004f7c:	4802      	ldr	r0, [pc, #8]	; (8004f88 <DMA1_Channel1_IRQHandler+0x10>)
 8004f7e:	f002 ff66 	bl	8007e4e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004f82:	bf00      	nop
 8004f84:	bd80      	pop	{r7, pc}
 8004f86:	bf00      	nop
 8004f88:	200019ec 	.word	0x200019ec

08004f8c <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8004f90:	4803      	ldr	r0, [pc, #12]	; (8004fa0 <ADC1_2_IRQHandler+0x14>)
 8004f92:	f000 fdd9 	bl	8005b48 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8004f96:	4803      	ldr	r0, [pc, #12]	; (8004fa4 <ADC1_2_IRQHandler+0x18>)
 8004f98:	f000 fdd6 	bl	8005b48 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8004f9c:	bf00      	nop
 8004f9e:	bd80      	pop	{r7, pc}
 8004fa0:	2000191c 	.word	0x2000191c
 8004fa4:	20001984 	.word	0x20001984

08004fa8 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8004fac:	4802      	ldr	r0, [pc, #8]	; (8004fb8 <CAN1_TX_IRQHandler+0x10>)
 8004fae:	f002 fb1a 	bl	80075e6 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8004fb2:	bf00      	nop
 8004fb4:	bd80      	pop	{r7, pc}
 8004fb6:	bf00      	nop
 8004fb8:	20001aac 	.word	0x20001aac

08004fbc <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8004fc0:	4802      	ldr	r0, [pc, #8]	; (8004fcc <TIM1_UP_TIM16_IRQHandler+0x10>)
 8004fc2:	f007 fbf1 	bl	800c7a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8004fc6:	bf00      	nop
 8004fc8:	bd80      	pop	{r7, pc}
 8004fca:	bf00      	nop
 8004fcc:	20003f24 	.word	0x20003f24

08004fd0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8004fd4:	4802      	ldr	r0, [pc, #8]	; (8004fe0 <TIM3_IRQHandler+0x10>)
 8004fd6:	f007 fbe7 	bl	800c7a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004fda:	bf00      	nop
 8004fdc:	bd80      	pop	{r7, pc}
 8004fde:	bf00      	nop
 8004fe0:	20001b6c 	.word	0x20001b6c

08004fe4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004fe8:	4802      	ldr	r0, [pc, #8]	; (8004ff4 <TIM6_DAC_IRQHandler+0x10>)
 8004fea:	f007 fbdd 	bl	800c7a8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004fee:	bf00      	nop
 8004ff0:	bd80      	pop	{r7, pc}
 8004ff2:	bf00      	nop
 8004ff4:	20001bb8 	.word	0x20001bb8

08004ff8 <DMA2_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA2 channel1 global interrupt.
  */
void DMA2_Channel1_IRQHandler(void)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8004ffc:	4802      	ldr	r0, [pc, #8]	; (8005008 <DMA2_Channel1_IRQHandler+0x10>)
 8004ffe:	f002 ff26 	bl	8007e4e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel1_IRQn 1 */

  /* USER CODE END DMA2_Channel1_IRQn 1 */
}
 8005002:	bf00      	nop
 8005004:	bd80      	pop	{r7, pc}
 8005006:	bf00      	nop
 8005008:	20001a4c 	.word	0x20001a4c

0800500c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8005010:	4802      	ldr	r0, [pc, #8]	; (800501c <OTG_FS_IRQHandler+0x10>)
 8005012:	f003 fb80 	bl	8008716 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8005016:	bf00      	nop
 8005018:	bd80      	pop	{r7, pc}
 800501a:	bf00      	nop
 800501c:	20009114 	.word	0x20009114

08005020 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005020:	b480      	push	{r7}
 8005022:	af00      	add	r7, sp, #0
	return 1;
 8005024:	2301      	movs	r3, #1
}
 8005026:	4618      	mov	r0, r3
 8005028:	46bd      	mov	sp, r7
 800502a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502e:	4770      	bx	lr

08005030 <_kill>:

int _kill(int pid, int sig)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b082      	sub	sp, #8
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
 8005038:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800503a:	f00f fb47 	bl	80146cc <__errno>
 800503e:	4603      	mov	r3, r0
 8005040:	2216      	movs	r2, #22
 8005042:	601a      	str	r2, [r3, #0]
	return -1;
 8005044:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005048:	4618      	mov	r0, r3
 800504a:	3708      	adds	r7, #8
 800504c:	46bd      	mov	sp, r7
 800504e:	bd80      	pop	{r7, pc}

08005050 <_exit>:

void _exit (int status)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b082      	sub	sp, #8
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8005058:	f04f 31ff 	mov.w	r1, #4294967295
 800505c:	6878      	ldr	r0, [r7, #4]
 800505e:	f7ff ffe7 	bl	8005030 <_kill>
	while (1) {}		/* Make sure we hang here */
 8005062:	e7fe      	b.n	8005062 <_exit+0x12>

08005064 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005064:	b580      	push	{r7, lr}
 8005066:	b086      	sub	sp, #24
 8005068:	af00      	add	r7, sp, #0
 800506a:	60f8      	str	r0, [r7, #12]
 800506c:	60b9      	str	r1, [r7, #8]
 800506e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005070:	2300      	movs	r3, #0
 8005072:	617b      	str	r3, [r7, #20]
 8005074:	e00a      	b.n	800508c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8005076:	f3af 8000 	nop.w
 800507a:	4601      	mov	r1, r0
 800507c:	68bb      	ldr	r3, [r7, #8]
 800507e:	1c5a      	adds	r2, r3, #1
 8005080:	60ba      	str	r2, [r7, #8]
 8005082:	b2ca      	uxtb	r2, r1
 8005084:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005086:	697b      	ldr	r3, [r7, #20]
 8005088:	3301      	adds	r3, #1
 800508a:	617b      	str	r3, [r7, #20]
 800508c:	697a      	ldr	r2, [r7, #20]
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	429a      	cmp	r2, r3
 8005092:	dbf0      	blt.n	8005076 <_read+0x12>
	}

return len;
 8005094:	687b      	ldr	r3, [r7, #4]
}
 8005096:	4618      	mov	r0, r3
 8005098:	3718      	adds	r7, #24
 800509a:	46bd      	mov	sp, r7
 800509c:	bd80      	pop	{r7, pc}

0800509e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800509e:	b580      	push	{r7, lr}
 80050a0:	b086      	sub	sp, #24
 80050a2:	af00      	add	r7, sp, #0
 80050a4:	60f8      	str	r0, [r7, #12]
 80050a6:	60b9      	str	r1, [r7, #8]
 80050a8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80050aa:	2300      	movs	r3, #0
 80050ac:	617b      	str	r3, [r7, #20]
 80050ae:	e009      	b.n	80050c4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80050b0:	68bb      	ldr	r3, [r7, #8]
 80050b2:	1c5a      	adds	r2, r3, #1
 80050b4:	60ba      	str	r2, [r7, #8]
 80050b6:	781b      	ldrb	r3, [r3, #0]
 80050b8:	4618      	mov	r0, r3
 80050ba:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80050be:	697b      	ldr	r3, [r7, #20]
 80050c0:	3301      	adds	r3, #1
 80050c2:	617b      	str	r3, [r7, #20]
 80050c4:	697a      	ldr	r2, [r7, #20]
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	429a      	cmp	r2, r3
 80050ca:	dbf1      	blt.n	80050b0 <_write+0x12>
	}
	return len;
 80050cc:	687b      	ldr	r3, [r7, #4]
}
 80050ce:	4618      	mov	r0, r3
 80050d0:	3718      	adds	r7, #24
 80050d2:	46bd      	mov	sp, r7
 80050d4:	bd80      	pop	{r7, pc}

080050d6 <_close>:

int _close(int file)
{
 80050d6:	b480      	push	{r7}
 80050d8:	b083      	sub	sp, #12
 80050da:	af00      	add	r7, sp, #0
 80050dc:	6078      	str	r0, [r7, #4]
	return -1;
 80050de:	f04f 33ff 	mov.w	r3, #4294967295
}
 80050e2:	4618      	mov	r0, r3
 80050e4:	370c      	adds	r7, #12
 80050e6:	46bd      	mov	sp, r7
 80050e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ec:	4770      	bx	lr

080050ee <_fstat>:


int _fstat(int file, struct stat *st)
{
 80050ee:	b480      	push	{r7}
 80050f0:	b083      	sub	sp, #12
 80050f2:	af00      	add	r7, sp, #0
 80050f4:	6078      	str	r0, [r7, #4]
 80050f6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80050fe:	605a      	str	r2, [r3, #4]
	return 0;
 8005100:	2300      	movs	r3, #0
}
 8005102:	4618      	mov	r0, r3
 8005104:	370c      	adds	r7, #12
 8005106:	46bd      	mov	sp, r7
 8005108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800510c:	4770      	bx	lr

0800510e <_isatty>:

int _isatty(int file)
{
 800510e:	b480      	push	{r7}
 8005110:	b083      	sub	sp, #12
 8005112:	af00      	add	r7, sp, #0
 8005114:	6078      	str	r0, [r7, #4]
	return 1;
 8005116:	2301      	movs	r3, #1
}
 8005118:	4618      	mov	r0, r3
 800511a:	370c      	adds	r7, #12
 800511c:	46bd      	mov	sp, r7
 800511e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005122:	4770      	bx	lr

08005124 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005124:	b480      	push	{r7}
 8005126:	b085      	sub	sp, #20
 8005128:	af00      	add	r7, sp, #0
 800512a:	60f8      	str	r0, [r7, #12]
 800512c:	60b9      	str	r1, [r7, #8]
 800512e:	607a      	str	r2, [r7, #4]
	return 0;
 8005130:	2300      	movs	r3, #0
}
 8005132:	4618      	mov	r0, r3
 8005134:	3714      	adds	r7, #20
 8005136:	46bd      	mov	sp, r7
 8005138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513c:	4770      	bx	lr
	...

08005140 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b086      	sub	sp, #24
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005148:	4a14      	ldr	r2, [pc, #80]	; (800519c <_sbrk+0x5c>)
 800514a:	4b15      	ldr	r3, [pc, #84]	; (80051a0 <_sbrk+0x60>)
 800514c:	1ad3      	subs	r3, r2, r3
 800514e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005150:	697b      	ldr	r3, [r7, #20]
 8005152:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005154:	4b13      	ldr	r3, [pc, #76]	; (80051a4 <_sbrk+0x64>)
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	2b00      	cmp	r3, #0
 800515a:	d102      	bne.n	8005162 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800515c:	4b11      	ldr	r3, [pc, #68]	; (80051a4 <_sbrk+0x64>)
 800515e:	4a12      	ldr	r2, [pc, #72]	; (80051a8 <_sbrk+0x68>)
 8005160:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005162:	4b10      	ldr	r3, [pc, #64]	; (80051a4 <_sbrk+0x64>)
 8005164:	681a      	ldr	r2, [r3, #0]
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	4413      	add	r3, r2
 800516a:	693a      	ldr	r2, [r7, #16]
 800516c:	429a      	cmp	r2, r3
 800516e:	d207      	bcs.n	8005180 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005170:	f00f faac 	bl	80146cc <__errno>
 8005174:	4603      	mov	r3, r0
 8005176:	220c      	movs	r2, #12
 8005178:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800517a:	f04f 33ff 	mov.w	r3, #4294967295
 800517e:	e009      	b.n	8005194 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005180:	4b08      	ldr	r3, [pc, #32]	; (80051a4 <_sbrk+0x64>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005186:	4b07      	ldr	r3, [pc, #28]	; (80051a4 <_sbrk+0x64>)
 8005188:	681a      	ldr	r2, [r3, #0]
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	4413      	add	r3, r2
 800518e:	4a05      	ldr	r2, [pc, #20]	; (80051a4 <_sbrk+0x64>)
 8005190:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005192:	68fb      	ldr	r3, [r7, #12]
}
 8005194:	4618      	mov	r0, r3
 8005196:	3718      	adds	r7, #24
 8005198:	46bd      	mov	sp, r7
 800519a:	bd80      	pop	{r7, pc}
 800519c:	20050000 	.word	0x20050000
 80051a0:	00000400 	.word	0x00000400
 80051a4:	20003f70 	.word	0x20003f70
 80051a8:	20009990 	.word	0x20009990

080051ac <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80051ac:	b480      	push	{r7}
 80051ae:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80051b0:	4b06      	ldr	r3, [pc, #24]	; (80051cc <SystemInit+0x20>)
 80051b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051b6:	4a05      	ldr	r2, [pc, #20]	; (80051cc <SystemInit+0x20>)
 80051b8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80051bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 80051c0:	bf00      	nop
 80051c2:	46bd      	mov	sp, r7
 80051c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051c8:	4770      	bx	lr
 80051ca:	bf00      	nop
 80051cc:	e000ed00 	.word	0xe000ed00

080051d0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80051d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005208 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80051d4:	f7ff ffea 	bl	80051ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80051d8:	480c      	ldr	r0, [pc, #48]	; (800520c <LoopForever+0x6>)
  ldr r1, =_edata
 80051da:	490d      	ldr	r1, [pc, #52]	; (8005210 <LoopForever+0xa>)
  ldr r2, =_sidata
 80051dc:	4a0d      	ldr	r2, [pc, #52]	; (8005214 <LoopForever+0xe>)
  movs r3, #0
 80051de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80051e0:	e002      	b.n	80051e8 <LoopCopyDataInit>

080051e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80051e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80051e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80051e6:	3304      	adds	r3, #4

080051e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80051e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80051ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80051ec:	d3f9      	bcc.n	80051e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80051ee:	4a0a      	ldr	r2, [pc, #40]	; (8005218 <LoopForever+0x12>)
  ldr r4, =_ebss
 80051f0:	4c0a      	ldr	r4, [pc, #40]	; (800521c <LoopForever+0x16>)
  movs r3, #0
 80051f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80051f4:	e001      	b.n	80051fa <LoopFillZerobss>

080051f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80051f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80051f8:	3204      	adds	r2, #4

080051fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80051fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80051fc:	d3fb      	bcc.n	80051f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80051fe:	f00f fa6b 	bl	80146d8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005202:	f7fe f833 	bl	800326c <main>

08005206 <LoopForever>:

LoopForever:
    b LoopForever
 8005206:	e7fe      	b.n	8005206 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8005208:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 800520c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005210:	20000580 	.word	0x20000580
  ldr r2, =_sidata
 8005214:	080171d0 	.word	0x080171d0
  ldr r2, =_sbss
 8005218:	20000580 	.word	0x20000580
  ldr r4, =_ebss
 800521c:	2000998c 	.word	0x2000998c

08005220 <CAN1_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005220:	e7fe      	b.n	8005220 <CAN1_RX0_IRQHandler>

08005222 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005222:	b580      	push	{r7, lr}
 8005224:	b082      	sub	sp, #8
 8005226:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005228:	2300      	movs	r3, #0
 800522a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800522c:	2003      	movs	r0, #3
 800522e:	f002 fcb6 	bl	8007b9e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005232:	200f      	movs	r0, #15
 8005234:	f7ff fe34 	bl	8004ea0 <HAL_InitTick>
 8005238:	4603      	mov	r3, r0
 800523a:	2b00      	cmp	r3, #0
 800523c:	d002      	beq.n	8005244 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800523e:	2301      	movs	r3, #1
 8005240:	71fb      	strb	r3, [r7, #7]
 8005242:	e001      	b.n	8005248 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005244:	f7ff fb78 	bl	8004938 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005248:	79fb      	ldrb	r3, [r7, #7]
}
 800524a:	4618      	mov	r0, r3
 800524c:	3708      	adds	r7, #8
 800524e:	46bd      	mov	sp, r7
 8005250:	bd80      	pop	{r7, pc}
	...

08005254 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005254:	b480      	push	{r7}
 8005256:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005258:	4b06      	ldr	r3, [pc, #24]	; (8005274 <HAL_IncTick+0x20>)
 800525a:	781b      	ldrb	r3, [r3, #0]
 800525c:	461a      	mov	r2, r3
 800525e:	4b06      	ldr	r3, [pc, #24]	; (8005278 <HAL_IncTick+0x24>)
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	4413      	add	r3, r2
 8005264:	4a04      	ldr	r2, [pc, #16]	; (8005278 <HAL_IncTick+0x24>)
 8005266:	6013      	str	r3, [r2, #0]
}
 8005268:	bf00      	nop
 800526a:	46bd      	mov	sp, r7
 800526c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005270:	4770      	bx	lr
 8005272:	bf00      	nop
 8005274:	2000022c 	.word	0x2000022c
 8005278:	20003f74 	.word	0x20003f74

0800527c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800527c:	b480      	push	{r7}
 800527e:	af00      	add	r7, sp, #0
  return uwTick;
 8005280:	4b03      	ldr	r3, [pc, #12]	; (8005290 <HAL_GetTick+0x14>)
 8005282:	681b      	ldr	r3, [r3, #0]
}
 8005284:	4618      	mov	r0, r3
 8005286:	46bd      	mov	sp, r7
 8005288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528c:	4770      	bx	lr
 800528e:	bf00      	nop
 8005290:	20003f74 	.word	0x20003f74

08005294 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005294:	b580      	push	{r7, lr}
 8005296:	b084      	sub	sp, #16
 8005298:	af00      	add	r7, sp, #0
 800529a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800529c:	f7ff ffee 	bl	800527c <HAL_GetTick>
 80052a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052ac:	d005      	beq.n	80052ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80052ae:	4b0a      	ldr	r3, [pc, #40]	; (80052d8 <HAL_Delay+0x44>)
 80052b0:	781b      	ldrb	r3, [r3, #0]
 80052b2:	461a      	mov	r2, r3
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	4413      	add	r3, r2
 80052b8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80052ba:	bf00      	nop
 80052bc:	f7ff ffde 	bl	800527c <HAL_GetTick>
 80052c0:	4602      	mov	r2, r0
 80052c2:	68bb      	ldr	r3, [r7, #8]
 80052c4:	1ad3      	subs	r3, r2, r3
 80052c6:	68fa      	ldr	r2, [r7, #12]
 80052c8:	429a      	cmp	r2, r3
 80052ca:	d8f7      	bhi.n	80052bc <HAL_Delay+0x28>
  {
  }
}
 80052cc:	bf00      	nop
 80052ce:	bf00      	nop
 80052d0:	3710      	adds	r7, #16
 80052d2:	46bd      	mov	sp, r7
 80052d4:	bd80      	pop	{r7, pc}
 80052d6:	bf00      	nop
 80052d8:	2000022c 	.word	0x2000022c

080052dc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80052dc:	b480      	push	{r7}
 80052de:	b083      	sub	sp, #12
 80052e0:	af00      	add	r7, sp, #0
 80052e2:	6078      	str	r0, [r7, #4]
 80052e4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	689b      	ldr	r3, [r3, #8]
 80052ea:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80052ee:	683b      	ldr	r3, [r7, #0]
 80052f0:	431a      	orrs	r2, r3
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	609a      	str	r2, [r3, #8]
}
 80052f6:	bf00      	nop
 80052f8:	370c      	adds	r7, #12
 80052fa:	46bd      	mov	sp, r7
 80052fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005300:	4770      	bx	lr

08005302 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005302:	b480      	push	{r7}
 8005304:	b083      	sub	sp, #12
 8005306:	af00      	add	r7, sp, #0
 8005308:	6078      	str	r0, [r7, #4]
 800530a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	689b      	ldr	r3, [r3, #8]
 8005310:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	431a      	orrs	r2, r3
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	609a      	str	r2, [r3, #8]
}
 800531c:	bf00      	nop
 800531e:	370c      	adds	r7, #12
 8005320:	46bd      	mov	sp, r7
 8005322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005326:	4770      	bx	lr

08005328 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005328:	b480      	push	{r7}
 800532a:	b083      	sub	sp, #12
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	689b      	ldr	r3, [r3, #8]
 8005334:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8005338:	4618      	mov	r0, r3
 800533a:	370c      	adds	r7, #12
 800533c:	46bd      	mov	sp, r7
 800533e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005342:	4770      	bx	lr

08005344 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005344:	b480      	push	{r7}
 8005346:	b087      	sub	sp, #28
 8005348:	af00      	add	r7, sp, #0
 800534a:	60f8      	str	r0, [r7, #12]
 800534c:	60b9      	str	r1, [r7, #8]
 800534e:	607a      	str	r2, [r7, #4]
 8005350:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	3360      	adds	r3, #96	; 0x60
 8005356:	461a      	mov	r2, r3
 8005358:	68bb      	ldr	r3, [r7, #8]
 800535a:	009b      	lsls	r3, r3, #2
 800535c:	4413      	add	r3, r2
 800535e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005360:	697b      	ldr	r3, [r7, #20]
 8005362:	681a      	ldr	r2, [r3, #0]
 8005364:	4b08      	ldr	r3, [pc, #32]	; (8005388 <LL_ADC_SetOffset+0x44>)
 8005366:	4013      	ands	r3, r2
 8005368:	687a      	ldr	r2, [r7, #4]
 800536a:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800536e:	683a      	ldr	r2, [r7, #0]
 8005370:	430a      	orrs	r2, r1
 8005372:	4313      	orrs	r3, r2
 8005374:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8005378:	697b      	ldr	r3, [r7, #20]
 800537a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800537c:	bf00      	nop
 800537e:	371c      	adds	r7, #28
 8005380:	46bd      	mov	sp, r7
 8005382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005386:	4770      	bx	lr
 8005388:	03fff000 	.word	0x03fff000

0800538c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800538c:	b480      	push	{r7}
 800538e:	b085      	sub	sp, #20
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
 8005394:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	3360      	adds	r3, #96	; 0x60
 800539a:	461a      	mov	r2, r3
 800539c:	683b      	ldr	r3, [r7, #0]
 800539e:	009b      	lsls	r3, r3, #2
 80053a0:	4413      	add	r3, r2
 80053a2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80053ac:	4618      	mov	r0, r3
 80053ae:	3714      	adds	r7, #20
 80053b0:	46bd      	mov	sp, r7
 80053b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b6:	4770      	bx	lr

080053b8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80053b8:	b480      	push	{r7}
 80053ba:	b087      	sub	sp, #28
 80053bc:	af00      	add	r7, sp, #0
 80053be:	60f8      	str	r0, [r7, #12]
 80053c0:	60b9      	str	r1, [r7, #8]
 80053c2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	3360      	adds	r3, #96	; 0x60
 80053c8:	461a      	mov	r2, r3
 80053ca:	68bb      	ldr	r3, [r7, #8]
 80053cc:	009b      	lsls	r3, r3, #2
 80053ce:	4413      	add	r3, r2
 80053d0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80053d2:	697b      	ldr	r3, [r7, #20]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	431a      	orrs	r2, r3
 80053de:	697b      	ldr	r3, [r7, #20]
 80053e0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80053e2:	bf00      	nop
 80053e4:	371c      	adds	r7, #28
 80053e6:	46bd      	mov	sp, r7
 80053e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ec:	4770      	bx	lr

080053ee <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80053ee:	b480      	push	{r7}
 80053f0:	b083      	sub	sp, #12
 80053f2:	af00      	add	r7, sp, #0
 80053f4:	6078      	str	r0, [r7, #4]
 80053f6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	695b      	ldr	r3, [r3, #20]
 80053fc:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005400:	683b      	ldr	r3, [r7, #0]
 8005402:	431a      	orrs	r2, r3
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	615a      	str	r2, [r3, #20]
}
 8005408:	bf00      	nop
 800540a:	370c      	adds	r7, #12
 800540c:	46bd      	mov	sp, r7
 800540e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005412:	4770      	bx	lr

08005414 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8005414:	b480      	push	{r7}
 8005416:	b083      	sub	sp, #12
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	68db      	ldr	r3, [r3, #12]
 8005420:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005424:	2b00      	cmp	r3, #0
 8005426:	d101      	bne.n	800542c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8005428:	2301      	movs	r3, #1
 800542a:	e000      	b.n	800542e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800542c:	2300      	movs	r3, #0
}
 800542e:	4618      	mov	r0, r3
 8005430:	370c      	adds	r7, #12
 8005432:	46bd      	mov	sp, r7
 8005434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005438:	4770      	bx	lr

0800543a <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800543a:	b480      	push	{r7}
 800543c:	b087      	sub	sp, #28
 800543e:	af00      	add	r7, sp, #0
 8005440:	60f8      	str	r0, [r7, #12]
 8005442:	60b9      	str	r1, [r7, #8]
 8005444:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	3330      	adds	r3, #48	; 0x30
 800544a:	461a      	mov	r2, r3
 800544c:	68bb      	ldr	r3, [r7, #8]
 800544e:	0a1b      	lsrs	r3, r3, #8
 8005450:	009b      	lsls	r3, r3, #2
 8005452:	f003 030c 	and.w	r3, r3, #12
 8005456:	4413      	add	r3, r2
 8005458:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800545a:	697b      	ldr	r3, [r7, #20]
 800545c:	681a      	ldr	r2, [r3, #0]
 800545e:	68bb      	ldr	r3, [r7, #8]
 8005460:	f003 031f 	and.w	r3, r3, #31
 8005464:	211f      	movs	r1, #31
 8005466:	fa01 f303 	lsl.w	r3, r1, r3
 800546a:	43db      	mvns	r3, r3
 800546c:	401a      	ands	r2, r3
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	0e9b      	lsrs	r3, r3, #26
 8005472:	f003 011f 	and.w	r1, r3, #31
 8005476:	68bb      	ldr	r3, [r7, #8]
 8005478:	f003 031f 	and.w	r3, r3, #31
 800547c:	fa01 f303 	lsl.w	r3, r1, r3
 8005480:	431a      	orrs	r2, r3
 8005482:	697b      	ldr	r3, [r7, #20]
 8005484:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8005486:	bf00      	nop
 8005488:	371c      	adds	r7, #28
 800548a:	46bd      	mov	sp, r7
 800548c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005490:	4770      	bx	lr

08005492 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8005492:	b480      	push	{r7}
 8005494:	b083      	sub	sp, #12
 8005496:	af00      	add	r7, sp, #0
 8005498:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800549e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d101      	bne.n	80054aa <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80054a6:	2301      	movs	r3, #1
 80054a8:	e000      	b.n	80054ac <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80054aa:	2300      	movs	r3, #0
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	370c      	adds	r7, #12
 80054b0:	46bd      	mov	sp, r7
 80054b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b6:	4770      	bx	lr

080054b8 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80054b8:	b480      	push	{r7}
 80054ba:	b087      	sub	sp, #28
 80054bc:	af00      	add	r7, sp, #0
 80054be:	60f8      	str	r0, [r7, #12]
 80054c0:	60b9      	str	r1, [r7, #8]
 80054c2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	3314      	adds	r3, #20
 80054c8:	461a      	mov	r2, r3
 80054ca:	68bb      	ldr	r3, [r7, #8]
 80054cc:	0e5b      	lsrs	r3, r3, #25
 80054ce:	009b      	lsls	r3, r3, #2
 80054d0:	f003 0304 	and.w	r3, r3, #4
 80054d4:	4413      	add	r3, r2
 80054d6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80054d8:	697b      	ldr	r3, [r7, #20]
 80054da:	681a      	ldr	r2, [r3, #0]
 80054dc:	68bb      	ldr	r3, [r7, #8]
 80054de:	0d1b      	lsrs	r3, r3, #20
 80054e0:	f003 031f 	and.w	r3, r3, #31
 80054e4:	2107      	movs	r1, #7
 80054e6:	fa01 f303 	lsl.w	r3, r1, r3
 80054ea:	43db      	mvns	r3, r3
 80054ec:	401a      	ands	r2, r3
 80054ee:	68bb      	ldr	r3, [r7, #8]
 80054f0:	0d1b      	lsrs	r3, r3, #20
 80054f2:	f003 031f 	and.w	r3, r3, #31
 80054f6:	6879      	ldr	r1, [r7, #4]
 80054f8:	fa01 f303 	lsl.w	r3, r1, r3
 80054fc:	431a      	orrs	r2, r3
 80054fe:	697b      	ldr	r3, [r7, #20]
 8005500:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8005502:	bf00      	nop
 8005504:	371c      	adds	r7, #28
 8005506:	46bd      	mov	sp, r7
 8005508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550c:	4770      	bx	lr
	...

08005510 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005510:	b480      	push	{r7}
 8005512:	b085      	sub	sp, #20
 8005514:	af00      	add	r7, sp, #0
 8005516:	60f8      	str	r0, [r7, #12]
 8005518:	60b9      	str	r1, [r7, #8]
 800551a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8005522:	68bb      	ldr	r3, [r7, #8]
 8005524:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005528:	43db      	mvns	r3, r3
 800552a:	401a      	ands	r2, r3
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	f003 0318 	and.w	r3, r3, #24
 8005532:	4908      	ldr	r1, [pc, #32]	; (8005554 <LL_ADC_SetChannelSingleDiff+0x44>)
 8005534:	40d9      	lsrs	r1, r3
 8005536:	68bb      	ldr	r3, [r7, #8]
 8005538:	400b      	ands	r3, r1
 800553a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800553e:	431a      	orrs	r2, r3
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8005546:	bf00      	nop
 8005548:	3714      	adds	r7, #20
 800554a:	46bd      	mov	sp, r7
 800554c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005550:	4770      	bx	lr
 8005552:	bf00      	nop
 8005554:	0007ffff 	.word	0x0007ffff

08005558 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005558:	b480      	push	{r7}
 800555a:	b083      	sub	sp, #12
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	689b      	ldr	r3, [r3, #8]
 8005564:	f003 031f 	and.w	r3, r3, #31
}
 8005568:	4618      	mov	r0, r3
 800556a:	370c      	adds	r7, #12
 800556c:	46bd      	mov	sp, r7
 800556e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005572:	4770      	bx	lr

08005574 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005574:	b480      	push	{r7}
 8005576:	b083      	sub	sp, #12
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	689b      	ldr	r3, [r3, #8]
 8005580:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8005584:	4618      	mov	r0, r3
 8005586:	370c      	adds	r7, #12
 8005588:	46bd      	mov	sp, r7
 800558a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558e:	4770      	bx	lr

08005590 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8005590:	b480      	push	{r7}
 8005592:	b083      	sub	sp, #12
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	689b      	ldr	r3, [r3, #8]
 800559c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 80055a0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80055a4:	687a      	ldr	r2, [r7, #4]
 80055a6:	6093      	str	r3, [r2, #8]
}
 80055a8:	bf00      	nop
 80055aa:	370c      	adds	r7, #12
 80055ac:	46bd      	mov	sp, r7
 80055ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b2:	4770      	bx	lr

080055b4 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 80055b4:	b480      	push	{r7}
 80055b6:	b083      	sub	sp, #12
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	689b      	ldr	r3, [r3, #8]
 80055c0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80055c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80055c8:	d101      	bne.n	80055ce <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80055ca:	2301      	movs	r3, #1
 80055cc:	e000      	b.n	80055d0 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80055ce:	2300      	movs	r3, #0
}
 80055d0:	4618      	mov	r0, r3
 80055d2:	370c      	adds	r7, #12
 80055d4:	46bd      	mov	sp, r7
 80055d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055da:	4770      	bx	lr

080055dc <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80055dc:	b480      	push	{r7}
 80055de:	b083      	sub	sp, #12
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	689b      	ldr	r3, [r3, #8]
 80055e8:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80055ec:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80055f0:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80055f8:	bf00      	nop
 80055fa:	370c      	adds	r7, #12
 80055fc:	46bd      	mov	sp, r7
 80055fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005602:	4770      	bx	lr

08005604 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8005604:	b480      	push	{r7}
 8005606:	b083      	sub	sp, #12
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	689b      	ldr	r3, [r3, #8]
 8005610:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005614:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005618:	d101      	bne.n	800561e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800561a:	2301      	movs	r3, #1
 800561c:	e000      	b.n	8005620 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800561e:	2300      	movs	r3, #0
}
 8005620:	4618      	mov	r0, r3
 8005622:	370c      	adds	r7, #12
 8005624:	46bd      	mov	sp, r7
 8005626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562a:	4770      	bx	lr

0800562c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800562c:	b480      	push	{r7}
 800562e:	b083      	sub	sp, #12
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	689b      	ldr	r3, [r3, #8]
 8005638:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800563c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005640:	f043 0201 	orr.w	r2, r3, #1
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8005648:	bf00      	nop
 800564a:	370c      	adds	r7, #12
 800564c:	46bd      	mov	sp, r7
 800564e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005652:	4770      	bx	lr

08005654 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8005654:	b480      	push	{r7}
 8005656:	b083      	sub	sp, #12
 8005658:	af00      	add	r7, sp, #0
 800565a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	689b      	ldr	r3, [r3, #8]
 8005660:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005664:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005668:	f043 0202 	orr.w	r2, r3, #2
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8005670:	bf00      	nop
 8005672:	370c      	adds	r7, #12
 8005674:	46bd      	mov	sp, r7
 8005676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567a:	4770      	bx	lr

0800567c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800567c:	b480      	push	{r7}
 800567e:	b083      	sub	sp, #12
 8005680:	af00      	add	r7, sp, #0
 8005682:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	689b      	ldr	r3, [r3, #8]
 8005688:	f003 0301 	and.w	r3, r3, #1
 800568c:	2b01      	cmp	r3, #1
 800568e:	d101      	bne.n	8005694 <LL_ADC_IsEnabled+0x18>
 8005690:	2301      	movs	r3, #1
 8005692:	e000      	b.n	8005696 <LL_ADC_IsEnabled+0x1a>
 8005694:	2300      	movs	r3, #0
}
 8005696:	4618      	mov	r0, r3
 8005698:	370c      	adds	r7, #12
 800569a:	46bd      	mov	sp, r7
 800569c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a0:	4770      	bx	lr

080056a2 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 80056a2:	b480      	push	{r7}
 80056a4:	b083      	sub	sp, #12
 80056a6:	af00      	add	r7, sp, #0
 80056a8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	689b      	ldr	r3, [r3, #8]
 80056ae:	f003 0302 	and.w	r3, r3, #2
 80056b2:	2b02      	cmp	r3, #2
 80056b4:	d101      	bne.n	80056ba <LL_ADC_IsDisableOngoing+0x18>
 80056b6:	2301      	movs	r3, #1
 80056b8:	e000      	b.n	80056bc <LL_ADC_IsDisableOngoing+0x1a>
 80056ba:	2300      	movs	r3, #0
}
 80056bc:	4618      	mov	r0, r3
 80056be:	370c      	adds	r7, #12
 80056c0:	46bd      	mov	sp, r7
 80056c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c6:	4770      	bx	lr

080056c8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80056c8:	b480      	push	{r7}
 80056ca:	b083      	sub	sp, #12
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	689b      	ldr	r3, [r3, #8]
 80056d4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80056d8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80056dc:	f043 0204 	orr.w	r2, r3, #4
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80056e4:	bf00      	nop
 80056e6:	370c      	adds	r7, #12
 80056e8:	46bd      	mov	sp, r7
 80056ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ee:	4770      	bx	lr

080056f0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80056f0:	b480      	push	{r7}
 80056f2:	b083      	sub	sp, #12
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	689b      	ldr	r3, [r3, #8]
 80056fc:	f003 0304 	and.w	r3, r3, #4
 8005700:	2b04      	cmp	r3, #4
 8005702:	d101      	bne.n	8005708 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005704:	2301      	movs	r3, #1
 8005706:	e000      	b.n	800570a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005708:	2300      	movs	r3, #0
}
 800570a:	4618      	mov	r0, r3
 800570c:	370c      	adds	r7, #12
 800570e:	46bd      	mov	sp, r7
 8005710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005714:	4770      	bx	lr

08005716 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8005716:	b480      	push	{r7}
 8005718:	b083      	sub	sp, #12
 800571a:	af00      	add	r7, sp, #0
 800571c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	689b      	ldr	r3, [r3, #8]
 8005722:	f003 0308 	and.w	r3, r3, #8
 8005726:	2b08      	cmp	r3, #8
 8005728:	d101      	bne.n	800572e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800572a:	2301      	movs	r3, #1
 800572c:	e000      	b.n	8005730 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800572e:	2300      	movs	r3, #0
}
 8005730:	4618      	mov	r0, r3
 8005732:	370c      	adds	r7, #12
 8005734:	46bd      	mov	sp, r7
 8005736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573a:	4770      	bx	lr

0800573c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800573c:	b590      	push	{r4, r7, lr}
 800573e:	b089      	sub	sp, #36	; 0x24
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005744:	2300      	movs	r3, #0
 8005746:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8005748:	2300      	movs	r3, #0
 800574a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d101      	bne.n	8005756 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8005752:	2301      	movs	r3, #1
 8005754:	e134      	b.n	80059c0 <HAL_ADC_Init+0x284>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	691b      	ldr	r3, [r3, #16]
 800575a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005760:	2b00      	cmp	r3, #0
 8005762:	d109      	bne.n	8005778 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005764:	6878      	ldr	r0, [r7, #4]
 8005766:	f7ff f90f 	bl	8004988 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2200      	movs	r2, #0
 800576e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2200      	movs	r2, #0
 8005774:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	4618      	mov	r0, r3
 800577e:	f7ff ff19 	bl	80055b4 <LL_ADC_IsDeepPowerDownEnabled>
 8005782:	4603      	mov	r3, r0
 8005784:	2b00      	cmp	r3, #0
 8005786:	d004      	beq.n	8005792 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	4618      	mov	r0, r3
 800578e:	f7ff feff 	bl	8005590 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	4618      	mov	r0, r3
 8005798:	f7ff ff34 	bl	8005604 <LL_ADC_IsInternalRegulatorEnabled>
 800579c:	4603      	mov	r3, r0
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d115      	bne.n	80057ce <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	4618      	mov	r0, r3
 80057a8:	f7ff ff18 	bl	80055dc <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80057ac:	4b86      	ldr	r3, [pc, #536]	; (80059c8 <HAL_ADC_Init+0x28c>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	099b      	lsrs	r3, r3, #6
 80057b2:	4a86      	ldr	r2, [pc, #536]	; (80059cc <HAL_ADC_Init+0x290>)
 80057b4:	fba2 2303 	umull	r2, r3, r2, r3
 80057b8:	099b      	lsrs	r3, r3, #6
 80057ba:	3301      	adds	r3, #1
 80057bc:	005b      	lsls	r3, r3, #1
 80057be:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80057c0:	e002      	b.n	80057c8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80057c2:	68bb      	ldr	r3, [r7, #8]
 80057c4:	3b01      	subs	r3, #1
 80057c6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80057c8:	68bb      	ldr	r3, [r7, #8]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d1f9      	bne.n	80057c2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	4618      	mov	r0, r3
 80057d4:	f7ff ff16 	bl	8005604 <LL_ADC_IsInternalRegulatorEnabled>
 80057d8:	4603      	mov	r3, r0
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d10d      	bne.n	80057fa <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80057e2:	f043 0210 	orr.w	r2, r3, #16
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80057ee:	f043 0201 	orr.w	r2, r3, #1
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80057f6:	2301      	movs	r3, #1
 80057f8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	4618      	mov	r0, r3
 8005800:	f7ff ff76 	bl	80056f0 <LL_ADC_REG_IsConversionOngoing>
 8005804:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800580a:	f003 0310 	and.w	r3, r3, #16
 800580e:	2b00      	cmp	r3, #0
 8005810:	f040 80cd 	bne.w	80059ae <HAL_ADC_Init+0x272>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8005814:	697b      	ldr	r3, [r7, #20]
 8005816:	2b00      	cmp	r3, #0
 8005818:	f040 80c9 	bne.w	80059ae <HAL_ADC_Init+0x272>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005820:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8005824:	f043 0202 	orr.w	r2, r3, #2
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	4618      	mov	r0, r3
 8005832:	f7ff ff23 	bl	800567c <LL_ADC_IsEnabled>
 8005836:	4603      	mov	r3, r0
 8005838:	2b00      	cmp	r3, #0
 800583a:	d110      	bne.n	800585e <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800583c:	4864      	ldr	r0, [pc, #400]	; (80059d0 <HAL_ADC_Init+0x294>)
 800583e:	f7ff ff1d 	bl	800567c <LL_ADC_IsEnabled>
 8005842:	4604      	mov	r4, r0
 8005844:	4863      	ldr	r0, [pc, #396]	; (80059d4 <HAL_ADC_Init+0x298>)
 8005846:	f7ff ff19 	bl	800567c <LL_ADC_IsEnabled>
 800584a:	4603      	mov	r3, r0
 800584c:	4323      	orrs	r3, r4
 800584e:	2b00      	cmp	r3, #0
 8005850:	d105      	bne.n	800585e <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	685b      	ldr	r3, [r3, #4]
 8005856:	4619      	mov	r1, r3
 8005858:	485f      	ldr	r0, [pc, #380]	; (80059d8 <HAL_ADC_Init+0x29c>)
 800585a:	f7ff fd3f 	bl	80052dc <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	7e5b      	ldrb	r3, [r3, #25]
 8005862:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005868:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 800586e:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8005874:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	f893 3020 	ldrb.w	r3, [r3, #32]
 800587c:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800587e:	4313      	orrs	r3, r2
 8005880:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005888:	2b01      	cmp	r3, #1
 800588a:	d106      	bne.n	800589a <HAL_ADC_Init+0x15e>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005890:	3b01      	subs	r3, #1
 8005892:	045b      	lsls	r3, r3, #17
 8005894:	69ba      	ldr	r2, [r7, #24]
 8005896:	4313      	orrs	r3, r2
 8005898:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d009      	beq.n	80058b6 <HAL_ADC_Init+0x17a>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80058a6:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058ae:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80058b0:	69ba      	ldr	r2, [r7, #24]
 80058b2:	4313      	orrs	r3, r2
 80058b4:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	68da      	ldr	r2, [r3, #12]
 80058bc:	4b47      	ldr	r3, [pc, #284]	; (80059dc <HAL_ADC_Init+0x2a0>)
 80058be:	4013      	ands	r3, r2
 80058c0:	687a      	ldr	r2, [r7, #4]
 80058c2:	6812      	ldr	r2, [r2, #0]
 80058c4:	69b9      	ldr	r1, [r7, #24]
 80058c6:	430b      	orrs	r3, r1
 80058c8:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	4618      	mov	r0, r3
 80058d0:	f7ff ff0e 	bl	80056f0 <LL_ADC_REG_IsConversionOngoing>
 80058d4:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	4618      	mov	r0, r3
 80058dc:	f7ff ff1b 	bl	8005716 <LL_ADC_INJ_IsConversionOngoing>
 80058e0:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80058e2:	693b      	ldr	r3, [r7, #16]
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d140      	bne.n	800596a <HAL_ADC_Init+0x22e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	2b00      	cmp	r3, #0
 80058ec:	d13d      	bne.n	800596a <HAL_ADC_Init+0x22e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	7e1b      	ldrb	r3, [r3, #24]
 80058f6:	039b      	lsls	r3, r3, #14
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80058f8:	431a      	orrs	r2, r3
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005900:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8005902:	4313      	orrs	r3, r2
 8005904:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	68db      	ldr	r3, [r3, #12]
 800590c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005910:	f023 0306 	bic.w	r3, r3, #6
 8005914:	687a      	ldr	r2, [r7, #4]
 8005916:	6812      	ldr	r2, [r2, #0]
 8005918:	69b9      	ldr	r1, [r7, #24]
 800591a:	430b      	orrs	r3, r1
 800591c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005924:	2b01      	cmp	r3, #1
 8005926:	d118      	bne.n	800595a <HAL_ADC_Init+0x21e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	691b      	ldr	r3, [r3, #16]
 800592e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8005932:	f023 0304 	bic.w	r3, r3, #4
 8005936:	687a      	ldr	r2, [r7, #4]
 8005938:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800593a:	687a      	ldr	r2, [r7, #4]
 800593c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800593e:	4311      	orrs	r1, r2
 8005940:	687a      	ldr	r2, [r7, #4]
 8005942:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8005944:	4311      	orrs	r1, r2
 8005946:	687a      	ldr	r2, [r7, #4]
 8005948:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800594a:	430a      	orrs	r2, r1
 800594c:	431a      	orrs	r2, r3
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f042 0201 	orr.w	r2, r2, #1
 8005956:	611a      	str	r2, [r3, #16]
 8005958:	e007      	b.n	800596a <HAL_ADC_Init+0x22e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	691a      	ldr	r2, [r3, #16]
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f022 0201 	bic.w	r2, r2, #1
 8005968:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	691b      	ldr	r3, [r3, #16]
 800596e:	2b01      	cmp	r3, #1
 8005970:	d10c      	bne.n	800598c <HAL_ADC_Init+0x250>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005978:	f023 010f 	bic.w	r1, r3, #15
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	69db      	ldr	r3, [r3, #28]
 8005980:	1e5a      	subs	r2, r3, #1
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	430a      	orrs	r2, r1
 8005988:	631a      	str	r2, [r3, #48]	; 0x30
 800598a:	e007      	b.n	800599c <HAL_ADC_Init+0x260>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f022 020f 	bic.w	r2, r2, #15
 800599a:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059a0:	f023 0303 	bic.w	r3, r3, #3
 80059a4:	f043 0201 	orr.w	r2, r3, #1
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	659a      	str	r2, [r3, #88]	; 0x58
 80059ac:	e007      	b.n	80059be <HAL_ADC_Init+0x282>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059b2:	f043 0210 	orr.w	r2, r3, #16
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80059ba:	2301      	movs	r3, #1
 80059bc:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80059be:	7ffb      	ldrb	r3, [r7, #31]
}
 80059c0:	4618      	mov	r0, r3
 80059c2:	3724      	adds	r7, #36	; 0x24
 80059c4:	46bd      	mov	sp, r7
 80059c6:	bd90      	pop	{r4, r7, pc}
 80059c8:	20000224 	.word	0x20000224
 80059cc:	053e2d63 	.word	0x053e2d63
 80059d0:	50040000 	.word	0x50040000
 80059d4:	50040100 	.word	0x50040100
 80059d8:	50040300 	.word	0x50040300
 80059dc:	fff0c007 	.word	0xfff0c007

080059e0 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b086      	sub	sp, #24
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	60f8      	str	r0, [r7, #12]
 80059e8:	60b9      	str	r1, [r7, #8]
 80059ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80059ec:	4850      	ldr	r0, [pc, #320]	; (8005b30 <HAL_ADC_Start_DMA+0x150>)
 80059ee:	f7ff fdb3 	bl	8005558 <LL_ADC_GetMultimode>
 80059f2:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	4618      	mov	r0, r3
 80059fa:	f7ff fe79 	bl	80056f0 <LL_ADC_REG_IsConversionOngoing>
 80059fe:	4603      	mov	r3, r0
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	f040 808e 	bne.w	8005b22 <HAL_ADC_Start_DMA+0x142>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8005a0c:	2b01      	cmp	r3, #1
 8005a0e:	d101      	bne.n	8005a14 <HAL_ADC_Start_DMA+0x34>
 8005a10:	2302      	movs	r3, #2
 8005a12:	e089      	b.n	8005b28 <HAL_ADC_Start_DMA+0x148>
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	2201      	movs	r2, #1
 8005a18:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 8005a1c:	693b      	ldr	r3, [r7, #16]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d005      	beq.n	8005a2e <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005a22:	693b      	ldr	r3, [r7, #16]
 8005a24:	2b05      	cmp	r3, #5
 8005a26:	d002      	beq.n	8005a2e <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005a28:	693b      	ldr	r3, [r7, #16]
 8005a2a:	2b09      	cmp	r3, #9
 8005a2c:	d172      	bne.n	8005b14 <HAL_ADC_Start_DMA+0x134>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8005a2e:	68f8      	ldr	r0, [r7, #12]
 8005a30:	f000 fec6 	bl	80067c0 <ADC_Enable>
 8005a34:	4603      	mov	r3, r0
 8005a36:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8005a38:	7dfb      	ldrb	r3, [r7, #23]
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d165      	bne.n	8005b0a <HAL_ADC_Start_DMA+0x12a>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a42:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005a46:	f023 0301 	bic.w	r3, r3, #1
 8005a4a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	659a      	str	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	4a37      	ldr	r2, [pc, #220]	; (8005b34 <HAL_ADC_Start_DMA+0x154>)
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d002      	beq.n	8005a62 <HAL_ADC_Start_DMA+0x82>
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	e000      	b.n	8005a64 <HAL_ADC_Start_DMA+0x84>
 8005a62:	4b35      	ldr	r3, [pc, #212]	; (8005b38 <HAL_ADC_Start_DMA+0x158>)
 8005a64:	68fa      	ldr	r2, [r7, #12]
 8005a66:	6812      	ldr	r2, [r2, #0]
 8005a68:	4293      	cmp	r3, r2
 8005a6a:	d002      	beq.n	8005a72 <HAL_ADC_Start_DMA+0x92>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005a6c:	693b      	ldr	r3, [r7, #16]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d105      	bne.n	8005a7e <HAL_ADC_Start_DMA+0x9e>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a76:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	659a      	str	r2, [r3, #88]	; 0x58
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005a82:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d006      	beq.n	8005a98 <HAL_ADC_Start_DMA+0xb8>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005a8e:	f023 0206 	bic.w	r2, r3, #6
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	65da      	str	r2, [r3, #92]	; 0x5c
 8005a96:	e002      	b.n	8005a9e <HAL_ADC_Start_DMA+0xbe>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005aa2:	4a26      	ldr	r2, [pc, #152]	; (8005b3c <HAL_ADC_Start_DMA+0x15c>)
 8005aa4:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005aaa:	4a25      	ldr	r2, [pc, #148]	; (8005b40 <HAL_ADC_Start_DMA+0x160>)
 8005aac:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ab2:	4a24      	ldr	r2, [pc, #144]	; (8005b44 <HAL_ADC_Start_DMA+0x164>)
 8005ab4:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	221c      	movs	r2, #28
 8005abc:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8005abe:	68fb      	ldr	r3, [r7, #12]
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	685a      	ldr	r2, [r3, #4]
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f042 0210 	orr.w	r2, r2, #16
 8005ad4:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	68da      	ldr	r2, [r3, #12]
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f042 0201 	orr.w	r2, r2, #1
 8005ae4:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	3340      	adds	r3, #64	; 0x40
 8005af0:	4619      	mov	r1, r3
 8005af2:	68ba      	ldr	r2, [r7, #8]
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	f002 f92f 	bl	8007d58 <HAL_DMA_Start_IT>
 8005afa:	4603      	mov	r3, r0
 8005afc:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4618      	mov	r0, r3
 8005b04:	f7ff fde0 	bl	80056c8 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8005b08:	e00d      	b.n	8005b26 <HAL_ADC_Start_DMA+0x146>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	2200      	movs	r2, #0
 8005b0e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
      if (tmp_hal_status == HAL_OK)
 8005b12:	e008      	b.n	8005b26 <HAL_ADC_Start_DMA+0x146>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8005b14:	2301      	movs	r3, #1
 8005b16:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8005b20:	e001      	b.n	8005b26 <HAL_ADC_Start_DMA+0x146>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8005b22:	2302      	movs	r3, #2
 8005b24:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8005b26:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b28:	4618      	mov	r0, r3
 8005b2a:	3718      	adds	r7, #24
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	bd80      	pop	{r7, pc}
 8005b30:	50040300 	.word	0x50040300
 8005b34:	50040100 	.word	0x50040100
 8005b38:	50040000 	.word	0x50040000
 8005b3c:	0800698b 	.word	0x0800698b
 8005b40:	08006a63 	.word	0x08006a63
 8005b44:	08006a7f 	.word	0x08006a7f

08005b48 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	b08a      	sub	sp, #40	; 0x28
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8005b50:	2300      	movs	r3, #0
 8005b52:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	685b      	ldr	r3, [r3, #4]
 8005b62:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005b64:	4882      	ldr	r0, [pc, #520]	; (8005d70 <HAL_ADC_IRQHandler+0x228>)
 8005b66:	f7ff fcf7 	bl	8005558 <LL_ADC_GetMultimode>
 8005b6a:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8005b6c:	69fb      	ldr	r3, [r7, #28]
 8005b6e:	f003 0302 	and.w	r3, r3, #2
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d017      	beq.n	8005ba6 <HAL_ADC_IRQHandler+0x5e>
 8005b76:	69bb      	ldr	r3, [r7, #24]
 8005b78:	f003 0302 	and.w	r3, r3, #2
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d012      	beq.n	8005ba6 <HAL_ADC_IRQHandler+0x5e>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b84:	f003 0310 	and.w	r3, r3, #16
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d105      	bne.n	8005b98 <HAL_ADC_IRQHandler+0x50>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b90:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	659a      	str	r2, [r3, #88]	; 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8005b98:	6878      	ldr	r0, [r7, #4]
 8005b9a:	f001 f865 	bl	8006c68 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	2202      	movs	r2, #2
 8005ba4:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8005ba6:	69fb      	ldr	r3, [r7, #28]
 8005ba8:	f003 0304 	and.w	r3, r3, #4
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d004      	beq.n	8005bba <HAL_ADC_IRQHandler+0x72>
 8005bb0:	69bb      	ldr	r3, [r7, #24]
 8005bb2:	f003 0304 	and.w	r3, r3, #4
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d10a      	bne.n	8005bd0 <HAL_ADC_IRQHandler+0x88>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8005bba:	69fb      	ldr	r3, [r7, #28]
 8005bbc:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	f000 8083 	beq.w	8005ccc <HAL_ADC_IRQHandler+0x184>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8005bc6:	69bb      	ldr	r3, [r7, #24]
 8005bc8:	f003 0308 	and.w	r3, r3, #8
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d07d      	beq.n	8005ccc <HAL_ADC_IRQHandler+0x184>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bd4:	f003 0310 	and.w	r3, r3, #16
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d105      	bne.n	8005be8 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005be0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	4618      	mov	r0, r3
 8005bee:	f7ff fc11 	bl	8005414 <LL_ADC_REG_IsTriggerSourceSWStart>
 8005bf2:	4603      	mov	r3, r0
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d062      	beq.n	8005cbe <HAL_ADC_IRQHandler+0x176>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	4a5d      	ldr	r2, [pc, #372]	; (8005d74 <HAL_ADC_IRQHandler+0x22c>)
 8005bfe:	4293      	cmp	r3, r2
 8005c00:	d002      	beq.n	8005c08 <HAL_ADC_IRQHandler+0xc0>
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	e000      	b.n	8005c0a <HAL_ADC_IRQHandler+0xc2>
 8005c08:	4b5b      	ldr	r3, [pc, #364]	; (8005d78 <HAL_ADC_IRQHandler+0x230>)
 8005c0a:	687a      	ldr	r2, [r7, #4]
 8005c0c:	6812      	ldr	r2, [r2, #0]
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	d008      	beq.n	8005c24 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005c12:	697b      	ldr	r3, [r7, #20]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d005      	beq.n	8005c24 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005c18:	697b      	ldr	r3, [r7, #20]
 8005c1a:	2b05      	cmp	r3, #5
 8005c1c:	d002      	beq.n	8005c24 <HAL_ADC_IRQHandler+0xdc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005c1e:	697b      	ldr	r3, [r7, #20]
 8005c20:	2b09      	cmp	r3, #9
 8005c22:	d104      	bne.n	8005c2e <HAL_ADC_IRQHandler+0xe6>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	68db      	ldr	r3, [r3, #12]
 8005c2a:	623b      	str	r3, [r7, #32]
 8005c2c:	e00c      	b.n	8005c48 <HAL_ADC_IRQHandler+0x100>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	4a50      	ldr	r2, [pc, #320]	; (8005d74 <HAL_ADC_IRQHandler+0x22c>)
 8005c34:	4293      	cmp	r3, r2
 8005c36:	d002      	beq.n	8005c3e <HAL_ADC_IRQHandler+0xf6>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	e000      	b.n	8005c40 <HAL_ADC_IRQHandler+0xf8>
 8005c3e:	4b4e      	ldr	r3, [pc, #312]	; (8005d78 <HAL_ADC_IRQHandler+0x230>)
 8005c40:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8005c42:	693b      	ldr	r3, [r7, #16]
 8005c44:	68db      	ldr	r3, [r3, #12]
 8005c46:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8005c48:	6a3b      	ldr	r3, [r7, #32]
 8005c4a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d135      	bne.n	8005cbe <HAL_ADC_IRQHandler+0x176>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f003 0308 	and.w	r3, r3, #8
 8005c5c:	2b08      	cmp	r3, #8
 8005c5e:	d12e      	bne.n	8005cbe <HAL_ADC_IRQHandler+0x176>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	4618      	mov	r0, r3
 8005c66:	f7ff fd43 	bl	80056f0 <LL_ADC_REG_IsConversionOngoing>
 8005c6a:	4603      	mov	r3, r0
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d11a      	bne.n	8005ca6 <HAL_ADC_IRQHandler+0x15e>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	685a      	ldr	r2, [r3, #4]
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f022 020c 	bic.w	r2, r2, #12
 8005c7e:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c84:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	659a      	str	r2, [r3, #88]	; 0x58

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c90:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d112      	bne.n	8005cbe <HAL_ADC_IRQHandler+0x176>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c9c:	f043 0201 	orr.w	r2, r3, #1
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	659a      	str	r2, [r3, #88]	; 0x58
 8005ca4:	e00b      	b.n	8005cbe <HAL_ADC_IRQHandler+0x176>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005caa:	f043 0210 	orr.w	r2, r3, #16
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005cb6:	f043 0201 	orr.w	r2, r3, #1
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	65da      	str	r2, [r3, #92]	; 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005cbe:	6878      	ldr	r0, [r7, #4]
 8005cc0:	f000 f95c 	bl	8005f7c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	220c      	movs	r2, #12
 8005cca:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8005ccc:	69fb      	ldr	r3, [r7, #28]
 8005cce:	f003 0320 	and.w	r3, r3, #32
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d004      	beq.n	8005ce0 <HAL_ADC_IRQHandler+0x198>
 8005cd6:	69bb      	ldr	r3, [r7, #24]
 8005cd8:	f003 0320 	and.w	r3, r3, #32
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d10b      	bne.n	8005cf8 <HAL_ADC_IRQHandler+0x1b0>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8005ce0:	69fb      	ldr	r3, [r7, #28]
 8005ce2:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	f000 809f 	beq.w	8005e2a <HAL_ADC_IRQHandler+0x2e2>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8005cec:	69bb      	ldr	r3, [r7, #24]
 8005cee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	f000 8099 	beq.w	8005e2a <HAL_ADC_IRQHandler+0x2e2>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005cfc:	f003 0310 	and.w	r3, r3, #16
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d105      	bne.n	8005d10 <HAL_ADC_IRQHandler+0x1c8>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d08:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	4618      	mov	r0, r3
 8005d16:	f7ff fbbc 	bl	8005492 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8005d1a:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4618      	mov	r0, r3
 8005d22:	f7ff fb77 	bl	8005414 <LL_ADC_REG_IsTriggerSourceSWStart>
 8005d26:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	4a11      	ldr	r2, [pc, #68]	; (8005d74 <HAL_ADC_IRQHandler+0x22c>)
 8005d2e:	4293      	cmp	r3, r2
 8005d30:	d002      	beq.n	8005d38 <HAL_ADC_IRQHandler+0x1f0>
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	e000      	b.n	8005d3a <HAL_ADC_IRQHandler+0x1f2>
 8005d38:	4b0f      	ldr	r3, [pc, #60]	; (8005d78 <HAL_ADC_IRQHandler+0x230>)
 8005d3a:	687a      	ldr	r2, [r7, #4]
 8005d3c:	6812      	ldr	r2, [r2, #0]
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	d008      	beq.n	8005d54 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005d42:	697b      	ldr	r3, [r7, #20]
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d005      	beq.n	8005d54 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8005d48:	697b      	ldr	r3, [r7, #20]
 8005d4a:	2b06      	cmp	r3, #6
 8005d4c:	d002      	beq.n	8005d54 <HAL_ADC_IRQHandler+0x20c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8005d4e:	697b      	ldr	r3, [r7, #20]
 8005d50:	2b07      	cmp	r3, #7
 8005d52:	d104      	bne.n	8005d5e <HAL_ADC_IRQHandler+0x216>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	68db      	ldr	r3, [r3, #12]
 8005d5a:	623b      	str	r3, [r7, #32]
 8005d5c:	e013      	b.n	8005d86 <HAL_ADC_IRQHandler+0x23e>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	4a04      	ldr	r2, [pc, #16]	; (8005d74 <HAL_ADC_IRQHandler+0x22c>)
 8005d64:	4293      	cmp	r3, r2
 8005d66:	d009      	beq.n	8005d7c <HAL_ADC_IRQHandler+0x234>
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	e007      	b.n	8005d7e <HAL_ADC_IRQHandler+0x236>
 8005d6e:	bf00      	nop
 8005d70:	50040300 	.word	0x50040300
 8005d74:	50040100 	.word	0x50040100
 8005d78:	50040000 	.word	0x50040000
 8005d7c:	4b7d      	ldr	r3, [pc, #500]	; (8005f74 <HAL_ADC_IRQHandler+0x42c>)
 8005d7e:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8005d80:	693b      	ldr	r3, [r7, #16]
 8005d82:	68db      	ldr	r3, [r3, #12]
 8005d84:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d047      	beq.n	8005e1c <HAL_ADC_IRQHandler+0x2d4>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8005d8c:	6a3b      	ldr	r3, [r7, #32]
 8005d8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d007      	beq.n	8005da6 <HAL_ADC_IRQHandler+0x25e>
 8005d96:	68bb      	ldr	r3, [r7, #8]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d03f      	beq.n	8005e1c <HAL_ADC_IRQHandler+0x2d4>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8005d9c:	6a3b      	ldr	r3, [r7, #32]
 8005d9e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d13a      	bne.n	8005e1c <HAL_ADC_IRQHandler+0x2d4>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005db0:	2b40      	cmp	r3, #64	; 0x40
 8005db2:	d133      	bne.n	8005e1c <HAL_ADC_IRQHandler+0x2d4>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8005db4:	6a3b      	ldr	r3, [r7, #32]
 8005db6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d12e      	bne.n	8005e1c <HAL_ADC_IRQHandler+0x2d4>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	f7ff fca7 	bl	8005716 <LL_ADC_INJ_IsConversionOngoing>
 8005dc8:	4603      	mov	r3, r0
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d11a      	bne.n	8005e04 <HAL_ADC_IRQHandler+0x2bc>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	685a      	ldr	r2, [r3, #4]
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005ddc:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005de2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	659a      	str	r2, [r3, #88]	; 0x58

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005dee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d112      	bne.n	8005e1c <HAL_ADC_IRQHandler+0x2d4>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005dfa:	f043 0201 	orr.w	r2, r3, #1
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	659a      	str	r2, [r3, #88]	; 0x58
 8005e02:	e00b      	b.n	8005e1c <HAL_ADC_IRQHandler+0x2d4>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e08:	f043 0210 	orr.w	r2, r3, #16
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	659a      	str	r2, [r3, #88]	; 0x58

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e14:	f043 0201 	orr.w	r2, r3, #1
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	65da      	str	r2, [r3, #92]	; 0x5c
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8005e1c:	6878      	ldr	r0, [r7, #4]
 8005e1e:	f000 fefb 	bl	8006c18 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	2260      	movs	r2, #96	; 0x60
 8005e28:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8005e2a:	69fb      	ldr	r3, [r7, #28]
 8005e2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d011      	beq.n	8005e58 <HAL_ADC_IRQHandler+0x310>
 8005e34:	69bb      	ldr	r3, [r7, #24]
 8005e36:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d00c      	beq.n	8005e58 <HAL_ADC_IRQHandler+0x310>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e42:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	659a      	str	r2, [r3, #88]	; 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8005e4a:	6878      	ldr	r0, [r7, #4]
 8005e4c:	f000 f8aa 	bl	8005fa4 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	2280      	movs	r2, #128	; 0x80
 8005e56:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8005e58:	69fb      	ldr	r3, [r7, #28]
 8005e5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d012      	beq.n	8005e88 <HAL_ADC_IRQHandler+0x340>
 8005e62:	69bb      	ldr	r3, [r7, #24]
 8005e64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d00d      	beq.n	8005e88 <HAL_ADC_IRQHandler+0x340>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e70:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	659a      	str	r2, [r3, #88]	; 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8005e78:	6878      	ldr	r0, [r7, #4]
 8005e7a:	f000 fee1 	bl	8006c40 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005e86:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8005e88:	69fb      	ldr	r3, [r7, #28]
 8005e8a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d012      	beq.n	8005eb8 <HAL_ADC_IRQHandler+0x370>
 8005e92:	69bb      	ldr	r3, [r7, #24]
 8005e94:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d00d      	beq.n	8005eb8 <HAL_ADC_IRQHandler+0x370>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ea0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	659a      	str	r2, [r3, #88]	; 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8005ea8:	6878      	ldr	r0, [r7, #4]
 8005eaa:	f000 fed3 	bl	8006c54 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005eb6:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8005eb8:	69fb      	ldr	r3, [r7, #28]
 8005eba:	f003 0310 	and.w	r3, r3, #16
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d036      	beq.n	8005f30 <HAL_ADC_IRQHandler+0x3e8>
 8005ec2:	69bb      	ldr	r3, [r7, #24]
 8005ec4:	f003 0310 	and.w	r3, r3, #16
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d031      	beq.n	8005f30 <HAL_ADC_IRQHandler+0x3e8>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d102      	bne.n	8005eda <HAL_ADC_IRQHandler+0x392>
    {
      overrun_error = 1UL;
 8005ed4:	2301      	movs	r3, #1
 8005ed6:	627b      	str	r3, [r7, #36]	; 0x24
 8005ed8:	e014      	b.n	8005f04 <HAL_ADC_IRQHandler+0x3bc>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8005eda:	697b      	ldr	r3, [r7, #20]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d008      	beq.n	8005ef2 <HAL_ADC_IRQHandler+0x3aa>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8005ee0:	4825      	ldr	r0, [pc, #148]	; (8005f78 <HAL_ADC_IRQHandler+0x430>)
 8005ee2:	f7ff fb47 	bl	8005574 <LL_ADC_GetMultiDMATransfer>
 8005ee6:	4603      	mov	r3, r0
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d00b      	beq.n	8005f04 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8005eec:	2301      	movs	r3, #1
 8005eee:	627b      	str	r3, [r7, #36]	; 0x24
 8005ef0:	e008      	b.n	8005f04 <HAL_ADC_IRQHandler+0x3bc>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	68db      	ldr	r3, [r3, #12]
 8005ef8:	f003 0301 	and.w	r3, r3, #1
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d001      	beq.n	8005f04 <HAL_ADC_IRQHandler+0x3bc>
        {
          overrun_error = 1UL;
 8005f00:	2301      	movs	r3, #1
 8005f02:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8005f04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f06:	2b01      	cmp	r3, #1
 8005f08:	d10e      	bne.n	8005f28 <HAL_ADC_IRQHandler+0x3e0>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f0e:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f1a:	f043 0202 	orr.w	r2, r3, #2
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	65da      	str	r2, [r3, #92]	; 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8005f22:	6878      	ldr	r0, [r7, #4]
 8005f24:	f000 f848 	bl	8005fb8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	2210      	movs	r2, #16
 8005f2e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8005f30:	69fb      	ldr	r3, [r7, #28]
 8005f32:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d018      	beq.n	8005f6c <HAL_ADC_IRQHandler+0x424>
 8005f3a:	69bb      	ldr	r3, [r7, #24]
 8005f3c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d013      	beq.n	8005f6c <HAL_ADC_IRQHandler+0x424>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005f48:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f54:	f043 0208 	orr.w	r2, r3, #8
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005f64:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8005f66:	6878      	ldr	r0, [r7, #4]
 8005f68:	f000 fe60 	bl	8006c2c <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8005f6c:	bf00      	nop
 8005f6e:	3728      	adds	r7, #40	; 0x28
 8005f70:	46bd      	mov	sp, r7
 8005f72:	bd80      	pop	{r7, pc}
 8005f74:	50040000 	.word	0x50040000
 8005f78:	50040300 	.word	0x50040300

08005f7c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005f7c:	b480      	push	{r7}
 8005f7e:	b083      	sub	sp, #12
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8005f84:	bf00      	nop
 8005f86:	370c      	adds	r7, #12
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8e:	4770      	bx	lr

08005f90 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005f90:	b480      	push	{r7}
 8005f92:	b083      	sub	sp, #12
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8005f98:	bf00      	nop
 8005f9a:	370c      	adds	r7, #12
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa2:	4770      	bx	lr

08005fa4 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8005fa4:	b480      	push	{r7}
 8005fa6:	b083      	sub	sp, #12
 8005fa8:	af00      	add	r7, sp, #0
 8005faa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8005fac:	bf00      	nop
 8005fae:	370c      	adds	r7, #12
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb6:	4770      	bx	lr

08005fb8 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005fb8:	b480      	push	{r7}
 8005fba:	b083      	sub	sp, #12
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8005fc0:	bf00      	nop
 8005fc2:	370c      	adds	r7, #12
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fca:	4770      	bx	lr

08005fcc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b0b6      	sub	sp, #216	; 0xd8
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
 8005fd4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8005fdc:	2300      	movs	r3, #0
 8005fde:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8005fe6:	2b01      	cmp	r3, #1
 8005fe8:	d101      	bne.n	8005fee <HAL_ADC_ConfigChannel+0x22>
 8005fea:	2302      	movs	r3, #2
 8005fec:	e3d3      	b.n	8006796 <HAL_ADC_ConfigChannel+0x7ca>
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2201      	movs	r2, #1
 8005ff2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	f7ff fb78 	bl	80056f0 <LL_ADC_REG_IsConversionOngoing>
 8006000:	4603      	mov	r3, r0
 8006002:	2b00      	cmp	r3, #0
 8006004:	f040 83b8 	bne.w	8006778 <HAL_ADC_ConfigChannel+0x7ac>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8006008:	683b      	ldr	r3, [r7, #0]
 800600a:	685b      	ldr	r3, [r3, #4]
 800600c:	2b05      	cmp	r3, #5
 800600e:	d824      	bhi.n	800605a <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8006010:	683b      	ldr	r3, [r7, #0]
 8006012:	685b      	ldr	r3, [r3, #4]
 8006014:	3b02      	subs	r3, #2
 8006016:	2b03      	cmp	r3, #3
 8006018:	d81b      	bhi.n	8006052 <HAL_ADC_ConfigChannel+0x86>
 800601a:	a201      	add	r2, pc, #4	; (adr r2, 8006020 <HAL_ADC_ConfigChannel+0x54>)
 800601c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006020:	08006031 	.word	0x08006031
 8006024:	08006039 	.word	0x08006039
 8006028:	08006041 	.word	0x08006041
 800602c:	08006049 	.word	0x08006049
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8006030:	683b      	ldr	r3, [r7, #0]
 8006032:	220c      	movs	r2, #12
 8006034:	605a      	str	r2, [r3, #4]
          break;
 8006036:	e010      	b.n	800605a <HAL_ADC_ConfigChannel+0x8e>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	2212      	movs	r2, #18
 800603c:	605a      	str	r2, [r3, #4]
          break;
 800603e:	e00c      	b.n	800605a <HAL_ADC_ConfigChannel+0x8e>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	2218      	movs	r2, #24
 8006044:	605a      	str	r2, [r3, #4]
          break;
 8006046:	e008      	b.n	800605a <HAL_ADC_ConfigChannel+0x8e>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800604e:	605a      	str	r2, [r3, #4]
          break;
 8006050:	e003      	b.n	800605a <HAL_ADC_ConfigChannel+0x8e>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8006052:	683b      	ldr	r3, [r7, #0]
 8006054:	2206      	movs	r2, #6
 8006056:	605a      	str	r2, [r3, #4]
          break;
 8006058:	bf00      	nop
      }
    }
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6818      	ldr	r0, [r3, #0]
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	6859      	ldr	r1, [r3, #4]
 8006062:	683b      	ldr	r3, [r7, #0]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	461a      	mov	r2, r3
 8006068:	f7ff f9e7 	bl	800543a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	4618      	mov	r0, r3
 8006072:	f7ff fb3d 	bl	80056f0 <LL_ADC_REG_IsConversionOngoing>
 8006076:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	4618      	mov	r0, r3
 8006080:	f7ff fb49 	bl	8005716 <LL_ADC_INJ_IsConversionOngoing>
 8006084:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8006088:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800608c:	2b00      	cmp	r3, #0
 800608e:	f040 81c1 	bne.w	8006414 <HAL_ADC_ConfigChannel+0x448>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8006092:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8006096:	2b00      	cmp	r3, #0
 8006098:	f040 81bc 	bne.w	8006414 <HAL_ADC_ConfigChannel+0x448>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800609c:	683b      	ldr	r3, [r7, #0]
 800609e:	689b      	ldr	r3, [r3, #8]
 80060a0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80060a4:	d10f      	bne.n	80060c6 <HAL_ADC_ConfigChannel+0xfa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6818      	ldr	r0, [r3, #0]
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	2200      	movs	r2, #0
 80060b0:	4619      	mov	r1, r3
 80060b2:	f7ff fa01 	bl	80054b8 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80060be:	4618      	mov	r0, r3
 80060c0:	f7ff f995 	bl	80053ee <LL_ADC_SetSamplingTimeCommonConfig>
 80060c4:	e00e      	b.n	80060e4 <HAL_ADC_ConfigChannel+0x118>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6818      	ldr	r0, [r3, #0]
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	6819      	ldr	r1, [r3, #0]
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	689b      	ldr	r3, [r3, #8]
 80060d2:	461a      	mov	r2, r3
 80060d4:	f7ff f9f0 	bl	80054b8 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	2100      	movs	r1, #0
 80060de:	4618      	mov	r0, r3
 80060e0:	f7ff f985 	bl	80053ee <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	695a      	ldr	r2, [r3, #20]
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	68db      	ldr	r3, [r3, #12]
 80060ee:	08db      	lsrs	r3, r3, #3
 80060f0:	f003 0303 	and.w	r3, r3, #3
 80060f4:	005b      	lsls	r3, r3, #1
 80060f6:	fa02 f303 	lsl.w	r3, r2, r3
 80060fa:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80060fe:	683b      	ldr	r3, [r7, #0]
 8006100:	691b      	ldr	r3, [r3, #16]
 8006102:	2b04      	cmp	r3, #4
 8006104:	d00a      	beq.n	800611c <HAL_ADC_ConfigChannel+0x150>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6818      	ldr	r0, [r3, #0]
 800610a:	683b      	ldr	r3, [r7, #0]
 800610c:	6919      	ldr	r1, [r3, #16]
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	681a      	ldr	r2, [r3, #0]
 8006112:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006116:	f7ff f915 	bl	8005344 <LL_ADC_SetOffset>
 800611a:	e17b      	b.n	8006414 <HAL_ADC_ConfigChannel+0x448>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	2100      	movs	r1, #0
 8006122:	4618      	mov	r0, r3
 8006124:	f7ff f932 	bl	800538c <LL_ADC_GetOffsetChannel>
 8006128:	4603      	mov	r3, r0
 800612a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800612e:	2b00      	cmp	r3, #0
 8006130:	d10a      	bne.n	8006148 <HAL_ADC_ConfigChannel+0x17c>
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	2100      	movs	r1, #0
 8006138:	4618      	mov	r0, r3
 800613a:	f7ff f927 	bl	800538c <LL_ADC_GetOffsetChannel>
 800613e:	4603      	mov	r3, r0
 8006140:	0e9b      	lsrs	r3, r3, #26
 8006142:	f003 021f 	and.w	r2, r3, #31
 8006146:	e01e      	b.n	8006186 <HAL_ADC_ConfigChannel+0x1ba>
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	2100      	movs	r1, #0
 800614e:	4618      	mov	r0, r3
 8006150:	f7ff f91c 	bl	800538c <LL_ADC_GetOffsetChannel>
 8006154:	4603      	mov	r3, r0
 8006156:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800615a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800615e:	fa93 f3a3 	rbit	r3, r3
 8006162:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8006166:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800616a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800616e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006172:	2b00      	cmp	r3, #0
 8006174:	d101      	bne.n	800617a <HAL_ADC_ConfigChannel+0x1ae>
  {
    return 32U;
 8006176:	2320      	movs	r3, #32
 8006178:	e004      	b.n	8006184 <HAL_ADC_ConfigChannel+0x1b8>
  }
  return __builtin_clz(value);
 800617a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800617e:	fab3 f383 	clz	r3, r3
 8006182:	b2db      	uxtb	r3, r3
 8006184:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006186:	683b      	ldr	r3, [r7, #0]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800618e:	2b00      	cmp	r3, #0
 8006190:	d105      	bne.n	800619e <HAL_ADC_ConfigChannel+0x1d2>
 8006192:	683b      	ldr	r3, [r7, #0]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	0e9b      	lsrs	r3, r3, #26
 8006198:	f003 031f 	and.w	r3, r3, #31
 800619c:	e018      	b.n	80061d0 <HAL_ADC_ConfigChannel+0x204>
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061a6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80061aa:	fa93 f3a3 	rbit	r3, r3
 80061ae:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 80061b2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80061b6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80061ba:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d101      	bne.n	80061c6 <HAL_ADC_ConfigChannel+0x1fa>
    return 32U;
 80061c2:	2320      	movs	r3, #32
 80061c4:	e004      	b.n	80061d0 <HAL_ADC_ConfigChannel+0x204>
  return __builtin_clz(value);
 80061c6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80061ca:	fab3 f383 	clz	r3, r3
 80061ce:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80061d0:	429a      	cmp	r2, r3
 80061d2:	d106      	bne.n	80061e2 <HAL_ADC_ConfigChannel+0x216>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	2200      	movs	r2, #0
 80061da:	2100      	movs	r1, #0
 80061dc:	4618      	mov	r0, r3
 80061de:	f7ff f8eb 	bl	80053b8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	2101      	movs	r1, #1
 80061e8:	4618      	mov	r0, r3
 80061ea:	f7ff f8cf 	bl	800538c <LL_ADC_GetOffsetChannel>
 80061ee:	4603      	mov	r3, r0
 80061f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	d10a      	bne.n	800620e <HAL_ADC_ConfigChannel+0x242>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	2101      	movs	r1, #1
 80061fe:	4618      	mov	r0, r3
 8006200:	f7ff f8c4 	bl	800538c <LL_ADC_GetOffsetChannel>
 8006204:	4603      	mov	r3, r0
 8006206:	0e9b      	lsrs	r3, r3, #26
 8006208:	f003 021f 	and.w	r2, r3, #31
 800620c:	e01e      	b.n	800624c <HAL_ADC_ConfigChannel+0x280>
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	2101      	movs	r1, #1
 8006214:	4618      	mov	r0, r3
 8006216:	f7ff f8b9 	bl	800538c <LL_ADC_GetOffsetChannel>
 800621a:	4603      	mov	r3, r0
 800621c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006220:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8006224:	fa93 f3a3 	rbit	r3, r3
 8006228:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 800622c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006230:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8006234:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006238:	2b00      	cmp	r3, #0
 800623a:	d101      	bne.n	8006240 <HAL_ADC_ConfigChannel+0x274>
    return 32U;
 800623c:	2320      	movs	r3, #32
 800623e:	e004      	b.n	800624a <HAL_ADC_ConfigChannel+0x27e>
  return __builtin_clz(value);
 8006240:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8006244:	fab3 f383 	clz	r3, r3
 8006248:	b2db      	uxtb	r3, r3
 800624a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800624c:	683b      	ldr	r3, [r7, #0]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006254:	2b00      	cmp	r3, #0
 8006256:	d105      	bne.n	8006264 <HAL_ADC_ConfigChannel+0x298>
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	0e9b      	lsrs	r3, r3, #26
 800625e:	f003 031f 	and.w	r3, r3, #31
 8006262:	e018      	b.n	8006296 <HAL_ADC_ConfigChannel+0x2ca>
 8006264:	683b      	ldr	r3, [r7, #0]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800626c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006270:	fa93 f3a3 	rbit	r3, r3
 8006274:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8006278:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800627c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8006280:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006284:	2b00      	cmp	r3, #0
 8006286:	d101      	bne.n	800628c <HAL_ADC_ConfigChannel+0x2c0>
    return 32U;
 8006288:	2320      	movs	r3, #32
 800628a:	e004      	b.n	8006296 <HAL_ADC_ConfigChannel+0x2ca>
  return __builtin_clz(value);
 800628c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006290:	fab3 f383 	clz	r3, r3
 8006294:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8006296:	429a      	cmp	r2, r3
 8006298:	d106      	bne.n	80062a8 <HAL_ADC_ConfigChannel+0x2dc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	2200      	movs	r2, #0
 80062a0:	2101      	movs	r1, #1
 80062a2:	4618      	mov	r0, r3
 80062a4:	f7ff f888 	bl	80053b8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	2102      	movs	r1, #2
 80062ae:	4618      	mov	r0, r3
 80062b0:	f7ff f86c 	bl	800538c <LL_ADC_GetOffsetChannel>
 80062b4:	4603      	mov	r3, r0
 80062b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80062ba:	2b00      	cmp	r3, #0
 80062bc:	d10a      	bne.n	80062d4 <HAL_ADC_ConfigChannel+0x308>
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	2102      	movs	r1, #2
 80062c4:	4618      	mov	r0, r3
 80062c6:	f7ff f861 	bl	800538c <LL_ADC_GetOffsetChannel>
 80062ca:	4603      	mov	r3, r0
 80062cc:	0e9b      	lsrs	r3, r3, #26
 80062ce:	f003 021f 	and.w	r2, r3, #31
 80062d2:	e01e      	b.n	8006312 <HAL_ADC_ConfigChannel+0x346>
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	2102      	movs	r1, #2
 80062da:	4618      	mov	r0, r3
 80062dc:	f7ff f856 	bl	800538c <LL_ADC_GetOffsetChannel>
 80062e0:	4603      	mov	r3, r0
 80062e2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80062ea:	fa93 f3a3 	rbit	r3, r3
 80062ee:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80062f2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80062f6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80062fa:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d101      	bne.n	8006306 <HAL_ADC_ConfigChannel+0x33a>
    return 32U;
 8006302:	2320      	movs	r3, #32
 8006304:	e004      	b.n	8006310 <HAL_ADC_ConfigChannel+0x344>
  return __builtin_clz(value);
 8006306:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800630a:	fab3 f383 	clz	r3, r3
 800630e:	b2db      	uxtb	r3, r3
 8006310:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006312:	683b      	ldr	r3, [r7, #0]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800631a:	2b00      	cmp	r3, #0
 800631c:	d105      	bne.n	800632a <HAL_ADC_ConfigChannel+0x35e>
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	0e9b      	lsrs	r3, r3, #26
 8006324:	f003 031f 	and.w	r3, r3, #31
 8006328:	e016      	b.n	8006358 <HAL_ADC_ConfigChannel+0x38c>
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006332:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006336:	fa93 f3a3 	rbit	r3, r3
 800633a:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 800633c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800633e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8006342:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006346:	2b00      	cmp	r3, #0
 8006348:	d101      	bne.n	800634e <HAL_ADC_ConfigChannel+0x382>
    return 32U;
 800634a:	2320      	movs	r3, #32
 800634c:	e004      	b.n	8006358 <HAL_ADC_ConfigChannel+0x38c>
  return __builtin_clz(value);
 800634e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006352:	fab3 f383 	clz	r3, r3
 8006356:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8006358:	429a      	cmp	r2, r3
 800635a:	d106      	bne.n	800636a <HAL_ADC_ConfigChannel+0x39e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	2200      	movs	r2, #0
 8006362:	2102      	movs	r1, #2
 8006364:	4618      	mov	r0, r3
 8006366:	f7ff f827 	bl	80053b8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	2103      	movs	r1, #3
 8006370:	4618      	mov	r0, r3
 8006372:	f7ff f80b 	bl	800538c <LL_ADC_GetOffsetChannel>
 8006376:	4603      	mov	r3, r0
 8006378:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800637c:	2b00      	cmp	r3, #0
 800637e:	d10a      	bne.n	8006396 <HAL_ADC_ConfigChannel+0x3ca>
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	2103      	movs	r1, #3
 8006386:	4618      	mov	r0, r3
 8006388:	f7ff f800 	bl	800538c <LL_ADC_GetOffsetChannel>
 800638c:	4603      	mov	r3, r0
 800638e:	0e9b      	lsrs	r3, r3, #26
 8006390:	f003 021f 	and.w	r2, r3, #31
 8006394:	e017      	b.n	80063c6 <HAL_ADC_ConfigChannel+0x3fa>
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	2103      	movs	r1, #3
 800639c:	4618      	mov	r0, r3
 800639e:	f7fe fff5 	bl	800538c <LL_ADC_GetOffsetChannel>
 80063a2:	4603      	mov	r3, r0
 80063a4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063a6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80063a8:	fa93 f3a3 	rbit	r3, r3
 80063ac:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 80063ae:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80063b0:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 80063b2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d101      	bne.n	80063bc <HAL_ADC_ConfigChannel+0x3f0>
    return 32U;
 80063b8:	2320      	movs	r3, #32
 80063ba:	e003      	b.n	80063c4 <HAL_ADC_ConfigChannel+0x3f8>
  return __builtin_clz(value);
 80063bc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80063be:	fab3 f383 	clz	r3, r3
 80063c2:	b2db      	uxtb	r3, r3
 80063c4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d105      	bne.n	80063de <HAL_ADC_ConfigChannel+0x412>
 80063d2:	683b      	ldr	r3, [r7, #0]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	0e9b      	lsrs	r3, r3, #26
 80063d8:	f003 031f 	and.w	r3, r3, #31
 80063dc:	e011      	b.n	8006402 <HAL_ADC_ConfigChannel+0x436>
 80063de:	683b      	ldr	r3, [r7, #0]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80063e4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80063e6:	fa93 f3a3 	rbit	r3, r3
 80063ea:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80063ec:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80063ee:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80063f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d101      	bne.n	80063fa <HAL_ADC_ConfigChannel+0x42e>
    return 32U;
 80063f6:	2320      	movs	r3, #32
 80063f8:	e003      	b.n	8006402 <HAL_ADC_ConfigChannel+0x436>
  return __builtin_clz(value);
 80063fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80063fc:	fab3 f383 	clz	r3, r3
 8006400:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8006402:	429a      	cmp	r2, r3
 8006404:	d106      	bne.n	8006414 <HAL_ADC_ConfigChannel+0x448>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	2200      	movs	r2, #0
 800640c:	2103      	movs	r1, #3
 800640e:	4618      	mov	r0, r3
 8006410:	f7fe ffd2 	bl	80053b8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	4618      	mov	r0, r3
 800641a:	f7ff f92f 	bl	800567c <LL_ADC_IsEnabled>
 800641e:	4603      	mov	r3, r0
 8006420:	2b00      	cmp	r3, #0
 8006422:	f040 813f 	bne.w	80066a4 <HAL_ADC_ConfigChannel+0x6d8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6818      	ldr	r0, [r3, #0]
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	6819      	ldr	r1, [r3, #0]
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	68db      	ldr	r3, [r3, #12]
 8006432:	461a      	mov	r2, r3
 8006434:	f7ff f86c 	bl	8005510 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006438:	683b      	ldr	r3, [r7, #0]
 800643a:	68db      	ldr	r3, [r3, #12]
 800643c:	4a8e      	ldr	r2, [pc, #568]	; (8006678 <HAL_ADC_ConfigChannel+0x6ac>)
 800643e:	4293      	cmp	r3, r2
 8006440:	f040 8130 	bne.w	80066a4 <HAL_ADC_ConfigChannel+0x6d8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006450:	2b00      	cmp	r3, #0
 8006452:	d10b      	bne.n	800646c <HAL_ADC_ConfigChannel+0x4a0>
 8006454:	683b      	ldr	r3, [r7, #0]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	0e9b      	lsrs	r3, r3, #26
 800645a:	3301      	adds	r3, #1
 800645c:	f003 031f 	and.w	r3, r3, #31
 8006460:	2b09      	cmp	r3, #9
 8006462:	bf94      	ite	ls
 8006464:	2301      	movls	r3, #1
 8006466:	2300      	movhi	r3, #0
 8006468:	b2db      	uxtb	r3, r3
 800646a:	e019      	b.n	80064a0 <HAL_ADC_ConfigChannel+0x4d4>
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006472:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006474:	fa93 f3a3 	rbit	r3, r3
 8006478:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 800647a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800647c:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 800647e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006480:	2b00      	cmp	r3, #0
 8006482:	d101      	bne.n	8006488 <HAL_ADC_ConfigChannel+0x4bc>
    return 32U;
 8006484:	2320      	movs	r3, #32
 8006486:	e003      	b.n	8006490 <HAL_ADC_ConfigChannel+0x4c4>
  return __builtin_clz(value);
 8006488:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800648a:	fab3 f383 	clz	r3, r3
 800648e:	b2db      	uxtb	r3, r3
 8006490:	3301      	adds	r3, #1
 8006492:	f003 031f 	and.w	r3, r3, #31
 8006496:	2b09      	cmp	r3, #9
 8006498:	bf94      	ite	ls
 800649a:	2301      	movls	r3, #1
 800649c:	2300      	movhi	r3, #0
 800649e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d079      	beq.n	8006598 <HAL_ADC_ConfigChannel+0x5cc>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d107      	bne.n	80064c0 <HAL_ADC_ConfigChannel+0x4f4>
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	0e9b      	lsrs	r3, r3, #26
 80064b6:	3301      	adds	r3, #1
 80064b8:	069b      	lsls	r3, r3, #26
 80064ba:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80064be:	e015      	b.n	80064ec <HAL_ADC_ConfigChannel+0x520>
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80064c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80064c8:	fa93 f3a3 	rbit	r3, r3
 80064cc:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80064ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80064d0:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80064d2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d101      	bne.n	80064dc <HAL_ADC_ConfigChannel+0x510>
    return 32U;
 80064d8:	2320      	movs	r3, #32
 80064da:	e003      	b.n	80064e4 <HAL_ADC_ConfigChannel+0x518>
  return __builtin_clz(value);
 80064dc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80064de:	fab3 f383 	clz	r3, r3
 80064e2:	b2db      	uxtb	r3, r3
 80064e4:	3301      	adds	r3, #1
 80064e6:	069b      	lsls	r3, r3, #26
 80064e8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80064ec:	683b      	ldr	r3, [r7, #0]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d109      	bne.n	800650c <HAL_ADC_ConfigChannel+0x540>
 80064f8:	683b      	ldr	r3, [r7, #0]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	0e9b      	lsrs	r3, r3, #26
 80064fe:	3301      	adds	r3, #1
 8006500:	f003 031f 	and.w	r3, r3, #31
 8006504:	2101      	movs	r1, #1
 8006506:	fa01 f303 	lsl.w	r3, r1, r3
 800650a:	e017      	b.n	800653c <HAL_ADC_ConfigChannel+0x570>
 800650c:	683b      	ldr	r3, [r7, #0]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006512:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006514:	fa93 f3a3 	rbit	r3, r3
 8006518:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 800651a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800651c:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 800651e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006520:	2b00      	cmp	r3, #0
 8006522:	d101      	bne.n	8006528 <HAL_ADC_ConfigChannel+0x55c>
    return 32U;
 8006524:	2320      	movs	r3, #32
 8006526:	e003      	b.n	8006530 <HAL_ADC_ConfigChannel+0x564>
  return __builtin_clz(value);
 8006528:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800652a:	fab3 f383 	clz	r3, r3
 800652e:	b2db      	uxtb	r3, r3
 8006530:	3301      	adds	r3, #1
 8006532:	f003 031f 	and.w	r3, r3, #31
 8006536:	2101      	movs	r1, #1
 8006538:	fa01 f303 	lsl.w	r3, r1, r3
 800653c:	ea42 0103 	orr.w	r1, r2, r3
 8006540:	683b      	ldr	r3, [r7, #0]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006548:	2b00      	cmp	r3, #0
 800654a:	d10a      	bne.n	8006562 <HAL_ADC_ConfigChannel+0x596>
 800654c:	683b      	ldr	r3, [r7, #0]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	0e9b      	lsrs	r3, r3, #26
 8006552:	3301      	adds	r3, #1
 8006554:	f003 021f 	and.w	r2, r3, #31
 8006558:	4613      	mov	r3, r2
 800655a:	005b      	lsls	r3, r3, #1
 800655c:	4413      	add	r3, r2
 800655e:	051b      	lsls	r3, r3, #20
 8006560:	e018      	b.n	8006594 <HAL_ADC_ConfigChannel+0x5c8>
 8006562:	683b      	ldr	r3, [r7, #0]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006568:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800656a:	fa93 f3a3 	rbit	r3, r3
 800656e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8006570:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006572:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8006574:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006576:	2b00      	cmp	r3, #0
 8006578:	d101      	bne.n	800657e <HAL_ADC_ConfigChannel+0x5b2>
    return 32U;
 800657a:	2320      	movs	r3, #32
 800657c:	e003      	b.n	8006586 <HAL_ADC_ConfigChannel+0x5ba>
  return __builtin_clz(value);
 800657e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006580:	fab3 f383 	clz	r3, r3
 8006584:	b2db      	uxtb	r3, r3
 8006586:	3301      	adds	r3, #1
 8006588:	f003 021f 	and.w	r2, r3, #31
 800658c:	4613      	mov	r3, r2
 800658e:	005b      	lsls	r3, r3, #1
 8006590:	4413      	add	r3, r2
 8006592:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006594:	430b      	orrs	r3, r1
 8006596:	e080      	b.n	800669a <HAL_ADC_ConfigChannel+0x6ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006598:	683b      	ldr	r3, [r7, #0]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d107      	bne.n	80065b4 <HAL_ADC_ConfigChannel+0x5e8>
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	0e9b      	lsrs	r3, r3, #26
 80065aa:	3301      	adds	r3, #1
 80065ac:	069b      	lsls	r3, r3, #26
 80065ae:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80065b2:	e015      	b.n	80065e0 <HAL_ADC_ConfigChannel+0x614>
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80065ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065bc:	fa93 f3a3 	rbit	r3, r3
 80065c0:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80065c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065c4:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80065c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	d101      	bne.n	80065d0 <HAL_ADC_ConfigChannel+0x604>
    return 32U;
 80065cc:	2320      	movs	r3, #32
 80065ce:	e003      	b.n	80065d8 <HAL_ADC_ConfigChannel+0x60c>
  return __builtin_clz(value);
 80065d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065d2:	fab3 f383 	clz	r3, r3
 80065d6:	b2db      	uxtb	r3, r3
 80065d8:	3301      	adds	r3, #1
 80065da:	069b      	lsls	r3, r3, #26
 80065dc:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80065e0:	683b      	ldr	r3, [r7, #0]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d109      	bne.n	8006600 <HAL_ADC_ConfigChannel+0x634>
 80065ec:	683b      	ldr	r3, [r7, #0]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	0e9b      	lsrs	r3, r3, #26
 80065f2:	3301      	adds	r3, #1
 80065f4:	f003 031f 	and.w	r3, r3, #31
 80065f8:	2101      	movs	r1, #1
 80065fa:	fa01 f303 	lsl.w	r3, r1, r3
 80065fe:	e017      	b.n	8006630 <HAL_ADC_ConfigChannel+0x664>
 8006600:	683b      	ldr	r3, [r7, #0]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006606:	6a3b      	ldr	r3, [r7, #32]
 8006608:	fa93 f3a3 	rbit	r3, r3
 800660c:	61fb      	str	r3, [r7, #28]
  return result;
 800660e:	69fb      	ldr	r3, [r7, #28]
 8006610:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8006612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006614:	2b00      	cmp	r3, #0
 8006616:	d101      	bne.n	800661c <HAL_ADC_ConfigChannel+0x650>
    return 32U;
 8006618:	2320      	movs	r3, #32
 800661a:	e003      	b.n	8006624 <HAL_ADC_ConfigChannel+0x658>
  return __builtin_clz(value);
 800661c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800661e:	fab3 f383 	clz	r3, r3
 8006622:	b2db      	uxtb	r3, r3
 8006624:	3301      	adds	r3, #1
 8006626:	f003 031f 	and.w	r3, r3, #31
 800662a:	2101      	movs	r1, #1
 800662c:	fa01 f303 	lsl.w	r3, r1, r3
 8006630:	ea42 0103 	orr.w	r1, r2, r3
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800663c:	2b00      	cmp	r3, #0
 800663e:	d10d      	bne.n	800665c <HAL_ADC_ConfigChannel+0x690>
 8006640:	683b      	ldr	r3, [r7, #0]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	0e9b      	lsrs	r3, r3, #26
 8006646:	3301      	adds	r3, #1
 8006648:	f003 021f 	and.w	r2, r3, #31
 800664c:	4613      	mov	r3, r2
 800664e:	005b      	lsls	r3, r3, #1
 8006650:	4413      	add	r3, r2
 8006652:	3b1e      	subs	r3, #30
 8006654:	051b      	lsls	r3, r3, #20
 8006656:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800665a:	e01d      	b.n	8006698 <HAL_ADC_ConfigChannel+0x6cc>
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006662:	697b      	ldr	r3, [r7, #20]
 8006664:	fa93 f3a3 	rbit	r3, r3
 8006668:	613b      	str	r3, [r7, #16]
  return result;
 800666a:	693b      	ldr	r3, [r7, #16]
 800666c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800666e:	69bb      	ldr	r3, [r7, #24]
 8006670:	2b00      	cmp	r3, #0
 8006672:	d103      	bne.n	800667c <HAL_ADC_ConfigChannel+0x6b0>
    return 32U;
 8006674:	2320      	movs	r3, #32
 8006676:	e005      	b.n	8006684 <HAL_ADC_ConfigChannel+0x6b8>
 8006678:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800667c:	69bb      	ldr	r3, [r7, #24]
 800667e:	fab3 f383 	clz	r3, r3
 8006682:	b2db      	uxtb	r3, r3
 8006684:	3301      	adds	r3, #1
 8006686:	f003 021f 	and.w	r2, r3, #31
 800668a:	4613      	mov	r3, r2
 800668c:	005b      	lsls	r3, r3, #1
 800668e:	4413      	add	r3, r2
 8006690:	3b1e      	subs	r3, #30
 8006692:	051b      	lsls	r3, r3, #20
 8006694:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006698:	430b      	orrs	r3, r1
 800669a:	683a      	ldr	r2, [r7, #0]
 800669c:	6892      	ldr	r2, [r2, #8]
 800669e:	4619      	mov	r1, r3
 80066a0:	f7fe ff0a 	bl	80054b8 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	681a      	ldr	r2, [r3, #0]
 80066a8:	4b3d      	ldr	r3, [pc, #244]	; (80067a0 <HAL_ADC_ConfigChannel+0x7d4>)
 80066aa:	4013      	ands	r3, r2
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d06c      	beq.n	800678a <HAL_ADC_ConfigChannel+0x7be>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80066b0:	483c      	ldr	r0, [pc, #240]	; (80067a4 <HAL_ADC_ConfigChannel+0x7d8>)
 80066b2:	f7fe fe39 	bl	8005328 <LL_ADC_GetCommonPathInternalCh>
 80066b6:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	4a3a      	ldr	r2, [pc, #232]	; (80067a8 <HAL_ADC_ConfigChannel+0x7dc>)
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d127      	bne.n	8006714 <HAL_ADC_ConfigChannel+0x748>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80066c4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80066c8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d121      	bne.n	8006714 <HAL_ADC_ConfigChannel+0x748>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	4a35      	ldr	r2, [pc, #212]	; (80067ac <HAL_ADC_ConfigChannel+0x7e0>)
 80066d6:	4293      	cmp	r3, r2
 80066d8:	d157      	bne.n	800678a <HAL_ADC_ConfigChannel+0x7be>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80066da:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80066de:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80066e2:	4619      	mov	r1, r3
 80066e4:	482f      	ldr	r0, [pc, #188]	; (80067a4 <HAL_ADC_ConfigChannel+0x7d8>)
 80066e6:	f7fe fe0c 	bl	8005302 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80066ea:	4b31      	ldr	r3, [pc, #196]	; (80067b0 <HAL_ADC_ConfigChannel+0x7e4>)
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	099b      	lsrs	r3, r3, #6
 80066f0:	4a30      	ldr	r2, [pc, #192]	; (80067b4 <HAL_ADC_ConfigChannel+0x7e8>)
 80066f2:	fba2 2303 	umull	r2, r3, r2, r3
 80066f6:	099b      	lsrs	r3, r3, #6
 80066f8:	1c5a      	adds	r2, r3, #1
 80066fa:	4613      	mov	r3, r2
 80066fc:	005b      	lsls	r3, r3, #1
 80066fe:	4413      	add	r3, r2
 8006700:	009b      	lsls	r3, r3, #2
 8006702:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8006704:	e002      	b.n	800670c <HAL_ADC_ConfigChannel+0x740>
          {
            wait_loop_index--;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	3b01      	subs	r3, #1
 800670a:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	2b00      	cmp	r3, #0
 8006710:	d1f9      	bne.n	8006706 <HAL_ADC_ConfigChannel+0x73a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006712:	e03a      	b.n	800678a <HAL_ADC_ConfigChannel+0x7be>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006714:	683b      	ldr	r3, [r7, #0]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	4a27      	ldr	r2, [pc, #156]	; (80067b8 <HAL_ADC_ConfigChannel+0x7ec>)
 800671a:	4293      	cmp	r3, r2
 800671c:	d113      	bne.n	8006746 <HAL_ADC_ConfigChannel+0x77a>
 800671e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006722:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006726:	2b00      	cmp	r3, #0
 8006728:	d10d      	bne.n	8006746 <HAL_ADC_ConfigChannel+0x77a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	4a1f      	ldr	r2, [pc, #124]	; (80067ac <HAL_ADC_ConfigChannel+0x7e0>)
 8006730:	4293      	cmp	r3, r2
 8006732:	d12a      	bne.n	800678a <HAL_ADC_ConfigChannel+0x7be>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006734:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006738:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800673c:	4619      	mov	r1, r3
 800673e:	4819      	ldr	r0, [pc, #100]	; (80067a4 <HAL_ADC_ConfigChannel+0x7d8>)
 8006740:	f7fe fddf 	bl	8005302 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006744:	e021      	b.n	800678a <HAL_ADC_ConfigChannel+0x7be>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	4a1c      	ldr	r2, [pc, #112]	; (80067bc <HAL_ADC_ConfigChannel+0x7f0>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d11c      	bne.n	800678a <HAL_ADC_ConfigChannel+0x7be>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006750:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006754:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006758:	2b00      	cmp	r3, #0
 800675a:	d116      	bne.n	800678a <HAL_ADC_ConfigChannel+0x7be>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	4a12      	ldr	r2, [pc, #72]	; (80067ac <HAL_ADC_ConfigChannel+0x7e0>)
 8006762:	4293      	cmp	r3, r2
 8006764:	d111      	bne.n	800678a <HAL_ADC_ConfigChannel+0x7be>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006766:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800676a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800676e:	4619      	mov	r1, r3
 8006770:	480c      	ldr	r0, [pc, #48]	; (80067a4 <HAL_ADC_ConfigChannel+0x7d8>)
 8006772:	f7fe fdc6 	bl	8005302 <LL_ADC_SetCommonPathInternalCh>
 8006776:	e008      	b.n	800678a <HAL_ADC_ConfigChannel+0x7be>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800677c:	f043 0220 	orr.w	r2, r3, #32
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8006784:	2301      	movs	r3, #1
 8006786:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	2200      	movs	r2, #0
 800678e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8006792:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8006796:	4618      	mov	r0, r3
 8006798:	37d8      	adds	r7, #216	; 0xd8
 800679a:	46bd      	mov	sp, r7
 800679c:	bd80      	pop	{r7, pc}
 800679e:	bf00      	nop
 80067a0:	80080000 	.word	0x80080000
 80067a4:	50040300 	.word	0x50040300
 80067a8:	c7520000 	.word	0xc7520000
 80067ac:	50040000 	.word	0x50040000
 80067b0:	20000224 	.word	0x20000224
 80067b4:	053e2d63 	.word	0x053e2d63
 80067b8:	cb840000 	.word	0xcb840000
 80067bc:	80000001 	.word	0x80000001

080067c0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80067c0:	b580      	push	{r7, lr}
 80067c2:	b084      	sub	sp, #16
 80067c4:	af00      	add	r7, sp, #0
 80067c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80067c8:	2300      	movs	r3, #0
 80067ca:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4618      	mov	r0, r3
 80067d2:	f7fe ff53 	bl	800567c <LL_ADC_IsEnabled>
 80067d6:	4603      	mov	r3, r0
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d169      	bne.n	80068b0 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	689a      	ldr	r2, [r3, #8]
 80067e2:	4b36      	ldr	r3, [pc, #216]	; (80068bc <ADC_Enable+0xfc>)
 80067e4:	4013      	ands	r3, r2
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d00d      	beq.n	8006806 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067ee:	f043 0210 	orr.w	r2, r3, #16
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80067fa:	f043 0201 	orr.w	r2, r3, #1
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8006802:	2301      	movs	r3, #1
 8006804:	e055      	b.n	80068b2 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	4618      	mov	r0, r3
 800680c:	f7fe ff0e 	bl	800562c <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8006810:	482b      	ldr	r0, [pc, #172]	; (80068c0 <ADC_Enable+0x100>)
 8006812:	f7fe fd89 	bl	8005328 <LL_ADC_GetCommonPathInternalCh>
 8006816:	4603      	mov	r3, r0
 8006818:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800681c:	2b00      	cmp	r3, #0
 800681e:	d013      	beq.n	8006848 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006820:	4b28      	ldr	r3, [pc, #160]	; (80068c4 <ADC_Enable+0x104>)
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	099b      	lsrs	r3, r3, #6
 8006826:	4a28      	ldr	r2, [pc, #160]	; (80068c8 <ADC_Enable+0x108>)
 8006828:	fba2 2303 	umull	r2, r3, r2, r3
 800682c:	099b      	lsrs	r3, r3, #6
 800682e:	1c5a      	adds	r2, r3, #1
 8006830:	4613      	mov	r3, r2
 8006832:	005b      	lsls	r3, r3, #1
 8006834:	4413      	add	r3, r2
 8006836:	009b      	lsls	r3, r3, #2
 8006838:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 800683a:	e002      	b.n	8006842 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 800683c:	68bb      	ldr	r3, [r7, #8]
 800683e:	3b01      	subs	r3, #1
 8006840:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8006842:	68bb      	ldr	r3, [r7, #8]
 8006844:	2b00      	cmp	r3, #0
 8006846:	d1f9      	bne.n	800683c <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8006848:	f7fe fd18 	bl	800527c <HAL_GetTick>
 800684c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800684e:	e028      	b.n	80068a2 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	4618      	mov	r0, r3
 8006856:	f7fe ff11 	bl	800567c <LL_ADC_IsEnabled>
 800685a:	4603      	mov	r3, r0
 800685c:	2b00      	cmp	r3, #0
 800685e:	d104      	bne.n	800686a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	4618      	mov	r0, r3
 8006866:	f7fe fee1 	bl	800562c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800686a:	f7fe fd07 	bl	800527c <HAL_GetTick>
 800686e:	4602      	mov	r2, r0
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	1ad3      	subs	r3, r2, r3
 8006874:	2b02      	cmp	r3, #2
 8006876:	d914      	bls.n	80068a2 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f003 0301 	and.w	r3, r3, #1
 8006882:	2b01      	cmp	r3, #1
 8006884:	d00d      	beq.n	80068a2 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800688a:	f043 0210 	orr.w	r2, r3, #16
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006896:	f043 0201 	orr.w	r2, r3, #1
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 800689e:	2301      	movs	r3, #1
 80068a0:	e007      	b.n	80068b2 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f003 0301 	and.w	r3, r3, #1
 80068ac:	2b01      	cmp	r3, #1
 80068ae:	d1cf      	bne.n	8006850 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80068b0:	2300      	movs	r3, #0
}
 80068b2:	4618      	mov	r0, r3
 80068b4:	3710      	adds	r7, #16
 80068b6:	46bd      	mov	sp, r7
 80068b8:	bd80      	pop	{r7, pc}
 80068ba:	bf00      	nop
 80068bc:	8000003f 	.word	0x8000003f
 80068c0:	50040300 	.word	0x50040300
 80068c4:	20000224 	.word	0x20000224
 80068c8:	053e2d63 	.word	0x053e2d63

080068cc <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80068cc:	b580      	push	{r7, lr}
 80068ce:	b084      	sub	sp, #16
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	4618      	mov	r0, r3
 80068da:	f7fe fee2 	bl	80056a2 <LL_ADC_IsDisableOngoing>
 80068de:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	4618      	mov	r0, r3
 80068e6:	f7fe fec9 	bl	800567c <LL_ADC_IsEnabled>
 80068ea:	4603      	mov	r3, r0
 80068ec:	2b00      	cmp	r3, #0
 80068ee:	d047      	beq.n	8006980 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d144      	bne.n	8006980 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	689b      	ldr	r3, [r3, #8]
 80068fc:	f003 030d 	and.w	r3, r3, #13
 8006900:	2b01      	cmp	r3, #1
 8006902:	d10c      	bne.n	800691e <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	4618      	mov	r0, r3
 800690a:	f7fe fea3 	bl	8005654 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	2203      	movs	r2, #3
 8006914:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8006916:	f7fe fcb1 	bl	800527c <HAL_GetTick>
 800691a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800691c:	e029      	b.n	8006972 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006922:	f043 0210 	orr.w	r2, r3, #16
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800692e:	f043 0201 	orr.w	r2, r3, #1
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8006936:	2301      	movs	r3, #1
 8006938:	e023      	b.n	8006982 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800693a:	f7fe fc9f 	bl	800527c <HAL_GetTick>
 800693e:	4602      	mov	r2, r0
 8006940:	68bb      	ldr	r3, [r7, #8]
 8006942:	1ad3      	subs	r3, r2, r3
 8006944:	2b02      	cmp	r3, #2
 8006946:	d914      	bls.n	8006972 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	689b      	ldr	r3, [r3, #8]
 800694e:	f003 0301 	and.w	r3, r3, #1
 8006952:	2b00      	cmp	r3, #0
 8006954:	d00d      	beq.n	8006972 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800695a:	f043 0210 	orr.w	r2, r3, #16
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006966:	f043 0201 	orr.w	r2, r3, #1
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 800696e:	2301      	movs	r3, #1
 8006970:	e007      	b.n	8006982 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	689b      	ldr	r3, [r3, #8]
 8006978:	f003 0301 	and.w	r3, r3, #1
 800697c:	2b00      	cmp	r3, #0
 800697e:	d1dc      	bne.n	800693a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006980:	2300      	movs	r3, #0
}
 8006982:	4618      	mov	r0, r3
 8006984:	3710      	adds	r7, #16
 8006986:	46bd      	mov	sp, r7
 8006988:	bd80      	pop	{r7, pc}

0800698a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800698a:	b580      	push	{r7, lr}
 800698c:	b084      	sub	sp, #16
 800698e:	af00      	add	r7, sp, #0
 8006990:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006996:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800699c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d14b      	bne.n	8006a3c <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069a8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	659a      	str	r2, [r3, #88]	; 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f003 0308 	and.w	r3, r3, #8
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d021      	beq.n	8006a02 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	4618      	mov	r0, r3
 80069c4:	f7fe fd26 	bl	8005414 <LL_ADC_REG_IsTriggerSourceSWStart>
 80069c8:	4603      	mov	r3, r0
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d032      	beq.n	8006a34 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80069ce:	68fb      	ldr	r3, [r7, #12]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	68db      	ldr	r3, [r3, #12]
 80069d4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d12b      	bne.n	8006a34 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069e0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	659a      	str	r2, [r3, #88]	; 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069ec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d11f      	bne.n	8006a34 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069f8:	f043 0201 	orr.w	r2, r3, #1
 80069fc:	68fb      	ldr	r3, [r7, #12]
 80069fe:	659a      	str	r2, [r3, #88]	; 0x58
 8006a00:	e018      	b.n	8006a34 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	68db      	ldr	r3, [r3, #12]
 8006a08:	f003 0302 	and.w	r3, r3, #2
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d111      	bne.n	8006a34 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a14:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	659a      	str	r2, [r3, #88]	; 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a20:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006a24:	2b00      	cmp	r3, #0
 8006a26:	d105      	bne.n	8006a34 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a2c:	f043 0201 	orr.w	r2, r3, #1
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	659a      	str	r2, [r3, #88]	; 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8006a34:	68f8      	ldr	r0, [r7, #12]
 8006a36:	f7ff faa1 	bl	8005f7c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8006a3a:	e00e      	b.n	8006a5a <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a40:	f003 0310 	and.w	r3, r3, #16
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	d003      	beq.n	8006a50 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8006a48:	68f8      	ldr	r0, [r7, #12]
 8006a4a:	f7ff fab5 	bl	8005fb8 <HAL_ADC_ErrorCallback>
}
 8006a4e:	e004      	b.n	8006a5a <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006a54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a56:	6878      	ldr	r0, [r7, #4]
 8006a58:	4798      	blx	r3
}
 8006a5a:	bf00      	nop
 8006a5c:	3710      	adds	r7, #16
 8006a5e:	46bd      	mov	sp, r7
 8006a60:	bd80      	pop	{r7, pc}

08006a62 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8006a62:	b580      	push	{r7, lr}
 8006a64:	b084      	sub	sp, #16
 8006a66:	af00      	add	r7, sp, #0
 8006a68:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a6e:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006a70:	68f8      	ldr	r0, [r7, #12]
 8006a72:	f7ff fa8d 	bl	8005f90 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006a76:	bf00      	nop
 8006a78:	3710      	adds	r7, #16
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	bd80      	pop	{r7, pc}

08006a7e <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8006a7e:	b580      	push	{r7, lr}
 8006a80:	b084      	sub	sp, #16
 8006a82:	af00      	add	r7, sp, #0
 8006a84:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a8a:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a90:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a9c:	f043 0204 	orr.w	r2, r3, #4
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8006aa4:	68f8      	ldr	r0, [r7, #12]
 8006aa6:	f7ff fa87 	bl	8005fb8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006aaa:	bf00      	nop
 8006aac:	3710      	adds	r7, #16
 8006aae:	46bd      	mov	sp, r7
 8006ab0:	bd80      	pop	{r7, pc}

08006ab2 <LL_ADC_IsEnabled>:
{
 8006ab2:	b480      	push	{r7}
 8006ab4:	b083      	sub	sp, #12
 8006ab6:	af00      	add	r7, sp, #0
 8006ab8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	689b      	ldr	r3, [r3, #8]
 8006abe:	f003 0301 	and.w	r3, r3, #1
 8006ac2:	2b01      	cmp	r3, #1
 8006ac4:	d101      	bne.n	8006aca <LL_ADC_IsEnabled+0x18>
 8006ac6:	2301      	movs	r3, #1
 8006ac8:	e000      	b.n	8006acc <LL_ADC_IsEnabled+0x1a>
 8006aca:	2300      	movs	r3, #0
}
 8006acc:	4618      	mov	r0, r3
 8006ace:	370c      	adds	r7, #12
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad6:	4770      	bx	lr

08006ad8 <LL_ADC_StartCalibration>:
{
 8006ad8:	b480      	push	{r7}
 8006ada:	b083      	sub	sp, #12
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
 8006ae0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	689b      	ldr	r3, [r3, #8]
 8006ae6:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8006aea:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8006aee:	683a      	ldr	r2, [r7, #0]
 8006af0:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8006af4:	4313      	orrs	r3, r2
 8006af6:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	609a      	str	r2, [r3, #8]
}
 8006afe:	bf00      	nop
 8006b00:	370c      	adds	r7, #12
 8006b02:	46bd      	mov	sp, r7
 8006b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b08:	4770      	bx	lr

08006b0a <LL_ADC_IsCalibrationOnGoing>:
{
 8006b0a:	b480      	push	{r7}
 8006b0c:	b083      	sub	sp, #12
 8006b0e:	af00      	add	r7, sp, #0
 8006b10:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	689b      	ldr	r3, [r3, #8]
 8006b16:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006b1a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006b1e:	d101      	bne.n	8006b24 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8006b20:	2301      	movs	r3, #1
 8006b22:	e000      	b.n	8006b26 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8006b24:	2300      	movs	r3, #0
}
 8006b26:	4618      	mov	r0, r3
 8006b28:	370c      	adds	r7, #12
 8006b2a:	46bd      	mov	sp, r7
 8006b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b30:	4770      	bx	lr

08006b32 <LL_ADC_REG_IsConversionOngoing>:
{
 8006b32:	b480      	push	{r7}
 8006b34:	b083      	sub	sp, #12
 8006b36:	af00      	add	r7, sp, #0
 8006b38:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	689b      	ldr	r3, [r3, #8]
 8006b3e:	f003 0304 	and.w	r3, r3, #4
 8006b42:	2b04      	cmp	r3, #4
 8006b44:	d101      	bne.n	8006b4a <LL_ADC_REG_IsConversionOngoing+0x18>
 8006b46:	2301      	movs	r3, #1
 8006b48:	e000      	b.n	8006b4c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006b4a:	2300      	movs	r3, #0
}
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	370c      	adds	r7, #12
 8006b50:	46bd      	mov	sp, r7
 8006b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b56:	4770      	bx	lr

08006b58 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8006b58:	b580      	push	{r7, lr}
 8006b5a:	b084      	sub	sp, #16
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
 8006b60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8006b62:	2300      	movs	r3, #0
 8006b64:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8006b6c:	2b01      	cmp	r3, #1
 8006b6e:	d101      	bne.n	8006b74 <HAL_ADCEx_Calibration_Start+0x1c>
 8006b70:	2302      	movs	r3, #2
 8006b72:	e04d      	b.n	8006c10 <HAL_ADCEx_Calibration_Start+0xb8>
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2201      	movs	r2, #1
 8006b78:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8006b7c:	6878      	ldr	r0, [r7, #4]
 8006b7e:	f7ff fea5 	bl	80068cc <ADC_Disable>
 8006b82:	4603      	mov	r3, r0
 8006b84:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8006b86:	7bfb      	ldrb	r3, [r7, #15]
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	d136      	bne.n	8006bfa <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b90:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8006b94:	f023 0302 	bic.w	r3, r3, #2
 8006b98:	f043 0202 	orr.w	r2, r3, #2
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	659a      	str	r2, [r3, #88]	; 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	6839      	ldr	r1, [r7, #0]
 8006ba6:	4618      	mov	r0, r3
 8006ba8:	f7ff ff96 	bl	8006ad8 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8006bac:	e014      	b.n	8006bd8 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8006bae:	68bb      	ldr	r3, [r7, #8]
 8006bb0:	3301      	adds	r3, #1
 8006bb2:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8006bb4:	68bb      	ldr	r3, [r7, #8]
 8006bb6:	f5b3 2f91 	cmp.w	r3, #296960	; 0x48800
 8006bba:	d30d      	bcc.n	8006bd8 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006bc0:	f023 0312 	bic.w	r3, r3, #18
 8006bc4:	f043 0210 	orr.w	r2, r3, #16
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	659a      	str	r2, [r3, #88]	; 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2200      	movs	r2, #0
 8006bd0:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        return HAL_ERROR;
 8006bd4:	2301      	movs	r3, #1
 8006bd6:	e01b      	b.n	8006c10 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	4618      	mov	r0, r3
 8006bde:	f7ff ff94 	bl	8006b0a <LL_ADC_IsCalibrationOnGoing>
 8006be2:	4603      	mov	r3, r0
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d1e2      	bne.n	8006bae <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006bec:	f023 0303 	bic.w	r3, r3, #3
 8006bf0:	f043 0201 	orr.w	r2, r3, #1
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	659a      	str	r2, [r3, #88]	; 0x58
 8006bf8:	e005      	b.n	8006c06 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006bfe:	f043 0210 	orr.w	r2, r3, #16
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	2200      	movs	r2, #0
 8006c0a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8006c0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006c10:	4618      	mov	r0, r3
 8006c12:	3710      	adds	r7, #16
 8006c14:	46bd      	mov	sp, r7
 8006c16:	bd80      	pop	{r7, pc}

08006c18 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8006c18:	b480      	push	{r7}
 8006c1a:	b083      	sub	sp, #12
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8006c20:	bf00      	nop
 8006c22:	370c      	adds	r7, #12
 8006c24:	46bd      	mov	sp, r7
 8006c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2a:	4770      	bx	lr

08006c2c <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8006c2c:	b480      	push	{r7}
 8006c2e:	b083      	sub	sp, #12
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8006c34:	bf00      	nop
 8006c36:	370c      	adds	r7, #12
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3e:	4770      	bx	lr

08006c40 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8006c40:	b480      	push	{r7}
 8006c42:	b083      	sub	sp, #12
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8006c48:	bf00      	nop
 8006c4a:	370c      	adds	r7, #12
 8006c4c:	46bd      	mov	sp, r7
 8006c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c52:	4770      	bx	lr

08006c54 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8006c54:	b480      	push	{r7}
 8006c56:	b083      	sub	sp, #12
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8006c5c:	bf00      	nop
 8006c5e:	370c      	adds	r7, #12
 8006c60:	46bd      	mov	sp, r7
 8006c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c66:	4770      	bx	lr

08006c68 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8006c68:	b480      	push	{r7}
 8006c6a:	b083      	sub	sp, #12
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8006c70:	bf00      	nop
 8006c72:	370c      	adds	r7, #12
 8006c74:	46bd      	mov	sp, r7
 8006c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c7a:	4770      	bx	lr

08006c7c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8006c7c:	b590      	push	{r4, r7, lr}
 8006c7e:	b0a1      	sub	sp, #132	; 0x84
 8006c80:	af00      	add	r7, sp, #0
 8006c82:	6078      	str	r0, [r7, #4]
 8006c84:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006c86:	2300      	movs	r3, #0
 8006c88:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8006c92:	2b01      	cmp	r3, #1
 8006c94:	d101      	bne.n	8006c9a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8006c96:	2302      	movs	r3, #2
 8006c98:	e089      	b.n	8006dae <HAL_ADCEx_MultiModeConfigChannel+0x132>
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2201      	movs	r2, #1
 8006c9e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	4a42      	ldr	r2, [pc, #264]	; (8006db8 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8006cb0:	4293      	cmp	r3, r2
 8006cb2:	d102      	bne.n	8006cba <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8006cb4:	4b41      	ldr	r3, [pc, #260]	; (8006dbc <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8006cb6:	60fb      	str	r3, [r7, #12]
 8006cb8:	e001      	b.n	8006cbe <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8006cba:	2300      	movs	r3, #0
 8006cbc:	60fb      	str	r3, [r7, #12]

  if (tmphadcSlave.Instance == NULL)
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d10b      	bne.n	8006cdc <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006cc8:	f043 0220 	orr.w	r2, r3, #32
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	659a      	str	r2, [r3, #88]	; 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    return HAL_ERROR;
 8006cd8:	2301      	movs	r3, #1
 8006cda:	e068      	b.n	8006dae <HAL_ADCEx_MultiModeConfigChannel+0x132>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	4618      	mov	r0, r3
 8006ce0:	f7ff ff27 	bl	8006b32 <LL_ADC_REG_IsConversionOngoing>
 8006ce4:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	4618      	mov	r0, r3
 8006cec:	f7ff ff21 	bl	8006b32 <LL_ADC_REG_IsConversionOngoing>
 8006cf0:	4603      	mov	r3, r0
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d14a      	bne.n	8006d8c <HAL_ADCEx_MultiModeConfigChannel+0x110>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8006cf6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d147      	bne.n	8006d8c <HAL_ADCEx_MultiModeConfigChannel+0x110>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8006cfc:	4b30      	ldr	r3, [pc, #192]	; (8006dc0 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8006cfe:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006d00:	683b      	ldr	r3, [r7, #0]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d027      	beq.n	8006d58 <HAL_ADCEx_MultiModeConfigChannel+0xdc>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8006d08:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006d0a:	689b      	ldr	r3, [r3, #8]
 8006d0c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	6859      	ldr	r1, [r3, #4]
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8006d1a:	035b      	lsls	r3, r3, #13
 8006d1c:	430b      	orrs	r3, r1
 8006d1e:	431a      	orrs	r2, r3
 8006d20:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006d22:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006d24:	4824      	ldr	r0, [pc, #144]	; (8006db8 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8006d26:	f7ff fec4 	bl	8006ab2 <LL_ADC_IsEnabled>
 8006d2a:	4604      	mov	r4, r0
 8006d2c:	4823      	ldr	r0, [pc, #140]	; (8006dbc <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8006d2e:	f7ff fec0 	bl	8006ab2 <LL_ADC_IsEnabled>
 8006d32:	4603      	mov	r3, r0
 8006d34:	4323      	orrs	r3, r4
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d132      	bne.n	8006da0 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8006d3a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006d3c:	689b      	ldr	r3, [r3, #8]
 8006d3e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8006d42:	f023 030f 	bic.w	r3, r3, #15
 8006d46:	683a      	ldr	r2, [r7, #0]
 8006d48:	6811      	ldr	r1, [r2, #0]
 8006d4a:	683a      	ldr	r2, [r7, #0]
 8006d4c:	6892      	ldr	r2, [r2, #8]
 8006d4e:	430a      	orrs	r2, r1
 8006d50:	431a      	orrs	r2, r3
 8006d52:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006d54:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006d56:	e023      	b.n	8006da0 <HAL_ADCEx_MultiModeConfigChannel+0x124>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8006d58:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006d5a:	689b      	ldr	r3, [r3, #8]
 8006d5c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006d60:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006d62:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006d64:	4814      	ldr	r0, [pc, #80]	; (8006db8 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8006d66:	f7ff fea4 	bl	8006ab2 <LL_ADC_IsEnabled>
 8006d6a:	4604      	mov	r4, r0
 8006d6c:	4813      	ldr	r0, [pc, #76]	; (8006dbc <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8006d6e:	f7ff fea0 	bl	8006ab2 <LL_ADC_IsEnabled>
 8006d72:	4603      	mov	r3, r0
 8006d74:	4323      	orrs	r3, r4
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d112      	bne.n	8006da0 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8006d7a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006d7c:	689b      	ldr	r3, [r3, #8]
 8006d7e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8006d82:	f023 030f 	bic.w	r3, r3, #15
 8006d86:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8006d88:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006d8a:	e009      	b.n	8006da0 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d90:	f043 0220 	orr.w	r2, r3, #32
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8006d98:	2301      	movs	r3, #1
 8006d9a:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8006d9e:	e000      	b.n	8006da2 <HAL_ADCEx_MultiModeConfigChannel+0x126>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8006da0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	2200      	movs	r2, #0
 8006da6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8006daa:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8006dae:	4618      	mov	r0, r3
 8006db0:	3784      	adds	r7, #132	; 0x84
 8006db2:	46bd      	mov	sp, r7
 8006db4:	bd90      	pop	{r4, r7, pc}
 8006db6:	bf00      	nop
 8006db8:	50040000 	.word	0x50040000
 8006dbc:	50040100 	.word	0x50040100
 8006dc0:	50040300 	.word	0x50040300

08006dc4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	b084      	sub	sp, #16
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d101      	bne.n	8006dd6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8006dd2:	2301      	movs	r3, #1
 8006dd4:	e0ed      	b.n	8006fb2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006ddc:	b2db      	uxtb	r3, r3
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d102      	bne.n	8006de8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8006de2:	6878      	ldr	r0, [r7, #4]
 8006de4:	f7fd ff28 	bl	8004c38 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	681a      	ldr	r2, [r3, #0]
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	f042 0201 	orr.w	r2, r2, #1
 8006df6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006df8:	f7fe fa40 	bl	800527c <HAL_GetTick>
 8006dfc:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8006dfe:	e012      	b.n	8006e26 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8006e00:	f7fe fa3c 	bl	800527c <HAL_GetTick>
 8006e04:	4602      	mov	r2, r0
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	1ad3      	subs	r3, r2, r3
 8006e0a:	2b0a      	cmp	r3, #10
 8006e0c:	d90b      	bls.n	8006e26 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e12:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	2205      	movs	r2, #5
 8006e1e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8006e22:	2301      	movs	r3, #1
 8006e24:	e0c5      	b.n	8006fb2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	685b      	ldr	r3, [r3, #4]
 8006e2c:	f003 0301 	and.w	r3, r3, #1
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d0e5      	beq.n	8006e00 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	681a      	ldr	r2, [r3, #0]
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	f022 0202 	bic.w	r2, r2, #2
 8006e42:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006e44:	f7fe fa1a 	bl	800527c <HAL_GetTick>
 8006e48:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8006e4a:	e012      	b.n	8006e72 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8006e4c:	f7fe fa16 	bl	800527c <HAL_GetTick>
 8006e50:	4602      	mov	r2, r0
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	1ad3      	subs	r3, r2, r3
 8006e56:	2b0a      	cmp	r3, #10
 8006e58:	d90b      	bls.n	8006e72 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e5e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2205      	movs	r2, #5
 8006e6a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8006e6e:	2301      	movs	r3, #1
 8006e70:	e09f      	b.n	8006fb2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	685b      	ldr	r3, [r3, #4]
 8006e78:	f003 0302 	and.w	r3, r3, #2
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d1e5      	bne.n	8006e4c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	7e1b      	ldrb	r3, [r3, #24]
 8006e84:	2b01      	cmp	r3, #1
 8006e86:	d108      	bne.n	8006e9a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	681a      	ldr	r2, [r3, #0]
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006e96:	601a      	str	r2, [r3, #0]
 8006e98:	e007      	b.n	8006eaa <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	681a      	ldr	r2, [r3, #0]
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006ea8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	7e5b      	ldrb	r3, [r3, #25]
 8006eae:	2b01      	cmp	r3, #1
 8006eb0:	d108      	bne.n	8006ec4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	681a      	ldr	r2, [r3, #0]
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006ec0:	601a      	str	r2, [r3, #0]
 8006ec2:	e007      	b.n	8006ed4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	681a      	ldr	r2, [r3, #0]
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ed2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	7e9b      	ldrb	r3, [r3, #26]
 8006ed8:	2b01      	cmp	r3, #1
 8006eda:	d108      	bne.n	8006eee <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	681a      	ldr	r2, [r3, #0]
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	f042 0220 	orr.w	r2, r2, #32
 8006eea:	601a      	str	r2, [r3, #0]
 8006eec:	e007      	b.n	8006efe <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	681a      	ldr	r2, [r3, #0]
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	f022 0220 	bic.w	r2, r2, #32
 8006efc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	7edb      	ldrb	r3, [r3, #27]
 8006f02:	2b01      	cmp	r3, #1
 8006f04:	d108      	bne.n	8006f18 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	681a      	ldr	r2, [r3, #0]
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f022 0210 	bic.w	r2, r2, #16
 8006f14:	601a      	str	r2, [r3, #0]
 8006f16:	e007      	b.n	8006f28 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	681a      	ldr	r2, [r3, #0]
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	f042 0210 	orr.w	r2, r2, #16
 8006f26:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	7f1b      	ldrb	r3, [r3, #28]
 8006f2c:	2b01      	cmp	r3, #1
 8006f2e:	d108      	bne.n	8006f42 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	681a      	ldr	r2, [r3, #0]
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f042 0208 	orr.w	r2, r2, #8
 8006f3e:	601a      	str	r2, [r3, #0]
 8006f40:	e007      	b.n	8006f52 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	681a      	ldr	r2, [r3, #0]
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f022 0208 	bic.w	r2, r2, #8
 8006f50:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	7f5b      	ldrb	r3, [r3, #29]
 8006f56:	2b01      	cmp	r3, #1
 8006f58:	d108      	bne.n	8006f6c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	681b      	ldr	r3, [r3, #0]
 8006f5e:	681a      	ldr	r2, [r3, #0]
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	f042 0204 	orr.w	r2, r2, #4
 8006f68:	601a      	str	r2, [r3, #0]
 8006f6a:	e007      	b.n	8006f7c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	681a      	ldr	r2, [r3, #0]
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	f022 0204 	bic.w	r2, r2, #4
 8006f7a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	689a      	ldr	r2, [r3, #8]
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	68db      	ldr	r3, [r3, #12]
 8006f84:	431a      	orrs	r2, r3
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	691b      	ldr	r3, [r3, #16]
 8006f8a:	431a      	orrs	r2, r3
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	695b      	ldr	r3, [r3, #20]
 8006f90:	ea42 0103 	orr.w	r1, r2, r3
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	685b      	ldr	r3, [r3, #4]
 8006f98:	1e5a      	subs	r2, r3, #1
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	430a      	orrs	r2, r1
 8006fa0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	2200      	movs	r2, #0
 8006fa6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2201      	movs	r2, #1
 8006fac:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8006fb0:	2300      	movs	r3, #0
}
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	3710      	adds	r7, #16
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	bd80      	pop	{r7, pc}

08006fba <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8006fba:	b480      	push	{r7}
 8006fbc:	b087      	sub	sp, #28
 8006fbe:	af00      	add	r7, sp, #0
 8006fc0:	6078      	str	r0, [r7, #4]
 8006fc2:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006fd0:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8006fd2:	7cfb      	ldrb	r3, [r7, #19]
 8006fd4:	2b01      	cmp	r3, #1
 8006fd6:	d003      	beq.n	8006fe0 <HAL_CAN_ConfigFilter+0x26>
 8006fd8:	7cfb      	ldrb	r3, [r7, #19]
 8006fda:	2b02      	cmp	r3, #2
 8006fdc:	f040 80aa 	bne.w	8007134 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8006fe0:	697b      	ldr	r3, [r7, #20]
 8006fe2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8006fe6:	f043 0201 	orr.w	r2, r3, #1
 8006fea:	697b      	ldr	r3, [r7, #20]
 8006fec:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8006ff0:	683b      	ldr	r3, [r7, #0]
 8006ff2:	695b      	ldr	r3, [r3, #20]
 8006ff4:	f003 031f 	and.w	r3, r3, #31
 8006ff8:	2201      	movs	r2, #1
 8006ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8006ffe:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8007000:	697b      	ldr	r3, [r7, #20]
 8007002:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8007006:	68fb      	ldr	r3, [r7, #12]
 8007008:	43db      	mvns	r3, r3
 800700a:	401a      	ands	r2, r3
 800700c:	697b      	ldr	r3, [r7, #20]
 800700e:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8007012:	683b      	ldr	r3, [r7, #0]
 8007014:	69db      	ldr	r3, [r3, #28]
 8007016:	2b00      	cmp	r3, #0
 8007018:	d123      	bne.n	8007062 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 800701a:	697b      	ldr	r3, [r7, #20]
 800701c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	43db      	mvns	r3, r3
 8007024:	401a      	ands	r2, r3
 8007026:	697b      	ldr	r3, [r7, #20]
 8007028:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	68db      	ldr	r3, [r3, #12]
 8007030:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8007032:	683b      	ldr	r3, [r7, #0]
 8007034:	685b      	ldr	r3, [r3, #4]
 8007036:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8007038:	683a      	ldr	r2, [r7, #0]
 800703a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800703c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800703e:	697b      	ldr	r3, [r7, #20]
 8007040:	3248      	adds	r2, #72	; 0x48
 8007042:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8007046:	683b      	ldr	r3, [r7, #0]
 8007048:	689b      	ldr	r3, [r3, #8]
 800704a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800704c:	683b      	ldr	r3, [r7, #0]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8007052:	683b      	ldr	r3, [r7, #0]
 8007054:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8007056:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8007058:	6979      	ldr	r1, [r7, #20]
 800705a:	3348      	adds	r3, #72	; 0x48
 800705c:	00db      	lsls	r3, r3, #3
 800705e:	440b      	add	r3, r1
 8007060:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	69db      	ldr	r3, [r3, #28]
 8007066:	2b01      	cmp	r3, #1
 8007068:	d122      	bne.n	80070b0 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800706a:	697b      	ldr	r3, [r7, #20]
 800706c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	431a      	orrs	r2, r3
 8007074:	697b      	ldr	r3, [r7, #20]
 8007076:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800707a:	683b      	ldr	r3, [r7, #0]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8007080:	683b      	ldr	r3, [r7, #0]
 8007082:	685b      	ldr	r3, [r3, #4]
 8007084:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8007086:	683a      	ldr	r2, [r7, #0]
 8007088:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800708a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800708c:	697b      	ldr	r3, [r7, #20]
 800708e:	3248      	adds	r2, #72	; 0x48
 8007090:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8007094:	683b      	ldr	r3, [r7, #0]
 8007096:	689b      	ldr	r3, [r3, #8]
 8007098:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	68db      	ldr	r3, [r3, #12]
 800709e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80070a4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80070a6:	6979      	ldr	r1, [r7, #20]
 80070a8:	3348      	adds	r3, #72	; 0x48
 80070aa:	00db      	lsls	r3, r3, #3
 80070ac:	440b      	add	r3, r1
 80070ae:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80070b0:	683b      	ldr	r3, [r7, #0]
 80070b2:	699b      	ldr	r3, [r3, #24]
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	d109      	bne.n	80070cc <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80070b8:	697b      	ldr	r3, [r7, #20]
 80070ba:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	43db      	mvns	r3, r3
 80070c2:	401a      	ands	r2, r3
 80070c4:	697b      	ldr	r3, [r7, #20]
 80070c6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80070ca:	e007      	b.n	80070dc <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80070cc:	697b      	ldr	r3, [r7, #20]
 80070ce:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	431a      	orrs	r2, r3
 80070d6:	697b      	ldr	r3, [r7, #20]
 80070d8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80070dc:	683b      	ldr	r3, [r7, #0]
 80070de:	691b      	ldr	r3, [r3, #16]
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d109      	bne.n	80070f8 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80070e4:	697b      	ldr	r3, [r7, #20]
 80070e6:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	43db      	mvns	r3, r3
 80070ee:	401a      	ands	r2, r3
 80070f0:	697b      	ldr	r3, [r7, #20]
 80070f2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80070f6:	e007      	b.n	8007108 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80070f8:	697b      	ldr	r3, [r7, #20]
 80070fa:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	431a      	orrs	r2, r3
 8007102:	697b      	ldr	r3, [r7, #20]
 8007104:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8007108:	683b      	ldr	r3, [r7, #0]
 800710a:	6a1b      	ldr	r3, [r3, #32]
 800710c:	2b01      	cmp	r3, #1
 800710e:	d107      	bne.n	8007120 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8007110:	697b      	ldr	r3, [r7, #20]
 8007112:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	431a      	orrs	r2, r3
 800711a:	697b      	ldr	r3, [r7, #20]
 800711c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8007120:	697b      	ldr	r3, [r7, #20]
 8007122:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007126:	f023 0201 	bic.w	r2, r3, #1
 800712a:	697b      	ldr	r3, [r7, #20]
 800712c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8007130:	2300      	movs	r3, #0
 8007132:	e006      	b.n	8007142 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007138:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007140:	2301      	movs	r3, #1
  }
}
 8007142:	4618      	mov	r0, r3
 8007144:	371c      	adds	r7, #28
 8007146:	46bd      	mov	sp, r7
 8007148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800714c:	4770      	bx	lr

0800714e <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800714e:	b580      	push	{r7, lr}
 8007150:	b084      	sub	sp, #16
 8007152:	af00      	add	r7, sp, #0
 8007154:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	f893 3020 	ldrb.w	r3, [r3, #32]
 800715c:	b2db      	uxtb	r3, r3
 800715e:	2b01      	cmp	r3, #1
 8007160:	d12e      	bne.n	80071c0 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	2202      	movs	r2, #2
 8007166:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	681a      	ldr	r2, [r3, #0]
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	f022 0201 	bic.w	r2, r2, #1
 8007178:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800717a:	f7fe f87f 	bl	800527c <HAL_GetTick>
 800717e:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8007180:	e012      	b.n	80071a8 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8007182:	f7fe f87b 	bl	800527c <HAL_GetTick>
 8007186:	4602      	mov	r2, r0
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	1ad3      	subs	r3, r2, r3
 800718c:	2b0a      	cmp	r3, #10
 800718e:	d90b      	bls.n	80071a8 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007194:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	2205      	movs	r2, #5
 80071a0:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80071a4:	2301      	movs	r3, #1
 80071a6:	e012      	b.n	80071ce <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	685b      	ldr	r3, [r3, #4]
 80071ae:	f003 0301 	and.w	r3, r3, #1
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d1e5      	bne.n	8007182 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	2200      	movs	r2, #0
 80071ba:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80071bc:	2300      	movs	r3, #0
 80071be:	e006      	b.n	80071ce <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071c4:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80071cc:	2301      	movs	r3, #1
  }
}
 80071ce:	4618      	mov	r0, r3
 80071d0:	3710      	adds	r7, #16
 80071d2:	46bd      	mov	sp, r7
 80071d4:	bd80      	pop	{r7, pc}

080071d6 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80071d6:	b480      	push	{r7}
 80071d8:	b089      	sub	sp, #36	; 0x24
 80071da:	af00      	add	r7, sp, #0
 80071dc:	60f8      	str	r0, [r7, #12]
 80071de:	60b9      	str	r1, [r7, #8]
 80071e0:	607a      	str	r2, [r7, #4]
 80071e2:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80071ea:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	689b      	ldr	r3, [r3, #8]
 80071f2:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80071f4:	7ffb      	ldrb	r3, [r7, #31]
 80071f6:	2b01      	cmp	r3, #1
 80071f8:	d003      	beq.n	8007202 <HAL_CAN_AddTxMessage+0x2c>
 80071fa:	7ffb      	ldrb	r3, [r7, #31]
 80071fc:	2b02      	cmp	r3, #2
 80071fe:	f040 80ad 	bne.w	800735c <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8007202:	69bb      	ldr	r3, [r7, #24]
 8007204:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007208:	2b00      	cmp	r3, #0
 800720a:	d10a      	bne.n	8007222 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800720c:	69bb      	ldr	r3, [r7, #24]
 800720e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8007212:	2b00      	cmp	r3, #0
 8007214:	d105      	bne.n	8007222 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8007216:	69bb      	ldr	r3, [r7, #24]
 8007218:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800721c:	2b00      	cmp	r3, #0
 800721e:	f000 8095 	beq.w	800734c <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8007222:	69bb      	ldr	r3, [r7, #24]
 8007224:	0e1b      	lsrs	r3, r3, #24
 8007226:	f003 0303 	and.w	r3, r3, #3
 800722a:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 800722c:	2201      	movs	r2, #1
 800722e:	697b      	ldr	r3, [r7, #20]
 8007230:	409a      	lsls	r2, r3
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8007236:	68bb      	ldr	r3, [r7, #8]
 8007238:	689b      	ldr	r3, [r3, #8]
 800723a:	2b00      	cmp	r3, #0
 800723c:	d10d      	bne.n	800725a <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800723e:	68bb      	ldr	r3, [r7, #8]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8007244:	68bb      	ldr	r3, [r7, #8]
 8007246:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8007248:	68f9      	ldr	r1, [r7, #12]
 800724a:	6809      	ldr	r1, [r1, #0]
 800724c:	431a      	orrs	r2, r3
 800724e:	697b      	ldr	r3, [r7, #20]
 8007250:	3318      	adds	r3, #24
 8007252:	011b      	lsls	r3, r3, #4
 8007254:	440b      	add	r3, r1
 8007256:	601a      	str	r2, [r3, #0]
 8007258:	e00f      	b.n	800727a <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800725a:	68bb      	ldr	r3, [r7, #8]
 800725c:	685b      	ldr	r3, [r3, #4]
 800725e:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8007260:	68bb      	ldr	r3, [r7, #8]
 8007262:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8007264:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8007266:	68bb      	ldr	r3, [r7, #8]
 8007268:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800726a:	68f9      	ldr	r1, [r7, #12]
 800726c:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800726e:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8007270:	697b      	ldr	r3, [r7, #20]
 8007272:	3318      	adds	r3, #24
 8007274:	011b      	lsls	r3, r3, #4
 8007276:	440b      	add	r3, r1
 8007278:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	6819      	ldr	r1, [r3, #0]
 800727e:	68bb      	ldr	r3, [r7, #8]
 8007280:	691a      	ldr	r2, [r3, #16]
 8007282:	697b      	ldr	r3, [r7, #20]
 8007284:	3318      	adds	r3, #24
 8007286:	011b      	lsls	r3, r3, #4
 8007288:	440b      	add	r3, r1
 800728a:	3304      	adds	r3, #4
 800728c:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800728e:	68bb      	ldr	r3, [r7, #8]
 8007290:	7d1b      	ldrb	r3, [r3, #20]
 8007292:	2b01      	cmp	r3, #1
 8007294:	d111      	bne.n	80072ba <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	681a      	ldr	r2, [r3, #0]
 800729a:	697b      	ldr	r3, [r7, #20]
 800729c:	3318      	adds	r3, #24
 800729e:	011b      	lsls	r3, r3, #4
 80072a0:	4413      	add	r3, r2
 80072a2:	3304      	adds	r3, #4
 80072a4:	681b      	ldr	r3, [r3, #0]
 80072a6:	68fa      	ldr	r2, [r7, #12]
 80072a8:	6811      	ldr	r1, [r2, #0]
 80072aa:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80072ae:	697b      	ldr	r3, [r7, #20]
 80072b0:	3318      	adds	r3, #24
 80072b2:	011b      	lsls	r3, r3, #4
 80072b4:	440b      	add	r3, r1
 80072b6:	3304      	adds	r3, #4
 80072b8:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	3307      	adds	r3, #7
 80072be:	781b      	ldrb	r3, [r3, #0]
 80072c0:	061a      	lsls	r2, r3, #24
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	3306      	adds	r3, #6
 80072c6:	781b      	ldrb	r3, [r3, #0]
 80072c8:	041b      	lsls	r3, r3, #16
 80072ca:	431a      	orrs	r2, r3
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	3305      	adds	r3, #5
 80072d0:	781b      	ldrb	r3, [r3, #0]
 80072d2:	021b      	lsls	r3, r3, #8
 80072d4:	4313      	orrs	r3, r2
 80072d6:	687a      	ldr	r2, [r7, #4]
 80072d8:	3204      	adds	r2, #4
 80072da:	7812      	ldrb	r2, [r2, #0]
 80072dc:	4610      	mov	r0, r2
 80072de:	68fa      	ldr	r2, [r7, #12]
 80072e0:	6811      	ldr	r1, [r2, #0]
 80072e2:	ea43 0200 	orr.w	r2, r3, r0
 80072e6:	697b      	ldr	r3, [r7, #20]
 80072e8:	011b      	lsls	r3, r3, #4
 80072ea:	440b      	add	r3, r1
 80072ec:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80072f0:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	3303      	adds	r3, #3
 80072f6:	781b      	ldrb	r3, [r3, #0]
 80072f8:	061a      	lsls	r2, r3, #24
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	3302      	adds	r3, #2
 80072fe:	781b      	ldrb	r3, [r3, #0]
 8007300:	041b      	lsls	r3, r3, #16
 8007302:	431a      	orrs	r2, r3
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	3301      	adds	r3, #1
 8007308:	781b      	ldrb	r3, [r3, #0]
 800730a:	021b      	lsls	r3, r3, #8
 800730c:	4313      	orrs	r3, r2
 800730e:	687a      	ldr	r2, [r7, #4]
 8007310:	7812      	ldrb	r2, [r2, #0]
 8007312:	4610      	mov	r0, r2
 8007314:	68fa      	ldr	r2, [r7, #12]
 8007316:	6811      	ldr	r1, [r2, #0]
 8007318:	ea43 0200 	orr.w	r2, r3, r0
 800731c:	697b      	ldr	r3, [r7, #20]
 800731e:	011b      	lsls	r3, r3, #4
 8007320:	440b      	add	r3, r1
 8007322:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8007326:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	681a      	ldr	r2, [r3, #0]
 800732c:	697b      	ldr	r3, [r7, #20]
 800732e:	3318      	adds	r3, #24
 8007330:	011b      	lsls	r3, r3, #4
 8007332:	4413      	add	r3, r2
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	68fa      	ldr	r2, [r7, #12]
 8007338:	6811      	ldr	r1, [r2, #0]
 800733a:	f043 0201 	orr.w	r2, r3, #1
 800733e:	697b      	ldr	r3, [r7, #20]
 8007340:	3318      	adds	r3, #24
 8007342:	011b      	lsls	r3, r3, #4
 8007344:	440b      	add	r3, r1
 8007346:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8007348:	2300      	movs	r3, #0
 800734a:	e00e      	b.n	800736a <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007350:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8007358:	2301      	movs	r3, #1
 800735a:	e006      	b.n	800736a <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007360:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8007364:	68fb      	ldr	r3, [r7, #12]
 8007366:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007368:	2301      	movs	r3, #1
  }
}
 800736a:	4618      	mov	r0, r3
 800736c:	3724      	adds	r7, #36	; 0x24
 800736e:	46bd      	mov	sp, r7
 8007370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007374:	4770      	bx	lr

08007376 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8007376:	b480      	push	{r7}
 8007378:	b087      	sub	sp, #28
 800737a:	af00      	add	r7, sp, #0
 800737c:	60f8      	str	r0, [r7, #12]
 800737e:	60b9      	str	r1, [r7, #8]
 8007380:	607a      	str	r2, [r7, #4]
 8007382:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	f893 3020 	ldrb.w	r3, [r3, #32]
 800738a:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800738c:	7dfb      	ldrb	r3, [r7, #23]
 800738e:	2b01      	cmp	r3, #1
 8007390:	d003      	beq.n	800739a <HAL_CAN_GetRxMessage+0x24>
 8007392:	7dfb      	ldrb	r3, [r7, #23]
 8007394:	2b02      	cmp	r3, #2
 8007396:	f040 80f3 	bne.w	8007580 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800739a:	68bb      	ldr	r3, [r7, #8]
 800739c:	2b00      	cmp	r3, #0
 800739e:	d10e      	bne.n	80073be <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	68db      	ldr	r3, [r3, #12]
 80073a6:	f003 0303 	and.w	r3, r3, #3
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d116      	bne.n	80073dc <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073b2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80073ba:	2301      	movs	r3, #1
 80073bc:	e0e7      	b.n	800758e <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	691b      	ldr	r3, [r3, #16]
 80073c4:	f003 0303 	and.w	r3, r3, #3
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d107      	bne.n	80073dc <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073d0:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80073d8:	2301      	movs	r3, #1
 80073da:	e0d8      	b.n	800758e <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	681a      	ldr	r2, [r3, #0]
 80073e0:	68bb      	ldr	r3, [r7, #8]
 80073e2:	331b      	adds	r3, #27
 80073e4:	011b      	lsls	r3, r3, #4
 80073e6:	4413      	add	r3, r2
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f003 0204 	and.w	r2, r3, #4
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	689b      	ldr	r3, [r3, #8]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d10c      	bne.n	8007414 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	681a      	ldr	r2, [r3, #0]
 80073fe:	68bb      	ldr	r3, [r7, #8]
 8007400:	331b      	adds	r3, #27
 8007402:	011b      	lsls	r3, r3, #4
 8007404:	4413      	add	r3, r2
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	0d5b      	lsrs	r3, r3, #21
 800740a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	601a      	str	r2, [r3, #0]
 8007412:	e00b      	b.n	800742c <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	681a      	ldr	r2, [r3, #0]
 8007418:	68bb      	ldr	r3, [r7, #8]
 800741a:	331b      	adds	r3, #27
 800741c:	011b      	lsls	r3, r3, #4
 800741e:	4413      	add	r3, r2
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	08db      	lsrs	r3, r3, #3
 8007424:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	681a      	ldr	r2, [r3, #0]
 8007430:	68bb      	ldr	r3, [r7, #8]
 8007432:	331b      	adds	r3, #27
 8007434:	011b      	lsls	r3, r3, #4
 8007436:	4413      	add	r3, r2
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f003 0202 	and.w	r2, r3, #2
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	681a      	ldr	r2, [r3, #0]
 8007446:	68bb      	ldr	r3, [r7, #8]
 8007448:	331b      	adds	r3, #27
 800744a:	011b      	lsls	r3, r3, #4
 800744c:	4413      	add	r3, r2
 800744e:	3304      	adds	r3, #4
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	f003 020f 	and.w	r2, r3, #15
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	681a      	ldr	r2, [r3, #0]
 800745e:	68bb      	ldr	r3, [r7, #8]
 8007460:	331b      	adds	r3, #27
 8007462:	011b      	lsls	r3, r3, #4
 8007464:	4413      	add	r3, r2
 8007466:	3304      	adds	r3, #4
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	0a1b      	lsrs	r3, r3, #8
 800746c:	b2da      	uxtb	r2, r3
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	681a      	ldr	r2, [r3, #0]
 8007476:	68bb      	ldr	r3, [r7, #8]
 8007478:	331b      	adds	r3, #27
 800747a:	011b      	lsls	r3, r3, #4
 800747c:	4413      	add	r3, r2
 800747e:	3304      	adds	r3, #4
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	0c1b      	lsrs	r3, r3, #16
 8007484:	b29a      	uxth	r2, r3
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	681a      	ldr	r2, [r3, #0]
 800748e:	68bb      	ldr	r3, [r7, #8]
 8007490:	011b      	lsls	r3, r3, #4
 8007492:	4413      	add	r3, r2
 8007494:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	b2da      	uxtb	r2, r3
 800749c:	683b      	ldr	r3, [r7, #0]
 800749e:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	681a      	ldr	r2, [r3, #0]
 80074a4:	68bb      	ldr	r3, [r7, #8]
 80074a6:	011b      	lsls	r3, r3, #4
 80074a8:	4413      	add	r3, r2
 80074aa:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	0a1a      	lsrs	r2, r3, #8
 80074b2:	683b      	ldr	r3, [r7, #0]
 80074b4:	3301      	adds	r3, #1
 80074b6:	b2d2      	uxtb	r2, r2
 80074b8:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	681a      	ldr	r2, [r3, #0]
 80074be:	68bb      	ldr	r3, [r7, #8]
 80074c0:	011b      	lsls	r3, r3, #4
 80074c2:	4413      	add	r3, r2
 80074c4:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	0c1a      	lsrs	r2, r3, #16
 80074cc:	683b      	ldr	r3, [r7, #0]
 80074ce:	3302      	adds	r3, #2
 80074d0:	b2d2      	uxtb	r2, r2
 80074d2:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	681a      	ldr	r2, [r3, #0]
 80074d8:	68bb      	ldr	r3, [r7, #8]
 80074da:	011b      	lsls	r3, r3, #4
 80074dc:	4413      	add	r3, r2
 80074de:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	0e1a      	lsrs	r2, r3, #24
 80074e6:	683b      	ldr	r3, [r7, #0]
 80074e8:	3303      	adds	r3, #3
 80074ea:	b2d2      	uxtb	r2, r2
 80074ec:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	681a      	ldr	r2, [r3, #0]
 80074f2:	68bb      	ldr	r3, [r7, #8]
 80074f4:	011b      	lsls	r3, r3, #4
 80074f6:	4413      	add	r3, r2
 80074f8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80074fc:	681a      	ldr	r2, [r3, #0]
 80074fe:	683b      	ldr	r3, [r7, #0]
 8007500:	3304      	adds	r3, #4
 8007502:	b2d2      	uxtb	r2, r2
 8007504:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	681a      	ldr	r2, [r3, #0]
 800750a:	68bb      	ldr	r3, [r7, #8]
 800750c:	011b      	lsls	r3, r3, #4
 800750e:	4413      	add	r3, r2
 8007510:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	0a1a      	lsrs	r2, r3, #8
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	3305      	adds	r3, #5
 800751c:	b2d2      	uxtb	r2, r2
 800751e:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	681a      	ldr	r2, [r3, #0]
 8007524:	68bb      	ldr	r3, [r7, #8]
 8007526:	011b      	lsls	r3, r3, #4
 8007528:	4413      	add	r3, r2
 800752a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	0c1a      	lsrs	r2, r3, #16
 8007532:	683b      	ldr	r3, [r7, #0]
 8007534:	3306      	adds	r3, #6
 8007536:	b2d2      	uxtb	r2, r2
 8007538:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	681a      	ldr	r2, [r3, #0]
 800753e:	68bb      	ldr	r3, [r7, #8]
 8007540:	011b      	lsls	r3, r3, #4
 8007542:	4413      	add	r3, r2
 8007544:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	0e1a      	lsrs	r2, r3, #24
 800754c:	683b      	ldr	r3, [r7, #0]
 800754e:	3307      	adds	r3, #7
 8007550:	b2d2      	uxtb	r2, r2
 8007552:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8007554:	68bb      	ldr	r3, [r7, #8]
 8007556:	2b00      	cmp	r3, #0
 8007558:	d108      	bne.n	800756c <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	68da      	ldr	r2, [r3, #12]
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	f042 0220 	orr.w	r2, r2, #32
 8007568:	60da      	str	r2, [r3, #12]
 800756a:	e007      	b.n	800757c <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	691a      	ldr	r2, [r3, #16]
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	f042 0220 	orr.w	r2, r2, #32
 800757a:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800757c:	2300      	movs	r3, #0
 800757e:	e006      	b.n	800758e <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007584:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800758c:	2301      	movs	r3, #1
  }
}
 800758e:	4618      	mov	r0, r3
 8007590:	371c      	adds	r7, #28
 8007592:	46bd      	mov	sp, r7
 8007594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007598:	4770      	bx	lr

0800759a <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 800759a:	b480      	push	{r7}
 800759c:	b085      	sub	sp, #20
 800759e:	af00      	add	r7, sp, #0
 80075a0:	6078      	str	r0, [r7, #4]
 80075a2:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80075aa:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80075ac:	7bfb      	ldrb	r3, [r7, #15]
 80075ae:	2b01      	cmp	r3, #1
 80075b0:	d002      	beq.n	80075b8 <HAL_CAN_ActivateNotification+0x1e>
 80075b2:	7bfb      	ldrb	r3, [r7, #15]
 80075b4:	2b02      	cmp	r3, #2
 80075b6:	d109      	bne.n	80075cc <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	6959      	ldr	r1, [r3, #20]
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	683a      	ldr	r2, [r7, #0]
 80075c4:	430a      	orrs	r2, r1
 80075c6:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80075c8:	2300      	movs	r3, #0
 80075ca:	e006      	b.n	80075da <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075d0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80075d8:	2301      	movs	r3, #1
  }
}
 80075da:	4618      	mov	r0, r3
 80075dc:	3714      	adds	r7, #20
 80075de:	46bd      	mov	sp, r7
 80075e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e4:	4770      	bx	lr

080075e6 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80075e6:	b580      	push	{r7, lr}
 80075e8:	b08a      	sub	sp, #40	; 0x28
 80075ea:	af00      	add	r7, sp, #0
 80075ec:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80075ee:	2300      	movs	r3, #0
 80075f0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	695b      	ldr	r3, [r3, #20]
 80075f8:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	685b      	ldr	r3, [r3, #4]
 8007600:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	689b      	ldr	r3, [r3, #8]
 8007608:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	68db      	ldr	r3, [r3, #12]
 8007610:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	691b      	ldr	r3, [r3, #16]
 8007618:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	699b      	ldr	r3, [r3, #24]
 8007620:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8007622:	6a3b      	ldr	r3, [r7, #32]
 8007624:	f003 0301 	and.w	r3, r3, #1
 8007628:	2b00      	cmp	r3, #0
 800762a:	d07c      	beq.n	8007726 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800762c:	69bb      	ldr	r3, [r7, #24]
 800762e:	f003 0301 	and.w	r3, r3, #1
 8007632:	2b00      	cmp	r3, #0
 8007634:	d023      	beq.n	800767e <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	2201      	movs	r2, #1
 800763c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800763e:	69bb      	ldr	r3, [r7, #24]
 8007640:	f003 0302 	and.w	r3, r3, #2
 8007644:	2b00      	cmp	r3, #0
 8007646:	d003      	beq.n	8007650 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8007648:	6878      	ldr	r0, [r7, #4]
 800764a:	f000 f983 	bl	8007954 <HAL_CAN_TxMailbox0CompleteCallback>
 800764e:	e016      	b.n	800767e <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8007650:	69bb      	ldr	r3, [r7, #24]
 8007652:	f003 0304 	and.w	r3, r3, #4
 8007656:	2b00      	cmp	r3, #0
 8007658:	d004      	beq.n	8007664 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800765a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800765c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007660:	627b      	str	r3, [r7, #36]	; 0x24
 8007662:	e00c      	b.n	800767e <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8007664:	69bb      	ldr	r3, [r7, #24]
 8007666:	f003 0308 	and.w	r3, r3, #8
 800766a:	2b00      	cmp	r3, #0
 800766c:	d004      	beq.n	8007678 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800766e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007670:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007674:	627b      	str	r3, [r7, #36]	; 0x24
 8007676:	e002      	b.n	800767e <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8007678:	6878      	ldr	r0, [r7, #4]
 800767a:	f000 f989 	bl	8007990 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800767e:	69bb      	ldr	r3, [r7, #24]
 8007680:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007684:	2b00      	cmp	r3, #0
 8007686:	d024      	beq.n	80076d2 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007690:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8007692:	69bb      	ldr	r3, [r7, #24]
 8007694:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007698:	2b00      	cmp	r3, #0
 800769a:	d003      	beq.n	80076a4 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800769c:	6878      	ldr	r0, [r7, #4]
 800769e:	f000 f963 	bl	8007968 <HAL_CAN_TxMailbox1CompleteCallback>
 80076a2:	e016      	b.n	80076d2 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80076a4:	69bb      	ldr	r3, [r7, #24]
 80076a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d004      	beq.n	80076b8 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80076ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076b0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80076b4:	627b      	str	r3, [r7, #36]	; 0x24
 80076b6:	e00c      	b.n	80076d2 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80076b8:	69bb      	ldr	r3, [r7, #24]
 80076ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d004      	beq.n	80076cc <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80076c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80076c8:	627b      	str	r3, [r7, #36]	; 0x24
 80076ca:	e002      	b.n	80076d2 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80076cc:	6878      	ldr	r0, [r7, #4]
 80076ce:	f000 f969 	bl	80079a4 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80076d2:	69bb      	ldr	r3, [r7, #24]
 80076d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80076d8:	2b00      	cmp	r3, #0
 80076da:	d024      	beq.n	8007726 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80076e4:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80076e6:	69bb      	ldr	r3, [r7, #24]
 80076e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d003      	beq.n	80076f8 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80076f0:	6878      	ldr	r0, [r7, #4]
 80076f2:	f000 f943 	bl	800797c <HAL_CAN_TxMailbox2CompleteCallback>
 80076f6:	e016      	b.n	8007726 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80076f8:	69bb      	ldr	r3, [r7, #24]
 80076fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d004      	beq.n	800770c <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8007702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007704:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007708:	627b      	str	r3, [r7, #36]	; 0x24
 800770a:	e00c      	b.n	8007726 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800770c:	69bb      	ldr	r3, [r7, #24]
 800770e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007712:	2b00      	cmp	r3, #0
 8007714:	d004      	beq.n	8007720 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8007716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007718:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800771c:	627b      	str	r3, [r7, #36]	; 0x24
 800771e:	e002      	b.n	8007726 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8007720:	6878      	ldr	r0, [r7, #4]
 8007722:	f000 f949 	bl	80079b8 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8007726:	6a3b      	ldr	r3, [r7, #32]
 8007728:	f003 0308 	and.w	r3, r3, #8
 800772c:	2b00      	cmp	r3, #0
 800772e:	d00c      	beq.n	800774a <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8007730:	697b      	ldr	r3, [r7, #20]
 8007732:	f003 0310 	and.w	r3, r3, #16
 8007736:	2b00      	cmp	r3, #0
 8007738:	d007      	beq.n	800774a <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800773a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800773c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007740:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	2210      	movs	r2, #16
 8007748:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800774a:	6a3b      	ldr	r3, [r7, #32]
 800774c:	f003 0304 	and.w	r3, r3, #4
 8007750:	2b00      	cmp	r3, #0
 8007752:	d00b      	beq.n	800776c <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8007754:	697b      	ldr	r3, [r7, #20]
 8007756:	f003 0308 	and.w	r3, r3, #8
 800775a:	2b00      	cmp	r3, #0
 800775c:	d006      	beq.n	800776c <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	2208      	movs	r2, #8
 8007764:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8007766:	6878      	ldr	r0, [r7, #4]
 8007768:	f000 f930 	bl	80079cc <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800776c:	6a3b      	ldr	r3, [r7, #32]
 800776e:	f003 0302 	and.w	r3, r3, #2
 8007772:	2b00      	cmp	r3, #0
 8007774:	d009      	beq.n	800778a <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	68db      	ldr	r3, [r3, #12]
 800777c:	f003 0303 	and.w	r3, r3, #3
 8007780:	2b00      	cmp	r3, #0
 8007782:	d002      	beq.n	800778a <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8007784:	6878      	ldr	r0, [r7, #4]
 8007786:	f7f9 fd5d 	bl	8001244 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800778a:	6a3b      	ldr	r3, [r7, #32]
 800778c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007790:	2b00      	cmp	r3, #0
 8007792:	d00c      	beq.n	80077ae <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8007794:	693b      	ldr	r3, [r7, #16]
 8007796:	f003 0310 	and.w	r3, r3, #16
 800779a:	2b00      	cmp	r3, #0
 800779c:	d007      	beq.n	80077ae <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800779e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077a0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80077a4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	2210      	movs	r2, #16
 80077ac:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80077ae:	6a3b      	ldr	r3, [r7, #32]
 80077b0:	f003 0320 	and.w	r3, r3, #32
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d00b      	beq.n	80077d0 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80077b8:	693b      	ldr	r3, [r7, #16]
 80077ba:	f003 0308 	and.w	r3, r3, #8
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d006      	beq.n	80077d0 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	2208      	movs	r2, #8
 80077c8:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80077ca:	6878      	ldr	r0, [r7, #4]
 80077cc:	f000 f912 	bl	80079f4 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80077d0:	6a3b      	ldr	r3, [r7, #32]
 80077d2:	f003 0310 	and.w	r3, r3, #16
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d009      	beq.n	80077ee <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	691b      	ldr	r3, [r3, #16]
 80077e0:	f003 0303 	and.w	r3, r3, #3
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d002      	beq.n	80077ee <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80077e8:	6878      	ldr	r0, [r7, #4]
 80077ea:	f000 f8f9 	bl	80079e0 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80077ee:	6a3b      	ldr	r3, [r7, #32]
 80077f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d00b      	beq.n	8007810 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80077f8:	69fb      	ldr	r3, [r7, #28]
 80077fa:	f003 0310 	and.w	r3, r3, #16
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d006      	beq.n	8007810 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	2210      	movs	r2, #16
 8007808:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800780a:	6878      	ldr	r0, [r7, #4]
 800780c:	f000 f8fc 	bl	8007a08 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8007810:	6a3b      	ldr	r3, [r7, #32]
 8007812:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007816:	2b00      	cmp	r3, #0
 8007818:	d00b      	beq.n	8007832 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800781a:	69fb      	ldr	r3, [r7, #28]
 800781c:	f003 0308 	and.w	r3, r3, #8
 8007820:	2b00      	cmp	r3, #0
 8007822:	d006      	beq.n	8007832 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	2208      	movs	r2, #8
 800782a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800782c:	6878      	ldr	r0, [r7, #4]
 800782e:	f000 f8f5 	bl	8007a1c <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8007832:	6a3b      	ldr	r3, [r7, #32]
 8007834:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007838:	2b00      	cmp	r3, #0
 800783a:	d07b      	beq.n	8007934 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800783c:	69fb      	ldr	r3, [r7, #28]
 800783e:	f003 0304 	and.w	r3, r3, #4
 8007842:	2b00      	cmp	r3, #0
 8007844:	d072      	beq.n	800792c <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8007846:	6a3b      	ldr	r3, [r7, #32]
 8007848:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800784c:	2b00      	cmp	r3, #0
 800784e:	d008      	beq.n	8007862 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8007856:	2b00      	cmp	r3, #0
 8007858:	d003      	beq.n	8007862 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800785a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800785c:	f043 0301 	orr.w	r3, r3, #1
 8007860:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8007862:	6a3b      	ldr	r3, [r7, #32]
 8007864:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007868:	2b00      	cmp	r3, #0
 800786a:	d008      	beq.n	800787e <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8007872:	2b00      	cmp	r3, #0
 8007874:	d003      	beq.n	800787e <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8007876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007878:	f043 0302 	orr.w	r3, r3, #2
 800787c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800787e:	6a3b      	ldr	r3, [r7, #32]
 8007880:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007884:	2b00      	cmp	r3, #0
 8007886:	d008      	beq.n	800789a <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800788e:	2b00      	cmp	r3, #0
 8007890:	d003      	beq.n	800789a <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8007892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007894:	f043 0304 	orr.w	r3, r3, #4
 8007898:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800789a:	6a3b      	ldr	r3, [r7, #32]
 800789c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d043      	beq.n	800792c <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d03e      	beq.n	800792c <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80078b4:	2b60      	cmp	r3, #96	; 0x60
 80078b6:	d02b      	beq.n	8007910 <HAL_CAN_IRQHandler+0x32a>
 80078b8:	2b60      	cmp	r3, #96	; 0x60
 80078ba:	d82e      	bhi.n	800791a <HAL_CAN_IRQHandler+0x334>
 80078bc:	2b50      	cmp	r3, #80	; 0x50
 80078be:	d022      	beq.n	8007906 <HAL_CAN_IRQHandler+0x320>
 80078c0:	2b50      	cmp	r3, #80	; 0x50
 80078c2:	d82a      	bhi.n	800791a <HAL_CAN_IRQHandler+0x334>
 80078c4:	2b40      	cmp	r3, #64	; 0x40
 80078c6:	d019      	beq.n	80078fc <HAL_CAN_IRQHandler+0x316>
 80078c8:	2b40      	cmp	r3, #64	; 0x40
 80078ca:	d826      	bhi.n	800791a <HAL_CAN_IRQHandler+0x334>
 80078cc:	2b30      	cmp	r3, #48	; 0x30
 80078ce:	d010      	beq.n	80078f2 <HAL_CAN_IRQHandler+0x30c>
 80078d0:	2b30      	cmp	r3, #48	; 0x30
 80078d2:	d822      	bhi.n	800791a <HAL_CAN_IRQHandler+0x334>
 80078d4:	2b10      	cmp	r3, #16
 80078d6:	d002      	beq.n	80078de <HAL_CAN_IRQHandler+0x2f8>
 80078d8:	2b20      	cmp	r3, #32
 80078da:	d005      	beq.n	80078e8 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80078dc:	e01d      	b.n	800791a <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80078de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078e0:	f043 0308 	orr.w	r3, r3, #8
 80078e4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80078e6:	e019      	b.n	800791c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80078e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078ea:	f043 0310 	orr.w	r3, r3, #16
 80078ee:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80078f0:	e014      	b.n	800791c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80078f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078f4:	f043 0320 	orr.w	r3, r3, #32
 80078f8:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80078fa:	e00f      	b.n	800791c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80078fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007902:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8007904:	e00a      	b.n	800791c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8007906:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007908:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800790c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800790e:	e005      	b.n	800791c <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8007910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007912:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007916:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8007918:	e000      	b.n	800791c <HAL_CAN_IRQHandler+0x336>
            break;
 800791a:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	699a      	ldr	r2, [r3, #24]
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800792a:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	2204      	movs	r2, #4
 8007932:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8007934:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007936:	2b00      	cmp	r3, #0
 8007938:	d008      	beq.n	800794c <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800793e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007940:	431a      	orrs	r2, r3
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8007946:	6878      	ldr	r0, [r7, #4]
 8007948:	f000 f872 	bl	8007a30 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800794c:	bf00      	nop
 800794e:	3728      	adds	r7, #40	; 0x28
 8007950:	46bd      	mov	sp, r7
 8007952:	bd80      	pop	{r7, pc}

08007954 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8007954:	b480      	push	{r7}
 8007956:	b083      	sub	sp, #12
 8007958:	af00      	add	r7, sp, #0
 800795a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800795c:	bf00      	nop
 800795e:	370c      	adds	r7, #12
 8007960:	46bd      	mov	sp, r7
 8007962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007966:	4770      	bx	lr

08007968 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8007968:	b480      	push	{r7}
 800796a:	b083      	sub	sp, #12
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8007970:	bf00      	nop
 8007972:	370c      	adds	r7, #12
 8007974:	46bd      	mov	sp, r7
 8007976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797a:	4770      	bx	lr

0800797c <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800797c:	b480      	push	{r7}
 800797e:	b083      	sub	sp, #12
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8007984:	bf00      	nop
 8007986:	370c      	adds	r7, #12
 8007988:	46bd      	mov	sp, r7
 800798a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800798e:	4770      	bx	lr

08007990 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8007990:	b480      	push	{r7}
 8007992:	b083      	sub	sp, #12
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8007998:	bf00      	nop
 800799a:	370c      	adds	r7, #12
 800799c:	46bd      	mov	sp, r7
 800799e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079a2:	4770      	bx	lr

080079a4 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80079a4:	b480      	push	{r7}
 80079a6:	b083      	sub	sp, #12
 80079a8:	af00      	add	r7, sp, #0
 80079aa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80079ac:	bf00      	nop
 80079ae:	370c      	adds	r7, #12
 80079b0:	46bd      	mov	sp, r7
 80079b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b6:	4770      	bx	lr

080079b8 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80079b8:	b480      	push	{r7}
 80079ba:	b083      	sub	sp, #12
 80079bc:	af00      	add	r7, sp, #0
 80079be:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80079c0:	bf00      	nop
 80079c2:	370c      	adds	r7, #12
 80079c4:	46bd      	mov	sp, r7
 80079c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ca:	4770      	bx	lr

080079cc <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80079cc:	b480      	push	{r7}
 80079ce:	b083      	sub	sp, #12
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80079d4:	bf00      	nop
 80079d6:	370c      	adds	r7, #12
 80079d8:	46bd      	mov	sp, r7
 80079da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079de:	4770      	bx	lr

080079e0 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80079e0:	b480      	push	{r7}
 80079e2:	b083      	sub	sp, #12
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80079e8:	bf00      	nop
 80079ea:	370c      	adds	r7, #12
 80079ec:	46bd      	mov	sp, r7
 80079ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f2:	4770      	bx	lr

080079f4 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80079f4:	b480      	push	{r7}
 80079f6:	b083      	sub	sp, #12
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80079fc:	bf00      	nop
 80079fe:	370c      	adds	r7, #12
 8007a00:	46bd      	mov	sp, r7
 8007a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a06:	4770      	bx	lr

08007a08 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8007a08:	b480      	push	{r7}
 8007a0a:	b083      	sub	sp, #12
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8007a10:	bf00      	nop
 8007a12:	370c      	adds	r7, #12
 8007a14:	46bd      	mov	sp, r7
 8007a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a1a:	4770      	bx	lr

08007a1c <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8007a1c:	b480      	push	{r7}
 8007a1e:	b083      	sub	sp, #12
 8007a20:	af00      	add	r7, sp, #0
 8007a22:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8007a24:	bf00      	nop
 8007a26:	370c      	adds	r7, #12
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2e:	4770      	bx	lr

08007a30 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8007a30:	b480      	push	{r7}
 8007a32:	b083      	sub	sp, #12
 8007a34:	af00      	add	r7, sp, #0
 8007a36:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8007a38:	bf00      	nop
 8007a3a:	370c      	adds	r7, #12
 8007a3c:	46bd      	mov	sp, r7
 8007a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a42:	4770      	bx	lr

08007a44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007a44:	b480      	push	{r7}
 8007a46:	b085      	sub	sp, #20
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	f003 0307 	and.w	r3, r3, #7
 8007a52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007a54:	4b0c      	ldr	r3, [pc, #48]	; (8007a88 <__NVIC_SetPriorityGrouping+0x44>)
 8007a56:	68db      	ldr	r3, [r3, #12]
 8007a58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007a5a:	68ba      	ldr	r2, [r7, #8]
 8007a5c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007a60:	4013      	ands	r3, r2
 8007a62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007a68:	68bb      	ldr	r3, [r7, #8]
 8007a6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007a6c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007a70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007a74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007a76:	4a04      	ldr	r2, [pc, #16]	; (8007a88 <__NVIC_SetPriorityGrouping+0x44>)
 8007a78:	68bb      	ldr	r3, [r7, #8]
 8007a7a:	60d3      	str	r3, [r2, #12]
}
 8007a7c:	bf00      	nop
 8007a7e:	3714      	adds	r7, #20
 8007a80:	46bd      	mov	sp, r7
 8007a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a86:	4770      	bx	lr
 8007a88:	e000ed00 	.word	0xe000ed00

08007a8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007a8c:	b480      	push	{r7}
 8007a8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007a90:	4b04      	ldr	r3, [pc, #16]	; (8007aa4 <__NVIC_GetPriorityGrouping+0x18>)
 8007a92:	68db      	ldr	r3, [r3, #12]
 8007a94:	0a1b      	lsrs	r3, r3, #8
 8007a96:	f003 0307 	and.w	r3, r3, #7
}
 8007a9a:	4618      	mov	r0, r3
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa2:	4770      	bx	lr
 8007aa4:	e000ed00 	.word	0xe000ed00

08007aa8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007aa8:	b480      	push	{r7}
 8007aaa:	b083      	sub	sp, #12
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	4603      	mov	r3, r0
 8007ab0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007ab2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	db0b      	blt.n	8007ad2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007aba:	79fb      	ldrb	r3, [r7, #7]
 8007abc:	f003 021f 	and.w	r2, r3, #31
 8007ac0:	4907      	ldr	r1, [pc, #28]	; (8007ae0 <__NVIC_EnableIRQ+0x38>)
 8007ac2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007ac6:	095b      	lsrs	r3, r3, #5
 8007ac8:	2001      	movs	r0, #1
 8007aca:	fa00 f202 	lsl.w	r2, r0, r2
 8007ace:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8007ad2:	bf00      	nop
 8007ad4:	370c      	adds	r7, #12
 8007ad6:	46bd      	mov	sp, r7
 8007ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007adc:	4770      	bx	lr
 8007ade:	bf00      	nop
 8007ae0:	e000e100 	.word	0xe000e100

08007ae4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007ae4:	b480      	push	{r7}
 8007ae6:	b083      	sub	sp, #12
 8007ae8:	af00      	add	r7, sp, #0
 8007aea:	4603      	mov	r3, r0
 8007aec:	6039      	str	r1, [r7, #0]
 8007aee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007af0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007af4:	2b00      	cmp	r3, #0
 8007af6:	db0a      	blt.n	8007b0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007af8:	683b      	ldr	r3, [r7, #0]
 8007afa:	b2da      	uxtb	r2, r3
 8007afc:	490c      	ldr	r1, [pc, #48]	; (8007b30 <__NVIC_SetPriority+0x4c>)
 8007afe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007b02:	0112      	lsls	r2, r2, #4
 8007b04:	b2d2      	uxtb	r2, r2
 8007b06:	440b      	add	r3, r1
 8007b08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007b0c:	e00a      	b.n	8007b24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007b0e:	683b      	ldr	r3, [r7, #0]
 8007b10:	b2da      	uxtb	r2, r3
 8007b12:	4908      	ldr	r1, [pc, #32]	; (8007b34 <__NVIC_SetPriority+0x50>)
 8007b14:	79fb      	ldrb	r3, [r7, #7]
 8007b16:	f003 030f 	and.w	r3, r3, #15
 8007b1a:	3b04      	subs	r3, #4
 8007b1c:	0112      	lsls	r2, r2, #4
 8007b1e:	b2d2      	uxtb	r2, r2
 8007b20:	440b      	add	r3, r1
 8007b22:	761a      	strb	r2, [r3, #24]
}
 8007b24:	bf00      	nop
 8007b26:	370c      	adds	r7, #12
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b2e:	4770      	bx	lr
 8007b30:	e000e100 	.word	0xe000e100
 8007b34:	e000ed00 	.word	0xe000ed00

08007b38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007b38:	b480      	push	{r7}
 8007b3a:	b089      	sub	sp, #36	; 0x24
 8007b3c:	af00      	add	r7, sp, #0
 8007b3e:	60f8      	str	r0, [r7, #12]
 8007b40:	60b9      	str	r1, [r7, #8]
 8007b42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	f003 0307 	and.w	r3, r3, #7
 8007b4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007b4c:	69fb      	ldr	r3, [r7, #28]
 8007b4e:	f1c3 0307 	rsb	r3, r3, #7
 8007b52:	2b04      	cmp	r3, #4
 8007b54:	bf28      	it	cs
 8007b56:	2304      	movcs	r3, #4
 8007b58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007b5a:	69fb      	ldr	r3, [r7, #28]
 8007b5c:	3304      	adds	r3, #4
 8007b5e:	2b06      	cmp	r3, #6
 8007b60:	d902      	bls.n	8007b68 <NVIC_EncodePriority+0x30>
 8007b62:	69fb      	ldr	r3, [r7, #28]
 8007b64:	3b03      	subs	r3, #3
 8007b66:	e000      	b.n	8007b6a <NVIC_EncodePriority+0x32>
 8007b68:	2300      	movs	r3, #0
 8007b6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007b6c:	f04f 32ff 	mov.w	r2, #4294967295
 8007b70:	69bb      	ldr	r3, [r7, #24]
 8007b72:	fa02 f303 	lsl.w	r3, r2, r3
 8007b76:	43da      	mvns	r2, r3
 8007b78:	68bb      	ldr	r3, [r7, #8]
 8007b7a:	401a      	ands	r2, r3
 8007b7c:	697b      	ldr	r3, [r7, #20]
 8007b7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007b80:	f04f 31ff 	mov.w	r1, #4294967295
 8007b84:	697b      	ldr	r3, [r7, #20]
 8007b86:	fa01 f303 	lsl.w	r3, r1, r3
 8007b8a:	43d9      	mvns	r1, r3
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007b90:	4313      	orrs	r3, r2
         );
}
 8007b92:	4618      	mov	r0, r3
 8007b94:	3724      	adds	r7, #36	; 0x24
 8007b96:	46bd      	mov	sp, r7
 8007b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b9c:	4770      	bx	lr

08007b9e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007b9e:	b580      	push	{r7, lr}
 8007ba0:	b082      	sub	sp, #8
 8007ba2:	af00      	add	r7, sp, #0
 8007ba4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007ba6:	6878      	ldr	r0, [r7, #4]
 8007ba8:	f7ff ff4c 	bl	8007a44 <__NVIC_SetPriorityGrouping>
}
 8007bac:	bf00      	nop
 8007bae:	3708      	adds	r7, #8
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	bd80      	pop	{r7, pc}

08007bb4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007bb4:	b580      	push	{r7, lr}
 8007bb6:	b086      	sub	sp, #24
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	4603      	mov	r3, r0
 8007bbc:	60b9      	str	r1, [r7, #8]
 8007bbe:	607a      	str	r2, [r7, #4]
 8007bc0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8007bc2:	2300      	movs	r3, #0
 8007bc4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8007bc6:	f7ff ff61 	bl	8007a8c <__NVIC_GetPriorityGrouping>
 8007bca:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007bcc:	687a      	ldr	r2, [r7, #4]
 8007bce:	68b9      	ldr	r1, [r7, #8]
 8007bd0:	6978      	ldr	r0, [r7, #20]
 8007bd2:	f7ff ffb1 	bl	8007b38 <NVIC_EncodePriority>
 8007bd6:	4602      	mov	r2, r0
 8007bd8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007bdc:	4611      	mov	r1, r2
 8007bde:	4618      	mov	r0, r3
 8007be0:	f7ff ff80 	bl	8007ae4 <__NVIC_SetPriority>
}
 8007be4:	bf00      	nop
 8007be6:	3718      	adds	r7, #24
 8007be8:	46bd      	mov	sp, r7
 8007bea:	bd80      	pop	{r7, pc}

08007bec <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007bec:	b580      	push	{r7, lr}
 8007bee:	b082      	sub	sp, #8
 8007bf0:	af00      	add	r7, sp, #0
 8007bf2:	4603      	mov	r3, r0
 8007bf4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007bf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007bfa:	4618      	mov	r0, r3
 8007bfc:	f7ff ff54 	bl	8007aa8 <__NVIC_EnableIRQ>
}
 8007c00:	bf00      	nop
 8007c02:	3708      	adds	r7, #8
 8007c04:	46bd      	mov	sp, r7
 8007c06:	bd80      	pop	{r7, pc}

08007c08 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b084      	sub	sp, #16
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d101      	bne.n	8007c1a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8007c16:	2301      	movs	r3, #1
 8007c18:	e08d      	b.n	8007d36 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	461a      	mov	r2, r3
 8007c20:	4b47      	ldr	r3, [pc, #284]	; (8007d40 <HAL_DMA_Init+0x138>)
 8007c22:	429a      	cmp	r2, r3
 8007c24:	d80f      	bhi.n	8007c46 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	461a      	mov	r2, r3
 8007c2c:	4b45      	ldr	r3, [pc, #276]	; (8007d44 <HAL_DMA_Init+0x13c>)
 8007c2e:	4413      	add	r3, r2
 8007c30:	4a45      	ldr	r2, [pc, #276]	; (8007d48 <HAL_DMA_Init+0x140>)
 8007c32:	fba2 2303 	umull	r2, r3, r2, r3
 8007c36:	091b      	lsrs	r3, r3, #4
 8007c38:	009a      	lsls	r2, r3, #2
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	4a42      	ldr	r2, [pc, #264]	; (8007d4c <HAL_DMA_Init+0x144>)
 8007c42:	641a      	str	r2, [r3, #64]	; 0x40
 8007c44:	e00e      	b.n	8007c64 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	461a      	mov	r2, r3
 8007c4c:	4b40      	ldr	r3, [pc, #256]	; (8007d50 <HAL_DMA_Init+0x148>)
 8007c4e:	4413      	add	r3, r2
 8007c50:	4a3d      	ldr	r2, [pc, #244]	; (8007d48 <HAL_DMA_Init+0x140>)
 8007c52:	fba2 2303 	umull	r2, r3, r2, r3
 8007c56:	091b      	lsrs	r3, r3, #4
 8007c58:	009a      	lsls	r2, r3, #2
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	4a3c      	ldr	r2, [pc, #240]	; (8007d54 <HAL_DMA_Init+0x14c>)
 8007c62:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2202      	movs	r2, #2
 8007c68:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8007c7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c7e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8007c88:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	691b      	ldr	r3, [r3, #16]
 8007c8e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007c94:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	699b      	ldr	r3, [r3, #24]
 8007c9a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007ca0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	6a1b      	ldr	r3, [r3, #32]
 8007ca6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8007ca8:	68fa      	ldr	r2, [r7, #12]
 8007caa:	4313      	orrs	r3, r2
 8007cac:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	68fa      	ldr	r2, [r7, #12]
 8007cb4:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8007cb6:	6878      	ldr	r0, [r7, #4]
 8007cb8:	f000 f9b6 	bl	8008028 <DMA_CalcDMAMUXChannelBaseAndMask>

  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	689b      	ldr	r3, [r3, #8]
 8007cc0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007cc4:	d102      	bne.n	8007ccc <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	2200      	movs	r2, #0
 8007cca:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	685a      	ldr	r2, [r3, #4]
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007cd4:	b2d2      	uxtb	r2, r2
 8007cd6:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007cdc:	687a      	ldr	r2, [r7, #4]
 8007cde:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007ce0:	605a      	str	r2, [r3, #4]

  if(((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	685b      	ldr	r3, [r3, #4]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d010      	beq.n	8007d0c <HAL_DMA_Init+0x104>
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	685b      	ldr	r3, [r3, #4]
 8007cee:	2b04      	cmp	r3, #4
 8007cf0:	d80c      	bhi.n	8007d0c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8007cf2:	6878      	ldr	r0, [r7, #4]
 8007cf4:	f000 f9d6 	bl	80080a4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007d04:	687a      	ldr	r2, [r7, #4]
 8007d06:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007d08:	605a      	str	r2, [r3, #4]
 8007d0a:	e008      	b.n	8007d1e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2200      	movs	r2, #0
 8007d10:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	2200      	movs	r2, #0
 8007d16:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	65da      	str	r2, [r3, #92]	; 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2200      	movs	r2, #0
 8007d22:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	2201      	movs	r2, #1
 8007d28:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	2200      	movs	r2, #0
 8007d30:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8007d34:	2300      	movs	r3, #0
}
 8007d36:	4618      	mov	r0, r3
 8007d38:	3710      	adds	r7, #16
 8007d3a:	46bd      	mov	sp, r7
 8007d3c:	bd80      	pop	{r7, pc}
 8007d3e:	bf00      	nop
 8007d40:	40020407 	.word	0x40020407
 8007d44:	bffdfff8 	.word	0xbffdfff8
 8007d48:	cccccccd 	.word	0xcccccccd
 8007d4c:	40020000 	.word	0x40020000
 8007d50:	bffdfbf8 	.word	0xbffdfbf8
 8007d54:	40020400 	.word	0x40020400

08007d58 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007d58:	b580      	push	{r7, lr}
 8007d5a:	b086      	sub	sp, #24
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	60f8      	str	r0, [r7, #12]
 8007d60:	60b9      	str	r1, [r7, #8]
 8007d62:	607a      	str	r2, [r7, #4]
 8007d64:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007d66:	2300      	movs	r3, #0
 8007d68:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007d70:	2b01      	cmp	r3, #1
 8007d72:	d101      	bne.n	8007d78 <HAL_DMA_Start_IT+0x20>
 8007d74:	2302      	movs	r3, #2
 8007d76:	e066      	b.n	8007e46 <HAL_DMA_Start_IT+0xee>
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	2201      	movs	r2, #1
 8007d7c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007d86:	b2db      	uxtb	r3, r3
 8007d88:	2b01      	cmp	r3, #1
 8007d8a:	d155      	bne.n	8007e38 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	2202      	movs	r2, #2
 8007d90:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	2200      	movs	r2, #0
 8007d98:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	681a      	ldr	r2, [r3, #0]
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	f022 0201 	bic.w	r2, r2, #1
 8007da8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007daa:	683b      	ldr	r3, [r7, #0]
 8007dac:	687a      	ldr	r2, [r7, #4]
 8007dae:	68b9      	ldr	r1, [r7, #8]
 8007db0:	68f8      	ldr	r0, [r7, #12]
 8007db2:	f000 f8fb 	bl	8007fac <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d008      	beq.n	8007dd0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	681a      	ldr	r2, [r3, #0]
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	f042 020e 	orr.w	r2, r2, #14
 8007dcc:	601a      	str	r2, [r3, #0]
 8007dce:	e00f      	b.n	8007df0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	681a      	ldr	r2, [r3, #0]
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	f022 0204 	bic.w	r2, r2, #4
 8007dde:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	681a      	ldr	r2, [r3, #0]
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	f042 020a 	orr.w	r2, r2, #10
 8007dee:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d007      	beq.n	8007e0e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007e02:	681a      	ldr	r2, [r3, #0]
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007e08:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007e0c:	601a      	str	r2, [r3, #0]
    }

    if(hdma->DMAmuxRequestGen != 0U)
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d007      	beq.n	8007e26 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e1a:	681a      	ldr	r2, [r3, #0]
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e20:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007e24:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	681a      	ldr	r2, [r3, #0]
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	f042 0201 	orr.w	r2, r2, #1
 8007e34:	601a      	str	r2, [r3, #0]
 8007e36:	e005      	b.n	8007e44 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007e38:	68fb      	ldr	r3, [r7, #12]
 8007e3a:	2200      	movs	r2, #0
 8007e3c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8007e40:	2302      	movs	r3, #2
 8007e42:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8007e44:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e46:	4618      	mov	r0, r3
 8007e48:	3718      	adds	r7, #24
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	bd80      	pop	{r7, pc}

08007e4e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007e4e:	b580      	push	{r7, lr}
 8007e50:	b084      	sub	sp, #16
 8007e52:	af00      	add	r7, sp, #0
 8007e54:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e6a:	f003 031c 	and.w	r3, r3, #28
 8007e6e:	2204      	movs	r2, #4
 8007e70:	409a      	lsls	r2, r3
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	4013      	ands	r3, r2
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d026      	beq.n	8007ec8 <HAL_DMA_IRQHandler+0x7a>
 8007e7a:	68bb      	ldr	r3, [r7, #8]
 8007e7c:	f003 0304 	and.w	r3, r3, #4
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d021      	beq.n	8007ec8 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	f003 0320 	and.w	r3, r3, #32
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d107      	bne.n	8007ea2 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	681a      	ldr	r2, [r3, #0]
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	681b      	ldr	r3, [r3, #0]
 8007e9c:	f022 0204 	bic.w	r2, r2, #4
 8007ea0:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ea6:	f003 021c 	and.w	r2, r3, #28
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007eae:	2104      	movs	r1, #4
 8007eb0:	fa01 f202 	lsl.w	r2, r1, r2
 8007eb4:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d071      	beq.n	8007fa2 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ec2:	6878      	ldr	r0, [r7, #4]
 8007ec4:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8007ec6:	e06c      	b.n	8007fa2 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ecc:	f003 031c 	and.w	r3, r3, #28
 8007ed0:	2202      	movs	r2, #2
 8007ed2:	409a      	lsls	r2, r3
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	4013      	ands	r3, r2
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d02e      	beq.n	8007f3a <HAL_DMA_IRQHandler+0xec>
 8007edc:	68bb      	ldr	r3, [r7, #8]
 8007ede:	f003 0302 	and.w	r3, r3, #2
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d029      	beq.n	8007f3a <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	681b      	ldr	r3, [r3, #0]
 8007eec:	f003 0320 	and.w	r3, r3, #32
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d10b      	bne.n	8007f0c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	681a      	ldr	r2, [r3, #0]
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	f022 020a 	bic.w	r2, r2, #10
 8007f02:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	2201      	movs	r2, #1
 8007f08:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f10:	f003 021c 	and.w	r2, r3, #28
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f18:	2102      	movs	r1, #2
 8007f1a:	fa01 f202 	lsl.w	r2, r1, r2
 8007f1e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	2200      	movs	r2, #0
 8007f24:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d038      	beq.n	8007fa2 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f34:	6878      	ldr	r0, [r7, #4]
 8007f36:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8007f38:	e033      	b.n	8007fa2 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f3e:	f003 031c 	and.w	r3, r3, #28
 8007f42:	2208      	movs	r2, #8
 8007f44:	409a      	lsls	r2, r3
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	4013      	ands	r3, r2
 8007f4a:	2b00      	cmp	r3, #0
 8007f4c:	d02a      	beq.n	8007fa4 <HAL_DMA_IRQHandler+0x156>
 8007f4e:	68bb      	ldr	r3, [r7, #8]
 8007f50:	f003 0308 	and.w	r3, r3, #8
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d025      	beq.n	8007fa4 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	681a      	ldr	r2, [r3, #0]
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	f022 020e 	bic.w	r2, r2, #14
 8007f66:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f6c:	f003 021c 	and.w	r2, r3, #28
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007f74:	2101      	movs	r1, #1
 8007f76:	fa01 f202 	lsl.w	r2, r1, r2
 8007f7a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	2201      	movs	r2, #1
 8007f80:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	2201      	movs	r2, #1
 8007f86:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	2200      	movs	r2, #0
 8007f8e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d004      	beq.n	8007fa4 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f9e:	6878      	ldr	r0, [r7, #4]
 8007fa0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8007fa2:	bf00      	nop
 8007fa4:	bf00      	nop
}
 8007fa6:	3710      	adds	r7, #16
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	bd80      	pop	{r7, pc}

08007fac <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007fac:	b480      	push	{r7}
 8007fae:	b085      	sub	sp, #20
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	60f8      	str	r0, [r7, #12]
 8007fb4:	60b9      	str	r1, [r7, #8]
 8007fb6:	607a      	str	r2, [r7, #4]
 8007fb8:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007fbe:	68fa      	ldr	r2, [r7, #12]
 8007fc0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007fc2:	605a      	str	r2, [r3, #4]

  if(hdma->DMAmuxRequestGen != 0U)
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d004      	beq.n	8007fd6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007fd0:	68fa      	ldr	r2, [r7, #12]
 8007fd2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007fd4:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007fda:	f003 021c 	and.w	r2, r3, #28
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007fe2:	2101      	movs	r1, #1
 8007fe4:	fa01 f202 	lsl.w	r2, r1, r2
 8007fe8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	683a      	ldr	r2, [r7, #0]
 8007ff0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	689b      	ldr	r3, [r3, #8]
 8007ff6:	2b10      	cmp	r3, #16
 8007ff8:	d108      	bne.n	800800c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	687a      	ldr	r2, [r7, #4]
 8008000:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8008002:	68fb      	ldr	r3, [r7, #12]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	68ba      	ldr	r2, [r7, #8]
 8008008:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800800a:	e007      	b.n	800801c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	68ba      	ldr	r2, [r7, #8]
 8008012:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	687a      	ldr	r2, [r7, #4]
 800801a:	60da      	str	r2, [r3, #12]
}
 800801c:	bf00      	nop
 800801e:	3714      	adds	r7, #20
 8008020:	46bd      	mov	sp, r7
 8008022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008026:	4770      	bx	lr

08008028 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8008028:	b480      	push	{r7}
 800802a:	b085      	sub	sp, #20
 800802c:	af00      	add	r7, sp, #0
 800802e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	461a      	mov	r2, r3
 8008036:	4b17      	ldr	r3, [pc, #92]	; (8008094 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8008038:	429a      	cmp	r2, r3
 800803a:	d80a      	bhi.n	8008052 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008040:	089b      	lsrs	r3, r3, #2
 8008042:	009b      	lsls	r3, r3, #2
 8008044:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008048:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 800804c:	687a      	ldr	r2, [r7, #4]
 800804e:	6493      	str	r3, [r2, #72]	; 0x48
 8008050:	e007      	b.n	8008062 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008056:	089b      	lsrs	r3, r3, #2
 8008058:	009a      	lsls	r2, r3, #2
 800805a:	4b0f      	ldr	r3, [pc, #60]	; (8008098 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800805c:	4413      	add	r3, r2
 800805e:	687a      	ldr	r2, [r7, #4]
 8008060:	6493      	str	r3, [r2, #72]	; 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	681b      	ldr	r3, [r3, #0]
 8008066:	b2db      	uxtb	r3, r3
 8008068:	3b08      	subs	r3, #8
 800806a:	4a0c      	ldr	r2, [pc, #48]	; (800809c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800806c:	fba2 2303 	umull	r2, r3, r2, r3
 8008070:	091b      	lsrs	r3, r3, #4
 8008072:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	4a0a      	ldr	r2, [pc, #40]	; (80080a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8008078:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	f003 031f 	and.w	r3, r3, #31
 8008080:	2201      	movs	r2, #1
 8008082:	409a      	lsls	r2, r3
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	651a      	str	r2, [r3, #80]	; 0x50
}
 8008088:	bf00      	nop
 800808a:	3714      	adds	r7, #20
 800808c:	46bd      	mov	sp, r7
 800808e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008092:	4770      	bx	lr
 8008094:	40020407 	.word	0x40020407
 8008098:	4002081c 	.word	0x4002081c
 800809c:	cccccccd 	.word	0xcccccccd
 80080a0:	40020880 	.word	0x40020880

080080a4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80080a4:	b480      	push	{r7}
 80080a6:	b085      	sub	sp, #20
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	685b      	ldr	r3, [r3, #4]
 80080b0:	b2db      	uxtb	r3, r3
 80080b2:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80080b4:	68fa      	ldr	r2, [r7, #12]
 80080b6:	4b0b      	ldr	r3, [pc, #44]	; (80080e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80080b8:	4413      	add	r3, r2
 80080ba:	009b      	lsls	r3, r3, #2
 80080bc:	461a      	mov	r2, r3
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	4a08      	ldr	r2, [pc, #32]	; (80080e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80080c6:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	3b01      	subs	r3, #1
 80080cc:	f003 0303 	and.w	r3, r3, #3
 80080d0:	2201      	movs	r2, #1
 80080d2:	409a      	lsls	r2, r3
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80080d8:	bf00      	nop
 80080da:	3714      	adds	r7, #20
 80080dc:	46bd      	mov	sp, r7
 80080de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e2:	4770      	bx	lr
 80080e4:	1000823f 	.word	0x1000823f
 80080e8:	40020940 	.word	0x40020940

080080ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80080ec:	b480      	push	{r7}
 80080ee:	b087      	sub	sp, #28
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	6078      	str	r0, [r7, #4]
 80080f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80080f6:	2300      	movs	r3, #0
 80080f8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80080fa:	e166      	b.n	80083ca <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80080fc:	683b      	ldr	r3, [r7, #0]
 80080fe:	681a      	ldr	r2, [r3, #0]
 8008100:	2101      	movs	r1, #1
 8008102:	697b      	ldr	r3, [r7, #20]
 8008104:	fa01 f303 	lsl.w	r3, r1, r3
 8008108:	4013      	ands	r3, r2
 800810a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	2b00      	cmp	r3, #0
 8008110:	f000 8158 	beq.w	80083c4 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8008114:	683b      	ldr	r3, [r7, #0]
 8008116:	685b      	ldr	r3, [r3, #4]
 8008118:	f003 0303 	and.w	r3, r3, #3
 800811c:	2b01      	cmp	r3, #1
 800811e:	d005      	beq.n	800812c <HAL_GPIO_Init+0x40>
 8008120:	683b      	ldr	r3, [r7, #0]
 8008122:	685b      	ldr	r3, [r3, #4]
 8008124:	f003 0303 	and.w	r3, r3, #3
 8008128:	2b02      	cmp	r3, #2
 800812a:	d130      	bne.n	800818e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	689b      	ldr	r3, [r3, #8]
 8008130:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8008132:	697b      	ldr	r3, [r7, #20]
 8008134:	005b      	lsls	r3, r3, #1
 8008136:	2203      	movs	r2, #3
 8008138:	fa02 f303 	lsl.w	r3, r2, r3
 800813c:	43db      	mvns	r3, r3
 800813e:	693a      	ldr	r2, [r7, #16]
 8008140:	4013      	ands	r3, r2
 8008142:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8008144:	683b      	ldr	r3, [r7, #0]
 8008146:	68da      	ldr	r2, [r3, #12]
 8008148:	697b      	ldr	r3, [r7, #20]
 800814a:	005b      	lsls	r3, r3, #1
 800814c:	fa02 f303 	lsl.w	r3, r2, r3
 8008150:	693a      	ldr	r2, [r7, #16]
 8008152:	4313      	orrs	r3, r2
 8008154:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	693a      	ldr	r2, [r7, #16]
 800815a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	685b      	ldr	r3, [r3, #4]
 8008160:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8008162:	2201      	movs	r2, #1
 8008164:	697b      	ldr	r3, [r7, #20]
 8008166:	fa02 f303 	lsl.w	r3, r2, r3
 800816a:	43db      	mvns	r3, r3
 800816c:	693a      	ldr	r2, [r7, #16]
 800816e:	4013      	ands	r3, r2
 8008170:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8008172:	683b      	ldr	r3, [r7, #0]
 8008174:	685b      	ldr	r3, [r3, #4]
 8008176:	091b      	lsrs	r3, r3, #4
 8008178:	f003 0201 	and.w	r2, r3, #1
 800817c:	697b      	ldr	r3, [r7, #20]
 800817e:	fa02 f303 	lsl.w	r3, r2, r3
 8008182:	693a      	ldr	r2, [r7, #16]
 8008184:	4313      	orrs	r3, r2
 8008186:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	693a      	ldr	r2, [r7, #16]
 800818c:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800818e:	683b      	ldr	r3, [r7, #0]
 8008190:	685b      	ldr	r3, [r3, #4]
 8008192:	f003 0303 	and.w	r3, r3, #3
 8008196:	2b03      	cmp	r3, #3
 8008198:	d017      	beq.n	80081ca <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	68db      	ldr	r3, [r3, #12]
 800819e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80081a0:	697b      	ldr	r3, [r7, #20]
 80081a2:	005b      	lsls	r3, r3, #1
 80081a4:	2203      	movs	r2, #3
 80081a6:	fa02 f303 	lsl.w	r3, r2, r3
 80081aa:	43db      	mvns	r3, r3
 80081ac:	693a      	ldr	r2, [r7, #16]
 80081ae:	4013      	ands	r3, r2
 80081b0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80081b2:	683b      	ldr	r3, [r7, #0]
 80081b4:	689a      	ldr	r2, [r3, #8]
 80081b6:	697b      	ldr	r3, [r7, #20]
 80081b8:	005b      	lsls	r3, r3, #1
 80081ba:	fa02 f303 	lsl.w	r3, r2, r3
 80081be:	693a      	ldr	r2, [r7, #16]
 80081c0:	4313      	orrs	r3, r2
 80081c2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	693a      	ldr	r2, [r7, #16]
 80081c8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80081ca:	683b      	ldr	r3, [r7, #0]
 80081cc:	685b      	ldr	r3, [r3, #4]
 80081ce:	f003 0303 	and.w	r3, r3, #3
 80081d2:	2b02      	cmp	r3, #2
 80081d4:	d123      	bne.n	800821e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80081d6:	697b      	ldr	r3, [r7, #20]
 80081d8:	08da      	lsrs	r2, r3, #3
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	3208      	adds	r2, #8
 80081de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80081e2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80081e4:	697b      	ldr	r3, [r7, #20]
 80081e6:	f003 0307 	and.w	r3, r3, #7
 80081ea:	009b      	lsls	r3, r3, #2
 80081ec:	220f      	movs	r2, #15
 80081ee:	fa02 f303 	lsl.w	r3, r2, r3
 80081f2:	43db      	mvns	r3, r3
 80081f4:	693a      	ldr	r2, [r7, #16]
 80081f6:	4013      	ands	r3, r2
 80081f8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80081fa:	683b      	ldr	r3, [r7, #0]
 80081fc:	691a      	ldr	r2, [r3, #16]
 80081fe:	697b      	ldr	r3, [r7, #20]
 8008200:	f003 0307 	and.w	r3, r3, #7
 8008204:	009b      	lsls	r3, r3, #2
 8008206:	fa02 f303 	lsl.w	r3, r2, r3
 800820a:	693a      	ldr	r2, [r7, #16]
 800820c:	4313      	orrs	r3, r2
 800820e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8008210:	697b      	ldr	r3, [r7, #20]
 8008212:	08da      	lsrs	r2, r3, #3
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	3208      	adds	r2, #8
 8008218:	6939      	ldr	r1, [r7, #16]
 800821a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8008224:	697b      	ldr	r3, [r7, #20]
 8008226:	005b      	lsls	r3, r3, #1
 8008228:	2203      	movs	r2, #3
 800822a:	fa02 f303 	lsl.w	r3, r2, r3
 800822e:	43db      	mvns	r3, r3
 8008230:	693a      	ldr	r2, [r7, #16]
 8008232:	4013      	ands	r3, r2
 8008234:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8008236:	683b      	ldr	r3, [r7, #0]
 8008238:	685b      	ldr	r3, [r3, #4]
 800823a:	f003 0203 	and.w	r2, r3, #3
 800823e:	697b      	ldr	r3, [r7, #20]
 8008240:	005b      	lsls	r3, r3, #1
 8008242:	fa02 f303 	lsl.w	r3, r2, r3
 8008246:	693a      	ldr	r2, [r7, #16]
 8008248:	4313      	orrs	r3, r2
 800824a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	693a      	ldr	r2, [r7, #16]
 8008250:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8008252:	683b      	ldr	r3, [r7, #0]
 8008254:	685b      	ldr	r3, [r3, #4]
 8008256:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800825a:	2b00      	cmp	r3, #0
 800825c:	f000 80b2 	beq.w	80083c4 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008260:	4b61      	ldr	r3, [pc, #388]	; (80083e8 <HAL_GPIO_Init+0x2fc>)
 8008262:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008264:	4a60      	ldr	r2, [pc, #384]	; (80083e8 <HAL_GPIO_Init+0x2fc>)
 8008266:	f043 0301 	orr.w	r3, r3, #1
 800826a:	6613      	str	r3, [r2, #96]	; 0x60
 800826c:	4b5e      	ldr	r3, [pc, #376]	; (80083e8 <HAL_GPIO_Init+0x2fc>)
 800826e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008270:	f003 0301 	and.w	r3, r3, #1
 8008274:	60bb      	str	r3, [r7, #8]
 8008276:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8008278:	4a5c      	ldr	r2, [pc, #368]	; (80083ec <HAL_GPIO_Init+0x300>)
 800827a:	697b      	ldr	r3, [r7, #20]
 800827c:	089b      	lsrs	r3, r3, #2
 800827e:	3302      	adds	r3, #2
 8008280:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008284:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8008286:	697b      	ldr	r3, [r7, #20]
 8008288:	f003 0303 	and.w	r3, r3, #3
 800828c:	009b      	lsls	r3, r3, #2
 800828e:	220f      	movs	r2, #15
 8008290:	fa02 f303 	lsl.w	r3, r2, r3
 8008294:	43db      	mvns	r3, r3
 8008296:	693a      	ldr	r2, [r7, #16]
 8008298:	4013      	ands	r3, r2
 800829a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80082a2:	d02b      	beq.n	80082fc <HAL_GPIO_Init+0x210>
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	4a52      	ldr	r2, [pc, #328]	; (80083f0 <HAL_GPIO_Init+0x304>)
 80082a8:	4293      	cmp	r3, r2
 80082aa:	d025      	beq.n	80082f8 <HAL_GPIO_Init+0x20c>
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	4a51      	ldr	r2, [pc, #324]	; (80083f4 <HAL_GPIO_Init+0x308>)
 80082b0:	4293      	cmp	r3, r2
 80082b2:	d01f      	beq.n	80082f4 <HAL_GPIO_Init+0x208>
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	4a50      	ldr	r2, [pc, #320]	; (80083f8 <HAL_GPIO_Init+0x30c>)
 80082b8:	4293      	cmp	r3, r2
 80082ba:	d019      	beq.n	80082f0 <HAL_GPIO_Init+0x204>
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	4a4f      	ldr	r2, [pc, #316]	; (80083fc <HAL_GPIO_Init+0x310>)
 80082c0:	4293      	cmp	r3, r2
 80082c2:	d013      	beq.n	80082ec <HAL_GPIO_Init+0x200>
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	4a4e      	ldr	r2, [pc, #312]	; (8008400 <HAL_GPIO_Init+0x314>)
 80082c8:	4293      	cmp	r3, r2
 80082ca:	d00d      	beq.n	80082e8 <HAL_GPIO_Init+0x1fc>
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	4a4d      	ldr	r2, [pc, #308]	; (8008404 <HAL_GPIO_Init+0x318>)
 80082d0:	4293      	cmp	r3, r2
 80082d2:	d007      	beq.n	80082e4 <HAL_GPIO_Init+0x1f8>
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	4a4c      	ldr	r2, [pc, #304]	; (8008408 <HAL_GPIO_Init+0x31c>)
 80082d8:	4293      	cmp	r3, r2
 80082da:	d101      	bne.n	80082e0 <HAL_GPIO_Init+0x1f4>
 80082dc:	2307      	movs	r3, #7
 80082de:	e00e      	b.n	80082fe <HAL_GPIO_Init+0x212>
 80082e0:	2308      	movs	r3, #8
 80082e2:	e00c      	b.n	80082fe <HAL_GPIO_Init+0x212>
 80082e4:	2306      	movs	r3, #6
 80082e6:	e00a      	b.n	80082fe <HAL_GPIO_Init+0x212>
 80082e8:	2305      	movs	r3, #5
 80082ea:	e008      	b.n	80082fe <HAL_GPIO_Init+0x212>
 80082ec:	2304      	movs	r3, #4
 80082ee:	e006      	b.n	80082fe <HAL_GPIO_Init+0x212>
 80082f0:	2303      	movs	r3, #3
 80082f2:	e004      	b.n	80082fe <HAL_GPIO_Init+0x212>
 80082f4:	2302      	movs	r3, #2
 80082f6:	e002      	b.n	80082fe <HAL_GPIO_Init+0x212>
 80082f8:	2301      	movs	r3, #1
 80082fa:	e000      	b.n	80082fe <HAL_GPIO_Init+0x212>
 80082fc:	2300      	movs	r3, #0
 80082fe:	697a      	ldr	r2, [r7, #20]
 8008300:	f002 0203 	and.w	r2, r2, #3
 8008304:	0092      	lsls	r2, r2, #2
 8008306:	4093      	lsls	r3, r2
 8008308:	693a      	ldr	r2, [r7, #16]
 800830a:	4313      	orrs	r3, r2
 800830c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800830e:	4937      	ldr	r1, [pc, #220]	; (80083ec <HAL_GPIO_Init+0x300>)
 8008310:	697b      	ldr	r3, [r7, #20]
 8008312:	089b      	lsrs	r3, r3, #2
 8008314:	3302      	adds	r3, #2
 8008316:	693a      	ldr	r2, [r7, #16]
 8008318:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800831c:	4b3b      	ldr	r3, [pc, #236]	; (800840c <HAL_GPIO_Init+0x320>)
 800831e:	689b      	ldr	r3, [r3, #8]
 8008320:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	43db      	mvns	r3, r3
 8008326:	693a      	ldr	r2, [r7, #16]
 8008328:	4013      	ands	r3, r2
 800832a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800832c:	683b      	ldr	r3, [r7, #0]
 800832e:	685b      	ldr	r3, [r3, #4]
 8008330:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008334:	2b00      	cmp	r3, #0
 8008336:	d003      	beq.n	8008340 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8008338:	693a      	ldr	r2, [r7, #16]
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	4313      	orrs	r3, r2
 800833e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8008340:	4a32      	ldr	r2, [pc, #200]	; (800840c <HAL_GPIO_Init+0x320>)
 8008342:	693b      	ldr	r3, [r7, #16]
 8008344:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8008346:	4b31      	ldr	r3, [pc, #196]	; (800840c <HAL_GPIO_Init+0x320>)
 8008348:	68db      	ldr	r3, [r3, #12]
 800834a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	43db      	mvns	r3, r3
 8008350:	693a      	ldr	r2, [r7, #16]
 8008352:	4013      	ands	r3, r2
 8008354:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8008356:	683b      	ldr	r3, [r7, #0]
 8008358:	685b      	ldr	r3, [r3, #4]
 800835a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800835e:	2b00      	cmp	r3, #0
 8008360:	d003      	beq.n	800836a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8008362:	693a      	ldr	r2, [r7, #16]
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	4313      	orrs	r3, r2
 8008368:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800836a:	4a28      	ldr	r2, [pc, #160]	; (800840c <HAL_GPIO_Init+0x320>)
 800836c:	693b      	ldr	r3, [r7, #16]
 800836e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8008370:	4b26      	ldr	r3, [pc, #152]	; (800840c <HAL_GPIO_Init+0x320>)
 8008372:	685b      	ldr	r3, [r3, #4]
 8008374:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	43db      	mvns	r3, r3
 800837a:	693a      	ldr	r2, [r7, #16]
 800837c:	4013      	ands	r3, r2
 800837e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8008380:	683b      	ldr	r3, [r7, #0]
 8008382:	685b      	ldr	r3, [r3, #4]
 8008384:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008388:	2b00      	cmp	r3, #0
 800838a:	d003      	beq.n	8008394 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 800838c:	693a      	ldr	r2, [r7, #16]
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	4313      	orrs	r3, r2
 8008392:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8008394:	4a1d      	ldr	r2, [pc, #116]	; (800840c <HAL_GPIO_Init+0x320>)
 8008396:	693b      	ldr	r3, [r7, #16]
 8008398:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800839a:	4b1c      	ldr	r3, [pc, #112]	; (800840c <HAL_GPIO_Init+0x320>)
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	43db      	mvns	r3, r3
 80083a4:	693a      	ldr	r2, [r7, #16]
 80083a6:	4013      	ands	r3, r2
 80083a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80083aa:	683b      	ldr	r3, [r7, #0]
 80083ac:	685b      	ldr	r3, [r3, #4]
 80083ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d003      	beq.n	80083be <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80083b6:	693a      	ldr	r2, [r7, #16]
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	4313      	orrs	r3, r2
 80083bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80083be:	4a13      	ldr	r2, [pc, #76]	; (800840c <HAL_GPIO_Init+0x320>)
 80083c0:	693b      	ldr	r3, [r7, #16]
 80083c2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80083c4:	697b      	ldr	r3, [r7, #20]
 80083c6:	3301      	adds	r3, #1
 80083c8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80083ca:	683b      	ldr	r3, [r7, #0]
 80083cc:	681a      	ldr	r2, [r3, #0]
 80083ce:	697b      	ldr	r3, [r7, #20]
 80083d0:	fa22 f303 	lsr.w	r3, r2, r3
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	f47f ae91 	bne.w	80080fc <HAL_GPIO_Init+0x10>
  }
}
 80083da:	bf00      	nop
 80083dc:	bf00      	nop
 80083de:	371c      	adds	r7, #28
 80083e0:	46bd      	mov	sp, r7
 80083e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e6:	4770      	bx	lr
 80083e8:	40021000 	.word	0x40021000
 80083ec:	40010000 	.word	0x40010000
 80083f0:	48000400 	.word	0x48000400
 80083f4:	48000800 	.word	0x48000800
 80083f8:	48000c00 	.word	0x48000c00
 80083fc:	48001000 	.word	0x48001000
 8008400:	48001400 	.word	0x48001400
 8008404:	48001800 	.word	0x48001800
 8008408:	48001c00 	.word	0x48001c00
 800840c:	40010400 	.word	0x40010400

08008410 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008410:	b480      	push	{r7}
 8008412:	b085      	sub	sp, #20
 8008414:	af00      	add	r7, sp, #0
 8008416:	6078      	str	r0, [r7, #4]
 8008418:	460b      	mov	r3, r1
 800841a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	691a      	ldr	r2, [r3, #16]
 8008420:	887b      	ldrh	r3, [r7, #2]
 8008422:	4013      	ands	r3, r2
 8008424:	2b00      	cmp	r3, #0
 8008426:	d002      	beq.n	800842e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008428:	2301      	movs	r3, #1
 800842a:	73fb      	strb	r3, [r7, #15]
 800842c:	e001      	b.n	8008432 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800842e:	2300      	movs	r3, #0
 8008430:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008432:	7bfb      	ldrb	r3, [r7, #15]
}
 8008434:	4618      	mov	r0, r3
 8008436:	3714      	adds	r7, #20
 8008438:	46bd      	mov	sp, r7
 800843a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843e:	4770      	bx	lr

08008440 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008440:	b480      	push	{r7}
 8008442:	b083      	sub	sp, #12
 8008444:	af00      	add	r7, sp, #0
 8008446:	6078      	str	r0, [r7, #4]
 8008448:	460b      	mov	r3, r1
 800844a:	807b      	strh	r3, [r7, #2]
 800844c:	4613      	mov	r3, r2
 800844e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008450:	787b      	ldrb	r3, [r7, #1]
 8008452:	2b00      	cmp	r3, #0
 8008454:	d003      	beq.n	800845e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8008456:	887a      	ldrh	r2, [r7, #2]
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800845c:	e002      	b.n	8008464 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800845e:	887a      	ldrh	r2, [r7, #2]
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	629a      	str	r2, [r3, #40]	; 0x28
}
 8008464:	bf00      	nop
 8008466:	370c      	adds	r7, #12
 8008468:	46bd      	mov	sp, r7
 800846a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800846e:	4770      	bx	lr

08008470 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8008470:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008472:	b08f      	sub	sp, #60	; 0x3c
 8008474:	af0a      	add	r7, sp, #40	; 0x28
 8008476:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2b00      	cmp	r3, #0
 800847c:	d101      	bne.n	8008482 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800847e:	2301      	movs	r3, #1
 8008480:	e116      	b.n	80086b0 <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 800848e:	b2db      	uxtb	r3, r3
 8008490:	2b00      	cmp	r3, #0
 8008492:	d106      	bne.n	80084a2 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	2200      	movs	r2, #0
 8008498:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800849c:	6878      	ldr	r0, [r7, #4]
 800849e:	f00a fd61 	bl	8012f64 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	2203      	movs	r2, #3
 80084a6:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80084aa:	68bb      	ldr	r3, [r7, #8]
 80084ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80084ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d102      	bne.n	80084bc <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	2200      	movs	r2, #0
 80084ba:	611a      	str	r2, [r3, #16]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	4618      	mov	r0, r3
 80084c2:	f004 fe34 	bl	800d12e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	603b      	str	r3, [r7, #0]
 80084cc:	687e      	ldr	r6, [r7, #4]
 80084ce:	466d      	mov	r5, sp
 80084d0:	f106 0410 	add.w	r4, r6, #16
 80084d4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80084d6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80084d8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80084da:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80084dc:	e894 0003 	ldmia.w	r4, {r0, r1}
 80084e0:	e885 0003 	stmia.w	r5, {r0, r1}
 80084e4:	1d33      	adds	r3, r6, #4
 80084e6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80084e8:	6838      	ldr	r0, [r7, #0]
 80084ea:	f004 fd47 	bl	800cf7c <USB_CoreInit>
 80084ee:	4603      	mov	r3, r0
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d005      	beq.n	8008500 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	2202      	movs	r2, #2
 80084f8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80084fc:	2301      	movs	r3, #1
 80084fe:	e0d7      	b.n	80086b0 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	2100      	movs	r1, #0
 8008506:	4618      	mov	r0, r3
 8008508:	f004 fe22 	bl	800d150 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800850c:	2300      	movs	r3, #0
 800850e:	73fb      	strb	r3, [r7, #15]
 8008510:	e04a      	b.n	80085a8 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8008512:	7bfa      	ldrb	r2, [r7, #15]
 8008514:	6879      	ldr	r1, [r7, #4]
 8008516:	4613      	mov	r3, r2
 8008518:	00db      	lsls	r3, r3, #3
 800851a:	4413      	add	r3, r2
 800851c:	009b      	lsls	r3, r3, #2
 800851e:	440b      	add	r3, r1
 8008520:	333d      	adds	r3, #61	; 0x3d
 8008522:	2201      	movs	r2, #1
 8008524:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8008526:	7bfa      	ldrb	r2, [r7, #15]
 8008528:	6879      	ldr	r1, [r7, #4]
 800852a:	4613      	mov	r3, r2
 800852c:	00db      	lsls	r3, r3, #3
 800852e:	4413      	add	r3, r2
 8008530:	009b      	lsls	r3, r3, #2
 8008532:	440b      	add	r3, r1
 8008534:	333c      	adds	r3, #60	; 0x3c
 8008536:	7bfa      	ldrb	r2, [r7, #15]
 8008538:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800853a:	7bfa      	ldrb	r2, [r7, #15]
 800853c:	7bfb      	ldrb	r3, [r7, #15]
 800853e:	b298      	uxth	r0, r3
 8008540:	6879      	ldr	r1, [r7, #4]
 8008542:	4613      	mov	r3, r2
 8008544:	00db      	lsls	r3, r3, #3
 8008546:	4413      	add	r3, r2
 8008548:	009b      	lsls	r3, r3, #2
 800854a:	440b      	add	r3, r1
 800854c:	3344      	adds	r3, #68	; 0x44
 800854e:	4602      	mov	r2, r0
 8008550:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8008552:	7bfa      	ldrb	r2, [r7, #15]
 8008554:	6879      	ldr	r1, [r7, #4]
 8008556:	4613      	mov	r3, r2
 8008558:	00db      	lsls	r3, r3, #3
 800855a:	4413      	add	r3, r2
 800855c:	009b      	lsls	r3, r3, #2
 800855e:	440b      	add	r3, r1
 8008560:	3340      	adds	r3, #64	; 0x40
 8008562:	2200      	movs	r2, #0
 8008564:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8008566:	7bfa      	ldrb	r2, [r7, #15]
 8008568:	6879      	ldr	r1, [r7, #4]
 800856a:	4613      	mov	r3, r2
 800856c:	00db      	lsls	r3, r3, #3
 800856e:	4413      	add	r3, r2
 8008570:	009b      	lsls	r3, r3, #2
 8008572:	440b      	add	r3, r1
 8008574:	3348      	adds	r3, #72	; 0x48
 8008576:	2200      	movs	r2, #0
 8008578:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800857a:	7bfa      	ldrb	r2, [r7, #15]
 800857c:	6879      	ldr	r1, [r7, #4]
 800857e:	4613      	mov	r3, r2
 8008580:	00db      	lsls	r3, r3, #3
 8008582:	4413      	add	r3, r2
 8008584:	009b      	lsls	r3, r3, #2
 8008586:	440b      	add	r3, r1
 8008588:	334c      	adds	r3, #76	; 0x4c
 800858a:	2200      	movs	r2, #0
 800858c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800858e:	7bfa      	ldrb	r2, [r7, #15]
 8008590:	6879      	ldr	r1, [r7, #4]
 8008592:	4613      	mov	r3, r2
 8008594:	00db      	lsls	r3, r3, #3
 8008596:	4413      	add	r3, r2
 8008598:	009b      	lsls	r3, r3, #2
 800859a:	440b      	add	r3, r1
 800859c:	3354      	adds	r3, #84	; 0x54
 800859e:	2200      	movs	r2, #0
 80085a0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80085a2:	7bfb      	ldrb	r3, [r7, #15]
 80085a4:	3301      	adds	r3, #1
 80085a6:	73fb      	strb	r3, [r7, #15]
 80085a8:	7bfa      	ldrb	r2, [r7, #15]
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	685b      	ldr	r3, [r3, #4]
 80085ae:	429a      	cmp	r2, r3
 80085b0:	d3af      	bcc.n	8008512 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80085b2:	2300      	movs	r3, #0
 80085b4:	73fb      	strb	r3, [r7, #15]
 80085b6:	e044      	b.n	8008642 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80085b8:	7bfa      	ldrb	r2, [r7, #15]
 80085ba:	6879      	ldr	r1, [r7, #4]
 80085bc:	4613      	mov	r3, r2
 80085be:	00db      	lsls	r3, r3, #3
 80085c0:	4413      	add	r3, r2
 80085c2:	009b      	lsls	r3, r3, #2
 80085c4:	440b      	add	r3, r1
 80085c6:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80085ca:	2200      	movs	r2, #0
 80085cc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80085ce:	7bfa      	ldrb	r2, [r7, #15]
 80085d0:	6879      	ldr	r1, [r7, #4]
 80085d2:	4613      	mov	r3, r2
 80085d4:	00db      	lsls	r3, r3, #3
 80085d6:	4413      	add	r3, r2
 80085d8:	009b      	lsls	r3, r3, #2
 80085da:	440b      	add	r3, r1
 80085dc:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80085e0:	7bfa      	ldrb	r2, [r7, #15]
 80085e2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80085e4:	7bfa      	ldrb	r2, [r7, #15]
 80085e6:	6879      	ldr	r1, [r7, #4]
 80085e8:	4613      	mov	r3, r2
 80085ea:	00db      	lsls	r3, r3, #3
 80085ec:	4413      	add	r3, r2
 80085ee:	009b      	lsls	r3, r3, #2
 80085f0:	440b      	add	r3, r1
 80085f2:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80085f6:	2200      	movs	r2, #0
 80085f8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80085fa:	7bfa      	ldrb	r2, [r7, #15]
 80085fc:	6879      	ldr	r1, [r7, #4]
 80085fe:	4613      	mov	r3, r2
 8008600:	00db      	lsls	r3, r3, #3
 8008602:	4413      	add	r3, r2
 8008604:	009b      	lsls	r3, r3, #2
 8008606:	440b      	add	r3, r1
 8008608:	f503 7322 	add.w	r3, r3, #648	; 0x288
 800860c:	2200      	movs	r2, #0
 800860e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8008610:	7bfa      	ldrb	r2, [r7, #15]
 8008612:	6879      	ldr	r1, [r7, #4]
 8008614:	4613      	mov	r3, r2
 8008616:	00db      	lsls	r3, r3, #3
 8008618:	4413      	add	r3, r2
 800861a:	009b      	lsls	r3, r3, #2
 800861c:	440b      	add	r3, r1
 800861e:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8008622:	2200      	movs	r2, #0
 8008624:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8008626:	7bfa      	ldrb	r2, [r7, #15]
 8008628:	6879      	ldr	r1, [r7, #4]
 800862a:	4613      	mov	r3, r2
 800862c:	00db      	lsls	r3, r3, #3
 800862e:	4413      	add	r3, r2
 8008630:	009b      	lsls	r3, r3, #2
 8008632:	440b      	add	r3, r1
 8008634:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8008638:	2200      	movs	r2, #0
 800863a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800863c:	7bfb      	ldrb	r3, [r7, #15]
 800863e:	3301      	adds	r3, #1
 8008640:	73fb      	strb	r3, [r7, #15]
 8008642:	7bfa      	ldrb	r2, [r7, #15]
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	685b      	ldr	r3, [r3, #4]
 8008648:	429a      	cmp	r2, r3
 800864a:	d3b5      	bcc.n	80085b8 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	603b      	str	r3, [r7, #0]
 8008652:	687e      	ldr	r6, [r7, #4]
 8008654:	466d      	mov	r5, sp
 8008656:	f106 0410 	add.w	r4, r6, #16
 800865a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800865c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800865e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008660:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008662:	e894 0003 	ldmia.w	r4, {r0, r1}
 8008666:	e885 0003 	stmia.w	r5, {r0, r1}
 800866a:	1d33      	adds	r3, r6, #4
 800866c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800866e:	6838      	ldr	r0, [r7, #0]
 8008670:	f004 fdba 	bl	800d1e8 <USB_DevInit>
 8008674:	4603      	mov	r3, r0
 8008676:	2b00      	cmp	r3, #0
 8008678:	d005      	beq.n	8008686 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	2202      	movs	r2, #2
 800867e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8008682:	2301      	movs	r3, #1
 8008684:	e014      	b.n	80086b0 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	2200      	movs	r2, #0
 800868a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	2201      	movs	r2, #1
 8008692:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800869a:	2b01      	cmp	r3, #1
 800869c:	d102      	bne.n	80086a4 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800869e:	6878      	ldr	r0, [r7, #4]
 80086a0:	f001 f882 	bl	80097a8 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	4618      	mov	r0, r3
 80086aa:	f005 fe42 	bl	800e332 <USB_DevDisconnect>

  return HAL_OK;
 80086ae:	2300      	movs	r3, #0
}
 80086b0:	4618      	mov	r0, r3
 80086b2:	3714      	adds	r7, #20
 80086b4:	46bd      	mov	sp, r7
 80086b6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080086b8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80086b8:	b580      	push	{r7, lr}
 80086ba:	b084      	sub	sp, #16
 80086bc:	af00      	add	r7, sp, #0
 80086be:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80086c0:	687b      	ldr	r3, [r7, #4]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80086cc:	2b01      	cmp	r3, #1
 80086ce:	d101      	bne.n	80086d4 <HAL_PCD_Start+0x1c>
 80086d0:	2302      	movs	r3, #2
 80086d2:	e01c      	b.n	800870e <HAL_PCD_Start+0x56>
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	2201      	movs	r2, #1
 80086d8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80086e0:	2b01      	cmp	r3, #1
 80086e2:	d105      	bne.n	80086f0 <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80086e8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	4618      	mov	r0, r3
 80086f6:	f004 fd09 	bl	800d10c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	4618      	mov	r0, r3
 8008700:	f005 fdf6 	bl	800e2f0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	2200      	movs	r2, #0
 8008708:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800870c:	2300      	movs	r3, #0
}
 800870e:	4618      	mov	r0, r3
 8008710:	3710      	adds	r7, #16
 8008712:	46bd      	mov	sp, r7
 8008714:	bd80      	pop	{r7, pc}

08008716 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8008716:	b590      	push	{r4, r7, lr}
 8008718:	b08d      	sub	sp, #52	; 0x34
 800871a:	af00      	add	r7, sp, #0
 800871c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008724:	6a3b      	ldr	r3, [r7, #32]
 8008726:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	4618      	mov	r0, r3
 800872e:	f005 feb4 	bl	800e49a <USB_GetMode>
 8008732:	4603      	mov	r3, r0
 8008734:	2b00      	cmp	r3, #0
 8008736:	f040 847e 	bne.w	8009036 <HAL_PCD_IRQHandler+0x920>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	4618      	mov	r0, r3
 8008740:	f005 fe18 	bl	800e374 <USB_ReadInterrupts>
 8008744:	4603      	mov	r3, r0
 8008746:	2b00      	cmp	r3, #0
 8008748:	f000 8474 	beq.w	8009034 <HAL_PCD_IRQHandler+0x91e>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800874c:	69fb      	ldr	r3, [r7, #28]
 800874e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008752:	689b      	ldr	r3, [r3, #8]
 8008754:	0a1b      	lsrs	r3, r3, #8
 8008756:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	4618      	mov	r0, r3
 8008766:	f005 fe05 	bl	800e374 <USB_ReadInterrupts>
 800876a:	4603      	mov	r3, r0
 800876c:	f003 0302 	and.w	r3, r3, #2
 8008770:	2b02      	cmp	r3, #2
 8008772:	d107      	bne.n	8008784 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	695a      	ldr	r2, [r3, #20]
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	f002 0202 	and.w	r2, r2, #2
 8008782:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	4618      	mov	r0, r3
 800878a:	f005 fdf3 	bl	800e374 <USB_ReadInterrupts>
 800878e:	4603      	mov	r3, r0
 8008790:	f003 0310 	and.w	r3, r3, #16
 8008794:	2b10      	cmp	r3, #16
 8008796:	d161      	bne.n	800885c <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	699a      	ldr	r2, [r3, #24]
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	f022 0210 	bic.w	r2, r2, #16
 80087a6:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80087a8:	6a3b      	ldr	r3, [r7, #32]
 80087aa:	6a1b      	ldr	r3, [r3, #32]
 80087ac:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80087ae:	69bb      	ldr	r3, [r7, #24]
 80087b0:	f003 020f 	and.w	r2, r3, #15
 80087b4:	4613      	mov	r3, r2
 80087b6:	00db      	lsls	r3, r3, #3
 80087b8:	4413      	add	r3, r2
 80087ba:	009b      	lsls	r3, r3, #2
 80087bc:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80087c0:	687a      	ldr	r2, [r7, #4]
 80087c2:	4413      	add	r3, r2
 80087c4:	3304      	adds	r3, #4
 80087c6:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80087c8:	69bb      	ldr	r3, [r7, #24]
 80087ca:	0c5b      	lsrs	r3, r3, #17
 80087cc:	f003 030f 	and.w	r3, r3, #15
 80087d0:	2b02      	cmp	r3, #2
 80087d2:	d124      	bne.n	800881e <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80087d4:	69ba      	ldr	r2, [r7, #24]
 80087d6:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80087da:	4013      	ands	r3, r2
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d035      	beq.n	800884c <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80087e0:	697b      	ldr	r3, [r7, #20]
 80087e2:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80087e4:	69bb      	ldr	r3, [r7, #24]
 80087e6:	091b      	lsrs	r3, r3, #4
 80087e8:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80087ea:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80087ee:	b29b      	uxth	r3, r3
 80087f0:	461a      	mov	r2, r3
 80087f2:	6a38      	ldr	r0, [r7, #32]
 80087f4:	f005 fc2a 	bl	800e04c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80087f8:	697b      	ldr	r3, [r7, #20]
 80087fa:	691a      	ldr	r2, [r3, #16]
 80087fc:	69bb      	ldr	r3, [r7, #24]
 80087fe:	091b      	lsrs	r3, r3, #4
 8008800:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008804:	441a      	add	r2, r3
 8008806:	697b      	ldr	r3, [r7, #20]
 8008808:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800880a:	697b      	ldr	r3, [r7, #20]
 800880c:	6a1a      	ldr	r2, [r3, #32]
 800880e:	69bb      	ldr	r3, [r7, #24]
 8008810:	091b      	lsrs	r3, r3, #4
 8008812:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008816:	441a      	add	r2, r3
 8008818:	697b      	ldr	r3, [r7, #20]
 800881a:	621a      	str	r2, [r3, #32]
 800881c:	e016      	b.n	800884c <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800881e:	69bb      	ldr	r3, [r7, #24]
 8008820:	0c5b      	lsrs	r3, r3, #17
 8008822:	f003 030f 	and.w	r3, r3, #15
 8008826:	2b06      	cmp	r3, #6
 8008828:	d110      	bne.n	800884c <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8008830:	2208      	movs	r2, #8
 8008832:	4619      	mov	r1, r3
 8008834:	6a38      	ldr	r0, [r7, #32]
 8008836:	f005 fc09 	bl	800e04c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800883a:	697b      	ldr	r3, [r7, #20]
 800883c:	6a1a      	ldr	r2, [r3, #32]
 800883e:	69bb      	ldr	r3, [r7, #24]
 8008840:	091b      	lsrs	r3, r3, #4
 8008842:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008846:	441a      	add	r2, r3
 8008848:	697b      	ldr	r3, [r7, #20]
 800884a:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	699a      	ldr	r2, [r3, #24]
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	f042 0210 	orr.w	r2, r2, #16
 800885a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	4618      	mov	r0, r3
 8008862:	f005 fd87 	bl	800e374 <USB_ReadInterrupts>
 8008866:	4603      	mov	r3, r0
 8008868:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800886c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8008870:	f040 80a7 	bne.w	80089c2 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8008874:	2300      	movs	r3, #0
 8008876:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	4618      	mov	r0, r3
 800887e:	f005 fd8c 	bl	800e39a <USB_ReadDevAllOutEpInterrupt>
 8008882:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8008884:	e099      	b.n	80089ba <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8008886:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008888:	f003 0301 	and.w	r3, r3, #1
 800888c:	2b00      	cmp	r3, #0
 800888e:	f000 808e 	beq.w	80089ae <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008898:	b2d2      	uxtb	r2, r2
 800889a:	4611      	mov	r1, r2
 800889c:	4618      	mov	r0, r3
 800889e:	f005 fdb0 	bl	800e402 <USB_ReadDevOutEPInterrupt>
 80088a2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80088a4:	693b      	ldr	r3, [r7, #16]
 80088a6:	f003 0301 	and.w	r3, r3, #1
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d00c      	beq.n	80088c8 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80088ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088b0:	015a      	lsls	r2, r3, #5
 80088b2:	69fb      	ldr	r3, [r7, #28]
 80088b4:	4413      	add	r3, r2
 80088b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088ba:	461a      	mov	r2, r3
 80088bc:	2301      	movs	r3, #1
 80088be:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80088c0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80088c2:	6878      	ldr	r0, [r7, #4]
 80088c4:	f000 fe96 	bl	80095f4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80088c8:	693b      	ldr	r3, [r7, #16]
 80088ca:	f003 0308 	and.w	r3, r3, #8
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d00c      	beq.n	80088ec <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80088d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088d4:	015a      	lsls	r2, r3, #5
 80088d6:	69fb      	ldr	r3, [r7, #28]
 80088d8:	4413      	add	r3, r2
 80088da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088de:	461a      	mov	r2, r3
 80088e0:	2308      	movs	r3, #8
 80088e2:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80088e4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80088e6:	6878      	ldr	r0, [r7, #4]
 80088e8:	f000 fed2 	bl	8009690 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80088ec:	693b      	ldr	r3, [r7, #16]
 80088ee:	f003 0310 	and.w	r3, r3, #16
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d008      	beq.n	8008908 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80088f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088f8:	015a      	lsls	r2, r3, #5
 80088fa:	69fb      	ldr	r3, [r7, #28]
 80088fc:	4413      	add	r3, r2
 80088fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008902:	461a      	mov	r2, r3
 8008904:	2310      	movs	r3, #16
 8008906:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8008908:	693b      	ldr	r3, [r7, #16]
 800890a:	f003 0302 	and.w	r3, r3, #2
 800890e:	2b00      	cmp	r3, #0
 8008910:	d030      	beq.n	8008974 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8008912:	6a3b      	ldr	r3, [r7, #32]
 8008914:	695b      	ldr	r3, [r3, #20]
 8008916:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800891a:	2b80      	cmp	r3, #128	; 0x80
 800891c:	d109      	bne.n	8008932 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800891e:	69fb      	ldr	r3, [r7, #28]
 8008920:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008924:	685b      	ldr	r3, [r3, #4]
 8008926:	69fa      	ldr	r2, [r7, #28]
 8008928:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800892c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008930:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8008932:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008934:	4613      	mov	r3, r2
 8008936:	00db      	lsls	r3, r3, #3
 8008938:	4413      	add	r3, r2
 800893a:	009b      	lsls	r3, r3, #2
 800893c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8008940:	687a      	ldr	r2, [r7, #4]
 8008942:	4413      	add	r3, r2
 8008944:	3304      	adds	r3, #4
 8008946:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8008948:	697b      	ldr	r3, [r7, #20]
 800894a:	78db      	ldrb	r3, [r3, #3]
 800894c:	2b01      	cmp	r3, #1
 800894e:	d108      	bne.n	8008962 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8008950:	697b      	ldr	r3, [r7, #20]
 8008952:	2200      	movs	r2, #0
 8008954:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8008956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008958:	b2db      	uxtb	r3, r3
 800895a:	4619      	mov	r1, r3
 800895c:	6878      	ldr	r0, [r7, #4]
 800895e:	f00a fc45 	bl	80131ec <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8008962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008964:	015a      	lsls	r2, r3, #5
 8008966:	69fb      	ldr	r3, [r7, #28]
 8008968:	4413      	add	r3, r2
 800896a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800896e:	461a      	mov	r2, r3
 8008970:	2302      	movs	r3, #2
 8008972:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8008974:	693b      	ldr	r3, [r7, #16]
 8008976:	f003 0320 	and.w	r3, r3, #32
 800897a:	2b00      	cmp	r3, #0
 800897c:	d008      	beq.n	8008990 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800897e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008980:	015a      	lsls	r2, r3, #5
 8008982:	69fb      	ldr	r3, [r7, #28]
 8008984:	4413      	add	r3, r2
 8008986:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800898a:	461a      	mov	r2, r3
 800898c:	2320      	movs	r3, #32
 800898e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8008990:	693b      	ldr	r3, [r7, #16]
 8008992:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008996:	2b00      	cmp	r3, #0
 8008998:	d009      	beq.n	80089ae <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800899a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800899c:	015a      	lsls	r2, r3, #5
 800899e:	69fb      	ldr	r3, [r7, #28]
 80089a0:	4413      	add	r3, r2
 80089a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089a6:	461a      	mov	r2, r3
 80089a8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80089ac:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80089ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089b0:	3301      	adds	r3, #1
 80089b2:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80089b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089b6:	085b      	lsrs	r3, r3, #1
 80089b8:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80089ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089bc:	2b00      	cmp	r3, #0
 80089be:	f47f af62 	bne.w	8008886 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	4618      	mov	r0, r3
 80089c8:	f005 fcd4 	bl	800e374 <USB_ReadInterrupts>
 80089cc:	4603      	mov	r3, r0
 80089ce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80089d2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80089d6:	f040 80a4 	bne.w	8008b22 <HAL_PCD_IRQHandler+0x40c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	4618      	mov	r0, r3
 80089e0:	f005 fcf5 	bl	800e3ce <USB_ReadDevAllInEpInterrupt>
 80089e4:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80089e6:	2300      	movs	r3, #0
 80089e8:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80089ea:	e096      	b.n	8008b1a <HAL_PCD_IRQHandler+0x404>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80089ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80089ee:	f003 0301 	and.w	r3, r3, #1
 80089f2:	2b00      	cmp	r3, #0
 80089f4:	f000 808b 	beq.w	8008b0e <HAL_PCD_IRQHandler+0x3f8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80089fe:	b2d2      	uxtb	r2, r2
 8008a00:	4611      	mov	r1, r2
 8008a02:	4618      	mov	r0, r3
 8008a04:	f005 fd1b 	bl	800e43e <USB_ReadDevInEPInterrupt>
 8008a08:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8008a0a:	693b      	ldr	r3, [r7, #16]
 8008a0c:	f003 0301 	and.w	r3, r3, #1
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d020      	beq.n	8008a56 <HAL_PCD_IRQHandler+0x340>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8008a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a16:	f003 030f 	and.w	r3, r3, #15
 8008a1a:	2201      	movs	r2, #1
 8008a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8008a20:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8008a22:	69fb      	ldr	r3, [r7, #28]
 8008a24:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a28:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	43db      	mvns	r3, r3
 8008a2e:	69f9      	ldr	r1, [r7, #28]
 8008a30:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008a34:	4013      	ands	r3, r2
 8008a36:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8008a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a3a:	015a      	lsls	r2, r3, #5
 8008a3c:	69fb      	ldr	r3, [r7, #28]
 8008a3e:	4413      	add	r3, r2
 8008a40:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a44:	461a      	mov	r2, r3
 8008a46:	2301      	movs	r3, #1
 8008a48:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8008a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a4c:	b2db      	uxtb	r3, r3
 8008a4e:	4619      	mov	r1, r3
 8008a50:	6878      	ldr	r0, [r7, #4]
 8008a52:	f00a fb36 	bl	80130c2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8008a56:	693b      	ldr	r3, [r7, #16]
 8008a58:	f003 0308 	and.w	r3, r3, #8
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d008      	beq.n	8008a72 <HAL_PCD_IRQHandler+0x35c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8008a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a62:	015a      	lsls	r2, r3, #5
 8008a64:	69fb      	ldr	r3, [r7, #28]
 8008a66:	4413      	add	r3, r2
 8008a68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a6c:	461a      	mov	r2, r3
 8008a6e:	2308      	movs	r3, #8
 8008a70:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8008a72:	693b      	ldr	r3, [r7, #16]
 8008a74:	f003 0310 	and.w	r3, r3, #16
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d008      	beq.n	8008a8e <HAL_PCD_IRQHandler+0x378>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8008a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a7e:	015a      	lsls	r2, r3, #5
 8008a80:	69fb      	ldr	r3, [r7, #28]
 8008a82:	4413      	add	r3, r2
 8008a84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a88:	461a      	mov	r2, r3
 8008a8a:	2310      	movs	r3, #16
 8008a8c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8008a8e:	693b      	ldr	r3, [r7, #16]
 8008a90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d008      	beq.n	8008aaa <HAL_PCD_IRQHandler+0x394>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8008a98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a9a:	015a      	lsls	r2, r3, #5
 8008a9c:	69fb      	ldr	r3, [r7, #28]
 8008a9e:	4413      	add	r3, r2
 8008aa0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008aa4:	461a      	mov	r2, r3
 8008aa6:	2340      	movs	r3, #64	; 0x40
 8008aa8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8008aaa:	693b      	ldr	r3, [r7, #16]
 8008aac:	f003 0302 	and.w	r3, r3, #2
 8008ab0:	2b00      	cmp	r3, #0
 8008ab2:	d023      	beq.n	8008afc <HAL_PCD_IRQHandler+0x3e6>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8008ab4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008ab6:	6a38      	ldr	r0, [r7, #32]
 8008ab8:	f004 fce2 	bl	800d480 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8008abc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008abe:	4613      	mov	r3, r2
 8008ac0:	00db      	lsls	r3, r3, #3
 8008ac2:	4413      	add	r3, r2
 8008ac4:	009b      	lsls	r3, r3, #2
 8008ac6:	3338      	adds	r3, #56	; 0x38
 8008ac8:	687a      	ldr	r2, [r7, #4]
 8008aca:	4413      	add	r3, r2
 8008acc:	3304      	adds	r3, #4
 8008ace:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8008ad0:	697b      	ldr	r3, [r7, #20]
 8008ad2:	78db      	ldrb	r3, [r3, #3]
 8008ad4:	2b01      	cmp	r3, #1
 8008ad6:	d108      	bne.n	8008aea <HAL_PCD_IRQHandler+0x3d4>
            {
              ep->is_iso_incomplete = 0U;
 8008ad8:	697b      	ldr	r3, [r7, #20]
 8008ada:	2200      	movs	r2, #0
 8008adc:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8008ade:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ae0:	b2db      	uxtb	r3, r3
 8008ae2:	4619      	mov	r1, r3
 8008ae4:	6878      	ldr	r0, [r7, #4]
 8008ae6:	f00a fb93 	bl	8013210 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8008aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008aec:	015a      	lsls	r2, r3, #5
 8008aee:	69fb      	ldr	r3, [r7, #28]
 8008af0:	4413      	add	r3, r2
 8008af2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008af6:	461a      	mov	r2, r3
 8008af8:	2302      	movs	r3, #2
 8008afa:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8008afc:	693b      	ldr	r3, [r7, #16]
 8008afe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d003      	beq.n	8008b0e <HAL_PCD_IRQHandler+0x3f8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8008b06:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008b08:	6878      	ldr	r0, [r7, #4]
 8008b0a:	f000 fcea 	bl	80094e2 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8008b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b10:	3301      	adds	r3, #1
 8008b12:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8008b14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b16:	085b      	lsrs	r3, r3, #1
 8008b18:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8008b1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	f47f af65 	bne.w	80089ec <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	4618      	mov	r0, r3
 8008b28:	f005 fc24 	bl	800e374 <USB_ReadInterrupts>
 8008b2c:	4603      	mov	r3, r0
 8008b2e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008b32:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008b36:	d122      	bne.n	8008b7e <HAL_PCD_IRQHandler+0x468>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008b38:	69fb      	ldr	r3, [r7, #28]
 8008b3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b3e:	685b      	ldr	r3, [r3, #4]
 8008b40:	69fa      	ldr	r2, [r7, #28]
 8008b42:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008b46:	f023 0301 	bic.w	r3, r3, #1
 8008b4a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8008b52:	2b01      	cmp	r3, #1
 8008b54:	d108      	bne.n	8008b68 <HAL_PCD_IRQHandler+0x452>
      {
        hpcd->LPM_State = LPM_L0;
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	2200      	movs	r2, #0
 8008b5a:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8008b5e:	2100      	movs	r1, #0
 8008b60:	6878      	ldr	r0, [r7, #4]
 8008b62:	f00a fdc5 	bl	80136f0 <HAL_PCDEx_LPM_Callback>
 8008b66:	e002      	b.n	8008b6e <HAL_PCD_IRQHandler+0x458>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8008b68:	6878      	ldr	r0, [r7, #4]
 8008b6a:	f00a fb17 	bl	801319c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	695a      	ldr	r2, [r3, #20]
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8008b7c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	4618      	mov	r0, r3
 8008b84:	f005 fbf6 	bl	800e374 <USB_ReadInterrupts>
 8008b88:	4603      	mov	r3, r0
 8008b8a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008b8e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008b92:	d112      	bne.n	8008bba <HAL_PCD_IRQHandler+0x4a4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8008b94:	69fb      	ldr	r3, [r7, #28]
 8008b96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b9a:	689b      	ldr	r3, [r3, #8]
 8008b9c:	f003 0301 	and.w	r3, r3, #1
 8008ba0:	2b01      	cmp	r3, #1
 8008ba2:	d102      	bne.n	8008baa <HAL_PCD_IRQHandler+0x494>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8008ba4:	6878      	ldr	r0, [r7, #4]
 8008ba6:	f00a fad3 	bl	8013150 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	695a      	ldr	r2, [r3, #20]
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8008bb8:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	4618      	mov	r0, r3
 8008bc0:	f005 fbd8 	bl	800e374 <USB_ReadInterrupts>
 8008bc4:	4603      	mov	r3, r0
 8008bc6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008bca:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8008bce:	d121      	bne.n	8008c14 <HAL_PCD_IRQHandler+0x4fe>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	695a      	ldr	r2, [r3, #20]
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8008bde:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d111      	bne.n	8008c0e <HAL_PCD_IRQHandler+0x4f8>
      {
        hpcd->LPM_State = LPM_L1;
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	2201      	movs	r2, #1
 8008bee:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008bf8:	089b      	lsrs	r3, r3, #2
 8008bfa:	f003 020f 	and.w	r2, r3, #15
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8008c04:	2101      	movs	r1, #1
 8008c06:	6878      	ldr	r0, [r7, #4]
 8008c08:	f00a fd72 	bl	80136f0 <HAL_PCDEx_LPM_Callback>
 8008c0c:	e002      	b.n	8008c14 <HAL_PCD_IRQHandler+0x4fe>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8008c0e:	6878      	ldr	r0, [r7, #4]
 8008c10:	f00a fa9e 	bl	8013150 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	4618      	mov	r0, r3
 8008c1a:	f005 fbab 	bl	800e374 <USB_ReadInterrupts>
 8008c1e:	4603      	mov	r3, r0
 8008c20:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008c24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008c28:	f040 80b5 	bne.w	8008d96 <HAL_PCD_IRQHandler+0x680>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8008c2c:	69fb      	ldr	r3, [r7, #28]
 8008c2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c32:	685b      	ldr	r3, [r3, #4]
 8008c34:	69fa      	ldr	r2, [r7, #28]
 8008c36:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008c3a:	f023 0301 	bic.w	r3, r3, #1
 8008c3e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	2110      	movs	r1, #16
 8008c46:	4618      	mov	r0, r3
 8008c48:	f004 fc1a 	bl	800d480 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008c50:	e046      	b.n	8008ce0 <HAL_PCD_IRQHandler+0x5ca>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8008c52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c54:	015a      	lsls	r2, r3, #5
 8008c56:	69fb      	ldr	r3, [r7, #28]
 8008c58:	4413      	add	r3, r2
 8008c5a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c5e:	461a      	mov	r2, r3
 8008c60:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008c64:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008c66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c68:	015a      	lsls	r2, r3, #5
 8008c6a:	69fb      	ldr	r3, [r7, #28]
 8008c6c:	4413      	add	r3, r2
 8008c6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008c76:	0151      	lsls	r1, r2, #5
 8008c78:	69fa      	ldr	r2, [r7, #28]
 8008c7a:	440a      	add	r2, r1
 8008c7c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008c80:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008c84:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8008c86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c88:	015a      	lsls	r2, r3, #5
 8008c8a:	69fb      	ldr	r3, [r7, #28]
 8008c8c:	4413      	add	r3, r2
 8008c8e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c92:	461a      	mov	r2, r3
 8008c94:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008c98:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008c9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c9c:	015a      	lsls	r2, r3, #5
 8008c9e:	69fb      	ldr	r3, [r7, #28]
 8008ca0:	4413      	add	r3, r2
 8008ca2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008caa:	0151      	lsls	r1, r2, #5
 8008cac:	69fa      	ldr	r2, [r7, #28]
 8008cae:	440a      	add	r2, r1
 8008cb0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008cb4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008cb8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008cba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008cbc:	015a      	lsls	r2, r3, #5
 8008cbe:	69fb      	ldr	r3, [r7, #28]
 8008cc0:	4413      	add	r3, r2
 8008cc2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008cca:	0151      	lsls	r1, r2, #5
 8008ccc:	69fa      	ldr	r2, [r7, #28]
 8008cce:	440a      	add	r2, r1
 8008cd0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008cd4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008cd8:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008cda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008cdc:	3301      	adds	r3, #1
 8008cde:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	685b      	ldr	r3, [r3, #4]
 8008ce4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008ce6:	429a      	cmp	r2, r3
 8008ce8:	d3b3      	bcc.n	8008c52 <HAL_PCD_IRQHandler+0x53c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8008cea:	69fb      	ldr	r3, [r7, #28]
 8008cec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008cf0:	69db      	ldr	r3, [r3, #28]
 8008cf2:	69fa      	ldr	r2, [r7, #28]
 8008cf4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008cf8:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8008cfc:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d016      	beq.n	8008d34 <HAL_PCD_IRQHandler+0x61e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8008d06:	69fb      	ldr	r3, [r7, #28]
 8008d08:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d0c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008d10:	69fa      	ldr	r2, [r7, #28]
 8008d12:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008d16:	f043 030b 	orr.w	r3, r3, #11
 8008d1a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8008d1e:	69fb      	ldr	r3, [r7, #28]
 8008d20:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d26:	69fa      	ldr	r2, [r7, #28]
 8008d28:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008d2c:	f043 030b 	orr.w	r3, r3, #11
 8008d30:	6453      	str	r3, [r2, #68]	; 0x44
 8008d32:	e015      	b.n	8008d60 <HAL_PCD_IRQHandler+0x64a>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8008d34:	69fb      	ldr	r3, [r7, #28]
 8008d36:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d3a:	695b      	ldr	r3, [r3, #20]
 8008d3c:	69fa      	ldr	r2, [r7, #28]
 8008d3e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008d42:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8008d46:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8008d4a:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8008d4c:	69fb      	ldr	r3, [r7, #28]
 8008d4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d52:	691b      	ldr	r3, [r3, #16]
 8008d54:	69fa      	ldr	r2, [r7, #28]
 8008d56:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008d5a:	f043 030b 	orr.w	r3, r3, #11
 8008d5e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8008d60:	69fb      	ldr	r3, [r7, #28]
 8008d62:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	69fa      	ldr	r2, [r7, #28]
 8008d6a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008d6e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008d72:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681a      	ldr	r2, [r3, #0]
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8008d7e:	4619      	mov	r1, r3
 8008d80:	4610      	mov	r0, r2
 8008d82:	f005 fbbb 	bl	800e4fc <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	695a      	ldr	r2, [r3, #20]
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8008d94:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	f005 faea 	bl	800e374 <USB_ReadInterrupts>
 8008da0:	4603      	mov	r3, r0
 8008da2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008da6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008daa:	d124      	bne.n	8008df6 <HAL_PCD_IRQHandler+0x6e0>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	4618      	mov	r0, r3
 8008db2:	f005 fb80 	bl	800e4b6 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	4618      	mov	r0, r3
 8008dbc:	f004 fbdd 	bl	800d57a <USB_GetDevSpeed>
 8008dc0:	4603      	mov	r3, r0
 8008dc2:	461a      	mov	r2, r3
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681c      	ldr	r4, [r3, #0]
 8008dcc:	f001 fc92 	bl	800a6f4 <HAL_RCC_GetHCLKFreq>
 8008dd0:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8008dd6:	b2db      	uxtb	r3, r3
 8008dd8:	461a      	mov	r2, r3
 8008dda:	4620      	mov	r0, r4
 8008ddc:	f004 f8fa 	bl	800cfd4 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8008de0:	6878      	ldr	r0, [r7, #4]
 8008de2:	f00a f996 	bl	8013112 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	695a      	ldr	r2, [r3, #20]
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8008df4:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	4618      	mov	r0, r3
 8008dfc:	f005 faba 	bl	800e374 <USB_ReadInterrupts>
 8008e00:	4603      	mov	r3, r0
 8008e02:	f003 0308 	and.w	r3, r3, #8
 8008e06:	2b08      	cmp	r3, #8
 8008e08:	d10a      	bne.n	8008e20 <HAL_PCD_IRQHandler+0x70a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8008e0a:	6878      	ldr	r0, [r7, #4]
 8008e0c:	f00a f973 	bl	80130f6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	695a      	ldr	r2, [r3, #20]
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	f002 0208 	and.w	r2, r2, #8
 8008e1e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	4618      	mov	r0, r3
 8008e26:	f005 faa5 	bl	800e374 <USB_ReadInterrupts>
 8008e2a:	4603      	mov	r3, r0
 8008e2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e30:	2b80      	cmp	r3, #128	; 0x80
 8008e32:	d122      	bne.n	8008e7a <HAL_PCD_IRQHandler+0x764>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8008e34:	6a3b      	ldr	r3, [r7, #32]
 8008e36:	699b      	ldr	r3, [r3, #24]
 8008e38:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008e3c:	6a3b      	ldr	r3, [r7, #32]
 8008e3e:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008e40:	2301      	movs	r3, #1
 8008e42:	627b      	str	r3, [r7, #36]	; 0x24
 8008e44:	e014      	b.n	8008e70 <HAL_PCD_IRQHandler+0x75a>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8008e46:	6879      	ldr	r1, [r7, #4]
 8008e48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008e4a:	4613      	mov	r3, r2
 8008e4c:	00db      	lsls	r3, r3, #3
 8008e4e:	4413      	add	r3, r2
 8008e50:	009b      	lsls	r3, r3, #2
 8008e52:	440b      	add	r3, r1
 8008e54:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8008e58:	781b      	ldrb	r3, [r3, #0]
 8008e5a:	2b01      	cmp	r3, #1
 8008e5c:	d105      	bne.n	8008e6a <HAL_PCD_IRQHandler+0x754>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8008e5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e60:	b2db      	uxtb	r3, r3
 8008e62:	4619      	mov	r1, r3
 8008e64:	6878      	ldr	r0, [r7, #4]
 8008e66:	f000 fb0b 	bl	8009480 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008e6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e6c:	3301      	adds	r3, #1
 8008e6e:	627b      	str	r3, [r7, #36]	; 0x24
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	685b      	ldr	r3, [r3, #4]
 8008e74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008e76:	429a      	cmp	r2, r3
 8008e78:	d3e5      	bcc.n	8008e46 <HAL_PCD_IRQHandler+0x730>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	4618      	mov	r0, r3
 8008e80:	f005 fa78 	bl	800e374 <USB_ReadInterrupts>
 8008e84:	4603      	mov	r3, r0
 8008e86:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008e8a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008e8e:	d13b      	bne.n	8008f08 <HAL_PCD_IRQHandler+0x7f2>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008e90:	2301      	movs	r3, #1
 8008e92:	627b      	str	r3, [r7, #36]	; 0x24
 8008e94:	e02b      	b.n	8008eee <HAL_PCD_IRQHandler+0x7d8>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8008e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008e98:	015a      	lsls	r2, r3, #5
 8008e9a:	69fb      	ldr	r3, [r7, #28]
 8008e9c:	4413      	add	r3, r2
 8008e9e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8008ea6:	6879      	ldr	r1, [r7, #4]
 8008ea8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008eaa:	4613      	mov	r3, r2
 8008eac:	00db      	lsls	r3, r3, #3
 8008eae:	4413      	add	r3, r2
 8008eb0:	009b      	lsls	r3, r3, #2
 8008eb2:	440b      	add	r3, r1
 8008eb4:	3340      	adds	r3, #64	; 0x40
 8008eb6:	781b      	ldrb	r3, [r3, #0]
 8008eb8:	2b01      	cmp	r3, #1
 8008eba:	d115      	bne.n	8008ee8 <HAL_PCD_IRQHandler+0x7d2>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8008ebc:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	da12      	bge.n	8008ee8 <HAL_PCD_IRQHandler+0x7d2>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8008ec2:	6879      	ldr	r1, [r7, #4]
 8008ec4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008ec6:	4613      	mov	r3, r2
 8008ec8:	00db      	lsls	r3, r3, #3
 8008eca:	4413      	add	r3, r2
 8008ecc:	009b      	lsls	r3, r3, #2
 8008ece:	440b      	add	r3, r1
 8008ed0:	333f      	adds	r3, #63	; 0x3f
 8008ed2:	2201      	movs	r2, #1
 8008ed4:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8008ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ed8:	b2db      	uxtb	r3, r3
 8008eda:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008ede:	b2db      	uxtb	r3, r3
 8008ee0:	4619      	mov	r1, r3
 8008ee2:	6878      	ldr	r0, [r7, #4]
 8008ee4:	f000 facc 	bl	8009480 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008ee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008eea:	3301      	adds	r3, #1
 8008eec:	627b      	str	r3, [r7, #36]	; 0x24
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	685b      	ldr	r3, [r3, #4]
 8008ef2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008ef4:	429a      	cmp	r2, r3
 8008ef6:	d3ce      	bcc.n	8008e96 <HAL_PCD_IRQHandler+0x780>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	695a      	ldr	r2, [r3, #20]
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	681b      	ldr	r3, [r3, #0]
 8008f02:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8008f06:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	f005 fa31 	bl	800e374 <USB_ReadInterrupts>
 8008f12:	4603      	mov	r3, r0
 8008f14:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008f18:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8008f1c:	d155      	bne.n	8008fca <HAL_PCD_IRQHandler+0x8b4>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008f1e:	2301      	movs	r3, #1
 8008f20:	627b      	str	r3, [r7, #36]	; 0x24
 8008f22:	e045      	b.n	8008fb0 <HAL_PCD_IRQHandler+0x89a>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8008f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f26:	015a      	lsls	r2, r3, #5
 8008f28:	69fb      	ldr	r3, [r7, #28]
 8008f2a:	4413      	add	r3, r2
 8008f2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f30:	681b      	ldr	r3, [r3, #0]
 8008f32:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8008f34:	6879      	ldr	r1, [r7, #4]
 8008f36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008f38:	4613      	mov	r3, r2
 8008f3a:	00db      	lsls	r3, r3, #3
 8008f3c:	4413      	add	r3, r2
 8008f3e:	009b      	lsls	r3, r3, #2
 8008f40:	440b      	add	r3, r1
 8008f42:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8008f46:	781b      	ldrb	r3, [r3, #0]
 8008f48:	2b01      	cmp	r3, #1
 8008f4a:	d12e      	bne.n	8008faa <HAL_PCD_IRQHandler+0x894>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8008f4c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	da2b      	bge.n	8008faa <HAL_PCD_IRQHandler+0x894>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8008f52:	69bb      	ldr	r3, [r7, #24]
 8008f54:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8008f5e:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8008f62:	429a      	cmp	r2, r3
 8008f64:	d121      	bne.n	8008faa <HAL_PCD_IRQHandler+0x894>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8008f66:	6879      	ldr	r1, [r7, #4]
 8008f68:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008f6a:	4613      	mov	r3, r2
 8008f6c:	00db      	lsls	r3, r3, #3
 8008f6e:	4413      	add	r3, r2
 8008f70:	009b      	lsls	r3, r3, #2
 8008f72:	440b      	add	r3, r1
 8008f74:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8008f78:	2201      	movs	r2, #1
 8008f7a:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8008f7c:	6a3b      	ldr	r3, [r7, #32]
 8008f7e:	699b      	ldr	r3, [r3, #24]
 8008f80:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8008f84:	6a3b      	ldr	r3, [r7, #32]
 8008f86:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8008f88:	6a3b      	ldr	r3, [r7, #32]
 8008f8a:	695b      	ldr	r3, [r3, #20]
 8008f8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d10a      	bne.n	8008faa <HAL_PCD_IRQHandler+0x894>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8008f94:	69fb      	ldr	r3, [r7, #28]
 8008f96:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f9a:	685b      	ldr	r3, [r3, #4]
 8008f9c:	69fa      	ldr	r2, [r7, #28]
 8008f9e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008fa2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008fa6:	6053      	str	r3, [r2, #4]
            break;
 8008fa8:	e007      	b.n	8008fba <HAL_PCD_IRQHandler+0x8a4>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8008faa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fac:	3301      	adds	r3, #1
 8008fae:	627b      	str	r3, [r7, #36]	; 0x24
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	685b      	ldr	r3, [r3, #4]
 8008fb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008fb6:	429a      	cmp	r2, r3
 8008fb8:	d3b4      	bcc.n	8008f24 <HAL_PCD_IRQHandler+0x80e>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	695a      	ldr	r2, [r3, #20]
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8008fc8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	4618      	mov	r0, r3
 8008fd0:	f005 f9d0 	bl	800e374 <USB_ReadInterrupts>
 8008fd4:	4603      	mov	r3, r0
 8008fd6:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008fda:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008fde:	d10a      	bne.n	8008ff6 <HAL_PCD_IRQHandler+0x8e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8008fe0:	6878      	ldr	r0, [r7, #4]
 8008fe2:	f00a f927 	bl	8013234 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	695a      	ldr	r2, [r3, #20]
 8008fec:	687b      	ldr	r3, [r7, #4]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8008ff4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	4618      	mov	r0, r3
 8008ffc:	f005 f9ba 	bl	800e374 <USB_ReadInterrupts>
 8009000:	4603      	mov	r3, r0
 8009002:	f003 0304 	and.w	r3, r3, #4
 8009006:	2b04      	cmp	r3, #4
 8009008:	d115      	bne.n	8009036 <HAL_PCD_IRQHandler+0x920>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	685b      	ldr	r3, [r3, #4]
 8009010:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8009012:	69bb      	ldr	r3, [r7, #24]
 8009014:	f003 0304 	and.w	r3, r3, #4
 8009018:	2b00      	cmp	r3, #0
 800901a:	d002      	beq.n	8009022 <HAL_PCD_IRQHandler+0x90c>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800901c:	6878      	ldr	r0, [r7, #4]
 800901e:	f00a f917 	bl	8013250 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	6859      	ldr	r1, [r3, #4]
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	69ba      	ldr	r2, [r7, #24]
 800902e:	430a      	orrs	r2, r1
 8009030:	605a      	str	r2, [r3, #4]
 8009032:	e000      	b.n	8009036 <HAL_PCD_IRQHandler+0x920>
      return;
 8009034:	bf00      	nop
    }
  }
}
 8009036:	3734      	adds	r7, #52	; 0x34
 8009038:	46bd      	mov	sp, r7
 800903a:	bd90      	pop	{r4, r7, pc}

0800903c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800903c:	b580      	push	{r7, lr}
 800903e:	b082      	sub	sp, #8
 8009040:	af00      	add	r7, sp, #0
 8009042:	6078      	str	r0, [r7, #4]
 8009044:	460b      	mov	r3, r1
 8009046:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800904e:	2b01      	cmp	r3, #1
 8009050:	d101      	bne.n	8009056 <HAL_PCD_SetAddress+0x1a>
 8009052:	2302      	movs	r3, #2
 8009054:	e013      	b.n	800907e <HAL_PCD_SetAddress+0x42>
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	2201      	movs	r2, #1
 800905a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	78fa      	ldrb	r2, [r7, #3]
 8009062:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	78fa      	ldrb	r2, [r7, #3]
 800906c:	4611      	mov	r1, r2
 800906e:	4618      	mov	r0, r3
 8009070:	f005 f918 	bl	800e2a4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	2200      	movs	r2, #0
 8009078:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800907c:	2300      	movs	r3, #0
}
 800907e:	4618      	mov	r0, r3
 8009080:	3708      	adds	r7, #8
 8009082:	46bd      	mov	sp, r7
 8009084:	bd80      	pop	{r7, pc}

08009086 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8009086:	b580      	push	{r7, lr}
 8009088:	b084      	sub	sp, #16
 800908a:	af00      	add	r7, sp, #0
 800908c:	6078      	str	r0, [r7, #4]
 800908e:	4608      	mov	r0, r1
 8009090:	4611      	mov	r1, r2
 8009092:	461a      	mov	r2, r3
 8009094:	4603      	mov	r3, r0
 8009096:	70fb      	strb	r3, [r7, #3]
 8009098:	460b      	mov	r3, r1
 800909a:	803b      	strh	r3, [r7, #0]
 800909c:	4613      	mov	r3, r2
 800909e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80090a0:	2300      	movs	r3, #0
 80090a2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80090a4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	da0f      	bge.n	80090cc <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80090ac:	78fb      	ldrb	r3, [r7, #3]
 80090ae:	f003 020f 	and.w	r2, r3, #15
 80090b2:	4613      	mov	r3, r2
 80090b4:	00db      	lsls	r3, r3, #3
 80090b6:	4413      	add	r3, r2
 80090b8:	009b      	lsls	r3, r3, #2
 80090ba:	3338      	adds	r3, #56	; 0x38
 80090bc:	687a      	ldr	r2, [r7, #4]
 80090be:	4413      	add	r3, r2
 80090c0:	3304      	adds	r3, #4
 80090c2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	2201      	movs	r2, #1
 80090c8:	705a      	strb	r2, [r3, #1]
 80090ca:	e00f      	b.n	80090ec <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80090cc:	78fb      	ldrb	r3, [r7, #3]
 80090ce:	f003 020f 	and.w	r2, r3, #15
 80090d2:	4613      	mov	r3, r2
 80090d4:	00db      	lsls	r3, r3, #3
 80090d6:	4413      	add	r3, r2
 80090d8:	009b      	lsls	r3, r3, #2
 80090da:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80090de:	687a      	ldr	r2, [r7, #4]
 80090e0:	4413      	add	r3, r2
 80090e2:	3304      	adds	r3, #4
 80090e4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	2200      	movs	r2, #0
 80090ea:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80090ec:	78fb      	ldrb	r3, [r7, #3]
 80090ee:	f003 030f 	and.w	r3, r3, #15
 80090f2:	b2da      	uxtb	r2, r3
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80090f8:	883a      	ldrh	r2, [r7, #0]
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	78ba      	ldrb	r2, [r7, #2]
 8009102:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	785b      	ldrb	r3, [r3, #1]
 8009108:	2b00      	cmp	r3, #0
 800910a:	d004      	beq.n	8009116 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	781b      	ldrb	r3, [r3, #0]
 8009110:	b29a      	uxth	r2, r3
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8009116:	78bb      	ldrb	r3, [r7, #2]
 8009118:	2b02      	cmp	r3, #2
 800911a:	d102      	bne.n	8009122 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	2200      	movs	r2, #0
 8009120:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8009128:	2b01      	cmp	r3, #1
 800912a:	d101      	bne.n	8009130 <HAL_PCD_EP_Open+0xaa>
 800912c:	2302      	movs	r3, #2
 800912e:	e00e      	b.n	800914e <HAL_PCD_EP_Open+0xc8>
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	2201      	movs	r2, #1
 8009134:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	68f9      	ldr	r1, [r7, #12]
 800913e:	4618      	mov	r0, r3
 8009140:	f004 fa3a 	bl	800d5b8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	2200      	movs	r2, #0
 8009148:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 800914c:	7afb      	ldrb	r3, [r7, #11]
}
 800914e:	4618      	mov	r0, r3
 8009150:	3710      	adds	r7, #16
 8009152:	46bd      	mov	sp, r7
 8009154:	bd80      	pop	{r7, pc}

08009156 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009156:	b580      	push	{r7, lr}
 8009158:	b084      	sub	sp, #16
 800915a:	af00      	add	r7, sp, #0
 800915c:	6078      	str	r0, [r7, #4]
 800915e:	460b      	mov	r3, r1
 8009160:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009162:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009166:	2b00      	cmp	r3, #0
 8009168:	da0f      	bge.n	800918a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800916a:	78fb      	ldrb	r3, [r7, #3]
 800916c:	f003 020f 	and.w	r2, r3, #15
 8009170:	4613      	mov	r3, r2
 8009172:	00db      	lsls	r3, r3, #3
 8009174:	4413      	add	r3, r2
 8009176:	009b      	lsls	r3, r3, #2
 8009178:	3338      	adds	r3, #56	; 0x38
 800917a:	687a      	ldr	r2, [r7, #4]
 800917c:	4413      	add	r3, r2
 800917e:	3304      	adds	r3, #4
 8009180:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	2201      	movs	r2, #1
 8009186:	705a      	strb	r2, [r3, #1]
 8009188:	e00f      	b.n	80091aa <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800918a:	78fb      	ldrb	r3, [r7, #3]
 800918c:	f003 020f 	and.w	r2, r3, #15
 8009190:	4613      	mov	r3, r2
 8009192:	00db      	lsls	r3, r3, #3
 8009194:	4413      	add	r3, r2
 8009196:	009b      	lsls	r3, r3, #2
 8009198:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800919c:	687a      	ldr	r2, [r7, #4]
 800919e:	4413      	add	r3, r2
 80091a0:	3304      	adds	r3, #4
 80091a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	2200      	movs	r2, #0
 80091a8:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80091aa:	78fb      	ldrb	r3, [r7, #3]
 80091ac:	f003 030f 	and.w	r3, r3, #15
 80091b0:	b2da      	uxtb	r2, r3
 80091b2:	68fb      	ldr	r3, [r7, #12]
 80091b4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80091bc:	2b01      	cmp	r3, #1
 80091be:	d101      	bne.n	80091c4 <HAL_PCD_EP_Close+0x6e>
 80091c0:	2302      	movs	r3, #2
 80091c2:	e00e      	b.n	80091e2 <HAL_PCD_EP_Close+0x8c>
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	2201      	movs	r2, #1
 80091c8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	68f9      	ldr	r1, [r7, #12]
 80091d2:	4618      	mov	r0, r3
 80091d4:	f004 fa78 	bl	800d6c8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80091d8:	687b      	ldr	r3, [r7, #4]
 80091da:	2200      	movs	r2, #0
 80091dc:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 80091e0:	2300      	movs	r3, #0
}
 80091e2:	4618      	mov	r0, r3
 80091e4:	3710      	adds	r7, #16
 80091e6:	46bd      	mov	sp, r7
 80091e8:	bd80      	pop	{r7, pc}

080091ea <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80091ea:	b580      	push	{r7, lr}
 80091ec:	b086      	sub	sp, #24
 80091ee:	af00      	add	r7, sp, #0
 80091f0:	60f8      	str	r0, [r7, #12]
 80091f2:	607a      	str	r2, [r7, #4]
 80091f4:	603b      	str	r3, [r7, #0]
 80091f6:	460b      	mov	r3, r1
 80091f8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80091fa:	7afb      	ldrb	r3, [r7, #11]
 80091fc:	f003 020f 	and.w	r2, r3, #15
 8009200:	4613      	mov	r3, r2
 8009202:	00db      	lsls	r3, r3, #3
 8009204:	4413      	add	r3, r2
 8009206:	009b      	lsls	r3, r3, #2
 8009208:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800920c:	68fa      	ldr	r2, [r7, #12]
 800920e:	4413      	add	r3, r2
 8009210:	3304      	adds	r3, #4
 8009212:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009214:	697b      	ldr	r3, [r7, #20]
 8009216:	687a      	ldr	r2, [r7, #4]
 8009218:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 800921a:	697b      	ldr	r3, [r7, #20]
 800921c:	683a      	ldr	r2, [r7, #0]
 800921e:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8009220:	697b      	ldr	r3, [r7, #20]
 8009222:	2200      	movs	r2, #0
 8009224:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8009226:	697b      	ldr	r3, [r7, #20]
 8009228:	2200      	movs	r2, #0
 800922a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800922c:	7afb      	ldrb	r3, [r7, #11]
 800922e:	f003 030f 	and.w	r3, r3, #15
 8009232:	b2da      	uxtb	r2, r3
 8009234:	697b      	ldr	r3, [r7, #20]
 8009236:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8009238:	7afb      	ldrb	r3, [r7, #11]
 800923a:	f003 030f 	and.w	r3, r3, #15
 800923e:	2b00      	cmp	r3, #0
 8009240:	d106      	bne.n	8009250 <HAL_PCD_EP_Receive+0x66>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	6979      	ldr	r1, [r7, #20]
 8009248:	4618      	mov	r0, r3
 800924a:	f004 fcf9 	bl	800dc40 <USB_EP0StartXfer>
 800924e:	e005      	b.n	800925c <HAL_PCD_EP_Receive+0x72>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	6979      	ldr	r1, [r7, #20]
 8009256:	4618      	mov	r0, r3
 8009258:	f004 fb12 	bl	800d880 <USB_EPStartXfer>
  }

  return HAL_OK;
 800925c:	2300      	movs	r3, #0
}
 800925e:	4618      	mov	r0, r3
 8009260:	3718      	adds	r7, #24
 8009262:	46bd      	mov	sp, r7
 8009264:	bd80      	pop	{r7, pc}

08009266 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009266:	b480      	push	{r7}
 8009268:	b083      	sub	sp, #12
 800926a:	af00      	add	r7, sp, #0
 800926c:	6078      	str	r0, [r7, #4]
 800926e:	460b      	mov	r3, r1
 8009270:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8009272:	78fb      	ldrb	r3, [r7, #3]
 8009274:	f003 020f 	and.w	r2, r3, #15
 8009278:	6879      	ldr	r1, [r7, #4]
 800927a:	4613      	mov	r3, r2
 800927c:	00db      	lsls	r3, r3, #3
 800927e:	4413      	add	r3, r2
 8009280:	009b      	lsls	r3, r3, #2
 8009282:	440b      	add	r3, r1
 8009284:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8009288:	681b      	ldr	r3, [r3, #0]
}
 800928a:	4618      	mov	r0, r3
 800928c:	370c      	adds	r7, #12
 800928e:	46bd      	mov	sp, r7
 8009290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009294:	4770      	bx	lr

08009296 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8009296:	b580      	push	{r7, lr}
 8009298:	b086      	sub	sp, #24
 800929a:	af00      	add	r7, sp, #0
 800929c:	60f8      	str	r0, [r7, #12]
 800929e:	607a      	str	r2, [r7, #4]
 80092a0:	603b      	str	r3, [r7, #0]
 80092a2:	460b      	mov	r3, r1
 80092a4:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80092a6:	7afb      	ldrb	r3, [r7, #11]
 80092a8:	f003 020f 	and.w	r2, r3, #15
 80092ac:	4613      	mov	r3, r2
 80092ae:	00db      	lsls	r3, r3, #3
 80092b0:	4413      	add	r3, r2
 80092b2:	009b      	lsls	r3, r3, #2
 80092b4:	3338      	adds	r3, #56	; 0x38
 80092b6:	68fa      	ldr	r2, [r7, #12]
 80092b8:	4413      	add	r3, r2
 80092ba:	3304      	adds	r3, #4
 80092bc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80092be:	697b      	ldr	r3, [r7, #20]
 80092c0:	687a      	ldr	r2, [r7, #4]
 80092c2:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80092c4:	697b      	ldr	r3, [r7, #20]
 80092c6:	683a      	ldr	r2, [r7, #0]
 80092c8:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 80092ca:	697b      	ldr	r3, [r7, #20]
 80092cc:	2200      	movs	r2, #0
 80092ce:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 80092d0:	697b      	ldr	r3, [r7, #20]
 80092d2:	2201      	movs	r2, #1
 80092d4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80092d6:	7afb      	ldrb	r3, [r7, #11]
 80092d8:	f003 030f 	and.w	r3, r3, #15
 80092dc:	b2da      	uxtb	r2, r3
 80092de:	697b      	ldr	r3, [r7, #20]
 80092e0:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80092e2:	7afb      	ldrb	r3, [r7, #11]
 80092e4:	f003 030f 	and.w	r3, r3, #15
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d106      	bne.n	80092fa <HAL_PCD_EP_Transmit+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	6979      	ldr	r1, [r7, #20]
 80092f2:	4618      	mov	r0, r3
 80092f4:	f004 fca4 	bl	800dc40 <USB_EP0StartXfer>
 80092f8:	e005      	b.n	8009306 <HAL_PCD_EP_Transmit+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	6979      	ldr	r1, [r7, #20]
 8009300:	4618      	mov	r0, r3
 8009302:	f004 fabd 	bl	800d880 <USB_EPStartXfer>
  }

  return HAL_OK;
 8009306:	2300      	movs	r3, #0
}
 8009308:	4618      	mov	r0, r3
 800930a:	3718      	adds	r7, #24
 800930c:	46bd      	mov	sp, r7
 800930e:	bd80      	pop	{r7, pc}

08009310 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009310:	b580      	push	{r7, lr}
 8009312:	b084      	sub	sp, #16
 8009314:	af00      	add	r7, sp, #0
 8009316:	6078      	str	r0, [r7, #4]
 8009318:	460b      	mov	r3, r1
 800931a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800931c:	78fb      	ldrb	r3, [r7, #3]
 800931e:	f003 020f 	and.w	r2, r3, #15
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	685b      	ldr	r3, [r3, #4]
 8009326:	429a      	cmp	r2, r3
 8009328:	d901      	bls.n	800932e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800932a:	2301      	movs	r3, #1
 800932c:	e04e      	b.n	80093cc <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800932e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009332:	2b00      	cmp	r3, #0
 8009334:	da0f      	bge.n	8009356 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009336:	78fb      	ldrb	r3, [r7, #3]
 8009338:	f003 020f 	and.w	r2, r3, #15
 800933c:	4613      	mov	r3, r2
 800933e:	00db      	lsls	r3, r3, #3
 8009340:	4413      	add	r3, r2
 8009342:	009b      	lsls	r3, r3, #2
 8009344:	3338      	adds	r3, #56	; 0x38
 8009346:	687a      	ldr	r2, [r7, #4]
 8009348:	4413      	add	r3, r2
 800934a:	3304      	adds	r3, #4
 800934c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	2201      	movs	r2, #1
 8009352:	705a      	strb	r2, [r3, #1]
 8009354:	e00d      	b.n	8009372 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8009356:	78fa      	ldrb	r2, [r7, #3]
 8009358:	4613      	mov	r3, r2
 800935a:	00db      	lsls	r3, r3, #3
 800935c:	4413      	add	r3, r2
 800935e:	009b      	lsls	r3, r3, #2
 8009360:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8009364:	687a      	ldr	r2, [r7, #4]
 8009366:	4413      	add	r3, r2
 8009368:	3304      	adds	r3, #4
 800936a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	2200      	movs	r2, #0
 8009370:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	2201      	movs	r2, #1
 8009376:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009378:	78fb      	ldrb	r3, [r7, #3]
 800937a:	f003 030f 	and.w	r3, r3, #15
 800937e:	b2da      	uxtb	r2, r3
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800938a:	2b01      	cmp	r3, #1
 800938c:	d101      	bne.n	8009392 <HAL_PCD_EP_SetStall+0x82>
 800938e:	2302      	movs	r3, #2
 8009390:	e01c      	b.n	80093cc <HAL_PCD_EP_SetStall+0xbc>
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	2201      	movs	r2, #1
 8009396:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	68f9      	ldr	r1, [r7, #12]
 80093a0:	4618      	mov	r0, r3
 80093a2:	f004 feab 	bl	800e0fc <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80093a6:	78fb      	ldrb	r3, [r7, #3]
 80093a8:	f003 030f 	and.w	r3, r3, #15
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d108      	bne.n	80093c2 <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681a      	ldr	r2, [r3, #0]
 80093b4:	687b      	ldr	r3, [r7, #4]
 80093b6:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80093ba:	4619      	mov	r1, r3
 80093bc:	4610      	mov	r0, r2
 80093be:	f005 f89d 	bl	800e4fc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	2200      	movs	r2, #0
 80093c6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80093ca:	2300      	movs	r3, #0
}
 80093cc:	4618      	mov	r0, r3
 80093ce:	3710      	adds	r7, #16
 80093d0:	46bd      	mov	sp, r7
 80093d2:	bd80      	pop	{r7, pc}

080093d4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80093d4:	b580      	push	{r7, lr}
 80093d6:	b084      	sub	sp, #16
 80093d8:	af00      	add	r7, sp, #0
 80093da:	6078      	str	r0, [r7, #4]
 80093dc:	460b      	mov	r3, r1
 80093de:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80093e0:	78fb      	ldrb	r3, [r7, #3]
 80093e2:	f003 020f 	and.w	r2, r3, #15
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	685b      	ldr	r3, [r3, #4]
 80093ea:	429a      	cmp	r2, r3
 80093ec:	d901      	bls.n	80093f2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80093ee:	2301      	movs	r3, #1
 80093f0:	e042      	b.n	8009478 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80093f2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	da0f      	bge.n	800941a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80093fa:	78fb      	ldrb	r3, [r7, #3]
 80093fc:	f003 020f 	and.w	r2, r3, #15
 8009400:	4613      	mov	r3, r2
 8009402:	00db      	lsls	r3, r3, #3
 8009404:	4413      	add	r3, r2
 8009406:	009b      	lsls	r3, r3, #2
 8009408:	3338      	adds	r3, #56	; 0x38
 800940a:	687a      	ldr	r2, [r7, #4]
 800940c:	4413      	add	r3, r2
 800940e:	3304      	adds	r3, #4
 8009410:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	2201      	movs	r2, #1
 8009416:	705a      	strb	r2, [r3, #1]
 8009418:	e00f      	b.n	800943a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800941a:	78fb      	ldrb	r3, [r7, #3]
 800941c:	f003 020f 	and.w	r2, r3, #15
 8009420:	4613      	mov	r3, r2
 8009422:	00db      	lsls	r3, r3, #3
 8009424:	4413      	add	r3, r2
 8009426:	009b      	lsls	r3, r3, #2
 8009428:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800942c:	687a      	ldr	r2, [r7, #4]
 800942e:	4413      	add	r3, r2
 8009430:	3304      	adds	r3, #4
 8009432:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	2200      	movs	r2, #0
 8009438:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	2200      	movs	r2, #0
 800943e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009440:	78fb      	ldrb	r3, [r7, #3]
 8009442:	f003 030f 	and.w	r3, r3, #15
 8009446:	b2da      	uxtb	r2, r3
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8009452:	2b01      	cmp	r3, #1
 8009454:	d101      	bne.n	800945a <HAL_PCD_EP_ClrStall+0x86>
 8009456:	2302      	movs	r3, #2
 8009458:	e00e      	b.n	8009478 <HAL_PCD_EP_ClrStall+0xa4>
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	2201      	movs	r2, #1
 800945e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	68f9      	ldr	r1, [r7, #12]
 8009468:	4618      	mov	r0, r3
 800946a:	f004 feb5 	bl	800e1d8 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	2200      	movs	r2, #0
 8009472:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8009476:	2300      	movs	r3, #0
}
 8009478:	4618      	mov	r0, r3
 800947a:	3710      	adds	r7, #16
 800947c:	46bd      	mov	sp, r7
 800947e:	bd80      	pop	{r7, pc}

08009480 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009480:	b580      	push	{r7, lr}
 8009482:	b084      	sub	sp, #16
 8009484:	af00      	add	r7, sp, #0
 8009486:	6078      	str	r0, [r7, #4]
 8009488:	460b      	mov	r3, r1
 800948a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800948c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009490:	2b00      	cmp	r3, #0
 8009492:	da0c      	bge.n	80094ae <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009494:	78fb      	ldrb	r3, [r7, #3]
 8009496:	f003 020f 	and.w	r2, r3, #15
 800949a:	4613      	mov	r3, r2
 800949c:	00db      	lsls	r3, r3, #3
 800949e:	4413      	add	r3, r2
 80094a0:	009b      	lsls	r3, r3, #2
 80094a2:	3338      	adds	r3, #56	; 0x38
 80094a4:	687a      	ldr	r2, [r7, #4]
 80094a6:	4413      	add	r3, r2
 80094a8:	3304      	adds	r3, #4
 80094aa:	60fb      	str	r3, [r7, #12]
 80094ac:	e00c      	b.n	80094c8 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80094ae:	78fb      	ldrb	r3, [r7, #3]
 80094b0:	f003 020f 	and.w	r2, r3, #15
 80094b4:	4613      	mov	r3, r2
 80094b6:	00db      	lsls	r3, r3, #3
 80094b8:	4413      	add	r3, r2
 80094ba:	009b      	lsls	r3, r3, #2
 80094bc:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80094c0:	687a      	ldr	r2, [r7, #4]
 80094c2:	4413      	add	r3, r2
 80094c4:	3304      	adds	r3, #4
 80094c6:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	68f9      	ldr	r1, [r7, #12]
 80094ce:	4618      	mov	r0, r3
 80094d0:	f004 fcd8 	bl	800de84 <USB_EPStopXfer>
 80094d4:	4603      	mov	r3, r0
 80094d6:	72fb      	strb	r3, [r7, #11]

  return ret;
 80094d8:	7afb      	ldrb	r3, [r7, #11]
}
 80094da:	4618      	mov	r0, r3
 80094dc:	3710      	adds	r7, #16
 80094de:	46bd      	mov	sp, r7
 80094e0:	bd80      	pop	{r7, pc}

080094e2 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80094e2:	b580      	push	{r7, lr}
 80094e4:	b088      	sub	sp, #32
 80094e6:	af00      	add	r7, sp, #0
 80094e8:	6078      	str	r0, [r7, #4]
 80094ea:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80094f2:	697b      	ldr	r3, [r7, #20]
 80094f4:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80094f6:	683a      	ldr	r2, [r7, #0]
 80094f8:	4613      	mov	r3, r2
 80094fa:	00db      	lsls	r3, r3, #3
 80094fc:	4413      	add	r3, r2
 80094fe:	009b      	lsls	r3, r3, #2
 8009500:	3338      	adds	r3, #56	; 0x38
 8009502:	687a      	ldr	r2, [r7, #4]
 8009504:	4413      	add	r3, r2
 8009506:	3304      	adds	r3, #4
 8009508:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	6a1a      	ldr	r2, [r3, #32]
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	699b      	ldr	r3, [r3, #24]
 8009512:	429a      	cmp	r2, r3
 8009514:	d901      	bls.n	800951a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8009516:	2301      	movs	r3, #1
 8009518:	e067      	b.n	80095ea <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	699a      	ldr	r2, [r3, #24]
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	6a1b      	ldr	r3, [r3, #32]
 8009522:	1ad3      	subs	r3, r2, r3
 8009524:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	68db      	ldr	r3, [r3, #12]
 800952a:	69fa      	ldr	r2, [r7, #28]
 800952c:	429a      	cmp	r2, r3
 800952e:	d902      	bls.n	8009536 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	68db      	ldr	r3, [r3, #12]
 8009534:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8009536:	69fb      	ldr	r3, [r7, #28]
 8009538:	3303      	adds	r3, #3
 800953a:	089b      	lsrs	r3, r3, #2
 800953c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800953e:	e026      	b.n	800958e <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	699a      	ldr	r2, [r3, #24]
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	6a1b      	ldr	r3, [r3, #32]
 8009548:	1ad3      	subs	r3, r2, r3
 800954a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	68db      	ldr	r3, [r3, #12]
 8009550:	69fa      	ldr	r2, [r7, #28]
 8009552:	429a      	cmp	r2, r3
 8009554:	d902      	bls.n	800955c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	68db      	ldr	r3, [r3, #12]
 800955a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800955c:	69fb      	ldr	r3, [r7, #28]
 800955e:	3303      	adds	r3, #3
 8009560:	089b      	lsrs	r3, r3, #2
 8009562:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	6919      	ldr	r1, [r3, #16]
 8009568:	683b      	ldr	r3, [r7, #0]
 800956a:	b2da      	uxtb	r2, r3
 800956c:	69fb      	ldr	r3, [r7, #28]
 800956e:	b29b      	uxth	r3, r3
 8009570:	6978      	ldr	r0, [r7, #20]
 8009572:	f004 fd31 	bl	800dfd8 <USB_WritePacket>

    ep->xfer_buff  += len;
 8009576:	68fb      	ldr	r3, [r7, #12]
 8009578:	691a      	ldr	r2, [r3, #16]
 800957a:	69fb      	ldr	r3, [r7, #28]
 800957c:	441a      	add	r2, r3
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	6a1a      	ldr	r2, [r3, #32]
 8009586:	69fb      	ldr	r3, [r7, #28]
 8009588:	441a      	add	r2, r3
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800958e:	683b      	ldr	r3, [r7, #0]
 8009590:	015a      	lsls	r2, r3, #5
 8009592:	693b      	ldr	r3, [r7, #16]
 8009594:	4413      	add	r3, r2
 8009596:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800959a:	699b      	ldr	r3, [r3, #24]
 800959c:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800959e:	69ba      	ldr	r2, [r7, #24]
 80095a0:	429a      	cmp	r2, r3
 80095a2:	d809      	bhi.n	80095b8 <PCD_WriteEmptyTxFifo+0xd6>
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	6a1a      	ldr	r2, [r3, #32]
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80095ac:	429a      	cmp	r2, r3
 80095ae:	d203      	bcs.n	80095b8 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	699b      	ldr	r3, [r3, #24]
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d1c3      	bne.n	8009540 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	699a      	ldr	r2, [r3, #24]
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	6a1b      	ldr	r3, [r3, #32]
 80095c0:	429a      	cmp	r2, r3
 80095c2:	d811      	bhi.n	80095e8 <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80095c4:	683b      	ldr	r3, [r7, #0]
 80095c6:	f003 030f 	and.w	r3, r3, #15
 80095ca:	2201      	movs	r2, #1
 80095cc:	fa02 f303 	lsl.w	r3, r2, r3
 80095d0:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80095d2:	693b      	ldr	r3, [r7, #16]
 80095d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80095d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80095da:	68bb      	ldr	r3, [r7, #8]
 80095dc:	43db      	mvns	r3, r3
 80095de:	6939      	ldr	r1, [r7, #16]
 80095e0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80095e4:	4013      	ands	r3, r2
 80095e6:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80095e8:	2300      	movs	r3, #0
}
 80095ea:	4618      	mov	r0, r3
 80095ec:	3720      	adds	r7, #32
 80095ee:	46bd      	mov	sp, r7
 80095f0:	bd80      	pop	{r7, pc}
	...

080095f4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80095f4:	b580      	push	{r7, lr}
 80095f6:	b086      	sub	sp, #24
 80095f8:	af00      	add	r7, sp, #0
 80095fa:	6078      	str	r0, [r7, #4]
 80095fc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009604:	697b      	ldr	r3, [r7, #20]
 8009606:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009608:	697b      	ldr	r3, [r7, #20]
 800960a:	333c      	adds	r3, #60	; 0x3c
 800960c:	3304      	adds	r3, #4
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8009612:	683b      	ldr	r3, [r7, #0]
 8009614:	015a      	lsls	r2, r3, #5
 8009616:	693b      	ldr	r3, [r7, #16]
 8009618:	4413      	add	r3, r2
 800961a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800961e:	689b      	ldr	r3, [r3, #8]
 8009620:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	4a19      	ldr	r2, [pc, #100]	; (800968c <PCD_EP_OutXfrComplete_int+0x98>)
 8009626:	4293      	cmp	r3, r2
 8009628:	d124      	bne.n	8009674 <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800962a:	68bb      	ldr	r3, [r7, #8]
 800962c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009630:	2b00      	cmp	r3, #0
 8009632:	d00a      	beq.n	800964a <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009634:	683b      	ldr	r3, [r7, #0]
 8009636:	015a      	lsls	r2, r3, #5
 8009638:	693b      	ldr	r3, [r7, #16]
 800963a:	4413      	add	r3, r2
 800963c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009640:	461a      	mov	r2, r3
 8009642:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009646:	6093      	str	r3, [r2, #8]
 8009648:	e01a      	b.n	8009680 <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800964a:	68bb      	ldr	r3, [r7, #8]
 800964c:	f003 0320 	and.w	r3, r3, #32
 8009650:	2b00      	cmp	r3, #0
 8009652:	d008      	beq.n	8009666 <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009654:	683b      	ldr	r3, [r7, #0]
 8009656:	015a      	lsls	r2, r3, #5
 8009658:	693b      	ldr	r3, [r7, #16]
 800965a:	4413      	add	r3, r2
 800965c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009660:	461a      	mov	r2, r3
 8009662:	2320      	movs	r3, #32
 8009664:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009666:	683b      	ldr	r3, [r7, #0]
 8009668:	b2db      	uxtb	r3, r3
 800966a:	4619      	mov	r1, r3
 800966c:	6878      	ldr	r0, [r7, #4]
 800966e:	f009 fd0d 	bl	801308c <HAL_PCD_DataOutStageCallback>
 8009672:	e005      	b.n	8009680 <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009674:	683b      	ldr	r3, [r7, #0]
 8009676:	b2db      	uxtb	r3, r3
 8009678:	4619      	mov	r1, r3
 800967a:	6878      	ldr	r0, [r7, #4]
 800967c:	f009 fd06 	bl	801308c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8009680:	2300      	movs	r3, #0
}
 8009682:	4618      	mov	r0, r3
 8009684:	3718      	adds	r7, #24
 8009686:	46bd      	mov	sp, r7
 8009688:	bd80      	pop	{r7, pc}
 800968a:	bf00      	nop
 800968c:	4f54310a 	.word	0x4f54310a

08009690 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009690:	b580      	push	{r7, lr}
 8009692:	b086      	sub	sp, #24
 8009694:	af00      	add	r7, sp, #0
 8009696:	6078      	str	r0, [r7, #4]
 8009698:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80096a0:	697b      	ldr	r3, [r7, #20]
 80096a2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80096a4:	697b      	ldr	r3, [r7, #20]
 80096a6:	333c      	adds	r3, #60	; 0x3c
 80096a8:	3304      	adds	r3, #4
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80096ae:	683b      	ldr	r3, [r7, #0]
 80096b0:	015a      	lsls	r2, r3, #5
 80096b2:	693b      	ldr	r3, [r7, #16]
 80096b4:	4413      	add	r3, r2
 80096b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80096ba:	689b      	ldr	r3, [r3, #8]
 80096bc:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	4a0c      	ldr	r2, [pc, #48]	; (80096f4 <PCD_EP_OutSetupPacket_int+0x64>)
 80096c2:	4293      	cmp	r3, r2
 80096c4:	d90e      	bls.n	80096e4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80096c6:	68bb      	ldr	r3, [r7, #8]
 80096c8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d009      	beq.n	80096e4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80096d0:	683b      	ldr	r3, [r7, #0]
 80096d2:	015a      	lsls	r2, r3, #5
 80096d4:	693b      	ldr	r3, [r7, #16]
 80096d6:	4413      	add	r3, r2
 80096d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80096dc:	461a      	mov	r2, r3
 80096de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80096e2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80096e4:	6878      	ldr	r0, [r7, #4]
 80096e6:	f009 fcbf 	bl	8013068 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 80096ea:	2300      	movs	r3, #0
}
 80096ec:	4618      	mov	r0, r3
 80096ee:	3718      	adds	r7, #24
 80096f0:	46bd      	mov	sp, r7
 80096f2:	bd80      	pop	{r7, pc}
 80096f4:	4f54300a 	.word	0x4f54300a

080096f8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80096f8:	b480      	push	{r7}
 80096fa:	b085      	sub	sp, #20
 80096fc:	af00      	add	r7, sp, #0
 80096fe:	6078      	str	r0, [r7, #4]
 8009700:	460b      	mov	r3, r1
 8009702:	70fb      	strb	r3, [r7, #3]
 8009704:	4613      	mov	r3, r2
 8009706:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800970e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8009710:	78fb      	ldrb	r3, [r7, #3]
 8009712:	2b00      	cmp	r3, #0
 8009714:	d107      	bne.n	8009726 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8009716:	883b      	ldrh	r3, [r7, #0]
 8009718:	0419      	lsls	r1, r3, #16
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	68ba      	ldr	r2, [r7, #8]
 8009720:	430a      	orrs	r2, r1
 8009722:	629a      	str	r2, [r3, #40]	; 0x28
 8009724:	e028      	b.n	8009778 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800972c:	0c1b      	lsrs	r3, r3, #16
 800972e:	68ba      	ldr	r2, [r7, #8]
 8009730:	4413      	add	r3, r2
 8009732:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8009734:	2300      	movs	r3, #0
 8009736:	73fb      	strb	r3, [r7, #15]
 8009738:	e00d      	b.n	8009756 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	681a      	ldr	r2, [r3, #0]
 800973e:	7bfb      	ldrb	r3, [r7, #15]
 8009740:	3340      	adds	r3, #64	; 0x40
 8009742:	009b      	lsls	r3, r3, #2
 8009744:	4413      	add	r3, r2
 8009746:	685b      	ldr	r3, [r3, #4]
 8009748:	0c1b      	lsrs	r3, r3, #16
 800974a:	68ba      	ldr	r2, [r7, #8]
 800974c:	4413      	add	r3, r2
 800974e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8009750:	7bfb      	ldrb	r3, [r7, #15]
 8009752:	3301      	adds	r3, #1
 8009754:	73fb      	strb	r3, [r7, #15]
 8009756:	7bfa      	ldrb	r2, [r7, #15]
 8009758:	78fb      	ldrb	r3, [r7, #3]
 800975a:	3b01      	subs	r3, #1
 800975c:	429a      	cmp	r2, r3
 800975e:	d3ec      	bcc.n	800973a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8009760:	883b      	ldrh	r3, [r7, #0]
 8009762:	0418      	lsls	r0, r3, #16
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	6819      	ldr	r1, [r3, #0]
 8009768:	78fb      	ldrb	r3, [r7, #3]
 800976a:	3b01      	subs	r3, #1
 800976c:	68ba      	ldr	r2, [r7, #8]
 800976e:	4302      	orrs	r2, r0
 8009770:	3340      	adds	r3, #64	; 0x40
 8009772:	009b      	lsls	r3, r3, #2
 8009774:	440b      	add	r3, r1
 8009776:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8009778:	2300      	movs	r3, #0
}
 800977a:	4618      	mov	r0, r3
 800977c:	3714      	adds	r7, #20
 800977e:	46bd      	mov	sp, r7
 8009780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009784:	4770      	bx	lr

08009786 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8009786:	b480      	push	{r7}
 8009788:	b083      	sub	sp, #12
 800978a:	af00      	add	r7, sp, #0
 800978c:	6078      	str	r0, [r7, #4]
 800978e:	460b      	mov	r3, r1
 8009790:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	887a      	ldrh	r2, [r7, #2]
 8009798:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800979a:	2300      	movs	r3, #0
}
 800979c:	4618      	mov	r0, r3
 800979e:	370c      	adds	r7, #12
 80097a0:	46bd      	mov	sp, r7
 80097a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097a6:	4770      	bx	lr

080097a8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80097a8:	b480      	push	{r7}
 80097aa:	b085      	sub	sp, #20
 80097ac:	af00      	add	r7, sp, #0
 80097ae:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	2201      	movs	r2, #1
 80097ba:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	2200      	movs	r2, #0
 80097c2:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	699b      	ldr	r3, [r3, #24]
 80097ca:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80097d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80097da:	f043 0303 	orr.w	r3, r3, #3
 80097de:	68fa      	ldr	r2, [r7, #12]
 80097e0:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80097e2:	2300      	movs	r3, #0
}
 80097e4:	4618      	mov	r0, r3
 80097e6:	3714      	adds	r7, #20
 80097e8:	46bd      	mov	sp, r7
 80097ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ee:	4770      	bx	lr

080097f0 <HAL_PWR_EnterSTOPMode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop 0 or Stop 1 mode with WFI instruction.
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop 0 or Stop 1 mode with WFE instruction.
  * @retval None
  */
void HAL_PWR_EnterSTOPMode(uint32_t Regulator, uint8_t STOPEntry)
{
 80097f0:	b580      	push	{r7, lr}
 80097f2:	b082      	sub	sp, #8
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	6078      	str	r0, [r7, #4]
 80097f8:	460b      	mov	r3, r1
 80097fa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));

  if(Regulator == PWR_LOWPOWERREGULATOR_ON)
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009802:	d104      	bne.n	800980e <HAL_PWR_EnterSTOPMode+0x1e>
  {
    HAL_PWREx_EnterSTOP1Mode(STOPEntry);
 8009804:	78fb      	ldrb	r3, [r7, #3]
 8009806:	4618      	mov	r0, r3
 8009808:	f000 f908 	bl	8009a1c <HAL_PWREx_EnterSTOP1Mode>
  }
  else
  {
    HAL_PWREx_EnterSTOP0Mode(STOPEntry);
  }
}
 800980c:	e003      	b.n	8009816 <HAL_PWR_EnterSTOPMode+0x26>
    HAL_PWREx_EnterSTOP0Mode(STOPEntry);
 800980e:	78fb      	ldrb	r3, [r7, #3]
 8009810:	4618      	mov	r0, r3
 8009812:	f000 f8d9 	bl	80099c8 <HAL_PWREx_EnterSTOP0Mode>
}
 8009816:	bf00      	nop
 8009818:	3708      	adds	r7, #8
 800981a:	46bd      	mov	sp, r7
 800981c:	bd80      	pop	{r7, pc}
	...

08009820 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8009820:	b480      	push	{r7}
 8009822:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8009824:	4b0d      	ldr	r3, [pc, #52]	; (800985c <HAL_PWREx_GetVoltageRange+0x3c>)
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800982c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009830:	d102      	bne.n	8009838 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8009832:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009836:	e00b      	b.n	8009850 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8009838:	4b08      	ldr	r3, [pc, #32]	; (800985c <HAL_PWREx_GetVoltageRange+0x3c>)
 800983a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800983e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009842:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009846:	d102      	bne.n	800984e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8009848:	f44f 7300 	mov.w	r3, #512	; 0x200
 800984c:	e000      	b.n	8009850 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800984e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8009850:	4618      	mov	r0, r3
 8009852:	46bd      	mov	sp, r7
 8009854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009858:	4770      	bx	lr
 800985a:	bf00      	nop
 800985c:	40007000 	.word	0x40007000

08009860 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8009860:	b480      	push	{r7}
 8009862:	b085      	sub	sp, #20
 8009864:	af00      	add	r7, sp, #0
 8009866:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	2b00      	cmp	r3, #0
 800986c:	d141      	bne.n	80098f2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800986e:	4b4b      	ldr	r3, [pc, #300]	; (800999c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009876:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800987a:	d131      	bne.n	80098e0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800987c:	4b47      	ldr	r3, [pc, #284]	; (800999c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800987e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009882:	4a46      	ldr	r2, [pc, #280]	; (800999c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009884:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009888:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800988c:	4b43      	ldr	r3, [pc, #268]	; (800999c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8009894:	4a41      	ldr	r2, [pc, #260]	; (800999c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009896:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800989a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800989c:	4b40      	ldr	r3, [pc, #256]	; (80099a0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800989e:	681b      	ldr	r3, [r3, #0]
 80098a0:	2232      	movs	r2, #50	; 0x32
 80098a2:	fb02 f303 	mul.w	r3, r2, r3
 80098a6:	4a3f      	ldr	r2, [pc, #252]	; (80099a4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80098a8:	fba2 2303 	umull	r2, r3, r2, r3
 80098ac:	0c9b      	lsrs	r3, r3, #18
 80098ae:	3301      	adds	r3, #1
 80098b0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80098b2:	e002      	b.n	80098ba <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80098b4:	68fb      	ldr	r3, [r7, #12]
 80098b6:	3b01      	subs	r3, #1
 80098b8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80098ba:	4b38      	ldr	r3, [pc, #224]	; (800999c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80098bc:	695b      	ldr	r3, [r3, #20]
 80098be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80098c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80098c6:	d102      	bne.n	80098ce <HAL_PWREx_ControlVoltageScaling+0x6e>
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d1f2      	bne.n	80098b4 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80098ce:	4b33      	ldr	r3, [pc, #204]	; (800999c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80098d0:	695b      	ldr	r3, [r3, #20]
 80098d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80098d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80098da:	d158      	bne.n	800998e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80098dc:	2303      	movs	r3, #3
 80098de:	e057      	b.n	8009990 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80098e0:	4b2e      	ldr	r3, [pc, #184]	; (800999c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80098e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80098e6:	4a2d      	ldr	r2, [pc, #180]	; (800999c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80098e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80098ec:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80098f0:	e04d      	b.n	800998e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80098f8:	d141      	bne.n	800997e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80098fa:	4b28      	ldr	r3, [pc, #160]	; (800999c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8009902:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009906:	d131      	bne.n	800996c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009908:	4b24      	ldr	r3, [pc, #144]	; (800999c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800990a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800990e:	4a23      	ldr	r2, [pc, #140]	; (800999c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009910:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009914:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009918:	4b20      	ldr	r3, [pc, #128]	; (800999c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8009920:	4a1e      	ldr	r2, [pc, #120]	; (800999c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009922:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009926:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8009928:	4b1d      	ldr	r3, [pc, #116]	; (80099a0 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	2232      	movs	r2, #50	; 0x32
 800992e:	fb02 f303 	mul.w	r3, r2, r3
 8009932:	4a1c      	ldr	r2, [pc, #112]	; (80099a4 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8009934:	fba2 2303 	umull	r2, r3, r2, r3
 8009938:	0c9b      	lsrs	r3, r3, #18
 800993a:	3301      	adds	r3, #1
 800993c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800993e:	e002      	b.n	8009946 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	3b01      	subs	r3, #1
 8009944:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009946:	4b15      	ldr	r3, [pc, #84]	; (800999c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009948:	695b      	ldr	r3, [r3, #20]
 800994a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800994e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009952:	d102      	bne.n	800995a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	2b00      	cmp	r3, #0
 8009958:	d1f2      	bne.n	8009940 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800995a:	4b10      	ldr	r3, [pc, #64]	; (800999c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800995c:	695b      	ldr	r3, [r3, #20]
 800995e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009962:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009966:	d112      	bne.n	800998e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8009968:	2303      	movs	r3, #3
 800996a:	e011      	b.n	8009990 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800996c:	4b0b      	ldr	r3, [pc, #44]	; (800999c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800996e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009972:	4a0a      	ldr	r2, [pc, #40]	; (800999c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009974:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009978:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800997c:	e007      	b.n	800998e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800997e:	4b07      	ldr	r3, [pc, #28]	; (800999c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8009986:	4a05      	ldr	r2, [pc, #20]	; (800999c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009988:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800998c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800998e:	2300      	movs	r3, #0
}
 8009990:	4618      	mov	r0, r3
 8009992:	3714      	adds	r7, #20
 8009994:	46bd      	mov	sp, r7
 8009996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800999a:	4770      	bx	lr
 800999c:	40007000 	.word	0x40007000
 80099a0:	20000224 	.word	0x20000224
 80099a4:	431bde83 	.word	0x431bde83

080099a8 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80099a8:	b480      	push	{r7}
 80099aa:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80099ac:	4b05      	ldr	r3, [pc, #20]	; (80099c4 <HAL_PWREx_EnableVddUSB+0x1c>)
 80099ae:	685b      	ldr	r3, [r3, #4]
 80099b0:	4a04      	ldr	r2, [pc, #16]	; (80099c4 <HAL_PWREx_EnableVddUSB+0x1c>)
 80099b2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80099b6:	6053      	str	r3, [r2, #4]
}
 80099b8:	bf00      	nop
 80099ba:	46bd      	mov	sp, r7
 80099bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c0:	4770      	bx	lr
 80099c2:	bf00      	nop
 80099c4:	40007000 	.word	0x40007000

080099c8 <HAL_PWREx_EnterSTOP0Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP0Mode(uint8_t STOPEntry)
{
 80099c8:	b480      	push	{r7}
 80099ca:	b083      	sub	sp, #12
 80099cc:	af00      	add	r7, sp, #0
 80099ce:	4603      	mov	r3, r0
 80099d0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Stop 0 mode with Main Regulator */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP0);
 80099d2:	4b10      	ldr	r3, [pc, #64]	; (8009a14 <HAL_PWREx_EnterSTOP0Mode+0x4c>)
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	4a0f      	ldr	r2, [pc, #60]	; (8009a14 <HAL_PWREx_EnterSTOP0Mode+0x4c>)
 80099d8:	f023 0307 	bic.w	r3, r3, #7
 80099dc:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80099de:	4b0e      	ldr	r3, [pc, #56]	; (8009a18 <HAL_PWREx_EnterSTOP0Mode+0x50>)
 80099e0:	691b      	ldr	r3, [r3, #16]
 80099e2:	4a0d      	ldr	r2, [pc, #52]	; (8009a18 <HAL_PWREx_EnterSTOP0Mode+0x50>)
 80099e4:	f043 0304 	orr.w	r3, r3, #4
 80099e8:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 80099ea:	79fb      	ldrb	r3, [r7, #7]
 80099ec:	2b01      	cmp	r3, #1
 80099ee:	d101      	bne.n	80099f4 <HAL_PWREx_EnterSTOP0Mode+0x2c>
  {
    /* Request Wait For Interrupt */
    __WFI();
 80099f0:	bf30      	wfi
 80099f2:	e002      	b.n	80099fa <HAL_PWREx_EnterSTOP0Mode+0x32>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 80099f4:	bf40      	sev
    __WFE();
 80099f6:	bf20      	wfe
    __WFE();
 80099f8:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80099fa:	4b07      	ldr	r3, [pc, #28]	; (8009a18 <HAL_PWREx_EnterSTOP0Mode+0x50>)
 80099fc:	691b      	ldr	r3, [r3, #16]
 80099fe:	4a06      	ldr	r2, [pc, #24]	; (8009a18 <HAL_PWREx_EnterSTOP0Mode+0x50>)
 8009a00:	f023 0304 	bic.w	r3, r3, #4
 8009a04:	6113      	str	r3, [r2, #16]
}
 8009a06:	bf00      	nop
 8009a08:	370c      	adds	r7, #12
 8009a0a:	46bd      	mov	sp, r7
 8009a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a10:	4770      	bx	lr
 8009a12:	bf00      	nop
 8009a14:	40007000 	.word	0x40007000
 8009a18:	e000ed00 	.word	0xe000ed00

08009a1c <HAL_PWREx_EnterSTOP1Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP1Mode(uint8_t STOPEntry)
{
 8009a1c:	b480      	push	{r7}
 8009a1e:	b083      	sub	sp, #12
 8009a20:	af00      	add	r7, sp, #0
 8009a22:	4603      	mov	r3, r0
 8009a24:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_PWR_STOP_ENTRY(STOPEntry));

  /* Stop 1 mode with Low-Power Regulator */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_CR1_LPMS_STOP1);
 8009a26:	4b11      	ldr	r3, [pc, #68]	; (8009a6c <HAL_PWREx_EnterSTOP1Mode+0x50>)
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	f023 0307 	bic.w	r3, r3, #7
 8009a2e:	4a0f      	ldr	r2, [pc, #60]	; (8009a6c <HAL_PWREx_EnterSTOP1Mode+0x50>)
 8009a30:	f043 0301 	orr.w	r3, r3, #1
 8009a34:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8009a36:	4b0e      	ldr	r3, [pc, #56]	; (8009a70 <HAL_PWREx_EnterSTOP1Mode+0x54>)
 8009a38:	691b      	ldr	r3, [r3, #16]
 8009a3a:	4a0d      	ldr	r2, [pc, #52]	; (8009a70 <HAL_PWREx_EnterSTOP1Mode+0x54>)
 8009a3c:	f043 0304 	orr.w	r3, r3, #4
 8009a40:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if(STOPEntry == PWR_STOPENTRY_WFI)
 8009a42:	79fb      	ldrb	r3, [r7, #7]
 8009a44:	2b01      	cmp	r3, #1
 8009a46:	d101      	bne.n	8009a4c <HAL_PWREx_EnterSTOP1Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8009a48:	bf30      	wfi
 8009a4a:	e002      	b.n	8009a52 <HAL_PWREx_EnterSTOP1Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8009a4c:	bf40      	sev
    __WFE();
 8009a4e:	bf20      	wfe
    __WFE();
 8009a50:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8009a52:	4b07      	ldr	r3, [pc, #28]	; (8009a70 <HAL_PWREx_EnterSTOP1Mode+0x54>)
 8009a54:	691b      	ldr	r3, [r3, #16]
 8009a56:	4a06      	ldr	r2, [pc, #24]	; (8009a70 <HAL_PWREx_EnterSTOP1Mode+0x54>)
 8009a58:	f023 0304 	bic.w	r3, r3, #4
 8009a5c:	6113      	str	r3, [r2, #16]
}
 8009a5e:	bf00      	nop
 8009a60:	370c      	adds	r7, #12
 8009a62:	46bd      	mov	sp, r7
 8009a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a68:	4770      	bx	lr
 8009a6a:	bf00      	nop
 8009a6c:	40007000 	.word	0x40007000
 8009a70:	e000ed00 	.word	0xe000ed00

08009a74 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009a74:	b580      	push	{r7, lr}
 8009a76:	b08a      	sub	sp, #40	; 0x28
 8009a78:	af00      	add	r7, sp, #0
 8009a7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d102      	bne.n	8009a88 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8009a82:	2301      	movs	r3, #1
 8009a84:	f000 bc68 	b.w	800a358 <HAL_RCC_OscConfig+0x8e4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009a88:	4b97      	ldr	r3, [pc, #604]	; (8009ce8 <HAL_RCC_OscConfig+0x274>)
 8009a8a:	689b      	ldr	r3, [r3, #8]
 8009a8c:	f003 030c 	and.w	r3, r3, #12
 8009a90:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009a92:	4b95      	ldr	r3, [pc, #596]	; (8009ce8 <HAL_RCC_OscConfig+0x274>)
 8009a94:	68db      	ldr	r3, [r3, #12]
 8009a96:	f003 0303 	and.w	r3, r3, #3
 8009a9a:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	f003 0310 	and.w	r3, r3, #16
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	f000 80e6 	beq.w	8009c76 <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8009aaa:	6a3b      	ldr	r3, [r7, #32]
 8009aac:	2b00      	cmp	r3, #0
 8009aae:	d007      	beq.n	8009ac0 <HAL_RCC_OscConfig+0x4c>
 8009ab0:	6a3b      	ldr	r3, [r7, #32]
 8009ab2:	2b0c      	cmp	r3, #12
 8009ab4:	f040 808d 	bne.w	8009bd2 <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8009ab8:	69fb      	ldr	r3, [r7, #28]
 8009aba:	2b01      	cmp	r3, #1
 8009abc:	f040 8089 	bne.w	8009bd2 <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8009ac0:	4b89      	ldr	r3, [pc, #548]	; (8009ce8 <HAL_RCC_OscConfig+0x274>)
 8009ac2:	681b      	ldr	r3, [r3, #0]
 8009ac4:	f003 0302 	and.w	r3, r3, #2
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d006      	beq.n	8009ada <HAL_RCC_OscConfig+0x66>
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	69db      	ldr	r3, [r3, #28]
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d102      	bne.n	8009ada <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 8009ad4:	2301      	movs	r3, #1
 8009ad6:	f000 bc3f 	b.w	800a358 <HAL_RCC_OscConfig+0x8e4>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009ade:	4b82      	ldr	r3, [pc, #520]	; (8009ce8 <HAL_RCC_OscConfig+0x274>)
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	f003 0308 	and.w	r3, r3, #8
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d004      	beq.n	8009af4 <HAL_RCC_OscConfig+0x80>
 8009aea:	4b7f      	ldr	r3, [pc, #508]	; (8009ce8 <HAL_RCC_OscConfig+0x274>)
 8009aec:	681b      	ldr	r3, [r3, #0]
 8009aee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009af2:	e005      	b.n	8009b00 <HAL_RCC_OscConfig+0x8c>
 8009af4:	4b7c      	ldr	r3, [pc, #496]	; (8009ce8 <HAL_RCC_OscConfig+0x274>)
 8009af6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009afa:	091b      	lsrs	r3, r3, #4
 8009afc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009b00:	4293      	cmp	r3, r2
 8009b02:	d224      	bcs.n	8009b4e <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b08:	4618      	mov	r0, r3
 8009b0a:	f000 fe47 	bl	800a79c <RCC_SetFlashLatencyFromMSIRange>
 8009b0e:	4603      	mov	r3, r0
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d002      	beq.n	8009b1a <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 8009b14:	2301      	movs	r3, #1
 8009b16:	f000 bc1f 	b.w	800a358 <HAL_RCC_OscConfig+0x8e4>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009b1a:	4b73      	ldr	r3, [pc, #460]	; (8009ce8 <HAL_RCC_OscConfig+0x274>)
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	4a72      	ldr	r2, [pc, #456]	; (8009ce8 <HAL_RCC_OscConfig+0x274>)
 8009b20:	f043 0308 	orr.w	r3, r3, #8
 8009b24:	6013      	str	r3, [r2, #0]
 8009b26:	4b70      	ldr	r3, [pc, #448]	; (8009ce8 <HAL_RCC_OscConfig+0x274>)
 8009b28:	681b      	ldr	r3, [r3, #0]
 8009b2a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b32:	496d      	ldr	r1, [pc, #436]	; (8009ce8 <HAL_RCC_OscConfig+0x274>)
 8009b34:	4313      	orrs	r3, r2
 8009b36:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009b38:	4b6b      	ldr	r3, [pc, #428]	; (8009ce8 <HAL_RCC_OscConfig+0x274>)
 8009b3a:	685b      	ldr	r3, [r3, #4]
 8009b3c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	6a1b      	ldr	r3, [r3, #32]
 8009b44:	021b      	lsls	r3, r3, #8
 8009b46:	4968      	ldr	r1, [pc, #416]	; (8009ce8 <HAL_RCC_OscConfig+0x274>)
 8009b48:	4313      	orrs	r3, r2
 8009b4a:	604b      	str	r3, [r1, #4]
 8009b4c:	e025      	b.n	8009b9a <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009b4e:	4b66      	ldr	r3, [pc, #408]	; (8009ce8 <HAL_RCC_OscConfig+0x274>)
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	4a65      	ldr	r2, [pc, #404]	; (8009ce8 <HAL_RCC_OscConfig+0x274>)
 8009b54:	f043 0308 	orr.w	r3, r3, #8
 8009b58:	6013      	str	r3, [r2, #0]
 8009b5a:	4b63      	ldr	r3, [pc, #396]	; (8009ce8 <HAL_RCC_OscConfig+0x274>)
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b66:	4960      	ldr	r1, [pc, #384]	; (8009ce8 <HAL_RCC_OscConfig+0x274>)
 8009b68:	4313      	orrs	r3, r2
 8009b6a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009b6c:	4b5e      	ldr	r3, [pc, #376]	; (8009ce8 <HAL_RCC_OscConfig+0x274>)
 8009b6e:	685b      	ldr	r3, [r3, #4]
 8009b70:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	6a1b      	ldr	r3, [r3, #32]
 8009b78:	021b      	lsls	r3, r3, #8
 8009b7a:	495b      	ldr	r1, [pc, #364]	; (8009ce8 <HAL_RCC_OscConfig+0x274>)
 8009b7c:	4313      	orrs	r3, r2
 8009b7e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8009b80:	6a3b      	ldr	r3, [r7, #32]
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d109      	bne.n	8009b9a <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8009b86:	687b      	ldr	r3, [r7, #4]
 8009b88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b8a:	4618      	mov	r0, r3
 8009b8c:	f000 fe06 	bl	800a79c <RCC_SetFlashLatencyFromMSIRange>
 8009b90:	4603      	mov	r3, r0
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d001      	beq.n	8009b9a <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8009b96:	2301      	movs	r3, #1
 8009b98:	e3de      	b.n	800a358 <HAL_RCC_OscConfig+0x8e4>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8009b9a:	f000 fd21 	bl	800a5e0 <HAL_RCC_GetSysClockFreq>
 8009b9e:	4602      	mov	r2, r0
 8009ba0:	4b51      	ldr	r3, [pc, #324]	; (8009ce8 <HAL_RCC_OscConfig+0x274>)
 8009ba2:	689b      	ldr	r3, [r3, #8]
 8009ba4:	091b      	lsrs	r3, r3, #4
 8009ba6:	f003 030f 	and.w	r3, r3, #15
 8009baa:	4950      	ldr	r1, [pc, #320]	; (8009cec <HAL_RCC_OscConfig+0x278>)
 8009bac:	5ccb      	ldrb	r3, [r1, r3]
 8009bae:	f003 031f 	and.w	r3, r3, #31
 8009bb2:	fa22 f303 	lsr.w	r3, r2, r3
 8009bb6:	4a4e      	ldr	r2, [pc, #312]	; (8009cf0 <HAL_RCC_OscConfig+0x27c>)
 8009bb8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8009bba:	4b4e      	ldr	r3, [pc, #312]	; (8009cf4 <HAL_RCC_OscConfig+0x280>)
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	4618      	mov	r0, r3
 8009bc0:	f7fb f96e 	bl	8004ea0 <HAL_InitTick>
 8009bc4:	4603      	mov	r3, r0
 8009bc6:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 8009bc8:	7dfb      	ldrb	r3, [r7, #23]
 8009bca:	2b00      	cmp	r3, #0
 8009bcc:	d052      	beq.n	8009c74 <HAL_RCC_OscConfig+0x200>
        {
          return status;
 8009bce:	7dfb      	ldrb	r3, [r7, #23]
 8009bd0:	e3c2      	b.n	800a358 <HAL_RCC_OscConfig+0x8e4>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	69db      	ldr	r3, [r3, #28]
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d032      	beq.n	8009c40 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8009bda:	4b43      	ldr	r3, [pc, #268]	; (8009ce8 <HAL_RCC_OscConfig+0x274>)
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	4a42      	ldr	r2, [pc, #264]	; (8009ce8 <HAL_RCC_OscConfig+0x274>)
 8009be0:	f043 0301 	orr.w	r3, r3, #1
 8009be4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8009be6:	f7fb fb49 	bl	800527c <HAL_GetTick>
 8009bea:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009bec:	e008      	b.n	8009c00 <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8009bee:	f7fb fb45 	bl	800527c <HAL_GetTick>
 8009bf2:	4602      	mov	r2, r0
 8009bf4:	69bb      	ldr	r3, [r7, #24]
 8009bf6:	1ad3      	subs	r3, r2, r3
 8009bf8:	2b02      	cmp	r3, #2
 8009bfa:	d901      	bls.n	8009c00 <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 8009bfc:	2303      	movs	r3, #3
 8009bfe:	e3ab      	b.n	800a358 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8009c00:	4b39      	ldr	r3, [pc, #228]	; (8009ce8 <HAL_RCC_OscConfig+0x274>)
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	f003 0302 	and.w	r3, r3, #2
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d0f0      	beq.n	8009bee <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8009c0c:	4b36      	ldr	r3, [pc, #216]	; (8009ce8 <HAL_RCC_OscConfig+0x274>)
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	4a35      	ldr	r2, [pc, #212]	; (8009ce8 <HAL_RCC_OscConfig+0x274>)
 8009c12:	f043 0308 	orr.w	r3, r3, #8
 8009c16:	6013      	str	r3, [r2, #0]
 8009c18:	4b33      	ldr	r3, [pc, #204]	; (8009ce8 <HAL_RCC_OscConfig+0x274>)
 8009c1a:	681b      	ldr	r3, [r3, #0]
 8009c1c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c24:	4930      	ldr	r1, [pc, #192]	; (8009ce8 <HAL_RCC_OscConfig+0x274>)
 8009c26:	4313      	orrs	r3, r2
 8009c28:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009c2a:	4b2f      	ldr	r3, [pc, #188]	; (8009ce8 <HAL_RCC_OscConfig+0x274>)
 8009c2c:	685b      	ldr	r3, [r3, #4]
 8009c2e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	6a1b      	ldr	r3, [r3, #32]
 8009c36:	021b      	lsls	r3, r3, #8
 8009c38:	492b      	ldr	r1, [pc, #172]	; (8009ce8 <HAL_RCC_OscConfig+0x274>)
 8009c3a:	4313      	orrs	r3, r2
 8009c3c:	604b      	str	r3, [r1, #4]
 8009c3e:	e01a      	b.n	8009c76 <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8009c40:	4b29      	ldr	r3, [pc, #164]	; (8009ce8 <HAL_RCC_OscConfig+0x274>)
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	4a28      	ldr	r2, [pc, #160]	; (8009ce8 <HAL_RCC_OscConfig+0x274>)
 8009c46:	f023 0301 	bic.w	r3, r3, #1
 8009c4a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8009c4c:	f7fb fb16 	bl	800527c <HAL_GetTick>
 8009c50:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8009c52:	e008      	b.n	8009c66 <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8009c54:	f7fb fb12 	bl	800527c <HAL_GetTick>
 8009c58:	4602      	mov	r2, r0
 8009c5a:	69bb      	ldr	r3, [r7, #24]
 8009c5c:	1ad3      	subs	r3, r2, r3
 8009c5e:	2b02      	cmp	r3, #2
 8009c60:	d901      	bls.n	8009c66 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8009c62:	2303      	movs	r3, #3
 8009c64:	e378      	b.n	800a358 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8009c66:	4b20      	ldr	r3, [pc, #128]	; (8009ce8 <HAL_RCC_OscConfig+0x274>)
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	f003 0302 	and.w	r3, r3, #2
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d1f0      	bne.n	8009c54 <HAL_RCC_OscConfig+0x1e0>
 8009c72:	e000      	b.n	8009c76 <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8009c74:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	681b      	ldr	r3, [r3, #0]
 8009c7a:	f003 0301 	and.w	r3, r3, #1
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d073      	beq.n	8009d6a <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8009c82:	6a3b      	ldr	r3, [r7, #32]
 8009c84:	2b08      	cmp	r3, #8
 8009c86:	d005      	beq.n	8009c94 <HAL_RCC_OscConfig+0x220>
 8009c88:	6a3b      	ldr	r3, [r7, #32]
 8009c8a:	2b0c      	cmp	r3, #12
 8009c8c:	d10e      	bne.n	8009cac <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8009c8e:	69fb      	ldr	r3, [r7, #28]
 8009c90:	2b03      	cmp	r3, #3
 8009c92:	d10b      	bne.n	8009cac <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009c94:	4b14      	ldr	r3, [pc, #80]	; (8009ce8 <HAL_RCC_OscConfig+0x274>)
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d063      	beq.n	8009d68 <HAL_RCC_OscConfig+0x2f4>
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	685b      	ldr	r3, [r3, #4]
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d15f      	bne.n	8009d68 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8009ca8:	2301      	movs	r3, #1
 8009caa:	e355      	b.n	800a358 <HAL_RCC_OscConfig+0x8e4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	685b      	ldr	r3, [r3, #4]
 8009cb0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009cb4:	d106      	bne.n	8009cc4 <HAL_RCC_OscConfig+0x250>
 8009cb6:	4b0c      	ldr	r3, [pc, #48]	; (8009ce8 <HAL_RCC_OscConfig+0x274>)
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	4a0b      	ldr	r2, [pc, #44]	; (8009ce8 <HAL_RCC_OscConfig+0x274>)
 8009cbc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009cc0:	6013      	str	r3, [r2, #0]
 8009cc2:	e025      	b.n	8009d10 <HAL_RCC_OscConfig+0x29c>
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	685b      	ldr	r3, [r3, #4]
 8009cc8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009ccc:	d114      	bne.n	8009cf8 <HAL_RCC_OscConfig+0x284>
 8009cce:	4b06      	ldr	r3, [pc, #24]	; (8009ce8 <HAL_RCC_OscConfig+0x274>)
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	4a05      	ldr	r2, [pc, #20]	; (8009ce8 <HAL_RCC_OscConfig+0x274>)
 8009cd4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009cd8:	6013      	str	r3, [r2, #0]
 8009cda:	4b03      	ldr	r3, [pc, #12]	; (8009ce8 <HAL_RCC_OscConfig+0x274>)
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	4a02      	ldr	r2, [pc, #8]	; (8009ce8 <HAL_RCC_OscConfig+0x274>)
 8009ce0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009ce4:	6013      	str	r3, [r2, #0]
 8009ce6:	e013      	b.n	8009d10 <HAL_RCC_OscConfig+0x29c>
 8009ce8:	40021000 	.word	0x40021000
 8009cec:	08016dec 	.word	0x08016dec
 8009cf0:	20000224 	.word	0x20000224
 8009cf4:	20000228 	.word	0x20000228
 8009cf8:	4b8f      	ldr	r3, [pc, #572]	; (8009f38 <HAL_RCC_OscConfig+0x4c4>)
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	4a8e      	ldr	r2, [pc, #568]	; (8009f38 <HAL_RCC_OscConfig+0x4c4>)
 8009cfe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009d02:	6013      	str	r3, [r2, #0]
 8009d04:	4b8c      	ldr	r3, [pc, #560]	; (8009f38 <HAL_RCC_OscConfig+0x4c4>)
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	4a8b      	ldr	r2, [pc, #556]	; (8009f38 <HAL_RCC_OscConfig+0x4c4>)
 8009d0a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009d0e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	685b      	ldr	r3, [r3, #4]
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d013      	beq.n	8009d40 <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d18:	f7fb fab0 	bl	800527c <HAL_GetTick>
 8009d1c:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009d1e:	e008      	b.n	8009d32 <HAL_RCC_OscConfig+0x2be>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009d20:	f7fb faac 	bl	800527c <HAL_GetTick>
 8009d24:	4602      	mov	r2, r0
 8009d26:	69bb      	ldr	r3, [r7, #24]
 8009d28:	1ad3      	subs	r3, r2, r3
 8009d2a:	2b64      	cmp	r3, #100	; 0x64
 8009d2c:	d901      	bls.n	8009d32 <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 8009d2e:	2303      	movs	r3, #3
 8009d30:	e312      	b.n	800a358 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009d32:	4b81      	ldr	r3, [pc, #516]	; (8009f38 <HAL_RCC_OscConfig+0x4c4>)
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d0f0      	beq.n	8009d20 <HAL_RCC_OscConfig+0x2ac>
 8009d3e:	e014      	b.n	8009d6a <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009d40:	f7fb fa9c 	bl	800527c <HAL_GetTick>
 8009d44:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009d46:	e008      	b.n	8009d5a <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009d48:	f7fb fa98 	bl	800527c <HAL_GetTick>
 8009d4c:	4602      	mov	r2, r0
 8009d4e:	69bb      	ldr	r3, [r7, #24]
 8009d50:	1ad3      	subs	r3, r2, r3
 8009d52:	2b64      	cmp	r3, #100	; 0x64
 8009d54:	d901      	bls.n	8009d5a <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 8009d56:	2303      	movs	r3, #3
 8009d58:	e2fe      	b.n	800a358 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009d5a:	4b77      	ldr	r3, [pc, #476]	; (8009f38 <HAL_RCC_OscConfig+0x4c4>)
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d1f0      	bne.n	8009d48 <HAL_RCC_OscConfig+0x2d4>
 8009d66:	e000      	b.n	8009d6a <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009d68:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	f003 0302 	and.w	r3, r3, #2
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d060      	beq.n	8009e38 <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8009d76:	6a3b      	ldr	r3, [r7, #32]
 8009d78:	2b04      	cmp	r3, #4
 8009d7a:	d005      	beq.n	8009d88 <HAL_RCC_OscConfig+0x314>
 8009d7c:	6a3b      	ldr	r3, [r7, #32]
 8009d7e:	2b0c      	cmp	r3, #12
 8009d80:	d119      	bne.n	8009db6 <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8009d82:	69fb      	ldr	r3, [r7, #28]
 8009d84:	2b02      	cmp	r3, #2
 8009d86:	d116      	bne.n	8009db6 <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009d88:	4b6b      	ldr	r3, [pc, #428]	; (8009f38 <HAL_RCC_OscConfig+0x4c4>)
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d005      	beq.n	8009da0 <HAL_RCC_OscConfig+0x32c>
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	68db      	ldr	r3, [r3, #12]
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d101      	bne.n	8009da0 <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 8009d9c:	2301      	movs	r3, #1
 8009d9e:	e2db      	b.n	800a358 <HAL_RCC_OscConfig+0x8e4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009da0:	4b65      	ldr	r3, [pc, #404]	; (8009f38 <HAL_RCC_OscConfig+0x4c4>)
 8009da2:	685b      	ldr	r3, [r3, #4]
 8009da4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	691b      	ldr	r3, [r3, #16]
 8009dac:	061b      	lsls	r3, r3, #24
 8009dae:	4962      	ldr	r1, [pc, #392]	; (8009f38 <HAL_RCC_OscConfig+0x4c4>)
 8009db0:	4313      	orrs	r3, r2
 8009db2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009db4:	e040      	b.n	8009e38 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	68db      	ldr	r3, [r3, #12]
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d023      	beq.n	8009e06 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009dbe:	4b5e      	ldr	r3, [pc, #376]	; (8009f38 <HAL_RCC_OscConfig+0x4c4>)
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	4a5d      	ldr	r2, [pc, #372]	; (8009f38 <HAL_RCC_OscConfig+0x4c4>)
 8009dc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009dc8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009dca:	f7fb fa57 	bl	800527c <HAL_GetTick>
 8009dce:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009dd0:	e008      	b.n	8009de4 <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009dd2:	f7fb fa53 	bl	800527c <HAL_GetTick>
 8009dd6:	4602      	mov	r2, r0
 8009dd8:	69bb      	ldr	r3, [r7, #24]
 8009dda:	1ad3      	subs	r3, r2, r3
 8009ddc:	2b02      	cmp	r3, #2
 8009dde:	d901      	bls.n	8009de4 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8009de0:	2303      	movs	r3, #3
 8009de2:	e2b9      	b.n	800a358 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009de4:	4b54      	ldr	r3, [pc, #336]	; (8009f38 <HAL_RCC_OscConfig+0x4c4>)
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d0f0      	beq.n	8009dd2 <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009df0:	4b51      	ldr	r3, [pc, #324]	; (8009f38 <HAL_RCC_OscConfig+0x4c4>)
 8009df2:	685b      	ldr	r3, [r3, #4]
 8009df4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	691b      	ldr	r3, [r3, #16]
 8009dfc:	061b      	lsls	r3, r3, #24
 8009dfe:	494e      	ldr	r1, [pc, #312]	; (8009f38 <HAL_RCC_OscConfig+0x4c4>)
 8009e00:	4313      	orrs	r3, r2
 8009e02:	604b      	str	r3, [r1, #4]
 8009e04:	e018      	b.n	8009e38 <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009e06:	4b4c      	ldr	r3, [pc, #304]	; (8009f38 <HAL_RCC_OscConfig+0x4c4>)
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	4a4b      	ldr	r2, [pc, #300]	; (8009f38 <HAL_RCC_OscConfig+0x4c4>)
 8009e0c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009e10:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e12:	f7fb fa33 	bl	800527c <HAL_GetTick>
 8009e16:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009e18:	e008      	b.n	8009e2c <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009e1a:	f7fb fa2f 	bl	800527c <HAL_GetTick>
 8009e1e:	4602      	mov	r2, r0
 8009e20:	69bb      	ldr	r3, [r7, #24]
 8009e22:	1ad3      	subs	r3, r2, r3
 8009e24:	2b02      	cmp	r3, #2
 8009e26:	d901      	bls.n	8009e2c <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 8009e28:	2303      	movs	r3, #3
 8009e2a:	e295      	b.n	800a358 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009e2c:	4b42      	ldr	r3, [pc, #264]	; (8009f38 <HAL_RCC_OscConfig+0x4c4>)
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d1f0      	bne.n	8009e1a <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	681b      	ldr	r3, [r3, #0]
 8009e3c:	f003 0308 	and.w	r3, r3, #8
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	f000 8082 	beq.w	8009f4a <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	695b      	ldr	r3, [r3, #20]
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d05f      	beq.n	8009f0e <HAL_RCC_OscConfig+0x49a>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 8009e4e:	4b3a      	ldr	r3, [pc, #232]	; (8009f38 <HAL_RCC_OscConfig+0x4c4>)
 8009e50:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009e54:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	699a      	ldr	r2, [r3, #24]
 8009e5a:	693b      	ldr	r3, [r7, #16]
 8009e5c:	f003 0310 	and.w	r3, r3, #16
 8009e60:	429a      	cmp	r2, r3
 8009e62:	d037      	beq.n	8009ed4 <HAL_RCC_OscConfig+0x460>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8009e64:	693b      	ldr	r3, [r7, #16]
 8009e66:	f003 0302 	and.w	r3, r3, #2
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d006      	beq.n	8009e7c <HAL_RCC_OscConfig+0x408>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8009e6e:	693b      	ldr	r3, [r7, #16]
 8009e70:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8009e74:	2b00      	cmp	r3, #0
 8009e76:	d101      	bne.n	8009e7c <HAL_RCC_OscConfig+0x408>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 8009e78:	2301      	movs	r3, #1
 8009e7a:	e26d      	b.n	800a358 <HAL_RCC_OscConfig+0x8e4>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8009e7c:	693b      	ldr	r3, [r7, #16]
 8009e7e:	f003 0301 	and.w	r3, r3, #1
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d01b      	beq.n	8009ebe <HAL_RCC_OscConfig+0x44a>
        {
          __HAL_RCC_LSI_DISABLE();
 8009e86:	4b2c      	ldr	r3, [pc, #176]	; (8009f38 <HAL_RCC_OscConfig+0x4c4>)
 8009e88:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009e8c:	4a2a      	ldr	r2, [pc, #168]	; (8009f38 <HAL_RCC_OscConfig+0x4c4>)
 8009e8e:	f023 0301 	bic.w	r3, r3, #1
 8009e92:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8009e96:	f7fb f9f1 	bl	800527c <HAL_GetTick>
 8009e9a:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009e9c:	e008      	b.n	8009eb0 <HAL_RCC_OscConfig+0x43c>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009e9e:	f7fb f9ed 	bl	800527c <HAL_GetTick>
 8009ea2:	4602      	mov	r2, r0
 8009ea4:	69bb      	ldr	r3, [r7, #24]
 8009ea6:	1ad3      	subs	r3, r2, r3
 8009ea8:	2b11      	cmp	r3, #17
 8009eaa:	d901      	bls.n	8009eb0 <HAL_RCC_OscConfig+0x43c>
            {
              return HAL_TIMEOUT;
 8009eac:	2303      	movs	r3, #3
 8009eae:	e253      	b.n	800a358 <HAL_RCC_OscConfig+0x8e4>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009eb0:	4b21      	ldr	r3, [pc, #132]	; (8009f38 <HAL_RCC_OscConfig+0x4c4>)
 8009eb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009eb6:	f003 0302 	and.w	r3, r3, #2
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d1ef      	bne.n	8009e9e <HAL_RCC_OscConfig+0x42a>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 8009ebe:	4b1e      	ldr	r3, [pc, #120]	; (8009f38 <HAL_RCC_OscConfig+0x4c4>)
 8009ec0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009ec4:	f023 0210 	bic.w	r2, r3, #16
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	699b      	ldr	r3, [r3, #24]
 8009ecc:	491a      	ldr	r1, [pc, #104]	; (8009f38 <HAL_RCC_OscConfig+0x4c4>)
 8009ece:	4313      	orrs	r3, r2
 8009ed0:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009ed4:	4b18      	ldr	r3, [pc, #96]	; (8009f38 <HAL_RCC_OscConfig+0x4c4>)
 8009ed6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009eda:	4a17      	ldr	r2, [pc, #92]	; (8009f38 <HAL_RCC_OscConfig+0x4c4>)
 8009edc:	f043 0301 	orr.w	r3, r3, #1
 8009ee0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009ee4:	f7fb f9ca 	bl	800527c <HAL_GetTick>
 8009ee8:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009eea:	e008      	b.n	8009efe <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009eec:	f7fb f9c6 	bl	800527c <HAL_GetTick>
 8009ef0:	4602      	mov	r2, r0
 8009ef2:	69bb      	ldr	r3, [r7, #24]
 8009ef4:	1ad3      	subs	r3, r2, r3
 8009ef6:	2b11      	cmp	r3, #17
 8009ef8:	d901      	bls.n	8009efe <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8009efa:	2303      	movs	r3, #3
 8009efc:	e22c      	b.n	800a358 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009efe:	4b0e      	ldr	r3, [pc, #56]	; (8009f38 <HAL_RCC_OscConfig+0x4c4>)
 8009f00:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009f04:	f003 0302 	and.w	r3, r3, #2
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	d0ef      	beq.n	8009eec <HAL_RCC_OscConfig+0x478>
 8009f0c:	e01d      	b.n	8009f4a <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009f0e:	4b0a      	ldr	r3, [pc, #40]	; (8009f38 <HAL_RCC_OscConfig+0x4c4>)
 8009f10:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009f14:	4a08      	ldr	r2, [pc, #32]	; (8009f38 <HAL_RCC_OscConfig+0x4c4>)
 8009f16:	f023 0301 	bic.w	r3, r3, #1
 8009f1a:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009f1e:	f7fb f9ad 	bl	800527c <HAL_GetTick>
 8009f22:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009f24:	e00a      	b.n	8009f3c <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009f26:	f7fb f9a9 	bl	800527c <HAL_GetTick>
 8009f2a:	4602      	mov	r2, r0
 8009f2c:	69bb      	ldr	r3, [r7, #24]
 8009f2e:	1ad3      	subs	r3, r2, r3
 8009f30:	2b11      	cmp	r3, #17
 8009f32:	d903      	bls.n	8009f3c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 8009f34:	2303      	movs	r3, #3
 8009f36:	e20f      	b.n	800a358 <HAL_RCC_OscConfig+0x8e4>
 8009f38:	40021000 	.word	0x40021000
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009f3c:	4b83      	ldr	r3, [pc, #524]	; (800a14c <HAL_RCC_OscConfig+0x6d8>)
 8009f3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009f42:	f003 0302 	and.w	r3, r3, #2
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d1ed      	bne.n	8009f26 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	f003 0304 	and.w	r3, r3, #4
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	f000 80bd 	beq.w	800a0d2 <HAL_RCC_OscConfig+0x65e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009f58:	2300      	movs	r3, #0
 8009f5a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8009f5e:	4b7b      	ldr	r3, [pc, #492]	; (800a14c <HAL_RCC_OscConfig+0x6d8>)
 8009f60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009f62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d10e      	bne.n	8009f88 <HAL_RCC_OscConfig+0x514>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009f6a:	4b78      	ldr	r3, [pc, #480]	; (800a14c <HAL_RCC_OscConfig+0x6d8>)
 8009f6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009f6e:	4a77      	ldr	r2, [pc, #476]	; (800a14c <HAL_RCC_OscConfig+0x6d8>)
 8009f70:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009f74:	6593      	str	r3, [r2, #88]	; 0x58
 8009f76:	4b75      	ldr	r3, [pc, #468]	; (800a14c <HAL_RCC_OscConfig+0x6d8>)
 8009f78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009f7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009f7e:	60fb      	str	r3, [r7, #12]
 8009f80:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8009f82:	2301      	movs	r3, #1
 8009f84:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009f88:	4b71      	ldr	r3, [pc, #452]	; (800a150 <HAL_RCC_OscConfig+0x6dc>)
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d118      	bne.n	8009fc6 <HAL_RCC_OscConfig+0x552>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009f94:	4b6e      	ldr	r3, [pc, #440]	; (800a150 <HAL_RCC_OscConfig+0x6dc>)
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	4a6d      	ldr	r2, [pc, #436]	; (800a150 <HAL_RCC_OscConfig+0x6dc>)
 8009f9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009f9e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009fa0:	f7fb f96c 	bl	800527c <HAL_GetTick>
 8009fa4:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009fa6:	e008      	b.n	8009fba <HAL_RCC_OscConfig+0x546>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009fa8:	f7fb f968 	bl	800527c <HAL_GetTick>
 8009fac:	4602      	mov	r2, r0
 8009fae:	69bb      	ldr	r3, [r7, #24]
 8009fb0:	1ad3      	subs	r3, r2, r3
 8009fb2:	2b02      	cmp	r3, #2
 8009fb4:	d901      	bls.n	8009fba <HAL_RCC_OscConfig+0x546>
        {
          return HAL_TIMEOUT;
 8009fb6:	2303      	movs	r3, #3
 8009fb8:	e1ce      	b.n	800a358 <HAL_RCC_OscConfig+0x8e4>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8009fba:	4b65      	ldr	r3, [pc, #404]	; (800a150 <HAL_RCC_OscConfig+0x6dc>)
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d0f0      	beq.n	8009fa8 <HAL_RCC_OscConfig+0x534>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	689b      	ldr	r3, [r3, #8]
 8009fca:	f003 0301 	and.w	r3, r3, #1
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d02c      	beq.n	800a02c <HAL_RCC_OscConfig+0x5b8>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 8009fd2:	4b5e      	ldr	r3, [pc, #376]	; (800a14c <HAL_RCC_OscConfig+0x6d8>)
 8009fd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009fd8:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	689b      	ldr	r3, [r3, #8]
 8009fe0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009fe4:	4959      	ldr	r1, [pc, #356]	; (800a14c <HAL_RCC_OscConfig+0x6d8>)
 8009fe6:	4313      	orrs	r3, r2
 8009fe8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	689b      	ldr	r3, [r3, #8]
 8009ff0:	f003 0304 	and.w	r3, r3, #4
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d010      	beq.n	800a01a <HAL_RCC_OscConfig+0x5a6>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8009ff8:	4b54      	ldr	r3, [pc, #336]	; (800a14c <HAL_RCC_OscConfig+0x6d8>)
 8009ffa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009ffe:	4a53      	ldr	r2, [pc, #332]	; (800a14c <HAL_RCC_OscConfig+0x6d8>)
 800a000:	f043 0304 	orr.w	r3, r3, #4
 800a004:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800a008:	4b50      	ldr	r3, [pc, #320]	; (800a14c <HAL_RCC_OscConfig+0x6d8>)
 800a00a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a00e:	4a4f      	ldr	r2, [pc, #316]	; (800a14c <HAL_RCC_OscConfig+0x6d8>)
 800a010:	f043 0301 	orr.w	r3, r3, #1
 800a014:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a018:	e018      	b.n	800a04c <HAL_RCC_OscConfig+0x5d8>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800a01a:	4b4c      	ldr	r3, [pc, #304]	; (800a14c <HAL_RCC_OscConfig+0x6d8>)
 800a01c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a020:	4a4a      	ldr	r2, [pc, #296]	; (800a14c <HAL_RCC_OscConfig+0x6d8>)
 800a022:	f043 0301 	orr.w	r3, r3, #1
 800a026:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800a02a:	e00f      	b.n	800a04c <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800a02c:	4b47      	ldr	r3, [pc, #284]	; (800a14c <HAL_RCC_OscConfig+0x6d8>)
 800a02e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a032:	4a46      	ldr	r2, [pc, #280]	; (800a14c <HAL_RCC_OscConfig+0x6d8>)
 800a034:	f023 0301 	bic.w	r3, r3, #1
 800a038:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800a03c:	4b43      	ldr	r3, [pc, #268]	; (800a14c <HAL_RCC_OscConfig+0x6d8>)
 800a03e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a042:	4a42      	ldr	r2, [pc, #264]	; (800a14c <HAL_RCC_OscConfig+0x6d8>)
 800a044:	f023 0304 	bic.w	r3, r3, #4
 800a048:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	689b      	ldr	r3, [r3, #8]
 800a050:	2b00      	cmp	r3, #0
 800a052:	d016      	beq.n	800a082 <HAL_RCC_OscConfig+0x60e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a054:	f7fb f912 	bl	800527c <HAL_GetTick>
 800a058:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a05a:	e00a      	b.n	800a072 <HAL_RCC_OscConfig+0x5fe>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a05c:	f7fb f90e 	bl	800527c <HAL_GetTick>
 800a060:	4602      	mov	r2, r0
 800a062:	69bb      	ldr	r3, [r7, #24]
 800a064:	1ad3      	subs	r3, r2, r3
 800a066:	f241 3288 	movw	r2, #5000	; 0x1388
 800a06a:	4293      	cmp	r3, r2
 800a06c:	d901      	bls.n	800a072 <HAL_RCC_OscConfig+0x5fe>
        {
          return HAL_TIMEOUT;
 800a06e:	2303      	movs	r3, #3
 800a070:	e172      	b.n	800a358 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a072:	4b36      	ldr	r3, [pc, #216]	; (800a14c <HAL_RCC_OscConfig+0x6d8>)
 800a074:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a078:	f003 0302 	and.w	r3, r3, #2
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d0ed      	beq.n	800a05c <HAL_RCC_OscConfig+0x5e8>
 800a080:	e01d      	b.n	800a0be <HAL_RCC_OscConfig+0x64a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a082:	f7fb f8fb 	bl	800527c <HAL_GetTick>
 800a086:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a088:	e00a      	b.n	800a0a0 <HAL_RCC_OscConfig+0x62c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a08a:	f7fb f8f7 	bl	800527c <HAL_GetTick>
 800a08e:	4602      	mov	r2, r0
 800a090:	69bb      	ldr	r3, [r7, #24]
 800a092:	1ad3      	subs	r3, r2, r3
 800a094:	f241 3288 	movw	r2, #5000	; 0x1388
 800a098:	4293      	cmp	r3, r2
 800a09a:	d901      	bls.n	800a0a0 <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 800a09c:	2303      	movs	r3, #3
 800a09e:	e15b      	b.n	800a358 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a0a0:	4b2a      	ldr	r3, [pc, #168]	; (800a14c <HAL_RCC_OscConfig+0x6d8>)
 800a0a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a0a6:	f003 0302 	and.w	r3, r3, #2
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d1ed      	bne.n	800a08a <HAL_RCC_OscConfig+0x616>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 800a0ae:	4b27      	ldr	r3, [pc, #156]	; (800a14c <HAL_RCC_OscConfig+0x6d8>)
 800a0b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800a0b4:	4a25      	ldr	r2, [pc, #148]	; (800a14c <HAL_RCC_OscConfig+0x6d8>)
 800a0b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a0ba:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a0be:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a0c2:	2b01      	cmp	r3, #1
 800a0c4:	d105      	bne.n	800a0d2 <HAL_RCC_OscConfig+0x65e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a0c6:	4b21      	ldr	r3, [pc, #132]	; (800a14c <HAL_RCC_OscConfig+0x6d8>)
 800a0c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a0ca:	4a20      	ldr	r2, [pc, #128]	; (800a14c <HAL_RCC_OscConfig+0x6d8>)
 800a0cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a0d0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	f003 0320 	and.w	r3, r3, #32
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d041      	beq.n	800a162 <HAL_RCC_OscConfig+0x6ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d01c      	beq.n	800a120 <HAL_RCC_OscConfig+0x6ac>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a0e6:	4b19      	ldr	r3, [pc, #100]	; (800a14c <HAL_RCC_OscConfig+0x6d8>)
 800a0e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a0ec:	4a17      	ldr	r2, [pc, #92]	; (800a14c <HAL_RCC_OscConfig+0x6d8>)
 800a0ee:	f043 0301 	orr.w	r3, r3, #1
 800a0f2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a0f6:	f7fb f8c1 	bl	800527c <HAL_GetTick>
 800a0fa:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a0fc:	e008      	b.n	800a110 <HAL_RCC_OscConfig+0x69c>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a0fe:	f7fb f8bd 	bl	800527c <HAL_GetTick>
 800a102:	4602      	mov	r2, r0
 800a104:	69bb      	ldr	r3, [r7, #24]
 800a106:	1ad3      	subs	r3, r2, r3
 800a108:	2b02      	cmp	r3, #2
 800a10a:	d901      	bls.n	800a110 <HAL_RCC_OscConfig+0x69c>
        {
          return HAL_TIMEOUT;
 800a10c:	2303      	movs	r3, #3
 800a10e:	e123      	b.n	800a358 <HAL_RCC_OscConfig+0x8e4>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a110:	4b0e      	ldr	r3, [pc, #56]	; (800a14c <HAL_RCC_OscConfig+0x6d8>)
 800a112:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a116:	f003 0302 	and.w	r3, r3, #2
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d0ef      	beq.n	800a0fe <HAL_RCC_OscConfig+0x68a>
 800a11e:	e020      	b.n	800a162 <HAL_RCC_OscConfig+0x6ee>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a120:	4b0a      	ldr	r3, [pc, #40]	; (800a14c <HAL_RCC_OscConfig+0x6d8>)
 800a122:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a126:	4a09      	ldr	r2, [pc, #36]	; (800a14c <HAL_RCC_OscConfig+0x6d8>)
 800a128:	f023 0301 	bic.w	r3, r3, #1
 800a12c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a130:	f7fb f8a4 	bl	800527c <HAL_GetTick>
 800a134:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a136:	e00d      	b.n	800a154 <HAL_RCC_OscConfig+0x6e0>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a138:	f7fb f8a0 	bl	800527c <HAL_GetTick>
 800a13c:	4602      	mov	r2, r0
 800a13e:	69bb      	ldr	r3, [r7, #24]
 800a140:	1ad3      	subs	r3, r2, r3
 800a142:	2b02      	cmp	r3, #2
 800a144:	d906      	bls.n	800a154 <HAL_RCC_OscConfig+0x6e0>
        {
          return HAL_TIMEOUT;
 800a146:	2303      	movs	r3, #3
 800a148:	e106      	b.n	800a358 <HAL_RCC_OscConfig+0x8e4>
 800a14a:	bf00      	nop
 800a14c:	40021000 	.word	0x40021000
 800a150:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a154:	4b82      	ldr	r3, [pc, #520]	; (800a360 <HAL_RCC_OscConfig+0x8ec>)
 800a156:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800a15a:	f003 0302 	and.w	r3, r3, #2
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d1ea      	bne.n	800a138 <HAL_RCC_OscConfig+0x6c4>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a166:	2b00      	cmp	r3, #0
 800a168:	f000 80f5 	beq.w	800a356 <HAL_RCC_OscConfig+0x8e2>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800a16c:	687b      	ldr	r3, [r7, #4]
 800a16e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a170:	2b02      	cmp	r3, #2
 800a172:	f040 80cb 	bne.w	800a30c <HAL_RCC_OscConfig+0x898>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800a176:	4b7a      	ldr	r3, [pc, #488]	; (800a360 <HAL_RCC_OscConfig+0x8ec>)
 800a178:	68db      	ldr	r3, [r3, #12]
 800a17a:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800a17c:	69fb      	ldr	r3, [r7, #28]
 800a17e:	f003 0203 	and.w	r2, r3, #3
 800a182:	687b      	ldr	r3, [r7, #4]
 800a184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a186:	429a      	cmp	r2, r3
 800a188:	d12c      	bne.n	800a1e4 <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a18a:	69fb      	ldr	r3, [r7, #28]
 800a18c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a194:	3b01      	subs	r3, #1
 800a196:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800a198:	429a      	cmp	r2, r3
 800a19a:	d123      	bne.n	800a1e4 <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a19c:	69fb      	ldr	r3, [r7, #28]
 800a19e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1a6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a1a8:	429a      	cmp	r2, r3
 800a1aa:	d11b      	bne.n	800a1e4 <HAL_RCC_OscConfig+0x770>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800a1ac:	69fb      	ldr	r3, [r7, #28]
 800a1ae:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a1b6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800a1b8:	429a      	cmp	r2, r3
 800a1ba:	d113      	bne.n	800a1e4 <HAL_RCC_OscConfig+0x770>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a1bc:	69fb      	ldr	r3, [r7, #28]
 800a1be:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a1c6:	085b      	lsrs	r3, r3, #1
 800a1c8:	3b01      	subs	r3, #1
 800a1ca:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800a1cc:	429a      	cmp	r2, r3
 800a1ce:	d109      	bne.n	800a1e4 <HAL_RCC_OscConfig+0x770>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800a1d0:	69fb      	ldr	r3, [r7, #28]
 800a1d2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a1da:	085b      	lsrs	r3, r3, #1
 800a1dc:	3b01      	subs	r3, #1
 800a1de:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a1e0:	429a      	cmp	r2, r3
 800a1e2:	d06d      	beq.n	800a2c0 <HAL_RCC_OscConfig+0x84c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a1e4:	6a3b      	ldr	r3, [r7, #32]
 800a1e6:	2b0c      	cmp	r3, #12
 800a1e8:	d068      	beq.n	800a2bc <HAL_RCC_OscConfig+0x848>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800a1ea:	4b5d      	ldr	r3, [pc, #372]	; (800a360 <HAL_RCC_OscConfig+0x8ec>)
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	d105      	bne.n	800a202 <HAL_RCC_OscConfig+0x78e>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800a1f6:	4b5a      	ldr	r3, [pc, #360]	; (800a360 <HAL_RCC_OscConfig+0x8ec>)
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a1fe:	2b00      	cmp	r3, #0
 800a200:	d001      	beq.n	800a206 <HAL_RCC_OscConfig+0x792>
#endif
            )
          {
            return HAL_ERROR;
 800a202:	2301      	movs	r3, #1
 800a204:	e0a8      	b.n	800a358 <HAL_RCC_OscConfig+0x8e4>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800a206:	4b56      	ldr	r3, [pc, #344]	; (800a360 <HAL_RCC_OscConfig+0x8ec>)
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	4a55      	ldr	r2, [pc, #340]	; (800a360 <HAL_RCC_OscConfig+0x8ec>)
 800a20c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a210:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800a212:	f7fb f833 	bl	800527c <HAL_GetTick>
 800a216:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a218:	e008      	b.n	800a22c <HAL_RCC_OscConfig+0x7b8>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a21a:	f7fb f82f 	bl	800527c <HAL_GetTick>
 800a21e:	4602      	mov	r2, r0
 800a220:	69bb      	ldr	r3, [r7, #24]
 800a222:	1ad3      	subs	r3, r2, r3
 800a224:	2b02      	cmp	r3, #2
 800a226:	d901      	bls.n	800a22c <HAL_RCC_OscConfig+0x7b8>
              {
                return HAL_TIMEOUT;
 800a228:	2303      	movs	r3, #3
 800a22a:	e095      	b.n	800a358 <HAL_RCC_OscConfig+0x8e4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a22c:	4b4c      	ldr	r3, [pc, #304]	; (800a360 <HAL_RCC_OscConfig+0x8ec>)
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a234:	2b00      	cmp	r3, #0
 800a236:	d1f0      	bne.n	800a21a <HAL_RCC_OscConfig+0x7a6>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a238:	4b49      	ldr	r3, [pc, #292]	; (800a360 <HAL_RCC_OscConfig+0x8ec>)
 800a23a:	68da      	ldr	r2, [r3, #12]
 800a23c:	4b49      	ldr	r3, [pc, #292]	; (800a364 <HAL_RCC_OscConfig+0x8f0>)
 800a23e:	4013      	ands	r3, r2
 800a240:	687a      	ldr	r2, [r7, #4]
 800a242:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800a244:	687a      	ldr	r2, [r7, #4]
 800a246:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800a248:	3a01      	subs	r2, #1
 800a24a:	0112      	lsls	r2, r2, #4
 800a24c:	4311      	orrs	r1, r2
 800a24e:	687a      	ldr	r2, [r7, #4]
 800a250:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800a252:	0212      	lsls	r2, r2, #8
 800a254:	4311      	orrs	r1, r2
 800a256:	687a      	ldr	r2, [r7, #4]
 800a258:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800a25a:	0852      	lsrs	r2, r2, #1
 800a25c:	3a01      	subs	r2, #1
 800a25e:	0552      	lsls	r2, r2, #21
 800a260:	4311      	orrs	r1, r2
 800a262:	687a      	ldr	r2, [r7, #4]
 800a264:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800a266:	0852      	lsrs	r2, r2, #1
 800a268:	3a01      	subs	r2, #1
 800a26a:	0652      	lsls	r2, r2, #25
 800a26c:	4311      	orrs	r1, r2
 800a26e:	687a      	ldr	r2, [r7, #4]
 800a270:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800a272:	06d2      	lsls	r2, r2, #27
 800a274:	430a      	orrs	r2, r1
 800a276:	493a      	ldr	r1, [pc, #232]	; (800a360 <HAL_RCC_OscConfig+0x8ec>)
 800a278:	4313      	orrs	r3, r2
 800a27a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800a27c:	4b38      	ldr	r3, [pc, #224]	; (800a360 <HAL_RCC_OscConfig+0x8ec>)
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	4a37      	ldr	r2, [pc, #220]	; (800a360 <HAL_RCC_OscConfig+0x8ec>)
 800a282:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a286:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a288:	4b35      	ldr	r3, [pc, #212]	; (800a360 <HAL_RCC_OscConfig+0x8ec>)
 800a28a:	68db      	ldr	r3, [r3, #12]
 800a28c:	4a34      	ldr	r2, [pc, #208]	; (800a360 <HAL_RCC_OscConfig+0x8ec>)
 800a28e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a292:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800a294:	f7fa fff2 	bl	800527c <HAL_GetTick>
 800a298:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a29a:	e008      	b.n	800a2ae <HAL_RCC_OscConfig+0x83a>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a29c:	f7fa ffee 	bl	800527c <HAL_GetTick>
 800a2a0:	4602      	mov	r2, r0
 800a2a2:	69bb      	ldr	r3, [r7, #24]
 800a2a4:	1ad3      	subs	r3, r2, r3
 800a2a6:	2b02      	cmp	r3, #2
 800a2a8:	d901      	bls.n	800a2ae <HAL_RCC_OscConfig+0x83a>
              {
                return HAL_TIMEOUT;
 800a2aa:	2303      	movs	r3, #3
 800a2ac:	e054      	b.n	800a358 <HAL_RCC_OscConfig+0x8e4>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a2ae:	4b2c      	ldr	r3, [pc, #176]	; (800a360 <HAL_RCC_OscConfig+0x8ec>)
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d0f0      	beq.n	800a29c <HAL_RCC_OscConfig+0x828>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a2ba:	e04c      	b.n	800a356 <HAL_RCC_OscConfig+0x8e2>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800a2bc:	2301      	movs	r3, #1
 800a2be:	e04b      	b.n	800a358 <HAL_RCC_OscConfig+0x8e4>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a2c0:	4b27      	ldr	r3, [pc, #156]	; (800a360 <HAL_RCC_OscConfig+0x8ec>)
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d144      	bne.n	800a356 <HAL_RCC_OscConfig+0x8e2>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800a2cc:	4b24      	ldr	r3, [pc, #144]	; (800a360 <HAL_RCC_OscConfig+0x8ec>)
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	4a23      	ldr	r2, [pc, #140]	; (800a360 <HAL_RCC_OscConfig+0x8ec>)
 800a2d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a2d6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a2d8:	4b21      	ldr	r3, [pc, #132]	; (800a360 <HAL_RCC_OscConfig+0x8ec>)
 800a2da:	68db      	ldr	r3, [r3, #12]
 800a2dc:	4a20      	ldr	r2, [pc, #128]	; (800a360 <HAL_RCC_OscConfig+0x8ec>)
 800a2de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a2e2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800a2e4:	f7fa ffca 	bl	800527c <HAL_GetTick>
 800a2e8:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a2ea:	e008      	b.n	800a2fe <HAL_RCC_OscConfig+0x88a>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a2ec:	f7fa ffc6 	bl	800527c <HAL_GetTick>
 800a2f0:	4602      	mov	r2, r0
 800a2f2:	69bb      	ldr	r3, [r7, #24]
 800a2f4:	1ad3      	subs	r3, r2, r3
 800a2f6:	2b02      	cmp	r3, #2
 800a2f8:	d901      	bls.n	800a2fe <HAL_RCC_OscConfig+0x88a>
            {
              return HAL_TIMEOUT;
 800a2fa:	2303      	movs	r3, #3
 800a2fc:	e02c      	b.n	800a358 <HAL_RCC_OscConfig+0x8e4>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a2fe:	4b18      	ldr	r3, [pc, #96]	; (800a360 <HAL_RCC_OscConfig+0x8ec>)
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a306:	2b00      	cmp	r3, #0
 800a308:	d0f0      	beq.n	800a2ec <HAL_RCC_OscConfig+0x878>
 800a30a:	e024      	b.n	800a356 <HAL_RCC_OscConfig+0x8e2>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800a30c:	6a3b      	ldr	r3, [r7, #32]
 800a30e:	2b0c      	cmp	r3, #12
 800a310:	d01f      	beq.n	800a352 <HAL_RCC_OscConfig+0x8de>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a312:	4b13      	ldr	r3, [pc, #76]	; (800a360 <HAL_RCC_OscConfig+0x8ec>)
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	4a12      	ldr	r2, [pc, #72]	; (800a360 <HAL_RCC_OscConfig+0x8ec>)
 800a318:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a31c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a31e:	f7fa ffad 	bl	800527c <HAL_GetTick>
 800a322:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a324:	e008      	b.n	800a338 <HAL_RCC_OscConfig+0x8c4>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a326:	f7fa ffa9 	bl	800527c <HAL_GetTick>
 800a32a:	4602      	mov	r2, r0
 800a32c:	69bb      	ldr	r3, [r7, #24]
 800a32e:	1ad3      	subs	r3, r2, r3
 800a330:	2b02      	cmp	r3, #2
 800a332:	d901      	bls.n	800a338 <HAL_RCC_OscConfig+0x8c4>
          {
            return HAL_TIMEOUT;
 800a334:	2303      	movs	r3, #3
 800a336:	e00f      	b.n	800a358 <HAL_RCC_OscConfig+0x8e4>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a338:	4b09      	ldr	r3, [pc, #36]	; (800a360 <HAL_RCC_OscConfig+0x8ec>)
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a340:	2b00      	cmp	r3, #0
 800a342:	d1f0      	bne.n	800a326 <HAL_RCC_OscConfig+0x8b2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800a344:	4b06      	ldr	r3, [pc, #24]	; (800a360 <HAL_RCC_OscConfig+0x8ec>)
 800a346:	68da      	ldr	r2, [r3, #12]
 800a348:	4905      	ldr	r1, [pc, #20]	; (800a360 <HAL_RCC_OscConfig+0x8ec>)
 800a34a:	4b07      	ldr	r3, [pc, #28]	; (800a368 <HAL_RCC_OscConfig+0x8f4>)
 800a34c:	4013      	ands	r3, r2
 800a34e:	60cb      	str	r3, [r1, #12]
 800a350:	e001      	b.n	800a356 <HAL_RCC_OscConfig+0x8e2>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800a352:	2301      	movs	r3, #1
 800a354:	e000      	b.n	800a358 <HAL_RCC_OscConfig+0x8e4>
      }
    }
  }
  return HAL_OK;
 800a356:	2300      	movs	r3, #0
}
 800a358:	4618      	mov	r0, r3
 800a35a:	3728      	adds	r7, #40	; 0x28
 800a35c:	46bd      	mov	sp, r7
 800a35e:	bd80      	pop	{r7, pc}
 800a360:	40021000 	.word	0x40021000
 800a364:	019d800c 	.word	0x019d800c
 800a368:	feeefffc 	.word	0xfeeefffc

0800a36c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a36c:	b580      	push	{r7, lr}
 800a36e:	b086      	sub	sp, #24
 800a370:	af00      	add	r7, sp, #0
 800a372:	6078      	str	r0, [r7, #4]
 800a374:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800a376:	2300      	movs	r3, #0
 800a378:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d101      	bne.n	800a384 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800a380:	2301      	movs	r3, #1
 800a382:	e11d      	b.n	800a5c0 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a384:	4b90      	ldr	r3, [pc, #576]	; (800a5c8 <HAL_RCC_ClockConfig+0x25c>)
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	f003 030f 	and.w	r3, r3, #15
 800a38c:	683a      	ldr	r2, [r7, #0]
 800a38e:	429a      	cmp	r2, r3
 800a390:	d910      	bls.n	800a3b4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a392:	4b8d      	ldr	r3, [pc, #564]	; (800a5c8 <HAL_RCC_ClockConfig+0x25c>)
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	f023 020f 	bic.w	r2, r3, #15
 800a39a:	498b      	ldr	r1, [pc, #556]	; (800a5c8 <HAL_RCC_ClockConfig+0x25c>)
 800a39c:	683b      	ldr	r3, [r7, #0]
 800a39e:	4313      	orrs	r3, r2
 800a3a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a3a2:	4b89      	ldr	r3, [pc, #548]	; (800a5c8 <HAL_RCC_ClockConfig+0x25c>)
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	f003 030f 	and.w	r3, r3, #15
 800a3aa:	683a      	ldr	r2, [r7, #0]
 800a3ac:	429a      	cmp	r2, r3
 800a3ae:	d001      	beq.n	800a3b4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800a3b0:	2301      	movs	r3, #1
 800a3b2:	e105      	b.n	800a5c0 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	f003 0302 	and.w	r3, r3, #2
 800a3bc:	2b00      	cmp	r3, #0
 800a3be:	d010      	beq.n	800a3e2 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	689a      	ldr	r2, [r3, #8]
 800a3c4:	4b81      	ldr	r3, [pc, #516]	; (800a5cc <HAL_RCC_ClockConfig+0x260>)
 800a3c6:	689b      	ldr	r3, [r3, #8]
 800a3c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a3cc:	429a      	cmp	r2, r3
 800a3ce:	d908      	bls.n	800a3e2 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a3d0:	4b7e      	ldr	r3, [pc, #504]	; (800a5cc <HAL_RCC_ClockConfig+0x260>)
 800a3d2:	689b      	ldr	r3, [r3, #8]
 800a3d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	689b      	ldr	r3, [r3, #8]
 800a3dc:	497b      	ldr	r1, [pc, #492]	; (800a5cc <HAL_RCC_ClockConfig+0x260>)
 800a3de:	4313      	orrs	r3, r2
 800a3e0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	681b      	ldr	r3, [r3, #0]
 800a3e6:	f003 0301 	and.w	r3, r3, #1
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d079      	beq.n	800a4e2 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	685b      	ldr	r3, [r3, #4]
 800a3f2:	2b03      	cmp	r3, #3
 800a3f4:	d11e      	bne.n	800a434 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a3f6:	4b75      	ldr	r3, [pc, #468]	; (800a5cc <HAL_RCC_ClockConfig+0x260>)
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a3fe:	2b00      	cmp	r3, #0
 800a400:	d101      	bne.n	800a406 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 800a402:	2301      	movs	r3, #1
 800a404:	e0dc      	b.n	800a5c0 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800a406:	f000 fa23 	bl	800a850 <RCC_GetSysClockFreqFromPLLSource>
 800a40a:	4603      	mov	r3, r0
 800a40c:	4a70      	ldr	r2, [pc, #448]	; (800a5d0 <HAL_RCC_ClockConfig+0x264>)
 800a40e:	4293      	cmp	r3, r2
 800a410:	d946      	bls.n	800a4a0 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800a412:	4b6e      	ldr	r3, [pc, #440]	; (800a5cc <HAL_RCC_ClockConfig+0x260>)
 800a414:	689b      	ldr	r3, [r3, #8]
 800a416:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d140      	bne.n	800a4a0 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800a41e:	4b6b      	ldr	r3, [pc, #428]	; (800a5cc <HAL_RCC_ClockConfig+0x260>)
 800a420:	689b      	ldr	r3, [r3, #8]
 800a422:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a426:	4a69      	ldr	r2, [pc, #420]	; (800a5cc <HAL_RCC_ClockConfig+0x260>)
 800a428:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a42c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800a42e:	2380      	movs	r3, #128	; 0x80
 800a430:	617b      	str	r3, [r7, #20]
 800a432:	e035      	b.n	800a4a0 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	685b      	ldr	r3, [r3, #4]
 800a438:	2b02      	cmp	r3, #2
 800a43a:	d107      	bne.n	800a44c <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a43c:	4b63      	ldr	r3, [pc, #396]	; (800a5cc <HAL_RCC_ClockConfig+0x260>)
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a444:	2b00      	cmp	r3, #0
 800a446:	d115      	bne.n	800a474 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800a448:	2301      	movs	r3, #1
 800a44a:	e0b9      	b.n	800a5c0 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	685b      	ldr	r3, [r3, #4]
 800a450:	2b00      	cmp	r3, #0
 800a452:	d107      	bne.n	800a464 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800a454:	4b5d      	ldr	r3, [pc, #372]	; (800a5cc <HAL_RCC_ClockConfig+0x260>)
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	f003 0302 	and.w	r3, r3, #2
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d109      	bne.n	800a474 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800a460:	2301      	movs	r3, #1
 800a462:	e0ad      	b.n	800a5c0 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a464:	4b59      	ldr	r3, [pc, #356]	; (800a5cc <HAL_RCC_ClockConfig+0x260>)
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	d101      	bne.n	800a474 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800a470:	2301      	movs	r3, #1
 800a472:	e0a5      	b.n	800a5c0 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 800a474:	f000 f8b4 	bl	800a5e0 <HAL_RCC_GetSysClockFreq>
 800a478:	4603      	mov	r3, r0
 800a47a:	4a55      	ldr	r2, [pc, #340]	; (800a5d0 <HAL_RCC_ClockConfig+0x264>)
 800a47c:	4293      	cmp	r3, r2
 800a47e:	d90f      	bls.n	800a4a0 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800a480:	4b52      	ldr	r3, [pc, #328]	; (800a5cc <HAL_RCC_ClockConfig+0x260>)
 800a482:	689b      	ldr	r3, [r3, #8]
 800a484:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d109      	bne.n	800a4a0 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800a48c:	4b4f      	ldr	r3, [pc, #316]	; (800a5cc <HAL_RCC_ClockConfig+0x260>)
 800a48e:	689b      	ldr	r3, [r3, #8]
 800a490:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a494:	4a4d      	ldr	r2, [pc, #308]	; (800a5cc <HAL_RCC_ClockConfig+0x260>)
 800a496:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a49a:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800a49c:	2380      	movs	r3, #128	; 0x80
 800a49e:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a4a0:	4b4a      	ldr	r3, [pc, #296]	; (800a5cc <HAL_RCC_ClockConfig+0x260>)
 800a4a2:	689b      	ldr	r3, [r3, #8]
 800a4a4:	f023 0203 	bic.w	r2, r3, #3
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	685b      	ldr	r3, [r3, #4]
 800a4ac:	4947      	ldr	r1, [pc, #284]	; (800a5cc <HAL_RCC_ClockConfig+0x260>)
 800a4ae:	4313      	orrs	r3, r2
 800a4b0:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a4b2:	f7fa fee3 	bl	800527c <HAL_GetTick>
 800a4b6:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a4b8:	e00a      	b.n	800a4d0 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a4ba:	f7fa fedf 	bl	800527c <HAL_GetTick>
 800a4be:	4602      	mov	r2, r0
 800a4c0:	693b      	ldr	r3, [r7, #16]
 800a4c2:	1ad3      	subs	r3, r2, r3
 800a4c4:	f241 3288 	movw	r2, #5000	; 0x1388
 800a4c8:	4293      	cmp	r3, r2
 800a4ca:	d901      	bls.n	800a4d0 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 800a4cc:	2303      	movs	r3, #3
 800a4ce:	e077      	b.n	800a5c0 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a4d0:	4b3e      	ldr	r3, [pc, #248]	; (800a5cc <HAL_RCC_ClockConfig+0x260>)
 800a4d2:	689b      	ldr	r3, [r3, #8]
 800a4d4:	f003 020c 	and.w	r2, r3, #12
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	685b      	ldr	r3, [r3, #4]
 800a4dc:	009b      	lsls	r3, r3, #2
 800a4de:	429a      	cmp	r2, r3
 800a4e0:	d1eb      	bne.n	800a4ba <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 800a4e2:	697b      	ldr	r3, [r7, #20]
 800a4e4:	2b80      	cmp	r3, #128	; 0x80
 800a4e6:	d105      	bne.n	800a4f4 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800a4e8:	4b38      	ldr	r3, [pc, #224]	; (800a5cc <HAL_RCC_ClockConfig+0x260>)
 800a4ea:	689b      	ldr	r3, [r3, #8]
 800a4ec:	4a37      	ldr	r2, [pc, #220]	; (800a5cc <HAL_RCC_ClockConfig+0x260>)
 800a4ee:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800a4f2:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	f003 0302 	and.w	r3, r3, #2
 800a4fc:	2b00      	cmp	r3, #0
 800a4fe:	d010      	beq.n	800a522 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	689a      	ldr	r2, [r3, #8]
 800a504:	4b31      	ldr	r3, [pc, #196]	; (800a5cc <HAL_RCC_ClockConfig+0x260>)
 800a506:	689b      	ldr	r3, [r3, #8]
 800a508:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a50c:	429a      	cmp	r2, r3
 800a50e:	d208      	bcs.n	800a522 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a510:	4b2e      	ldr	r3, [pc, #184]	; (800a5cc <HAL_RCC_ClockConfig+0x260>)
 800a512:	689b      	ldr	r3, [r3, #8]
 800a514:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	689b      	ldr	r3, [r3, #8]
 800a51c:	492b      	ldr	r1, [pc, #172]	; (800a5cc <HAL_RCC_ClockConfig+0x260>)
 800a51e:	4313      	orrs	r3, r2
 800a520:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a522:	4b29      	ldr	r3, [pc, #164]	; (800a5c8 <HAL_RCC_ClockConfig+0x25c>)
 800a524:	681b      	ldr	r3, [r3, #0]
 800a526:	f003 030f 	and.w	r3, r3, #15
 800a52a:	683a      	ldr	r2, [r7, #0]
 800a52c:	429a      	cmp	r2, r3
 800a52e:	d210      	bcs.n	800a552 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a530:	4b25      	ldr	r3, [pc, #148]	; (800a5c8 <HAL_RCC_ClockConfig+0x25c>)
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	f023 020f 	bic.w	r2, r3, #15
 800a538:	4923      	ldr	r1, [pc, #140]	; (800a5c8 <HAL_RCC_ClockConfig+0x25c>)
 800a53a:	683b      	ldr	r3, [r7, #0]
 800a53c:	4313      	orrs	r3, r2
 800a53e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a540:	4b21      	ldr	r3, [pc, #132]	; (800a5c8 <HAL_RCC_ClockConfig+0x25c>)
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	f003 030f 	and.w	r3, r3, #15
 800a548:	683a      	ldr	r2, [r7, #0]
 800a54a:	429a      	cmp	r2, r3
 800a54c:	d001      	beq.n	800a552 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 800a54e:	2301      	movs	r3, #1
 800a550:	e036      	b.n	800a5c0 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	f003 0304 	and.w	r3, r3, #4
 800a55a:	2b00      	cmp	r3, #0
 800a55c:	d008      	beq.n	800a570 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a55e:	4b1b      	ldr	r3, [pc, #108]	; (800a5cc <HAL_RCC_ClockConfig+0x260>)
 800a560:	689b      	ldr	r3, [r3, #8]
 800a562:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	68db      	ldr	r3, [r3, #12]
 800a56a:	4918      	ldr	r1, [pc, #96]	; (800a5cc <HAL_RCC_ClockConfig+0x260>)
 800a56c:	4313      	orrs	r3, r2
 800a56e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	681b      	ldr	r3, [r3, #0]
 800a574:	f003 0308 	and.w	r3, r3, #8
 800a578:	2b00      	cmp	r3, #0
 800a57a:	d009      	beq.n	800a590 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a57c:	4b13      	ldr	r3, [pc, #76]	; (800a5cc <HAL_RCC_ClockConfig+0x260>)
 800a57e:	689b      	ldr	r3, [r3, #8]
 800a580:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	691b      	ldr	r3, [r3, #16]
 800a588:	00db      	lsls	r3, r3, #3
 800a58a:	4910      	ldr	r1, [pc, #64]	; (800a5cc <HAL_RCC_ClockConfig+0x260>)
 800a58c:	4313      	orrs	r3, r2
 800a58e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800a590:	f000 f826 	bl	800a5e0 <HAL_RCC_GetSysClockFreq>
 800a594:	4602      	mov	r2, r0
 800a596:	4b0d      	ldr	r3, [pc, #52]	; (800a5cc <HAL_RCC_ClockConfig+0x260>)
 800a598:	689b      	ldr	r3, [r3, #8]
 800a59a:	091b      	lsrs	r3, r3, #4
 800a59c:	f003 030f 	and.w	r3, r3, #15
 800a5a0:	490c      	ldr	r1, [pc, #48]	; (800a5d4 <HAL_RCC_ClockConfig+0x268>)
 800a5a2:	5ccb      	ldrb	r3, [r1, r3]
 800a5a4:	f003 031f 	and.w	r3, r3, #31
 800a5a8:	fa22 f303 	lsr.w	r3, r2, r3
 800a5ac:	4a0a      	ldr	r2, [pc, #40]	; (800a5d8 <HAL_RCC_ClockConfig+0x26c>)
 800a5ae:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800a5b0:	4b0a      	ldr	r3, [pc, #40]	; (800a5dc <HAL_RCC_ClockConfig+0x270>)
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	4618      	mov	r0, r3
 800a5b6:	f7fa fc73 	bl	8004ea0 <HAL_InitTick>
 800a5ba:	4603      	mov	r3, r0
 800a5bc:	73fb      	strb	r3, [r7, #15]

  return status;
 800a5be:	7bfb      	ldrb	r3, [r7, #15]
}
 800a5c0:	4618      	mov	r0, r3
 800a5c2:	3718      	adds	r7, #24
 800a5c4:	46bd      	mov	sp, r7
 800a5c6:	bd80      	pop	{r7, pc}
 800a5c8:	40022000 	.word	0x40022000
 800a5cc:	40021000 	.word	0x40021000
 800a5d0:	04c4b400 	.word	0x04c4b400
 800a5d4:	08016dec 	.word	0x08016dec
 800a5d8:	20000224 	.word	0x20000224
 800a5dc:	20000228 	.word	0x20000228

0800a5e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a5e0:	b480      	push	{r7}
 800a5e2:	b089      	sub	sp, #36	; 0x24
 800a5e4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800a5e6:	2300      	movs	r3, #0
 800a5e8:	61fb      	str	r3, [r7, #28]
 800a5ea:	2300      	movs	r3, #0
 800a5ec:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a5ee:	4b3e      	ldr	r3, [pc, #248]	; (800a6e8 <HAL_RCC_GetSysClockFreq+0x108>)
 800a5f0:	689b      	ldr	r3, [r3, #8]
 800a5f2:	f003 030c 	and.w	r3, r3, #12
 800a5f6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a5f8:	4b3b      	ldr	r3, [pc, #236]	; (800a6e8 <HAL_RCC_GetSysClockFreq+0x108>)
 800a5fa:	68db      	ldr	r3, [r3, #12]
 800a5fc:	f003 0303 	and.w	r3, r3, #3
 800a600:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800a602:	693b      	ldr	r3, [r7, #16]
 800a604:	2b00      	cmp	r3, #0
 800a606:	d005      	beq.n	800a614 <HAL_RCC_GetSysClockFreq+0x34>
 800a608:	693b      	ldr	r3, [r7, #16]
 800a60a:	2b0c      	cmp	r3, #12
 800a60c:	d121      	bne.n	800a652 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	2b01      	cmp	r3, #1
 800a612:	d11e      	bne.n	800a652 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800a614:	4b34      	ldr	r3, [pc, #208]	; (800a6e8 <HAL_RCC_GetSysClockFreq+0x108>)
 800a616:	681b      	ldr	r3, [r3, #0]
 800a618:	f003 0308 	and.w	r3, r3, #8
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d107      	bne.n	800a630 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800a620:	4b31      	ldr	r3, [pc, #196]	; (800a6e8 <HAL_RCC_GetSysClockFreq+0x108>)
 800a622:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a626:	0a1b      	lsrs	r3, r3, #8
 800a628:	f003 030f 	and.w	r3, r3, #15
 800a62c:	61fb      	str	r3, [r7, #28]
 800a62e:	e005      	b.n	800a63c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800a630:	4b2d      	ldr	r3, [pc, #180]	; (800a6e8 <HAL_RCC_GetSysClockFreq+0x108>)
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	091b      	lsrs	r3, r3, #4
 800a636:	f003 030f 	and.w	r3, r3, #15
 800a63a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800a63c:	4a2b      	ldr	r2, [pc, #172]	; (800a6ec <HAL_RCC_GetSysClockFreq+0x10c>)
 800a63e:	69fb      	ldr	r3, [r7, #28]
 800a640:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a644:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800a646:	693b      	ldr	r3, [r7, #16]
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d10d      	bne.n	800a668 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800a64c:	69fb      	ldr	r3, [r7, #28]
 800a64e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800a650:	e00a      	b.n	800a668 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800a652:	693b      	ldr	r3, [r7, #16]
 800a654:	2b04      	cmp	r3, #4
 800a656:	d102      	bne.n	800a65e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800a658:	4b25      	ldr	r3, [pc, #148]	; (800a6f0 <HAL_RCC_GetSysClockFreq+0x110>)
 800a65a:	61bb      	str	r3, [r7, #24]
 800a65c:	e004      	b.n	800a668 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800a65e:	693b      	ldr	r3, [r7, #16]
 800a660:	2b08      	cmp	r3, #8
 800a662:	d101      	bne.n	800a668 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800a664:	4b22      	ldr	r3, [pc, #136]	; (800a6f0 <HAL_RCC_GetSysClockFreq+0x110>)
 800a666:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800a668:	693b      	ldr	r3, [r7, #16]
 800a66a:	2b0c      	cmp	r3, #12
 800a66c:	d134      	bne.n	800a6d8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a66e:	4b1e      	ldr	r3, [pc, #120]	; (800a6e8 <HAL_RCC_GetSysClockFreq+0x108>)
 800a670:	68db      	ldr	r3, [r3, #12]
 800a672:	f003 0303 	and.w	r3, r3, #3
 800a676:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800a678:	68bb      	ldr	r3, [r7, #8]
 800a67a:	2b02      	cmp	r3, #2
 800a67c:	d003      	beq.n	800a686 <HAL_RCC_GetSysClockFreq+0xa6>
 800a67e:	68bb      	ldr	r3, [r7, #8]
 800a680:	2b03      	cmp	r3, #3
 800a682:	d003      	beq.n	800a68c <HAL_RCC_GetSysClockFreq+0xac>
 800a684:	e005      	b.n	800a692 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800a686:	4b1a      	ldr	r3, [pc, #104]	; (800a6f0 <HAL_RCC_GetSysClockFreq+0x110>)
 800a688:	617b      	str	r3, [r7, #20]
      break;
 800a68a:	e005      	b.n	800a698 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800a68c:	4b18      	ldr	r3, [pc, #96]	; (800a6f0 <HAL_RCC_GetSysClockFreq+0x110>)
 800a68e:	617b      	str	r3, [r7, #20]
      break;
 800a690:	e002      	b.n	800a698 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800a692:	69fb      	ldr	r3, [r7, #28]
 800a694:	617b      	str	r3, [r7, #20]
      break;
 800a696:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a698:	4b13      	ldr	r3, [pc, #76]	; (800a6e8 <HAL_RCC_GetSysClockFreq+0x108>)
 800a69a:	68db      	ldr	r3, [r3, #12]
 800a69c:	091b      	lsrs	r3, r3, #4
 800a69e:	f003 030f 	and.w	r3, r3, #15
 800a6a2:	3301      	adds	r3, #1
 800a6a4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800a6a6:	4b10      	ldr	r3, [pc, #64]	; (800a6e8 <HAL_RCC_GetSysClockFreq+0x108>)
 800a6a8:	68db      	ldr	r3, [r3, #12]
 800a6aa:	0a1b      	lsrs	r3, r3, #8
 800a6ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a6b0:	697a      	ldr	r2, [r7, #20]
 800a6b2:	fb03 f202 	mul.w	r2, r3, r2
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a6bc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a6be:	4b0a      	ldr	r3, [pc, #40]	; (800a6e8 <HAL_RCC_GetSysClockFreq+0x108>)
 800a6c0:	68db      	ldr	r3, [r3, #12]
 800a6c2:	0e5b      	lsrs	r3, r3, #25
 800a6c4:	f003 0303 	and.w	r3, r3, #3
 800a6c8:	3301      	adds	r3, #1
 800a6ca:	005b      	lsls	r3, r3, #1
 800a6cc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800a6ce:	697a      	ldr	r2, [r7, #20]
 800a6d0:	683b      	ldr	r3, [r7, #0]
 800a6d2:	fbb2 f3f3 	udiv	r3, r2, r3
 800a6d6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800a6d8:	69bb      	ldr	r3, [r7, #24]
}
 800a6da:	4618      	mov	r0, r3
 800a6dc:	3724      	adds	r7, #36	; 0x24
 800a6de:	46bd      	mov	sp, r7
 800a6e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e4:	4770      	bx	lr
 800a6e6:	bf00      	nop
 800a6e8:	40021000 	.word	0x40021000
 800a6ec:	08016e04 	.word	0x08016e04
 800a6f0:	00f42400 	.word	0x00f42400

0800a6f4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a6f4:	b480      	push	{r7}
 800a6f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a6f8:	4b03      	ldr	r3, [pc, #12]	; (800a708 <HAL_RCC_GetHCLKFreq+0x14>)
 800a6fa:	681b      	ldr	r3, [r3, #0]
}
 800a6fc:	4618      	mov	r0, r3
 800a6fe:	46bd      	mov	sp, r7
 800a700:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a704:	4770      	bx	lr
 800a706:	bf00      	nop
 800a708:	20000224 	.word	0x20000224

0800a70c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a70c:	b580      	push	{r7, lr}
 800a70e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800a710:	f7ff fff0 	bl	800a6f4 <HAL_RCC_GetHCLKFreq>
 800a714:	4602      	mov	r2, r0
 800a716:	4b06      	ldr	r3, [pc, #24]	; (800a730 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a718:	689b      	ldr	r3, [r3, #8]
 800a71a:	0adb      	lsrs	r3, r3, #11
 800a71c:	f003 0307 	and.w	r3, r3, #7
 800a720:	4904      	ldr	r1, [pc, #16]	; (800a734 <HAL_RCC_GetPCLK2Freq+0x28>)
 800a722:	5ccb      	ldrb	r3, [r1, r3]
 800a724:	f003 031f 	and.w	r3, r3, #31
 800a728:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a72c:	4618      	mov	r0, r3
 800a72e:	bd80      	pop	{r7, pc}
 800a730:	40021000 	.word	0x40021000
 800a734:	08016dfc 	.word	0x08016dfc

0800a738 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800a738:	b480      	push	{r7}
 800a73a:	b083      	sub	sp, #12
 800a73c:	af00      	add	r7, sp, #0
 800a73e:	6078      	str	r0, [r7, #4]
 800a740:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	220f      	movs	r2, #15
 800a746:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800a748:	4b12      	ldr	r3, [pc, #72]	; (800a794 <HAL_RCC_GetClockConfig+0x5c>)
 800a74a:	689b      	ldr	r3, [r3, #8]
 800a74c:	f003 0203 	and.w	r2, r3, #3
 800a750:	687b      	ldr	r3, [r7, #4]
 800a752:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 800a754:	4b0f      	ldr	r3, [pc, #60]	; (800a794 <HAL_RCC_GetClockConfig+0x5c>)
 800a756:	689b      	ldr	r3, [r3, #8]
 800a758:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800a75c:	687b      	ldr	r3, [r7, #4]
 800a75e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800a760:	4b0c      	ldr	r3, [pc, #48]	; (800a794 <HAL_RCC_GetClockConfig+0x5c>)
 800a762:	689b      	ldr	r3, [r3, #8]
 800a764:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800a76c:	4b09      	ldr	r3, [pc, #36]	; (800a794 <HAL_RCC_GetClockConfig+0x5c>)
 800a76e:	689b      	ldr	r3, [r3, #8]
 800a770:	08db      	lsrs	r3, r3, #3
 800a772:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800a77a:	4b07      	ldr	r3, [pc, #28]	; (800a798 <HAL_RCC_GetClockConfig+0x60>)
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	f003 020f 	and.w	r2, r3, #15
 800a782:	683b      	ldr	r3, [r7, #0]
 800a784:	601a      	str	r2, [r3, #0]
}
 800a786:	bf00      	nop
 800a788:	370c      	adds	r7, #12
 800a78a:	46bd      	mov	sp, r7
 800a78c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a790:	4770      	bx	lr
 800a792:	bf00      	nop
 800a794:	40021000 	.word	0x40021000
 800a798:	40022000 	.word	0x40022000

0800a79c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800a79c:	b580      	push	{r7, lr}
 800a79e:	b086      	sub	sp, #24
 800a7a0:	af00      	add	r7, sp, #0
 800a7a2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800a7a4:	2300      	movs	r3, #0
 800a7a6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800a7a8:	4b27      	ldr	r3, [pc, #156]	; (800a848 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800a7aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a7ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d003      	beq.n	800a7bc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800a7b4:	f7ff f834 	bl	8009820 <HAL_PWREx_GetVoltageRange>
 800a7b8:	6178      	str	r0, [r7, #20]
 800a7ba:	e014      	b.n	800a7e6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800a7bc:	4b22      	ldr	r3, [pc, #136]	; (800a848 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800a7be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a7c0:	4a21      	ldr	r2, [pc, #132]	; (800a848 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800a7c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a7c6:	6593      	str	r3, [r2, #88]	; 0x58
 800a7c8:	4b1f      	ldr	r3, [pc, #124]	; (800a848 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800a7ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a7cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a7d0:	60fb      	str	r3, [r7, #12]
 800a7d2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800a7d4:	f7ff f824 	bl	8009820 <HAL_PWREx_GetVoltageRange>
 800a7d8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800a7da:	4b1b      	ldr	r3, [pc, #108]	; (800a848 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800a7dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a7de:	4a1a      	ldr	r2, [pc, #104]	; (800a848 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800a7e0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a7e4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800a7e6:	697b      	ldr	r3, [r7, #20]
 800a7e8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a7ec:	d10b      	bne.n	800a806 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	2b80      	cmp	r3, #128	; 0x80
 800a7f2:	d913      	bls.n	800a81c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	2ba0      	cmp	r3, #160	; 0xa0
 800a7f8:	d902      	bls.n	800a800 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800a7fa:	2302      	movs	r3, #2
 800a7fc:	613b      	str	r3, [r7, #16]
 800a7fe:	e00d      	b.n	800a81c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800a800:	2301      	movs	r3, #1
 800a802:	613b      	str	r3, [r7, #16]
 800a804:	e00a      	b.n	800a81c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	2b7f      	cmp	r3, #127	; 0x7f
 800a80a:	d902      	bls.n	800a812 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 800a80c:	2302      	movs	r3, #2
 800a80e:	613b      	str	r3, [r7, #16]
 800a810:	e004      	b.n	800a81c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	2b70      	cmp	r3, #112	; 0x70
 800a816:	d101      	bne.n	800a81c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800a818:	2301      	movs	r3, #1
 800a81a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800a81c:	4b0b      	ldr	r3, [pc, #44]	; (800a84c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	f023 020f 	bic.w	r2, r3, #15
 800a824:	4909      	ldr	r1, [pc, #36]	; (800a84c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800a826:	693b      	ldr	r3, [r7, #16]
 800a828:	4313      	orrs	r3, r2
 800a82a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800a82c:	4b07      	ldr	r3, [pc, #28]	; (800a84c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	f003 030f 	and.w	r3, r3, #15
 800a834:	693a      	ldr	r2, [r7, #16]
 800a836:	429a      	cmp	r2, r3
 800a838:	d001      	beq.n	800a83e <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800a83a:	2301      	movs	r3, #1
 800a83c:	e000      	b.n	800a840 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800a83e:	2300      	movs	r3, #0
}
 800a840:	4618      	mov	r0, r3
 800a842:	3718      	adds	r7, #24
 800a844:	46bd      	mov	sp, r7
 800a846:	bd80      	pop	{r7, pc}
 800a848:	40021000 	.word	0x40021000
 800a84c:	40022000 	.word	0x40022000

0800a850 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800a850:	b480      	push	{r7}
 800a852:	b087      	sub	sp, #28
 800a854:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a856:	4b2d      	ldr	r3, [pc, #180]	; (800a90c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800a858:	68db      	ldr	r3, [r3, #12]
 800a85a:	f003 0303 	and.w	r3, r3, #3
 800a85e:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	2b03      	cmp	r3, #3
 800a864:	d00b      	beq.n	800a87e <RCC_GetSysClockFreqFromPLLSource+0x2e>
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	2b03      	cmp	r3, #3
 800a86a:	d825      	bhi.n	800a8b8 <RCC_GetSysClockFreqFromPLLSource+0x68>
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	2b01      	cmp	r3, #1
 800a870:	d008      	beq.n	800a884 <RCC_GetSysClockFreqFromPLLSource+0x34>
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	2b02      	cmp	r3, #2
 800a876:	d11f      	bne.n	800a8b8 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 800a878:	4b25      	ldr	r3, [pc, #148]	; (800a910 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800a87a:	613b      	str	r3, [r7, #16]
    break;
 800a87c:	e01f      	b.n	800a8be <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800a87e:	4b24      	ldr	r3, [pc, #144]	; (800a910 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800a880:	613b      	str	r3, [r7, #16]
    break;
 800a882:	e01c      	b.n	800a8be <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800a884:	4b21      	ldr	r3, [pc, #132]	; (800a90c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	f003 0308 	and.w	r3, r3, #8
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d107      	bne.n	800a8a0 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800a890:	4b1e      	ldr	r3, [pc, #120]	; (800a90c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800a892:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800a896:	0a1b      	lsrs	r3, r3, #8
 800a898:	f003 030f 	and.w	r3, r3, #15
 800a89c:	617b      	str	r3, [r7, #20]
 800a89e:	e005      	b.n	800a8ac <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800a8a0:	4b1a      	ldr	r3, [pc, #104]	; (800a90c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	091b      	lsrs	r3, r3, #4
 800a8a6:	f003 030f 	and.w	r3, r3, #15
 800a8aa:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 800a8ac:	4a19      	ldr	r2, [pc, #100]	; (800a914 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 800a8ae:	697b      	ldr	r3, [r7, #20]
 800a8b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a8b4:	613b      	str	r3, [r7, #16]
    break;
 800a8b6:	e002      	b.n	800a8be <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 800a8b8:	2300      	movs	r3, #0
 800a8ba:	613b      	str	r3, [r7, #16]
    break;
 800a8bc:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a8be:	4b13      	ldr	r3, [pc, #76]	; (800a90c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800a8c0:	68db      	ldr	r3, [r3, #12]
 800a8c2:	091b      	lsrs	r3, r3, #4
 800a8c4:	f003 030f 	and.w	r3, r3, #15
 800a8c8:	3301      	adds	r3, #1
 800a8ca:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800a8cc:	4b0f      	ldr	r3, [pc, #60]	; (800a90c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800a8ce:	68db      	ldr	r3, [r3, #12]
 800a8d0:	0a1b      	lsrs	r3, r3, #8
 800a8d2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a8d6:	693a      	ldr	r2, [r7, #16]
 800a8d8:	fb03 f202 	mul.w	r2, r3, r2
 800a8dc:	68bb      	ldr	r3, [r7, #8]
 800a8de:	fbb2 f3f3 	udiv	r3, r2, r3
 800a8e2:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a8e4:	4b09      	ldr	r3, [pc, #36]	; (800a90c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800a8e6:	68db      	ldr	r3, [r3, #12]
 800a8e8:	0e5b      	lsrs	r3, r3, #25
 800a8ea:	f003 0303 	and.w	r3, r3, #3
 800a8ee:	3301      	adds	r3, #1
 800a8f0:	005b      	lsls	r3, r3, #1
 800a8f2:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 800a8f4:	693a      	ldr	r2, [r7, #16]
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a8fc:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800a8fe:	683b      	ldr	r3, [r7, #0]
}
 800a900:	4618      	mov	r0, r3
 800a902:	371c      	adds	r7, #28
 800a904:	46bd      	mov	sp, r7
 800a906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a90a:	4770      	bx	lr
 800a90c:	40021000 	.word	0x40021000
 800a910:	00f42400 	.word	0x00f42400
 800a914:	08016e04 	.word	0x08016e04

0800a918 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a918:	b580      	push	{r7, lr}
 800a91a:	b086      	sub	sp, #24
 800a91c:	af00      	add	r7, sp, #0
 800a91e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a920:	2300      	movs	r3, #0
 800a922:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a924:	2300      	movs	r3, #0
 800a926:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a930:	2b00      	cmp	r3, #0
 800a932:	d040      	beq.n	800a9b6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a938:	2b80      	cmp	r3, #128	; 0x80
 800a93a:	d02a      	beq.n	800a992 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800a93c:	2b80      	cmp	r3, #128	; 0x80
 800a93e:	d825      	bhi.n	800a98c <HAL_RCCEx_PeriphCLKConfig+0x74>
 800a940:	2b60      	cmp	r3, #96	; 0x60
 800a942:	d026      	beq.n	800a992 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 800a944:	2b60      	cmp	r3, #96	; 0x60
 800a946:	d821      	bhi.n	800a98c <HAL_RCCEx_PeriphCLKConfig+0x74>
 800a948:	2b40      	cmp	r3, #64	; 0x40
 800a94a:	d006      	beq.n	800a95a <HAL_RCCEx_PeriphCLKConfig+0x42>
 800a94c:	2b40      	cmp	r3, #64	; 0x40
 800a94e:	d81d      	bhi.n	800a98c <HAL_RCCEx_PeriphCLKConfig+0x74>
 800a950:	2b00      	cmp	r3, #0
 800a952:	d009      	beq.n	800a968 <HAL_RCCEx_PeriphCLKConfig+0x50>
 800a954:	2b20      	cmp	r3, #32
 800a956:	d010      	beq.n	800a97a <HAL_RCCEx_PeriphCLKConfig+0x62>
 800a958:	e018      	b.n	800a98c <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800a95a:	4b89      	ldr	r3, [pc, #548]	; (800ab80 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a95c:	68db      	ldr	r3, [r3, #12]
 800a95e:	4a88      	ldr	r2, [pc, #544]	; (800ab80 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a960:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a964:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800a966:	e015      	b.n	800a994 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	3304      	adds	r3, #4
 800a96c:	2100      	movs	r1, #0
 800a96e:	4618      	mov	r0, r3
 800a970:	f000 fb3e 	bl	800aff0 <RCCEx_PLLSAI1_Config>
 800a974:	4603      	mov	r3, r0
 800a976:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800a978:	e00c      	b.n	800a994 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	3320      	adds	r3, #32
 800a97e:	2100      	movs	r1, #0
 800a980:	4618      	mov	r0, r3
 800a982:	f000 fc29 	bl	800b1d8 <RCCEx_PLLSAI2_Config>
 800a986:	4603      	mov	r3, r0
 800a988:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800a98a:	e003      	b.n	800a994 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800a98c:	2301      	movs	r3, #1
 800a98e:	74fb      	strb	r3, [r7, #19]
      break;
 800a990:	e000      	b.n	800a994 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 800a992:	bf00      	nop
    }

    if(ret == HAL_OK)
 800a994:	7cfb      	ldrb	r3, [r7, #19]
 800a996:	2b00      	cmp	r3, #0
 800a998:	d10b      	bne.n	800a9b2 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800a99a:	4b79      	ldr	r3, [pc, #484]	; (800ab80 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a99c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800a9a0:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800a9a8:	4975      	ldr	r1, [pc, #468]	; (800ab80 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a9aa:	4313      	orrs	r3, r2
 800a9ac:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 800a9b0:	e001      	b.n	800a9b6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a9b2:	7cfb      	ldrb	r3, [r7, #19]
 800a9b4:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800a9be:	2b00      	cmp	r3, #0
 800a9c0:	d047      	beq.n	800aa52 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a9c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a9ca:	d030      	beq.n	800aa2e <HAL_RCCEx_PeriphCLKConfig+0x116>
 800a9cc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a9d0:	d82a      	bhi.n	800aa28 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800a9d2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a9d6:	d02a      	beq.n	800aa2e <HAL_RCCEx_PeriphCLKConfig+0x116>
 800a9d8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a9dc:	d824      	bhi.n	800aa28 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800a9de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a9e2:	d008      	beq.n	800a9f6 <HAL_RCCEx_PeriphCLKConfig+0xde>
 800a9e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a9e8:	d81e      	bhi.n	800aa28 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d00a      	beq.n	800aa04 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800a9ee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a9f2:	d010      	beq.n	800aa16 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 800a9f4:	e018      	b.n	800aa28 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800a9f6:	4b62      	ldr	r3, [pc, #392]	; (800ab80 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a9f8:	68db      	ldr	r3, [r3, #12]
 800a9fa:	4a61      	ldr	r2, [pc, #388]	; (800ab80 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800a9fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800aa00:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800aa02:	e015      	b.n	800aa30 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	3304      	adds	r3, #4
 800aa08:	2100      	movs	r1, #0
 800aa0a:	4618      	mov	r0, r3
 800aa0c:	f000 faf0 	bl	800aff0 <RCCEx_PLLSAI1_Config>
 800aa10:	4603      	mov	r3, r0
 800aa12:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800aa14:	e00c      	b.n	800aa30 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800aa16:	687b      	ldr	r3, [r7, #4]
 800aa18:	3320      	adds	r3, #32
 800aa1a:	2100      	movs	r1, #0
 800aa1c:	4618      	mov	r0, r3
 800aa1e:	f000 fbdb 	bl	800b1d8 <RCCEx_PLLSAI2_Config>
 800aa22:	4603      	mov	r3, r0
 800aa24:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800aa26:	e003      	b.n	800aa30 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800aa28:	2301      	movs	r3, #1
 800aa2a:	74fb      	strb	r3, [r7, #19]
      break;
 800aa2c:	e000      	b.n	800aa30 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 800aa2e:	bf00      	nop
    }

    if(ret == HAL_OK)
 800aa30:	7cfb      	ldrb	r3, [r7, #19]
 800aa32:	2b00      	cmp	r3, #0
 800aa34:	d10b      	bne.n	800aa4e <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800aa36:	4b52      	ldr	r3, [pc, #328]	; (800ab80 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800aa38:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800aa3c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800aa44:	494e      	ldr	r1, [pc, #312]	; (800ab80 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800aa46:	4313      	orrs	r3, r2
 800aa48:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 800aa4c:	e001      	b.n	800aa52 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800aa4e:	7cfb      	ldrb	r3, [r7, #19]
 800aa50:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800aa52:	687b      	ldr	r3, [r7, #4]
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	f000 809f 	beq.w	800ab9e <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 800aa60:	2300      	movs	r3, #0
 800aa62:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800aa64:	4b46      	ldr	r3, [pc, #280]	; (800ab80 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800aa66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aa68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800aa6c:	2b00      	cmp	r3, #0
 800aa6e:	d101      	bne.n	800aa74 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 800aa70:	2301      	movs	r3, #1
 800aa72:	e000      	b.n	800aa76 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 800aa74:	2300      	movs	r3, #0
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	d00d      	beq.n	800aa96 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800aa7a:	4b41      	ldr	r3, [pc, #260]	; (800ab80 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800aa7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aa7e:	4a40      	ldr	r2, [pc, #256]	; (800ab80 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800aa80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800aa84:	6593      	str	r3, [r2, #88]	; 0x58
 800aa86:	4b3e      	ldr	r3, [pc, #248]	; (800ab80 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800aa88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aa8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800aa8e:	60bb      	str	r3, [r7, #8]
 800aa90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800aa92:	2301      	movs	r3, #1
 800aa94:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800aa96:	4b3b      	ldr	r3, [pc, #236]	; (800ab84 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	4a3a      	ldr	r2, [pc, #232]	; (800ab84 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800aa9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800aaa0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800aaa2:	f7fa fbeb 	bl	800527c <HAL_GetTick>
 800aaa6:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800aaa8:	e009      	b.n	800aabe <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800aaaa:	f7fa fbe7 	bl	800527c <HAL_GetTick>
 800aaae:	4602      	mov	r2, r0
 800aab0:	68fb      	ldr	r3, [r7, #12]
 800aab2:	1ad3      	subs	r3, r2, r3
 800aab4:	2b02      	cmp	r3, #2
 800aab6:	d902      	bls.n	800aabe <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 800aab8:	2303      	movs	r3, #3
 800aaba:	74fb      	strb	r3, [r7, #19]
        break;
 800aabc:	e005      	b.n	800aaca <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800aabe:	4b31      	ldr	r3, [pc, #196]	; (800ab84 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d0ef      	beq.n	800aaaa <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 800aaca:	7cfb      	ldrb	r3, [r7, #19]
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d15b      	bne.n	800ab88 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800aad0:	4b2b      	ldr	r3, [pc, #172]	; (800ab80 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800aad2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aad6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800aada:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800aadc:	697b      	ldr	r3, [r7, #20]
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d01f      	beq.n	800ab22 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800aae8:	697a      	ldr	r2, [r7, #20]
 800aaea:	429a      	cmp	r2, r3
 800aaec:	d019      	beq.n	800ab22 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800aaee:	4b24      	ldr	r3, [pc, #144]	; (800ab80 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800aaf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800aaf4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800aaf8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800aafa:	4b21      	ldr	r3, [pc, #132]	; (800ab80 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800aafc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ab00:	4a1f      	ldr	r2, [pc, #124]	; (800ab80 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800ab02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ab06:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800ab0a:	4b1d      	ldr	r3, [pc, #116]	; (800ab80 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800ab0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ab10:	4a1b      	ldr	r2, [pc, #108]	; (800ab80 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800ab12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ab16:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800ab1a:	4a19      	ldr	r2, [pc, #100]	; (800ab80 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800ab1c:	697b      	ldr	r3, [r7, #20]
 800ab1e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800ab22:	697b      	ldr	r3, [r7, #20]
 800ab24:	f003 0301 	and.w	r3, r3, #1
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d016      	beq.n	800ab5a <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ab2c:	f7fa fba6 	bl	800527c <HAL_GetTick>
 800ab30:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ab32:	e00b      	b.n	800ab4c <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800ab34:	f7fa fba2 	bl	800527c <HAL_GetTick>
 800ab38:	4602      	mov	r2, r0
 800ab3a:	68fb      	ldr	r3, [r7, #12]
 800ab3c:	1ad3      	subs	r3, r2, r3
 800ab3e:	f241 3288 	movw	r2, #5000	; 0x1388
 800ab42:	4293      	cmp	r3, r2
 800ab44:	d902      	bls.n	800ab4c <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 800ab46:	2303      	movs	r3, #3
 800ab48:	74fb      	strb	r3, [r7, #19]
            break;
 800ab4a:	e006      	b.n	800ab5a <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800ab4c:	4b0c      	ldr	r3, [pc, #48]	; (800ab80 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800ab4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ab52:	f003 0302 	and.w	r3, r3, #2
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d0ec      	beq.n	800ab34 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800ab5a:	7cfb      	ldrb	r3, [r7, #19]
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	d10c      	bne.n	800ab7a <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800ab60:	4b07      	ldr	r3, [pc, #28]	; (800ab80 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800ab62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800ab66:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800ab6a:	687b      	ldr	r3, [r7, #4]
 800ab6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800ab70:	4903      	ldr	r1, [pc, #12]	; (800ab80 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800ab72:	4313      	orrs	r3, r2
 800ab74:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 800ab78:	e008      	b.n	800ab8c <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800ab7a:	7cfb      	ldrb	r3, [r7, #19]
 800ab7c:	74bb      	strb	r3, [r7, #18]
 800ab7e:	e005      	b.n	800ab8c <HAL_RCCEx_PeriphCLKConfig+0x274>
 800ab80:	40021000 	.word	0x40021000
 800ab84:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800ab88:	7cfb      	ldrb	r3, [r7, #19]
 800ab8a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800ab8c:	7c7b      	ldrb	r3, [r7, #17]
 800ab8e:	2b01      	cmp	r3, #1
 800ab90:	d105      	bne.n	800ab9e <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800ab92:	4ba0      	ldr	r3, [pc, #640]	; (800ae14 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ab94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ab96:	4a9f      	ldr	r2, [pc, #636]	; (800ae14 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ab98:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800ab9c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	f003 0301 	and.w	r3, r3, #1
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d00a      	beq.n	800abc0 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800abaa:	4b9a      	ldr	r3, [pc, #616]	; (800ae14 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800abac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800abb0:	f023 0203 	bic.w	r2, r3, #3
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800abb8:	4996      	ldr	r1, [pc, #600]	; (800ae14 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800abba:	4313      	orrs	r3, r2
 800abbc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	681b      	ldr	r3, [r3, #0]
 800abc4:	f003 0302 	and.w	r3, r3, #2
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d00a      	beq.n	800abe2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800abcc:	4b91      	ldr	r3, [pc, #580]	; (800ae14 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800abce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800abd2:	f023 020c 	bic.w	r2, r3, #12
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800abda:	498e      	ldr	r1, [pc, #568]	; (800ae14 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800abdc:	4313      	orrs	r3, r2
 800abde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	f003 0304 	and.w	r3, r3, #4
 800abea:	2b00      	cmp	r3, #0
 800abec:	d00a      	beq.n	800ac04 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800abee:	4b89      	ldr	r3, [pc, #548]	; (800ae14 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800abf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800abf4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800abfc:	4985      	ldr	r1, [pc, #532]	; (800ae14 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800abfe:	4313      	orrs	r3, r2
 800ac00:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	f003 0308 	and.w	r3, r3, #8
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d00a      	beq.n	800ac26 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800ac10:	4b80      	ldr	r3, [pc, #512]	; (800ae14 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ac12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ac16:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ac1e:	497d      	ldr	r1, [pc, #500]	; (800ae14 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ac20:	4313      	orrs	r3, r2
 800ac22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	f003 0310 	and.w	r3, r3, #16
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d00a      	beq.n	800ac48 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800ac32:	4b78      	ldr	r3, [pc, #480]	; (800ae14 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ac34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ac38:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ac40:	4974      	ldr	r1, [pc, #464]	; (800ae14 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ac42:	4313      	orrs	r3, r2
 800ac44:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	f003 0320 	and.w	r3, r3, #32
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d00a      	beq.n	800ac6a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800ac54:	4b6f      	ldr	r3, [pc, #444]	; (800ae14 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ac56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ac5a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800ac62:	496c      	ldr	r1, [pc, #432]	; (800ae14 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ac64:	4313      	orrs	r3, r2
 800ac66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d00a      	beq.n	800ac8c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800ac76:	4b67      	ldr	r3, [pc, #412]	; (800ae14 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ac78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ac7c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800ac80:	687b      	ldr	r3, [r7, #4]
 800ac82:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800ac84:	4963      	ldr	r1, [pc, #396]	; (800ae14 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ac86:	4313      	orrs	r3, r2
 800ac88:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800ac8c:	687b      	ldr	r3, [r7, #4]
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800ac94:	2b00      	cmp	r3, #0
 800ac96:	d00a      	beq.n	800acae <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800ac98:	4b5e      	ldr	r3, [pc, #376]	; (800ae14 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ac9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ac9e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800aca6:	495b      	ldr	r1, [pc, #364]	; (800ae14 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800aca8:	4313      	orrs	r3, r2
 800acaa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d00a      	beq.n	800acd0 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800acba:	4b56      	ldr	r3, [pc, #344]	; (800ae14 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800acbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800acc0:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800acc8:	4952      	ldr	r1, [pc, #328]	; (800ae14 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800acca:	4313      	orrs	r3, r2
 800accc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	681b      	ldr	r3, [r3, #0]
 800acd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800acd8:	2b00      	cmp	r3, #0
 800acda:	d00a      	beq.n	800acf2 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800acdc:	4b4d      	ldr	r3, [pc, #308]	; (800ae14 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800acde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ace2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800acea:	494a      	ldr	r1, [pc, #296]	; (800ae14 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800acec:	4313      	orrs	r3, r2
 800acee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d00a      	beq.n	800ad14 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800acfe:	4b45      	ldr	r3, [pc, #276]	; (800ae14 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ad00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ad04:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800ad0c:	4941      	ldr	r1, [pc, #260]	; (800ae14 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ad0e:	4313      	orrs	r3, r2
 800ad10:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	681b      	ldr	r3, [r3, #0]
 800ad18:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	d00a      	beq.n	800ad36 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800ad20:	4b3c      	ldr	r3, [pc, #240]	; (800ae14 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ad22:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800ad26:	f023 0203 	bic.w	r2, r3, #3
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ad2e:	4939      	ldr	r1, [pc, #228]	; (800ae14 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ad30:	4313      	orrs	r3, r2
 800ad32:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d028      	beq.n	800ad94 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800ad42:	4b34      	ldr	r3, [pc, #208]	; (800ae14 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ad44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ad48:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ad50:	4930      	ldr	r1, [pc, #192]	; (800ae14 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ad52:	4313      	orrs	r3, r2
 800ad54:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ad5c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ad60:	d106      	bne.n	800ad70 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ad62:	4b2c      	ldr	r3, [pc, #176]	; (800ae14 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ad64:	68db      	ldr	r3, [r3, #12]
 800ad66:	4a2b      	ldr	r2, [pc, #172]	; (800ae14 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ad68:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ad6c:	60d3      	str	r3, [r2, #12]
 800ad6e:	e011      	b.n	800ad94 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ad74:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ad78:	d10c      	bne.n	800ad94 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	3304      	adds	r3, #4
 800ad7e:	2101      	movs	r1, #1
 800ad80:	4618      	mov	r0, r3
 800ad82:	f000 f935 	bl	800aff0 <RCCEx_PLLSAI1_Config>
 800ad86:	4603      	mov	r3, r0
 800ad88:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800ad8a:	7cfb      	ldrb	r3, [r7, #19]
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	d001      	beq.n	800ad94 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 800ad90:	7cfb      	ldrb	r3, [r7, #19]
 800ad92:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d04d      	beq.n	800ae3c <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ada4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ada8:	d108      	bne.n	800adbc <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800adaa:	4b1a      	ldr	r3, [pc, #104]	; (800ae14 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800adac:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800adb0:	4a18      	ldr	r2, [pc, #96]	; (800ae14 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800adb2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800adb6:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 800adba:	e012      	b.n	800ade2 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 800adbc:	4b15      	ldr	r3, [pc, #84]	; (800ae14 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800adbe:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800adc2:	4a14      	ldr	r2, [pc, #80]	; (800ae14 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800adc4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800adc8:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 800adcc:	4b11      	ldr	r3, [pc, #68]	; (800ae14 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800adce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800add2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800add6:	687b      	ldr	r3, [r7, #4]
 800add8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800adda:	490e      	ldr	r1, [pc, #56]	; (800ae14 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800addc:	4313      	orrs	r3, r2
 800adde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ade6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800adea:	d106      	bne.n	800adfa <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800adec:	4b09      	ldr	r3, [pc, #36]	; (800ae14 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800adee:	68db      	ldr	r3, [r3, #12]
 800adf0:	4a08      	ldr	r2, [pc, #32]	; (800ae14 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800adf2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800adf6:	60d3      	str	r3, [r2, #12]
 800adf8:	e020      	b.n	800ae3c <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800adfe:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800ae02:	d109      	bne.n	800ae18 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800ae04:	4b03      	ldr	r3, [pc, #12]	; (800ae14 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ae06:	68db      	ldr	r3, [r3, #12]
 800ae08:	4a02      	ldr	r2, [pc, #8]	; (800ae14 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800ae0a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ae0e:	60d3      	str	r3, [r2, #12]
 800ae10:	e014      	b.n	800ae3c <HAL_RCCEx_PeriphCLKConfig+0x524>
 800ae12:	bf00      	nop
 800ae14:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800ae1c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ae20:	d10c      	bne.n	800ae3c <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	3304      	adds	r3, #4
 800ae26:	2101      	movs	r1, #1
 800ae28:	4618      	mov	r0, r3
 800ae2a:	f000 f8e1 	bl	800aff0 <RCCEx_PLLSAI1_Config>
 800ae2e:	4603      	mov	r3, r0
 800ae30:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800ae32:	7cfb      	ldrb	r3, [r7, #19]
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d001      	beq.n	800ae3c <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 800ae38:	7cfb      	ldrb	r3, [r7, #19]
 800ae3a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	681b      	ldr	r3, [r3, #0]
 800ae40:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d028      	beq.n	800ae9a <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800ae48:	4b68      	ldr	r3, [pc, #416]	; (800afec <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800ae4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ae4e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ae56:	4965      	ldr	r1, [pc, #404]	; (800afec <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800ae58:	4313      	orrs	r3, r2
 800ae5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ae62:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ae66:	d106      	bne.n	800ae76 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ae68:	4b60      	ldr	r3, [pc, #384]	; (800afec <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800ae6a:	68db      	ldr	r3, [r3, #12]
 800ae6c:	4a5f      	ldr	r2, [pc, #380]	; (800afec <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800ae6e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ae72:	60d3      	str	r3, [r2, #12]
 800ae74:	e011      	b.n	800ae9a <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ae7a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800ae7e:	d10c      	bne.n	800ae9a <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	3304      	adds	r3, #4
 800ae84:	2101      	movs	r1, #1
 800ae86:	4618      	mov	r0, r3
 800ae88:	f000 f8b2 	bl	800aff0 <RCCEx_PLLSAI1_Config>
 800ae8c:	4603      	mov	r3, r0
 800ae8e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800ae90:	7cfb      	ldrb	r3, [r7, #19]
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	d001      	beq.n	800ae9a <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800ae96:	7cfb      	ldrb	r3, [r7, #19]
 800ae98:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d01e      	beq.n	800aee4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800aea6:	4b51      	ldr	r3, [pc, #324]	; (800afec <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800aea8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800aeac:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800aeb6:	494d      	ldr	r1, [pc, #308]	; (800afec <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800aeb8:	4313      	orrs	r3, r2
 800aeba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800aebe:	687b      	ldr	r3, [r7, #4]
 800aec0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800aec4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800aec8:	d10c      	bne.n	800aee4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	3304      	adds	r3, #4
 800aece:	2102      	movs	r1, #2
 800aed0:	4618      	mov	r0, r3
 800aed2:	f000 f88d 	bl	800aff0 <RCCEx_PLLSAI1_Config>
 800aed6:	4603      	mov	r3, r0
 800aed8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800aeda:	7cfb      	ldrb	r3, [r7, #19]
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d001      	beq.n	800aee4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 800aee0:	7cfb      	ldrb	r3, [r7, #19]
 800aee2:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800aeec:	2b00      	cmp	r3, #0
 800aeee:	d00b      	beq.n	800af08 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800aef0:	4b3e      	ldr	r3, [pc, #248]	; (800afec <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800aef2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800aef6:	f023 0204 	bic.w	r2, r3, #4
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800af00:	493a      	ldr	r1, [pc, #232]	; (800afec <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800af02:	4313      	orrs	r3, r2
 800af04:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800af10:	2b00      	cmp	r3, #0
 800af12:	d00b      	beq.n	800af2c <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800af14:	4b35      	ldr	r3, [pc, #212]	; (800afec <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800af16:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800af1a:	f023 0218 	bic.w	r2, r3, #24
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800af24:	4931      	ldr	r1, [pc, #196]	; (800afec <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800af26:	4313      	orrs	r3, r2
 800af28:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DFSDM1_Filter0 */

#if defined(LTDC)

  /*-------------------------- LTDC clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800af34:	2b00      	cmp	r3, #0
 800af36:	d035      	beq.n	800afa4 <HAL_RCCEx_PeriphCLKConfig+0x68c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));

    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800af38:	4b2c      	ldr	r3, [pc, #176]	; (800afec <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800af3a:	681b      	ldr	r3, [r3, #0]
 800af3c:	4a2b      	ldr	r2, [pc, #172]	; (800afec <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800af3e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800af42:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800af44:	f7fa f99a 	bl	800527c <HAL_GetTick>
 800af48:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLSAI2 is ready */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800af4a:	e009      	b.n	800af60 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800af4c:	f7fa f996 	bl	800527c <HAL_GetTick>
 800af50:	4602      	mov	r2, r0
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	1ad3      	subs	r3, r2, r3
 800af56:	2b02      	cmp	r3, #2
 800af58:	d902      	bls.n	800af60 <HAL_RCCEx_PeriphCLKConfig+0x648>
      {
        ret = HAL_TIMEOUT;
 800af5a:	2303      	movs	r3, #3
 800af5c:	74fb      	strb	r3, [r7, #19]
        break;
 800af5e:	e005      	b.n	800af6c <HAL_RCCEx_PeriphCLKConfig+0x654>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800af60:	4b22      	ldr	r3, [pc, #136]	; (800afec <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d1ef      	bne.n	800af4c <HAL_RCCEx_PeriphCLKConfig+0x634>
      }
    }

    if(ret == HAL_OK)
 800af6c:	7cfb      	ldrb	r3, [r7, #19]
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d113      	bne.n	800af9a <HAL_RCCEx_PeriphCLKConfig+0x682>
    {
      /* Configure the LTDC clock source */
      __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
 800af72:	4b1e      	ldr	r3, [pc, #120]	; (800afec <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800af74:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800af78:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800af82:	491a      	ldr	r1, [pc, #104]	; (800afec <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800af84:	4313      	orrs	r3, r2
 800af86:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	3320      	adds	r3, #32
 800af8e:	2102      	movs	r1, #2
 800af90:	4618      	mov	r0, r3
 800af92:	f000 f921 	bl	800b1d8 <RCCEx_PLLSAI2_Config>
 800af96:	4603      	mov	r3, r0
 800af98:	74fb      	strb	r3, [r7, #19]
    }

    if(ret != HAL_OK)
 800af9a:	7cfb      	ldrb	r3, [r7, #19]
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d001      	beq.n	800afa4 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* set overall return value */
      status = ret;
 800afa0:	7cfb      	ldrb	r3, [r7, #19]
 800afa2:	74bb      	strb	r3, [r7, #18]
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800afac:	2b00      	cmp	r3, #0
 800afae:	d017      	beq.n	800afe0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800afb0:	4b0e      	ldr	r3, [pc, #56]	; (800afec <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800afb2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800afb6:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800afc0:	490a      	ldr	r1, [pc, #40]	; (800afec <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800afc2:	4313      	orrs	r3, r2
 800afc4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800afce:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800afd2:	d105      	bne.n	800afe0 <HAL_RCCEx_PeriphCLKConfig+0x6c8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800afd4:	4b05      	ldr	r3, [pc, #20]	; (800afec <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800afd6:	68db      	ldr	r3, [r3, #12]
 800afd8:	4a04      	ldr	r2, [pc, #16]	; (800afec <HAL_RCCEx_PeriphCLKConfig+0x6d4>)
 800afda:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800afde:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800afe0:	7cbb      	ldrb	r3, [r7, #18]
}
 800afe2:	4618      	mov	r0, r3
 800afe4:	3718      	adds	r7, #24
 800afe6:	46bd      	mov	sp, r7
 800afe8:	bd80      	pop	{r7, pc}
 800afea:	bf00      	nop
 800afec:	40021000 	.word	0x40021000

0800aff0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800aff0:	b580      	push	{r7, lr}
 800aff2:	b084      	sub	sp, #16
 800aff4:	af00      	add	r7, sp, #0
 800aff6:	6078      	str	r0, [r7, #4]
 800aff8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800affa:	2300      	movs	r3, #0
 800affc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800affe:	4b72      	ldr	r3, [pc, #456]	; (800b1c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800b000:	68db      	ldr	r3, [r3, #12]
 800b002:	f003 0303 	and.w	r3, r3, #3
 800b006:	2b00      	cmp	r3, #0
 800b008:	d00e      	beq.n	800b028 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800b00a:	4b6f      	ldr	r3, [pc, #444]	; (800b1c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800b00c:	68db      	ldr	r3, [r3, #12]
 800b00e:	f003 0203 	and.w	r2, r3, #3
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	429a      	cmp	r2, r3
 800b018:	d103      	bne.n	800b022 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	681b      	ldr	r3, [r3, #0]
       ||
 800b01e:	2b00      	cmp	r3, #0
 800b020:	d142      	bne.n	800b0a8 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800b022:	2301      	movs	r3, #1
 800b024:	73fb      	strb	r3, [r7, #15]
 800b026:	e03f      	b.n	800b0a8 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	2b03      	cmp	r3, #3
 800b02e:	d018      	beq.n	800b062 <RCCEx_PLLSAI1_Config+0x72>
 800b030:	2b03      	cmp	r3, #3
 800b032:	d825      	bhi.n	800b080 <RCCEx_PLLSAI1_Config+0x90>
 800b034:	2b01      	cmp	r3, #1
 800b036:	d002      	beq.n	800b03e <RCCEx_PLLSAI1_Config+0x4e>
 800b038:	2b02      	cmp	r3, #2
 800b03a:	d009      	beq.n	800b050 <RCCEx_PLLSAI1_Config+0x60>
 800b03c:	e020      	b.n	800b080 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800b03e:	4b62      	ldr	r3, [pc, #392]	; (800b1c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800b040:	681b      	ldr	r3, [r3, #0]
 800b042:	f003 0302 	and.w	r3, r3, #2
 800b046:	2b00      	cmp	r3, #0
 800b048:	d11d      	bne.n	800b086 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800b04a:	2301      	movs	r3, #1
 800b04c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b04e:	e01a      	b.n	800b086 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800b050:	4b5d      	ldr	r3, [pc, #372]	; (800b1c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800b052:	681b      	ldr	r3, [r3, #0]
 800b054:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d116      	bne.n	800b08a <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 800b05c:	2301      	movs	r3, #1
 800b05e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b060:	e013      	b.n	800b08a <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800b062:	4b59      	ldr	r3, [pc, #356]	; (800b1c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	d10f      	bne.n	800b08e <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800b06e:	4b56      	ldr	r3, [pc, #344]	; (800b1c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b076:	2b00      	cmp	r3, #0
 800b078:	d109      	bne.n	800b08e <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800b07a:	2301      	movs	r3, #1
 800b07c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b07e:	e006      	b.n	800b08e <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 800b080:	2301      	movs	r3, #1
 800b082:	73fb      	strb	r3, [r7, #15]
      break;
 800b084:	e004      	b.n	800b090 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800b086:	bf00      	nop
 800b088:	e002      	b.n	800b090 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800b08a:	bf00      	nop
 800b08c:	e000      	b.n	800b090 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800b08e:	bf00      	nop
    }

    if(status == HAL_OK)
 800b090:	7bfb      	ldrb	r3, [r7, #15]
 800b092:	2b00      	cmp	r3, #0
 800b094:	d108      	bne.n	800b0a8 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 800b096:	4b4c      	ldr	r3, [pc, #304]	; (800b1c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800b098:	68db      	ldr	r3, [r3, #12]
 800b09a:	f023 0203 	bic.w	r2, r3, #3
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	681b      	ldr	r3, [r3, #0]
 800b0a2:	4949      	ldr	r1, [pc, #292]	; (800b1c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800b0a4:	4313      	orrs	r3, r2
 800b0a6:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800b0a8:	7bfb      	ldrb	r3, [r7, #15]
 800b0aa:	2b00      	cmp	r3, #0
 800b0ac:	f040 8086 	bne.w	800b1bc <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800b0b0:	4b45      	ldr	r3, [pc, #276]	; (800b1c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	4a44      	ldr	r2, [pc, #272]	; (800b1c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800b0b6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800b0ba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b0bc:	f7fa f8de 	bl	800527c <HAL_GetTick>
 800b0c0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800b0c2:	e009      	b.n	800b0d8 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b0c4:	f7fa f8da 	bl	800527c <HAL_GetTick>
 800b0c8:	4602      	mov	r2, r0
 800b0ca:	68bb      	ldr	r3, [r7, #8]
 800b0cc:	1ad3      	subs	r3, r2, r3
 800b0ce:	2b02      	cmp	r3, #2
 800b0d0:	d902      	bls.n	800b0d8 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800b0d2:	2303      	movs	r3, #3
 800b0d4:	73fb      	strb	r3, [r7, #15]
        break;
 800b0d6:	e005      	b.n	800b0e4 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800b0d8:	4b3b      	ldr	r3, [pc, #236]	; (800b1c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b0e0:	2b00      	cmp	r3, #0
 800b0e2:	d1ef      	bne.n	800b0c4 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800b0e4:	7bfb      	ldrb	r3, [r7, #15]
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d168      	bne.n	800b1bc <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800b0ea:	683b      	ldr	r3, [r7, #0]
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d113      	bne.n	800b118 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800b0f0:	4b35      	ldr	r3, [pc, #212]	; (800b1c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800b0f2:	691a      	ldr	r2, [r3, #16]
 800b0f4:	4b35      	ldr	r3, [pc, #212]	; (800b1cc <RCCEx_PLLSAI1_Config+0x1dc>)
 800b0f6:	4013      	ands	r3, r2
 800b0f8:	687a      	ldr	r2, [r7, #4]
 800b0fa:	6892      	ldr	r2, [r2, #8]
 800b0fc:	0211      	lsls	r1, r2, #8
 800b0fe:	687a      	ldr	r2, [r7, #4]
 800b100:	68d2      	ldr	r2, [r2, #12]
 800b102:	06d2      	lsls	r2, r2, #27
 800b104:	4311      	orrs	r1, r2
 800b106:	687a      	ldr	r2, [r7, #4]
 800b108:	6852      	ldr	r2, [r2, #4]
 800b10a:	3a01      	subs	r2, #1
 800b10c:	0112      	lsls	r2, r2, #4
 800b10e:	430a      	orrs	r2, r1
 800b110:	492d      	ldr	r1, [pc, #180]	; (800b1c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800b112:	4313      	orrs	r3, r2
 800b114:	610b      	str	r3, [r1, #16]
 800b116:	e02d      	b.n	800b174 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800b118:	683b      	ldr	r3, [r7, #0]
 800b11a:	2b01      	cmp	r3, #1
 800b11c:	d115      	bne.n	800b14a <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800b11e:	4b2a      	ldr	r3, [pc, #168]	; (800b1c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800b120:	691a      	ldr	r2, [r3, #16]
 800b122:	4b2b      	ldr	r3, [pc, #172]	; (800b1d0 <RCCEx_PLLSAI1_Config+0x1e0>)
 800b124:	4013      	ands	r3, r2
 800b126:	687a      	ldr	r2, [r7, #4]
 800b128:	6892      	ldr	r2, [r2, #8]
 800b12a:	0211      	lsls	r1, r2, #8
 800b12c:	687a      	ldr	r2, [r7, #4]
 800b12e:	6912      	ldr	r2, [r2, #16]
 800b130:	0852      	lsrs	r2, r2, #1
 800b132:	3a01      	subs	r2, #1
 800b134:	0552      	lsls	r2, r2, #21
 800b136:	4311      	orrs	r1, r2
 800b138:	687a      	ldr	r2, [r7, #4]
 800b13a:	6852      	ldr	r2, [r2, #4]
 800b13c:	3a01      	subs	r2, #1
 800b13e:	0112      	lsls	r2, r2, #4
 800b140:	430a      	orrs	r2, r1
 800b142:	4921      	ldr	r1, [pc, #132]	; (800b1c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800b144:	4313      	orrs	r3, r2
 800b146:	610b      	str	r3, [r1, #16]
 800b148:	e014      	b.n	800b174 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800b14a:	4b1f      	ldr	r3, [pc, #124]	; (800b1c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800b14c:	691a      	ldr	r2, [r3, #16]
 800b14e:	4b21      	ldr	r3, [pc, #132]	; (800b1d4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800b150:	4013      	ands	r3, r2
 800b152:	687a      	ldr	r2, [r7, #4]
 800b154:	6892      	ldr	r2, [r2, #8]
 800b156:	0211      	lsls	r1, r2, #8
 800b158:	687a      	ldr	r2, [r7, #4]
 800b15a:	6952      	ldr	r2, [r2, #20]
 800b15c:	0852      	lsrs	r2, r2, #1
 800b15e:	3a01      	subs	r2, #1
 800b160:	0652      	lsls	r2, r2, #25
 800b162:	4311      	orrs	r1, r2
 800b164:	687a      	ldr	r2, [r7, #4]
 800b166:	6852      	ldr	r2, [r2, #4]
 800b168:	3a01      	subs	r2, #1
 800b16a:	0112      	lsls	r2, r2, #4
 800b16c:	430a      	orrs	r2, r1
 800b16e:	4916      	ldr	r1, [pc, #88]	; (800b1c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800b170:	4313      	orrs	r3, r2
 800b172:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800b174:	4b14      	ldr	r3, [pc, #80]	; (800b1c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	4a13      	ldr	r2, [pc, #76]	; (800b1c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800b17a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800b17e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b180:	f7fa f87c 	bl	800527c <HAL_GetTick>
 800b184:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800b186:	e009      	b.n	800b19c <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b188:	f7fa f878 	bl	800527c <HAL_GetTick>
 800b18c:	4602      	mov	r2, r0
 800b18e:	68bb      	ldr	r3, [r7, #8]
 800b190:	1ad3      	subs	r3, r2, r3
 800b192:	2b02      	cmp	r3, #2
 800b194:	d902      	bls.n	800b19c <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800b196:	2303      	movs	r3, #3
 800b198:	73fb      	strb	r3, [r7, #15]
          break;
 800b19a:	e005      	b.n	800b1a8 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800b19c:	4b0a      	ldr	r3, [pc, #40]	; (800b1c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	d0ef      	beq.n	800b188 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800b1a8:	7bfb      	ldrb	r3, [r7, #15]
 800b1aa:	2b00      	cmp	r3, #0
 800b1ac:	d106      	bne.n	800b1bc <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800b1ae:	4b06      	ldr	r3, [pc, #24]	; (800b1c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800b1b0:	691a      	ldr	r2, [r3, #16]
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	699b      	ldr	r3, [r3, #24]
 800b1b6:	4904      	ldr	r1, [pc, #16]	; (800b1c8 <RCCEx_PLLSAI1_Config+0x1d8>)
 800b1b8:	4313      	orrs	r3, r2
 800b1ba:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800b1bc:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1be:	4618      	mov	r0, r3
 800b1c0:	3710      	adds	r7, #16
 800b1c2:	46bd      	mov	sp, r7
 800b1c4:	bd80      	pop	{r7, pc}
 800b1c6:	bf00      	nop
 800b1c8:	40021000 	.word	0x40021000
 800b1cc:	07ff800f 	.word	0x07ff800f
 800b1d0:	ff9f800f 	.word	0xff9f800f
 800b1d4:	f9ff800f 	.word	0xf9ff800f

0800b1d8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800b1d8:	b580      	push	{r7, lr}
 800b1da:	b084      	sub	sp, #16
 800b1dc:	af00      	add	r7, sp, #0
 800b1de:	6078      	str	r0, [r7, #4]
 800b1e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b1e2:	2300      	movs	r3, #0
 800b1e4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800b1e6:	4b72      	ldr	r3, [pc, #456]	; (800b3b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b1e8:	68db      	ldr	r3, [r3, #12]
 800b1ea:	f003 0303 	and.w	r3, r3, #3
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d00e      	beq.n	800b210 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800b1f2:	4b6f      	ldr	r3, [pc, #444]	; (800b3b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b1f4:	68db      	ldr	r3, [r3, #12]
 800b1f6:	f003 0203 	and.w	r2, r3, #3
 800b1fa:	687b      	ldr	r3, [r7, #4]
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	429a      	cmp	r2, r3
 800b200:	d103      	bne.n	800b20a <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	681b      	ldr	r3, [r3, #0]
       ||
 800b206:	2b00      	cmp	r3, #0
 800b208:	d142      	bne.n	800b290 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800b20a:	2301      	movs	r3, #1
 800b20c:	73fb      	strb	r3, [r7, #15]
 800b20e:	e03f      	b.n	800b290 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	2b03      	cmp	r3, #3
 800b216:	d018      	beq.n	800b24a <RCCEx_PLLSAI2_Config+0x72>
 800b218:	2b03      	cmp	r3, #3
 800b21a:	d825      	bhi.n	800b268 <RCCEx_PLLSAI2_Config+0x90>
 800b21c:	2b01      	cmp	r3, #1
 800b21e:	d002      	beq.n	800b226 <RCCEx_PLLSAI2_Config+0x4e>
 800b220:	2b02      	cmp	r3, #2
 800b222:	d009      	beq.n	800b238 <RCCEx_PLLSAI2_Config+0x60>
 800b224:	e020      	b.n	800b268 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800b226:	4b62      	ldr	r3, [pc, #392]	; (800b3b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	f003 0302 	and.w	r3, r3, #2
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d11d      	bne.n	800b26e <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800b232:	2301      	movs	r3, #1
 800b234:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b236:	e01a      	b.n	800b26e <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800b238:	4b5d      	ldr	r3, [pc, #372]	; (800b3b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b240:	2b00      	cmp	r3, #0
 800b242:	d116      	bne.n	800b272 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 800b244:	2301      	movs	r3, #1
 800b246:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b248:	e013      	b.n	800b272 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800b24a:	4b59      	ldr	r3, [pc, #356]	; (800b3b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b252:	2b00      	cmp	r3, #0
 800b254:	d10f      	bne.n	800b276 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800b256:	4b56      	ldr	r3, [pc, #344]	; (800b3b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d109      	bne.n	800b276 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800b262:	2301      	movs	r3, #1
 800b264:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800b266:	e006      	b.n	800b276 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 800b268:	2301      	movs	r3, #1
 800b26a:	73fb      	strb	r3, [r7, #15]
      break;
 800b26c:	e004      	b.n	800b278 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800b26e:	bf00      	nop
 800b270:	e002      	b.n	800b278 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800b272:	bf00      	nop
 800b274:	e000      	b.n	800b278 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800b276:	bf00      	nop
    }

    if(status == HAL_OK)
 800b278:	7bfb      	ldrb	r3, [r7, #15]
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d108      	bne.n	800b290 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800b27e:	4b4c      	ldr	r3, [pc, #304]	; (800b3b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b280:	68db      	ldr	r3, [r3, #12]
 800b282:	f023 0203 	bic.w	r2, r3, #3
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	681b      	ldr	r3, [r3, #0]
 800b28a:	4949      	ldr	r1, [pc, #292]	; (800b3b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b28c:	4313      	orrs	r3, r2
 800b28e:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800b290:	7bfb      	ldrb	r3, [r7, #15]
 800b292:	2b00      	cmp	r3, #0
 800b294:	f040 8086 	bne.w	800b3a4 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800b298:	4b45      	ldr	r3, [pc, #276]	; (800b3b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	4a44      	ldr	r2, [pc, #272]	; (800b3b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b29e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b2a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b2a4:	f7f9 ffea 	bl	800527c <HAL_GetTick>
 800b2a8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800b2aa:	e009      	b.n	800b2c0 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800b2ac:	f7f9 ffe6 	bl	800527c <HAL_GetTick>
 800b2b0:	4602      	mov	r2, r0
 800b2b2:	68bb      	ldr	r3, [r7, #8]
 800b2b4:	1ad3      	subs	r3, r2, r3
 800b2b6:	2b02      	cmp	r3, #2
 800b2b8:	d902      	bls.n	800b2c0 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800b2ba:	2303      	movs	r3, #3
 800b2bc:	73fb      	strb	r3, [r7, #15]
        break;
 800b2be:	e005      	b.n	800b2cc <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800b2c0:	4b3b      	ldr	r3, [pc, #236]	; (800b3b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b2c2:	681b      	ldr	r3, [r3, #0]
 800b2c4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b2c8:	2b00      	cmp	r3, #0
 800b2ca:	d1ef      	bne.n	800b2ac <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800b2cc:	7bfb      	ldrb	r3, [r7, #15]
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d168      	bne.n	800b3a4 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800b2d2:	683b      	ldr	r3, [r7, #0]
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d113      	bne.n	800b300 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800b2d8:	4b35      	ldr	r3, [pc, #212]	; (800b3b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b2da:	695a      	ldr	r2, [r3, #20]
 800b2dc:	4b35      	ldr	r3, [pc, #212]	; (800b3b4 <RCCEx_PLLSAI2_Config+0x1dc>)
 800b2de:	4013      	ands	r3, r2
 800b2e0:	687a      	ldr	r2, [r7, #4]
 800b2e2:	6892      	ldr	r2, [r2, #8]
 800b2e4:	0211      	lsls	r1, r2, #8
 800b2e6:	687a      	ldr	r2, [r7, #4]
 800b2e8:	68d2      	ldr	r2, [r2, #12]
 800b2ea:	06d2      	lsls	r2, r2, #27
 800b2ec:	4311      	orrs	r1, r2
 800b2ee:	687a      	ldr	r2, [r7, #4]
 800b2f0:	6852      	ldr	r2, [r2, #4]
 800b2f2:	3a01      	subs	r2, #1
 800b2f4:	0112      	lsls	r2, r2, #4
 800b2f6:	430a      	orrs	r2, r1
 800b2f8:	492d      	ldr	r1, [pc, #180]	; (800b3b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b2fa:	4313      	orrs	r3, r2
 800b2fc:	614b      	str	r3, [r1, #20]
 800b2fe:	e02d      	b.n	800b35c <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 800b300:	683b      	ldr	r3, [r7, #0]
 800b302:	2b01      	cmp	r3, #1
 800b304:	d115      	bne.n	800b332 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800b306:	4b2a      	ldr	r3, [pc, #168]	; (800b3b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b308:	695a      	ldr	r2, [r3, #20]
 800b30a:	4b2b      	ldr	r3, [pc, #172]	; (800b3b8 <RCCEx_PLLSAI2_Config+0x1e0>)
 800b30c:	4013      	ands	r3, r2
 800b30e:	687a      	ldr	r2, [r7, #4]
 800b310:	6892      	ldr	r2, [r2, #8]
 800b312:	0211      	lsls	r1, r2, #8
 800b314:	687a      	ldr	r2, [r7, #4]
 800b316:	6912      	ldr	r2, [r2, #16]
 800b318:	0852      	lsrs	r2, r2, #1
 800b31a:	3a01      	subs	r2, #1
 800b31c:	0552      	lsls	r2, r2, #21
 800b31e:	4311      	orrs	r1, r2
 800b320:	687a      	ldr	r2, [r7, #4]
 800b322:	6852      	ldr	r2, [r2, #4]
 800b324:	3a01      	subs	r2, #1
 800b326:	0112      	lsls	r2, r2, #4
 800b328:	430a      	orrs	r2, r1
 800b32a:	4921      	ldr	r1, [pc, #132]	; (800b3b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b32c:	4313      	orrs	r3, r2
 800b32e:	614b      	str	r3, [r1, #20]
 800b330:	e014      	b.n	800b35c <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800b332:	4b1f      	ldr	r3, [pc, #124]	; (800b3b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b334:	695a      	ldr	r2, [r3, #20]
 800b336:	4b21      	ldr	r3, [pc, #132]	; (800b3bc <RCCEx_PLLSAI2_Config+0x1e4>)
 800b338:	4013      	ands	r3, r2
 800b33a:	687a      	ldr	r2, [r7, #4]
 800b33c:	6892      	ldr	r2, [r2, #8]
 800b33e:	0211      	lsls	r1, r2, #8
 800b340:	687a      	ldr	r2, [r7, #4]
 800b342:	6952      	ldr	r2, [r2, #20]
 800b344:	0852      	lsrs	r2, r2, #1
 800b346:	3a01      	subs	r2, #1
 800b348:	0652      	lsls	r2, r2, #25
 800b34a:	4311      	orrs	r1, r2
 800b34c:	687a      	ldr	r2, [r7, #4]
 800b34e:	6852      	ldr	r2, [r2, #4]
 800b350:	3a01      	subs	r2, #1
 800b352:	0112      	lsls	r2, r2, #4
 800b354:	430a      	orrs	r2, r1
 800b356:	4916      	ldr	r1, [pc, #88]	; (800b3b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b358:	4313      	orrs	r3, r2
 800b35a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800b35c:	4b14      	ldr	r3, [pc, #80]	; (800b3b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	4a13      	ldr	r2, [pc, #76]	; (800b3b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b362:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b366:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b368:	f7f9 ff88 	bl	800527c <HAL_GetTick>
 800b36c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800b36e:	e009      	b.n	800b384 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800b370:	f7f9 ff84 	bl	800527c <HAL_GetTick>
 800b374:	4602      	mov	r2, r0
 800b376:	68bb      	ldr	r3, [r7, #8]
 800b378:	1ad3      	subs	r3, r2, r3
 800b37a:	2b02      	cmp	r3, #2
 800b37c:	d902      	bls.n	800b384 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800b37e:	2303      	movs	r3, #3
 800b380:	73fb      	strb	r3, [r7, #15]
          break;
 800b382:	e005      	b.n	800b390 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800b384:	4b0a      	ldr	r3, [pc, #40]	; (800b3b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b386:	681b      	ldr	r3, [r3, #0]
 800b388:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d0ef      	beq.n	800b370 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800b390:	7bfb      	ldrb	r3, [r7, #15]
 800b392:	2b00      	cmp	r3, #0
 800b394:	d106      	bne.n	800b3a4 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800b396:	4b06      	ldr	r3, [pc, #24]	; (800b3b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b398:	695a      	ldr	r2, [r3, #20]
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	699b      	ldr	r3, [r3, #24]
 800b39e:	4904      	ldr	r1, [pc, #16]	; (800b3b0 <RCCEx_PLLSAI2_Config+0x1d8>)
 800b3a0:	4313      	orrs	r3, r2
 800b3a2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800b3a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b3a6:	4618      	mov	r0, r3
 800b3a8:	3710      	adds	r7, #16
 800b3aa:	46bd      	mov	sp, r7
 800b3ac:	bd80      	pop	{r7, pc}
 800b3ae:	bf00      	nop
 800b3b0:	40021000 	.word	0x40021000
 800b3b4:	07ff800f 	.word	0x07ff800f
 800b3b8:	ff9f800f 	.word	0xff9f800f
 800b3bc:	f9ff800f 	.word	0xf9ff800f

0800b3c0 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800b3c0:	b580      	push	{r7, lr}
 800b3c2:	b084      	sub	sp, #16
 800b3c4:	af00      	add	r7, sp, #0
 800b3c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800b3c8:	2301      	movs	r3, #1
 800b3ca:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	2b00      	cmp	r3, #0
 800b3d0:	d07f      	beq.n	800b4d2 <HAL_RTC_Init+0x112>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800b3d8:	b2db      	uxtb	r3, r3
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d106      	bne.n	800b3ec <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	2200      	movs	r2, #0
 800b3e2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800b3e6:	6878      	ldr	r0, [r7, #4]
 800b3e8:	f7f9 fc72 	bl	8004cd0 <HAL_RTC_MspInit>
    }
#endif /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */

#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 800b3f2:	605a      	str	r2, [r3, #4]
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	2202      	movs	r2, #2
 800b3f8:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b3fc:	687b      	ldr	r3, [r7, #4]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	22ca      	movs	r2, #202	; 0xca
 800b402:	625a      	str	r2, [r3, #36]	; 0x24
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	2253      	movs	r2, #83	; 0x53
 800b40a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800b40c:	6878      	ldr	r0, [r7, #4]
 800b40e:	f000 fa65 	bl	800b8dc <RTC_EnterInitMode>
 800b412:	4603      	mov	r3, r0
 800b414:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800b416:	7bfb      	ldrb	r3, [r7, #15]
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d15a      	bne.n	800b4d2 <HAL_RTC_Init+0x112>
    {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	699b      	ldr	r3, [r3, #24]
 800b422:	687a      	ldr	r2, [r7, #4]
 800b424:	6812      	ldr	r2, [r2, #0]
 800b426:	f023 638e 	bic.w	r3, r3, #74448896	; 0x4700000
 800b42a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b42e:	6193      	str	r3, [r2, #24]
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	6999      	ldr	r1, [r3, #24]
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	689a      	ldr	r2, [r3, #8]
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	695b      	ldr	r3, [r3, #20]
 800b43e:	431a      	orrs	r2, r3
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	69db      	ldr	r3, [r3, #28]
 800b444:	431a      	orrs	r2, r3
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	430a      	orrs	r2, r1
 800b44c:	619a      	str	r2, [r3, #24]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	687a      	ldr	r2, [r7, #4]
 800b454:	6912      	ldr	r2, [r2, #16]
 800b456:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	681b      	ldr	r3, [r3, #0]
 800b45c:	6919      	ldr	r1, [r3, #16]
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	68db      	ldr	r3, [r3, #12]
 800b462:	041a      	lsls	r2, r3, #16
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	430a      	orrs	r2, r1
 800b46a:	611a      	str	r2, [r3, #16]

#if defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 800b46c:	4b1b      	ldr	r3, [pc, #108]	; (800b4dc <HAL_RTC_Init+0x11c>)
 800b46e:	68db      	ldr	r3, [r3, #12]
 800b470:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b47c:	430b      	orrs	r3, r1
 800b47e:	4917      	ldr	r1, [pc, #92]	; (800b4dc <HAL_RTC_Init+0x11c>)
 800b480:	4313      	orrs	r3, r2
 800b482:	60cb      	str	r3, [r1, #12]
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800b484:	6878      	ldr	r0, [r7, #4]
 800b486:	f000 fa5f 	bl	800b948 <RTC_ExitInitMode>
 800b48a:	4603      	mov	r3, r0
 800b48c:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 800b48e:	7bfb      	ldrb	r3, [r7, #15]
 800b490:	2b00      	cmp	r3, #0
 800b492:	d11e      	bne.n	800b4d2 <HAL_RTC_Init+0x112>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	699a      	ldr	r2, [r3, #24]
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	f022 4260 	bic.w	r2, r2, #3758096384	; 0xe0000000
 800b4a2:	619a      	str	r2, [r3, #24]
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	6999      	ldr	r1, [r3, #24]
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	6a1b      	ldr	r3, [r3, #32]
 800b4b2:	431a      	orrs	r2, r3
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	699b      	ldr	r3, [r3, #24]
 800b4b8:	431a      	orrs	r2, r3
 800b4ba:	687b      	ldr	r3, [r7, #4]
 800b4bc:	681b      	ldr	r3, [r3, #0]
 800b4be:	430a      	orrs	r2, r1
 800b4c0:	619a      	str	r2, [r3, #24]
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	22ff      	movs	r2, #255	; 0xff
 800b4c8:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_READY;
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	2201      	movs	r2, #1
 800b4ce:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
      }
    }
  }

  return status;
 800b4d2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4d4:	4618      	mov	r0, r3
 800b4d6:	3710      	adds	r7, #16
 800b4d8:	46bd      	mov	sp, r7
 800b4da:	bd80      	pop	{r7, pc}
 800b4dc:	40002800 	.word	0x40002800

0800b4e0 <HAL_RTC_SetTime>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800b4e0:	b590      	push	{r4, r7, lr}
 800b4e2:	b087      	sub	sp, #28
 800b4e4:	af00      	add	r7, sp, #0
 800b4e6:	60f8      	str	r0, [r7, #12]
 800b4e8:	60b9      	str	r1, [r7, #8]
 800b4ea:	607a      	str	r2, [r7, #4]
    assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));
  }
#endif

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800b4f2:	2b01      	cmp	r3, #1
 800b4f4:	d101      	bne.n	800b4fa <HAL_RTC_SetTime+0x1a>
 800b4f6:	2302      	movs	r3, #2
 800b4f8:	e08b      	b.n	800b612 <HAL_RTC_SetTime+0x132>
 800b4fa:	68fb      	ldr	r3, [r7, #12]
 800b4fc:	2201      	movs	r2, #1
 800b4fe:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  hrtc->State = HAL_RTC_STATE_BUSY;
 800b502:	68fb      	ldr	r3, [r7, #12]
 800b504:	2202      	movs	r2, #2
 800b506:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b50a:	68fb      	ldr	r3, [r7, #12]
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	22ca      	movs	r2, #202	; 0xca
 800b510:	625a      	str	r2, [r3, #36]	; 0x24
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	681b      	ldr	r3, [r3, #0]
 800b516:	2253      	movs	r2, #83	; 0x53
 800b518:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800b51a:	68f8      	ldr	r0, [r7, #12]
 800b51c:	f000 f9de 	bl	800b8dc <RTC_EnterInitMode>
 800b520:	4603      	mov	r3, r0
 800b522:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800b524:	7cfb      	ldrb	r3, [r7, #19]
 800b526:	2b00      	cmp	r3, #0
 800b528:	d15e      	bne.n	800b5e8 <HAL_RTC_SetTime+0x108>
  {
    /* Check Binary mode ((32-bit free-running counter) */
    if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 800b52a:	4b3c      	ldr	r3, [pc, #240]	; (800b61c <HAL_RTC_SetTime+0x13c>)
 800b52c:	68db      	ldr	r3, [r3, #12]
 800b52e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b532:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b536:	d057      	beq.n	800b5e8 <HAL_RTC_SetTime+0x108>
    {
      if (Format == RTC_FORMAT_BIN)
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	d125      	bne.n	800b58a <HAL_RTC_SetTime+0xaa>
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800b53e:	4b37      	ldr	r3, [pc, #220]	; (800b61c <HAL_RTC_SetTime+0x13c>)
 800b540:	699b      	ldr	r3, [r3, #24]
 800b542:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b546:	2b00      	cmp	r3, #0
 800b548:	d102      	bne.n	800b550 <HAL_RTC_SetTime+0x70>
          assert_param(IS_RTC_HOUR12(sTime->Hours));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 800b54a:	68bb      	ldr	r3, [r7, #8]
 800b54c:	2200      	movs	r2, #0
 800b54e:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(sTime->Hours));
        }
        assert_param(IS_RTC_MINUTES(sTime->Minutes));
        assert_param(IS_RTC_SECONDS(sTime->Seconds));

        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800b550:	68bb      	ldr	r3, [r7, #8]
 800b552:	781b      	ldrb	r3, [r3, #0]
 800b554:	4618      	mov	r0, r3
 800b556:	f000 fa35 	bl	800b9c4 <RTC_ByteToBcd2>
 800b55a:	4603      	mov	r3, r0
 800b55c:	041c      	lsls	r4, r3, #16
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800b55e:	68bb      	ldr	r3, [r7, #8]
 800b560:	785b      	ldrb	r3, [r3, #1]
 800b562:	4618      	mov	r0, r3
 800b564:	f000 fa2e 	bl	800b9c4 <RTC_ByteToBcd2>
 800b568:	4603      	mov	r3, r0
 800b56a:	021b      	lsls	r3, r3, #8
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800b56c:	431c      	orrs	r4, r3
                            ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800b56e:	68bb      	ldr	r3, [r7, #8]
 800b570:	789b      	ldrb	r3, [r3, #2]
 800b572:	4618      	mov	r0, r3
 800b574:	f000 fa26 	bl	800b9c4 <RTC_ByteToBcd2>
 800b578:	4603      	mov	r3, r0
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800b57a:	ea44 0203 	orr.w	r2, r4, r3
                            (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800b57e:	68bb      	ldr	r3, [r7, #8]
 800b580:	78db      	ldrb	r3, [r3, #3]
 800b582:	059b      	lsls	r3, r3, #22
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800b584:	4313      	orrs	r3, r2
 800b586:	617b      	str	r3, [r7, #20]
 800b588:	e017      	b.n	800b5ba <HAL_RTC_SetTime+0xda>

      }
      else
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800b58a:	4b24      	ldr	r3, [pc, #144]	; (800b61c <HAL_RTC_SetTime+0x13c>)
 800b58c:	699b      	ldr	r3, [r3, #24]
 800b58e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b592:	2b00      	cmp	r3, #0
 800b594:	d102      	bne.n	800b59c <HAL_RTC_SetTime+0xbc>
          assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 800b596:	68bb      	ldr	r3, [r7, #8]
 800b598:	2200      	movs	r2, #0
 800b59a:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
        }
        assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
        assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800b59c:	68bb      	ldr	r3, [r7, #8]
 800b59e:	781b      	ldrb	r3, [r3, #0]
 800b5a0:	041a      	lsls	r2, r3, #16
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800b5a2:	68bb      	ldr	r3, [r7, #8]
 800b5a4:	785b      	ldrb	r3, [r3, #1]
 800b5a6:	021b      	lsls	r3, r3, #8
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800b5a8:	4313      	orrs	r3, r2
                  ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800b5aa:	68ba      	ldr	r2, [r7, #8]
 800b5ac:	7892      	ldrb	r2, [r2, #2]
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800b5ae:	431a      	orrs	r2, r3
                  ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800b5b0:	68bb      	ldr	r3, [r7, #8]
 800b5b2:	78db      	ldrb	r3, [r3, #3]
 800b5b4:	059b      	lsls	r3, r3, #22
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800b5b6:	4313      	orrs	r3, r2
 800b5b8:	617b      	str	r3, [r7, #20]
      }

      /* Set the RTC_TR register */
      WRITE_REG(RTC->TR, (tmpreg & RTC_TR_RESERVED_MASK));
 800b5ba:	4a18      	ldr	r2, [pc, #96]	; (800b61c <HAL_RTC_SetTime+0x13c>)
 800b5bc:	697b      	ldr	r3, [r7, #20]
 800b5be:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800b5c2:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800b5c6:	6013      	str	r3, [r2, #0]

      /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
      CLEAR_BIT(RTC->CR, RTC_CR_BKP);
 800b5c8:	4b14      	ldr	r3, [pc, #80]	; (800b61c <HAL_RTC_SetTime+0x13c>)
 800b5ca:	699b      	ldr	r3, [r3, #24]
 800b5cc:	4a13      	ldr	r2, [pc, #76]	; (800b61c <HAL_RTC_SetTime+0x13c>)
 800b5ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b5d2:	6193      	str	r3, [r2, #24]

      /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
      SET_BIT(RTC->CR, (sTime->DayLightSaving | sTime->StoreOperation));
 800b5d4:	4b11      	ldr	r3, [pc, #68]	; (800b61c <HAL_RTC_SetTime+0x13c>)
 800b5d6:	699a      	ldr	r2, [r3, #24]
 800b5d8:	68bb      	ldr	r3, [r7, #8]
 800b5da:	68d9      	ldr	r1, [r3, #12]
 800b5dc:	68bb      	ldr	r3, [r7, #8]
 800b5de:	691b      	ldr	r3, [r3, #16]
 800b5e0:	430b      	orrs	r3, r1
 800b5e2:	490e      	ldr	r1, [pc, #56]	; (800b61c <HAL_RTC_SetTime+0x13c>)
 800b5e4:	4313      	orrs	r3, r2
 800b5e6:	618b      	str	r3, [r1, #24]
    }
  }

  /* Exit Initialization mode */
  status = RTC_ExitInitMode(hrtc);
 800b5e8:	68f8      	ldr	r0, [r7, #12]
 800b5ea:	f000 f9ad 	bl	800b948 <RTC_ExitInitMode>
 800b5ee:	4603      	mov	r3, r0
 800b5f0:	74fb      	strb	r3, [r7, #19]


  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b5f2:	68fb      	ldr	r3, [r7, #12]
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	22ff      	movs	r2, #255	; 0xff
 800b5f8:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800b5fa:	7cfb      	ldrb	r3, [r7, #19]
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d103      	bne.n	800b608 <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	2201      	movs	r2, #1
 800b604:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	2200      	movs	r2, #0
 800b60c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return status;
 800b610:	7cfb      	ldrb	r3, [r7, #19]
}
 800b612:	4618      	mov	r0, r3
 800b614:	371c      	adds	r7, #28
 800b616:	46bd      	mov	sp, r7
 800b618:	bd90      	pop	{r4, r7, pc}
 800b61a:	bf00      	nop
 800b61c:	40002800 	.word	0x40002800

0800b620 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800b620:	b580      	push	{r7, lr}
 800b622:	b086      	sub	sp, #24
 800b624:	af00      	add	r7, sp, #0
 800b626:	60f8      	str	r0, [r7, #12]
 800b628:	60b9      	str	r1, [r7, #8]
 800b62a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg;

  UNUSED(hrtc);
  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = READ_REG(RTC->SSR);
 800b62c:	4b2c      	ldr	r3, [pc, #176]	; (800b6e0 <HAL_RTC_GetTime+0xc0>)
 800b62e:	689a      	ldr	r2, [r3, #8]
 800b630:	68bb      	ldr	r3, [r7, #8]
 800b632:	605a      	str	r2, [r3, #4]

  if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 800b634:	4b2a      	ldr	r3, [pc, #168]	; (800b6e0 <HAL_RTC_GetTime+0xc0>)
 800b636:	68db      	ldr	r3, [r3, #12]
 800b638:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b63c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b640:	d049      	beq.n	800b6d6 <HAL_RTC_GetTime+0xb6>
  {
    /* Check the parameters */
    assert_param(IS_RTC_FORMAT(Format));

    /* Get SecondFraction structure field from the corresponding register field*/
    sTime->SecondFraction = (uint32_t)(READ_REG(RTC->PRER) & RTC_PRER_PREDIV_S);
 800b642:	4b27      	ldr	r3, [pc, #156]	; (800b6e0 <HAL_RTC_GetTime+0xc0>)
 800b644:	691b      	ldr	r3, [r3, #16]
 800b646:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800b64a:	68bb      	ldr	r3, [r7, #8]
 800b64c:	609a      	str	r2, [r3, #8]

    /* Get the TR register */
    tmpreg = (uint32_t)(READ_REG(RTC->TR) & RTC_TR_RESERVED_MASK);
 800b64e:	4b24      	ldr	r3, [pc, #144]	; (800b6e0 <HAL_RTC_GetTime+0xc0>)
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800b656:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800b65a:	617b      	str	r3, [r7, #20]

    /* Fill the structure fields with the read parameters */
    sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 800b65c:	697b      	ldr	r3, [r7, #20]
 800b65e:	0c1b      	lsrs	r3, r3, #16
 800b660:	b2db      	uxtb	r3, r3
 800b662:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b666:	b2da      	uxtb	r2, r3
 800b668:	68bb      	ldr	r3, [r7, #8]
 800b66a:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800b66c:	697b      	ldr	r3, [r7, #20]
 800b66e:	0a1b      	lsrs	r3, r3, #8
 800b670:	b2db      	uxtb	r3, r3
 800b672:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b676:	b2da      	uxtb	r2, r3
 800b678:	68bb      	ldr	r3, [r7, #8]
 800b67a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 800b67c:	697b      	ldr	r3, [r7, #20]
 800b67e:	b2db      	uxtb	r3, r3
 800b680:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b684:	b2da      	uxtb	r2, r3
 800b686:	68bb      	ldr	r3, [r7, #8]
 800b688:	709a      	strb	r2, [r3, #2]
    sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 800b68a:	697b      	ldr	r3, [r7, #20]
 800b68c:	0d9b      	lsrs	r3, r3, #22
 800b68e:	b2db      	uxtb	r3, r3
 800b690:	f003 0301 	and.w	r3, r3, #1
 800b694:	b2da      	uxtb	r2, r3
 800b696:	68bb      	ldr	r3, [r7, #8]
 800b698:	70da      	strb	r2, [r3, #3]

    /* Check the input parameters format */
    if (Format == RTC_FORMAT_BIN)
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	2b00      	cmp	r3, #0
 800b69e:	d11a      	bne.n	800b6d6 <HAL_RTC_GetTime+0xb6>
    {
      /* Convert the time structure parameters to Binary format */
      sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800b6a0:	68bb      	ldr	r3, [r7, #8]
 800b6a2:	781b      	ldrb	r3, [r3, #0]
 800b6a4:	4618      	mov	r0, r3
 800b6a6:	f000 f9ad 	bl	800ba04 <RTC_Bcd2ToByte>
 800b6aa:	4603      	mov	r3, r0
 800b6ac:	461a      	mov	r2, r3
 800b6ae:	68bb      	ldr	r3, [r7, #8]
 800b6b0:	701a      	strb	r2, [r3, #0]
      sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800b6b2:	68bb      	ldr	r3, [r7, #8]
 800b6b4:	785b      	ldrb	r3, [r3, #1]
 800b6b6:	4618      	mov	r0, r3
 800b6b8:	f000 f9a4 	bl	800ba04 <RTC_Bcd2ToByte>
 800b6bc:	4603      	mov	r3, r0
 800b6be:	461a      	mov	r2, r3
 800b6c0:	68bb      	ldr	r3, [r7, #8]
 800b6c2:	705a      	strb	r2, [r3, #1]
      sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800b6c4:	68bb      	ldr	r3, [r7, #8]
 800b6c6:	789b      	ldrb	r3, [r3, #2]
 800b6c8:	4618      	mov	r0, r3
 800b6ca:	f000 f99b 	bl	800ba04 <RTC_Bcd2ToByte>
 800b6ce:	4603      	mov	r3, r0
 800b6d0:	461a      	mov	r2, r3
 800b6d2:	68bb      	ldr	r3, [r7, #8]
 800b6d4:	709a      	strb	r2, [r3, #2]
    }
  }

  return HAL_OK;
 800b6d6:	2300      	movs	r3, #0
}
 800b6d8:	4618      	mov	r0, r3
 800b6da:	3718      	adds	r7, #24
 800b6dc:	46bd      	mov	sp, r7
 800b6de:	bd80      	pop	{r7, pc}
 800b6e0:	40002800 	.word	0x40002800

0800b6e4 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800b6e4:	b590      	push	{r4, r7, lr}
 800b6e6:	b087      	sub	sp, #28
 800b6e8:	af00      	add	r7, sp, #0
 800b6ea:	60f8      	str	r0, [r7, #12]
 800b6ec:	60b9      	str	r1, [r7, #8]
 800b6ee:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800b6f0:	68fb      	ldr	r3, [r7, #12]
 800b6f2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800b6f6:	2b01      	cmp	r3, #1
 800b6f8:	d101      	bne.n	800b6fe <HAL_RTC_SetDate+0x1a>
 800b6fa:	2302      	movs	r3, #2
 800b6fc:	e074      	b.n	800b7e8 <HAL_RTC_SetDate+0x104>
 800b6fe:	68fb      	ldr	r3, [r7, #12]
 800b700:	2201      	movs	r2, #1
 800b702:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  hrtc->State = HAL_RTC_STATE_BUSY;
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	2202      	movs	r2, #2
 800b70a:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	2b00      	cmp	r3, #0
 800b712:	d10e      	bne.n	800b732 <HAL_RTC_SetDate+0x4e>
 800b714:	68bb      	ldr	r3, [r7, #8]
 800b716:	785b      	ldrb	r3, [r3, #1]
 800b718:	f003 0310 	and.w	r3, r3, #16
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d008      	beq.n	800b732 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800b720:	68bb      	ldr	r3, [r7, #8]
 800b722:	785b      	ldrb	r3, [r3, #1]
 800b724:	f023 0310 	bic.w	r3, r3, #16
 800b728:	b2db      	uxtb	r3, r3
 800b72a:	330a      	adds	r3, #10
 800b72c:	b2da      	uxtb	r2, r3
 800b72e:	68bb      	ldr	r3, [r7, #8]
 800b730:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	2b00      	cmp	r3, #0
 800b736:	d11c      	bne.n	800b772 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800b738:	68bb      	ldr	r3, [r7, #8]
 800b73a:	78db      	ldrb	r3, [r3, #3]
 800b73c:	4618      	mov	r0, r3
 800b73e:	f000 f941 	bl	800b9c4 <RTC_ByteToBcd2>
 800b742:	4603      	mov	r3, r0
 800b744:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800b746:	68bb      	ldr	r3, [r7, #8]
 800b748:	785b      	ldrb	r3, [r3, #1]
 800b74a:	4618      	mov	r0, r3
 800b74c:	f000 f93a 	bl	800b9c4 <RTC_ByteToBcd2>
 800b750:	4603      	mov	r3, r0
 800b752:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800b754:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 800b756:	68bb      	ldr	r3, [r7, #8]
 800b758:	789b      	ldrb	r3, [r3, #2]
 800b75a:	4618      	mov	r0, r3
 800b75c:	f000 f932 	bl	800b9c4 <RTC_ByteToBcd2>
 800b760:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800b762:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 800b766:	68bb      	ldr	r3, [r7, #8]
 800b768:	781b      	ldrb	r3, [r3, #0]
 800b76a:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800b76c:	4313      	orrs	r3, r2
 800b76e:	617b      	str	r3, [r7, #20]
 800b770:	e00e      	b.n	800b790 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800b772:	68bb      	ldr	r3, [r7, #8]
 800b774:	78db      	ldrb	r3, [r3, #3]
 800b776:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800b778:	68bb      	ldr	r3, [r7, #8]
 800b77a:	785b      	ldrb	r3, [r3, #1]
 800b77c:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800b77e:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 800b780:	68ba      	ldr	r2, [r7, #8]
 800b782:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 800b784:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800b786:	68bb      	ldr	r3, [r7, #8]
 800b788:	781b      	ldrb	r3, [r3, #0]
 800b78a:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 800b78c:	4313      	orrs	r3, r2
 800b78e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b790:	68fb      	ldr	r3, [r7, #12]
 800b792:	681b      	ldr	r3, [r3, #0]
 800b794:	22ca      	movs	r2, #202	; 0xca
 800b796:	625a      	str	r2, [r3, #36]	; 0x24
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	2253      	movs	r2, #83	; 0x53
 800b79e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800b7a0:	68f8      	ldr	r0, [r7, #12]
 800b7a2:	f000 f89b 	bl	800b8dc <RTC_EnterInitMode>
 800b7a6:	4603      	mov	r3, r0
 800b7a8:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800b7aa:	7cfb      	ldrb	r3, [r7, #19]
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	d10b      	bne.n	800b7c8 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    WRITE_REG(RTC->DR, (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK));
 800b7b0:	4a0f      	ldr	r2, [pc, #60]	; (800b7f0 <HAL_RTC_SetDate+0x10c>)
 800b7b2:	697b      	ldr	r3, [r7, #20]
 800b7b4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800b7b8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800b7bc:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800b7be:	68f8      	ldr	r0, [r7, #12]
 800b7c0:	f000 f8c2 	bl	800b948 <RTC_ExitInitMode>
 800b7c4:	4603      	mov	r3, r0
 800b7c6:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b7c8:	68fb      	ldr	r3, [r7, #12]
 800b7ca:	681b      	ldr	r3, [r3, #0]
 800b7cc:	22ff      	movs	r2, #255	; 0xff
 800b7ce:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800b7d0:	7cfb      	ldrb	r3, [r7, #19]
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d103      	bne.n	800b7de <HAL_RTC_SetDate+0xfa>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 800b7d6:	68fb      	ldr	r3, [r7, #12]
 800b7d8:	2201      	movs	r2, #1
 800b7da:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	2200      	movs	r2, #0
 800b7e2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return status;
 800b7e6:	7cfb      	ldrb	r3, [r7, #19]
}
 800b7e8:	4618      	mov	r0, r3
 800b7ea:	371c      	adds	r7, #28
 800b7ec:	46bd      	mov	sp, r7
 800b7ee:	bd90      	pop	{r4, r7, pc}
 800b7f0:	40002800 	.word	0x40002800

0800b7f4 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800b7f4:	b580      	push	{r7, lr}
 800b7f6:	b086      	sub	sp, #24
 800b7f8:	af00      	add	r7, sp, #0
 800b7fa:	60f8      	str	r0, [r7, #12]
 800b7fc:	60b9      	str	r1, [r7, #8]
 800b7fe:	607a      	str	r2, [r7, #4]
  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(READ_REG(RTC->DR) & RTC_DR_RESERVED_MASK);
 800b800:	4b22      	ldr	r3, [pc, #136]	; (800b88c <HAL_RTC_GetDate+0x98>)
 800b802:	685b      	ldr	r3, [r3, #4]
 800b804:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800b808:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800b80c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800b80e:	697b      	ldr	r3, [r7, #20]
 800b810:	0c1b      	lsrs	r3, r3, #16
 800b812:	b2da      	uxtb	r2, r3
 800b814:	68bb      	ldr	r3, [r7, #8]
 800b816:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800b818:	697b      	ldr	r3, [r7, #20]
 800b81a:	0a1b      	lsrs	r3, r3, #8
 800b81c:	b2db      	uxtb	r3, r3
 800b81e:	f003 031f 	and.w	r3, r3, #31
 800b822:	b2da      	uxtb	r2, r3
 800b824:	68bb      	ldr	r3, [r7, #8]
 800b826:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 800b828:	697b      	ldr	r3, [r7, #20]
 800b82a:	b2db      	uxtb	r3, r3
 800b82c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b830:	b2da      	uxtb	r2, r3
 800b832:	68bb      	ldr	r3, [r7, #8]
 800b834:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 800b836:	697b      	ldr	r3, [r7, #20]
 800b838:	0b5b      	lsrs	r3, r3, #13
 800b83a:	b2db      	uxtb	r3, r3
 800b83c:	f003 0307 	and.w	r3, r3, #7
 800b840:	b2da      	uxtb	r2, r3
 800b842:	68bb      	ldr	r3, [r7, #8]
 800b844:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	2b00      	cmp	r3, #0
 800b84a:	d11a      	bne.n	800b882 <HAL_RTC_GetDate+0x8e>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800b84c:	68bb      	ldr	r3, [r7, #8]
 800b84e:	78db      	ldrb	r3, [r3, #3]
 800b850:	4618      	mov	r0, r3
 800b852:	f000 f8d7 	bl	800ba04 <RTC_Bcd2ToByte>
 800b856:	4603      	mov	r3, r0
 800b858:	461a      	mov	r2, r3
 800b85a:	68bb      	ldr	r3, [r7, #8]
 800b85c:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800b85e:	68bb      	ldr	r3, [r7, #8]
 800b860:	785b      	ldrb	r3, [r3, #1]
 800b862:	4618      	mov	r0, r3
 800b864:	f000 f8ce 	bl	800ba04 <RTC_Bcd2ToByte>
 800b868:	4603      	mov	r3, r0
 800b86a:	461a      	mov	r2, r3
 800b86c:	68bb      	ldr	r3, [r7, #8]
 800b86e:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800b870:	68bb      	ldr	r3, [r7, #8]
 800b872:	789b      	ldrb	r3, [r3, #2]
 800b874:	4618      	mov	r0, r3
 800b876:	f000 f8c5 	bl	800ba04 <RTC_Bcd2ToByte>
 800b87a:	4603      	mov	r3, r0
 800b87c:	461a      	mov	r2, r3
 800b87e:	68bb      	ldr	r3, [r7, #8]
 800b880:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800b882:	2300      	movs	r3, #0
}
 800b884:	4618      	mov	r0, r3
 800b886:	3718      	adds	r7, #24
 800b888:	46bd      	mov	sp, r7
 800b88a:	bd80      	pop	{r7, pc}
 800b88c:	40002800 	.word	0x40002800

0800b890 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800b890:	b580      	push	{r7, lr}
 800b892:	b084      	sub	sp, #16
 800b894:	af00      	add	r7, sp, #0
 800b896:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	681b      	ldr	r3, [r3, #0]
 800b89c:	68da      	ldr	r2, [r3, #12]
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	681b      	ldr	r3, [r3, #0]
 800b8a2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800b8a6:	60da      	str	r2, [r3, #12]
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
#endif

  tickstart = HAL_GetTick();
 800b8a8:	f7f9 fce8 	bl	800527c <HAL_GetTick>
 800b8ac:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800b8ae:	e009      	b.n	800b8c4 <HAL_RTC_WaitForSynchro+0x34>
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800b8b0:	f7f9 fce4 	bl	800527c <HAL_GetTick>
 800b8b4:	4602      	mov	r2, r0
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	1ad3      	subs	r3, r2, r3
 800b8ba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b8be:	d901      	bls.n	800b8c4 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 800b8c0:	2303      	movs	r3, #3
 800b8c2:	e007      	b.n	800b8d4 <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	68db      	ldr	r3, [r3, #12]
 800b8ca:	f003 0320 	and.w	r3, r3, #32
 800b8ce:	2b00      	cmp	r3, #0
 800b8d0:	d0ee      	beq.n	800b8b0 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 800b8d2:	2300      	movs	r3, #0
}
 800b8d4:	4618      	mov	r0, r3
 800b8d6:	3710      	adds	r7, #16
 800b8d8:	46bd      	mov	sp, r7
 800b8da:	bd80      	pop	{r7, pc}

0800b8dc <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800b8dc:	b580      	push	{r7, lr}
 800b8de:	b084      	sub	sp, #16
 800b8e0:	af00      	add	r7, sp, #0
 800b8e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b8e4:	2300      	movs	r3, #0
 800b8e6:	73fb      	strb	r3, [r7, #15]

  /* Check if the Initialization mode is set */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  if ((hrtc->Instance->ICSR & RTC_ICSR_INITF) == 0U)
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	68db      	ldr	r3, [r3, #12]
 800b8ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b8f2:	2b00      	cmp	r3, #0
 800b8f4:	d123      	bne.n	800b93e <RTC_EnterInitMode+0x62>
  {
    /* Set the Initialization mode */
    SET_BIT(hrtc->Instance->ICSR, RTC_ICSR_INIT);
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	68da      	ldr	r2, [r3, #12]
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	681b      	ldr	r3, [r3, #0]
 800b900:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b904:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800b906:	f7f9 fcb9 	bl	800527c <HAL_GetTick>
 800b90a:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800b90c:	e00d      	b.n	800b92a <RTC_EnterInitMode+0x4e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800b90e:	f7f9 fcb5 	bl	800527c <HAL_GetTick>
 800b912:	4602      	mov	r2, r0
 800b914:	68bb      	ldr	r3, [r7, #8]
 800b916:	1ad3      	subs	r3, r2, r3
 800b918:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b91c:	d905      	bls.n	800b92a <RTC_EnterInitMode+0x4e>
      {
        status = HAL_TIMEOUT;
 800b91e:	2303      	movs	r3, #3
 800b920:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	2203      	movs	r2, #3
 800b926:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
    while ((READ_BIT(hrtc->Instance->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	681b      	ldr	r3, [r3, #0]
 800b92e:	68db      	ldr	r3, [r3, #12]
 800b930:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b934:	2b00      	cmp	r3, #0
 800b936:	d102      	bne.n	800b93e <RTC_EnterInitMode+0x62>
 800b938:	7bfb      	ldrb	r3, [r7, #15]
 800b93a:	2b03      	cmp	r3, #3
 800b93c:	d1e7      	bne.n	800b90e <RTC_EnterInitMode+0x32>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 800b93e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b940:	4618      	mov	r0, r3
 800b942:	3710      	adds	r7, #16
 800b944:	46bd      	mov	sp, r7
 800b946:	bd80      	pop	{r7, pc}

0800b948 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800b948:	b580      	push	{r7, lr}
 800b94a:	b084      	sub	sp, #16
 800b94c:	af00      	add	r7, sp, #0
 800b94e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b950:	2300      	movs	r3, #0
 800b952:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800b954:	4b1a      	ldr	r3, [pc, #104]	; (800b9c0 <RTC_ExitInitMode+0x78>)
 800b956:	68db      	ldr	r3, [r3, #12]
 800b958:	4a19      	ldr	r2, [pc, #100]	; (800b9c0 <RTC_ExitInitMode+0x78>)
 800b95a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b95e:	60d3      	str	r3, [r2, #12]
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800b960:	4b17      	ldr	r3, [pc, #92]	; (800b9c0 <RTC_ExitInitMode+0x78>)
 800b962:	699b      	ldr	r3, [r3, #24]
 800b964:	f003 0320 	and.w	r3, r3, #32
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d10c      	bne.n	800b986 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800b96c:	6878      	ldr	r0, [r7, #4]
 800b96e:	f7ff ff8f 	bl	800b890 <HAL_RTC_WaitForSynchro>
 800b972:	4603      	mov	r3, r0
 800b974:	2b00      	cmp	r3, #0
 800b976:	d01e      	beq.n	800b9b6 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	2203      	movs	r2, #3
 800b97c:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
      status = HAL_TIMEOUT;
 800b980:	2303      	movs	r3, #3
 800b982:	73fb      	strb	r3, [r7, #15]
 800b984:	e017      	b.n	800b9b6 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800b986:	4b0e      	ldr	r3, [pc, #56]	; (800b9c0 <RTC_ExitInitMode+0x78>)
 800b988:	699b      	ldr	r3, [r3, #24]
 800b98a:	4a0d      	ldr	r2, [pc, #52]	; (800b9c0 <RTC_ExitInitMode+0x78>)
 800b98c:	f023 0320 	bic.w	r3, r3, #32
 800b990:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800b992:	6878      	ldr	r0, [r7, #4]
 800b994:	f7ff ff7c 	bl	800b890 <HAL_RTC_WaitForSynchro>
 800b998:	4603      	mov	r3, r0
 800b99a:	2b00      	cmp	r3, #0
 800b99c:	d005      	beq.n	800b9aa <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b99e:	687b      	ldr	r3, [r7, #4]
 800b9a0:	2203      	movs	r2, #3
 800b9a2:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
      status = HAL_TIMEOUT;
 800b9a6:	2303      	movs	r3, #3
 800b9a8:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800b9aa:	4b05      	ldr	r3, [pc, #20]	; (800b9c0 <RTC_ExitInitMode+0x78>)
 800b9ac:	699b      	ldr	r3, [r3, #24]
 800b9ae:	4a04      	ldr	r2, [pc, #16]	; (800b9c0 <RTC_ExitInitMode+0x78>)
 800b9b0:	f043 0320 	orr.w	r3, r3, #32
 800b9b4:	6193      	str	r3, [r2, #24]
  }

  return status;
 800b9b6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b9b8:	4618      	mov	r0, r3
 800b9ba:	3710      	adds	r7, #16
 800b9bc:	46bd      	mov	sp, r7
 800b9be:	bd80      	pop	{r7, pc}
 800b9c0:	40002800 	.word	0x40002800

0800b9c4 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800b9c4:	b480      	push	{r7}
 800b9c6:	b085      	sub	sp, #20
 800b9c8:	af00      	add	r7, sp, #0
 800b9ca:	4603      	mov	r3, r0
 800b9cc:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800b9ce:	2300      	movs	r3, #0
 800b9d0:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 800b9d2:	79fb      	ldrb	r3, [r7, #7]
 800b9d4:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 800b9d6:	e005      	b.n	800b9e4 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	3301      	adds	r3, #1
 800b9dc:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 800b9de:	7afb      	ldrb	r3, [r7, #11]
 800b9e0:	3b0a      	subs	r3, #10
 800b9e2:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 800b9e4:	7afb      	ldrb	r3, [r7, #11]
 800b9e6:	2b09      	cmp	r3, #9
 800b9e8:	d8f6      	bhi.n	800b9d8 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 800b9ea:	68fb      	ldr	r3, [r7, #12]
 800b9ec:	b2db      	uxtb	r3, r3
 800b9ee:	011b      	lsls	r3, r3, #4
 800b9f0:	b2da      	uxtb	r2, r3
 800b9f2:	7afb      	ldrb	r3, [r7, #11]
 800b9f4:	4313      	orrs	r3, r2
 800b9f6:	b2db      	uxtb	r3, r3
}
 800b9f8:	4618      	mov	r0, r3
 800b9fa:	3714      	adds	r7, #20
 800b9fc:	46bd      	mov	sp, r7
 800b9fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba02:	4770      	bx	lr

0800ba04 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800ba04:	b480      	push	{r7}
 800ba06:	b085      	sub	sp, #20
 800ba08:	af00      	add	r7, sp, #0
 800ba0a:	4603      	mov	r3, r0
 800ba0c:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 800ba0e:	79fb      	ldrb	r3, [r7, #7]
 800ba10:	091b      	lsrs	r3, r3, #4
 800ba12:	b2db      	uxtb	r3, r3
 800ba14:	461a      	mov	r2, r3
 800ba16:	0092      	lsls	r2, r2, #2
 800ba18:	4413      	add	r3, r2
 800ba1a:	005b      	lsls	r3, r3, #1
 800ba1c:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 800ba1e:	79fb      	ldrb	r3, [r7, #7]
 800ba20:	f003 030f 	and.w	r3, r3, #15
 800ba24:	b2da      	uxtb	r2, r3
 800ba26:	7bfb      	ldrb	r3, [r7, #15]
 800ba28:	4413      	add	r3, r2
 800ba2a:	b2db      	uxtb	r3, r3
}
 800ba2c:	4618      	mov	r0, r3
 800ba2e:	3714      	adds	r7, #20
 800ba30:	46bd      	mov	sp, r7
 800ba32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba36:	4770      	bx	lr

0800ba38 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800ba38:	b580      	push	{r7, lr}
 800ba3a:	b084      	sub	sp, #16
 800ba3c:	af00      	add	r7, sp, #0
 800ba3e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	d101      	bne.n	800ba4a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800ba46:	2301      	movs	r3, #1
 800ba48:	e095      	b.n	800bb76 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d108      	bne.n	800ba64 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800ba52:	687b      	ldr	r3, [r7, #4]
 800ba54:	685b      	ldr	r3, [r3, #4]
 800ba56:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ba5a:	d009      	beq.n	800ba70 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	2200      	movs	r2, #0
 800ba60:	61da      	str	r2, [r3, #28]
 800ba62:	e005      	b.n	800ba70 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	2200      	movs	r2, #0
 800ba68:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	2200      	movs	r2, #0
 800ba6e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ba70:	687b      	ldr	r3, [r7, #4]
 800ba72:	2200      	movs	r2, #0
 800ba74:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800ba7c:	b2db      	uxtb	r3, r3
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d106      	bne.n	800ba90 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	2200      	movs	r2, #0
 800ba86:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800ba8a:	6878      	ldr	r0, [r7, #4]
 800ba8c:	f7f9 f95e 	bl	8004d4c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	2202      	movs	r2, #2
 800ba94:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	681a      	ldr	r2, [r3, #0]
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800baa6:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	68db      	ldr	r3, [r3, #12]
 800baac:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bab0:	d902      	bls.n	800bab8 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800bab2:	2300      	movs	r3, #0
 800bab4:	60fb      	str	r3, [r7, #12]
 800bab6:	e002      	b.n	800babe <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800bab8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800babc:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	68db      	ldr	r3, [r3, #12]
 800bac2:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800bac6:	d007      	beq.n	800bad8 <HAL_SPI_Init+0xa0>
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	68db      	ldr	r3, [r3, #12]
 800bacc:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bad0:	d002      	beq.n	800bad8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	2200      	movs	r2, #0
 800bad6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	685b      	ldr	r3, [r3, #4]
 800badc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	689b      	ldr	r3, [r3, #8]
 800bae4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800bae8:	431a      	orrs	r2, r3
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	691b      	ldr	r3, [r3, #16]
 800baee:	f003 0302 	and.w	r3, r3, #2
 800baf2:	431a      	orrs	r2, r3
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	695b      	ldr	r3, [r3, #20]
 800baf8:	f003 0301 	and.w	r3, r3, #1
 800bafc:	431a      	orrs	r2, r3
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	699b      	ldr	r3, [r3, #24]
 800bb02:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800bb06:	431a      	orrs	r2, r3
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	69db      	ldr	r3, [r3, #28]
 800bb0c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800bb10:	431a      	orrs	r2, r3
 800bb12:	687b      	ldr	r3, [r7, #4]
 800bb14:	6a1b      	ldr	r3, [r3, #32]
 800bb16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bb1a:	ea42 0103 	orr.w	r1, r2, r3
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bb22:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	681b      	ldr	r3, [r3, #0]
 800bb2a:	430a      	orrs	r2, r1
 800bb2c:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	699b      	ldr	r3, [r3, #24]
 800bb32:	0c1b      	lsrs	r3, r3, #16
 800bb34:	f003 0204 	and.w	r2, r3, #4
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bb3c:	f003 0310 	and.w	r3, r3, #16
 800bb40:	431a      	orrs	r2, r3
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bb46:	f003 0308 	and.w	r3, r3, #8
 800bb4a:	431a      	orrs	r2, r3
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	68db      	ldr	r3, [r3, #12]
 800bb50:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800bb54:	ea42 0103 	orr.w	r1, r2, r3
 800bb58:	68fb      	ldr	r3, [r7, #12]
 800bb5a:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	681b      	ldr	r3, [r3, #0]
 800bb62:	430a      	orrs	r2, r1
 800bb64:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	2200      	movs	r2, #0
 800bb6a:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	2201      	movs	r2, #1
 800bb70:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800bb74:	2300      	movs	r3, #0
}
 800bb76:	4618      	mov	r0, r3
 800bb78:	3710      	adds	r7, #16
 800bb7a:	46bd      	mov	sp, r7
 800bb7c:	bd80      	pop	{r7, pc}

0800bb7e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bb7e:	b580      	push	{r7, lr}
 800bb80:	b088      	sub	sp, #32
 800bb82:	af00      	add	r7, sp, #0
 800bb84:	60f8      	str	r0, [r7, #12]
 800bb86:	60b9      	str	r1, [r7, #8]
 800bb88:	603b      	str	r3, [r7, #0]
 800bb8a:	4613      	mov	r3, r2
 800bb8c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800bb8e:	2300      	movs	r3, #0
 800bb90:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bb92:	68fb      	ldr	r3, [r7, #12]
 800bb94:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800bb98:	2b01      	cmp	r3, #1
 800bb9a:	d101      	bne.n	800bba0 <HAL_SPI_Transmit+0x22>
 800bb9c:	2302      	movs	r3, #2
 800bb9e:	e158      	b.n	800be52 <HAL_SPI_Transmit+0x2d4>
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	2201      	movs	r2, #1
 800bba4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bba8:	f7f9 fb68 	bl	800527c <HAL_GetTick>
 800bbac:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800bbae:	88fb      	ldrh	r3, [r7, #6]
 800bbb0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800bbb2:	68fb      	ldr	r3, [r7, #12]
 800bbb4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800bbb8:	b2db      	uxtb	r3, r3
 800bbba:	2b01      	cmp	r3, #1
 800bbbc:	d002      	beq.n	800bbc4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800bbbe:	2302      	movs	r3, #2
 800bbc0:	77fb      	strb	r3, [r7, #31]
    goto error;
 800bbc2:	e13d      	b.n	800be40 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 800bbc4:	68bb      	ldr	r3, [r7, #8]
 800bbc6:	2b00      	cmp	r3, #0
 800bbc8:	d002      	beq.n	800bbd0 <HAL_SPI_Transmit+0x52>
 800bbca:	88fb      	ldrh	r3, [r7, #6]
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	d102      	bne.n	800bbd6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800bbd0:	2301      	movs	r3, #1
 800bbd2:	77fb      	strb	r3, [r7, #31]
    goto error;
 800bbd4:	e134      	b.n	800be40 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800bbd6:	68fb      	ldr	r3, [r7, #12]
 800bbd8:	2203      	movs	r2, #3
 800bbda:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	2200      	movs	r2, #0
 800bbe2:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800bbe4:	68fb      	ldr	r3, [r7, #12]
 800bbe6:	68ba      	ldr	r2, [r7, #8]
 800bbe8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800bbea:	68fb      	ldr	r3, [r7, #12]
 800bbec:	88fa      	ldrh	r2, [r7, #6]
 800bbee:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	88fa      	ldrh	r2, [r7, #6]
 800bbf4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800bbf6:	68fb      	ldr	r3, [r7, #12]
 800bbf8:	2200      	movs	r2, #0
 800bbfa:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800bbfc:	68fb      	ldr	r3, [r7, #12]
 800bbfe:	2200      	movs	r2, #0
 800bc00:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800bc04:	68fb      	ldr	r3, [r7, #12]
 800bc06:	2200      	movs	r2, #0
 800bc08:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800bc0c:	68fb      	ldr	r3, [r7, #12]
 800bc0e:	2200      	movs	r2, #0
 800bc10:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800bc12:	68fb      	ldr	r3, [r7, #12]
 800bc14:	2200      	movs	r2, #0
 800bc16:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bc18:	68fb      	ldr	r3, [r7, #12]
 800bc1a:	689b      	ldr	r3, [r3, #8]
 800bc1c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bc20:	d10f      	bne.n	800bc42 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800bc22:	68fb      	ldr	r3, [r7, #12]
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	681a      	ldr	r2, [r3, #0]
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bc30:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	681b      	ldr	r3, [r3, #0]
 800bc36:	681a      	ldr	r2, [r3, #0]
 800bc38:	68fb      	ldr	r3, [r7, #12]
 800bc3a:	681b      	ldr	r3, [r3, #0]
 800bc3c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800bc40:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800bc42:	68fb      	ldr	r3, [r7, #12]
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bc4c:	2b40      	cmp	r3, #64	; 0x40
 800bc4e:	d007      	beq.n	800bc60 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	681a      	ldr	r2, [r3, #0]
 800bc56:	68fb      	ldr	r3, [r7, #12]
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bc5e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	68db      	ldr	r3, [r3, #12]
 800bc64:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bc68:	d94b      	bls.n	800bd02 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bc6a:	68fb      	ldr	r3, [r7, #12]
 800bc6c:	685b      	ldr	r3, [r3, #4]
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d002      	beq.n	800bc78 <HAL_SPI_Transmit+0xfa>
 800bc72:	8afb      	ldrh	r3, [r7, #22]
 800bc74:	2b01      	cmp	r3, #1
 800bc76:	d13e      	bne.n	800bcf6 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bc78:	68fb      	ldr	r3, [r7, #12]
 800bc7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc7c:	881a      	ldrh	r2, [r3, #0]
 800bc7e:	68fb      	ldr	r3, [r7, #12]
 800bc80:	681b      	ldr	r3, [r3, #0]
 800bc82:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800bc84:	68fb      	ldr	r3, [r7, #12]
 800bc86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bc88:	1c9a      	adds	r2, r3, #2
 800bc8a:	68fb      	ldr	r3, [r7, #12]
 800bc8c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800bc8e:	68fb      	ldr	r3, [r7, #12]
 800bc90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bc92:	b29b      	uxth	r3, r3
 800bc94:	3b01      	subs	r3, #1
 800bc96:	b29a      	uxth	r2, r3
 800bc98:	68fb      	ldr	r3, [r7, #12]
 800bc9a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800bc9c:	e02b      	b.n	800bcf6 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800bc9e:	68fb      	ldr	r3, [r7, #12]
 800bca0:	681b      	ldr	r3, [r3, #0]
 800bca2:	689b      	ldr	r3, [r3, #8]
 800bca4:	f003 0302 	and.w	r3, r3, #2
 800bca8:	2b02      	cmp	r3, #2
 800bcaa:	d112      	bne.n	800bcd2 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bcb0:	881a      	ldrh	r2, [r3, #0]
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	681b      	ldr	r3, [r3, #0]
 800bcb6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bcbc:	1c9a      	adds	r2, r3, #2
 800bcbe:	68fb      	ldr	r3, [r7, #12]
 800bcc0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800bcc2:	68fb      	ldr	r3, [r7, #12]
 800bcc4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bcc6:	b29b      	uxth	r3, r3
 800bcc8:	3b01      	subs	r3, #1
 800bcca:	b29a      	uxth	r2, r3
 800bccc:	68fb      	ldr	r3, [r7, #12]
 800bcce:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bcd0:	e011      	b.n	800bcf6 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bcd2:	f7f9 fad3 	bl	800527c <HAL_GetTick>
 800bcd6:	4602      	mov	r2, r0
 800bcd8:	69bb      	ldr	r3, [r7, #24]
 800bcda:	1ad3      	subs	r3, r2, r3
 800bcdc:	683a      	ldr	r2, [r7, #0]
 800bcde:	429a      	cmp	r2, r3
 800bce0:	d803      	bhi.n	800bcea <HAL_SPI_Transmit+0x16c>
 800bce2:	683b      	ldr	r3, [r7, #0]
 800bce4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bce8:	d102      	bne.n	800bcf0 <HAL_SPI_Transmit+0x172>
 800bcea:	683b      	ldr	r3, [r7, #0]
 800bcec:	2b00      	cmp	r3, #0
 800bcee:	d102      	bne.n	800bcf6 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 800bcf0:	2303      	movs	r3, #3
 800bcf2:	77fb      	strb	r3, [r7, #31]
          goto error;
 800bcf4:	e0a4      	b.n	800be40 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800bcf6:	68fb      	ldr	r3, [r7, #12]
 800bcf8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bcfa:	b29b      	uxth	r3, r3
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	d1ce      	bne.n	800bc9e <HAL_SPI_Transmit+0x120>
 800bd00:	e07c      	b.n	800bdfc <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bd02:	68fb      	ldr	r3, [r7, #12]
 800bd04:	685b      	ldr	r3, [r3, #4]
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	d002      	beq.n	800bd10 <HAL_SPI_Transmit+0x192>
 800bd0a:	8afb      	ldrh	r3, [r7, #22]
 800bd0c:	2b01      	cmp	r3, #1
 800bd0e:	d170      	bne.n	800bdf2 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 800bd10:	68fb      	ldr	r3, [r7, #12]
 800bd12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bd14:	b29b      	uxth	r3, r3
 800bd16:	2b01      	cmp	r3, #1
 800bd18:	d912      	bls.n	800bd40 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bd1a:	68fb      	ldr	r3, [r7, #12]
 800bd1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd1e:	881a      	ldrh	r2, [r3, #0]
 800bd20:	68fb      	ldr	r3, [r7, #12]
 800bd22:	681b      	ldr	r3, [r3, #0]
 800bd24:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800bd26:	68fb      	ldr	r3, [r7, #12]
 800bd28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd2a:	1c9a      	adds	r2, r3, #2
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800bd30:	68fb      	ldr	r3, [r7, #12]
 800bd32:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bd34:	b29b      	uxth	r3, r3
 800bd36:	3b02      	subs	r3, #2
 800bd38:	b29a      	uxth	r2, r3
 800bd3a:	68fb      	ldr	r3, [r7, #12]
 800bd3c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bd3e:	e058      	b.n	800bdf2 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800bd40:	68fb      	ldr	r3, [r7, #12]
 800bd42:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bd44:	68fb      	ldr	r3, [r7, #12]
 800bd46:	681b      	ldr	r3, [r3, #0]
 800bd48:	330c      	adds	r3, #12
 800bd4a:	7812      	ldrb	r2, [r2, #0]
 800bd4c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800bd4e:	68fb      	ldr	r3, [r7, #12]
 800bd50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd52:	1c5a      	adds	r2, r3, #1
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800bd58:	68fb      	ldr	r3, [r7, #12]
 800bd5a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bd5c:	b29b      	uxth	r3, r3
 800bd5e:	3b01      	subs	r3, #1
 800bd60:	b29a      	uxth	r2, r3
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800bd66:	e044      	b.n	800bdf2 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800bd68:	68fb      	ldr	r3, [r7, #12]
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	689b      	ldr	r3, [r3, #8]
 800bd6e:	f003 0302 	and.w	r3, r3, #2
 800bd72:	2b02      	cmp	r3, #2
 800bd74:	d12b      	bne.n	800bdce <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 800bd76:	68fb      	ldr	r3, [r7, #12]
 800bd78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bd7a:	b29b      	uxth	r3, r3
 800bd7c:	2b01      	cmp	r3, #1
 800bd7e:	d912      	bls.n	800bda6 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bd80:	68fb      	ldr	r3, [r7, #12]
 800bd82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd84:	881a      	ldrh	r2, [r3, #0]
 800bd86:	68fb      	ldr	r3, [r7, #12]
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800bd8c:	68fb      	ldr	r3, [r7, #12]
 800bd8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd90:	1c9a      	adds	r2, r3, #2
 800bd92:	68fb      	ldr	r3, [r7, #12]
 800bd94:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bd9a:	b29b      	uxth	r3, r3
 800bd9c:	3b02      	subs	r3, #2
 800bd9e:	b29a      	uxth	r2, r3
 800bda0:	68fb      	ldr	r3, [r7, #12]
 800bda2:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bda4:	e025      	b.n	800bdf2 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	330c      	adds	r3, #12
 800bdb0:	7812      	ldrb	r2, [r2, #0]
 800bdb2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800bdb4:	68fb      	ldr	r3, [r7, #12]
 800bdb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bdb8:	1c5a      	adds	r2, r3, #1
 800bdba:	68fb      	ldr	r3, [r7, #12]
 800bdbc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800bdbe:	68fb      	ldr	r3, [r7, #12]
 800bdc0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bdc2:	b29b      	uxth	r3, r3
 800bdc4:	3b01      	subs	r3, #1
 800bdc6:	b29a      	uxth	r2, r3
 800bdc8:	68fb      	ldr	r3, [r7, #12]
 800bdca:	87da      	strh	r2, [r3, #62]	; 0x3e
 800bdcc:	e011      	b.n	800bdf2 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bdce:	f7f9 fa55 	bl	800527c <HAL_GetTick>
 800bdd2:	4602      	mov	r2, r0
 800bdd4:	69bb      	ldr	r3, [r7, #24]
 800bdd6:	1ad3      	subs	r3, r2, r3
 800bdd8:	683a      	ldr	r2, [r7, #0]
 800bdda:	429a      	cmp	r2, r3
 800bddc:	d803      	bhi.n	800bde6 <HAL_SPI_Transmit+0x268>
 800bdde:	683b      	ldr	r3, [r7, #0]
 800bde0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bde4:	d102      	bne.n	800bdec <HAL_SPI_Transmit+0x26e>
 800bde6:	683b      	ldr	r3, [r7, #0]
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	d102      	bne.n	800bdf2 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 800bdec:	2303      	movs	r3, #3
 800bdee:	77fb      	strb	r3, [r7, #31]
          goto error;
 800bdf0:	e026      	b.n	800be40 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800bdf2:	68fb      	ldr	r3, [r7, #12]
 800bdf4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bdf6:	b29b      	uxth	r3, r3
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	d1b5      	bne.n	800bd68 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800bdfc:	69ba      	ldr	r2, [r7, #24]
 800bdfe:	6839      	ldr	r1, [r7, #0]
 800be00:	68f8      	ldr	r0, [r7, #12]
 800be02:	f000 fb5b 	bl	800c4bc <SPI_EndRxTxTransaction>
 800be06:	4603      	mov	r3, r0
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d002      	beq.n	800be12 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800be0c:	68fb      	ldr	r3, [r7, #12]
 800be0e:	2220      	movs	r2, #32
 800be10:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800be12:	68fb      	ldr	r3, [r7, #12]
 800be14:	689b      	ldr	r3, [r3, #8]
 800be16:	2b00      	cmp	r3, #0
 800be18:	d10a      	bne.n	800be30 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800be1a:	2300      	movs	r3, #0
 800be1c:	613b      	str	r3, [r7, #16]
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	68db      	ldr	r3, [r3, #12]
 800be24:	613b      	str	r3, [r7, #16]
 800be26:	68fb      	ldr	r3, [r7, #12]
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	689b      	ldr	r3, [r3, #8]
 800be2c:	613b      	str	r3, [r7, #16]
 800be2e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800be30:	68fb      	ldr	r3, [r7, #12]
 800be32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800be34:	2b00      	cmp	r3, #0
 800be36:	d002      	beq.n	800be3e <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 800be38:	2301      	movs	r3, #1
 800be3a:	77fb      	strb	r3, [r7, #31]
 800be3c:	e000      	b.n	800be40 <HAL_SPI_Transmit+0x2c2>
  }

error:
 800be3e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800be40:	68fb      	ldr	r3, [r7, #12]
 800be42:	2201      	movs	r2, #1
 800be44:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800be48:	68fb      	ldr	r3, [r7, #12]
 800be4a:	2200      	movs	r2, #0
 800be4c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800be50:	7ffb      	ldrb	r3, [r7, #31]
}
 800be52:	4618      	mov	r0, r3
 800be54:	3720      	adds	r7, #32
 800be56:	46bd      	mov	sp, r7
 800be58:	bd80      	pop	{r7, pc}

0800be5a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800be5a:	b580      	push	{r7, lr}
 800be5c:	b08a      	sub	sp, #40	; 0x28
 800be5e:	af00      	add	r7, sp, #0
 800be60:	60f8      	str	r0, [r7, #12]
 800be62:	60b9      	str	r1, [r7, #8]
 800be64:	607a      	str	r2, [r7, #4]
 800be66:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800be68:	2301      	movs	r3, #1
 800be6a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800be6c:	2300      	movs	r3, #0
 800be6e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800be72:	68fb      	ldr	r3, [r7, #12]
 800be74:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800be78:	2b01      	cmp	r3, #1
 800be7a:	d101      	bne.n	800be80 <HAL_SPI_TransmitReceive+0x26>
 800be7c:	2302      	movs	r3, #2
 800be7e:	e1fb      	b.n	800c278 <HAL_SPI_TransmitReceive+0x41e>
 800be80:	68fb      	ldr	r3, [r7, #12]
 800be82:	2201      	movs	r2, #1
 800be84:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800be88:	f7f9 f9f8 	bl	800527c <HAL_GetTick>
 800be8c:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800be8e:	68fb      	ldr	r3, [r7, #12]
 800be90:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800be94:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800be96:	68fb      	ldr	r3, [r7, #12]
 800be98:	685b      	ldr	r3, [r3, #4]
 800be9a:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800be9c:	887b      	ldrh	r3, [r7, #2]
 800be9e:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800bea0:	887b      	ldrh	r3, [r7, #2]
 800bea2:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800bea4:	7efb      	ldrb	r3, [r7, #27]
 800bea6:	2b01      	cmp	r3, #1
 800bea8:	d00e      	beq.n	800bec8 <HAL_SPI_TransmitReceive+0x6e>
 800beaa:	697b      	ldr	r3, [r7, #20]
 800beac:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800beb0:	d106      	bne.n	800bec0 <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	689b      	ldr	r3, [r3, #8]
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	d102      	bne.n	800bec0 <HAL_SPI_TransmitReceive+0x66>
 800beba:	7efb      	ldrb	r3, [r7, #27]
 800bebc:	2b04      	cmp	r3, #4
 800bebe:	d003      	beq.n	800bec8 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800bec0:	2302      	movs	r3, #2
 800bec2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800bec6:	e1cd      	b.n	800c264 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800bec8:	68bb      	ldr	r3, [r7, #8]
 800beca:	2b00      	cmp	r3, #0
 800becc:	d005      	beq.n	800beda <HAL_SPI_TransmitReceive+0x80>
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	d002      	beq.n	800beda <HAL_SPI_TransmitReceive+0x80>
 800bed4:	887b      	ldrh	r3, [r7, #2]
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	d103      	bne.n	800bee2 <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800beda:	2301      	movs	r3, #1
 800bedc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800bee0:	e1c0      	b.n	800c264 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800bee2:	68fb      	ldr	r3, [r7, #12]
 800bee4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800bee8:	b2db      	uxtb	r3, r3
 800beea:	2b04      	cmp	r3, #4
 800beec:	d003      	beq.n	800bef6 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800beee:	68fb      	ldr	r3, [r7, #12]
 800bef0:	2205      	movs	r2, #5
 800bef2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	2200      	movs	r2, #0
 800befa:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800befc:	68fb      	ldr	r3, [r7, #12]
 800befe:	687a      	ldr	r2, [r7, #4]
 800bf00:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800bf02:	68fb      	ldr	r3, [r7, #12]
 800bf04:	887a      	ldrh	r2, [r7, #2]
 800bf06:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800bf0a:	68fb      	ldr	r3, [r7, #12]
 800bf0c:	887a      	ldrh	r2, [r7, #2]
 800bf0e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800bf12:	68fb      	ldr	r3, [r7, #12]
 800bf14:	68ba      	ldr	r2, [r7, #8]
 800bf16:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800bf18:	68fb      	ldr	r3, [r7, #12]
 800bf1a:	887a      	ldrh	r2, [r7, #2]
 800bf1c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800bf1e:	68fb      	ldr	r3, [r7, #12]
 800bf20:	887a      	ldrh	r2, [r7, #2]
 800bf22:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800bf24:	68fb      	ldr	r3, [r7, #12]
 800bf26:	2200      	movs	r2, #0
 800bf28:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800bf2a:	68fb      	ldr	r3, [r7, #12]
 800bf2c:	2200      	movs	r2, #0
 800bf2e:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800bf30:	68fb      	ldr	r3, [r7, #12]
 800bf32:	68db      	ldr	r3, [r3, #12]
 800bf34:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bf38:	d802      	bhi.n	800bf40 <HAL_SPI_TransmitReceive+0xe6>
 800bf3a:	8a3b      	ldrh	r3, [r7, #16]
 800bf3c:	2b01      	cmp	r3, #1
 800bf3e:	d908      	bls.n	800bf52 <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800bf40:	68fb      	ldr	r3, [r7, #12]
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	685a      	ldr	r2, [r3, #4]
 800bf46:	68fb      	ldr	r3, [r7, #12]
 800bf48:	681b      	ldr	r3, [r3, #0]
 800bf4a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800bf4e:	605a      	str	r2, [r3, #4]
 800bf50:	e007      	b.n	800bf62 <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800bf52:	68fb      	ldr	r3, [r7, #12]
 800bf54:	681b      	ldr	r3, [r3, #0]
 800bf56:	685a      	ldr	r2, [r3, #4]
 800bf58:	68fb      	ldr	r3, [r7, #12]
 800bf5a:	681b      	ldr	r3, [r3, #0]
 800bf5c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800bf60:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bf6c:	2b40      	cmp	r3, #64	; 0x40
 800bf6e:	d007      	beq.n	800bf80 <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800bf70:	68fb      	ldr	r3, [r7, #12]
 800bf72:	681b      	ldr	r3, [r3, #0]
 800bf74:	681a      	ldr	r2, [r3, #0]
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bf7e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bf80:	68fb      	ldr	r3, [r7, #12]
 800bf82:	68db      	ldr	r3, [r3, #12]
 800bf84:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800bf88:	d97c      	bls.n	800c084 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bf8a:	68fb      	ldr	r3, [r7, #12]
 800bf8c:	685b      	ldr	r3, [r3, #4]
 800bf8e:	2b00      	cmp	r3, #0
 800bf90:	d002      	beq.n	800bf98 <HAL_SPI_TransmitReceive+0x13e>
 800bf92:	8a7b      	ldrh	r3, [r7, #18]
 800bf94:	2b01      	cmp	r3, #1
 800bf96:	d169      	bne.n	800c06c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bf98:	68fb      	ldr	r3, [r7, #12]
 800bf9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf9c:	881a      	ldrh	r2, [r3, #0]
 800bf9e:	68fb      	ldr	r3, [r7, #12]
 800bfa0:	681b      	ldr	r3, [r3, #0]
 800bfa2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bfa8:	1c9a      	adds	r2, r3, #2
 800bfaa:	68fb      	ldr	r3, [r7, #12]
 800bfac:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800bfae:	68fb      	ldr	r3, [r7, #12]
 800bfb0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bfb2:	b29b      	uxth	r3, r3
 800bfb4:	3b01      	subs	r3, #1
 800bfb6:	b29a      	uxth	r2, r3
 800bfb8:	68fb      	ldr	r3, [r7, #12]
 800bfba:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bfbc:	e056      	b.n	800c06c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800bfbe:	68fb      	ldr	r3, [r7, #12]
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	689b      	ldr	r3, [r3, #8]
 800bfc4:	f003 0302 	and.w	r3, r3, #2
 800bfc8:	2b02      	cmp	r3, #2
 800bfca:	d11b      	bne.n	800c004 <HAL_SPI_TransmitReceive+0x1aa>
 800bfcc:	68fb      	ldr	r3, [r7, #12]
 800bfce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bfd0:	b29b      	uxth	r3, r3
 800bfd2:	2b00      	cmp	r3, #0
 800bfd4:	d016      	beq.n	800c004 <HAL_SPI_TransmitReceive+0x1aa>
 800bfd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bfd8:	2b01      	cmp	r3, #1
 800bfda:	d113      	bne.n	800c004 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bfdc:	68fb      	ldr	r3, [r7, #12]
 800bfde:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bfe0:	881a      	ldrh	r2, [r3, #0]
 800bfe2:	68fb      	ldr	r3, [r7, #12]
 800bfe4:	681b      	ldr	r3, [r3, #0]
 800bfe6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800bfe8:	68fb      	ldr	r3, [r7, #12]
 800bfea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bfec:	1c9a      	adds	r2, r3, #2
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800bff2:	68fb      	ldr	r3, [r7, #12]
 800bff4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bff6:	b29b      	uxth	r3, r3
 800bff8:	3b01      	subs	r3, #1
 800bffa:	b29a      	uxth	r2, r3
 800bffc:	68fb      	ldr	r3, [r7, #12]
 800bffe:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c000:	2300      	movs	r3, #0
 800c002:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c004:	68fb      	ldr	r3, [r7, #12]
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	689b      	ldr	r3, [r3, #8]
 800c00a:	f003 0301 	and.w	r3, r3, #1
 800c00e:	2b01      	cmp	r3, #1
 800c010:	d11c      	bne.n	800c04c <HAL_SPI_TransmitReceive+0x1f2>
 800c012:	68fb      	ldr	r3, [r7, #12]
 800c014:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c018:	b29b      	uxth	r3, r3
 800c01a:	2b00      	cmp	r3, #0
 800c01c:	d016      	beq.n	800c04c <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c01e:	68fb      	ldr	r3, [r7, #12]
 800c020:	681b      	ldr	r3, [r3, #0]
 800c022:	68da      	ldr	r2, [r3, #12]
 800c024:	68fb      	ldr	r3, [r7, #12]
 800c026:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c028:	b292      	uxth	r2, r2
 800c02a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c030:	1c9a      	adds	r2, r3, #2
 800c032:	68fb      	ldr	r3, [r7, #12]
 800c034:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800c036:	68fb      	ldr	r3, [r7, #12]
 800c038:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c03c:	b29b      	uxth	r3, r3
 800c03e:	3b01      	subs	r3, #1
 800c040:	b29a      	uxth	r2, r3
 800c042:	68fb      	ldr	r3, [r7, #12]
 800c044:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c048:	2301      	movs	r3, #1
 800c04a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800c04c:	f7f9 f916 	bl	800527c <HAL_GetTick>
 800c050:	4602      	mov	r2, r0
 800c052:	69fb      	ldr	r3, [r7, #28]
 800c054:	1ad3      	subs	r3, r2, r3
 800c056:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c058:	429a      	cmp	r2, r3
 800c05a:	d807      	bhi.n	800c06c <HAL_SPI_TransmitReceive+0x212>
 800c05c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c05e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c062:	d003      	beq.n	800c06c <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800c064:	2303      	movs	r3, #3
 800c066:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800c06a:	e0fb      	b.n	800c264 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c06c:	68fb      	ldr	r3, [r7, #12]
 800c06e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c070:	b29b      	uxth	r3, r3
 800c072:	2b00      	cmp	r3, #0
 800c074:	d1a3      	bne.n	800bfbe <HAL_SPI_TransmitReceive+0x164>
 800c076:	68fb      	ldr	r3, [r7, #12]
 800c078:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c07c:	b29b      	uxth	r3, r3
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d19d      	bne.n	800bfbe <HAL_SPI_TransmitReceive+0x164>
 800c082:	e0df      	b.n	800c244 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	685b      	ldr	r3, [r3, #4]
 800c088:	2b00      	cmp	r3, #0
 800c08a:	d003      	beq.n	800c094 <HAL_SPI_TransmitReceive+0x23a>
 800c08c:	8a7b      	ldrh	r3, [r7, #18]
 800c08e:	2b01      	cmp	r3, #1
 800c090:	f040 80cb 	bne.w	800c22a <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800c094:	68fb      	ldr	r3, [r7, #12]
 800c096:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c098:	b29b      	uxth	r3, r3
 800c09a:	2b01      	cmp	r3, #1
 800c09c:	d912      	bls.n	800c0c4 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c0a2:	881a      	ldrh	r2, [r3, #0]
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c0ae:	1c9a      	adds	r2, r3, #2
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800c0b4:	68fb      	ldr	r3, [r7, #12]
 800c0b6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c0b8:	b29b      	uxth	r3, r3
 800c0ba:	3b02      	subs	r3, #2
 800c0bc:	b29a      	uxth	r2, r3
 800c0be:	68fb      	ldr	r3, [r7, #12]
 800c0c0:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c0c2:	e0b2      	b.n	800c22a <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800c0c4:	68fb      	ldr	r3, [r7, #12]
 800c0c6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c0c8:	68fb      	ldr	r3, [r7, #12]
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	330c      	adds	r3, #12
 800c0ce:	7812      	ldrb	r2, [r2, #0]
 800c0d0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800c0d2:	68fb      	ldr	r3, [r7, #12]
 800c0d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c0d6:	1c5a      	adds	r2, r3, #1
 800c0d8:	68fb      	ldr	r3, [r7, #12]
 800c0da:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800c0dc:	68fb      	ldr	r3, [r7, #12]
 800c0de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c0e0:	b29b      	uxth	r3, r3
 800c0e2:	3b01      	subs	r3, #1
 800c0e4:	b29a      	uxth	r2, r3
 800c0e6:	68fb      	ldr	r3, [r7, #12]
 800c0e8:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c0ea:	e09e      	b.n	800c22a <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	681b      	ldr	r3, [r3, #0]
 800c0f0:	689b      	ldr	r3, [r3, #8]
 800c0f2:	f003 0302 	and.w	r3, r3, #2
 800c0f6:	2b02      	cmp	r3, #2
 800c0f8:	d134      	bne.n	800c164 <HAL_SPI_TransmitReceive+0x30a>
 800c0fa:	68fb      	ldr	r3, [r7, #12]
 800c0fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c0fe:	b29b      	uxth	r3, r3
 800c100:	2b00      	cmp	r3, #0
 800c102:	d02f      	beq.n	800c164 <HAL_SPI_TransmitReceive+0x30a>
 800c104:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c106:	2b01      	cmp	r3, #1
 800c108:	d12c      	bne.n	800c164 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c10e:	b29b      	uxth	r3, r3
 800c110:	2b01      	cmp	r3, #1
 800c112:	d912      	bls.n	800c13a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c114:	68fb      	ldr	r3, [r7, #12]
 800c116:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c118:	881a      	ldrh	r2, [r3, #0]
 800c11a:	68fb      	ldr	r3, [r7, #12]
 800c11c:	681b      	ldr	r3, [r3, #0]
 800c11e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800c120:	68fb      	ldr	r3, [r7, #12]
 800c122:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c124:	1c9a      	adds	r2, r3, #2
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c12e:	b29b      	uxth	r3, r3
 800c130:	3b02      	subs	r3, #2
 800c132:	b29a      	uxth	r2, r3
 800c134:	68fb      	ldr	r3, [r7, #12]
 800c136:	87da      	strh	r2, [r3, #62]	; 0x3e
 800c138:	e012      	b.n	800c160 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800c13e:	68fb      	ldr	r3, [r7, #12]
 800c140:	681b      	ldr	r3, [r3, #0]
 800c142:	330c      	adds	r3, #12
 800c144:	7812      	ldrb	r2, [r2, #0]
 800c146:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800c148:	68fb      	ldr	r3, [r7, #12]
 800c14a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c14c:	1c5a      	adds	r2, r3, #1
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800c152:	68fb      	ldr	r3, [r7, #12]
 800c154:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c156:	b29b      	uxth	r3, r3
 800c158:	3b01      	subs	r3, #1
 800c15a:	b29a      	uxth	r2, r3
 800c15c:	68fb      	ldr	r3, [r7, #12]
 800c15e:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c160:	2300      	movs	r3, #0
 800c162:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	681b      	ldr	r3, [r3, #0]
 800c168:	689b      	ldr	r3, [r3, #8]
 800c16a:	f003 0301 	and.w	r3, r3, #1
 800c16e:	2b01      	cmp	r3, #1
 800c170:	d148      	bne.n	800c204 <HAL_SPI_TransmitReceive+0x3aa>
 800c172:	68fb      	ldr	r3, [r7, #12]
 800c174:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c178:	b29b      	uxth	r3, r3
 800c17a:	2b00      	cmp	r3, #0
 800c17c:	d042      	beq.n	800c204 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800c17e:	68fb      	ldr	r3, [r7, #12]
 800c180:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c184:	b29b      	uxth	r3, r3
 800c186:	2b01      	cmp	r3, #1
 800c188:	d923      	bls.n	800c1d2 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c18a:	68fb      	ldr	r3, [r7, #12]
 800c18c:	681b      	ldr	r3, [r3, #0]
 800c18e:	68da      	ldr	r2, [r3, #12]
 800c190:	68fb      	ldr	r3, [r7, #12]
 800c192:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c194:	b292      	uxth	r2, r2
 800c196:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800c198:	68fb      	ldr	r3, [r7, #12]
 800c19a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c19c:	1c9a      	adds	r2, r3, #2
 800c19e:	68fb      	ldr	r3, [r7, #12]
 800c1a0:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800c1a2:	68fb      	ldr	r3, [r7, #12]
 800c1a4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c1a8:	b29b      	uxth	r3, r3
 800c1aa:	3b02      	subs	r3, #2
 800c1ac:	b29a      	uxth	r2, r3
 800c1ae:	68fb      	ldr	r3, [r7, #12]
 800c1b0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800c1b4:	68fb      	ldr	r3, [r7, #12]
 800c1b6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c1ba:	b29b      	uxth	r3, r3
 800c1bc:	2b01      	cmp	r3, #1
 800c1be:	d81f      	bhi.n	800c200 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c1c0:	68fb      	ldr	r3, [r7, #12]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	685a      	ldr	r2, [r3, #4]
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	681b      	ldr	r3, [r3, #0]
 800c1ca:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800c1ce:	605a      	str	r2, [r3, #4]
 800c1d0:	e016      	b.n	800c200 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800c1d2:	68fb      	ldr	r3, [r7, #12]
 800c1d4:	681b      	ldr	r3, [r3, #0]
 800c1d6:	f103 020c 	add.w	r2, r3, #12
 800c1da:	68fb      	ldr	r3, [r7, #12]
 800c1dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c1de:	7812      	ldrb	r2, [r2, #0]
 800c1e0:	b2d2      	uxtb	r2, r2
 800c1e2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c1e8:	1c5a      	adds	r2, r3, #1
 800c1ea:	68fb      	ldr	r3, [r7, #12]
 800c1ec:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c1f4:	b29b      	uxth	r3, r3
 800c1f6:	3b01      	subs	r3, #1
 800c1f8:	b29a      	uxth	r2, r3
 800c1fa:	68fb      	ldr	r3, [r7, #12]
 800c1fc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c200:	2301      	movs	r3, #1
 800c202:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800c204:	f7f9 f83a 	bl	800527c <HAL_GetTick>
 800c208:	4602      	mov	r2, r0
 800c20a:	69fb      	ldr	r3, [r7, #28]
 800c20c:	1ad3      	subs	r3, r2, r3
 800c20e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c210:	429a      	cmp	r2, r3
 800c212:	d803      	bhi.n	800c21c <HAL_SPI_TransmitReceive+0x3c2>
 800c214:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c216:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c21a:	d102      	bne.n	800c222 <HAL_SPI_TransmitReceive+0x3c8>
 800c21c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d103      	bne.n	800c22a <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800c222:	2303      	movs	r3, #3
 800c224:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800c228:	e01c      	b.n	800c264 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c22a:	68fb      	ldr	r3, [r7, #12]
 800c22c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c22e:	b29b      	uxth	r3, r3
 800c230:	2b00      	cmp	r3, #0
 800c232:	f47f af5b 	bne.w	800c0ec <HAL_SPI_TransmitReceive+0x292>
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800c23c:	b29b      	uxth	r3, r3
 800c23e:	2b00      	cmp	r3, #0
 800c240:	f47f af54 	bne.w	800c0ec <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c244:	69fa      	ldr	r2, [r7, #28]
 800c246:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800c248:	68f8      	ldr	r0, [r7, #12]
 800c24a:	f000 f937 	bl	800c4bc <SPI_EndRxTxTransaction>
 800c24e:	4603      	mov	r3, r0
 800c250:	2b00      	cmp	r3, #0
 800c252:	d006      	beq.n	800c262 <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800c254:	2301      	movs	r3, #1
 800c256:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c25a:	68fb      	ldr	r3, [r7, #12]
 800c25c:	2220      	movs	r2, #32
 800c25e:	661a      	str	r2, [r3, #96]	; 0x60
 800c260:	e000      	b.n	800c264 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800c262:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800c264:	68fb      	ldr	r3, [r7, #12]
 800c266:	2201      	movs	r2, #1
 800c268:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800c26c:	68fb      	ldr	r3, [r7, #12]
 800c26e:	2200      	movs	r2, #0
 800c270:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800c274:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800c278:	4618      	mov	r0, r3
 800c27a:	3728      	adds	r7, #40	; 0x28
 800c27c:	46bd      	mov	sp, r7
 800c27e:	bd80      	pop	{r7, pc}

0800c280 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c280:	b580      	push	{r7, lr}
 800c282:	b088      	sub	sp, #32
 800c284:	af00      	add	r7, sp, #0
 800c286:	60f8      	str	r0, [r7, #12]
 800c288:	60b9      	str	r1, [r7, #8]
 800c28a:	603b      	str	r3, [r7, #0]
 800c28c:	4613      	mov	r3, r2
 800c28e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800c290:	f7f8 fff4 	bl	800527c <HAL_GetTick>
 800c294:	4602      	mov	r2, r0
 800c296:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c298:	1a9b      	subs	r3, r3, r2
 800c29a:	683a      	ldr	r2, [r7, #0]
 800c29c:	4413      	add	r3, r2
 800c29e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800c2a0:	f7f8 ffec 	bl	800527c <HAL_GetTick>
 800c2a4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800c2a6:	4b39      	ldr	r3, [pc, #228]	; (800c38c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800c2a8:	681b      	ldr	r3, [r3, #0]
 800c2aa:	015b      	lsls	r3, r3, #5
 800c2ac:	0d1b      	lsrs	r3, r3, #20
 800c2ae:	69fa      	ldr	r2, [r7, #28]
 800c2b0:	fb02 f303 	mul.w	r3, r2, r3
 800c2b4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c2b6:	e054      	b.n	800c362 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800c2b8:	683b      	ldr	r3, [r7, #0]
 800c2ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c2be:	d050      	beq.n	800c362 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c2c0:	f7f8 ffdc 	bl	800527c <HAL_GetTick>
 800c2c4:	4602      	mov	r2, r0
 800c2c6:	69bb      	ldr	r3, [r7, #24]
 800c2c8:	1ad3      	subs	r3, r2, r3
 800c2ca:	69fa      	ldr	r2, [r7, #28]
 800c2cc:	429a      	cmp	r2, r3
 800c2ce:	d902      	bls.n	800c2d6 <SPI_WaitFlagStateUntilTimeout+0x56>
 800c2d0:	69fb      	ldr	r3, [r7, #28]
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	d13d      	bne.n	800c352 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	681b      	ldr	r3, [r3, #0]
 800c2da:	685a      	ldr	r2, [r3, #4]
 800c2dc:	68fb      	ldr	r3, [r7, #12]
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c2e4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c2e6:	68fb      	ldr	r3, [r7, #12]
 800c2e8:	685b      	ldr	r3, [r3, #4]
 800c2ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c2ee:	d111      	bne.n	800c314 <SPI_WaitFlagStateUntilTimeout+0x94>
 800c2f0:	68fb      	ldr	r3, [r7, #12]
 800c2f2:	689b      	ldr	r3, [r3, #8]
 800c2f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c2f8:	d004      	beq.n	800c304 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c2fa:	68fb      	ldr	r3, [r7, #12]
 800c2fc:	689b      	ldr	r3, [r3, #8]
 800c2fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c302:	d107      	bne.n	800c314 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c304:	68fb      	ldr	r3, [r7, #12]
 800c306:	681b      	ldr	r3, [r3, #0]
 800c308:	681a      	ldr	r2, [r3, #0]
 800c30a:	68fb      	ldr	r3, [r7, #12]
 800c30c:	681b      	ldr	r3, [r3, #0]
 800c30e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c312:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c318:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c31c:	d10f      	bne.n	800c33e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800c31e:	68fb      	ldr	r3, [r7, #12]
 800c320:	681b      	ldr	r3, [r3, #0]
 800c322:	681a      	ldr	r2, [r3, #0]
 800c324:	68fb      	ldr	r3, [r7, #12]
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c32c:	601a      	str	r2, [r3, #0]
 800c32e:	68fb      	ldr	r3, [r7, #12]
 800c330:	681b      	ldr	r3, [r3, #0]
 800c332:	681a      	ldr	r2, [r3, #0]
 800c334:	68fb      	ldr	r3, [r7, #12]
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c33c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c33e:	68fb      	ldr	r3, [r7, #12]
 800c340:	2201      	movs	r2, #1
 800c342:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c346:	68fb      	ldr	r3, [r7, #12]
 800c348:	2200      	movs	r2, #0
 800c34a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800c34e:	2303      	movs	r3, #3
 800c350:	e017      	b.n	800c382 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c352:	697b      	ldr	r3, [r7, #20]
 800c354:	2b00      	cmp	r3, #0
 800c356:	d101      	bne.n	800c35c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800c358:	2300      	movs	r3, #0
 800c35a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800c35c:	697b      	ldr	r3, [r7, #20]
 800c35e:	3b01      	subs	r3, #1
 800c360:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c362:	68fb      	ldr	r3, [r7, #12]
 800c364:	681b      	ldr	r3, [r3, #0]
 800c366:	689a      	ldr	r2, [r3, #8]
 800c368:	68bb      	ldr	r3, [r7, #8]
 800c36a:	4013      	ands	r3, r2
 800c36c:	68ba      	ldr	r2, [r7, #8]
 800c36e:	429a      	cmp	r2, r3
 800c370:	bf0c      	ite	eq
 800c372:	2301      	moveq	r3, #1
 800c374:	2300      	movne	r3, #0
 800c376:	b2db      	uxtb	r3, r3
 800c378:	461a      	mov	r2, r3
 800c37a:	79fb      	ldrb	r3, [r7, #7]
 800c37c:	429a      	cmp	r2, r3
 800c37e:	d19b      	bne.n	800c2b8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800c380:	2300      	movs	r3, #0
}
 800c382:	4618      	mov	r0, r3
 800c384:	3720      	adds	r7, #32
 800c386:	46bd      	mov	sp, r7
 800c388:	bd80      	pop	{r7, pc}
 800c38a:	bf00      	nop
 800c38c:	20000224 	.word	0x20000224

0800c390 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c390:	b580      	push	{r7, lr}
 800c392:	b08a      	sub	sp, #40	; 0x28
 800c394:	af00      	add	r7, sp, #0
 800c396:	60f8      	str	r0, [r7, #12]
 800c398:	60b9      	str	r1, [r7, #8]
 800c39a:	607a      	str	r2, [r7, #4]
 800c39c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800c39e:	2300      	movs	r3, #0
 800c3a0:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800c3a2:	f7f8 ff6b 	bl	800527c <HAL_GetTick>
 800c3a6:	4602      	mov	r2, r0
 800c3a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c3aa:	1a9b      	subs	r3, r3, r2
 800c3ac:	683a      	ldr	r2, [r7, #0]
 800c3ae:	4413      	add	r3, r2
 800c3b0:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800c3b2:	f7f8 ff63 	bl	800527c <HAL_GetTick>
 800c3b6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800c3b8:	68fb      	ldr	r3, [r7, #12]
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	330c      	adds	r3, #12
 800c3be:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800c3c0:	4b3d      	ldr	r3, [pc, #244]	; (800c4b8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800c3c2:	681a      	ldr	r2, [r3, #0]
 800c3c4:	4613      	mov	r3, r2
 800c3c6:	009b      	lsls	r3, r3, #2
 800c3c8:	4413      	add	r3, r2
 800c3ca:	00da      	lsls	r2, r3, #3
 800c3cc:	1ad3      	subs	r3, r2, r3
 800c3ce:	0d1b      	lsrs	r3, r3, #20
 800c3d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c3d2:	fb02 f303 	mul.w	r3, r2, r3
 800c3d6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800c3d8:	e060      	b.n	800c49c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800c3da:	68bb      	ldr	r3, [r7, #8]
 800c3dc:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800c3e0:	d107      	bne.n	800c3f2 <SPI_WaitFifoStateUntilTimeout+0x62>
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d104      	bne.n	800c3f2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800c3e8:	69fb      	ldr	r3, [r7, #28]
 800c3ea:	781b      	ldrb	r3, [r3, #0]
 800c3ec:	b2db      	uxtb	r3, r3
 800c3ee:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800c3f0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800c3f2:	683b      	ldr	r3, [r7, #0]
 800c3f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c3f8:	d050      	beq.n	800c49c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c3fa:	f7f8 ff3f 	bl	800527c <HAL_GetTick>
 800c3fe:	4602      	mov	r2, r0
 800c400:	6a3b      	ldr	r3, [r7, #32]
 800c402:	1ad3      	subs	r3, r2, r3
 800c404:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c406:	429a      	cmp	r2, r3
 800c408:	d902      	bls.n	800c410 <SPI_WaitFifoStateUntilTimeout+0x80>
 800c40a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c40c:	2b00      	cmp	r3, #0
 800c40e:	d13d      	bne.n	800c48c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c410:	68fb      	ldr	r3, [r7, #12]
 800c412:	681b      	ldr	r3, [r3, #0]
 800c414:	685a      	ldr	r2, [r3, #4]
 800c416:	68fb      	ldr	r3, [r7, #12]
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c41e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	685b      	ldr	r3, [r3, #4]
 800c424:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c428:	d111      	bne.n	800c44e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800c42a:	68fb      	ldr	r3, [r7, #12]
 800c42c:	689b      	ldr	r3, [r3, #8]
 800c42e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c432:	d004      	beq.n	800c43e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c434:	68fb      	ldr	r3, [r7, #12]
 800c436:	689b      	ldr	r3, [r3, #8]
 800c438:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c43c:	d107      	bne.n	800c44e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c43e:	68fb      	ldr	r3, [r7, #12]
 800c440:	681b      	ldr	r3, [r3, #0]
 800c442:	681a      	ldr	r2, [r3, #0]
 800c444:	68fb      	ldr	r3, [r7, #12]
 800c446:	681b      	ldr	r3, [r3, #0]
 800c448:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c44c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c44e:	68fb      	ldr	r3, [r7, #12]
 800c450:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c452:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c456:	d10f      	bne.n	800c478 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800c458:	68fb      	ldr	r3, [r7, #12]
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	681a      	ldr	r2, [r3, #0]
 800c45e:	68fb      	ldr	r3, [r7, #12]
 800c460:	681b      	ldr	r3, [r3, #0]
 800c462:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c466:	601a      	str	r2, [r3, #0]
 800c468:	68fb      	ldr	r3, [r7, #12]
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	681a      	ldr	r2, [r3, #0]
 800c46e:	68fb      	ldr	r3, [r7, #12]
 800c470:	681b      	ldr	r3, [r3, #0]
 800c472:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c476:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c478:	68fb      	ldr	r3, [r7, #12]
 800c47a:	2201      	movs	r2, #1
 800c47c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c480:	68fb      	ldr	r3, [r7, #12]
 800c482:	2200      	movs	r2, #0
 800c484:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800c488:	2303      	movs	r3, #3
 800c48a:	e010      	b.n	800c4ae <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c48c:	69bb      	ldr	r3, [r7, #24]
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d101      	bne.n	800c496 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800c492:	2300      	movs	r3, #0
 800c494:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800c496:	69bb      	ldr	r3, [r7, #24]
 800c498:	3b01      	subs	r3, #1
 800c49a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	681b      	ldr	r3, [r3, #0]
 800c4a0:	689a      	ldr	r2, [r3, #8]
 800c4a2:	68bb      	ldr	r3, [r7, #8]
 800c4a4:	4013      	ands	r3, r2
 800c4a6:	687a      	ldr	r2, [r7, #4]
 800c4a8:	429a      	cmp	r2, r3
 800c4aa:	d196      	bne.n	800c3da <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800c4ac:	2300      	movs	r3, #0
}
 800c4ae:	4618      	mov	r0, r3
 800c4b0:	3728      	adds	r7, #40	; 0x28
 800c4b2:	46bd      	mov	sp, r7
 800c4b4:	bd80      	pop	{r7, pc}
 800c4b6:	bf00      	nop
 800c4b8:	20000224 	.word	0x20000224

0800c4bc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800c4bc:	b580      	push	{r7, lr}
 800c4be:	b086      	sub	sp, #24
 800c4c0:	af02      	add	r7, sp, #8
 800c4c2:	60f8      	str	r0, [r7, #12]
 800c4c4:	60b9      	str	r1, [r7, #8]
 800c4c6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	9300      	str	r3, [sp, #0]
 800c4cc:	68bb      	ldr	r3, [r7, #8]
 800c4ce:	2200      	movs	r2, #0
 800c4d0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800c4d4:	68f8      	ldr	r0, [r7, #12]
 800c4d6:	f7ff ff5b 	bl	800c390 <SPI_WaitFifoStateUntilTimeout>
 800c4da:	4603      	mov	r3, r0
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	d007      	beq.n	800c4f0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c4e0:	68fb      	ldr	r3, [r7, #12]
 800c4e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c4e4:	f043 0220 	orr.w	r2, r3, #32
 800c4e8:	68fb      	ldr	r3, [r7, #12]
 800c4ea:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800c4ec:	2303      	movs	r3, #3
 800c4ee:	e027      	b.n	800c540 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	9300      	str	r3, [sp, #0]
 800c4f4:	68bb      	ldr	r3, [r7, #8]
 800c4f6:	2200      	movs	r2, #0
 800c4f8:	2180      	movs	r1, #128	; 0x80
 800c4fa:	68f8      	ldr	r0, [r7, #12]
 800c4fc:	f7ff fec0 	bl	800c280 <SPI_WaitFlagStateUntilTimeout>
 800c500:	4603      	mov	r3, r0
 800c502:	2b00      	cmp	r3, #0
 800c504:	d007      	beq.n	800c516 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c506:	68fb      	ldr	r3, [r7, #12]
 800c508:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c50a:	f043 0220 	orr.w	r2, r3, #32
 800c50e:	68fb      	ldr	r3, [r7, #12]
 800c510:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800c512:	2303      	movs	r3, #3
 800c514:	e014      	b.n	800c540 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	9300      	str	r3, [sp, #0]
 800c51a:	68bb      	ldr	r3, [r7, #8]
 800c51c:	2200      	movs	r2, #0
 800c51e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800c522:	68f8      	ldr	r0, [r7, #12]
 800c524:	f7ff ff34 	bl	800c390 <SPI_WaitFifoStateUntilTimeout>
 800c528:	4603      	mov	r3, r0
 800c52a:	2b00      	cmp	r3, #0
 800c52c:	d007      	beq.n	800c53e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c52e:	68fb      	ldr	r3, [r7, #12]
 800c530:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c532:	f043 0220 	orr.w	r2, r3, #32
 800c536:	68fb      	ldr	r3, [r7, #12]
 800c538:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800c53a:	2303      	movs	r3, #3
 800c53c:	e000      	b.n	800c540 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800c53e:	2300      	movs	r3, #0
}
 800c540:	4618      	mov	r0, r3
 800c542:	3710      	adds	r7, #16
 800c544:	46bd      	mov	sp, r7
 800c546:	bd80      	pop	{r7, pc}

0800c548 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c548:	b580      	push	{r7, lr}
 800c54a:	b082      	sub	sp, #8
 800c54c:	af00      	add	r7, sp, #0
 800c54e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	2b00      	cmp	r3, #0
 800c554:	d101      	bne.n	800c55a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c556:	2301      	movs	r3, #1
 800c558:	e049      	b.n	800c5ee <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c560:	b2db      	uxtb	r3, r3
 800c562:	2b00      	cmp	r3, #0
 800c564:	d106      	bne.n	800c574 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	2200      	movs	r2, #0
 800c56a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c56e:	6878      	ldr	r0, [r7, #4]
 800c570:	f7f8 fc40 	bl	8004df4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c574:	687b      	ldr	r3, [r7, #4]
 800c576:	2202      	movs	r2, #2
 800c578:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	681a      	ldr	r2, [r3, #0]
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	3304      	adds	r3, #4
 800c584:	4619      	mov	r1, r3
 800c586:	4610      	mov	r0, r2
 800c588:	f000 fb1e 	bl	800cbc8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	2201      	movs	r2, #1
 800c590:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	2201      	movs	r2, #1
 800c598:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	2201      	movs	r2, #1
 800c5a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	2201      	movs	r2, #1
 800c5a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	2201      	movs	r2, #1
 800c5b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	2201      	movs	r2, #1
 800c5b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	2201      	movs	r2, #1
 800c5c0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	2201      	movs	r2, #1
 800c5c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	2201      	movs	r2, #1
 800c5d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	2201      	movs	r2, #1
 800c5d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	2201      	movs	r2, #1
 800c5e0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c5e4:	687b      	ldr	r3, [r7, #4]
 800c5e6:	2201      	movs	r2, #1
 800c5e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c5ec:	2300      	movs	r3, #0
}
 800c5ee:	4618      	mov	r0, r3
 800c5f0:	3708      	adds	r7, #8
 800c5f2:	46bd      	mov	sp, r7
 800c5f4:	bd80      	pop	{r7, pc}
	...

0800c5f8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800c5f8:	b480      	push	{r7}
 800c5fa:	b085      	sub	sp, #20
 800c5fc:	af00      	add	r7, sp, #0
 800c5fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c606:	b2db      	uxtb	r3, r3
 800c608:	2b01      	cmp	r3, #1
 800c60a:	d001      	beq.n	800c610 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800c60c:	2301      	movs	r3, #1
 800c60e:	e047      	b.n	800c6a0 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c610:	687b      	ldr	r3, [r7, #4]
 800c612:	2202      	movs	r2, #2
 800c614:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	681b      	ldr	r3, [r3, #0]
 800c61c:	4a23      	ldr	r2, [pc, #140]	; (800c6ac <HAL_TIM_Base_Start+0xb4>)
 800c61e:	4293      	cmp	r3, r2
 800c620:	d01d      	beq.n	800c65e <HAL_TIM_Base_Start+0x66>
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c62a:	d018      	beq.n	800c65e <HAL_TIM_Base_Start+0x66>
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	681b      	ldr	r3, [r3, #0]
 800c630:	4a1f      	ldr	r2, [pc, #124]	; (800c6b0 <HAL_TIM_Base_Start+0xb8>)
 800c632:	4293      	cmp	r3, r2
 800c634:	d013      	beq.n	800c65e <HAL_TIM_Base_Start+0x66>
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	681b      	ldr	r3, [r3, #0]
 800c63a:	4a1e      	ldr	r2, [pc, #120]	; (800c6b4 <HAL_TIM_Base_Start+0xbc>)
 800c63c:	4293      	cmp	r3, r2
 800c63e:	d00e      	beq.n	800c65e <HAL_TIM_Base_Start+0x66>
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	681b      	ldr	r3, [r3, #0]
 800c644:	4a1c      	ldr	r2, [pc, #112]	; (800c6b8 <HAL_TIM_Base_Start+0xc0>)
 800c646:	4293      	cmp	r3, r2
 800c648:	d009      	beq.n	800c65e <HAL_TIM_Base_Start+0x66>
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	681b      	ldr	r3, [r3, #0]
 800c64e:	4a1b      	ldr	r2, [pc, #108]	; (800c6bc <HAL_TIM_Base_Start+0xc4>)
 800c650:	4293      	cmp	r3, r2
 800c652:	d004      	beq.n	800c65e <HAL_TIM_Base_Start+0x66>
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	4a19      	ldr	r2, [pc, #100]	; (800c6c0 <HAL_TIM_Base_Start+0xc8>)
 800c65a:	4293      	cmp	r3, r2
 800c65c:	d115      	bne.n	800c68a <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	681b      	ldr	r3, [r3, #0]
 800c662:	689a      	ldr	r2, [r3, #8]
 800c664:	4b17      	ldr	r3, [pc, #92]	; (800c6c4 <HAL_TIM_Base_Start+0xcc>)
 800c666:	4013      	ands	r3, r2
 800c668:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c66a:	68fb      	ldr	r3, [r7, #12]
 800c66c:	2b06      	cmp	r3, #6
 800c66e:	d015      	beq.n	800c69c <HAL_TIM_Base_Start+0xa4>
 800c670:	68fb      	ldr	r3, [r7, #12]
 800c672:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c676:	d011      	beq.n	800c69c <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	681b      	ldr	r3, [r3, #0]
 800c67c:	681a      	ldr	r2, [r3, #0]
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	681b      	ldr	r3, [r3, #0]
 800c682:	f042 0201 	orr.w	r2, r2, #1
 800c686:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c688:	e008      	b.n	800c69c <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	681a      	ldr	r2, [r3, #0]
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	f042 0201 	orr.w	r2, r2, #1
 800c698:	601a      	str	r2, [r3, #0]
 800c69a:	e000      	b.n	800c69e <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c69c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c69e:	2300      	movs	r3, #0
}
 800c6a0:	4618      	mov	r0, r3
 800c6a2:	3714      	adds	r7, #20
 800c6a4:	46bd      	mov	sp, r7
 800c6a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6aa:	4770      	bx	lr
 800c6ac:	40012c00 	.word	0x40012c00
 800c6b0:	40000400 	.word	0x40000400
 800c6b4:	40000800 	.word	0x40000800
 800c6b8:	40000c00 	.word	0x40000c00
 800c6bc:	40013400 	.word	0x40013400
 800c6c0:	40014000 	.word	0x40014000
 800c6c4:	00010007 	.word	0x00010007

0800c6c8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800c6c8:	b480      	push	{r7}
 800c6ca:	b085      	sub	sp, #20
 800c6cc:	af00      	add	r7, sp, #0
 800c6ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c6d6:	b2db      	uxtb	r3, r3
 800c6d8:	2b01      	cmp	r3, #1
 800c6da:	d001      	beq.n	800c6e0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800c6dc:	2301      	movs	r3, #1
 800c6de:	e04f      	b.n	800c780 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	2202      	movs	r2, #2
 800c6e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	681b      	ldr	r3, [r3, #0]
 800c6ec:	68da      	ldr	r2, [r3, #12]
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	681b      	ldr	r3, [r3, #0]
 800c6f2:	f042 0201 	orr.w	r2, r2, #1
 800c6f6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	681b      	ldr	r3, [r3, #0]
 800c6fc:	4a23      	ldr	r2, [pc, #140]	; (800c78c <HAL_TIM_Base_Start_IT+0xc4>)
 800c6fe:	4293      	cmp	r3, r2
 800c700:	d01d      	beq.n	800c73e <HAL_TIM_Base_Start_IT+0x76>
 800c702:	687b      	ldr	r3, [r7, #4]
 800c704:	681b      	ldr	r3, [r3, #0]
 800c706:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c70a:	d018      	beq.n	800c73e <HAL_TIM_Base_Start_IT+0x76>
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	681b      	ldr	r3, [r3, #0]
 800c710:	4a1f      	ldr	r2, [pc, #124]	; (800c790 <HAL_TIM_Base_Start_IT+0xc8>)
 800c712:	4293      	cmp	r3, r2
 800c714:	d013      	beq.n	800c73e <HAL_TIM_Base_Start_IT+0x76>
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	681b      	ldr	r3, [r3, #0]
 800c71a:	4a1e      	ldr	r2, [pc, #120]	; (800c794 <HAL_TIM_Base_Start_IT+0xcc>)
 800c71c:	4293      	cmp	r3, r2
 800c71e:	d00e      	beq.n	800c73e <HAL_TIM_Base_Start_IT+0x76>
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	681b      	ldr	r3, [r3, #0]
 800c724:	4a1c      	ldr	r2, [pc, #112]	; (800c798 <HAL_TIM_Base_Start_IT+0xd0>)
 800c726:	4293      	cmp	r3, r2
 800c728:	d009      	beq.n	800c73e <HAL_TIM_Base_Start_IT+0x76>
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	681b      	ldr	r3, [r3, #0]
 800c72e:	4a1b      	ldr	r2, [pc, #108]	; (800c79c <HAL_TIM_Base_Start_IT+0xd4>)
 800c730:	4293      	cmp	r3, r2
 800c732:	d004      	beq.n	800c73e <HAL_TIM_Base_Start_IT+0x76>
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	681b      	ldr	r3, [r3, #0]
 800c738:	4a19      	ldr	r2, [pc, #100]	; (800c7a0 <HAL_TIM_Base_Start_IT+0xd8>)
 800c73a:	4293      	cmp	r3, r2
 800c73c:	d115      	bne.n	800c76a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c73e:	687b      	ldr	r3, [r7, #4]
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	689a      	ldr	r2, [r3, #8]
 800c744:	4b17      	ldr	r3, [pc, #92]	; (800c7a4 <HAL_TIM_Base_Start_IT+0xdc>)
 800c746:	4013      	ands	r3, r2
 800c748:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c74a:	68fb      	ldr	r3, [r7, #12]
 800c74c:	2b06      	cmp	r3, #6
 800c74e:	d015      	beq.n	800c77c <HAL_TIM_Base_Start_IT+0xb4>
 800c750:	68fb      	ldr	r3, [r7, #12]
 800c752:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c756:	d011      	beq.n	800c77c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	681a      	ldr	r2, [r3, #0]
 800c75e:	687b      	ldr	r3, [r7, #4]
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	f042 0201 	orr.w	r2, r2, #1
 800c766:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c768:	e008      	b.n	800c77c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	681b      	ldr	r3, [r3, #0]
 800c76e:	681a      	ldr	r2, [r3, #0]
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	681b      	ldr	r3, [r3, #0]
 800c774:	f042 0201 	orr.w	r2, r2, #1
 800c778:	601a      	str	r2, [r3, #0]
 800c77a:	e000      	b.n	800c77e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c77c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800c77e:	2300      	movs	r3, #0
}
 800c780:	4618      	mov	r0, r3
 800c782:	3714      	adds	r7, #20
 800c784:	46bd      	mov	sp, r7
 800c786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c78a:	4770      	bx	lr
 800c78c:	40012c00 	.word	0x40012c00
 800c790:	40000400 	.word	0x40000400
 800c794:	40000800 	.word	0x40000800
 800c798:	40000c00 	.word	0x40000c00
 800c79c:	40013400 	.word	0x40013400
 800c7a0:	40014000 	.word	0x40014000
 800c7a4:	00010007 	.word	0x00010007

0800c7a8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c7a8:	b580      	push	{r7, lr}
 800c7aa:	b082      	sub	sp, #8
 800c7ac:	af00      	add	r7, sp, #0
 800c7ae:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	691b      	ldr	r3, [r3, #16]
 800c7b6:	f003 0302 	and.w	r3, r3, #2
 800c7ba:	2b02      	cmp	r3, #2
 800c7bc:	d122      	bne.n	800c804 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	68db      	ldr	r3, [r3, #12]
 800c7c4:	f003 0302 	and.w	r3, r3, #2
 800c7c8:	2b02      	cmp	r3, #2
 800c7ca:	d11b      	bne.n	800c804 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c7cc:	687b      	ldr	r3, [r7, #4]
 800c7ce:	681b      	ldr	r3, [r3, #0]
 800c7d0:	f06f 0202 	mvn.w	r2, #2
 800c7d4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	2201      	movs	r2, #1
 800c7da:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c7dc:	687b      	ldr	r3, [r7, #4]
 800c7de:	681b      	ldr	r3, [r3, #0]
 800c7e0:	699b      	ldr	r3, [r3, #24]
 800c7e2:	f003 0303 	and.w	r3, r3, #3
 800c7e6:	2b00      	cmp	r3, #0
 800c7e8:	d003      	beq.n	800c7f2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c7ea:	6878      	ldr	r0, [r7, #4]
 800c7ec:	f000 f9ce 	bl	800cb8c <HAL_TIM_IC_CaptureCallback>
 800c7f0:	e005      	b.n	800c7fe <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c7f2:	6878      	ldr	r0, [r7, #4]
 800c7f4:	f000 f9c0 	bl	800cb78 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c7f8:	6878      	ldr	r0, [r7, #4]
 800c7fa:	f000 f9d1 	bl	800cba0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	2200      	movs	r2, #0
 800c802:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	681b      	ldr	r3, [r3, #0]
 800c808:	691b      	ldr	r3, [r3, #16]
 800c80a:	f003 0304 	and.w	r3, r3, #4
 800c80e:	2b04      	cmp	r3, #4
 800c810:	d122      	bne.n	800c858 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800c812:	687b      	ldr	r3, [r7, #4]
 800c814:	681b      	ldr	r3, [r3, #0]
 800c816:	68db      	ldr	r3, [r3, #12]
 800c818:	f003 0304 	and.w	r3, r3, #4
 800c81c:	2b04      	cmp	r3, #4
 800c81e:	d11b      	bne.n	800c858 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	f06f 0204 	mvn.w	r2, #4
 800c828:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	2202      	movs	r2, #2
 800c82e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	699b      	ldr	r3, [r3, #24]
 800c836:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c83a:	2b00      	cmp	r3, #0
 800c83c:	d003      	beq.n	800c846 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c83e:	6878      	ldr	r0, [r7, #4]
 800c840:	f000 f9a4 	bl	800cb8c <HAL_TIM_IC_CaptureCallback>
 800c844:	e005      	b.n	800c852 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c846:	6878      	ldr	r0, [r7, #4]
 800c848:	f000 f996 	bl	800cb78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c84c:	6878      	ldr	r0, [r7, #4]
 800c84e:	f000 f9a7 	bl	800cba0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	2200      	movs	r2, #0
 800c856:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800c858:	687b      	ldr	r3, [r7, #4]
 800c85a:	681b      	ldr	r3, [r3, #0]
 800c85c:	691b      	ldr	r3, [r3, #16]
 800c85e:	f003 0308 	and.w	r3, r3, #8
 800c862:	2b08      	cmp	r3, #8
 800c864:	d122      	bne.n	800c8ac <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	681b      	ldr	r3, [r3, #0]
 800c86a:	68db      	ldr	r3, [r3, #12]
 800c86c:	f003 0308 	and.w	r3, r3, #8
 800c870:	2b08      	cmp	r3, #8
 800c872:	d11b      	bne.n	800c8ac <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	681b      	ldr	r3, [r3, #0]
 800c878:	f06f 0208 	mvn.w	r2, #8
 800c87c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	2204      	movs	r2, #4
 800c882:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	681b      	ldr	r3, [r3, #0]
 800c888:	69db      	ldr	r3, [r3, #28]
 800c88a:	f003 0303 	and.w	r3, r3, #3
 800c88e:	2b00      	cmp	r3, #0
 800c890:	d003      	beq.n	800c89a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c892:	6878      	ldr	r0, [r7, #4]
 800c894:	f000 f97a 	bl	800cb8c <HAL_TIM_IC_CaptureCallback>
 800c898:	e005      	b.n	800c8a6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c89a:	6878      	ldr	r0, [r7, #4]
 800c89c:	f000 f96c 	bl	800cb78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c8a0:	6878      	ldr	r0, [r7, #4]
 800c8a2:	f000 f97d 	bl	800cba0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c8a6:	687b      	ldr	r3, [r7, #4]
 800c8a8:	2200      	movs	r2, #0
 800c8aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800c8ac:	687b      	ldr	r3, [r7, #4]
 800c8ae:	681b      	ldr	r3, [r3, #0]
 800c8b0:	691b      	ldr	r3, [r3, #16]
 800c8b2:	f003 0310 	and.w	r3, r3, #16
 800c8b6:	2b10      	cmp	r3, #16
 800c8b8:	d122      	bne.n	800c900 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	681b      	ldr	r3, [r3, #0]
 800c8be:	68db      	ldr	r3, [r3, #12]
 800c8c0:	f003 0310 	and.w	r3, r3, #16
 800c8c4:	2b10      	cmp	r3, #16
 800c8c6:	d11b      	bne.n	800c900 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	681b      	ldr	r3, [r3, #0]
 800c8cc:	f06f 0210 	mvn.w	r2, #16
 800c8d0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	2208      	movs	r2, #8
 800c8d6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	69db      	ldr	r3, [r3, #28]
 800c8de:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	d003      	beq.n	800c8ee <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c8e6:	6878      	ldr	r0, [r7, #4]
 800c8e8:	f000 f950 	bl	800cb8c <HAL_TIM_IC_CaptureCallback>
 800c8ec:	e005      	b.n	800c8fa <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c8ee:	6878      	ldr	r0, [r7, #4]
 800c8f0:	f000 f942 	bl	800cb78 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c8f4:	6878      	ldr	r0, [r7, #4]
 800c8f6:	f000 f953 	bl	800cba0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	2200      	movs	r2, #0
 800c8fe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	681b      	ldr	r3, [r3, #0]
 800c904:	691b      	ldr	r3, [r3, #16]
 800c906:	f003 0301 	and.w	r3, r3, #1
 800c90a:	2b01      	cmp	r3, #1
 800c90c:	d10e      	bne.n	800c92c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	681b      	ldr	r3, [r3, #0]
 800c912:	68db      	ldr	r3, [r3, #12]
 800c914:	f003 0301 	and.w	r3, r3, #1
 800c918:	2b01      	cmp	r3, #1
 800c91a:	d107      	bne.n	800c92c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	681b      	ldr	r3, [r3, #0]
 800c920:	f06f 0201 	mvn.w	r2, #1
 800c924:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c926:	6878      	ldr	r0, [r7, #4]
 800c928:	f7f7 f9f0 	bl	8003d0c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	681b      	ldr	r3, [r3, #0]
 800c930:	691b      	ldr	r3, [r3, #16]
 800c932:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c936:	2b80      	cmp	r3, #128	; 0x80
 800c938:	d10e      	bne.n	800c958 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	681b      	ldr	r3, [r3, #0]
 800c93e:	68db      	ldr	r3, [r3, #12]
 800c940:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c944:	2b80      	cmp	r3, #128	; 0x80
 800c946:	d107      	bne.n	800c958 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c948:	687b      	ldr	r3, [r7, #4]
 800c94a:	681b      	ldr	r3, [r3, #0]
 800c94c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800c950:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c952:	6878      	ldr	r0, [r7, #4]
 800c954:	f000 fafe 	bl	800cf54 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	681b      	ldr	r3, [r3, #0]
 800c95c:	691b      	ldr	r3, [r3, #16]
 800c95e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c962:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800c966:	d10e      	bne.n	800c986 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	681b      	ldr	r3, [r3, #0]
 800c96c:	68db      	ldr	r3, [r3, #12]
 800c96e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c972:	2b80      	cmp	r3, #128	; 0x80
 800c974:	d107      	bne.n	800c986 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	681b      	ldr	r3, [r3, #0]
 800c97a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800c97e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800c980:	6878      	ldr	r0, [r7, #4]
 800c982:	f000 faf1 	bl	800cf68 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800c986:	687b      	ldr	r3, [r7, #4]
 800c988:	681b      	ldr	r3, [r3, #0]
 800c98a:	691b      	ldr	r3, [r3, #16]
 800c98c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c990:	2b40      	cmp	r3, #64	; 0x40
 800c992:	d10e      	bne.n	800c9b2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	681b      	ldr	r3, [r3, #0]
 800c998:	68db      	ldr	r3, [r3, #12]
 800c99a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c99e:	2b40      	cmp	r3, #64	; 0x40
 800c9a0:	d107      	bne.n	800c9b2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	681b      	ldr	r3, [r3, #0]
 800c9a6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800c9aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c9ac:	6878      	ldr	r0, [r7, #4]
 800c9ae:	f000 f901 	bl	800cbb4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	681b      	ldr	r3, [r3, #0]
 800c9b6:	691b      	ldr	r3, [r3, #16]
 800c9b8:	f003 0320 	and.w	r3, r3, #32
 800c9bc:	2b20      	cmp	r3, #32
 800c9be:	d10e      	bne.n	800c9de <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	681b      	ldr	r3, [r3, #0]
 800c9c4:	68db      	ldr	r3, [r3, #12]
 800c9c6:	f003 0320 	and.w	r3, r3, #32
 800c9ca:	2b20      	cmp	r3, #32
 800c9cc:	d107      	bne.n	800c9de <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	681b      	ldr	r3, [r3, #0]
 800c9d2:	f06f 0220 	mvn.w	r2, #32
 800c9d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c9d8:	6878      	ldr	r0, [r7, #4]
 800c9da:	f000 fab1 	bl	800cf40 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c9de:	bf00      	nop
 800c9e0:	3708      	adds	r7, #8
 800c9e2:	46bd      	mov	sp, r7
 800c9e4:	bd80      	pop	{r7, pc}

0800c9e6 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c9e6:	b580      	push	{r7, lr}
 800c9e8:	b084      	sub	sp, #16
 800c9ea:	af00      	add	r7, sp, #0
 800c9ec:	6078      	str	r0, [r7, #4]
 800c9ee:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c9f0:	2300      	movs	r3, #0
 800c9f2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c9f4:	687b      	ldr	r3, [r7, #4]
 800c9f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c9fa:	2b01      	cmp	r3, #1
 800c9fc:	d101      	bne.n	800ca02 <HAL_TIM_ConfigClockSource+0x1c>
 800c9fe:	2302      	movs	r3, #2
 800ca00:	e0b6      	b.n	800cb70 <HAL_TIM_ConfigClockSource+0x18a>
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	2201      	movs	r2, #1
 800ca06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	2202      	movs	r2, #2
 800ca0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	681b      	ldr	r3, [r3, #0]
 800ca16:	689b      	ldr	r3, [r3, #8]
 800ca18:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ca1a:	68bb      	ldr	r3, [r7, #8]
 800ca1c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ca20:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800ca24:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ca26:	68bb      	ldr	r3, [r7, #8]
 800ca28:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ca2c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	681b      	ldr	r3, [r3, #0]
 800ca32:	68ba      	ldr	r2, [r7, #8]
 800ca34:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ca36:	683b      	ldr	r3, [r7, #0]
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ca3e:	d03e      	beq.n	800cabe <HAL_TIM_ConfigClockSource+0xd8>
 800ca40:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ca44:	f200 8087 	bhi.w	800cb56 <HAL_TIM_ConfigClockSource+0x170>
 800ca48:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ca4c:	f000 8086 	beq.w	800cb5c <HAL_TIM_ConfigClockSource+0x176>
 800ca50:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ca54:	d87f      	bhi.n	800cb56 <HAL_TIM_ConfigClockSource+0x170>
 800ca56:	2b70      	cmp	r3, #112	; 0x70
 800ca58:	d01a      	beq.n	800ca90 <HAL_TIM_ConfigClockSource+0xaa>
 800ca5a:	2b70      	cmp	r3, #112	; 0x70
 800ca5c:	d87b      	bhi.n	800cb56 <HAL_TIM_ConfigClockSource+0x170>
 800ca5e:	2b60      	cmp	r3, #96	; 0x60
 800ca60:	d050      	beq.n	800cb04 <HAL_TIM_ConfigClockSource+0x11e>
 800ca62:	2b60      	cmp	r3, #96	; 0x60
 800ca64:	d877      	bhi.n	800cb56 <HAL_TIM_ConfigClockSource+0x170>
 800ca66:	2b50      	cmp	r3, #80	; 0x50
 800ca68:	d03c      	beq.n	800cae4 <HAL_TIM_ConfigClockSource+0xfe>
 800ca6a:	2b50      	cmp	r3, #80	; 0x50
 800ca6c:	d873      	bhi.n	800cb56 <HAL_TIM_ConfigClockSource+0x170>
 800ca6e:	2b40      	cmp	r3, #64	; 0x40
 800ca70:	d058      	beq.n	800cb24 <HAL_TIM_ConfigClockSource+0x13e>
 800ca72:	2b40      	cmp	r3, #64	; 0x40
 800ca74:	d86f      	bhi.n	800cb56 <HAL_TIM_ConfigClockSource+0x170>
 800ca76:	2b30      	cmp	r3, #48	; 0x30
 800ca78:	d064      	beq.n	800cb44 <HAL_TIM_ConfigClockSource+0x15e>
 800ca7a:	2b30      	cmp	r3, #48	; 0x30
 800ca7c:	d86b      	bhi.n	800cb56 <HAL_TIM_ConfigClockSource+0x170>
 800ca7e:	2b20      	cmp	r3, #32
 800ca80:	d060      	beq.n	800cb44 <HAL_TIM_ConfigClockSource+0x15e>
 800ca82:	2b20      	cmp	r3, #32
 800ca84:	d867      	bhi.n	800cb56 <HAL_TIM_ConfigClockSource+0x170>
 800ca86:	2b00      	cmp	r3, #0
 800ca88:	d05c      	beq.n	800cb44 <HAL_TIM_ConfigClockSource+0x15e>
 800ca8a:	2b10      	cmp	r3, #16
 800ca8c:	d05a      	beq.n	800cb44 <HAL_TIM_ConfigClockSource+0x15e>
 800ca8e:	e062      	b.n	800cb56 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800ca94:	683b      	ldr	r3, [r7, #0]
 800ca96:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800ca98:	683b      	ldr	r3, [r7, #0]
 800ca9a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800ca9c:	683b      	ldr	r3, [r7, #0]
 800ca9e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800caa0:	f000 f9a6 	bl	800cdf0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	681b      	ldr	r3, [r3, #0]
 800caa8:	689b      	ldr	r3, [r3, #8]
 800caaa:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800caac:	68bb      	ldr	r3, [r7, #8]
 800caae:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800cab2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	681b      	ldr	r3, [r3, #0]
 800cab8:	68ba      	ldr	r2, [r7, #8]
 800caba:	609a      	str	r2, [r3, #8]
      break;
 800cabc:	e04f      	b.n	800cb5e <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800cac2:	683b      	ldr	r3, [r7, #0]
 800cac4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800cac6:	683b      	ldr	r3, [r7, #0]
 800cac8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800caca:	683b      	ldr	r3, [r7, #0]
 800cacc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800cace:	f000 f98f 	bl	800cdf0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	681b      	ldr	r3, [r3, #0]
 800cad6:	689a      	ldr	r2, [r3, #8]
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	681b      	ldr	r3, [r3, #0]
 800cadc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800cae0:	609a      	str	r2, [r3, #8]
      break;
 800cae2:	e03c      	b.n	800cb5e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800cae8:	683b      	ldr	r3, [r7, #0]
 800caea:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800caec:	683b      	ldr	r3, [r7, #0]
 800caee:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800caf0:	461a      	mov	r2, r3
 800caf2:	f000 f903 	bl	800ccfc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800caf6:	687b      	ldr	r3, [r7, #4]
 800caf8:	681b      	ldr	r3, [r3, #0]
 800cafa:	2150      	movs	r1, #80	; 0x50
 800cafc:	4618      	mov	r0, r3
 800cafe:	f000 f95c 	bl	800cdba <TIM_ITRx_SetConfig>
      break;
 800cb02:	e02c      	b.n	800cb5e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800cb08:	683b      	ldr	r3, [r7, #0]
 800cb0a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800cb0c:	683b      	ldr	r3, [r7, #0]
 800cb0e:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800cb10:	461a      	mov	r2, r3
 800cb12:	f000 f922 	bl	800cd5a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800cb16:	687b      	ldr	r3, [r7, #4]
 800cb18:	681b      	ldr	r3, [r3, #0]
 800cb1a:	2160      	movs	r1, #96	; 0x60
 800cb1c:	4618      	mov	r0, r3
 800cb1e:	f000 f94c 	bl	800cdba <TIM_ITRx_SetConfig>
      break;
 800cb22:	e01c      	b.n	800cb5e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800cb28:	683b      	ldr	r3, [r7, #0]
 800cb2a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800cb2c:	683b      	ldr	r3, [r7, #0]
 800cb2e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cb30:	461a      	mov	r2, r3
 800cb32:	f000 f8e3 	bl	800ccfc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800cb36:	687b      	ldr	r3, [r7, #4]
 800cb38:	681b      	ldr	r3, [r3, #0]
 800cb3a:	2140      	movs	r1, #64	; 0x40
 800cb3c:	4618      	mov	r0, r3
 800cb3e:	f000 f93c 	bl	800cdba <TIM_ITRx_SetConfig>
      break;
 800cb42:	e00c      	b.n	800cb5e <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800cb44:	687b      	ldr	r3, [r7, #4]
 800cb46:	681a      	ldr	r2, [r3, #0]
 800cb48:	683b      	ldr	r3, [r7, #0]
 800cb4a:	681b      	ldr	r3, [r3, #0]
 800cb4c:	4619      	mov	r1, r3
 800cb4e:	4610      	mov	r0, r2
 800cb50:	f000 f933 	bl	800cdba <TIM_ITRx_SetConfig>
      break;
 800cb54:	e003      	b.n	800cb5e <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800cb56:	2301      	movs	r3, #1
 800cb58:	73fb      	strb	r3, [r7, #15]
      break;
 800cb5a:	e000      	b.n	800cb5e <HAL_TIM_ConfigClockSource+0x178>
      break;
 800cb5c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	2201      	movs	r2, #1
 800cb62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800cb66:	687b      	ldr	r3, [r7, #4]
 800cb68:	2200      	movs	r2, #0
 800cb6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800cb6e:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb70:	4618      	mov	r0, r3
 800cb72:	3710      	adds	r7, #16
 800cb74:	46bd      	mov	sp, r7
 800cb76:	bd80      	pop	{r7, pc}

0800cb78 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800cb78:	b480      	push	{r7}
 800cb7a:	b083      	sub	sp, #12
 800cb7c:	af00      	add	r7, sp, #0
 800cb7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800cb80:	bf00      	nop
 800cb82:	370c      	adds	r7, #12
 800cb84:	46bd      	mov	sp, r7
 800cb86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb8a:	4770      	bx	lr

0800cb8c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800cb8c:	b480      	push	{r7}
 800cb8e:	b083      	sub	sp, #12
 800cb90:	af00      	add	r7, sp, #0
 800cb92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800cb94:	bf00      	nop
 800cb96:	370c      	adds	r7, #12
 800cb98:	46bd      	mov	sp, r7
 800cb9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb9e:	4770      	bx	lr

0800cba0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800cba0:	b480      	push	{r7}
 800cba2:	b083      	sub	sp, #12
 800cba4:	af00      	add	r7, sp, #0
 800cba6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800cba8:	bf00      	nop
 800cbaa:	370c      	adds	r7, #12
 800cbac:	46bd      	mov	sp, r7
 800cbae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbb2:	4770      	bx	lr

0800cbb4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800cbb4:	b480      	push	{r7}
 800cbb6:	b083      	sub	sp, #12
 800cbb8:	af00      	add	r7, sp, #0
 800cbba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800cbbc:	bf00      	nop
 800cbbe:	370c      	adds	r7, #12
 800cbc0:	46bd      	mov	sp, r7
 800cbc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbc6:	4770      	bx	lr

0800cbc8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800cbc8:	b480      	push	{r7}
 800cbca:	b085      	sub	sp, #20
 800cbcc:	af00      	add	r7, sp, #0
 800cbce:	6078      	str	r0, [r7, #4]
 800cbd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	4a40      	ldr	r2, [pc, #256]	; (800ccdc <TIM_Base_SetConfig+0x114>)
 800cbdc:	4293      	cmp	r3, r2
 800cbde:	d013      	beq.n	800cc08 <TIM_Base_SetConfig+0x40>
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cbe6:	d00f      	beq.n	800cc08 <TIM_Base_SetConfig+0x40>
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	4a3d      	ldr	r2, [pc, #244]	; (800cce0 <TIM_Base_SetConfig+0x118>)
 800cbec:	4293      	cmp	r3, r2
 800cbee:	d00b      	beq.n	800cc08 <TIM_Base_SetConfig+0x40>
 800cbf0:	687b      	ldr	r3, [r7, #4]
 800cbf2:	4a3c      	ldr	r2, [pc, #240]	; (800cce4 <TIM_Base_SetConfig+0x11c>)
 800cbf4:	4293      	cmp	r3, r2
 800cbf6:	d007      	beq.n	800cc08 <TIM_Base_SetConfig+0x40>
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	4a3b      	ldr	r2, [pc, #236]	; (800cce8 <TIM_Base_SetConfig+0x120>)
 800cbfc:	4293      	cmp	r3, r2
 800cbfe:	d003      	beq.n	800cc08 <TIM_Base_SetConfig+0x40>
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	4a3a      	ldr	r2, [pc, #232]	; (800ccec <TIM_Base_SetConfig+0x124>)
 800cc04:	4293      	cmp	r3, r2
 800cc06:	d108      	bne.n	800cc1a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cc0e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800cc10:	683b      	ldr	r3, [r7, #0]
 800cc12:	685b      	ldr	r3, [r3, #4]
 800cc14:	68fa      	ldr	r2, [r7, #12]
 800cc16:	4313      	orrs	r3, r2
 800cc18:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	4a2f      	ldr	r2, [pc, #188]	; (800ccdc <TIM_Base_SetConfig+0x114>)
 800cc1e:	4293      	cmp	r3, r2
 800cc20:	d01f      	beq.n	800cc62 <TIM_Base_SetConfig+0x9a>
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cc28:	d01b      	beq.n	800cc62 <TIM_Base_SetConfig+0x9a>
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	4a2c      	ldr	r2, [pc, #176]	; (800cce0 <TIM_Base_SetConfig+0x118>)
 800cc2e:	4293      	cmp	r3, r2
 800cc30:	d017      	beq.n	800cc62 <TIM_Base_SetConfig+0x9a>
 800cc32:	687b      	ldr	r3, [r7, #4]
 800cc34:	4a2b      	ldr	r2, [pc, #172]	; (800cce4 <TIM_Base_SetConfig+0x11c>)
 800cc36:	4293      	cmp	r3, r2
 800cc38:	d013      	beq.n	800cc62 <TIM_Base_SetConfig+0x9a>
 800cc3a:	687b      	ldr	r3, [r7, #4]
 800cc3c:	4a2a      	ldr	r2, [pc, #168]	; (800cce8 <TIM_Base_SetConfig+0x120>)
 800cc3e:	4293      	cmp	r3, r2
 800cc40:	d00f      	beq.n	800cc62 <TIM_Base_SetConfig+0x9a>
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	4a29      	ldr	r2, [pc, #164]	; (800ccec <TIM_Base_SetConfig+0x124>)
 800cc46:	4293      	cmp	r3, r2
 800cc48:	d00b      	beq.n	800cc62 <TIM_Base_SetConfig+0x9a>
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	4a28      	ldr	r2, [pc, #160]	; (800ccf0 <TIM_Base_SetConfig+0x128>)
 800cc4e:	4293      	cmp	r3, r2
 800cc50:	d007      	beq.n	800cc62 <TIM_Base_SetConfig+0x9a>
 800cc52:	687b      	ldr	r3, [r7, #4]
 800cc54:	4a27      	ldr	r2, [pc, #156]	; (800ccf4 <TIM_Base_SetConfig+0x12c>)
 800cc56:	4293      	cmp	r3, r2
 800cc58:	d003      	beq.n	800cc62 <TIM_Base_SetConfig+0x9a>
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	4a26      	ldr	r2, [pc, #152]	; (800ccf8 <TIM_Base_SetConfig+0x130>)
 800cc5e:	4293      	cmp	r3, r2
 800cc60:	d108      	bne.n	800cc74 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800cc62:	68fb      	ldr	r3, [r7, #12]
 800cc64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cc68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800cc6a:	683b      	ldr	r3, [r7, #0]
 800cc6c:	68db      	ldr	r3, [r3, #12]
 800cc6e:	68fa      	ldr	r2, [r7, #12]
 800cc70:	4313      	orrs	r3, r2
 800cc72:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800cc74:	68fb      	ldr	r3, [r7, #12]
 800cc76:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800cc7a:	683b      	ldr	r3, [r7, #0]
 800cc7c:	695b      	ldr	r3, [r3, #20]
 800cc7e:	4313      	orrs	r3, r2
 800cc80:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800cc82:	687b      	ldr	r3, [r7, #4]
 800cc84:	68fa      	ldr	r2, [r7, #12]
 800cc86:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800cc88:	683b      	ldr	r3, [r7, #0]
 800cc8a:	689a      	ldr	r2, [r3, #8]
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800cc90:	683b      	ldr	r3, [r7, #0]
 800cc92:	681a      	ldr	r2, [r3, #0]
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	4a10      	ldr	r2, [pc, #64]	; (800ccdc <TIM_Base_SetConfig+0x114>)
 800cc9c:	4293      	cmp	r3, r2
 800cc9e:	d00f      	beq.n	800ccc0 <TIM_Base_SetConfig+0xf8>
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	4a12      	ldr	r2, [pc, #72]	; (800ccec <TIM_Base_SetConfig+0x124>)
 800cca4:	4293      	cmp	r3, r2
 800cca6:	d00b      	beq.n	800ccc0 <TIM_Base_SetConfig+0xf8>
 800cca8:	687b      	ldr	r3, [r7, #4]
 800ccaa:	4a11      	ldr	r2, [pc, #68]	; (800ccf0 <TIM_Base_SetConfig+0x128>)
 800ccac:	4293      	cmp	r3, r2
 800ccae:	d007      	beq.n	800ccc0 <TIM_Base_SetConfig+0xf8>
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	4a10      	ldr	r2, [pc, #64]	; (800ccf4 <TIM_Base_SetConfig+0x12c>)
 800ccb4:	4293      	cmp	r3, r2
 800ccb6:	d003      	beq.n	800ccc0 <TIM_Base_SetConfig+0xf8>
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	4a0f      	ldr	r2, [pc, #60]	; (800ccf8 <TIM_Base_SetConfig+0x130>)
 800ccbc:	4293      	cmp	r3, r2
 800ccbe:	d103      	bne.n	800ccc8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ccc0:	683b      	ldr	r3, [r7, #0]
 800ccc2:	691a      	ldr	r2, [r3, #16]
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	2201      	movs	r2, #1
 800cccc:	615a      	str	r2, [r3, #20]
}
 800ccce:	bf00      	nop
 800ccd0:	3714      	adds	r7, #20
 800ccd2:	46bd      	mov	sp, r7
 800ccd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccd8:	4770      	bx	lr
 800ccda:	bf00      	nop
 800ccdc:	40012c00 	.word	0x40012c00
 800cce0:	40000400 	.word	0x40000400
 800cce4:	40000800 	.word	0x40000800
 800cce8:	40000c00 	.word	0x40000c00
 800ccec:	40013400 	.word	0x40013400
 800ccf0:	40014000 	.word	0x40014000
 800ccf4:	40014400 	.word	0x40014400
 800ccf8:	40014800 	.word	0x40014800

0800ccfc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800ccfc:	b480      	push	{r7}
 800ccfe:	b087      	sub	sp, #28
 800cd00:	af00      	add	r7, sp, #0
 800cd02:	60f8      	str	r0, [r7, #12]
 800cd04:	60b9      	str	r1, [r7, #8]
 800cd06:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800cd08:	68fb      	ldr	r3, [r7, #12]
 800cd0a:	6a1b      	ldr	r3, [r3, #32]
 800cd0c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cd0e:	68fb      	ldr	r3, [r7, #12]
 800cd10:	6a1b      	ldr	r3, [r3, #32]
 800cd12:	f023 0201 	bic.w	r2, r3, #1
 800cd16:	68fb      	ldr	r3, [r7, #12]
 800cd18:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cd1a:	68fb      	ldr	r3, [r7, #12]
 800cd1c:	699b      	ldr	r3, [r3, #24]
 800cd1e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800cd20:	693b      	ldr	r3, [r7, #16]
 800cd22:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800cd26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	011b      	lsls	r3, r3, #4
 800cd2c:	693a      	ldr	r2, [r7, #16]
 800cd2e:	4313      	orrs	r3, r2
 800cd30:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800cd32:	697b      	ldr	r3, [r7, #20]
 800cd34:	f023 030a 	bic.w	r3, r3, #10
 800cd38:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800cd3a:	697a      	ldr	r2, [r7, #20]
 800cd3c:	68bb      	ldr	r3, [r7, #8]
 800cd3e:	4313      	orrs	r3, r2
 800cd40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800cd42:	68fb      	ldr	r3, [r7, #12]
 800cd44:	693a      	ldr	r2, [r7, #16]
 800cd46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cd48:	68fb      	ldr	r3, [r7, #12]
 800cd4a:	697a      	ldr	r2, [r7, #20]
 800cd4c:	621a      	str	r2, [r3, #32]
}
 800cd4e:	bf00      	nop
 800cd50:	371c      	adds	r7, #28
 800cd52:	46bd      	mov	sp, r7
 800cd54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd58:	4770      	bx	lr

0800cd5a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800cd5a:	b480      	push	{r7}
 800cd5c:	b087      	sub	sp, #28
 800cd5e:	af00      	add	r7, sp, #0
 800cd60:	60f8      	str	r0, [r7, #12]
 800cd62:	60b9      	str	r1, [r7, #8]
 800cd64:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cd66:	68fb      	ldr	r3, [r7, #12]
 800cd68:	6a1b      	ldr	r3, [r3, #32]
 800cd6a:	f023 0210 	bic.w	r2, r3, #16
 800cd6e:	68fb      	ldr	r3, [r7, #12]
 800cd70:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	699b      	ldr	r3, [r3, #24]
 800cd76:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800cd78:	68fb      	ldr	r3, [r7, #12]
 800cd7a:	6a1b      	ldr	r3, [r3, #32]
 800cd7c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800cd7e:	697b      	ldr	r3, [r7, #20]
 800cd80:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800cd84:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800cd86:	687b      	ldr	r3, [r7, #4]
 800cd88:	031b      	lsls	r3, r3, #12
 800cd8a:	697a      	ldr	r2, [r7, #20]
 800cd8c:	4313      	orrs	r3, r2
 800cd8e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800cd90:	693b      	ldr	r3, [r7, #16]
 800cd92:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800cd96:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800cd98:	68bb      	ldr	r3, [r7, #8]
 800cd9a:	011b      	lsls	r3, r3, #4
 800cd9c:	693a      	ldr	r2, [r7, #16]
 800cd9e:	4313      	orrs	r3, r2
 800cda0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800cda2:	68fb      	ldr	r3, [r7, #12]
 800cda4:	697a      	ldr	r2, [r7, #20]
 800cda6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cda8:	68fb      	ldr	r3, [r7, #12]
 800cdaa:	693a      	ldr	r2, [r7, #16]
 800cdac:	621a      	str	r2, [r3, #32]
}
 800cdae:	bf00      	nop
 800cdb0:	371c      	adds	r7, #28
 800cdb2:	46bd      	mov	sp, r7
 800cdb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdb8:	4770      	bx	lr

0800cdba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800cdba:	b480      	push	{r7}
 800cdbc:	b085      	sub	sp, #20
 800cdbe:	af00      	add	r7, sp, #0
 800cdc0:	6078      	str	r0, [r7, #4]
 800cdc2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	689b      	ldr	r3, [r3, #8]
 800cdc8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800cdca:	68fb      	ldr	r3, [r7, #12]
 800cdcc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cdd0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800cdd2:	683a      	ldr	r2, [r7, #0]
 800cdd4:	68fb      	ldr	r3, [r7, #12]
 800cdd6:	4313      	orrs	r3, r2
 800cdd8:	f043 0307 	orr.w	r3, r3, #7
 800cddc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	68fa      	ldr	r2, [r7, #12]
 800cde2:	609a      	str	r2, [r3, #8]
}
 800cde4:	bf00      	nop
 800cde6:	3714      	adds	r7, #20
 800cde8:	46bd      	mov	sp, r7
 800cdea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdee:	4770      	bx	lr

0800cdf0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800cdf0:	b480      	push	{r7}
 800cdf2:	b087      	sub	sp, #28
 800cdf4:	af00      	add	r7, sp, #0
 800cdf6:	60f8      	str	r0, [r7, #12]
 800cdf8:	60b9      	str	r1, [r7, #8]
 800cdfa:	607a      	str	r2, [r7, #4]
 800cdfc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800cdfe:	68fb      	ldr	r3, [r7, #12]
 800ce00:	689b      	ldr	r3, [r3, #8]
 800ce02:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ce04:	697b      	ldr	r3, [r7, #20]
 800ce06:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ce0a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ce0c:	683b      	ldr	r3, [r7, #0]
 800ce0e:	021a      	lsls	r2, r3, #8
 800ce10:	687b      	ldr	r3, [r7, #4]
 800ce12:	431a      	orrs	r2, r3
 800ce14:	68bb      	ldr	r3, [r7, #8]
 800ce16:	4313      	orrs	r3, r2
 800ce18:	697a      	ldr	r2, [r7, #20]
 800ce1a:	4313      	orrs	r3, r2
 800ce1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ce1e:	68fb      	ldr	r3, [r7, #12]
 800ce20:	697a      	ldr	r2, [r7, #20]
 800ce22:	609a      	str	r2, [r3, #8]
}
 800ce24:	bf00      	nop
 800ce26:	371c      	adds	r7, #28
 800ce28:	46bd      	mov	sp, r7
 800ce2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce2e:	4770      	bx	lr

0800ce30 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ce30:	b480      	push	{r7}
 800ce32:	b085      	sub	sp, #20
 800ce34:	af00      	add	r7, sp, #0
 800ce36:	6078      	str	r0, [r7, #4]
 800ce38:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ce40:	2b01      	cmp	r3, #1
 800ce42:	d101      	bne.n	800ce48 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ce44:	2302      	movs	r3, #2
 800ce46:	e068      	b.n	800cf1a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	2201      	movs	r2, #1
 800ce4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	2202      	movs	r2, #2
 800ce54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	681b      	ldr	r3, [r3, #0]
 800ce5c:	685b      	ldr	r3, [r3, #4]
 800ce5e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ce60:	687b      	ldr	r3, [r7, #4]
 800ce62:	681b      	ldr	r3, [r3, #0]
 800ce64:	689b      	ldr	r3, [r3, #8]
 800ce66:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	681b      	ldr	r3, [r3, #0]
 800ce6c:	4a2e      	ldr	r2, [pc, #184]	; (800cf28 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800ce6e:	4293      	cmp	r3, r2
 800ce70:	d004      	beq.n	800ce7c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800ce72:	687b      	ldr	r3, [r7, #4]
 800ce74:	681b      	ldr	r3, [r3, #0]
 800ce76:	4a2d      	ldr	r2, [pc, #180]	; (800cf2c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800ce78:	4293      	cmp	r3, r2
 800ce7a:	d108      	bne.n	800ce8e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800ce7c:	68fb      	ldr	r3, [r7, #12]
 800ce7e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800ce82:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800ce84:	683b      	ldr	r3, [r7, #0]
 800ce86:	685b      	ldr	r3, [r3, #4]
 800ce88:	68fa      	ldr	r2, [r7, #12]
 800ce8a:	4313      	orrs	r3, r2
 800ce8c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ce8e:	68fb      	ldr	r3, [r7, #12]
 800ce90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ce94:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ce96:	683b      	ldr	r3, [r7, #0]
 800ce98:	681b      	ldr	r3, [r3, #0]
 800ce9a:	68fa      	ldr	r2, [r7, #12]
 800ce9c:	4313      	orrs	r3, r2
 800ce9e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800cea0:	687b      	ldr	r3, [r7, #4]
 800cea2:	681b      	ldr	r3, [r3, #0]
 800cea4:	68fa      	ldr	r2, [r7, #12]
 800cea6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cea8:	687b      	ldr	r3, [r7, #4]
 800ceaa:	681b      	ldr	r3, [r3, #0]
 800ceac:	4a1e      	ldr	r2, [pc, #120]	; (800cf28 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800ceae:	4293      	cmp	r3, r2
 800ceb0:	d01d      	beq.n	800ceee <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	681b      	ldr	r3, [r3, #0]
 800ceb6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ceba:	d018      	beq.n	800ceee <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	681b      	ldr	r3, [r3, #0]
 800cec0:	4a1b      	ldr	r2, [pc, #108]	; (800cf30 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800cec2:	4293      	cmp	r3, r2
 800cec4:	d013      	beq.n	800ceee <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	681b      	ldr	r3, [r3, #0]
 800ceca:	4a1a      	ldr	r2, [pc, #104]	; (800cf34 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800cecc:	4293      	cmp	r3, r2
 800cece:	d00e      	beq.n	800ceee <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	681b      	ldr	r3, [r3, #0]
 800ced4:	4a18      	ldr	r2, [pc, #96]	; (800cf38 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800ced6:	4293      	cmp	r3, r2
 800ced8:	d009      	beq.n	800ceee <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	681b      	ldr	r3, [r3, #0]
 800cede:	4a13      	ldr	r2, [pc, #76]	; (800cf2c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800cee0:	4293      	cmp	r3, r2
 800cee2:	d004      	beq.n	800ceee <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	681b      	ldr	r3, [r3, #0]
 800cee8:	4a14      	ldr	r2, [pc, #80]	; (800cf3c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800ceea:	4293      	cmp	r3, r2
 800ceec:	d10c      	bne.n	800cf08 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ceee:	68bb      	ldr	r3, [r7, #8]
 800cef0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cef4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800cef6:	683b      	ldr	r3, [r7, #0]
 800cef8:	689b      	ldr	r3, [r3, #8]
 800cefa:	68ba      	ldr	r2, [r7, #8]
 800cefc:	4313      	orrs	r3, r2
 800cefe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800cf00:	687b      	ldr	r3, [r7, #4]
 800cf02:	681b      	ldr	r3, [r3, #0]
 800cf04:	68ba      	ldr	r2, [r7, #8]
 800cf06:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	2201      	movs	r2, #1
 800cf0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	2200      	movs	r2, #0
 800cf14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800cf18:	2300      	movs	r3, #0
}
 800cf1a:	4618      	mov	r0, r3
 800cf1c:	3714      	adds	r7, #20
 800cf1e:	46bd      	mov	sp, r7
 800cf20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf24:	4770      	bx	lr
 800cf26:	bf00      	nop
 800cf28:	40012c00 	.word	0x40012c00
 800cf2c:	40013400 	.word	0x40013400
 800cf30:	40000400 	.word	0x40000400
 800cf34:	40000800 	.word	0x40000800
 800cf38:	40000c00 	.word	0x40000c00
 800cf3c:	40014000 	.word	0x40014000

0800cf40 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800cf40:	b480      	push	{r7}
 800cf42:	b083      	sub	sp, #12
 800cf44:	af00      	add	r7, sp, #0
 800cf46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800cf48:	bf00      	nop
 800cf4a:	370c      	adds	r7, #12
 800cf4c:	46bd      	mov	sp, r7
 800cf4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf52:	4770      	bx	lr

0800cf54 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800cf54:	b480      	push	{r7}
 800cf56:	b083      	sub	sp, #12
 800cf58:	af00      	add	r7, sp, #0
 800cf5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800cf5c:	bf00      	nop
 800cf5e:	370c      	adds	r7, #12
 800cf60:	46bd      	mov	sp, r7
 800cf62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf66:	4770      	bx	lr

0800cf68 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800cf68:	b480      	push	{r7}
 800cf6a:	b083      	sub	sp, #12
 800cf6c:	af00      	add	r7, sp, #0
 800cf6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800cf70:	bf00      	nop
 800cf72:	370c      	adds	r7, #12
 800cf74:	46bd      	mov	sp, r7
 800cf76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf7a:	4770      	bx	lr

0800cf7c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800cf7c:	b084      	sub	sp, #16
 800cf7e:	b580      	push	{r7, lr}
 800cf80:	b084      	sub	sp, #16
 800cf82:	af00      	add	r7, sp, #0
 800cf84:	6078      	str	r0, [r7, #4]
 800cf86:	f107 001c 	add.w	r0, r7, #28
 800cf8a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	68db      	ldr	r3, [r3, #12]
 800cf92:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800cf96:	687b      	ldr	r3, [r7, #4]
 800cf98:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 800cf9a:	6878      	ldr	r0, [r7, #4]
 800cf9c:	f001 faf6 	bl	800e58c <USB_CoreReset>
 800cfa0:	4603      	mov	r3, r0
 800cfa2:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 800cfa4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cfa6:	2b00      	cmp	r3, #0
 800cfa8:	d106      	bne.n	800cfb8 <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cfae:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	639a      	str	r2, [r3, #56]	; 0x38
 800cfb6:	e005      	b.n	800cfc4 <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cfbc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 800cfc4:	7bfb      	ldrb	r3, [r7, #15]
}
 800cfc6:	4618      	mov	r0, r3
 800cfc8:	3710      	adds	r7, #16
 800cfca:	46bd      	mov	sp, r7
 800cfcc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800cfd0:	b004      	add	sp, #16
 800cfd2:	4770      	bx	lr

0800cfd4 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800cfd4:	b480      	push	{r7}
 800cfd6:	b087      	sub	sp, #28
 800cfd8:	af00      	add	r7, sp, #0
 800cfda:	60f8      	str	r0, [r7, #12]
 800cfdc:	60b9      	str	r1, [r7, #8]
 800cfde:	4613      	mov	r3, r2
 800cfe0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800cfe2:	79fb      	ldrb	r3, [r7, #7]
 800cfe4:	2b02      	cmp	r3, #2
 800cfe6:	d165      	bne.n	800d0b4 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800cfe8:	68bb      	ldr	r3, [r7, #8]
 800cfea:	4a3e      	ldr	r2, [pc, #248]	; (800d0e4 <USB_SetTurnaroundTime+0x110>)
 800cfec:	4293      	cmp	r3, r2
 800cfee:	d906      	bls.n	800cffe <USB_SetTurnaroundTime+0x2a>
 800cff0:	68bb      	ldr	r3, [r7, #8]
 800cff2:	4a3d      	ldr	r2, [pc, #244]	; (800d0e8 <USB_SetTurnaroundTime+0x114>)
 800cff4:	4293      	cmp	r3, r2
 800cff6:	d202      	bcs.n	800cffe <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800cff8:	230f      	movs	r3, #15
 800cffa:	617b      	str	r3, [r7, #20]
 800cffc:	e05c      	b.n	800d0b8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800cffe:	68bb      	ldr	r3, [r7, #8]
 800d000:	4a39      	ldr	r2, [pc, #228]	; (800d0e8 <USB_SetTurnaroundTime+0x114>)
 800d002:	4293      	cmp	r3, r2
 800d004:	d306      	bcc.n	800d014 <USB_SetTurnaroundTime+0x40>
 800d006:	68bb      	ldr	r3, [r7, #8]
 800d008:	4a38      	ldr	r2, [pc, #224]	; (800d0ec <USB_SetTurnaroundTime+0x118>)
 800d00a:	4293      	cmp	r3, r2
 800d00c:	d202      	bcs.n	800d014 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800d00e:	230e      	movs	r3, #14
 800d010:	617b      	str	r3, [r7, #20]
 800d012:	e051      	b.n	800d0b8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800d014:	68bb      	ldr	r3, [r7, #8]
 800d016:	4a35      	ldr	r2, [pc, #212]	; (800d0ec <USB_SetTurnaroundTime+0x118>)
 800d018:	4293      	cmp	r3, r2
 800d01a:	d306      	bcc.n	800d02a <USB_SetTurnaroundTime+0x56>
 800d01c:	68bb      	ldr	r3, [r7, #8]
 800d01e:	4a34      	ldr	r2, [pc, #208]	; (800d0f0 <USB_SetTurnaroundTime+0x11c>)
 800d020:	4293      	cmp	r3, r2
 800d022:	d202      	bcs.n	800d02a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800d024:	230d      	movs	r3, #13
 800d026:	617b      	str	r3, [r7, #20]
 800d028:	e046      	b.n	800d0b8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800d02a:	68bb      	ldr	r3, [r7, #8]
 800d02c:	4a30      	ldr	r2, [pc, #192]	; (800d0f0 <USB_SetTurnaroundTime+0x11c>)
 800d02e:	4293      	cmp	r3, r2
 800d030:	d306      	bcc.n	800d040 <USB_SetTurnaroundTime+0x6c>
 800d032:	68bb      	ldr	r3, [r7, #8]
 800d034:	4a2f      	ldr	r2, [pc, #188]	; (800d0f4 <USB_SetTurnaroundTime+0x120>)
 800d036:	4293      	cmp	r3, r2
 800d038:	d802      	bhi.n	800d040 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800d03a:	230c      	movs	r3, #12
 800d03c:	617b      	str	r3, [r7, #20]
 800d03e:	e03b      	b.n	800d0b8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800d040:	68bb      	ldr	r3, [r7, #8]
 800d042:	4a2c      	ldr	r2, [pc, #176]	; (800d0f4 <USB_SetTurnaroundTime+0x120>)
 800d044:	4293      	cmp	r3, r2
 800d046:	d906      	bls.n	800d056 <USB_SetTurnaroundTime+0x82>
 800d048:	68bb      	ldr	r3, [r7, #8]
 800d04a:	4a2b      	ldr	r2, [pc, #172]	; (800d0f8 <USB_SetTurnaroundTime+0x124>)
 800d04c:	4293      	cmp	r3, r2
 800d04e:	d802      	bhi.n	800d056 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800d050:	230b      	movs	r3, #11
 800d052:	617b      	str	r3, [r7, #20]
 800d054:	e030      	b.n	800d0b8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800d056:	68bb      	ldr	r3, [r7, #8]
 800d058:	4a27      	ldr	r2, [pc, #156]	; (800d0f8 <USB_SetTurnaroundTime+0x124>)
 800d05a:	4293      	cmp	r3, r2
 800d05c:	d906      	bls.n	800d06c <USB_SetTurnaroundTime+0x98>
 800d05e:	68bb      	ldr	r3, [r7, #8]
 800d060:	4a26      	ldr	r2, [pc, #152]	; (800d0fc <USB_SetTurnaroundTime+0x128>)
 800d062:	4293      	cmp	r3, r2
 800d064:	d802      	bhi.n	800d06c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800d066:	230a      	movs	r3, #10
 800d068:	617b      	str	r3, [r7, #20]
 800d06a:	e025      	b.n	800d0b8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800d06c:	68bb      	ldr	r3, [r7, #8]
 800d06e:	4a23      	ldr	r2, [pc, #140]	; (800d0fc <USB_SetTurnaroundTime+0x128>)
 800d070:	4293      	cmp	r3, r2
 800d072:	d906      	bls.n	800d082 <USB_SetTurnaroundTime+0xae>
 800d074:	68bb      	ldr	r3, [r7, #8]
 800d076:	4a22      	ldr	r2, [pc, #136]	; (800d100 <USB_SetTurnaroundTime+0x12c>)
 800d078:	4293      	cmp	r3, r2
 800d07a:	d202      	bcs.n	800d082 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800d07c:	2309      	movs	r3, #9
 800d07e:	617b      	str	r3, [r7, #20]
 800d080:	e01a      	b.n	800d0b8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800d082:	68bb      	ldr	r3, [r7, #8]
 800d084:	4a1e      	ldr	r2, [pc, #120]	; (800d100 <USB_SetTurnaroundTime+0x12c>)
 800d086:	4293      	cmp	r3, r2
 800d088:	d306      	bcc.n	800d098 <USB_SetTurnaroundTime+0xc4>
 800d08a:	68bb      	ldr	r3, [r7, #8]
 800d08c:	4a1d      	ldr	r2, [pc, #116]	; (800d104 <USB_SetTurnaroundTime+0x130>)
 800d08e:	4293      	cmp	r3, r2
 800d090:	d802      	bhi.n	800d098 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800d092:	2308      	movs	r3, #8
 800d094:	617b      	str	r3, [r7, #20]
 800d096:	e00f      	b.n	800d0b8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800d098:	68bb      	ldr	r3, [r7, #8]
 800d09a:	4a1a      	ldr	r2, [pc, #104]	; (800d104 <USB_SetTurnaroundTime+0x130>)
 800d09c:	4293      	cmp	r3, r2
 800d09e:	d906      	bls.n	800d0ae <USB_SetTurnaroundTime+0xda>
 800d0a0:	68bb      	ldr	r3, [r7, #8]
 800d0a2:	4a19      	ldr	r2, [pc, #100]	; (800d108 <USB_SetTurnaroundTime+0x134>)
 800d0a4:	4293      	cmp	r3, r2
 800d0a6:	d202      	bcs.n	800d0ae <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800d0a8:	2307      	movs	r3, #7
 800d0aa:	617b      	str	r3, [r7, #20]
 800d0ac:	e004      	b.n	800d0b8 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800d0ae:	2306      	movs	r3, #6
 800d0b0:	617b      	str	r3, [r7, #20]
 800d0b2:	e001      	b.n	800d0b8 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800d0b4:	2309      	movs	r3, #9
 800d0b6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800d0b8:	68fb      	ldr	r3, [r7, #12]
 800d0ba:	68db      	ldr	r3, [r3, #12]
 800d0bc:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800d0c0:	68fb      	ldr	r3, [r7, #12]
 800d0c2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800d0c4:	68fb      	ldr	r3, [r7, #12]
 800d0c6:	68da      	ldr	r2, [r3, #12]
 800d0c8:	697b      	ldr	r3, [r7, #20]
 800d0ca:	029b      	lsls	r3, r3, #10
 800d0cc:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800d0d0:	431a      	orrs	r2, r3
 800d0d2:	68fb      	ldr	r3, [r7, #12]
 800d0d4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800d0d6:	2300      	movs	r3, #0
}
 800d0d8:	4618      	mov	r0, r3
 800d0da:	371c      	adds	r7, #28
 800d0dc:	46bd      	mov	sp, r7
 800d0de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0e2:	4770      	bx	lr
 800d0e4:	00d8acbf 	.word	0x00d8acbf
 800d0e8:	00e4e1c0 	.word	0x00e4e1c0
 800d0ec:	00f42400 	.word	0x00f42400
 800d0f0:	01067380 	.word	0x01067380
 800d0f4:	011a499f 	.word	0x011a499f
 800d0f8:	01312cff 	.word	0x01312cff
 800d0fc:	014ca43f 	.word	0x014ca43f
 800d100:	016e3600 	.word	0x016e3600
 800d104:	01a6ab1f 	.word	0x01a6ab1f
 800d108:	01e84800 	.word	0x01e84800

0800d10c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800d10c:	b480      	push	{r7}
 800d10e:	b083      	sub	sp, #12
 800d110:	af00      	add	r7, sp, #0
 800d112:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	689b      	ldr	r3, [r3, #8]
 800d118:	f043 0201 	orr.w	r2, r3, #1
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800d120:	2300      	movs	r3, #0
}
 800d122:	4618      	mov	r0, r3
 800d124:	370c      	adds	r7, #12
 800d126:	46bd      	mov	sp, r7
 800d128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d12c:	4770      	bx	lr

0800d12e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800d12e:	b480      	push	{r7}
 800d130:	b083      	sub	sp, #12
 800d132:	af00      	add	r7, sp, #0
 800d134:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	689b      	ldr	r3, [r3, #8]
 800d13a:	f023 0201 	bic.w	r2, r3, #1
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800d142:	2300      	movs	r3, #0
}
 800d144:	4618      	mov	r0, r3
 800d146:	370c      	adds	r7, #12
 800d148:	46bd      	mov	sp, r7
 800d14a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d14e:	4770      	bx	lr

0800d150 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 800d150:	b580      	push	{r7, lr}
 800d152:	b084      	sub	sp, #16
 800d154:	af00      	add	r7, sp, #0
 800d156:	6078      	str	r0, [r7, #4]
 800d158:	460b      	mov	r3, r1
 800d15a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800d15c:	2300      	movs	r3, #0
 800d15e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	68db      	ldr	r3, [r3, #12]
 800d164:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800d16c:	78fb      	ldrb	r3, [r7, #3]
 800d16e:	2b01      	cmp	r3, #1
 800d170:	d115      	bne.n	800d19e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800d172:	687b      	ldr	r3, [r7, #4]
 800d174:	68db      	ldr	r3, [r3, #12]
 800d176:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800d17a:	687b      	ldr	r3, [r7, #4]
 800d17c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800d17e:	2001      	movs	r0, #1
 800d180:	f7f8 f888 	bl	8005294 <HAL_Delay>
      ms++;
 800d184:	68fb      	ldr	r3, [r7, #12]
 800d186:	3301      	adds	r3, #1
 800d188:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800d18a:	6878      	ldr	r0, [r7, #4]
 800d18c:	f001 f985 	bl	800e49a <USB_GetMode>
 800d190:	4603      	mov	r3, r0
 800d192:	2b01      	cmp	r3, #1
 800d194:	d01e      	beq.n	800d1d4 <USB_SetCurrentMode+0x84>
 800d196:	68fb      	ldr	r3, [r7, #12]
 800d198:	2b31      	cmp	r3, #49	; 0x31
 800d19a:	d9f0      	bls.n	800d17e <USB_SetCurrentMode+0x2e>
 800d19c:	e01a      	b.n	800d1d4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800d19e:	78fb      	ldrb	r3, [r7, #3]
 800d1a0:	2b00      	cmp	r3, #0
 800d1a2:	d115      	bne.n	800d1d0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	68db      	ldr	r3, [r3, #12]
 800d1a8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800d1ac:	687b      	ldr	r3, [r7, #4]
 800d1ae:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800d1b0:	2001      	movs	r0, #1
 800d1b2:	f7f8 f86f 	bl	8005294 <HAL_Delay>
      ms++;
 800d1b6:	68fb      	ldr	r3, [r7, #12]
 800d1b8:	3301      	adds	r3, #1
 800d1ba:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800d1bc:	6878      	ldr	r0, [r7, #4]
 800d1be:	f001 f96c 	bl	800e49a <USB_GetMode>
 800d1c2:	4603      	mov	r3, r0
 800d1c4:	2b00      	cmp	r3, #0
 800d1c6:	d005      	beq.n	800d1d4 <USB_SetCurrentMode+0x84>
 800d1c8:	68fb      	ldr	r3, [r7, #12]
 800d1ca:	2b31      	cmp	r3, #49	; 0x31
 800d1cc:	d9f0      	bls.n	800d1b0 <USB_SetCurrentMode+0x60>
 800d1ce:	e001      	b.n	800d1d4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800d1d0:	2301      	movs	r3, #1
 800d1d2:	e005      	b.n	800d1e0 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800d1d4:	68fb      	ldr	r3, [r7, #12]
 800d1d6:	2b32      	cmp	r3, #50	; 0x32
 800d1d8:	d101      	bne.n	800d1de <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800d1da:	2301      	movs	r3, #1
 800d1dc:	e000      	b.n	800d1e0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800d1de:	2300      	movs	r3, #0
}
 800d1e0:	4618      	mov	r0, r3
 800d1e2:	3710      	adds	r7, #16
 800d1e4:	46bd      	mov	sp, r7
 800d1e6:	bd80      	pop	{r7, pc}

0800d1e8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800d1e8:	b084      	sub	sp, #16
 800d1ea:	b580      	push	{r7, lr}
 800d1ec:	b086      	sub	sp, #24
 800d1ee:	af00      	add	r7, sp, #0
 800d1f0:	6078      	str	r0, [r7, #4]
 800d1f2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800d1f6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800d1fa:	2300      	movs	r3, #0
 800d1fc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800d202:	2300      	movs	r3, #0
 800d204:	613b      	str	r3, [r7, #16]
 800d206:	e009      	b.n	800d21c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800d208:	687a      	ldr	r2, [r7, #4]
 800d20a:	693b      	ldr	r3, [r7, #16]
 800d20c:	3340      	adds	r3, #64	; 0x40
 800d20e:	009b      	lsls	r3, r3, #2
 800d210:	4413      	add	r3, r2
 800d212:	2200      	movs	r2, #0
 800d214:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800d216:	693b      	ldr	r3, [r7, #16]
 800d218:	3301      	adds	r3, #1
 800d21a:	613b      	str	r3, [r7, #16]
 800d21c:	693b      	ldr	r3, [r7, #16]
 800d21e:	2b0e      	cmp	r3, #14
 800d220:	d9f2      	bls.n	800d208 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800d222:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d224:	2b00      	cmp	r3, #0
 800d226:	d11c      	bne.n	800d262 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800d228:	68fb      	ldr	r3, [r7, #12]
 800d22a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d22e:	685b      	ldr	r3, [r3, #4]
 800d230:	68fa      	ldr	r2, [r7, #12]
 800d232:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d236:	f043 0302 	orr.w	r3, r3, #2
 800d23a:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d240:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800d244:	687b      	ldr	r3, [r7, #4]
 800d246:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	681b      	ldr	r3, [r3, #0]
 800d24c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800d254:	687b      	ldr	r3, [r7, #4]
 800d256:	681b      	ldr	r3, [r3, #0]
 800d258:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800d25c:	687b      	ldr	r3, [r7, #4]
 800d25e:	601a      	str	r2, [r3, #0]
 800d260:	e005      	b.n	800d26e <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800d266:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800d26e:	68fb      	ldr	r3, [r7, #12]
 800d270:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800d274:	461a      	mov	r2, r3
 800d276:	2300      	movs	r3, #0
 800d278:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800d27a:	68fb      	ldr	r3, [r7, #12]
 800d27c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d280:	4619      	mov	r1, r3
 800d282:	68fb      	ldr	r3, [r7, #12]
 800d284:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d288:	461a      	mov	r2, r3
 800d28a:	680b      	ldr	r3, [r1, #0]
 800d28c:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800d28e:	2103      	movs	r1, #3
 800d290:	6878      	ldr	r0, [r7, #4]
 800d292:	f000 f959 	bl	800d548 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800d296:	2110      	movs	r1, #16
 800d298:	6878      	ldr	r0, [r7, #4]
 800d29a:	f000 f8f1 	bl	800d480 <USB_FlushTxFifo>
 800d29e:	4603      	mov	r3, r0
 800d2a0:	2b00      	cmp	r3, #0
 800d2a2:	d001      	beq.n	800d2a8 <USB_DevInit+0xc0>
  {
    ret = HAL_ERROR;
 800d2a4:	2301      	movs	r3, #1
 800d2a6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800d2a8:	6878      	ldr	r0, [r7, #4]
 800d2aa:	f000 f91d 	bl	800d4e8 <USB_FlushRxFifo>
 800d2ae:	4603      	mov	r3, r0
 800d2b0:	2b00      	cmp	r3, #0
 800d2b2:	d001      	beq.n	800d2b8 <USB_DevInit+0xd0>
  {
    ret = HAL_ERROR;
 800d2b4:	2301      	movs	r3, #1
 800d2b6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800d2b8:	68fb      	ldr	r3, [r7, #12]
 800d2ba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d2be:	461a      	mov	r2, r3
 800d2c0:	2300      	movs	r3, #0
 800d2c2:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800d2c4:	68fb      	ldr	r3, [r7, #12]
 800d2c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d2ca:	461a      	mov	r2, r3
 800d2cc:	2300      	movs	r3, #0
 800d2ce:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800d2d0:	68fb      	ldr	r3, [r7, #12]
 800d2d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d2d6:	461a      	mov	r2, r3
 800d2d8:	2300      	movs	r3, #0
 800d2da:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d2dc:	2300      	movs	r3, #0
 800d2de:	613b      	str	r3, [r7, #16]
 800d2e0:	e043      	b.n	800d36a <USB_DevInit+0x182>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800d2e2:	693b      	ldr	r3, [r7, #16]
 800d2e4:	015a      	lsls	r2, r3, #5
 800d2e6:	68fb      	ldr	r3, [r7, #12]
 800d2e8:	4413      	add	r3, r2
 800d2ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d2ee:	681b      	ldr	r3, [r3, #0]
 800d2f0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d2f4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d2f8:	d118      	bne.n	800d32c <USB_DevInit+0x144>
    {
      if (i == 0U)
 800d2fa:	693b      	ldr	r3, [r7, #16]
 800d2fc:	2b00      	cmp	r3, #0
 800d2fe:	d10a      	bne.n	800d316 <USB_DevInit+0x12e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800d300:	693b      	ldr	r3, [r7, #16]
 800d302:	015a      	lsls	r2, r3, #5
 800d304:	68fb      	ldr	r3, [r7, #12]
 800d306:	4413      	add	r3, r2
 800d308:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d30c:	461a      	mov	r2, r3
 800d30e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800d312:	6013      	str	r3, [r2, #0]
 800d314:	e013      	b.n	800d33e <USB_DevInit+0x156>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800d316:	693b      	ldr	r3, [r7, #16]
 800d318:	015a      	lsls	r2, r3, #5
 800d31a:	68fb      	ldr	r3, [r7, #12]
 800d31c:	4413      	add	r3, r2
 800d31e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d322:	461a      	mov	r2, r3
 800d324:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800d328:	6013      	str	r3, [r2, #0]
 800d32a:	e008      	b.n	800d33e <USB_DevInit+0x156>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800d32c:	693b      	ldr	r3, [r7, #16]
 800d32e:	015a      	lsls	r2, r3, #5
 800d330:	68fb      	ldr	r3, [r7, #12]
 800d332:	4413      	add	r3, r2
 800d334:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d338:	461a      	mov	r2, r3
 800d33a:	2300      	movs	r3, #0
 800d33c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800d33e:	693b      	ldr	r3, [r7, #16]
 800d340:	015a      	lsls	r2, r3, #5
 800d342:	68fb      	ldr	r3, [r7, #12]
 800d344:	4413      	add	r3, r2
 800d346:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d34a:	461a      	mov	r2, r3
 800d34c:	2300      	movs	r3, #0
 800d34e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800d350:	693b      	ldr	r3, [r7, #16]
 800d352:	015a      	lsls	r2, r3, #5
 800d354:	68fb      	ldr	r3, [r7, #12]
 800d356:	4413      	add	r3, r2
 800d358:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d35c:	461a      	mov	r2, r3
 800d35e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800d362:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d364:	693b      	ldr	r3, [r7, #16]
 800d366:	3301      	adds	r3, #1
 800d368:	613b      	str	r3, [r7, #16]
 800d36a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d36c:	693a      	ldr	r2, [r7, #16]
 800d36e:	429a      	cmp	r2, r3
 800d370:	d3b7      	bcc.n	800d2e2 <USB_DevInit+0xfa>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d372:	2300      	movs	r3, #0
 800d374:	613b      	str	r3, [r7, #16]
 800d376:	e043      	b.n	800d400 <USB_DevInit+0x218>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d378:	693b      	ldr	r3, [r7, #16]
 800d37a:	015a      	lsls	r2, r3, #5
 800d37c:	68fb      	ldr	r3, [r7, #12]
 800d37e:	4413      	add	r3, r2
 800d380:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d38a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d38e:	d118      	bne.n	800d3c2 <USB_DevInit+0x1da>
    {
      if (i == 0U)
 800d390:	693b      	ldr	r3, [r7, #16]
 800d392:	2b00      	cmp	r3, #0
 800d394:	d10a      	bne.n	800d3ac <USB_DevInit+0x1c4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800d396:	693b      	ldr	r3, [r7, #16]
 800d398:	015a      	lsls	r2, r3, #5
 800d39a:	68fb      	ldr	r3, [r7, #12]
 800d39c:	4413      	add	r3, r2
 800d39e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d3a2:	461a      	mov	r2, r3
 800d3a4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800d3a8:	6013      	str	r3, [r2, #0]
 800d3aa:	e013      	b.n	800d3d4 <USB_DevInit+0x1ec>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800d3ac:	693b      	ldr	r3, [r7, #16]
 800d3ae:	015a      	lsls	r2, r3, #5
 800d3b0:	68fb      	ldr	r3, [r7, #12]
 800d3b2:	4413      	add	r3, r2
 800d3b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d3b8:	461a      	mov	r2, r3
 800d3ba:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800d3be:	6013      	str	r3, [r2, #0]
 800d3c0:	e008      	b.n	800d3d4 <USB_DevInit+0x1ec>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800d3c2:	693b      	ldr	r3, [r7, #16]
 800d3c4:	015a      	lsls	r2, r3, #5
 800d3c6:	68fb      	ldr	r3, [r7, #12]
 800d3c8:	4413      	add	r3, r2
 800d3ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d3ce:	461a      	mov	r2, r3
 800d3d0:	2300      	movs	r3, #0
 800d3d2:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800d3d4:	693b      	ldr	r3, [r7, #16]
 800d3d6:	015a      	lsls	r2, r3, #5
 800d3d8:	68fb      	ldr	r3, [r7, #12]
 800d3da:	4413      	add	r3, r2
 800d3dc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d3e0:	461a      	mov	r2, r3
 800d3e2:	2300      	movs	r3, #0
 800d3e4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800d3e6:	693b      	ldr	r3, [r7, #16]
 800d3e8:	015a      	lsls	r2, r3, #5
 800d3ea:	68fb      	ldr	r3, [r7, #12]
 800d3ec:	4413      	add	r3, r2
 800d3ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d3f2:	461a      	mov	r2, r3
 800d3f4:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800d3f8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800d3fa:	693b      	ldr	r3, [r7, #16]
 800d3fc:	3301      	adds	r3, #1
 800d3fe:	613b      	str	r3, [r7, #16]
 800d400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d402:	693a      	ldr	r2, [r7, #16]
 800d404:	429a      	cmp	r2, r3
 800d406:	d3b7      	bcc.n	800d378 <USB_DevInit+0x190>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800d408:	68fb      	ldr	r3, [r7, #12]
 800d40a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d40e:	691b      	ldr	r3, [r3, #16]
 800d410:	68fa      	ldr	r2, [r7, #12]
 800d412:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800d416:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d41a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800d41c:	687b      	ldr	r3, [r7, #4]
 800d41e:	2200      	movs	r2, #0
 800d420:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800d428:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	699b      	ldr	r3, [r3, #24]
 800d42e:	f043 0210 	orr.w	r2, r3, #16
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	699a      	ldr	r2, [r3, #24]
 800d43a:	4b10      	ldr	r3, [pc, #64]	; (800d47c <USB_DevInit+0x294>)
 800d43c:	4313      	orrs	r3, r2
 800d43e:	687a      	ldr	r2, [r7, #4]
 800d440:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800d442:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d444:	2b00      	cmp	r3, #0
 800d446:	d005      	beq.n	800d454 <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800d448:	687b      	ldr	r3, [r7, #4]
 800d44a:	699b      	ldr	r3, [r3, #24]
 800d44c:	f043 0208 	orr.w	r2, r3, #8
 800d450:	687b      	ldr	r3, [r7, #4]
 800d452:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800d454:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d456:	2b01      	cmp	r3, #1
 800d458:	d107      	bne.n	800d46a <USB_DevInit+0x282>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	699b      	ldr	r3, [r3, #24]
 800d45e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800d462:	f043 0304 	orr.w	r3, r3, #4
 800d466:	687a      	ldr	r2, [r7, #4]
 800d468:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800d46a:	7dfb      	ldrb	r3, [r7, #23]
}
 800d46c:	4618      	mov	r0, r3
 800d46e:	3718      	adds	r7, #24
 800d470:	46bd      	mov	sp, r7
 800d472:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800d476:	b004      	add	sp, #16
 800d478:	4770      	bx	lr
 800d47a:	bf00      	nop
 800d47c:	803c3800 	.word	0x803c3800

0800d480 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800d480:	b480      	push	{r7}
 800d482:	b085      	sub	sp, #20
 800d484:	af00      	add	r7, sp, #0
 800d486:	6078      	str	r0, [r7, #4]
 800d488:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800d48a:	2300      	movs	r3, #0
 800d48c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800d48e:	68fb      	ldr	r3, [r7, #12]
 800d490:	3301      	adds	r3, #1
 800d492:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800d494:	68fb      	ldr	r3, [r7, #12]
 800d496:	4a13      	ldr	r2, [pc, #76]	; (800d4e4 <USB_FlushTxFifo+0x64>)
 800d498:	4293      	cmp	r3, r2
 800d49a:	d901      	bls.n	800d4a0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800d49c:	2303      	movs	r3, #3
 800d49e:	e01b      	b.n	800d4d8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d4a0:	687b      	ldr	r3, [r7, #4]
 800d4a2:	691b      	ldr	r3, [r3, #16]
 800d4a4:	2b00      	cmp	r3, #0
 800d4a6:	daf2      	bge.n	800d48e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800d4a8:	2300      	movs	r3, #0
 800d4aa:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800d4ac:	683b      	ldr	r3, [r7, #0]
 800d4ae:	019b      	lsls	r3, r3, #6
 800d4b0:	f043 0220 	orr.w	r2, r3, #32
 800d4b4:	687b      	ldr	r3, [r7, #4]
 800d4b6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800d4b8:	68fb      	ldr	r3, [r7, #12]
 800d4ba:	3301      	adds	r3, #1
 800d4bc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800d4be:	68fb      	ldr	r3, [r7, #12]
 800d4c0:	4a08      	ldr	r2, [pc, #32]	; (800d4e4 <USB_FlushTxFifo+0x64>)
 800d4c2:	4293      	cmp	r3, r2
 800d4c4:	d901      	bls.n	800d4ca <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800d4c6:	2303      	movs	r3, #3
 800d4c8:	e006      	b.n	800d4d8 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	691b      	ldr	r3, [r3, #16]
 800d4ce:	f003 0320 	and.w	r3, r3, #32
 800d4d2:	2b20      	cmp	r3, #32
 800d4d4:	d0f0      	beq.n	800d4b8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800d4d6:	2300      	movs	r3, #0
}
 800d4d8:	4618      	mov	r0, r3
 800d4da:	3714      	adds	r7, #20
 800d4dc:	46bd      	mov	sp, r7
 800d4de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4e2:	4770      	bx	lr
 800d4e4:	00030d40 	.word	0x00030d40

0800d4e8 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800d4e8:	b480      	push	{r7}
 800d4ea:	b085      	sub	sp, #20
 800d4ec:	af00      	add	r7, sp, #0
 800d4ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800d4f0:	2300      	movs	r3, #0
 800d4f2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800d4f4:	68fb      	ldr	r3, [r7, #12]
 800d4f6:	3301      	adds	r3, #1
 800d4f8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800d4fa:	68fb      	ldr	r3, [r7, #12]
 800d4fc:	4a11      	ldr	r2, [pc, #68]	; (800d544 <USB_FlushRxFifo+0x5c>)
 800d4fe:	4293      	cmp	r3, r2
 800d500:	d901      	bls.n	800d506 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800d502:	2303      	movs	r3, #3
 800d504:	e018      	b.n	800d538 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	691b      	ldr	r3, [r3, #16]
 800d50a:	2b00      	cmp	r3, #0
 800d50c:	daf2      	bge.n	800d4f4 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800d50e:	2300      	movs	r3, #0
 800d510:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800d512:	687b      	ldr	r3, [r7, #4]
 800d514:	2210      	movs	r2, #16
 800d516:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800d518:	68fb      	ldr	r3, [r7, #12]
 800d51a:	3301      	adds	r3, #1
 800d51c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800d51e:	68fb      	ldr	r3, [r7, #12]
 800d520:	4a08      	ldr	r2, [pc, #32]	; (800d544 <USB_FlushRxFifo+0x5c>)
 800d522:	4293      	cmp	r3, r2
 800d524:	d901      	bls.n	800d52a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800d526:	2303      	movs	r3, #3
 800d528:	e006      	b.n	800d538 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	691b      	ldr	r3, [r3, #16]
 800d52e:	f003 0310 	and.w	r3, r3, #16
 800d532:	2b10      	cmp	r3, #16
 800d534:	d0f0      	beq.n	800d518 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800d536:	2300      	movs	r3, #0
}
 800d538:	4618      	mov	r0, r3
 800d53a:	3714      	adds	r7, #20
 800d53c:	46bd      	mov	sp, r7
 800d53e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d542:	4770      	bx	lr
 800d544:	00030d40 	.word	0x00030d40

0800d548 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800d548:	b480      	push	{r7}
 800d54a:	b085      	sub	sp, #20
 800d54c:	af00      	add	r7, sp, #0
 800d54e:	6078      	str	r0, [r7, #4]
 800d550:	460b      	mov	r3, r1
 800d552:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800d558:	68fb      	ldr	r3, [r7, #12]
 800d55a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d55e:	681a      	ldr	r2, [r3, #0]
 800d560:	78fb      	ldrb	r3, [r7, #3]
 800d562:	68f9      	ldr	r1, [r7, #12]
 800d564:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d568:	4313      	orrs	r3, r2
 800d56a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800d56c:	2300      	movs	r3, #0
}
 800d56e:	4618      	mov	r0, r3
 800d570:	3714      	adds	r7, #20
 800d572:	46bd      	mov	sp, r7
 800d574:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d578:	4770      	bx	lr

0800d57a <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800d57a:	b480      	push	{r7}
 800d57c:	b087      	sub	sp, #28
 800d57e:	af00      	add	r7, sp, #0
 800d580:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d582:	687b      	ldr	r3, [r7, #4]
 800d584:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800d586:	693b      	ldr	r3, [r7, #16]
 800d588:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d58c:	689b      	ldr	r3, [r3, #8]
 800d58e:	f003 0306 	and.w	r3, r3, #6
 800d592:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800d594:	68fb      	ldr	r3, [r7, #12]
 800d596:	2b02      	cmp	r3, #2
 800d598:	d002      	beq.n	800d5a0 <USB_GetDevSpeed+0x26>
 800d59a:	68fb      	ldr	r3, [r7, #12]
 800d59c:	2b06      	cmp	r3, #6
 800d59e:	d102      	bne.n	800d5a6 <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800d5a0:	2302      	movs	r3, #2
 800d5a2:	75fb      	strb	r3, [r7, #23]
 800d5a4:	e001      	b.n	800d5aa <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 800d5a6:	230f      	movs	r3, #15
 800d5a8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800d5aa:	7dfb      	ldrb	r3, [r7, #23]
}
 800d5ac:	4618      	mov	r0, r3
 800d5ae:	371c      	adds	r7, #28
 800d5b0:	46bd      	mov	sp, r7
 800d5b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5b6:	4770      	bx	lr

0800d5b8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800d5b8:	b480      	push	{r7}
 800d5ba:	b085      	sub	sp, #20
 800d5bc:	af00      	add	r7, sp, #0
 800d5be:	6078      	str	r0, [r7, #4]
 800d5c0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d5c6:	683b      	ldr	r3, [r7, #0]
 800d5c8:	781b      	ldrb	r3, [r3, #0]
 800d5ca:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800d5cc:	683b      	ldr	r3, [r7, #0]
 800d5ce:	785b      	ldrb	r3, [r3, #1]
 800d5d0:	2b01      	cmp	r3, #1
 800d5d2:	d13a      	bne.n	800d64a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800d5d4:	68fb      	ldr	r3, [r7, #12]
 800d5d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d5da:	69da      	ldr	r2, [r3, #28]
 800d5dc:	683b      	ldr	r3, [r7, #0]
 800d5de:	781b      	ldrb	r3, [r3, #0]
 800d5e0:	f003 030f 	and.w	r3, r3, #15
 800d5e4:	2101      	movs	r1, #1
 800d5e6:	fa01 f303 	lsl.w	r3, r1, r3
 800d5ea:	b29b      	uxth	r3, r3
 800d5ec:	68f9      	ldr	r1, [r7, #12]
 800d5ee:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d5f2:	4313      	orrs	r3, r2
 800d5f4:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800d5f6:	68bb      	ldr	r3, [r7, #8]
 800d5f8:	015a      	lsls	r2, r3, #5
 800d5fa:	68fb      	ldr	r3, [r7, #12]
 800d5fc:	4413      	add	r3, r2
 800d5fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d602:	681b      	ldr	r3, [r3, #0]
 800d604:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d608:	2b00      	cmp	r3, #0
 800d60a:	d155      	bne.n	800d6b8 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800d60c:	68bb      	ldr	r3, [r7, #8]
 800d60e:	015a      	lsls	r2, r3, #5
 800d610:	68fb      	ldr	r3, [r7, #12]
 800d612:	4413      	add	r3, r2
 800d614:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d618:	681a      	ldr	r2, [r3, #0]
 800d61a:	683b      	ldr	r3, [r7, #0]
 800d61c:	68db      	ldr	r3, [r3, #12]
 800d61e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800d622:	683b      	ldr	r3, [r7, #0]
 800d624:	791b      	ldrb	r3, [r3, #4]
 800d626:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800d628:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800d62a:	68bb      	ldr	r3, [r7, #8]
 800d62c:	059b      	lsls	r3, r3, #22
 800d62e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800d630:	4313      	orrs	r3, r2
 800d632:	68ba      	ldr	r2, [r7, #8]
 800d634:	0151      	lsls	r1, r2, #5
 800d636:	68fa      	ldr	r2, [r7, #12]
 800d638:	440a      	add	r2, r1
 800d63a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d63e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d642:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d646:	6013      	str	r3, [r2, #0]
 800d648:	e036      	b.n	800d6b8 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800d64a:	68fb      	ldr	r3, [r7, #12]
 800d64c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d650:	69da      	ldr	r2, [r3, #28]
 800d652:	683b      	ldr	r3, [r7, #0]
 800d654:	781b      	ldrb	r3, [r3, #0]
 800d656:	f003 030f 	and.w	r3, r3, #15
 800d65a:	2101      	movs	r1, #1
 800d65c:	fa01 f303 	lsl.w	r3, r1, r3
 800d660:	041b      	lsls	r3, r3, #16
 800d662:	68f9      	ldr	r1, [r7, #12]
 800d664:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d668:	4313      	orrs	r3, r2
 800d66a:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800d66c:	68bb      	ldr	r3, [r7, #8]
 800d66e:	015a      	lsls	r2, r3, #5
 800d670:	68fb      	ldr	r3, [r7, #12]
 800d672:	4413      	add	r3, r2
 800d674:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d678:	681b      	ldr	r3, [r3, #0]
 800d67a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800d67e:	2b00      	cmp	r3, #0
 800d680:	d11a      	bne.n	800d6b8 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800d682:	68bb      	ldr	r3, [r7, #8]
 800d684:	015a      	lsls	r2, r3, #5
 800d686:	68fb      	ldr	r3, [r7, #12]
 800d688:	4413      	add	r3, r2
 800d68a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d68e:	681a      	ldr	r2, [r3, #0]
 800d690:	683b      	ldr	r3, [r7, #0]
 800d692:	68db      	ldr	r3, [r3, #12]
 800d694:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800d698:	683b      	ldr	r3, [r7, #0]
 800d69a:	791b      	ldrb	r3, [r3, #4]
 800d69c:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800d69e:	430b      	orrs	r3, r1
 800d6a0:	4313      	orrs	r3, r2
 800d6a2:	68ba      	ldr	r2, [r7, #8]
 800d6a4:	0151      	lsls	r1, r2, #5
 800d6a6:	68fa      	ldr	r2, [r7, #12]
 800d6a8:	440a      	add	r2, r1
 800d6aa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d6ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800d6b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800d6b6:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800d6b8:	2300      	movs	r3, #0
}
 800d6ba:	4618      	mov	r0, r3
 800d6bc:	3714      	adds	r7, #20
 800d6be:	46bd      	mov	sp, r7
 800d6c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6c4:	4770      	bx	lr
	...

0800d6c8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800d6c8:	b480      	push	{r7}
 800d6ca:	b085      	sub	sp, #20
 800d6cc:	af00      	add	r7, sp, #0
 800d6ce:	6078      	str	r0, [r7, #4]
 800d6d0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800d6d6:	683b      	ldr	r3, [r7, #0]
 800d6d8:	781b      	ldrb	r3, [r3, #0]
 800d6da:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800d6dc:	683b      	ldr	r3, [r7, #0]
 800d6de:	785b      	ldrb	r3, [r3, #1]
 800d6e0:	2b01      	cmp	r3, #1
 800d6e2:	d161      	bne.n	800d7a8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800d6e4:	68bb      	ldr	r3, [r7, #8]
 800d6e6:	015a      	lsls	r2, r3, #5
 800d6e8:	68fb      	ldr	r3, [r7, #12]
 800d6ea:	4413      	add	r3, r2
 800d6ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d6f0:	681b      	ldr	r3, [r3, #0]
 800d6f2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d6f6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d6fa:	d11f      	bne.n	800d73c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800d6fc:	68bb      	ldr	r3, [r7, #8]
 800d6fe:	015a      	lsls	r2, r3, #5
 800d700:	68fb      	ldr	r3, [r7, #12]
 800d702:	4413      	add	r3, r2
 800d704:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d708:	681b      	ldr	r3, [r3, #0]
 800d70a:	68ba      	ldr	r2, [r7, #8]
 800d70c:	0151      	lsls	r1, r2, #5
 800d70e:	68fa      	ldr	r2, [r7, #12]
 800d710:	440a      	add	r2, r1
 800d712:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d716:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800d71a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800d71c:	68bb      	ldr	r3, [r7, #8]
 800d71e:	015a      	lsls	r2, r3, #5
 800d720:	68fb      	ldr	r3, [r7, #12]
 800d722:	4413      	add	r3, r2
 800d724:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d728:	681b      	ldr	r3, [r3, #0]
 800d72a:	68ba      	ldr	r2, [r7, #8]
 800d72c:	0151      	lsls	r1, r2, #5
 800d72e:	68fa      	ldr	r2, [r7, #12]
 800d730:	440a      	add	r2, r1
 800d732:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d736:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800d73a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800d73c:	68fb      	ldr	r3, [r7, #12]
 800d73e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d742:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d744:	683b      	ldr	r3, [r7, #0]
 800d746:	781b      	ldrb	r3, [r3, #0]
 800d748:	f003 030f 	and.w	r3, r3, #15
 800d74c:	2101      	movs	r1, #1
 800d74e:	fa01 f303 	lsl.w	r3, r1, r3
 800d752:	b29b      	uxth	r3, r3
 800d754:	43db      	mvns	r3, r3
 800d756:	68f9      	ldr	r1, [r7, #12]
 800d758:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d75c:	4013      	ands	r3, r2
 800d75e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800d760:	68fb      	ldr	r3, [r7, #12]
 800d762:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d766:	69da      	ldr	r2, [r3, #28]
 800d768:	683b      	ldr	r3, [r7, #0]
 800d76a:	781b      	ldrb	r3, [r3, #0]
 800d76c:	f003 030f 	and.w	r3, r3, #15
 800d770:	2101      	movs	r1, #1
 800d772:	fa01 f303 	lsl.w	r3, r1, r3
 800d776:	b29b      	uxth	r3, r3
 800d778:	43db      	mvns	r3, r3
 800d77a:	68f9      	ldr	r1, [r7, #12]
 800d77c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d780:	4013      	ands	r3, r2
 800d782:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800d784:	68bb      	ldr	r3, [r7, #8]
 800d786:	015a      	lsls	r2, r3, #5
 800d788:	68fb      	ldr	r3, [r7, #12]
 800d78a:	4413      	add	r3, r2
 800d78c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d790:	681a      	ldr	r2, [r3, #0]
 800d792:	68bb      	ldr	r3, [r7, #8]
 800d794:	0159      	lsls	r1, r3, #5
 800d796:	68fb      	ldr	r3, [r7, #12]
 800d798:	440b      	add	r3, r1
 800d79a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d79e:	4619      	mov	r1, r3
 800d7a0:	4b35      	ldr	r3, [pc, #212]	; (800d878 <USB_DeactivateEndpoint+0x1b0>)
 800d7a2:	4013      	ands	r3, r2
 800d7a4:	600b      	str	r3, [r1, #0]
 800d7a6:	e060      	b.n	800d86a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800d7a8:	68bb      	ldr	r3, [r7, #8]
 800d7aa:	015a      	lsls	r2, r3, #5
 800d7ac:	68fb      	ldr	r3, [r7, #12]
 800d7ae:	4413      	add	r3, r2
 800d7b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d7b4:	681b      	ldr	r3, [r3, #0]
 800d7b6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d7ba:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d7be:	d11f      	bne.n	800d800 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800d7c0:	68bb      	ldr	r3, [r7, #8]
 800d7c2:	015a      	lsls	r2, r3, #5
 800d7c4:	68fb      	ldr	r3, [r7, #12]
 800d7c6:	4413      	add	r3, r2
 800d7c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d7cc:	681b      	ldr	r3, [r3, #0]
 800d7ce:	68ba      	ldr	r2, [r7, #8]
 800d7d0:	0151      	lsls	r1, r2, #5
 800d7d2:	68fa      	ldr	r2, [r7, #12]
 800d7d4:	440a      	add	r2, r1
 800d7d6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d7da:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800d7de:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800d7e0:	68bb      	ldr	r3, [r7, #8]
 800d7e2:	015a      	lsls	r2, r3, #5
 800d7e4:	68fb      	ldr	r3, [r7, #12]
 800d7e6:	4413      	add	r3, r2
 800d7e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d7ec:	681b      	ldr	r3, [r3, #0]
 800d7ee:	68ba      	ldr	r2, [r7, #8]
 800d7f0:	0151      	lsls	r1, r2, #5
 800d7f2:	68fa      	ldr	r2, [r7, #12]
 800d7f4:	440a      	add	r2, r1
 800d7f6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800d7fa:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800d7fe:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800d800:	68fb      	ldr	r3, [r7, #12]
 800d802:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d806:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800d808:	683b      	ldr	r3, [r7, #0]
 800d80a:	781b      	ldrb	r3, [r3, #0]
 800d80c:	f003 030f 	and.w	r3, r3, #15
 800d810:	2101      	movs	r1, #1
 800d812:	fa01 f303 	lsl.w	r3, r1, r3
 800d816:	041b      	lsls	r3, r3, #16
 800d818:	43db      	mvns	r3, r3
 800d81a:	68f9      	ldr	r1, [r7, #12]
 800d81c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d820:	4013      	ands	r3, r2
 800d822:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800d824:	68fb      	ldr	r3, [r7, #12]
 800d826:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800d82a:	69da      	ldr	r2, [r3, #28]
 800d82c:	683b      	ldr	r3, [r7, #0]
 800d82e:	781b      	ldrb	r3, [r3, #0]
 800d830:	f003 030f 	and.w	r3, r3, #15
 800d834:	2101      	movs	r1, #1
 800d836:	fa01 f303 	lsl.w	r3, r1, r3
 800d83a:	041b      	lsls	r3, r3, #16
 800d83c:	43db      	mvns	r3, r3
 800d83e:	68f9      	ldr	r1, [r7, #12]
 800d840:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800d844:	4013      	ands	r3, r2
 800d846:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800d848:	68bb      	ldr	r3, [r7, #8]
 800d84a:	015a      	lsls	r2, r3, #5
 800d84c:	68fb      	ldr	r3, [r7, #12]
 800d84e:	4413      	add	r3, r2
 800d850:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d854:	681a      	ldr	r2, [r3, #0]
 800d856:	68bb      	ldr	r3, [r7, #8]
 800d858:	0159      	lsls	r1, r3, #5
 800d85a:	68fb      	ldr	r3, [r7, #12]
 800d85c:	440b      	add	r3, r1
 800d85e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800d862:	4619      	mov	r1, r3
 800d864:	4b05      	ldr	r3, [pc, #20]	; (800d87c <USB_DeactivateEndpoint+0x1b4>)
 800d866:	4013      	ands	r3, r2
 800d868:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800d86a:	2300      	movs	r3, #0
}
 800d86c:	4618      	mov	r0, r3
 800d86e:	3714      	adds	r7, #20
 800d870:	46bd      	mov	sp, r7
 800d872:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d876:	4770      	bx	lr
 800d878:	ec337800 	.word	0xec337800
 800d87c:	eff37800 	.word	0xeff37800

0800d880 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800d880:	b580      	push	{r7, lr}
 800d882:	b086      	sub	sp, #24
 800d884:	af00      	add	r7, sp, #0
 800d886:	6078      	str	r0, [r7, #4]
 800d888:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800d88e:	683b      	ldr	r3, [r7, #0]
 800d890:	781b      	ldrb	r3, [r3, #0]
 800d892:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800d894:	683b      	ldr	r3, [r7, #0]
 800d896:	785b      	ldrb	r3, [r3, #1]
 800d898:	2b01      	cmp	r3, #1
 800d89a:	f040 810a 	bne.w	800dab2 <USB_EPStartXfer+0x232>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800d89e:	683b      	ldr	r3, [r7, #0]
 800d8a0:	699b      	ldr	r3, [r3, #24]
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	d132      	bne.n	800d90c <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d8a6:	693b      	ldr	r3, [r7, #16]
 800d8a8:	015a      	lsls	r2, r3, #5
 800d8aa:	697b      	ldr	r3, [r7, #20]
 800d8ac:	4413      	add	r3, r2
 800d8ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d8b2:	691b      	ldr	r3, [r3, #16]
 800d8b4:	693a      	ldr	r2, [r7, #16]
 800d8b6:	0151      	lsls	r1, r2, #5
 800d8b8:	697a      	ldr	r2, [r7, #20]
 800d8ba:	440a      	add	r2, r1
 800d8bc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d8c0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800d8c4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800d8c8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800d8ca:	693b      	ldr	r3, [r7, #16]
 800d8cc:	015a      	lsls	r2, r3, #5
 800d8ce:	697b      	ldr	r3, [r7, #20]
 800d8d0:	4413      	add	r3, r2
 800d8d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d8d6:	691b      	ldr	r3, [r3, #16]
 800d8d8:	693a      	ldr	r2, [r7, #16]
 800d8da:	0151      	lsls	r1, r2, #5
 800d8dc:	697a      	ldr	r2, [r7, #20]
 800d8de:	440a      	add	r2, r1
 800d8e0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d8e4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800d8e8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d8ea:	693b      	ldr	r3, [r7, #16]
 800d8ec:	015a      	lsls	r2, r3, #5
 800d8ee:	697b      	ldr	r3, [r7, #20]
 800d8f0:	4413      	add	r3, r2
 800d8f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d8f6:	691b      	ldr	r3, [r3, #16]
 800d8f8:	693a      	ldr	r2, [r7, #16]
 800d8fa:	0151      	lsls	r1, r2, #5
 800d8fc:	697a      	ldr	r2, [r7, #20]
 800d8fe:	440a      	add	r2, r1
 800d900:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d904:	0cdb      	lsrs	r3, r3, #19
 800d906:	04db      	lsls	r3, r3, #19
 800d908:	6113      	str	r3, [r2, #16]
 800d90a:	e074      	b.n	800d9f6 <USB_EPStartXfer+0x176>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800d90c:	693b      	ldr	r3, [r7, #16]
 800d90e:	015a      	lsls	r2, r3, #5
 800d910:	697b      	ldr	r3, [r7, #20]
 800d912:	4413      	add	r3, r2
 800d914:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d918:	691b      	ldr	r3, [r3, #16]
 800d91a:	693a      	ldr	r2, [r7, #16]
 800d91c:	0151      	lsls	r1, r2, #5
 800d91e:	697a      	ldr	r2, [r7, #20]
 800d920:	440a      	add	r2, r1
 800d922:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d926:	0cdb      	lsrs	r3, r3, #19
 800d928:	04db      	lsls	r3, r3, #19
 800d92a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800d92c:	693b      	ldr	r3, [r7, #16]
 800d92e:	015a      	lsls	r2, r3, #5
 800d930:	697b      	ldr	r3, [r7, #20]
 800d932:	4413      	add	r3, r2
 800d934:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d938:	691b      	ldr	r3, [r3, #16]
 800d93a:	693a      	ldr	r2, [r7, #16]
 800d93c:	0151      	lsls	r1, r2, #5
 800d93e:	697a      	ldr	r2, [r7, #20]
 800d940:	440a      	add	r2, r1
 800d942:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d946:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800d94a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800d94e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800d950:	693b      	ldr	r3, [r7, #16]
 800d952:	015a      	lsls	r2, r3, #5
 800d954:	697b      	ldr	r3, [r7, #20]
 800d956:	4413      	add	r3, r2
 800d958:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d95c:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800d95e:	683b      	ldr	r3, [r7, #0]
 800d960:	6999      	ldr	r1, [r3, #24]
 800d962:	683b      	ldr	r3, [r7, #0]
 800d964:	68db      	ldr	r3, [r3, #12]
 800d966:	440b      	add	r3, r1
 800d968:	1e59      	subs	r1, r3, #1
 800d96a:	683b      	ldr	r3, [r7, #0]
 800d96c:	68db      	ldr	r3, [r3, #12]
 800d96e:	fbb1 f3f3 	udiv	r3, r1, r3
 800d972:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800d974:	4b9e      	ldr	r3, [pc, #632]	; (800dbf0 <USB_EPStartXfer+0x370>)
 800d976:	400b      	ands	r3, r1
 800d978:	6939      	ldr	r1, [r7, #16]
 800d97a:	0148      	lsls	r0, r1, #5
 800d97c:	6979      	ldr	r1, [r7, #20]
 800d97e:	4401      	add	r1, r0
 800d980:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800d984:	4313      	orrs	r3, r2
 800d986:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800d988:	693b      	ldr	r3, [r7, #16]
 800d98a:	015a      	lsls	r2, r3, #5
 800d98c:	697b      	ldr	r3, [r7, #20]
 800d98e:	4413      	add	r3, r2
 800d990:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d994:	691a      	ldr	r2, [r3, #16]
 800d996:	683b      	ldr	r3, [r7, #0]
 800d998:	699b      	ldr	r3, [r3, #24]
 800d99a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800d99e:	6939      	ldr	r1, [r7, #16]
 800d9a0:	0148      	lsls	r0, r1, #5
 800d9a2:	6979      	ldr	r1, [r7, #20]
 800d9a4:	4401      	add	r1, r0
 800d9a6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800d9aa:	4313      	orrs	r3, r2
 800d9ac:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800d9ae:	683b      	ldr	r3, [r7, #0]
 800d9b0:	791b      	ldrb	r3, [r3, #4]
 800d9b2:	2b01      	cmp	r3, #1
 800d9b4:	d11f      	bne.n	800d9f6 <USB_EPStartXfer+0x176>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800d9b6:	693b      	ldr	r3, [r7, #16]
 800d9b8:	015a      	lsls	r2, r3, #5
 800d9ba:	697b      	ldr	r3, [r7, #20]
 800d9bc:	4413      	add	r3, r2
 800d9be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d9c2:	691b      	ldr	r3, [r3, #16]
 800d9c4:	693a      	ldr	r2, [r7, #16]
 800d9c6:	0151      	lsls	r1, r2, #5
 800d9c8:	697a      	ldr	r2, [r7, #20]
 800d9ca:	440a      	add	r2, r1
 800d9cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d9d0:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800d9d4:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800d9d6:	693b      	ldr	r3, [r7, #16]
 800d9d8:	015a      	lsls	r2, r3, #5
 800d9da:	697b      	ldr	r3, [r7, #20]
 800d9dc:	4413      	add	r3, r2
 800d9de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800d9e2:	691b      	ldr	r3, [r3, #16]
 800d9e4:	693a      	ldr	r2, [r7, #16]
 800d9e6:	0151      	lsls	r1, r2, #5
 800d9e8:	697a      	ldr	r2, [r7, #20]
 800d9ea:	440a      	add	r2, r1
 800d9ec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800d9f0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800d9f4:	6113      	str	r3, [r2, #16]
      }
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800d9f6:	693b      	ldr	r3, [r7, #16]
 800d9f8:	015a      	lsls	r2, r3, #5
 800d9fa:	697b      	ldr	r3, [r7, #20]
 800d9fc:	4413      	add	r3, r2
 800d9fe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800da02:	681b      	ldr	r3, [r3, #0]
 800da04:	693a      	ldr	r2, [r7, #16]
 800da06:	0151      	lsls	r1, r2, #5
 800da08:	697a      	ldr	r2, [r7, #20]
 800da0a:	440a      	add	r2, r1
 800da0c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800da10:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800da14:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800da16:	683b      	ldr	r3, [r7, #0]
 800da18:	791b      	ldrb	r3, [r3, #4]
 800da1a:	2b01      	cmp	r3, #1
 800da1c:	d015      	beq.n	800da4a <USB_EPStartXfer+0x1ca>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800da1e:	683b      	ldr	r3, [r7, #0]
 800da20:	699b      	ldr	r3, [r3, #24]
 800da22:	2b00      	cmp	r3, #0
 800da24:	f000 8106 	beq.w	800dc34 <USB_EPStartXfer+0x3b4>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800da28:	697b      	ldr	r3, [r7, #20]
 800da2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800da2e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800da30:	683b      	ldr	r3, [r7, #0]
 800da32:	781b      	ldrb	r3, [r3, #0]
 800da34:	f003 030f 	and.w	r3, r3, #15
 800da38:	2101      	movs	r1, #1
 800da3a:	fa01 f303 	lsl.w	r3, r1, r3
 800da3e:	6979      	ldr	r1, [r7, #20]
 800da40:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800da44:	4313      	orrs	r3, r2
 800da46:	634b      	str	r3, [r1, #52]	; 0x34
 800da48:	e0f4      	b.n	800dc34 <USB_EPStartXfer+0x3b4>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800da4a:	697b      	ldr	r3, [r7, #20]
 800da4c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800da50:	689b      	ldr	r3, [r3, #8]
 800da52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800da56:	2b00      	cmp	r3, #0
 800da58:	d110      	bne.n	800da7c <USB_EPStartXfer+0x1fc>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800da5a:	693b      	ldr	r3, [r7, #16]
 800da5c:	015a      	lsls	r2, r3, #5
 800da5e:	697b      	ldr	r3, [r7, #20]
 800da60:	4413      	add	r3, r2
 800da62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800da66:	681b      	ldr	r3, [r3, #0]
 800da68:	693a      	ldr	r2, [r7, #16]
 800da6a:	0151      	lsls	r1, r2, #5
 800da6c:	697a      	ldr	r2, [r7, #20]
 800da6e:	440a      	add	r2, r1
 800da70:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800da74:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800da78:	6013      	str	r3, [r2, #0]
 800da7a:	e00f      	b.n	800da9c <USB_EPStartXfer+0x21c>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800da7c:	693b      	ldr	r3, [r7, #16]
 800da7e:	015a      	lsls	r2, r3, #5
 800da80:	697b      	ldr	r3, [r7, #20]
 800da82:	4413      	add	r3, r2
 800da84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800da88:	681b      	ldr	r3, [r3, #0]
 800da8a:	693a      	ldr	r2, [r7, #16]
 800da8c:	0151      	lsls	r1, r2, #5
 800da8e:	697a      	ldr	r2, [r7, #20]
 800da90:	440a      	add	r2, r1
 800da92:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800da96:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800da9a:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 800da9c:	683b      	ldr	r3, [r7, #0]
 800da9e:	6919      	ldr	r1, [r3, #16]
 800daa0:	683b      	ldr	r3, [r7, #0]
 800daa2:	781a      	ldrb	r2, [r3, #0]
 800daa4:	683b      	ldr	r3, [r7, #0]
 800daa6:	699b      	ldr	r3, [r3, #24]
 800daa8:	b29b      	uxth	r3, r3
 800daaa:	6878      	ldr	r0, [r7, #4]
 800daac:	f000 fa94 	bl	800dfd8 <USB_WritePacket>
 800dab0:	e0c0      	b.n	800dc34 <USB_EPStartXfer+0x3b4>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800dab2:	693b      	ldr	r3, [r7, #16]
 800dab4:	015a      	lsls	r2, r3, #5
 800dab6:	697b      	ldr	r3, [r7, #20]
 800dab8:	4413      	add	r3, r2
 800daba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dabe:	691b      	ldr	r3, [r3, #16]
 800dac0:	693a      	ldr	r2, [r7, #16]
 800dac2:	0151      	lsls	r1, r2, #5
 800dac4:	697a      	ldr	r2, [r7, #20]
 800dac6:	440a      	add	r2, r1
 800dac8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800dacc:	0cdb      	lsrs	r3, r3, #19
 800dace:	04db      	lsls	r3, r3, #19
 800dad0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800dad2:	693b      	ldr	r3, [r7, #16]
 800dad4:	015a      	lsls	r2, r3, #5
 800dad6:	697b      	ldr	r3, [r7, #20]
 800dad8:	4413      	add	r3, r2
 800dada:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dade:	691b      	ldr	r3, [r3, #16]
 800dae0:	693a      	ldr	r2, [r7, #16]
 800dae2:	0151      	lsls	r1, r2, #5
 800dae4:	697a      	ldr	r2, [r7, #20]
 800dae6:	440a      	add	r2, r1
 800dae8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800daec:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800daf0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800daf4:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800daf6:	683b      	ldr	r3, [r7, #0]
 800daf8:	699b      	ldr	r3, [r3, #24]
 800dafa:	2b00      	cmp	r3, #0
 800dafc:	d123      	bne.n	800db46 <USB_EPStartXfer+0x2c6>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800dafe:	693b      	ldr	r3, [r7, #16]
 800db00:	015a      	lsls	r2, r3, #5
 800db02:	697b      	ldr	r3, [r7, #20]
 800db04:	4413      	add	r3, r2
 800db06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800db0a:	691a      	ldr	r2, [r3, #16]
 800db0c:	683b      	ldr	r3, [r7, #0]
 800db0e:	68db      	ldr	r3, [r3, #12]
 800db10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800db14:	6939      	ldr	r1, [r7, #16]
 800db16:	0148      	lsls	r0, r1, #5
 800db18:	6979      	ldr	r1, [r7, #20]
 800db1a:	4401      	add	r1, r0
 800db1c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800db20:	4313      	orrs	r3, r2
 800db22:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800db24:	693b      	ldr	r3, [r7, #16]
 800db26:	015a      	lsls	r2, r3, #5
 800db28:	697b      	ldr	r3, [r7, #20]
 800db2a:	4413      	add	r3, r2
 800db2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800db30:	691b      	ldr	r3, [r3, #16]
 800db32:	693a      	ldr	r2, [r7, #16]
 800db34:	0151      	lsls	r1, r2, #5
 800db36:	697a      	ldr	r2, [r7, #20]
 800db38:	440a      	add	r2, r1
 800db3a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800db3e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800db42:	6113      	str	r3, [r2, #16]
 800db44:	e037      	b.n	800dbb6 <USB_EPStartXfer+0x336>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800db46:	683b      	ldr	r3, [r7, #0]
 800db48:	699a      	ldr	r2, [r3, #24]
 800db4a:	683b      	ldr	r3, [r7, #0]
 800db4c:	68db      	ldr	r3, [r3, #12]
 800db4e:	4413      	add	r3, r2
 800db50:	1e5a      	subs	r2, r3, #1
 800db52:	683b      	ldr	r3, [r7, #0]
 800db54:	68db      	ldr	r3, [r3, #12]
 800db56:	fbb2 f3f3 	udiv	r3, r2, r3
 800db5a:	81fb      	strh	r3, [r7, #14]
      ep->xfer_size = ep->maxpacket * pktcnt;
 800db5c:	683b      	ldr	r3, [r7, #0]
 800db5e:	68db      	ldr	r3, [r3, #12]
 800db60:	89fa      	ldrh	r2, [r7, #14]
 800db62:	fb03 f202 	mul.w	r2, r3, r2
 800db66:	683b      	ldr	r3, [r7, #0]
 800db68:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800db6a:	693b      	ldr	r3, [r7, #16]
 800db6c:	015a      	lsls	r2, r3, #5
 800db6e:	697b      	ldr	r3, [r7, #20]
 800db70:	4413      	add	r3, r2
 800db72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800db76:	691a      	ldr	r2, [r3, #16]
 800db78:	89fb      	ldrh	r3, [r7, #14]
 800db7a:	04d9      	lsls	r1, r3, #19
 800db7c:	4b1c      	ldr	r3, [pc, #112]	; (800dbf0 <USB_EPStartXfer+0x370>)
 800db7e:	400b      	ands	r3, r1
 800db80:	6939      	ldr	r1, [r7, #16]
 800db82:	0148      	lsls	r0, r1, #5
 800db84:	6979      	ldr	r1, [r7, #20]
 800db86:	4401      	add	r1, r0
 800db88:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800db8c:	4313      	orrs	r3, r2
 800db8e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800db90:	693b      	ldr	r3, [r7, #16]
 800db92:	015a      	lsls	r2, r3, #5
 800db94:	697b      	ldr	r3, [r7, #20]
 800db96:	4413      	add	r3, r2
 800db98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800db9c:	691a      	ldr	r2, [r3, #16]
 800db9e:	683b      	ldr	r3, [r7, #0]
 800dba0:	69db      	ldr	r3, [r3, #28]
 800dba2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800dba6:	6939      	ldr	r1, [r7, #16]
 800dba8:	0148      	lsls	r0, r1, #5
 800dbaa:	6979      	ldr	r1, [r7, #20]
 800dbac:	4401      	add	r1, r0
 800dbae:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800dbb2:	4313      	orrs	r3, r2
 800dbb4:	610b      	str	r3, [r1, #16]
    }

    if (ep->type == EP_TYPE_ISOC)
 800dbb6:	683b      	ldr	r3, [r7, #0]
 800dbb8:	791b      	ldrb	r3, [r3, #4]
 800dbba:	2b01      	cmp	r3, #1
 800dbbc:	d12a      	bne.n	800dc14 <USB_EPStartXfer+0x394>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800dbbe:	697b      	ldr	r3, [r7, #20]
 800dbc0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800dbc4:	689b      	ldr	r3, [r3, #8]
 800dbc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800dbca:	2b00      	cmp	r3, #0
 800dbcc:	d112      	bne.n	800dbf4 <USB_EPStartXfer+0x374>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800dbce:	693b      	ldr	r3, [r7, #16]
 800dbd0:	015a      	lsls	r2, r3, #5
 800dbd2:	697b      	ldr	r3, [r7, #20]
 800dbd4:	4413      	add	r3, r2
 800dbd6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dbda:	681b      	ldr	r3, [r3, #0]
 800dbdc:	693a      	ldr	r2, [r7, #16]
 800dbde:	0151      	lsls	r1, r2, #5
 800dbe0:	697a      	ldr	r2, [r7, #20]
 800dbe2:	440a      	add	r2, r1
 800dbe4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800dbe8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800dbec:	6013      	str	r3, [r2, #0]
 800dbee:	e011      	b.n	800dc14 <USB_EPStartXfer+0x394>
 800dbf0:	1ff80000 	.word	0x1ff80000
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800dbf4:	693b      	ldr	r3, [r7, #16]
 800dbf6:	015a      	lsls	r2, r3, #5
 800dbf8:	697b      	ldr	r3, [r7, #20]
 800dbfa:	4413      	add	r3, r2
 800dbfc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dc00:	681b      	ldr	r3, [r3, #0]
 800dc02:	693a      	ldr	r2, [r7, #16]
 800dc04:	0151      	lsls	r1, r2, #5
 800dc06:	697a      	ldr	r2, [r7, #20]
 800dc08:	440a      	add	r2, r1
 800dc0a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800dc0e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800dc12:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800dc14:	693b      	ldr	r3, [r7, #16]
 800dc16:	015a      	lsls	r2, r3, #5
 800dc18:	697b      	ldr	r3, [r7, #20]
 800dc1a:	4413      	add	r3, r2
 800dc1c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dc20:	681b      	ldr	r3, [r3, #0]
 800dc22:	693a      	ldr	r2, [r7, #16]
 800dc24:	0151      	lsls	r1, r2, #5
 800dc26:	697a      	ldr	r2, [r7, #20]
 800dc28:	440a      	add	r2, r1
 800dc2a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800dc2e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800dc32:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800dc34:	2300      	movs	r3, #0
}
 800dc36:	4618      	mov	r0, r3
 800dc38:	3718      	adds	r7, #24
 800dc3a:	46bd      	mov	sp, r7
 800dc3c:	bd80      	pop	{r7, pc}
 800dc3e:	bf00      	nop

0800dc40 <USB_EP0StartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800dc40:	b480      	push	{r7}
 800dc42:	b085      	sub	sp, #20
 800dc44:	af00      	add	r7, sp, #0
 800dc46:	6078      	str	r0, [r7, #4]
 800dc48:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800dc4e:	683b      	ldr	r3, [r7, #0]
 800dc50:	781b      	ldrb	r3, [r3, #0]
 800dc52:	60bb      	str	r3, [r7, #8]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800dc54:	683b      	ldr	r3, [r7, #0]
 800dc56:	785b      	ldrb	r3, [r3, #1]
 800dc58:	2b01      	cmp	r3, #1
 800dc5a:	f040 80ab 	bne.w	800ddb4 <USB_EP0StartXfer+0x174>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800dc5e:	683b      	ldr	r3, [r7, #0]
 800dc60:	699b      	ldr	r3, [r3, #24]
 800dc62:	2b00      	cmp	r3, #0
 800dc64:	d132      	bne.n	800dccc <USB_EP0StartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800dc66:	68bb      	ldr	r3, [r7, #8]
 800dc68:	015a      	lsls	r2, r3, #5
 800dc6a:	68fb      	ldr	r3, [r7, #12]
 800dc6c:	4413      	add	r3, r2
 800dc6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dc72:	691b      	ldr	r3, [r3, #16]
 800dc74:	68ba      	ldr	r2, [r7, #8]
 800dc76:	0151      	lsls	r1, r2, #5
 800dc78:	68fa      	ldr	r2, [r7, #12]
 800dc7a:	440a      	add	r2, r1
 800dc7c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800dc80:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800dc84:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800dc88:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800dc8a:	68bb      	ldr	r3, [r7, #8]
 800dc8c:	015a      	lsls	r2, r3, #5
 800dc8e:	68fb      	ldr	r3, [r7, #12]
 800dc90:	4413      	add	r3, r2
 800dc92:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dc96:	691b      	ldr	r3, [r3, #16]
 800dc98:	68ba      	ldr	r2, [r7, #8]
 800dc9a:	0151      	lsls	r1, r2, #5
 800dc9c:	68fa      	ldr	r2, [r7, #12]
 800dc9e:	440a      	add	r2, r1
 800dca0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800dca4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800dca8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800dcaa:	68bb      	ldr	r3, [r7, #8]
 800dcac:	015a      	lsls	r2, r3, #5
 800dcae:	68fb      	ldr	r3, [r7, #12]
 800dcb0:	4413      	add	r3, r2
 800dcb2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dcb6:	691b      	ldr	r3, [r3, #16]
 800dcb8:	68ba      	ldr	r2, [r7, #8]
 800dcba:	0151      	lsls	r1, r2, #5
 800dcbc:	68fa      	ldr	r2, [r7, #12]
 800dcbe:	440a      	add	r2, r1
 800dcc0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800dcc4:	0cdb      	lsrs	r3, r3, #19
 800dcc6:	04db      	lsls	r3, r3, #19
 800dcc8:	6113      	str	r3, [r2, #16]
 800dcca:	e04e      	b.n	800dd6a <USB_EP0StartXfer+0x12a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800dccc:	68bb      	ldr	r3, [r7, #8]
 800dcce:	015a      	lsls	r2, r3, #5
 800dcd0:	68fb      	ldr	r3, [r7, #12]
 800dcd2:	4413      	add	r3, r2
 800dcd4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dcd8:	691b      	ldr	r3, [r3, #16]
 800dcda:	68ba      	ldr	r2, [r7, #8]
 800dcdc:	0151      	lsls	r1, r2, #5
 800dcde:	68fa      	ldr	r2, [r7, #12]
 800dce0:	440a      	add	r2, r1
 800dce2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800dce6:	0cdb      	lsrs	r3, r3, #19
 800dce8:	04db      	lsls	r3, r3, #19
 800dcea:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800dcec:	68bb      	ldr	r3, [r7, #8]
 800dcee:	015a      	lsls	r2, r3, #5
 800dcf0:	68fb      	ldr	r3, [r7, #12]
 800dcf2:	4413      	add	r3, r2
 800dcf4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dcf8:	691b      	ldr	r3, [r3, #16]
 800dcfa:	68ba      	ldr	r2, [r7, #8]
 800dcfc:	0151      	lsls	r1, r2, #5
 800dcfe:	68fa      	ldr	r2, [r7, #12]
 800dd00:	440a      	add	r2, r1
 800dd02:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800dd06:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800dd0a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800dd0e:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800dd10:	683b      	ldr	r3, [r7, #0]
 800dd12:	699a      	ldr	r2, [r3, #24]
 800dd14:	683b      	ldr	r3, [r7, #0]
 800dd16:	68db      	ldr	r3, [r3, #12]
 800dd18:	429a      	cmp	r2, r3
 800dd1a:	d903      	bls.n	800dd24 <USB_EP0StartXfer+0xe4>
      {
        ep->xfer_len = ep->maxpacket;
 800dd1c:	683b      	ldr	r3, [r7, #0]
 800dd1e:	68da      	ldr	r2, [r3, #12]
 800dd20:	683b      	ldr	r3, [r7, #0]
 800dd22:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800dd24:	68bb      	ldr	r3, [r7, #8]
 800dd26:	015a      	lsls	r2, r3, #5
 800dd28:	68fb      	ldr	r3, [r7, #12]
 800dd2a:	4413      	add	r3, r2
 800dd2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dd30:	691b      	ldr	r3, [r3, #16]
 800dd32:	68ba      	ldr	r2, [r7, #8]
 800dd34:	0151      	lsls	r1, r2, #5
 800dd36:	68fa      	ldr	r2, [r7, #12]
 800dd38:	440a      	add	r2, r1
 800dd3a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800dd3e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800dd42:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800dd44:	68bb      	ldr	r3, [r7, #8]
 800dd46:	015a      	lsls	r2, r3, #5
 800dd48:	68fb      	ldr	r3, [r7, #12]
 800dd4a:	4413      	add	r3, r2
 800dd4c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dd50:	691a      	ldr	r2, [r3, #16]
 800dd52:	683b      	ldr	r3, [r7, #0]
 800dd54:	699b      	ldr	r3, [r3, #24]
 800dd56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800dd5a:	68b9      	ldr	r1, [r7, #8]
 800dd5c:	0148      	lsls	r0, r1, #5
 800dd5e:	68f9      	ldr	r1, [r7, #12]
 800dd60:	4401      	add	r1, r0
 800dd62:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800dd66:	4313      	orrs	r3, r2
 800dd68:	610b      	str	r3, [r1, #16]
    }

    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800dd6a:	68bb      	ldr	r3, [r7, #8]
 800dd6c:	015a      	lsls	r2, r3, #5
 800dd6e:	68fb      	ldr	r3, [r7, #12]
 800dd70:	4413      	add	r3, r2
 800dd72:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800dd76:	681b      	ldr	r3, [r3, #0]
 800dd78:	68ba      	ldr	r2, [r7, #8]
 800dd7a:	0151      	lsls	r1, r2, #5
 800dd7c:	68fa      	ldr	r2, [r7, #12]
 800dd7e:	440a      	add	r2, r1
 800dd80:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800dd84:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800dd88:	6013      	str	r3, [r2, #0]

    /* Enable the Tx FIFO Empty Interrupt for this EP */
    if (ep->xfer_len > 0U)
 800dd8a:	683b      	ldr	r3, [r7, #0]
 800dd8c:	699b      	ldr	r3, [r3, #24]
 800dd8e:	2b00      	cmp	r3, #0
 800dd90:	d071      	beq.n	800de76 <USB_EP0StartXfer+0x236>
    {
      USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800dd92:	68fb      	ldr	r3, [r7, #12]
 800dd94:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800dd98:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800dd9a:	683b      	ldr	r3, [r7, #0]
 800dd9c:	781b      	ldrb	r3, [r3, #0]
 800dd9e:	f003 030f 	and.w	r3, r3, #15
 800dda2:	2101      	movs	r1, #1
 800dda4:	fa01 f303 	lsl.w	r3, r1, r3
 800dda8:	68f9      	ldr	r1, [r7, #12]
 800ddaa:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ddae:	4313      	orrs	r3, r2
 800ddb0:	634b      	str	r3, [r1, #52]	; 0x34
 800ddb2:	e060      	b.n	800de76 <USB_EP0StartXfer+0x236>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800ddb4:	68bb      	ldr	r3, [r7, #8]
 800ddb6:	015a      	lsls	r2, r3, #5
 800ddb8:	68fb      	ldr	r3, [r7, #12]
 800ddba:	4413      	add	r3, r2
 800ddbc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ddc0:	691b      	ldr	r3, [r3, #16]
 800ddc2:	68ba      	ldr	r2, [r7, #8]
 800ddc4:	0151      	lsls	r1, r2, #5
 800ddc6:	68fa      	ldr	r2, [r7, #12]
 800ddc8:	440a      	add	r2, r1
 800ddca:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ddce:	0cdb      	lsrs	r3, r3, #19
 800ddd0:	04db      	lsls	r3, r3, #19
 800ddd2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800ddd4:	68bb      	ldr	r3, [r7, #8]
 800ddd6:	015a      	lsls	r2, r3, #5
 800ddd8:	68fb      	ldr	r3, [r7, #12]
 800ddda:	4413      	add	r3, r2
 800dddc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dde0:	691b      	ldr	r3, [r3, #16]
 800dde2:	68ba      	ldr	r2, [r7, #8]
 800dde4:	0151      	lsls	r1, r2, #5
 800dde6:	68fa      	ldr	r2, [r7, #12]
 800dde8:	440a      	add	r2, r1
 800ddea:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ddee:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800ddf2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800ddf6:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800ddf8:	683b      	ldr	r3, [r7, #0]
 800ddfa:	699b      	ldr	r3, [r3, #24]
 800ddfc:	2b00      	cmp	r3, #0
 800ddfe:	d003      	beq.n	800de08 <USB_EP0StartXfer+0x1c8>
    {
      ep->xfer_len = ep->maxpacket;
 800de00:	683b      	ldr	r3, [r7, #0]
 800de02:	68da      	ldr	r2, [r3, #12]
 800de04:	683b      	ldr	r3, [r7, #0]
 800de06:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 800de08:	683b      	ldr	r3, [r7, #0]
 800de0a:	68da      	ldr	r2, [r3, #12]
 800de0c:	683b      	ldr	r3, [r7, #0]
 800de0e:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800de10:	68bb      	ldr	r3, [r7, #8]
 800de12:	015a      	lsls	r2, r3, #5
 800de14:	68fb      	ldr	r3, [r7, #12]
 800de16:	4413      	add	r3, r2
 800de18:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800de1c:	691b      	ldr	r3, [r3, #16]
 800de1e:	68ba      	ldr	r2, [r7, #8]
 800de20:	0151      	lsls	r1, r2, #5
 800de22:	68fa      	ldr	r2, [r7, #12]
 800de24:	440a      	add	r2, r1
 800de26:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800de2a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800de2e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800de30:	68bb      	ldr	r3, [r7, #8]
 800de32:	015a      	lsls	r2, r3, #5
 800de34:	68fb      	ldr	r3, [r7, #12]
 800de36:	4413      	add	r3, r2
 800de38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800de3c:	691a      	ldr	r2, [r3, #16]
 800de3e:	683b      	ldr	r3, [r7, #0]
 800de40:	69db      	ldr	r3, [r3, #28]
 800de42:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800de46:	68b9      	ldr	r1, [r7, #8]
 800de48:	0148      	lsls	r0, r1, #5
 800de4a:	68f9      	ldr	r1, [r7, #12]
 800de4c:	4401      	add	r1, r0
 800de4e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800de52:	4313      	orrs	r3, r2
 800de54:	610b      	str	r3, [r1, #16]

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800de56:	68bb      	ldr	r3, [r7, #8]
 800de58:	015a      	lsls	r2, r3, #5
 800de5a:	68fb      	ldr	r3, [r7, #12]
 800de5c:	4413      	add	r3, r2
 800de5e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800de62:	681b      	ldr	r3, [r3, #0]
 800de64:	68ba      	ldr	r2, [r7, #8]
 800de66:	0151      	lsls	r1, r2, #5
 800de68:	68fa      	ldr	r2, [r7, #12]
 800de6a:	440a      	add	r2, r1
 800de6c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800de70:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800de74:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800de76:	2300      	movs	r3, #0
}
 800de78:	4618      	mov	r0, r3
 800de7a:	3714      	adds	r7, #20
 800de7c:	46bd      	mov	sp, r7
 800de7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de82:	4770      	bx	lr

0800de84 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800de84:	b480      	push	{r7}
 800de86:	b087      	sub	sp, #28
 800de88:	af00      	add	r7, sp, #0
 800de8a:	6078      	str	r0, [r7, #4]
 800de8c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800de8e:	2300      	movs	r3, #0
 800de90:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800de92:	2300      	movs	r3, #0
 800de94:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800de96:	687b      	ldr	r3, [r7, #4]
 800de98:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800de9a:	683b      	ldr	r3, [r7, #0]
 800de9c:	785b      	ldrb	r3, [r3, #1]
 800de9e:	2b01      	cmp	r3, #1
 800dea0:	d14a      	bne.n	800df38 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800dea2:	683b      	ldr	r3, [r7, #0]
 800dea4:	781b      	ldrb	r3, [r3, #0]
 800dea6:	015a      	lsls	r2, r3, #5
 800dea8:	693b      	ldr	r3, [r7, #16]
 800deaa:	4413      	add	r3, r2
 800deac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800deb0:	681b      	ldr	r3, [r3, #0]
 800deb2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800deb6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800deba:	f040 8086 	bne.w	800dfca <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800debe:	683b      	ldr	r3, [r7, #0]
 800dec0:	781b      	ldrb	r3, [r3, #0]
 800dec2:	015a      	lsls	r2, r3, #5
 800dec4:	693b      	ldr	r3, [r7, #16]
 800dec6:	4413      	add	r3, r2
 800dec8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800decc:	681b      	ldr	r3, [r3, #0]
 800dece:	683a      	ldr	r2, [r7, #0]
 800ded0:	7812      	ldrb	r2, [r2, #0]
 800ded2:	0151      	lsls	r1, r2, #5
 800ded4:	693a      	ldr	r2, [r7, #16]
 800ded6:	440a      	add	r2, r1
 800ded8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800dedc:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800dee0:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800dee2:	683b      	ldr	r3, [r7, #0]
 800dee4:	781b      	ldrb	r3, [r3, #0]
 800dee6:	015a      	lsls	r2, r3, #5
 800dee8:	693b      	ldr	r3, [r7, #16]
 800deea:	4413      	add	r3, r2
 800deec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800def0:	681b      	ldr	r3, [r3, #0]
 800def2:	683a      	ldr	r2, [r7, #0]
 800def4:	7812      	ldrb	r2, [r2, #0]
 800def6:	0151      	lsls	r1, r2, #5
 800def8:	693a      	ldr	r2, [r7, #16]
 800defa:	440a      	add	r2, r1
 800defc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800df00:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800df04:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800df06:	68fb      	ldr	r3, [r7, #12]
 800df08:	3301      	adds	r3, #1
 800df0a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800df0c:	68fb      	ldr	r3, [r7, #12]
 800df0e:	f242 7210 	movw	r2, #10000	; 0x2710
 800df12:	4293      	cmp	r3, r2
 800df14:	d902      	bls.n	800df1c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800df16:	2301      	movs	r3, #1
 800df18:	75fb      	strb	r3, [r7, #23]
          break;
 800df1a:	e056      	b.n	800dfca <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800df1c:	683b      	ldr	r3, [r7, #0]
 800df1e:	781b      	ldrb	r3, [r3, #0]
 800df20:	015a      	lsls	r2, r3, #5
 800df22:	693b      	ldr	r3, [r7, #16]
 800df24:	4413      	add	r3, r2
 800df26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800df2a:	681b      	ldr	r3, [r3, #0]
 800df2c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800df30:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800df34:	d0e7      	beq.n	800df06 <USB_EPStopXfer+0x82>
 800df36:	e048      	b.n	800dfca <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800df38:	683b      	ldr	r3, [r7, #0]
 800df3a:	781b      	ldrb	r3, [r3, #0]
 800df3c:	015a      	lsls	r2, r3, #5
 800df3e:	693b      	ldr	r3, [r7, #16]
 800df40:	4413      	add	r3, r2
 800df42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800df46:	681b      	ldr	r3, [r3, #0]
 800df48:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800df4c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800df50:	d13b      	bne.n	800dfca <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800df52:	683b      	ldr	r3, [r7, #0]
 800df54:	781b      	ldrb	r3, [r3, #0]
 800df56:	015a      	lsls	r2, r3, #5
 800df58:	693b      	ldr	r3, [r7, #16]
 800df5a:	4413      	add	r3, r2
 800df5c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800df60:	681b      	ldr	r3, [r3, #0]
 800df62:	683a      	ldr	r2, [r7, #0]
 800df64:	7812      	ldrb	r2, [r2, #0]
 800df66:	0151      	lsls	r1, r2, #5
 800df68:	693a      	ldr	r2, [r7, #16]
 800df6a:	440a      	add	r2, r1
 800df6c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800df70:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800df74:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800df76:	683b      	ldr	r3, [r7, #0]
 800df78:	781b      	ldrb	r3, [r3, #0]
 800df7a:	015a      	lsls	r2, r3, #5
 800df7c:	693b      	ldr	r3, [r7, #16]
 800df7e:	4413      	add	r3, r2
 800df80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800df84:	681b      	ldr	r3, [r3, #0]
 800df86:	683a      	ldr	r2, [r7, #0]
 800df88:	7812      	ldrb	r2, [r2, #0]
 800df8a:	0151      	lsls	r1, r2, #5
 800df8c:	693a      	ldr	r2, [r7, #16]
 800df8e:	440a      	add	r2, r1
 800df90:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800df94:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800df98:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800df9a:	68fb      	ldr	r3, [r7, #12]
 800df9c:	3301      	adds	r3, #1
 800df9e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800dfa0:	68fb      	ldr	r3, [r7, #12]
 800dfa2:	f242 7210 	movw	r2, #10000	; 0x2710
 800dfa6:	4293      	cmp	r3, r2
 800dfa8:	d902      	bls.n	800dfb0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800dfaa:	2301      	movs	r3, #1
 800dfac:	75fb      	strb	r3, [r7, #23]
          break;
 800dfae:	e00c      	b.n	800dfca <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800dfb0:	683b      	ldr	r3, [r7, #0]
 800dfb2:	781b      	ldrb	r3, [r3, #0]
 800dfb4:	015a      	lsls	r2, r3, #5
 800dfb6:	693b      	ldr	r3, [r7, #16]
 800dfb8:	4413      	add	r3, r2
 800dfba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800dfbe:	681b      	ldr	r3, [r3, #0]
 800dfc0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800dfc4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800dfc8:	d0e7      	beq.n	800df9a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800dfca:	7dfb      	ldrb	r3, [r7, #23]
}
 800dfcc:	4618      	mov	r0, r3
 800dfce:	371c      	adds	r7, #28
 800dfd0:	46bd      	mov	sp, r7
 800dfd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfd6:	4770      	bx	lr

0800dfd8 <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 800dfd8:	b480      	push	{r7}
 800dfda:	b089      	sub	sp, #36	; 0x24
 800dfdc:	af00      	add	r7, sp, #0
 800dfde:	60f8      	str	r0, [r7, #12]
 800dfe0:	60b9      	str	r1, [r7, #8]
 800dfe2:	4611      	mov	r1, r2
 800dfe4:	461a      	mov	r2, r3
 800dfe6:	460b      	mov	r3, r1
 800dfe8:	71fb      	strb	r3, [r7, #7]
 800dfea:	4613      	mov	r3, r2
 800dfec:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800dfee:	68fb      	ldr	r3, [r7, #12]
 800dff0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800dff2:	68bb      	ldr	r3, [r7, #8]
 800dff4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 800dff6:	88bb      	ldrh	r3, [r7, #4]
 800dff8:	3303      	adds	r3, #3
 800dffa:	089b      	lsrs	r3, r3, #2
 800dffc:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 800dffe:	2300      	movs	r3, #0
 800e000:	61bb      	str	r3, [r7, #24]
 800e002:	e018      	b.n	800e036 <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800e004:	79fb      	ldrb	r3, [r7, #7]
 800e006:	031a      	lsls	r2, r3, #12
 800e008:	697b      	ldr	r3, [r7, #20]
 800e00a:	4413      	add	r3, r2
 800e00c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e010:	461a      	mov	r2, r3
 800e012:	69fb      	ldr	r3, [r7, #28]
 800e014:	681b      	ldr	r3, [r3, #0]
 800e016:	6013      	str	r3, [r2, #0]
    pSrc++;
 800e018:	69fb      	ldr	r3, [r7, #28]
 800e01a:	3301      	adds	r3, #1
 800e01c:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800e01e:	69fb      	ldr	r3, [r7, #28]
 800e020:	3301      	adds	r3, #1
 800e022:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800e024:	69fb      	ldr	r3, [r7, #28]
 800e026:	3301      	adds	r3, #1
 800e028:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800e02a:	69fb      	ldr	r3, [r7, #28]
 800e02c:	3301      	adds	r3, #1
 800e02e:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800e030:	69bb      	ldr	r3, [r7, #24]
 800e032:	3301      	adds	r3, #1
 800e034:	61bb      	str	r3, [r7, #24]
 800e036:	69ba      	ldr	r2, [r7, #24]
 800e038:	693b      	ldr	r3, [r7, #16]
 800e03a:	429a      	cmp	r2, r3
 800e03c:	d3e2      	bcc.n	800e004 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 800e03e:	2300      	movs	r3, #0
}
 800e040:	4618      	mov	r0, r3
 800e042:	3724      	adds	r7, #36	; 0x24
 800e044:	46bd      	mov	sp, r7
 800e046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e04a:	4770      	bx	lr

0800e04c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800e04c:	b480      	push	{r7}
 800e04e:	b08b      	sub	sp, #44	; 0x2c
 800e050:	af00      	add	r7, sp, #0
 800e052:	60f8      	str	r0, [r7, #12]
 800e054:	60b9      	str	r1, [r7, #8]
 800e056:	4613      	mov	r3, r2
 800e058:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e05a:	68fb      	ldr	r3, [r7, #12]
 800e05c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800e05e:	68bb      	ldr	r3, [r7, #8]
 800e060:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800e062:	88fb      	ldrh	r3, [r7, #6]
 800e064:	089b      	lsrs	r3, r3, #2
 800e066:	b29b      	uxth	r3, r3
 800e068:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800e06a:	88fb      	ldrh	r3, [r7, #6]
 800e06c:	f003 0303 	and.w	r3, r3, #3
 800e070:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800e072:	2300      	movs	r3, #0
 800e074:	623b      	str	r3, [r7, #32]
 800e076:	e014      	b.n	800e0a2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800e078:	69bb      	ldr	r3, [r7, #24]
 800e07a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e07e:	681a      	ldr	r2, [r3, #0]
 800e080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e082:	601a      	str	r2, [r3, #0]
    pDest++;
 800e084:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e086:	3301      	adds	r3, #1
 800e088:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800e08a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e08c:	3301      	adds	r3, #1
 800e08e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800e090:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e092:	3301      	adds	r3, #1
 800e094:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800e096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e098:	3301      	adds	r3, #1
 800e09a:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800e09c:	6a3b      	ldr	r3, [r7, #32]
 800e09e:	3301      	adds	r3, #1
 800e0a0:	623b      	str	r3, [r7, #32]
 800e0a2:	6a3a      	ldr	r2, [r7, #32]
 800e0a4:	697b      	ldr	r3, [r7, #20]
 800e0a6:	429a      	cmp	r2, r3
 800e0a8:	d3e6      	bcc.n	800e078 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800e0aa:	8bfb      	ldrh	r3, [r7, #30]
 800e0ac:	2b00      	cmp	r3, #0
 800e0ae:	d01e      	beq.n	800e0ee <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800e0b0:	2300      	movs	r3, #0
 800e0b2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800e0b4:	69bb      	ldr	r3, [r7, #24]
 800e0b6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800e0ba:	461a      	mov	r2, r3
 800e0bc:	f107 0310 	add.w	r3, r7, #16
 800e0c0:	6812      	ldr	r2, [r2, #0]
 800e0c2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800e0c4:	693a      	ldr	r2, [r7, #16]
 800e0c6:	6a3b      	ldr	r3, [r7, #32]
 800e0c8:	b2db      	uxtb	r3, r3
 800e0ca:	00db      	lsls	r3, r3, #3
 800e0cc:	fa22 f303 	lsr.w	r3, r2, r3
 800e0d0:	b2da      	uxtb	r2, r3
 800e0d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0d4:	701a      	strb	r2, [r3, #0]
      i++;
 800e0d6:	6a3b      	ldr	r3, [r7, #32]
 800e0d8:	3301      	adds	r3, #1
 800e0da:	623b      	str	r3, [r7, #32]
      pDest++;
 800e0dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e0de:	3301      	adds	r3, #1
 800e0e0:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800e0e2:	8bfb      	ldrh	r3, [r7, #30]
 800e0e4:	3b01      	subs	r3, #1
 800e0e6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800e0e8:	8bfb      	ldrh	r3, [r7, #30]
 800e0ea:	2b00      	cmp	r3, #0
 800e0ec:	d1ea      	bne.n	800e0c4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800e0ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800e0f0:	4618      	mov	r0, r3
 800e0f2:	372c      	adds	r7, #44	; 0x2c
 800e0f4:	46bd      	mov	sp, r7
 800e0f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0fa:	4770      	bx	lr

0800e0fc <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800e0fc:	b480      	push	{r7}
 800e0fe:	b085      	sub	sp, #20
 800e100:	af00      	add	r7, sp, #0
 800e102:	6078      	str	r0, [r7, #4]
 800e104:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800e10a:	683b      	ldr	r3, [r7, #0]
 800e10c:	781b      	ldrb	r3, [r3, #0]
 800e10e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800e110:	683b      	ldr	r3, [r7, #0]
 800e112:	785b      	ldrb	r3, [r3, #1]
 800e114:	2b01      	cmp	r3, #1
 800e116:	d12c      	bne.n	800e172 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800e118:	68bb      	ldr	r3, [r7, #8]
 800e11a:	015a      	lsls	r2, r3, #5
 800e11c:	68fb      	ldr	r3, [r7, #12]
 800e11e:	4413      	add	r3, r2
 800e120:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e124:	681b      	ldr	r3, [r3, #0]
 800e126:	2b00      	cmp	r3, #0
 800e128:	db12      	blt.n	800e150 <USB_EPSetStall+0x54>
 800e12a:	68bb      	ldr	r3, [r7, #8]
 800e12c:	2b00      	cmp	r3, #0
 800e12e:	d00f      	beq.n	800e150 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800e130:	68bb      	ldr	r3, [r7, #8]
 800e132:	015a      	lsls	r2, r3, #5
 800e134:	68fb      	ldr	r3, [r7, #12]
 800e136:	4413      	add	r3, r2
 800e138:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e13c:	681b      	ldr	r3, [r3, #0]
 800e13e:	68ba      	ldr	r2, [r7, #8]
 800e140:	0151      	lsls	r1, r2, #5
 800e142:	68fa      	ldr	r2, [r7, #12]
 800e144:	440a      	add	r2, r1
 800e146:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e14a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800e14e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800e150:	68bb      	ldr	r3, [r7, #8]
 800e152:	015a      	lsls	r2, r3, #5
 800e154:	68fb      	ldr	r3, [r7, #12]
 800e156:	4413      	add	r3, r2
 800e158:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e15c:	681b      	ldr	r3, [r3, #0]
 800e15e:	68ba      	ldr	r2, [r7, #8]
 800e160:	0151      	lsls	r1, r2, #5
 800e162:	68fa      	ldr	r2, [r7, #12]
 800e164:	440a      	add	r2, r1
 800e166:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e16a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800e16e:	6013      	str	r3, [r2, #0]
 800e170:	e02b      	b.n	800e1ca <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800e172:	68bb      	ldr	r3, [r7, #8]
 800e174:	015a      	lsls	r2, r3, #5
 800e176:	68fb      	ldr	r3, [r7, #12]
 800e178:	4413      	add	r3, r2
 800e17a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e17e:	681b      	ldr	r3, [r3, #0]
 800e180:	2b00      	cmp	r3, #0
 800e182:	db12      	blt.n	800e1aa <USB_EPSetStall+0xae>
 800e184:	68bb      	ldr	r3, [r7, #8]
 800e186:	2b00      	cmp	r3, #0
 800e188:	d00f      	beq.n	800e1aa <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800e18a:	68bb      	ldr	r3, [r7, #8]
 800e18c:	015a      	lsls	r2, r3, #5
 800e18e:	68fb      	ldr	r3, [r7, #12]
 800e190:	4413      	add	r3, r2
 800e192:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e196:	681b      	ldr	r3, [r3, #0]
 800e198:	68ba      	ldr	r2, [r7, #8]
 800e19a:	0151      	lsls	r1, r2, #5
 800e19c:	68fa      	ldr	r2, [r7, #12]
 800e19e:	440a      	add	r2, r1
 800e1a0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e1a4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800e1a8:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800e1aa:	68bb      	ldr	r3, [r7, #8]
 800e1ac:	015a      	lsls	r2, r3, #5
 800e1ae:	68fb      	ldr	r3, [r7, #12]
 800e1b0:	4413      	add	r3, r2
 800e1b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e1b6:	681b      	ldr	r3, [r3, #0]
 800e1b8:	68ba      	ldr	r2, [r7, #8]
 800e1ba:	0151      	lsls	r1, r2, #5
 800e1bc:	68fa      	ldr	r2, [r7, #12]
 800e1be:	440a      	add	r2, r1
 800e1c0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e1c4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800e1c8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800e1ca:	2300      	movs	r3, #0
}
 800e1cc:	4618      	mov	r0, r3
 800e1ce:	3714      	adds	r7, #20
 800e1d0:	46bd      	mov	sp, r7
 800e1d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1d6:	4770      	bx	lr

0800e1d8 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800e1d8:	b480      	push	{r7}
 800e1da:	b085      	sub	sp, #20
 800e1dc:	af00      	add	r7, sp, #0
 800e1de:	6078      	str	r0, [r7, #4]
 800e1e0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800e1e6:	683b      	ldr	r3, [r7, #0]
 800e1e8:	781b      	ldrb	r3, [r3, #0]
 800e1ea:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800e1ec:	683b      	ldr	r3, [r7, #0]
 800e1ee:	785b      	ldrb	r3, [r3, #1]
 800e1f0:	2b01      	cmp	r3, #1
 800e1f2:	d128      	bne.n	800e246 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800e1f4:	68bb      	ldr	r3, [r7, #8]
 800e1f6:	015a      	lsls	r2, r3, #5
 800e1f8:	68fb      	ldr	r3, [r7, #12]
 800e1fa:	4413      	add	r3, r2
 800e1fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e200:	681b      	ldr	r3, [r3, #0]
 800e202:	68ba      	ldr	r2, [r7, #8]
 800e204:	0151      	lsls	r1, r2, #5
 800e206:	68fa      	ldr	r2, [r7, #12]
 800e208:	440a      	add	r2, r1
 800e20a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e20e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800e212:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800e214:	683b      	ldr	r3, [r7, #0]
 800e216:	791b      	ldrb	r3, [r3, #4]
 800e218:	2b03      	cmp	r3, #3
 800e21a:	d003      	beq.n	800e224 <USB_EPClearStall+0x4c>
 800e21c:	683b      	ldr	r3, [r7, #0]
 800e21e:	791b      	ldrb	r3, [r3, #4]
 800e220:	2b02      	cmp	r3, #2
 800e222:	d138      	bne.n	800e296 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800e224:	68bb      	ldr	r3, [r7, #8]
 800e226:	015a      	lsls	r2, r3, #5
 800e228:	68fb      	ldr	r3, [r7, #12]
 800e22a:	4413      	add	r3, r2
 800e22c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e230:	681b      	ldr	r3, [r3, #0]
 800e232:	68ba      	ldr	r2, [r7, #8]
 800e234:	0151      	lsls	r1, r2, #5
 800e236:	68fa      	ldr	r2, [r7, #12]
 800e238:	440a      	add	r2, r1
 800e23a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e23e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e242:	6013      	str	r3, [r2, #0]
 800e244:	e027      	b.n	800e296 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800e246:	68bb      	ldr	r3, [r7, #8]
 800e248:	015a      	lsls	r2, r3, #5
 800e24a:	68fb      	ldr	r3, [r7, #12]
 800e24c:	4413      	add	r3, r2
 800e24e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e252:	681b      	ldr	r3, [r3, #0]
 800e254:	68ba      	ldr	r2, [r7, #8]
 800e256:	0151      	lsls	r1, r2, #5
 800e258:	68fa      	ldr	r2, [r7, #12]
 800e25a:	440a      	add	r2, r1
 800e25c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e260:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800e264:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800e266:	683b      	ldr	r3, [r7, #0]
 800e268:	791b      	ldrb	r3, [r3, #4]
 800e26a:	2b03      	cmp	r3, #3
 800e26c:	d003      	beq.n	800e276 <USB_EPClearStall+0x9e>
 800e26e:	683b      	ldr	r3, [r7, #0]
 800e270:	791b      	ldrb	r3, [r3, #4]
 800e272:	2b02      	cmp	r3, #2
 800e274:	d10f      	bne.n	800e296 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800e276:	68bb      	ldr	r3, [r7, #8]
 800e278:	015a      	lsls	r2, r3, #5
 800e27a:	68fb      	ldr	r3, [r7, #12]
 800e27c:	4413      	add	r3, r2
 800e27e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e282:	681b      	ldr	r3, [r3, #0]
 800e284:	68ba      	ldr	r2, [r7, #8]
 800e286:	0151      	lsls	r1, r2, #5
 800e288:	68fa      	ldr	r2, [r7, #12]
 800e28a:	440a      	add	r2, r1
 800e28c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e290:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e294:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800e296:	2300      	movs	r3, #0
}
 800e298:	4618      	mov	r0, r3
 800e29a:	3714      	adds	r7, #20
 800e29c:	46bd      	mov	sp, r7
 800e29e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2a2:	4770      	bx	lr

0800e2a4 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800e2a4:	b480      	push	{r7}
 800e2a6:	b085      	sub	sp, #20
 800e2a8:	af00      	add	r7, sp, #0
 800e2aa:	6078      	str	r0, [r7, #4]
 800e2ac:	460b      	mov	r3, r1
 800e2ae:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e2b0:	687b      	ldr	r3, [r7, #4]
 800e2b2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800e2b4:	68fb      	ldr	r3, [r7, #12]
 800e2b6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e2ba:	681b      	ldr	r3, [r3, #0]
 800e2bc:	68fa      	ldr	r2, [r7, #12]
 800e2be:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e2c2:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800e2c6:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800e2c8:	68fb      	ldr	r3, [r7, #12]
 800e2ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e2ce:	681a      	ldr	r2, [r3, #0]
 800e2d0:	78fb      	ldrb	r3, [r7, #3]
 800e2d2:	011b      	lsls	r3, r3, #4
 800e2d4:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800e2d8:	68f9      	ldr	r1, [r7, #12]
 800e2da:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e2de:	4313      	orrs	r3, r2
 800e2e0:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800e2e2:	2300      	movs	r3, #0
}
 800e2e4:	4618      	mov	r0, r3
 800e2e6:	3714      	adds	r7, #20
 800e2e8:	46bd      	mov	sp, r7
 800e2ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2ee:	4770      	bx	lr

0800e2f0 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800e2f0:	b480      	push	{r7}
 800e2f2:	b085      	sub	sp, #20
 800e2f4:	af00      	add	r7, sp, #0
 800e2f6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e2f8:	687b      	ldr	r3, [r7, #4]
 800e2fa:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800e2fc:	68fb      	ldr	r3, [r7, #12]
 800e2fe:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800e302:	681b      	ldr	r3, [r3, #0]
 800e304:	68fa      	ldr	r2, [r7, #12]
 800e306:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800e30a:	f023 0303 	bic.w	r3, r3, #3
 800e30e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800e310:	68fb      	ldr	r3, [r7, #12]
 800e312:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e316:	685b      	ldr	r3, [r3, #4]
 800e318:	68fa      	ldr	r2, [r7, #12]
 800e31a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e31e:	f023 0302 	bic.w	r3, r3, #2
 800e322:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800e324:	2300      	movs	r3, #0
}
 800e326:	4618      	mov	r0, r3
 800e328:	3714      	adds	r7, #20
 800e32a:	46bd      	mov	sp, r7
 800e32c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e330:	4770      	bx	lr

0800e332 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800e332:	b480      	push	{r7}
 800e334:	b085      	sub	sp, #20
 800e336:	af00      	add	r7, sp, #0
 800e338:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e33a:	687b      	ldr	r3, [r7, #4]
 800e33c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800e33e:	68fb      	ldr	r3, [r7, #12]
 800e340:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800e344:	681b      	ldr	r3, [r3, #0]
 800e346:	68fa      	ldr	r2, [r7, #12]
 800e348:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800e34c:	f023 0303 	bic.w	r3, r3, #3
 800e350:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800e352:	68fb      	ldr	r3, [r7, #12]
 800e354:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e358:	685b      	ldr	r3, [r3, #4]
 800e35a:	68fa      	ldr	r2, [r7, #12]
 800e35c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e360:	f043 0302 	orr.w	r3, r3, #2
 800e364:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800e366:	2300      	movs	r3, #0
}
 800e368:	4618      	mov	r0, r3
 800e36a:	3714      	adds	r7, #20
 800e36c:	46bd      	mov	sp, r7
 800e36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e372:	4770      	bx	lr

0800e374 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800e374:	b480      	push	{r7}
 800e376:	b085      	sub	sp, #20
 800e378:	af00      	add	r7, sp, #0
 800e37a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	695b      	ldr	r3, [r3, #20]
 800e380:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800e382:	687b      	ldr	r3, [r7, #4]
 800e384:	699b      	ldr	r3, [r3, #24]
 800e386:	68fa      	ldr	r2, [r7, #12]
 800e388:	4013      	ands	r3, r2
 800e38a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800e38c:	68fb      	ldr	r3, [r7, #12]
}
 800e38e:	4618      	mov	r0, r3
 800e390:	3714      	adds	r7, #20
 800e392:	46bd      	mov	sp, r7
 800e394:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e398:	4770      	bx	lr

0800e39a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800e39a:	b480      	push	{r7}
 800e39c:	b085      	sub	sp, #20
 800e39e:	af00      	add	r7, sp, #0
 800e3a0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e3a2:	687b      	ldr	r3, [r7, #4]
 800e3a4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800e3a6:	68fb      	ldr	r3, [r7, #12]
 800e3a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e3ac:	699b      	ldr	r3, [r3, #24]
 800e3ae:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800e3b0:	68fb      	ldr	r3, [r7, #12]
 800e3b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e3b6:	69db      	ldr	r3, [r3, #28]
 800e3b8:	68ba      	ldr	r2, [r7, #8]
 800e3ba:	4013      	ands	r3, r2
 800e3bc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800e3be:	68bb      	ldr	r3, [r7, #8]
 800e3c0:	0c1b      	lsrs	r3, r3, #16
}
 800e3c2:	4618      	mov	r0, r3
 800e3c4:	3714      	adds	r7, #20
 800e3c6:	46bd      	mov	sp, r7
 800e3c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3cc:	4770      	bx	lr

0800e3ce <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800e3ce:	b480      	push	{r7}
 800e3d0:	b085      	sub	sp, #20
 800e3d2:	af00      	add	r7, sp, #0
 800e3d4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800e3da:	68fb      	ldr	r3, [r7, #12]
 800e3dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e3e0:	699b      	ldr	r3, [r3, #24]
 800e3e2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800e3e4:	68fb      	ldr	r3, [r7, #12]
 800e3e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e3ea:	69db      	ldr	r3, [r3, #28]
 800e3ec:	68ba      	ldr	r2, [r7, #8]
 800e3ee:	4013      	ands	r3, r2
 800e3f0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800e3f2:	68bb      	ldr	r3, [r7, #8]
 800e3f4:	b29b      	uxth	r3, r3
}
 800e3f6:	4618      	mov	r0, r3
 800e3f8:	3714      	adds	r7, #20
 800e3fa:	46bd      	mov	sp, r7
 800e3fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e400:	4770      	bx	lr

0800e402 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800e402:	b480      	push	{r7}
 800e404:	b085      	sub	sp, #20
 800e406:	af00      	add	r7, sp, #0
 800e408:	6078      	str	r0, [r7, #4]
 800e40a:	460b      	mov	r3, r1
 800e40c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e40e:	687b      	ldr	r3, [r7, #4]
 800e410:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800e412:	78fb      	ldrb	r3, [r7, #3]
 800e414:	015a      	lsls	r2, r3, #5
 800e416:	68fb      	ldr	r3, [r7, #12]
 800e418:	4413      	add	r3, r2
 800e41a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e41e:	689b      	ldr	r3, [r3, #8]
 800e420:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800e422:	68fb      	ldr	r3, [r7, #12]
 800e424:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e428:	695b      	ldr	r3, [r3, #20]
 800e42a:	68ba      	ldr	r2, [r7, #8]
 800e42c:	4013      	ands	r3, r2
 800e42e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800e430:	68bb      	ldr	r3, [r7, #8]
}
 800e432:	4618      	mov	r0, r3
 800e434:	3714      	adds	r7, #20
 800e436:	46bd      	mov	sp, r7
 800e438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e43c:	4770      	bx	lr

0800e43e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800e43e:	b480      	push	{r7}
 800e440:	b087      	sub	sp, #28
 800e442:	af00      	add	r7, sp, #0
 800e444:	6078      	str	r0, [r7, #4]
 800e446:	460b      	mov	r3, r1
 800e448:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800e44e:	697b      	ldr	r3, [r7, #20]
 800e450:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e454:	691b      	ldr	r3, [r3, #16]
 800e456:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800e458:	697b      	ldr	r3, [r7, #20]
 800e45a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e45e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e460:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800e462:	78fb      	ldrb	r3, [r7, #3]
 800e464:	f003 030f 	and.w	r3, r3, #15
 800e468:	68fa      	ldr	r2, [r7, #12]
 800e46a:	fa22 f303 	lsr.w	r3, r2, r3
 800e46e:	01db      	lsls	r3, r3, #7
 800e470:	b2db      	uxtb	r3, r3
 800e472:	693a      	ldr	r2, [r7, #16]
 800e474:	4313      	orrs	r3, r2
 800e476:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800e478:	78fb      	ldrb	r3, [r7, #3]
 800e47a:	015a      	lsls	r2, r3, #5
 800e47c:	697b      	ldr	r3, [r7, #20]
 800e47e:	4413      	add	r3, r2
 800e480:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e484:	689b      	ldr	r3, [r3, #8]
 800e486:	693a      	ldr	r2, [r7, #16]
 800e488:	4013      	ands	r3, r2
 800e48a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800e48c:	68bb      	ldr	r3, [r7, #8]
}
 800e48e:	4618      	mov	r0, r3
 800e490:	371c      	adds	r7, #28
 800e492:	46bd      	mov	sp, r7
 800e494:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e498:	4770      	bx	lr

0800e49a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800e49a:	b480      	push	{r7}
 800e49c:	b083      	sub	sp, #12
 800e49e:	af00      	add	r7, sp, #0
 800e4a0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800e4a2:	687b      	ldr	r3, [r7, #4]
 800e4a4:	695b      	ldr	r3, [r3, #20]
 800e4a6:	f003 0301 	and.w	r3, r3, #1
}
 800e4aa:	4618      	mov	r0, r3
 800e4ac:	370c      	adds	r7, #12
 800e4ae:	46bd      	mov	sp, r7
 800e4b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4b4:	4770      	bx	lr

0800e4b6 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800e4b6:	b480      	push	{r7}
 800e4b8:	b085      	sub	sp, #20
 800e4ba:	af00      	add	r7, sp, #0
 800e4bc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e4be:	687b      	ldr	r3, [r7, #4]
 800e4c0:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800e4c2:	68fb      	ldr	r3, [r7, #12]
 800e4c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e4c8:	681b      	ldr	r3, [r3, #0]
 800e4ca:	68fa      	ldr	r2, [r7, #12]
 800e4cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e4d0:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800e4d4:	f023 0307 	bic.w	r3, r3, #7
 800e4d8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800e4da:	68fb      	ldr	r3, [r7, #12]
 800e4dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e4e0:	685b      	ldr	r3, [r3, #4]
 800e4e2:	68fa      	ldr	r2, [r7, #12]
 800e4e4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e4e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e4ec:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800e4ee:	2300      	movs	r3, #0
}
 800e4f0:	4618      	mov	r0, r3
 800e4f2:	3714      	adds	r7, #20
 800e4f4:	46bd      	mov	sp, r7
 800e4f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4fa:	4770      	bx	lr

0800e4fc <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t *psetup)
{
 800e4fc:	b480      	push	{r7}
 800e4fe:	b085      	sub	sp, #20
 800e500:	af00      	add	r7, sp, #0
 800e502:	6078      	str	r0, [r7, #4]
 800e504:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e506:	687b      	ldr	r3, [r7, #4]
 800e508:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800e50a:	687b      	ldr	r3, [r7, #4]
 800e50c:	333c      	adds	r3, #60	; 0x3c
 800e50e:	3304      	adds	r3, #4
 800e510:	681b      	ldr	r3, [r3, #0]
 800e512:	60bb      	str	r3, [r7, #8]
  UNUSED(psetup);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800e514:	68bb      	ldr	r3, [r7, #8]
 800e516:	4a1c      	ldr	r2, [pc, #112]	; (800e588 <USB_EP0_OutStart+0x8c>)
 800e518:	4293      	cmp	r3, r2
 800e51a:	d90a      	bls.n	800e532 <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800e51c:	68fb      	ldr	r3, [r7, #12]
 800e51e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e522:	681b      	ldr	r3, [r3, #0]
 800e524:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800e528:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800e52c:	d101      	bne.n	800e532 <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 800e52e:	2300      	movs	r3, #0
 800e530:	e024      	b.n	800e57c <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800e532:	68fb      	ldr	r3, [r7, #12]
 800e534:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e538:	461a      	mov	r2, r3
 800e53a:	2300      	movs	r3, #0
 800e53c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800e53e:	68fb      	ldr	r3, [r7, #12]
 800e540:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e544:	691b      	ldr	r3, [r3, #16]
 800e546:	68fa      	ldr	r2, [r7, #12]
 800e548:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e54c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800e550:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800e552:	68fb      	ldr	r3, [r7, #12]
 800e554:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e558:	691b      	ldr	r3, [r3, #16]
 800e55a:	68fa      	ldr	r2, [r7, #12]
 800e55c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e560:	f043 0318 	orr.w	r3, r3, #24
 800e564:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800e566:	68fb      	ldr	r3, [r7, #12]
 800e568:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e56c:	691b      	ldr	r3, [r3, #16]
 800e56e:	68fa      	ldr	r2, [r7, #12]
 800e570:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e574:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800e578:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 800e57a:	2300      	movs	r3, #0
}
 800e57c:	4618      	mov	r0, r3
 800e57e:	3714      	adds	r7, #20
 800e580:	46bd      	mov	sp, r7
 800e582:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e586:	4770      	bx	lr
 800e588:	4f54300a 	.word	0x4f54300a

0800e58c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800e58c:	b480      	push	{r7}
 800e58e:	b085      	sub	sp, #20
 800e590:	af00      	add	r7, sp, #0
 800e592:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800e594:	2300      	movs	r3, #0
 800e596:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800e598:	68fb      	ldr	r3, [r7, #12]
 800e59a:	3301      	adds	r3, #1
 800e59c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800e59e:	68fb      	ldr	r3, [r7, #12]
 800e5a0:	4a13      	ldr	r2, [pc, #76]	; (800e5f0 <USB_CoreReset+0x64>)
 800e5a2:	4293      	cmp	r3, r2
 800e5a4:	d901      	bls.n	800e5aa <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800e5a6:	2303      	movs	r3, #3
 800e5a8:	e01b      	b.n	800e5e2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	691b      	ldr	r3, [r3, #16]
 800e5ae:	2b00      	cmp	r3, #0
 800e5b0:	daf2      	bge.n	800e598 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800e5b2:	2300      	movs	r3, #0
 800e5b4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800e5b6:	687b      	ldr	r3, [r7, #4]
 800e5b8:	691b      	ldr	r3, [r3, #16]
 800e5ba:	f043 0201 	orr.w	r2, r3, #1
 800e5be:	687b      	ldr	r3, [r7, #4]
 800e5c0:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800e5c2:	68fb      	ldr	r3, [r7, #12]
 800e5c4:	3301      	adds	r3, #1
 800e5c6:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800e5c8:	68fb      	ldr	r3, [r7, #12]
 800e5ca:	4a09      	ldr	r2, [pc, #36]	; (800e5f0 <USB_CoreReset+0x64>)
 800e5cc:	4293      	cmp	r3, r2
 800e5ce:	d901      	bls.n	800e5d4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800e5d0:	2303      	movs	r3, #3
 800e5d2:	e006      	b.n	800e5e2 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800e5d4:	687b      	ldr	r3, [r7, #4]
 800e5d6:	691b      	ldr	r3, [r3, #16]
 800e5d8:	f003 0301 	and.w	r3, r3, #1
 800e5dc:	2b01      	cmp	r3, #1
 800e5de:	d0f0      	beq.n	800e5c2 <USB_CoreReset+0x36>

  return HAL_OK;
 800e5e0:	2300      	movs	r3, #0
}
 800e5e2:	4618      	mov	r0, r3
 800e5e4:	3714      	adds	r7, #20
 800e5e6:	46bd      	mov	sp, r7
 800e5e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5ec:	4770      	bx	lr
 800e5ee:	bf00      	nop
 800e5f0:	00030d40 	.word	0x00030d40

0800e5f4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e5f4:	b580      	push	{r7, lr}
 800e5f6:	b084      	sub	sp, #16
 800e5f8:	af00      	add	r7, sp, #0
 800e5fa:	6078      	str	r0, [r7, #4]
 800e5fc:	460b      	mov	r3, r1
 800e5fe:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800e600:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800e604:	f005 f8c2 	bl	801378c <USBD_static_malloc>
 800e608:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800e60a:	68fb      	ldr	r3, [r7, #12]
 800e60c:	2b00      	cmp	r3, #0
 800e60e:	d105      	bne.n	800e61c <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	2200      	movs	r2, #0
 800e614:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800e618:	2302      	movs	r3, #2
 800e61a:	e066      	b.n	800e6ea <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	68fa      	ldr	r2, [r7, #12]
 800e620:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	7c1b      	ldrb	r3, [r3, #16]
 800e628:	2b00      	cmp	r3, #0
 800e62a:	d119      	bne.n	800e660 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800e62c:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e630:	2202      	movs	r2, #2
 800e632:	2181      	movs	r1, #129	; 0x81
 800e634:	6878      	ldr	r0, [r7, #4]
 800e636:	f004 fe95 	bl	8013364 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800e63a:	687b      	ldr	r3, [r7, #4]
 800e63c:	2201      	movs	r2, #1
 800e63e:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800e640:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e644:	2202      	movs	r2, #2
 800e646:	2101      	movs	r1, #1
 800e648:	6878      	ldr	r0, [r7, #4]
 800e64a:	f004 fe8b 	bl	8013364 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800e64e:	687b      	ldr	r3, [r7, #4]
 800e650:	2201      	movs	r2, #1
 800e652:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800e656:	687b      	ldr	r3, [r7, #4]
 800e658:	2210      	movs	r2, #16
 800e65a:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800e65e:	e016      	b.n	800e68e <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800e660:	2340      	movs	r3, #64	; 0x40
 800e662:	2202      	movs	r2, #2
 800e664:	2181      	movs	r1, #129	; 0x81
 800e666:	6878      	ldr	r0, [r7, #4]
 800e668:	f004 fe7c 	bl	8013364 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	2201      	movs	r2, #1
 800e670:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800e672:	2340      	movs	r3, #64	; 0x40
 800e674:	2202      	movs	r2, #2
 800e676:	2101      	movs	r1, #1
 800e678:	6878      	ldr	r0, [r7, #4]
 800e67a:	f004 fe73 	bl	8013364 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800e67e:	687b      	ldr	r3, [r7, #4]
 800e680:	2201      	movs	r2, #1
 800e682:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800e686:	687b      	ldr	r3, [r7, #4]
 800e688:	2210      	movs	r2, #16
 800e68a:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800e68e:	2308      	movs	r3, #8
 800e690:	2203      	movs	r2, #3
 800e692:	2182      	movs	r1, #130	; 0x82
 800e694:	6878      	ldr	r0, [r7, #4]
 800e696:	f004 fe65 	bl	8013364 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800e69a:	687b      	ldr	r3, [r7, #4]
 800e69c:	2201      	movs	r2, #1
 800e69e:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e6a8:	681b      	ldr	r3, [r3, #0]
 800e6aa:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800e6ac:	68fb      	ldr	r3, [r7, #12]
 800e6ae:	2200      	movs	r2, #0
 800e6b0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800e6b4:	68fb      	ldr	r3, [r7, #12]
 800e6b6:	2200      	movs	r2, #0
 800e6b8:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e6bc:	687b      	ldr	r3, [r7, #4]
 800e6be:	7c1b      	ldrb	r3, [r3, #16]
 800e6c0:	2b00      	cmp	r3, #0
 800e6c2:	d109      	bne.n	800e6d8 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e6c4:	68fb      	ldr	r3, [r7, #12]
 800e6c6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800e6ca:	f44f 7300 	mov.w	r3, #512	; 0x200
 800e6ce:	2101      	movs	r1, #1
 800e6d0:	6878      	ldr	r0, [r7, #4]
 800e6d2:	f004 ffc1 	bl	8013658 <USBD_LL_PrepareReceive>
 800e6d6:	e007      	b.n	800e6e8 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800e6d8:	68fb      	ldr	r3, [r7, #12]
 800e6da:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800e6de:	2340      	movs	r3, #64	; 0x40
 800e6e0:	2101      	movs	r1, #1
 800e6e2:	6878      	ldr	r0, [r7, #4]
 800e6e4:	f004 ffb8 	bl	8013658 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800e6e8:	2300      	movs	r3, #0
}
 800e6ea:	4618      	mov	r0, r3
 800e6ec:	3710      	adds	r7, #16
 800e6ee:	46bd      	mov	sp, r7
 800e6f0:	bd80      	pop	{r7, pc}

0800e6f2 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800e6f2:	b580      	push	{r7, lr}
 800e6f4:	b082      	sub	sp, #8
 800e6f6:	af00      	add	r7, sp, #0
 800e6f8:	6078      	str	r0, [r7, #4]
 800e6fa:	460b      	mov	r3, r1
 800e6fc:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800e6fe:	2181      	movs	r1, #129	; 0x81
 800e700:	6878      	ldr	r0, [r7, #4]
 800e702:	f004 fe6d 	bl	80133e0 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800e706:	687b      	ldr	r3, [r7, #4]
 800e708:	2200      	movs	r2, #0
 800e70a:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800e70c:	2101      	movs	r1, #1
 800e70e:	6878      	ldr	r0, [r7, #4]
 800e710:	f004 fe66 	bl	80133e0 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800e714:	687b      	ldr	r3, [r7, #4]
 800e716:	2200      	movs	r2, #0
 800e718:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800e71c:	2182      	movs	r1, #130	; 0x82
 800e71e:	6878      	ldr	r0, [r7, #4]
 800e720:	f004 fe5e 	bl	80133e0 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800e724:	687b      	ldr	r3, [r7, #4]
 800e726:	2200      	movs	r2, #0
 800e728:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	2200      	movs	r2, #0
 800e730:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e73a:	2b00      	cmp	r3, #0
 800e73c:	d00e      	beq.n	800e75c <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800e73e:	687b      	ldr	r3, [r7, #4]
 800e740:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e744:	685b      	ldr	r3, [r3, #4]
 800e746:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800e748:	687b      	ldr	r3, [r7, #4]
 800e74a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e74e:	4618      	mov	r0, r3
 800e750:	f005 f82a 	bl	80137a8 <USBD_static_free>
    pdev->pClassData = NULL;
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	2200      	movs	r2, #0
 800e758:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800e75c:	2300      	movs	r3, #0
}
 800e75e:	4618      	mov	r0, r3
 800e760:	3708      	adds	r7, #8
 800e762:	46bd      	mov	sp, r7
 800e764:	bd80      	pop	{r7, pc}
	...

0800e768 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800e768:	b580      	push	{r7, lr}
 800e76a:	b086      	sub	sp, #24
 800e76c:	af00      	add	r7, sp, #0
 800e76e:	6078      	str	r0, [r7, #4]
 800e770:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e772:	687b      	ldr	r3, [r7, #4]
 800e774:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e778:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800e77a:	2300      	movs	r3, #0
 800e77c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800e77e:	2300      	movs	r3, #0
 800e780:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800e782:	2300      	movs	r3, #0
 800e784:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800e786:	693b      	ldr	r3, [r7, #16]
 800e788:	2b00      	cmp	r3, #0
 800e78a:	d101      	bne.n	800e790 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800e78c:	2303      	movs	r3, #3
 800e78e:	e0af      	b.n	800e8f0 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e790:	683b      	ldr	r3, [r7, #0]
 800e792:	781b      	ldrb	r3, [r3, #0]
 800e794:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800e798:	2b00      	cmp	r3, #0
 800e79a:	d03f      	beq.n	800e81c <USBD_CDC_Setup+0xb4>
 800e79c:	2b20      	cmp	r3, #32
 800e79e:	f040 809f 	bne.w	800e8e0 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800e7a2:	683b      	ldr	r3, [r7, #0]
 800e7a4:	88db      	ldrh	r3, [r3, #6]
 800e7a6:	2b00      	cmp	r3, #0
 800e7a8:	d02e      	beq.n	800e808 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800e7aa:	683b      	ldr	r3, [r7, #0]
 800e7ac:	781b      	ldrb	r3, [r3, #0]
 800e7ae:	b25b      	sxtb	r3, r3
 800e7b0:	2b00      	cmp	r3, #0
 800e7b2:	da16      	bge.n	800e7e2 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e7b4:	687b      	ldr	r3, [r7, #4]
 800e7b6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e7ba:	689b      	ldr	r3, [r3, #8]
 800e7bc:	683a      	ldr	r2, [r7, #0]
 800e7be:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800e7c0:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e7c2:	683a      	ldr	r2, [r7, #0]
 800e7c4:	88d2      	ldrh	r2, [r2, #6]
 800e7c6:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800e7c8:	683b      	ldr	r3, [r7, #0]
 800e7ca:	88db      	ldrh	r3, [r3, #6]
 800e7cc:	2b07      	cmp	r3, #7
 800e7ce:	bf28      	it	cs
 800e7d0:	2307      	movcs	r3, #7
 800e7d2:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800e7d4:	693b      	ldr	r3, [r7, #16]
 800e7d6:	89fa      	ldrh	r2, [r7, #14]
 800e7d8:	4619      	mov	r1, r3
 800e7da:	6878      	ldr	r0, [r7, #4]
 800e7dc:	f001 fb43 	bl	800fe66 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800e7e0:	e085      	b.n	800e8ee <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800e7e2:	683b      	ldr	r3, [r7, #0]
 800e7e4:	785a      	ldrb	r2, [r3, #1]
 800e7e6:	693b      	ldr	r3, [r7, #16]
 800e7e8:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800e7ec:	683b      	ldr	r3, [r7, #0]
 800e7ee:	88db      	ldrh	r3, [r3, #6]
 800e7f0:	b2da      	uxtb	r2, r3
 800e7f2:	693b      	ldr	r3, [r7, #16]
 800e7f4:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800e7f8:	6939      	ldr	r1, [r7, #16]
 800e7fa:	683b      	ldr	r3, [r7, #0]
 800e7fc:	88db      	ldrh	r3, [r3, #6]
 800e7fe:	461a      	mov	r2, r3
 800e800:	6878      	ldr	r0, [r7, #4]
 800e802:	f001 fb5c 	bl	800febe <USBD_CtlPrepareRx>
      break;
 800e806:	e072      	b.n	800e8ee <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800e808:	687b      	ldr	r3, [r7, #4]
 800e80a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e80e:	689b      	ldr	r3, [r3, #8]
 800e810:	683a      	ldr	r2, [r7, #0]
 800e812:	7850      	ldrb	r0, [r2, #1]
 800e814:	2200      	movs	r2, #0
 800e816:	6839      	ldr	r1, [r7, #0]
 800e818:	4798      	blx	r3
      break;
 800e81a:	e068      	b.n	800e8ee <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e81c:	683b      	ldr	r3, [r7, #0]
 800e81e:	785b      	ldrb	r3, [r3, #1]
 800e820:	2b0b      	cmp	r3, #11
 800e822:	d852      	bhi.n	800e8ca <USBD_CDC_Setup+0x162>
 800e824:	a201      	add	r2, pc, #4	; (adr r2, 800e82c <USBD_CDC_Setup+0xc4>)
 800e826:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e82a:	bf00      	nop
 800e82c:	0800e85d 	.word	0x0800e85d
 800e830:	0800e8d9 	.word	0x0800e8d9
 800e834:	0800e8cb 	.word	0x0800e8cb
 800e838:	0800e8cb 	.word	0x0800e8cb
 800e83c:	0800e8cb 	.word	0x0800e8cb
 800e840:	0800e8cb 	.word	0x0800e8cb
 800e844:	0800e8cb 	.word	0x0800e8cb
 800e848:	0800e8cb 	.word	0x0800e8cb
 800e84c:	0800e8cb 	.word	0x0800e8cb
 800e850:	0800e8cb 	.word	0x0800e8cb
 800e854:	0800e887 	.word	0x0800e887
 800e858:	0800e8b1 	.word	0x0800e8b1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e862:	b2db      	uxtb	r3, r3
 800e864:	2b03      	cmp	r3, #3
 800e866:	d107      	bne.n	800e878 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800e868:	f107 030a 	add.w	r3, r7, #10
 800e86c:	2202      	movs	r2, #2
 800e86e:	4619      	mov	r1, r3
 800e870:	6878      	ldr	r0, [r7, #4]
 800e872:	f001 faf8 	bl	800fe66 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e876:	e032      	b.n	800e8de <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800e878:	6839      	ldr	r1, [r7, #0]
 800e87a:	6878      	ldr	r0, [r7, #4]
 800e87c:	f001 fa82 	bl	800fd84 <USBD_CtlError>
            ret = USBD_FAIL;
 800e880:	2303      	movs	r3, #3
 800e882:	75fb      	strb	r3, [r7, #23]
          break;
 800e884:	e02b      	b.n	800e8de <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e886:	687b      	ldr	r3, [r7, #4]
 800e888:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e88c:	b2db      	uxtb	r3, r3
 800e88e:	2b03      	cmp	r3, #3
 800e890:	d107      	bne.n	800e8a2 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800e892:	f107 030d 	add.w	r3, r7, #13
 800e896:	2201      	movs	r2, #1
 800e898:	4619      	mov	r1, r3
 800e89a:	6878      	ldr	r0, [r7, #4]
 800e89c:	f001 fae3 	bl	800fe66 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800e8a0:	e01d      	b.n	800e8de <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800e8a2:	6839      	ldr	r1, [r7, #0]
 800e8a4:	6878      	ldr	r0, [r7, #4]
 800e8a6:	f001 fa6d 	bl	800fd84 <USBD_CtlError>
            ret = USBD_FAIL;
 800e8aa:	2303      	movs	r3, #3
 800e8ac:	75fb      	strb	r3, [r7, #23]
          break;
 800e8ae:	e016      	b.n	800e8de <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800e8b0:	687b      	ldr	r3, [r7, #4]
 800e8b2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800e8b6:	b2db      	uxtb	r3, r3
 800e8b8:	2b03      	cmp	r3, #3
 800e8ba:	d00f      	beq.n	800e8dc <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800e8bc:	6839      	ldr	r1, [r7, #0]
 800e8be:	6878      	ldr	r0, [r7, #4]
 800e8c0:	f001 fa60 	bl	800fd84 <USBD_CtlError>
            ret = USBD_FAIL;
 800e8c4:	2303      	movs	r3, #3
 800e8c6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800e8c8:	e008      	b.n	800e8dc <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800e8ca:	6839      	ldr	r1, [r7, #0]
 800e8cc:	6878      	ldr	r0, [r7, #4]
 800e8ce:	f001 fa59 	bl	800fd84 <USBD_CtlError>
          ret = USBD_FAIL;
 800e8d2:	2303      	movs	r3, #3
 800e8d4:	75fb      	strb	r3, [r7, #23]
          break;
 800e8d6:	e002      	b.n	800e8de <USBD_CDC_Setup+0x176>
          break;
 800e8d8:	bf00      	nop
 800e8da:	e008      	b.n	800e8ee <USBD_CDC_Setup+0x186>
          break;
 800e8dc:	bf00      	nop
      }
      break;
 800e8de:	e006      	b.n	800e8ee <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800e8e0:	6839      	ldr	r1, [r7, #0]
 800e8e2:	6878      	ldr	r0, [r7, #4]
 800e8e4:	f001 fa4e 	bl	800fd84 <USBD_CtlError>
      ret = USBD_FAIL;
 800e8e8:	2303      	movs	r3, #3
 800e8ea:	75fb      	strb	r3, [r7, #23]
      break;
 800e8ec:	bf00      	nop
  }

  return (uint8_t)ret;
 800e8ee:	7dfb      	ldrb	r3, [r7, #23]
}
 800e8f0:	4618      	mov	r0, r3
 800e8f2:	3718      	adds	r7, #24
 800e8f4:	46bd      	mov	sp, r7
 800e8f6:	bd80      	pop	{r7, pc}

0800e8f8 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e8f8:	b580      	push	{r7, lr}
 800e8fa:	b084      	sub	sp, #16
 800e8fc:	af00      	add	r7, sp, #0
 800e8fe:	6078      	str	r0, [r7, #4]
 800e900:	460b      	mov	r3, r1
 800e902:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800e904:	687b      	ldr	r3, [r7, #4]
 800e906:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800e90a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800e90c:	687b      	ldr	r3, [r7, #4]
 800e90e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e912:	2b00      	cmp	r3, #0
 800e914:	d101      	bne.n	800e91a <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e916:	2303      	movs	r3, #3
 800e918:	e04f      	b.n	800e9ba <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e920:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800e922:	78fa      	ldrb	r2, [r7, #3]
 800e924:	6879      	ldr	r1, [r7, #4]
 800e926:	4613      	mov	r3, r2
 800e928:	009b      	lsls	r3, r3, #2
 800e92a:	4413      	add	r3, r2
 800e92c:	009b      	lsls	r3, r3, #2
 800e92e:	440b      	add	r3, r1
 800e930:	3318      	adds	r3, #24
 800e932:	681b      	ldr	r3, [r3, #0]
 800e934:	2b00      	cmp	r3, #0
 800e936:	d029      	beq.n	800e98c <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800e938:	78fa      	ldrb	r2, [r7, #3]
 800e93a:	6879      	ldr	r1, [r7, #4]
 800e93c:	4613      	mov	r3, r2
 800e93e:	009b      	lsls	r3, r3, #2
 800e940:	4413      	add	r3, r2
 800e942:	009b      	lsls	r3, r3, #2
 800e944:	440b      	add	r3, r1
 800e946:	3318      	adds	r3, #24
 800e948:	681a      	ldr	r2, [r3, #0]
 800e94a:	78f9      	ldrb	r1, [r7, #3]
 800e94c:	68f8      	ldr	r0, [r7, #12]
 800e94e:	460b      	mov	r3, r1
 800e950:	00db      	lsls	r3, r3, #3
 800e952:	440b      	add	r3, r1
 800e954:	009b      	lsls	r3, r3, #2
 800e956:	4403      	add	r3, r0
 800e958:	3348      	adds	r3, #72	; 0x48
 800e95a:	681b      	ldr	r3, [r3, #0]
 800e95c:	fbb2 f1f3 	udiv	r1, r2, r3
 800e960:	fb01 f303 	mul.w	r3, r1, r3
 800e964:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800e966:	2b00      	cmp	r3, #0
 800e968:	d110      	bne.n	800e98c <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800e96a:	78fa      	ldrb	r2, [r7, #3]
 800e96c:	6879      	ldr	r1, [r7, #4]
 800e96e:	4613      	mov	r3, r2
 800e970:	009b      	lsls	r3, r3, #2
 800e972:	4413      	add	r3, r2
 800e974:	009b      	lsls	r3, r3, #2
 800e976:	440b      	add	r3, r1
 800e978:	3318      	adds	r3, #24
 800e97a:	2200      	movs	r2, #0
 800e97c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800e97e:	78f9      	ldrb	r1, [r7, #3]
 800e980:	2300      	movs	r3, #0
 800e982:	2200      	movs	r2, #0
 800e984:	6878      	ldr	r0, [r7, #4]
 800e986:	f004 fe2f 	bl	80135e8 <USBD_LL_Transmit>
 800e98a:	e015      	b.n	800e9b8 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800e98c:	68bb      	ldr	r3, [r7, #8]
 800e98e:	2200      	movs	r2, #0
 800e990:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800e994:	687b      	ldr	r3, [r7, #4]
 800e996:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e99a:	691b      	ldr	r3, [r3, #16]
 800e99c:	2b00      	cmp	r3, #0
 800e99e:	d00b      	beq.n	800e9b8 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800e9a0:	687b      	ldr	r3, [r7, #4]
 800e9a2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e9a6:	691b      	ldr	r3, [r3, #16]
 800e9a8:	68ba      	ldr	r2, [r7, #8]
 800e9aa:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800e9ae:	68ba      	ldr	r2, [r7, #8]
 800e9b0:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800e9b4:	78fa      	ldrb	r2, [r7, #3]
 800e9b6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800e9b8:	2300      	movs	r3, #0
}
 800e9ba:	4618      	mov	r0, r3
 800e9bc:	3710      	adds	r7, #16
 800e9be:	46bd      	mov	sp, r7
 800e9c0:	bd80      	pop	{r7, pc}

0800e9c2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800e9c2:	b580      	push	{r7, lr}
 800e9c4:	b084      	sub	sp, #16
 800e9c6:	af00      	add	r7, sp, #0
 800e9c8:	6078      	str	r0, [r7, #4]
 800e9ca:	460b      	mov	r3, r1
 800e9cc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800e9ce:	687b      	ldr	r3, [r7, #4]
 800e9d0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e9d4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800e9d6:	687b      	ldr	r3, [r7, #4]
 800e9d8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800e9dc:	2b00      	cmp	r3, #0
 800e9de:	d101      	bne.n	800e9e4 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800e9e0:	2303      	movs	r3, #3
 800e9e2:	e015      	b.n	800ea10 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800e9e4:	78fb      	ldrb	r3, [r7, #3]
 800e9e6:	4619      	mov	r1, r3
 800e9e8:	6878      	ldr	r0, [r7, #4]
 800e9ea:	f004 fe6d 	bl	80136c8 <USBD_LL_GetRxDataSize>
 800e9ee:	4602      	mov	r2, r0
 800e9f0:	68fb      	ldr	r3, [r7, #12]
 800e9f2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800e9fc:	68db      	ldr	r3, [r3, #12]
 800e9fe:	68fa      	ldr	r2, [r7, #12]
 800ea00:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800ea04:	68fa      	ldr	r2, [r7, #12]
 800ea06:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800ea0a:	4611      	mov	r1, r2
 800ea0c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800ea0e:	2300      	movs	r3, #0
}
 800ea10:	4618      	mov	r0, r3
 800ea12:	3710      	adds	r7, #16
 800ea14:	46bd      	mov	sp, r7
 800ea16:	bd80      	pop	{r7, pc}

0800ea18 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800ea18:	b580      	push	{r7, lr}
 800ea1a:	b084      	sub	sp, #16
 800ea1c:	af00      	add	r7, sp, #0
 800ea1e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ea20:	687b      	ldr	r3, [r7, #4]
 800ea22:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ea26:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800ea28:	68fb      	ldr	r3, [r7, #12]
 800ea2a:	2b00      	cmp	r3, #0
 800ea2c:	d101      	bne.n	800ea32 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800ea2e:	2303      	movs	r3, #3
 800ea30:	e01b      	b.n	800ea6a <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ea38:	2b00      	cmp	r3, #0
 800ea3a:	d015      	beq.n	800ea68 <USBD_CDC_EP0_RxReady+0x50>
 800ea3c:	68fb      	ldr	r3, [r7, #12]
 800ea3e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800ea42:	2bff      	cmp	r3, #255	; 0xff
 800ea44:	d010      	beq.n	800ea68 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800ea46:	687b      	ldr	r3, [r7, #4]
 800ea48:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ea4c:	689b      	ldr	r3, [r3, #8]
 800ea4e:	68fa      	ldr	r2, [r7, #12]
 800ea50:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800ea54:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800ea56:	68fa      	ldr	r2, [r7, #12]
 800ea58:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800ea5c:	b292      	uxth	r2, r2
 800ea5e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800ea60:	68fb      	ldr	r3, [r7, #12]
 800ea62:	22ff      	movs	r2, #255	; 0xff
 800ea64:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800ea68:	2300      	movs	r3, #0
}
 800ea6a:	4618      	mov	r0, r3
 800ea6c:	3710      	adds	r7, #16
 800ea6e:	46bd      	mov	sp, r7
 800ea70:	bd80      	pop	{r7, pc}
	...

0800ea74 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800ea74:	b480      	push	{r7}
 800ea76:	b083      	sub	sp, #12
 800ea78:	af00      	add	r7, sp, #0
 800ea7a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800ea7c:	687b      	ldr	r3, [r7, #4]
 800ea7e:	2243      	movs	r2, #67	; 0x43
 800ea80:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800ea82:	4b03      	ldr	r3, [pc, #12]	; (800ea90 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800ea84:	4618      	mov	r0, r3
 800ea86:	370c      	adds	r7, #12
 800ea88:	46bd      	mov	sp, r7
 800ea8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea8e:	4770      	bx	lr
 800ea90:	200002b8 	.word	0x200002b8

0800ea94 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800ea94:	b480      	push	{r7}
 800ea96:	b083      	sub	sp, #12
 800ea98:	af00      	add	r7, sp, #0
 800ea9a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800ea9c:	687b      	ldr	r3, [r7, #4]
 800ea9e:	2243      	movs	r2, #67	; 0x43
 800eaa0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800eaa2:	4b03      	ldr	r3, [pc, #12]	; (800eab0 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800eaa4:	4618      	mov	r0, r3
 800eaa6:	370c      	adds	r7, #12
 800eaa8:	46bd      	mov	sp, r7
 800eaaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaae:	4770      	bx	lr
 800eab0:	20000274 	.word	0x20000274

0800eab4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800eab4:	b480      	push	{r7}
 800eab6:	b083      	sub	sp, #12
 800eab8:	af00      	add	r7, sp, #0
 800eaba:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800eabc:	687b      	ldr	r3, [r7, #4]
 800eabe:	2243      	movs	r2, #67	; 0x43
 800eac0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800eac2:	4b03      	ldr	r3, [pc, #12]	; (800ead0 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800eac4:	4618      	mov	r0, r3
 800eac6:	370c      	adds	r7, #12
 800eac8:	46bd      	mov	sp, r7
 800eaca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eace:	4770      	bx	lr
 800ead0:	200002fc 	.word	0x200002fc

0800ead4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800ead4:	b480      	push	{r7}
 800ead6:	b083      	sub	sp, #12
 800ead8:	af00      	add	r7, sp, #0
 800eada:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800eadc:	687b      	ldr	r3, [r7, #4]
 800eade:	220a      	movs	r2, #10
 800eae0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800eae2:	4b03      	ldr	r3, [pc, #12]	; (800eaf0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800eae4:	4618      	mov	r0, r3
 800eae6:	370c      	adds	r7, #12
 800eae8:	46bd      	mov	sp, r7
 800eaea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eaee:	4770      	bx	lr
 800eaf0:	20000230 	.word	0x20000230

0800eaf4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800eaf4:	b480      	push	{r7}
 800eaf6:	b083      	sub	sp, #12
 800eaf8:	af00      	add	r7, sp, #0
 800eafa:	6078      	str	r0, [r7, #4]
 800eafc:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800eafe:	683b      	ldr	r3, [r7, #0]
 800eb00:	2b00      	cmp	r3, #0
 800eb02:	d101      	bne.n	800eb08 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800eb04:	2303      	movs	r3, #3
 800eb06:	e004      	b.n	800eb12 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800eb08:	687b      	ldr	r3, [r7, #4]
 800eb0a:	683a      	ldr	r2, [r7, #0]
 800eb0c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800eb10:	2300      	movs	r3, #0
}
 800eb12:	4618      	mov	r0, r3
 800eb14:	370c      	adds	r7, #12
 800eb16:	46bd      	mov	sp, r7
 800eb18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb1c:	4770      	bx	lr

0800eb1e <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800eb1e:	b480      	push	{r7}
 800eb20:	b087      	sub	sp, #28
 800eb22:	af00      	add	r7, sp, #0
 800eb24:	60f8      	str	r0, [r7, #12]
 800eb26:	60b9      	str	r1, [r7, #8]
 800eb28:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800eb2a:	68fb      	ldr	r3, [r7, #12]
 800eb2c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800eb30:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800eb32:	697b      	ldr	r3, [r7, #20]
 800eb34:	2b00      	cmp	r3, #0
 800eb36:	d101      	bne.n	800eb3c <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800eb38:	2303      	movs	r3, #3
 800eb3a:	e008      	b.n	800eb4e <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800eb3c:	697b      	ldr	r3, [r7, #20]
 800eb3e:	68ba      	ldr	r2, [r7, #8]
 800eb40:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800eb44:	697b      	ldr	r3, [r7, #20]
 800eb46:	687a      	ldr	r2, [r7, #4]
 800eb48:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800eb4c:	2300      	movs	r3, #0
}
 800eb4e:	4618      	mov	r0, r3
 800eb50:	371c      	adds	r7, #28
 800eb52:	46bd      	mov	sp, r7
 800eb54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb58:	4770      	bx	lr

0800eb5a <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800eb5a:	b480      	push	{r7}
 800eb5c:	b085      	sub	sp, #20
 800eb5e:	af00      	add	r7, sp, #0
 800eb60:	6078      	str	r0, [r7, #4]
 800eb62:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800eb6a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800eb6c:	68fb      	ldr	r3, [r7, #12]
 800eb6e:	2b00      	cmp	r3, #0
 800eb70:	d101      	bne.n	800eb76 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800eb72:	2303      	movs	r3, #3
 800eb74:	e004      	b.n	800eb80 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800eb76:	68fb      	ldr	r3, [r7, #12]
 800eb78:	683a      	ldr	r2, [r7, #0]
 800eb7a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800eb7e:	2300      	movs	r3, #0
}
 800eb80:	4618      	mov	r0, r3
 800eb82:	3714      	adds	r7, #20
 800eb84:	46bd      	mov	sp, r7
 800eb86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb8a:	4770      	bx	lr

0800eb8c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800eb8c:	b580      	push	{r7, lr}
 800eb8e:	b084      	sub	sp, #16
 800eb90:	af00      	add	r7, sp, #0
 800eb92:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800eb9a:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800eb9c:	2301      	movs	r3, #1
 800eb9e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800eba0:	687b      	ldr	r3, [r7, #4]
 800eba2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800eba6:	2b00      	cmp	r3, #0
 800eba8:	d101      	bne.n	800ebae <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800ebaa:	2303      	movs	r3, #3
 800ebac:	e01a      	b.n	800ebe4 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800ebae:	68bb      	ldr	r3, [r7, #8]
 800ebb0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800ebb4:	2b00      	cmp	r3, #0
 800ebb6:	d114      	bne.n	800ebe2 <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800ebb8:	68bb      	ldr	r3, [r7, #8]
 800ebba:	2201      	movs	r2, #1
 800ebbc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800ebc0:	68bb      	ldr	r3, [r7, #8]
 800ebc2:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800ebc6:	687b      	ldr	r3, [r7, #4]
 800ebc8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800ebca:	68bb      	ldr	r3, [r7, #8]
 800ebcc:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800ebd0:	68bb      	ldr	r3, [r7, #8]
 800ebd2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800ebd6:	2181      	movs	r1, #129	; 0x81
 800ebd8:	6878      	ldr	r0, [r7, #4]
 800ebda:	f004 fd05 	bl	80135e8 <USBD_LL_Transmit>

    ret = USBD_OK;
 800ebde:	2300      	movs	r3, #0
 800ebe0:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800ebe2:	7bfb      	ldrb	r3, [r7, #15]
}
 800ebe4:	4618      	mov	r0, r3
 800ebe6:	3710      	adds	r7, #16
 800ebe8:	46bd      	mov	sp, r7
 800ebea:	bd80      	pop	{r7, pc}

0800ebec <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800ebec:	b580      	push	{r7, lr}
 800ebee:	b084      	sub	sp, #16
 800ebf0:	af00      	add	r7, sp, #0
 800ebf2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ebfa:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800ebfc:	687b      	ldr	r3, [r7, #4]
 800ebfe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800ec02:	2b00      	cmp	r3, #0
 800ec04:	d101      	bne.n	800ec0a <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800ec06:	2303      	movs	r3, #3
 800ec08:	e016      	b.n	800ec38 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ec0a:	687b      	ldr	r3, [r7, #4]
 800ec0c:	7c1b      	ldrb	r3, [r3, #16]
 800ec0e:	2b00      	cmp	r3, #0
 800ec10:	d109      	bne.n	800ec26 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800ec12:	68fb      	ldr	r3, [r7, #12]
 800ec14:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800ec18:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ec1c:	2101      	movs	r1, #1
 800ec1e:	6878      	ldr	r0, [r7, #4]
 800ec20:	f004 fd1a 	bl	8013658 <USBD_LL_PrepareReceive>
 800ec24:	e007      	b.n	800ec36 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800ec26:	68fb      	ldr	r3, [r7, #12]
 800ec28:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800ec2c:	2340      	movs	r3, #64	; 0x40
 800ec2e:	2101      	movs	r1, #1
 800ec30:	6878      	ldr	r0, [r7, #4]
 800ec32:	f004 fd11 	bl	8013658 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ec36:	2300      	movs	r3, #0
}
 800ec38:	4618      	mov	r0, r3
 800ec3a:	3710      	adds	r7, #16
 800ec3c:	46bd      	mov	sp, r7
 800ec3e:	bd80      	pop	{r7, pc}

0800ec40 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800ec40:	b580      	push	{r7, lr}
 800ec42:	b086      	sub	sp, #24
 800ec44:	af00      	add	r7, sp, #0
 800ec46:	60f8      	str	r0, [r7, #12]
 800ec48:	60b9      	str	r1, [r7, #8]
 800ec4a:	4613      	mov	r3, r2
 800ec4c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800ec4e:	68fb      	ldr	r3, [r7, #12]
 800ec50:	2b00      	cmp	r3, #0
 800ec52:	d101      	bne.n	800ec58 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800ec54:	2303      	movs	r3, #3
 800ec56:	e01f      	b.n	800ec98 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800ec58:	68fb      	ldr	r3, [r7, #12]
 800ec5a:	2200      	movs	r2, #0
 800ec5c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 800ec60:	68fb      	ldr	r3, [r7, #12]
 800ec62:	2200      	movs	r2, #0
 800ec64:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 800ec68:	68fb      	ldr	r3, [r7, #12]
 800ec6a:	2200      	movs	r2, #0
 800ec6c:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800ec70:	68bb      	ldr	r3, [r7, #8]
 800ec72:	2b00      	cmp	r3, #0
 800ec74:	d003      	beq.n	800ec7e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800ec76:	68fb      	ldr	r3, [r7, #12]
 800ec78:	68ba      	ldr	r2, [r7, #8]
 800ec7a:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ec7e:	68fb      	ldr	r3, [r7, #12]
 800ec80:	2201      	movs	r2, #1
 800ec82:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800ec86:	68fb      	ldr	r3, [r7, #12]
 800ec88:	79fa      	ldrb	r2, [r7, #7]
 800ec8a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800ec8c:	68f8      	ldr	r0, [r7, #12]
 800ec8e:	f004 faed 	bl	801326c <USBD_LL_Init>
 800ec92:	4603      	mov	r3, r0
 800ec94:	75fb      	strb	r3, [r7, #23]

  return ret;
 800ec96:	7dfb      	ldrb	r3, [r7, #23]
}
 800ec98:	4618      	mov	r0, r3
 800ec9a:	3718      	adds	r7, #24
 800ec9c:	46bd      	mov	sp, r7
 800ec9e:	bd80      	pop	{r7, pc}

0800eca0 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800eca0:	b580      	push	{r7, lr}
 800eca2:	b084      	sub	sp, #16
 800eca4:	af00      	add	r7, sp, #0
 800eca6:	6078      	str	r0, [r7, #4]
 800eca8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ecaa:	2300      	movs	r3, #0
 800ecac:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800ecae:	683b      	ldr	r3, [r7, #0]
 800ecb0:	2b00      	cmp	r3, #0
 800ecb2:	d101      	bne.n	800ecb8 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800ecb4:	2303      	movs	r3, #3
 800ecb6:	e016      	b.n	800ece6 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800ecb8:	687b      	ldr	r3, [r7, #4]
 800ecba:	683a      	ldr	r2, [r7, #0]
 800ecbc:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800ecc0:	687b      	ldr	r3, [r7, #4]
 800ecc2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ecc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ecc8:	2b00      	cmp	r3, #0
 800ecca:	d00b      	beq.n	800ece4 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800eccc:	687b      	ldr	r3, [r7, #4]
 800ecce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ecd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ecd4:	f107 020e 	add.w	r2, r7, #14
 800ecd8:	4610      	mov	r0, r2
 800ecda:	4798      	blx	r3
 800ecdc:	4602      	mov	r2, r0
 800ecde:	687b      	ldr	r3, [r7, #4]
 800ece0:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800ece4:	2300      	movs	r3, #0
}
 800ece6:	4618      	mov	r0, r3
 800ece8:	3710      	adds	r7, #16
 800ecea:	46bd      	mov	sp, r7
 800ecec:	bd80      	pop	{r7, pc}

0800ecee <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800ecee:	b580      	push	{r7, lr}
 800ecf0:	b082      	sub	sp, #8
 800ecf2:	af00      	add	r7, sp, #0
 800ecf4:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800ecf6:	6878      	ldr	r0, [r7, #4]
 800ecf8:	f004 fb02 	bl	8013300 <USBD_LL_Start>
 800ecfc:	4603      	mov	r3, r0
}
 800ecfe:	4618      	mov	r0, r3
 800ed00:	3708      	adds	r7, #8
 800ed02:	46bd      	mov	sp, r7
 800ed04:	bd80      	pop	{r7, pc}

0800ed06 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800ed06:	b480      	push	{r7}
 800ed08:	b083      	sub	sp, #12
 800ed0a:	af00      	add	r7, sp, #0
 800ed0c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ed0e:	2300      	movs	r3, #0
}
 800ed10:	4618      	mov	r0, r3
 800ed12:	370c      	adds	r7, #12
 800ed14:	46bd      	mov	sp, r7
 800ed16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed1a:	4770      	bx	lr

0800ed1c <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ed1c:	b580      	push	{r7, lr}
 800ed1e:	b084      	sub	sp, #16
 800ed20:	af00      	add	r7, sp, #0
 800ed22:	6078      	str	r0, [r7, #4]
 800ed24:	460b      	mov	r3, r1
 800ed26:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800ed28:	2303      	movs	r3, #3
 800ed2a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800ed2c:	687b      	ldr	r3, [r7, #4]
 800ed2e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ed32:	2b00      	cmp	r3, #0
 800ed34:	d009      	beq.n	800ed4a <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ed3c:	681b      	ldr	r3, [r3, #0]
 800ed3e:	78fa      	ldrb	r2, [r7, #3]
 800ed40:	4611      	mov	r1, r2
 800ed42:	6878      	ldr	r0, [r7, #4]
 800ed44:	4798      	blx	r3
 800ed46:	4603      	mov	r3, r0
 800ed48:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800ed4a:	7bfb      	ldrb	r3, [r7, #15]
}
 800ed4c:	4618      	mov	r0, r3
 800ed4e:	3710      	adds	r7, #16
 800ed50:	46bd      	mov	sp, r7
 800ed52:	bd80      	pop	{r7, pc}

0800ed54 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ed54:	b580      	push	{r7, lr}
 800ed56:	b082      	sub	sp, #8
 800ed58:	af00      	add	r7, sp, #0
 800ed5a:	6078      	str	r0, [r7, #4]
 800ed5c:	460b      	mov	r3, r1
 800ed5e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800ed60:	687b      	ldr	r3, [r7, #4]
 800ed62:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ed66:	2b00      	cmp	r3, #0
 800ed68:	d007      	beq.n	800ed7a <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800ed6a:	687b      	ldr	r3, [r7, #4]
 800ed6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ed70:	685b      	ldr	r3, [r3, #4]
 800ed72:	78fa      	ldrb	r2, [r7, #3]
 800ed74:	4611      	mov	r1, r2
 800ed76:	6878      	ldr	r0, [r7, #4]
 800ed78:	4798      	blx	r3
  }

  return USBD_OK;
 800ed7a:	2300      	movs	r3, #0
}
 800ed7c:	4618      	mov	r0, r3
 800ed7e:	3708      	adds	r7, #8
 800ed80:	46bd      	mov	sp, r7
 800ed82:	bd80      	pop	{r7, pc}

0800ed84 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800ed84:	b580      	push	{r7, lr}
 800ed86:	b084      	sub	sp, #16
 800ed88:	af00      	add	r7, sp, #0
 800ed8a:	6078      	str	r0, [r7, #4]
 800ed8c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800ed94:	6839      	ldr	r1, [r7, #0]
 800ed96:	4618      	mov	r0, r3
 800ed98:	f000 ffba 	bl	800fd10 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800ed9c:	687b      	ldr	r3, [r7, #4]
 800ed9e:	2201      	movs	r2, #1
 800eda0:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800eda4:	687b      	ldr	r3, [r7, #4]
 800eda6:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800edaa:	461a      	mov	r2, r3
 800edac:	687b      	ldr	r3, [r7, #4]
 800edae:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800edb2:	687b      	ldr	r3, [r7, #4]
 800edb4:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800edb8:	f003 031f 	and.w	r3, r3, #31
 800edbc:	2b02      	cmp	r3, #2
 800edbe:	d01a      	beq.n	800edf6 <USBD_LL_SetupStage+0x72>
 800edc0:	2b02      	cmp	r3, #2
 800edc2:	d822      	bhi.n	800ee0a <USBD_LL_SetupStage+0x86>
 800edc4:	2b00      	cmp	r3, #0
 800edc6:	d002      	beq.n	800edce <USBD_LL_SetupStage+0x4a>
 800edc8:	2b01      	cmp	r3, #1
 800edca:	d00a      	beq.n	800ede2 <USBD_LL_SetupStage+0x5e>
 800edcc:	e01d      	b.n	800ee0a <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800edd4:	4619      	mov	r1, r3
 800edd6:	6878      	ldr	r0, [r7, #4]
 800edd8:	f000 fa62 	bl	800f2a0 <USBD_StdDevReq>
 800eddc:	4603      	mov	r3, r0
 800edde:	73fb      	strb	r3, [r7, #15]
      break;
 800ede0:	e020      	b.n	800ee24 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800ede2:	687b      	ldr	r3, [r7, #4]
 800ede4:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800ede8:	4619      	mov	r1, r3
 800edea:	6878      	ldr	r0, [r7, #4]
 800edec:	f000 fac6 	bl	800f37c <USBD_StdItfReq>
 800edf0:	4603      	mov	r3, r0
 800edf2:	73fb      	strb	r3, [r7, #15]
      break;
 800edf4:	e016      	b.n	800ee24 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800edf6:	687b      	ldr	r3, [r7, #4]
 800edf8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800edfc:	4619      	mov	r1, r3
 800edfe:	6878      	ldr	r0, [r7, #4]
 800ee00:	f000 fb05 	bl	800f40e <USBD_StdEPReq>
 800ee04:	4603      	mov	r3, r0
 800ee06:	73fb      	strb	r3, [r7, #15]
      break;
 800ee08:	e00c      	b.n	800ee24 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800ee0a:	687b      	ldr	r3, [r7, #4]
 800ee0c:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800ee10:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800ee14:	b2db      	uxtb	r3, r3
 800ee16:	4619      	mov	r1, r3
 800ee18:	6878      	ldr	r0, [r7, #4]
 800ee1a:	f004 fb17 	bl	801344c <USBD_LL_StallEP>
 800ee1e:	4603      	mov	r3, r0
 800ee20:	73fb      	strb	r3, [r7, #15]
      break;
 800ee22:	bf00      	nop
  }

  return ret;
 800ee24:	7bfb      	ldrb	r3, [r7, #15]
}
 800ee26:	4618      	mov	r0, r3
 800ee28:	3710      	adds	r7, #16
 800ee2a:	46bd      	mov	sp, r7
 800ee2c:	bd80      	pop	{r7, pc}

0800ee2e <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800ee2e:	b580      	push	{r7, lr}
 800ee30:	b086      	sub	sp, #24
 800ee32:	af00      	add	r7, sp, #0
 800ee34:	60f8      	str	r0, [r7, #12]
 800ee36:	460b      	mov	r3, r1
 800ee38:	607a      	str	r2, [r7, #4]
 800ee3a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800ee3c:	7afb      	ldrb	r3, [r7, #11]
 800ee3e:	2b00      	cmp	r3, #0
 800ee40:	d138      	bne.n	800eeb4 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800ee42:	68fb      	ldr	r3, [r7, #12]
 800ee44:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800ee48:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800ee4a:	68fb      	ldr	r3, [r7, #12]
 800ee4c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800ee50:	2b03      	cmp	r3, #3
 800ee52:	d14a      	bne.n	800eeea <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800ee54:	693b      	ldr	r3, [r7, #16]
 800ee56:	689a      	ldr	r2, [r3, #8]
 800ee58:	693b      	ldr	r3, [r7, #16]
 800ee5a:	68db      	ldr	r3, [r3, #12]
 800ee5c:	429a      	cmp	r2, r3
 800ee5e:	d913      	bls.n	800ee88 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800ee60:	693b      	ldr	r3, [r7, #16]
 800ee62:	689a      	ldr	r2, [r3, #8]
 800ee64:	693b      	ldr	r3, [r7, #16]
 800ee66:	68db      	ldr	r3, [r3, #12]
 800ee68:	1ad2      	subs	r2, r2, r3
 800ee6a:	693b      	ldr	r3, [r7, #16]
 800ee6c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800ee6e:	693b      	ldr	r3, [r7, #16]
 800ee70:	68da      	ldr	r2, [r3, #12]
 800ee72:	693b      	ldr	r3, [r7, #16]
 800ee74:	689b      	ldr	r3, [r3, #8]
 800ee76:	4293      	cmp	r3, r2
 800ee78:	bf28      	it	cs
 800ee7a:	4613      	movcs	r3, r2
 800ee7c:	461a      	mov	r2, r3
 800ee7e:	6879      	ldr	r1, [r7, #4]
 800ee80:	68f8      	ldr	r0, [r7, #12]
 800ee82:	f001 f839 	bl	800fef8 <USBD_CtlContinueRx>
 800ee86:	e030      	b.n	800eeea <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ee88:	68fb      	ldr	r3, [r7, #12]
 800ee8a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ee8e:	b2db      	uxtb	r3, r3
 800ee90:	2b03      	cmp	r3, #3
 800ee92:	d10b      	bne.n	800eeac <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800ee94:	68fb      	ldr	r3, [r7, #12]
 800ee96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ee9a:	691b      	ldr	r3, [r3, #16]
 800ee9c:	2b00      	cmp	r3, #0
 800ee9e:	d005      	beq.n	800eeac <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800eea0:	68fb      	ldr	r3, [r7, #12]
 800eea2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eea6:	691b      	ldr	r3, [r3, #16]
 800eea8:	68f8      	ldr	r0, [r7, #12]
 800eeaa:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800eeac:	68f8      	ldr	r0, [r7, #12]
 800eeae:	f001 f834 	bl	800ff1a <USBD_CtlSendStatus>
 800eeb2:	e01a      	b.n	800eeea <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800eeb4:	68fb      	ldr	r3, [r7, #12]
 800eeb6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800eeba:	b2db      	uxtb	r3, r3
 800eebc:	2b03      	cmp	r3, #3
 800eebe:	d114      	bne.n	800eeea <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800eec0:	68fb      	ldr	r3, [r7, #12]
 800eec2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eec6:	699b      	ldr	r3, [r3, #24]
 800eec8:	2b00      	cmp	r3, #0
 800eeca:	d00e      	beq.n	800eeea <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800eecc:	68fb      	ldr	r3, [r7, #12]
 800eece:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eed2:	699b      	ldr	r3, [r3, #24]
 800eed4:	7afa      	ldrb	r2, [r7, #11]
 800eed6:	4611      	mov	r1, r2
 800eed8:	68f8      	ldr	r0, [r7, #12]
 800eeda:	4798      	blx	r3
 800eedc:	4603      	mov	r3, r0
 800eede:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800eee0:	7dfb      	ldrb	r3, [r7, #23]
 800eee2:	2b00      	cmp	r3, #0
 800eee4:	d001      	beq.n	800eeea <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800eee6:	7dfb      	ldrb	r3, [r7, #23]
 800eee8:	e000      	b.n	800eeec <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800eeea:	2300      	movs	r3, #0
}
 800eeec:	4618      	mov	r0, r3
 800eeee:	3718      	adds	r7, #24
 800eef0:	46bd      	mov	sp, r7
 800eef2:	bd80      	pop	{r7, pc}

0800eef4 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800eef4:	b580      	push	{r7, lr}
 800eef6:	b086      	sub	sp, #24
 800eef8:	af00      	add	r7, sp, #0
 800eefa:	60f8      	str	r0, [r7, #12]
 800eefc:	460b      	mov	r3, r1
 800eefe:	607a      	str	r2, [r7, #4]
 800ef00:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800ef02:	7afb      	ldrb	r3, [r7, #11]
 800ef04:	2b00      	cmp	r3, #0
 800ef06:	d16b      	bne.n	800efe0 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800ef08:	68fb      	ldr	r3, [r7, #12]
 800ef0a:	3314      	adds	r3, #20
 800ef0c:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800ef0e:	68fb      	ldr	r3, [r7, #12]
 800ef10:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800ef14:	2b02      	cmp	r3, #2
 800ef16:	d156      	bne.n	800efc6 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800ef18:	693b      	ldr	r3, [r7, #16]
 800ef1a:	689a      	ldr	r2, [r3, #8]
 800ef1c:	693b      	ldr	r3, [r7, #16]
 800ef1e:	68db      	ldr	r3, [r3, #12]
 800ef20:	429a      	cmp	r2, r3
 800ef22:	d914      	bls.n	800ef4e <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800ef24:	693b      	ldr	r3, [r7, #16]
 800ef26:	689a      	ldr	r2, [r3, #8]
 800ef28:	693b      	ldr	r3, [r7, #16]
 800ef2a:	68db      	ldr	r3, [r3, #12]
 800ef2c:	1ad2      	subs	r2, r2, r3
 800ef2e:	693b      	ldr	r3, [r7, #16]
 800ef30:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800ef32:	693b      	ldr	r3, [r7, #16]
 800ef34:	689b      	ldr	r3, [r3, #8]
 800ef36:	461a      	mov	r2, r3
 800ef38:	6879      	ldr	r1, [r7, #4]
 800ef3a:	68f8      	ldr	r0, [r7, #12]
 800ef3c:	f000 ffae 	bl	800fe9c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ef40:	2300      	movs	r3, #0
 800ef42:	2200      	movs	r2, #0
 800ef44:	2100      	movs	r1, #0
 800ef46:	68f8      	ldr	r0, [r7, #12]
 800ef48:	f004 fb86 	bl	8013658 <USBD_LL_PrepareReceive>
 800ef4c:	e03b      	b.n	800efc6 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800ef4e:	693b      	ldr	r3, [r7, #16]
 800ef50:	68da      	ldr	r2, [r3, #12]
 800ef52:	693b      	ldr	r3, [r7, #16]
 800ef54:	689b      	ldr	r3, [r3, #8]
 800ef56:	429a      	cmp	r2, r3
 800ef58:	d11c      	bne.n	800ef94 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800ef5a:	693b      	ldr	r3, [r7, #16]
 800ef5c:	685a      	ldr	r2, [r3, #4]
 800ef5e:	693b      	ldr	r3, [r7, #16]
 800ef60:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800ef62:	429a      	cmp	r2, r3
 800ef64:	d316      	bcc.n	800ef94 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800ef66:	693b      	ldr	r3, [r7, #16]
 800ef68:	685a      	ldr	r2, [r3, #4]
 800ef6a:	68fb      	ldr	r3, [r7, #12]
 800ef6c:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800ef70:	429a      	cmp	r2, r3
 800ef72:	d20f      	bcs.n	800ef94 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800ef74:	2200      	movs	r2, #0
 800ef76:	2100      	movs	r1, #0
 800ef78:	68f8      	ldr	r0, [r7, #12]
 800ef7a:	f000 ff8f 	bl	800fe9c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800ef7e:	68fb      	ldr	r3, [r7, #12]
 800ef80:	2200      	movs	r2, #0
 800ef82:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ef86:	2300      	movs	r3, #0
 800ef88:	2200      	movs	r2, #0
 800ef8a:	2100      	movs	r1, #0
 800ef8c:	68f8      	ldr	r0, [r7, #12]
 800ef8e:	f004 fb63 	bl	8013658 <USBD_LL_PrepareReceive>
 800ef92:	e018      	b.n	800efc6 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ef94:	68fb      	ldr	r3, [r7, #12]
 800ef96:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ef9a:	b2db      	uxtb	r3, r3
 800ef9c:	2b03      	cmp	r3, #3
 800ef9e:	d10b      	bne.n	800efb8 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800efa0:	68fb      	ldr	r3, [r7, #12]
 800efa2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800efa6:	68db      	ldr	r3, [r3, #12]
 800efa8:	2b00      	cmp	r3, #0
 800efaa:	d005      	beq.n	800efb8 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800efac:	68fb      	ldr	r3, [r7, #12]
 800efae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800efb2:	68db      	ldr	r3, [r3, #12]
 800efb4:	68f8      	ldr	r0, [r7, #12]
 800efb6:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800efb8:	2180      	movs	r1, #128	; 0x80
 800efba:	68f8      	ldr	r0, [r7, #12]
 800efbc:	f004 fa46 	bl	801344c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800efc0:	68f8      	ldr	r0, [r7, #12]
 800efc2:	f000 ffbd 	bl	800ff40 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800efc6:	68fb      	ldr	r3, [r7, #12]
 800efc8:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800efcc:	2b01      	cmp	r3, #1
 800efce:	d122      	bne.n	800f016 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800efd0:	68f8      	ldr	r0, [r7, #12]
 800efd2:	f7ff fe98 	bl	800ed06 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800efd6:	68fb      	ldr	r3, [r7, #12]
 800efd8:	2200      	movs	r2, #0
 800efda:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800efde:	e01a      	b.n	800f016 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800efe0:	68fb      	ldr	r3, [r7, #12]
 800efe2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800efe6:	b2db      	uxtb	r3, r3
 800efe8:	2b03      	cmp	r3, #3
 800efea:	d114      	bne.n	800f016 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800efec:	68fb      	ldr	r3, [r7, #12]
 800efee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800eff2:	695b      	ldr	r3, [r3, #20]
 800eff4:	2b00      	cmp	r3, #0
 800eff6:	d00e      	beq.n	800f016 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800eff8:	68fb      	ldr	r3, [r7, #12]
 800effa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800effe:	695b      	ldr	r3, [r3, #20]
 800f000:	7afa      	ldrb	r2, [r7, #11]
 800f002:	4611      	mov	r1, r2
 800f004:	68f8      	ldr	r0, [r7, #12]
 800f006:	4798      	blx	r3
 800f008:	4603      	mov	r3, r0
 800f00a:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800f00c:	7dfb      	ldrb	r3, [r7, #23]
 800f00e:	2b00      	cmp	r3, #0
 800f010:	d001      	beq.n	800f016 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800f012:	7dfb      	ldrb	r3, [r7, #23]
 800f014:	e000      	b.n	800f018 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800f016:	2300      	movs	r3, #0
}
 800f018:	4618      	mov	r0, r3
 800f01a:	3718      	adds	r7, #24
 800f01c:	46bd      	mov	sp, r7
 800f01e:	bd80      	pop	{r7, pc}

0800f020 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800f020:	b580      	push	{r7, lr}
 800f022:	b082      	sub	sp, #8
 800f024:	af00      	add	r7, sp, #0
 800f026:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	2201      	movs	r2, #1
 800f02c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800f030:	687b      	ldr	r3, [r7, #4]
 800f032:	2200      	movs	r2, #0
 800f034:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800f038:	687b      	ldr	r3, [r7, #4]
 800f03a:	2200      	movs	r2, #0
 800f03c:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800f03e:	687b      	ldr	r3, [r7, #4]
 800f040:	2200      	movs	r2, #0
 800f042:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 800f046:	687b      	ldr	r3, [r7, #4]
 800f048:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f04c:	2b00      	cmp	r3, #0
 800f04e:	d101      	bne.n	800f054 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800f050:	2303      	movs	r3, #3
 800f052:	e02f      	b.n	800f0b4 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800f054:	687b      	ldr	r3, [r7, #4]
 800f056:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f05a:	2b00      	cmp	r3, #0
 800f05c:	d00f      	beq.n	800f07e <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800f05e:	687b      	ldr	r3, [r7, #4]
 800f060:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f064:	685b      	ldr	r3, [r3, #4]
 800f066:	2b00      	cmp	r3, #0
 800f068:	d009      	beq.n	800f07e <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f070:	685b      	ldr	r3, [r3, #4]
 800f072:	687a      	ldr	r2, [r7, #4]
 800f074:	6852      	ldr	r2, [r2, #4]
 800f076:	b2d2      	uxtb	r2, r2
 800f078:	4611      	mov	r1, r2
 800f07a:	6878      	ldr	r0, [r7, #4]
 800f07c:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800f07e:	2340      	movs	r3, #64	; 0x40
 800f080:	2200      	movs	r2, #0
 800f082:	2100      	movs	r1, #0
 800f084:	6878      	ldr	r0, [r7, #4]
 800f086:	f004 f96d 	bl	8013364 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800f08a:	687b      	ldr	r3, [r7, #4]
 800f08c:	2201      	movs	r2, #1
 800f08e:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800f092:	687b      	ldr	r3, [r7, #4]
 800f094:	2240      	movs	r2, #64	; 0x40
 800f096:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800f09a:	2340      	movs	r3, #64	; 0x40
 800f09c:	2200      	movs	r2, #0
 800f09e:	2180      	movs	r1, #128	; 0x80
 800f0a0:	6878      	ldr	r0, [r7, #4]
 800f0a2:	f004 f95f 	bl	8013364 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800f0a6:	687b      	ldr	r3, [r7, #4]
 800f0a8:	2201      	movs	r2, #1
 800f0aa:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800f0ac:	687b      	ldr	r3, [r7, #4]
 800f0ae:	2240      	movs	r2, #64	; 0x40
 800f0b0:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800f0b2:	2300      	movs	r3, #0
}
 800f0b4:	4618      	mov	r0, r3
 800f0b6:	3708      	adds	r7, #8
 800f0b8:	46bd      	mov	sp, r7
 800f0ba:	bd80      	pop	{r7, pc}

0800f0bc <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800f0bc:	b480      	push	{r7}
 800f0be:	b083      	sub	sp, #12
 800f0c0:	af00      	add	r7, sp, #0
 800f0c2:	6078      	str	r0, [r7, #4]
 800f0c4:	460b      	mov	r3, r1
 800f0c6:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800f0c8:	687b      	ldr	r3, [r7, #4]
 800f0ca:	78fa      	ldrb	r2, [r7, #3]
 800f0cc:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800f0ce:	2300      	movs	r3, #0
}
 800f0d0:	4618      	mov	r0, r3
 800f0d2:	370c      	adds	r7, #12
 800f0d4:	46bd      	mov	sp, r7
 800f0d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0da:	4770      	bx	lr

0800f0dc <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800f0dc:	b480      	push	{r7}
 800f0de:	b083      	sub	sp, #12
 800f0e0:	af00      	add	r7, sp, #0
 800f0e2:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f0ea:	b2da      	uxtb	r2, r3
 800f0ec:	687b      	ldr	r3, [r7, #4]
 800f0ee:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800f0f2:	687b      	ldr	r3, [r7, #4]
 800f0f4:	2204      	movs	r2, #4
 800f0f6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800f0fa:	2300      	movs	r3, #0
}
 800f0fc:	4618      	mov	r0, r3
 800f0fe:	370c      	adds	r7, #12
 800f100:	46bd      	mov	sp, r7
 800f102:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f106:	4770      	bx	lr

0800f108 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800f108:	b480      	push	{r7}
 800f10a:	b083      	sub	sp, #12
 800f10c:	af00      	add	r7, sp, #0
 800f10e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800f110:	687b      	ldr	r3, [r7, #4]
 800f112:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f116:	b2db      	uxtb	r3, r3
 800f118:	2b04      	cmp	r3, #4
 800f11a:	d106      	bne.n	800f12a <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800f11c:	687b      	ldr	r3, [r7, #4]
 800f11e:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800f122:	b2da      	uxtb	r2, r3
 800f124:	687b      	ldr	r3, [r7, #4]
 800f126:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800f12a:	2300      	movs	r3, #0
}
 800f12c:	4618      	mov	r0, r3
 800f12e:	370c      	adds	r7, #12
 800f130:	46bd      	mov	sp, r7
 800f132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f136:	4770      	bx	lr

0800f138 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800f138:	b580      	push	{r7, lr}
 800f13a:	b082      	sub	sp, #8
 800f13c:	af00      	add	r7, sp, #0
 800f13e:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800f140:	687b      	ldr	r3, [r7, #4]
 800f142:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f146:	2b00      	cmp	r3, #0
 800f148:	d101      	bne.n	800f14e <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800f14a:	2303      	movs	r3, #3
 800f14c:	e012      	b.n	800f174 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f14e:	687b      	ldr	r3, [r7, #4]
 800f150:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f154:	b2db      	uxtb	r3, r3
 800f156:	2b03      	cmp	r3, #3
 800f158:	d10b      	bne.n	800f172 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800f15a:	687b      	ldr	r3, [r7, #4]
 800f15c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f160:	69db      	ldr	r3, [r3, #28]
 800f162:	2b00      	cmp	r3, #0
 800f164:	d005      	beq.n	800f172 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800f166:	687b      	ldr	r3, [r7, #4]
 800f168:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f16c:	69db      	ldr	r3, [r3, #28]
 800f16e:	6878      	ldr	r0, [r7, #4]
 800f170:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800f172:	2300      	movs	r3, #0
}
 800f174:	4618      	mov	r0, r3
 800f176:	3708      	adds	r7, #8
 800f178:	46bd      	mov	sp, r7
 800f17a:	bd80      	pop	{r7, pc}

0800f17c <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800f17c:	b580      	push	{r7, lr}
 800f17e:	b082      	sub	sp, #8
 800f180:	af00      	add	r7, sp, #0
 800f182:	6078      	str	r0, [r7, #4]
 800f184:	460b      	mov	r3, r1
 800f186:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800f188:	687b      	ldr	r3, [r7, #4]
 800f18a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f18e:	2b00      	cmp	r3, #0
 800f190:	d101      	bne.n	800f196 <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 800f192:	2303      	movs	r3, #3
 800f194:	e014      	b.n	800f1c0 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f196:	687b      	ldr	r3, [r7, #4]
 800f198:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f19c:	b2db      	uxtb	r3, r3
 800f19e:	2b03      	cmp	r3, #3
 800f1a0:	d10d      	bne.n	800f1be <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 800f1a2:	687b      	ldr	r3, [r7, #4]
 800f1a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f1a8:	6a1b      	ldr	r3, [r3, #32]
 800f1aa:	2b00      	cmp	r3, #0
 800f1ac:	d007      	beq.n	800f1be <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 800f1ae:	687b      	ldr	r3, [r7, #4]
 800f1b0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f1b4:	6a1b      	ldr	r3, [r3, #32]
 800f1b6:	78fa      	ldrb	r2, [r7, #3]
 800f1b8:	4611      	mov	r1, r2
 800f1ba:	6878      	ldr	r0, [r7, #4]
 800f1bc:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800f1be:	2300      	movs	r3, #0
}
 800f1c0:	4618      	mov	r0, r3
 800f1c2:	3708      	adds	r7, #8
 800f1c4:	46bd      	mov	sp, r7
 800f1c6:	bd80      	pop	{r7, pc}

0800f1c8 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800f1c8:	b580      	push	{r7, lr}
 800f1ca:	b082      	sub	sp, #8
 800f1cc:	af00      	add	r7, sp, #0
 800f1ce:	6078      	str	r0, [r7, #4]
 800f1d0:	460b      	mov	r3, r1
 800f1d2:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800f1d4:	687b      	ldr	r3, [r7, #4]
 800f1d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f1da:	2b00      	cmp	r3, #0
 800f1dc:	d101      	bne.n	800f1e2 <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 800f1de:	2303      	movs	r3, #3
 800f1e0:	e014      	b.n	800f20c <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f1e2:	687b      	ldr	r3, [r7, #4]
 800f1e4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f1e8:	b2db      	uxtb	r3, r3
 800f1ea:	2b03      	cmp	r3, #3
 800f1ec:	d10d      	bne.n	800f20a <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 800f1ee:	687b      	ldr	r3, [r7, #4]
 800f1f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f1f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f1f6:	2b00      	cmp	r3, #0
 800f1f8:	d007      	beq.n	800f20a <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 800f1fa:	687b      	ldr	r3, [r7, #4]
 800f1fc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800f202:	78fa      	ldrb	r2, [r7, #3]
 800f204:	4611      	mov	r1, r2
 800f206:	6878      	ldr	r0, [r7, #4]
 800f208:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800f20a:	2300      	movs	r3, #0
}
 800f20c:	4618      	mov	r0, r3
 800f20e:	3708      	adds	r7, #8
 800f210:	46bd      	mov	sp, r7
 800f212:	bd80      	pop	{r7, pc}

0800f214 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800f214:	b480      	push	{r7}
 800f216:	b083      	sub	sp, #12
 800f218:	af00      	add	r7, sp, #0
 800f21a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800f21c:	2300      	movs	r3, #0
}
 800f21e:	4618      	mov	r0, r3
 800f220:	370c      	adds	r7, #12
 800f222:	46bd      	mov	sp, r7
 800f224:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f228:	4770      	bx	lr

0800f22a <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800f22a:	b580      	push	{r7, lr}
 800f22c:	b082      	sub	sp, #8
 800f22e:	af00      	add	r7, sp, #0
 800f230:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f232:	687b      	ldr	r3, [r7, #4]
 800f234:	2201      	movs	r2, #1
 800f236:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f240:	2b00      	cmp	r3, #0
 800f242:	d009      	beq.n	800f258 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f24a:	685b      	ldr	r3, [r3, #4]
 800f24c:	687a      	ldr	r2, [r7, #4]
 800f24e:	6852      	ldr	r2, [r2, #4]
 800f250:	b2d2      	uxtb	r2, r2
 800f252:	4611      	mov	r1, r2
 800f254:	6878      	ldr	r0, [r7, #4]
 800f256:	4798      	blx	r3
  }

  return USBD_OK;
 800f258:	2300      	movs	r3, #0
}
 800f25a:	4618      	mov	r0, r3
 800f25c:	3708      	adds	r7, #8
 800f25e:	46bd      	mov	sp, r7
 800f260:	bd80      	pop	{r7, pc}

0800f262 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800f262:	b480      	push	{r7}
 800f264:	b087      	sub	sp, #28
 800f266:	af00      	add	r7, sp, #0
 800f268:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800f26a:	687b      	ldr	r3, [r7, #4]
 800f26c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800f26e:	697b      	ldr	r3, [r7, #20]
 800f270:	781b      	ldrb	r3, [r3, #0]
 800f272:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800f274:	697b      	ldr	r3, [r7, #20]
 800f276:	3301      	adds	r3, #1
 800f278:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800f27a:	697b      	ldr	r3, [r7, #20]
 800f27c:	781b      	ldrb	r3, [r3, #0]
 800f27e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800f280:	8a3b      	ldrh	r3, [r7, #16]
 800f282:	021b      	lsls	r3, r3, #8
 800f284:	b21a      	sxth	r2, r3
 800f286:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800f28a:	4313      	orrs	r3, r2
 800f28c:	b21b      	sxth	r3, r3
 800f28e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800f290:	89fb      	ldrh	r3, [r7, #14]
}
 800f292:	4618      	mov	r0, r3
 800f294:	371c      	adds	r7, #28
 800f296:	46bd      	mov	sp, r7
 800f298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f29c:	4770      	bx	lr
	...

0800f2a0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f2a0:	b580      	push	{r7, lr}
 800f2a2:	b084      	sub	sp, #16
 800f2a4:	af00      	add	r7, sp, #0
 800f2a6:	6078      	str	r0, [r7, #4]
 800f2a8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f2aa:	2300      	movs	r3, #0
 800f2ac:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f2ae:	683b      	ldr	r3, [r7, #0]
 800f2b0:	781b      	ldrb	r3, [r3, #0]
 800f2b2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800f2b6:	2b40      	cmp	r3, #64	; 0x40
 800f2b8:	d005      	beq.n	800f2c6 <USBD_StdDevReq+0x26>
 800f2ba:	2b40      	cmp	r3, #64	; 0x40
 800f2bc:	d853      	bhi.n	800f366 <USBD_StdDevReq+0xc6>
 800f2be:	2b00      	cmp	r3, #0
 800f2c0:	d00b      	beq.n	800f2da <USBD_StdDevReq+0x3a>
 800f2c2:	2b20      	cmp	r3, #32
 800f2c4:	d14f      	bne.n	800f366 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f2c6:	687b      	ldr	r3, [r7, #4]
 800f2c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f2cc:	689b      	ldr	r3, [r3, #8]
 800f2ce:	6839      	ldr	r1, [r7, #0]
 800f2d0:	6878      	ldr	r0, [r7, #4]
 800f2d2:	4798      	blx	r3
 800f2d4:	4603      	mov	r3, r0
 800f2d6:	73fb      	strb	r3, [r7, #15]
      break;
 800f2d8:	e04a      	b.n	800f370 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f2da:	683b      	ldr	r3, [r7, #0]
 800f2dc:	785b      	ldrb	r3, [r3, #1]
 800f2de:	2b09      	cmp	r3, #9
 800f2e0:	d83b      	bhi.n	800f35a <USBD_StdDevReq+0xba>
 800f2e2:	a201      	add	r2, pc, #4	; (adr r2, 800f2e8 <USBD_StdDevReq+0x48>)
 800f2e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f2e8:	0800f33d 	.word	0x0800f33d
 800f2ec:	0800f351 	.word	0x0800f351
 800f2f0:	0800f35b 	.word	0x0800f35b
 800f2f4:	0800f347 	.word	0x0800f347
 800f2f8:	0800f35b 	.word	0x0800f35b
 800f2fc:	0800f31b 	.word	0x0800f31b
 800f300:	0800f311 	.word	0x0800f311
 800f304:	0800f35b 	.word	0x0800f35b
 800f308:	0800f333 	.word	0x0800f333
 800f30c:	0800f325 	.word	0x0800f325
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800f310:	6839      	ldr	r1, [r7, #0]
 800f312:	6878      	ldr	r0, [r7, #4]
 800f314:	f000 f9de 	bl	800f6d4 <USBD_GetDescriptor>
          break;
 800f318:	e024      	b.n	800f364 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800f31a:	6839      	ldr	r1, [r7, #0]
 800f31c:	6878      	ldr	r0, [r7, #4]
 800f31e:	f000 fb6d 	bl	800f9fc <USBD_SetAddress>
          break;
 800f322:	e01f      	b.n	800f364 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800f324:	6839      	ldr	r1, [r7, #0]
 800f326:	6878      	ldr	r0, [r7, #4]
 800f328:	f000 fbac 	bl	800fa84 <USBD_SetConfig>
 800f32c:	4603      	mov	r3, r0
 800f32e:	73fb      	strb	r3, [r7, #15]
          break;
 800f330:	e018      	b.n	800f364 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800f332:	6839      	ldr	r1, [r7, #0]
 800f334:	6878      	ldr	r0, [r7, #4]
 800f336:	f000 fc4b 	bl	800fbd0 <USBD_GetConfig>
          break;
 800f33a:	e013      	b.n	800f364 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800f33c:	6839      	ldr	r1, [r7, #0]
 800f33e:	6878      	ldr	r0, [r7, #4]
 800f340:	f000 fc7c 	bl	800fc3c <USBD_GetStatus>
          break;
 800f344:	e00e      	b.n	800f364 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800f346:	6839      	ldr	r1, [r7, #0]
 800f348:	6878      	ldr	r0, [r7, #4]
 800f34a:	f000 fcab 	bl	800fca4 <USBD_SetFeature>
          break;
 800f34e:	e009      	b.n	800f364 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800f350:	6839      	ldr	r1, [r7, #0]
 800f352:	6878      	ldr	r0, [r7, #4]
 800f354:	f000 fcba 	bl	800fccc <USBD_ClrFeature>
          break;
 800f358:	e004      	b.n	800f364 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800f35a:	6839      	ldr	r1, [r7, #0]
 800f35c:	6878      	ldr	r0, [r7, #4]
 800f35e:	f000 fd11 	bl	800fd84 <USBD_CtlError>
          break;
 800f362:	bf00      	nop
      }
      break;
 800f364:	e004      	b.n	800f370 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800f366:	6839      	ldr	r1, [r7, #0]
 800f368:	6878      	ldr	r0, [r7, #4]
 800f36a:	f000 fd0b 	bl	800fd84 <USBD_CtlError>
      break;
 800f36e:	bf00      	nop
  }

  return ret;
 800f370:	7bfb      	ldrb	r3, [r7, #15]
}
 800f372:	4618      	mov	r0, r3
 800f374:	3710      	adds	r7, #16
 800f376:	46bd      	mov	sp, r7
 800f378:	bd80      	pop	{r7, pc}
 800f37a:	bf00      	nop

0800f37c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f37c:	b580      	push	{r7, lr}
 800f37e:	b084      	sub	sp, #16
 800f380:	af00      	add	r7, sp, #0
 800f382:	6078      	str	r0, [r7, #4]
 800f384:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f386:	2300      	movs	r3, #0
 800f388:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f38a:	683b      	ldr	r3, [r7, #0]
 800f38c:	781b      	ldrb	r3, [r3, #0]
 800f38e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800f392:	2b40      	cmp	r3, #64	; 0x40
 800f394:	d005      	beq.n	800f3a2 <USBD_StdItfReq+0x26>
 800f396:	2b40      	cmp	r3, #64	; 0x40
 800f398:	d82f      	bhi.n	800f3fa <USBD_StdItfReq+0x7e>
 800f39a:	2b00      	cmp	r3, #0
 800f39c:	d001      	beq.n	800f3a2 <USBD_StdItfReq+0x26>
 800f39e:	2b20      	cmp	r3, #32
 800f3a0:	d12b      	bne.n	800f3fa <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f3a8:	b2db      	uxtb	r3, r3
 800f3aa:	3b01      	subs	r3, #1
 800f3ac:	2b02      	cmp	r3, #2
 800f3ae:	d81d      	bhi.n	800f3ec <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800f3b0:	683b      	ldr	r3, [r7, #0]
 800f3b2:	889b      	ldrh	r3, [r3, #4]
 800f3b4:	b2db      	uxtb	r3, r3
 800f3b6:	2b01      	cmp	r3, #1
 800f3b8:	d813      	bhi.n	800f3e2 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f3c0:	689b      	ldr	r3, [r3, #8]
 800f3c2:	6839      	ldr	r1, [r7, #0]
 800f3c4:	6878      	ldr	r0, [r7, #4]
 800f3c6:	4798      	blx	r3
 800f3c8:	4603      	mov	r3, r0
 800f3ca:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800f3cc:	683b      	ldr	r3, [r7, #0]
 800f3ce:	88db      	ldrh	r3, [r3, #6]
 800f3d0:	2b00      	cmp	r3, #0
 800f3d2:	d110      	bne.n	800f3f6 <USBD_StdItfReq+0x7a>
 800f3d4:	7bfb      	ldrb	r3, [r7, #15]
 800f3d6:	2b00      	cmp	r3, #0
 800f3d8:	d10d      	bne.n	800f3f6 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800f3da:	6878      	ldr	r0, [r7, #4]
 800f3dc:	f000 fd9d 	bl	800ff1a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800f3e0:	e009      	b.n	800f3f6 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800f3e2:	6839      	ldr	r1, [r7, #0]
 800f3e4:	6878      	ldr	r0, [r7, #4]
 800f3e6:	f000 fccd 	bl	800fd84 <USBD_CtlError>
          break;
 800f3ea:	e004      	b.n	800f3f6 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800f3ec:	6839      	ldr	r1, [r7, #0]
 800f3ee:	6878      	ldr	r0, [r7, #4]
 800f3f0:	f000 fcc8 	bl	800fd84 <USBD_CtlError>
          break;
 800f3f4:	e000      	b.n	800f3f8 <USBD_StdItfReq+0x7c>
          break;
 800f3f6:	bf00      	nop
      }
      break;
 800f3f8:	e004      	b.n	800f404 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800f3fa:	6839      	ldr	r1, [r7, #0]
 800f3fc:	6878      	ldr	r0, [r7, #4]
 800f3fe:	f000 fcc1 	bl	800fd84 <USBD_CtlError>
      break;
 800f402:	bf00      	nop
  }

  return ret;
 800f404:	7bfb      	ldrb	r3, [r7, #15]
}
 800f406:	4618      	mov	r0, r3
 800f408:	3710      	adds	r7, #16
 800f40a:	46bd      	mov	sp, r7
 800f40c:	bd80      	pop	{r7, pc}

0800f40e <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f40e:	b580      	push	{r7, lr}
 800f410:	b084      	sub	sp, #16
 800f412:	af00      	add	r7, sp, #0
 800f414:	6078      	str	r0, [r7, #4]
 800f416:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800f418:	2300      	movs	r3, #0
 800f41a:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800f41c:	683b      	ldr	r3, [r7, #0]
 800f41e:	889b      	ldrh	r3, [r3, #4]
 800f420:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f422:	683b      	ldr	r3, [r7, #0]
 800f424:	781b      	ldrb	r3, [r3, #0]
 800f426:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800f42a:	2b40      	cmp	r3, #64	; 0x40
 800f42c:	d007      	beq.n	800f43e <USBD_StdEPReq+0x30>
 800f42e:	2b40      	cmp	r3, #64	; 0x40
 800f430:	f200 8145 	bhi.w	800f6be <USBD_StdEPReq+0x2b0>
 800f434:	2b00      	cmp	r3, #0
 800f436:	d00c      	beq.n	800f452 <USBD_StdEPReq+0x44>
 800f438:	2b20      	cmp	r3, #32
 800f43a:	f040 8140 	bne.w	800f6be <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f444:	689b      	ldr	r3, [r3, #8]
 800f446:	6839      	ldr	r1, [r7, #0]
 800f448:	6878      	ldr	r0, [r7, #4]
 800f44a:	4798      	blx	r3
 800f44c:	4603      	mov	r3, r0
 800f44e:	73fb      	strb	r3, [r7, #15]
      break;
 800f450:	e13a      	b.n	800f6c8 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f452:	683b      	ldr	r3, [r7, #0]
 800f454:	785b      	ldrb	r3, [r3, #1]
 800f456:	2b03      	cmp	r3, #3
 800f458:	d007      	beq.n	800f46a <USBD_StdEPReq+0x5c>
 800f45a:	2b03      	cmp	r3, #3
 800f45c:	f300 8129 	bgt.w	800f6b2 <USBD_StdEPReq+0x2a4>
 800f460:	2b00      	cmp	r3, #0
 800f462:	d07f      	beq.n	800f564 <USBD_StdEPReq+0x156>
 800f464:	2b01      	cmp	r3, #1
 800f466:	d03c      	beq.n	800f4e2 <USBD_StdEPReq+0xd4>
 800f468:	e123      	b.n	800f6b2 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800f46a:	687b      	ldr	r3, [r7, #4]
 800f46c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f470:	b2db      	uxtb	r3, r3
 800f472:	2b02      	cmp	r3, #2
 800f474:	d002      	beq.n	800f47c <USBD_StdEPReq+0x6e>
 800f476:	2b03      	cmp	r3, #3
 800f478:	d016      	beq.n	800f4a8 <USBD_StdEPReq+0x9a>
 800f47a:	e02c      	b.n	800f4d6 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f47c:	7bbb      	ldrb	r3, [r7, #14]
 800f47e:	2b00      	cmp	r3, #0
 800f480:	d00d      	beq.n	800f49e <USBD_StdEPReq+0x90>
 800f482:	7bbb      	ldrb	r3, [r7, #14]
 800f484:	2b80      	cmp	r3, #128	; 0x80
 800f486:	d00a      	beq.n	800f49e <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800f488:	7bbb      	ldrb	r3, [r7, #14]
 800f48a:	4619      	mov	r1, r3
 800f48c:	6878      	ldr	r0, [r7, #4]
 800f48e:	f003 ffdd 	bl	801344c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800f492:	2180      	movs	r1, #128	; 0x80
 800f494:	6878      	ldr	r0, [r7, #4]
 800f496:	f003 ffd9 	bl	801344c <USBD_LL_StallEP>
 800f49a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800f49c:	e020      	b.n	800f4e0 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800f49e:	6839      	ldr	r1, [r7, #0]
 800f4a0:	6878      	ldr	r0, [r7, #4]
 800f4a2:	f000 fc6f 	bl	800fd84 <USBD_CtlError>
              break;
 800f4a6:	e01b      	b.n	800f4e0 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f4a8:	683b      	ldr	r3, [r7, #0]
 800f4aa:	885b      	ldrh	r3, [r3, #2]
 800f4ac:	2b00      	cmp	r3, #0
 800f4ae:	d10e      	bne.n	800f4ce <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800f4b0:	7bbb      	ldrb	r3, [r7, #14]
 800f4b2:	2b00      	cmp	r3, #0
 800f4b4:	d00b      	beq.n	800f4ce <USBD_StdEPReq+0xc0>
 800f4b6:	7bbb      	ldrb	r3, [r7, #14]
 800f4b8:	2b80      	cmp	r3, #128	; 0x80
 800f4ba:	d008      	beq.n	800f4ce <USBD_StdEPReq+0xc0>
 800f4bc:	683b      	ldr	r3, [r7, #0]
 800f4be:	88db      	ldrh	r3, [r3, #6]
 800f4c0:	2b00      	cmp	r3, #0
 800f4c2:	d104      	bne.n	800f4ce <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800f4c4:	7bbb      	ldrb	r3, [r7, #14]
 800f4c6:	4619      	mov	r1, r3
 800f4c8:	6878      	ldr	r0, [r7, #4]
 800f4ca:	f003 ffbf 	bl	801344c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800f4ce:	6878      	ldr	r0, [r7, #4]
 800f4d0:	f000 fd23 	bl	800ff1a <USBD_CtlSendStatus>

              break;
 800f4d4:	e004      	b.n	800f4e0 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800f4d6:	6839      	ldr	r1, [r7, #0]
 800f4d8:	6878      	ldr	r0, [r7, #4]
 800f4da:	f000 fc53 	bl	800fd84 <USBD_CtlError>
              break;
 800f4de:	bf00      	nop
          }
          break;
 800f4e0:	e0ec      	b.n	800f6bc <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800f4e2:	687b      	ldr	r3, [r7, #4]
 800f4e4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f4e8:	b2db      	uxtb	r3, r3
 800f4ea:	2b02      	cmp	r3, #2
 800f4ec:	d002      	beq.n	800f4f4 <USBD_StdEPReq+0xe6>
 800f4ee:	2b03      	cmp	r3, #3
 800f4f0:	d016      	beq.n	800f520 <USBD_StdEPReq+0x112>
 800f4f2:	e030      	b.n	800f556 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f4f4:	7bbb      	ldrb	r3, [r7, #14]
 800f4f6:	2b00      	cmp	r3, #0
 800f4f8:	d00d      	beq.n	800f516 <USBD_StdEPReq+0x108>
 800f4fa:	7bbb      	ldrb	r3, [r7, #14]
 800f4fc:	2b80      	cmp	r3, #128	; 0x80
 800f4fe:	d00a      	beq.n	800f516 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800f500:	7bbb      	ldrb	r3, [r7, #14]
 800f502:	4619      	mov	r1, r3
 800f504:	6878      	ldr	r0, [r7, #4]
 800f506:	f003 ffa1 	bl	801344c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800f50a:	2180      	movs	r1, #128	; 0x80
 800f50c:	6878      	ldr	r0, [r7, #4]
 800f50e:	f003 ff9d 	bl	801344c <USBD_LL_StallEP>
 800f512:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800f514:	e025      	b.n	800f562 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800f516:	6839      	ldr	r1, [r7, #0]
 800f518:	6878      	ldr	r0, [r7, #4]
 800f51a:	f000 fc33 	bl	800fd84 <USBD_CtlError>
              break;
 800f51e:	e020      	b.n	800f562 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800f520:	683b      	ldr	r3, [r7, #0]
 800f522:	885b      	ldrh	r3, [r3, #2]
 800f524:	2b00      	cmp	r3, #0
 800f526:	d11b      	bne.n	800f560 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800f528:	7bbb      	ldrb	r3, [r7, #14]
 800f52a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800f52e:	2b00      	cmp	r3, #0
 800f530:	d004      	beq.n	800f53c <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800f532:	7bbb      	ldrb	r3, [r7, #14]
 800f534:	4619      	mov	r1, r3
 800f536:	6878      	ldr	r0, [r7, #4]
 800f538:	f003 ffbe 	bl	80134b8 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800f53c:	6878      	ldr	r0, [r7, #4]
 800f53e:	f000 fcec 	bl	800ff1a <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f542:	687b      	ldr	r3, [r7, #4]
 800f544:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f548:	689b      	ldr	r3, [r3, #8]
 800f54a:	6839      	ldr	r1, [r7, #0]
 800f54c:	6878      	ldr	r0, [r7, #4]
 800f54e:	4798      	blx	r3
 800f550:	4603      	mov	r3, r0
 800f552:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800f554:	e004      	b.n	800f560 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800f556:	6839      	ldr	r1, [r7, #0]
 800f558:	6878      	ldr	r0, [r7, #4]
 800f55a:	f000 fc13 	bl	800fd84 <USBD_CtlError>
              break;
 800f55e:	e000      	b.n	800f562 <USBD_StdEPReq+0x154>
              break;
 800f560:	bf00      	nop
          }
          break;
 800f562:	e0ab      	b.n	800f6bc <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800f564:	687b      	ldr	r3, [r7, #4]
 800f566:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f56a:	b2db      	uxtb	r3, r3
 800f56c:	2b02      	cmp	r3, #2
 800f56e:	d002      	beq.n	800f576 <USBD_StdEPReq+0x168>
 800f570:	2b03      	cmp	r3, #3
 800f572:	d032      	beq.n	800f5da <USBD_StdEPReq+0x1cc>
 800f574:	e097      	b.n	800f6a6 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800f576:	7bbb      	ldrb	r3, [r7, #14]
 800f578:	2b00      	cmp	r3, #0
 800f57a:	d007      	beq.n	800f58c <USBD_StdEPReq+0x17e>
 800f57c:	7bbb      	ldrb	r3, [r7, #14]
 800f57e:	2b80      	cmp	r3, #128	; 0x80
 800f580:	d004      	beq.n	800f58c <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800f582:	6839      	ldr	r1, [r7, #0]
 800f584:	6878      	ldr	r0, [r7, #4]
 800f586:	f000 fbfd 	bl	800fd84 <USBD_CtlError>
                break;
 800f58a:	e091      	b.n	800f6b0 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f58c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f590:	2b00      	cmp	r3, #0
 800f592:	da0b      	bge.n	800f5ac <USBD_StdEPReq+0x19e>
 800f594:	7bbb      	ldrb	r3, [r7, #14]
 800f596:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800f59a:	4613      	mov	r3, r2
 800f59c:	009b      	lsls	r3, r3, #2
 800f59e:	4413      	add	r3, r2
 800f5a0:	009b      	lsls	r3, r3, #2
 800f5a2:	3310      	adds	r3, #16
 800f5a4:	687a      	ldr	r2, [r7, #4]
 800f5a6:	4413      	add	r3, r2
 800f5a8:	3304      	adds	r3, #4
 800f5aa:	e00b      	b.n	800f5c4 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f5ac:	7bbb      	ldrb	r3, [r7, #14]
 800f5ae:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f5b2:	4613      	mov	r3, r2
 800f5b4:	009b      	lsls	r3, r3, #2
 800f5b6:	4413      	add	r3, r2
 800f5b8:	009b      	lsls	r3, r3, #2
 800f5ba:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800f5be:	687a      	ldr	r2, [r7, #4]
 800f5c0:	4413      	add	r3, r2
 800f5c2:	3304      	adds	r3, #4
 800f5c4:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800f5c6:	68bb      	ldr	r3, [r7, #8]
 800f5c8:	2200      	movs	r2, #0
 800f5ca:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800f5cc:	68bb      	ldr	r3, [r7, #8]
 800f5ce:	2202      	movs	r2, #2
 800f5d0:	4619      	mov	r1, r3
 800f5d2:	6878      	ldr	r0, [r7, #4]
 800f5d4:	f000 fc47 	bl	800fe66 <USBD_CtlSendData>
              break;
 800f5d8:	e06a      	b.n	800f6b0 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800f5da:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f5de:	2b00      	cmp	r3, #0
 800f5e0:	da11      	bge.n	800f606 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800f5e2:	7bbb      	ldrb	r3, [r7, #14]
 800f5e4:	f003 020f 	and.w	r2, r3, #15
 800f5e8:	6879      	ldr	r1, [r7, #4]
 800f5ea:	4613      	mov	r3, r2
 800f5ec:	009b      	lsls	r3, r3, #2
 800f5ee:	4413      	add	r3, r2
 800f5f0:	009b      	lsls	r3, r3, #2
 800f5f2:	440b      	add	r3, r1
 800f5f4:	3324      	adds	r3, #36	; 0x24
 800f5f6:	881b      	ldrh	r3, [r3, #0]
 800f5f8:	2b00      	cmp	r3, #0
 800f5fa:	d117      	bne.n	800f62c <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800f5fc:	6839      	ldr	r1, [r7, #0]
 800f5fe:	6878      	ldr	r0, [r7, #4]
 800f600:	f000 fbc0 	bl	800fd84 <USBD_CtlError>
                  break;
 800f604:	e054      	b.n	800f6b0 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800f606:	7bbb      	ldrb	r3, [r7, #14]
 800f608:	f003 020f 	and.w	r2, r3, #15
 800f60c:	6879      	ldr	r1, [r7, #4]
 800f60e:	4613      	mov	r3, r2
 800f610:	009b      	lsls	r3, r3, #2
 800f612:	4413      	add	r3, r2
 800f614:	009b      	lsls	r3, r3, #2
 800f616:	440b      	add	r3, r1
 800f618:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800f61c:	881b      	ldrh	r3, [r3, #0]
 800f61e:	2b00      	cmp	r3, #0
 800f620:	d104      	bne.n	800f62c <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800f622:	6839      	ldr	r1, [r7, #0]
 800f624:	6878      	ldr	r0, [r7, #4]
 800f626:	f000 fbad 	bl	800fd84 <USBD_CtlError>
                  break;
 800f62a:	e041      	b.n	800f6b0 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f62c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f630:	2b00      	cmp	r3, #0
 800f632:	da0b      	bge.n	800f64c <USBD_StdEPReq+0x23e>
 800f634:	7bbb      	ldrb	r3, [r7, #14]
 800f636:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800f63a:	4613      	mov	r3, r2
 800f63c:	009b      	lsls	r3, r3, #2
 800f63e:	4413      	add	r3, r2
 800f640:	009b      	lsls	r3, r3, #2
 800f642:	3310      	adds	r3, #16
 800f644:	687a      	ldr	r2, [r7, #4]
 800f646:	4413      	add	r3, r2
 800f648:	3304      	adds	r3, #4
 800f64a:	e00b      	b.n	800f664 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800f64c:	7bbb      	ldrb	r3, [r7, #14]
 800f64e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800f652:	4613      	mov	r3, r2
 800f654:	009b      	lsls	r3, r3, #2
 800f656:	4413      	add	r3, r2
 800f658:	009b      	lsls	r3, r3, #2
 800f65a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800f65e:	687a      	ldr	r2, [r7, #4]
 800f660:	4413      	add	r3, r2
 800f662:	3304      	adds	r3, #4
 800f664:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800f666:	7bbb      	ldrb	r3, [r7, #14]
 800f668:	2b00      	cmp	r3, #0
 800f66a:	d002      	beq.n	800f672 <USBD_StdEPReq+0x264>
 800f66c:	7bbb      	ldrb	r3, [r7, #14]
 800f66e:	2b80      	cmp	r3, #128	; 0x80
 800f670:	d103      	bne.n	800f67a <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800f672:	68bb      	ldr	r3, [r7, #8]
 800f674:	2200      	movs	r2, #0
 800f676:	601a      	str	r2, [r3, #0]
 800f678:	e00e      	b.n	800f698 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800f67a:	7bbb      	ldrb	r3, [r7, #14]
 800f67c:	4619      	mov	r1, r3
 800f67e:	6878      	ldr	r0, [r7, #4]
 800f680:	f003 ff50 	bl	8013524 <USBD_LL_IsStallEP>
 800f684:	4603      	mov	r3, r0
 800f686:	2b00      	cmp	r3, #0
 800f688:	d003      	beq.n	800f692 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800f68a:	68bb      	ldr	r3, [r7, #8]
 800f68c:	2201      	movs	r2, #1
 800f68e:	601a      	str	r2, [r3, #0]
 800f690:	e002      	b.n	800f698 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800f692:	68bb      	ldr	r3, [r7, #8]
 800f694:	2200      	movs	r2, #0
 800f696:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800f698:	68bb      	ldr	r3, [r7, #8]
 800f69a:	2202      	movs	r2, #2
 800f69c:	4619      	mov	r1, r3
 800f69e:	6878      	ldr	r0, [r7, #4]
 800f6a0:	f000 fbe1 	bl	800fe66 <USBD_CtlSendData>
              break;
 800f6a4:	e004      	b.n	800f6b0 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800f6a6:	6839      	ldr	r1, [r7, #0]
 800f6a8:	6878      	ldr	r0, [r7, #4]
 800f6aa:	f000 fb6b 	bl	800fd84 <USBD_CtlError>
              break;
 800f6ae:	bf00      	nop
          }
          break;
 800f6b0:	e004      	b.n	800f6bc <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800f6b2:	6839      	ldr	r1, [r7, #0]
 800f6b4:	6878      	ldr	r0, [r7, #4]
 800f6b6:	f000 fb65 	bl	800fd84 <USBD_CtlError>
          break;
 800f6ba:	bf00      	nop
      }
      break;
 800f6bc:	e004      	b.n	800f6c8 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800f6be:	6839      	ldr	r1, [r7, #0]
 800f6c0:	6878      	ldr	r0, [r7, #4]
 800f6c2:	f000 fb5f 	bl	800fd84 <USBD_CtlError>
      break;
 800f6c6:	bf00      	nop
  }

  return ret;
 800f6c8:	7bfb      	ldrb	r3, [r7, #15]
}
 800f6ca:	4618      	mov	r0, r3
 800f6cc:	3710      	adds	r7, #16
 800f6ce:	46bd      	mov	sp, r7
 800f6d0:	bd80      	pop	{r7, pc}
	...

0800f6d4 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f6d4:	b580      	push	{r7, lr}
 800f6d6:	b084      	sub	sp, #16
 800f6d8:	af00      	add	r7, sp, #0
 800f6da:	6078      	str	r0, [r7, #4]
 800f6dc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800f6de:	2300      	movs	r3, #0
 800f6e0:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800f6e2:	2300      	movs	r3, #0
 800f6e4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800f6e6:	2300      	movs	r3, #0
 800f6e8:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800f6ea:	683b      	ldr	r3, [r7, #0]
 800f6ec:	885b      	ldrh	r3, [r3, #2]
 800f6ee:	0a1b      	lsrs	r3, r3, #8
 800f6f0:	b29b      	uxth	r3, r3
 800f6f2:	3b01      	subs	r3, #1
 800f6f4:	2b0e      	cmp	r3, #14
 800f6f6:	f200 8152 	bhi.w	800f99e <USBD_GetDescriptor+0x2ca>
 800f6fa:	a201      	add	r2, pc, #4	; (adr r2, 800f700 <USBD_GetDescriptor+0x2c>)
 800f6fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f700:	0800f771 	.word	0x0800f771
 800f704:	0800f789 	.word	0x0800f789
 800f708:	0800f7c9 	.word	0x0800f7c9
 800f70c:	0800f99f 	.word	0x0800f99f
 800f710:	0800f99f 	.word	0x0800f99f
 800f714:	0800f93f 	.word	0x0800f93f
 800f718:	0800f96b 	.word	0x0800f96b
 800f71c:	0800f99f 	.word	0x0800f99f
 800f720:	0800f99f 	.word	0x0800f99f
 800f724:	0800f99f 	.word	0x0800f99f
 800f728:	0800f99f 	.word	0x0800f99f
 800f72c:	0800f99f 	.word	0x0800f99f
 800f730:	0800f99f 	.word	0x0800f99f
 800f734:	0800f99f 	.word	0x0800f99f
 800f738:	0800f73d 	.word	0x0800f73d
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f742:	69db      	ldr	r3, [r3, #28]
 800f744:	2b00      	cmp	r3, #0
 800f746:	d00b      	beq.n	800f760 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800f748:	687b      	ldr	r3, [r7, #4]
 800f74a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f74e:	69db      	ldr	r3, [r3, #28]
 800f750:	687a      	ldr	r2, [r7, #4]
 800f752:	7c12      	ldrb	r2, [r2, #16]
 800f754:	f107 0108 	add.w	r1, r7, #8
 800f758:	4610      	mov	r0, r2
 800f75a:	4798      	blx	r3
 800f75c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f75e:	e126      	b.n	800f9ae <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f760:	6839      	ldr	r1, [r7, #0]
 800f762:	6878      	ldr	r0, [r7, #4]
 800f764:	f000 fb0e 	bl	800fd84 <USBD_CtlError>
        err++;
 800f768:	7afb      	ldrb	r3, [r7, #11]
 800f76a:	3301      	adds	r3, #1
 800f76c:	72fb      	strb	r3, [r7, #11]
      break;
 800f76e:	e11e      	b.n	800f9ae <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800f770:	687b      	ldr	r3, [r7, #4]
 800f772:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f776:	681b      	ldr	r3, [r3, #0]
 800f778:	687a      	ldr	r2, [r7, #4]
 800f77a:	7c12      	ldrb	r2, [r2, #16]
 800f77c:	f107 0108 	add.w	r1, r7, #8
 800f780:	4610      	mov	r0, r2
 800f782:	4798      	blx	r3
 800f784:	60f8      	str	r0, [r7, #12]
      break;
 800f786:	e112      	b.n	800f9ae <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f788:	687b      	ldr	r3, [r7, #4]
 800f78a:	7c1b      	ldrb	r3, [r3, #16]
 800f78c:	2b00      	cmp	r3, #0
 800f78e:	d10d      	bne.n	800f7ac <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800f790:	687b      	ldr	r3, [r7, #4]
 800f792:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f796:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f798:	f107 0208 	add.w	r2, r7, #8
 800f79c:	4610      	mov	r0, r2
 800f79e:	4798      	blx	r3
 800f7a0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f7a2:	68fb      	ldr	r3, [r7, #12]
 800f7a4:	3301      	adds	r3, #1
 800f7a6:	2202      	movs	r2, #2
 800f7a8:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800f7aa:	e100      	b.n	800f9ae <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800f7ac:	687b      	ldr	r3, [r7, #4]
 800f7ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f7b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f7b4:	f107 0208 	add.w	r2, r7, #8
 800f7b8:	4610      	mov	r0, r2
 800f7ba:	4798      	blx	r3
 800f7bc:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800f7be:	68fb      	ldr	r3, [r7, #12]
 800f7c0:	3301      	adds	r3, #1
 800f7c2:	2202      	movs	r2, #2
 800f7c4:	701a      	strb	r2, [r3, #0]
      break;
 800f7c6:	e0f2      	b.n	800f9ae <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800f7c8:	683b      	ldr	r3, [r7, #0]
 800f7ca:	885b      	ldrh	r3, [r3, #2]
 800f7cc:	b2db      	uxtb	r3, r3
 800f7ce:	2b05      	cmp	r3, #5
 800f7d0:	f200 80ac 	bhi.w	800f92c <USBD_GetDescriptor+0x258>
 800f7d4:	a201      	add	r2, pc, #4	; (adr r2, 800f7dc <USBD_GetDescriptor+0x108>)
 800f7d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f7da:	bf00      	nop
 800f7dc:	0800f7f5 	.word	0x0800f7f5
 800f7e0:	0800f829 	.word	0x0800f829
 800f7e4:	0800f85d 	.word	0x0800f85d
 800f7e8:	0800f891 	.word	0x0800f891
 800f7ec:	0800f8c5 	.word	0x0800f8c5
 800f7f0:	0800f8f9 	.word	0x0800f8f9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f7fa:	685b      	ldr	r3, [r3, #4]
 800f7fc:	2b00      	cmp	r3, #0
 800f7fe:	d00b      	beq.n	800f818 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800f800:	687b      	ldr	r3, [r7, #4]
 800f802:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f806:	685b      	ldr	r3, [r3, #4]
 800f808:	687a      	ldr	r2, [r7, #4]
 800f80a:	7c12      	ldrb	r2, [r2, #16]
 800f80c:	f107 0108 	add.w	r1, r7, #8
 800f810:	4610      	mov	r0, r2
 800f812:	4798      	blx	r3
 800f814:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f816:	e091      	b.n	800f93c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f818:	6839      	ldr	r1, [r7, #0]
 800f81a:	6878      	ldr	r0, [r7, #4]
 800f81c:	f000 fab2 	bl	800fd84 <USBD_CtlError>
            err++;
 800f820:	7afb      	ldrb	r3, [r7, #11]
 800f822:	3301      	adds	r3, #1
 800f824:	72fb      	strb	r3, [r7, #11]
          break;
 800f826:	e089      	b.n	800f93c <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800f828:	687b      	ldr	r3, [r7, #4]
 800f82a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f82e:	689b      	ldr	r3, [r3, #8]
 800f830:	2b00      	cmp	r3, #0
 800f832:	d00b      	beq.n	800f84c <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800f834:	687b      	ldr	r3, [r7, #4]
 800f836:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f83a:	689b      	ldr	r3, [r3, #8]
 800f83c:	687a      	ldr	r2, [r7, #4]
 800f83e:	7c12      	ldrb	r2, [r2, #16]
 800f840:	f107 0108 	add.w	r1, r7, #8
 800f844:	4610      	mov	r0, r2
 800f846:	4798      	blx	r3
 800f848:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f84a:	e077      	b.n	800f93c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f84c:	6839      	ldr	r1, [r7, #0]
 800f84e:	6878      	ldr	r0, [r7, #4]
 800f850:	f000 fa98 	bl	800fd84 <USBD_CtlError>
            err++;
 800f854:	7afb      	ldrb	r3, [r7, #11]
 800f856:	3301      	adds	r3, #1
 800f858:	72fb      	strb	r3, [r7, #11]
          break;
 800f85a:	e06f      	b.n	800f93c <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800f85c:	687b      	ldr	r3, [r7, #4]
 800f85e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f862:	68db      	ldr	r3, [r3, #12]
 800f864:	2b00      	cmp	r3, #0
 800f866:	d00b      	beq.n	800f880 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800f868:	687b      	ldr	r3, [r7, #4]
 800f86a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f86e:	68db      	ldr	r3, [r3, #12]
 800f870:	687a      	ldr	r2, [r7, #4]
 800f872:	7c12      	ldrb	r2, [r2, #16]
 800f874:	f107 0108 	add.w	r1, r7, #8
 800f878:	4610      	mov	r0, r2
 800f87a:	4798      	blx	r3
 800f87c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f87e:	e05d      	b.n	800f93c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f880:	6839      	ldr	r1, [r7, #0]
 800f882:	6878      	ldr	r0, [r7, #4]
 800f884:	f000 fa7e 	bl	800fd84 <USBD_CtlError>
            err++;
 800f888:	7afb      	ldrb	r3, [r7, #11]
 800f88a:	3301      	adds	r3, #1
 800f88c:	72fb      	strb	r3, [r7, #11]
          break;
 800f88e:	e055      	b.n	800f93c <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800f890:	687b      	ldr	r3, [r7, #4]
 800f892:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f896:	691b      	ldr	r3, [r3, #16]
 800f898:	2b00      	cmp	r3, #0
 800f89a:	d00b      	beq.n	800f8b4 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800f89c:	687b      	ldr	r3, [r7, #4]
 800f89e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f8a2:	691b      	ldr	r3, [r3, #16]
 800f8a4:	687a      	ldr	r2, [r7, #4]
 800f8a6:	7c12      	ldrb	r2, [r2, #16]
 800f8a8:	f107 0108 	add.w	r1, r7, #8
 800f8ac:	4610      	mov	r0, r2
 800f8ae:	4798      	blx	r3
 800f8b0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f8b2:	e043      	b.n	800f93c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f8b4:	6839      	ldr	r1, [r7, #0]
 800f8b6:	6878      	ldr	r0, [r7, #4]
 800f8b8:	f000 fa64 	bl	800fd84 <USBD_CtlError>
            err++;
 800f8bc:	7afb      	ldrb	r3, [r7, #11]
 800f8be:	3301      	adds	r3, #1
 800f8c0:	72fb      	strb	r3, [r7, #11]
          break;
 800f8c2:	e03b      	b.n	800f93c <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800f8c4:	687b      	ldr	r3, [r7, #4]
 800f8c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f8ca:	695b      	ldr	r3, [r3, #20]
 800f8cc:	2b00      	cmp	r3, #0
 800f8ce:	d00b      	beq.n	800f8e8 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800f8d0:	687b      	ldr	r3, [r7, #4]
 800f8d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f8d6:	695b      	ldr	r3, [r3, #20]
 800f8d8:	687a      	ldr	r2, [r7, #4]
 800f8da:	7c12      	ldrb	r2, [r2, #16]
 800f8dc:	f107 0108 	add.w	r1, r7, #8
 800f8e0:	4610      	mov	r0, r2
 800f8e2:	4798      	blx	r3
 800f8e4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f8e6:	e029      	b.n	800f93c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f8e8:	6839      	ldr	r1, [r7, #0]
 800f8ea:	6878      	ldr	r0, [r7, #4]
 800f8ec:	f000 fa4a 	bl	800fd84 <USBD_CtlError>
            err++;
 800f8f0:	7afb      	ldrb	r3, [r7, #11]
 800f8f2:	3301      	adds	r3, #1
 800f8f4:	72fb      	strb	r3, [r7, #11]
          break;
 800f8f6:	e021      	b.n	800f93c <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800f8f8:	687b      	ldr	r3, [r7, #4]
 800f8fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f8fe:	699b      	ldr	r3, [r3, #24]
 800f900:	2b00      	cmp	r3, #0
 800f902:	d00b      	beq.n	800f91c <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800f90a:	699b      	ldr	r3, [r3, #24]
 800f90c:	687a      	ldr	r2, [r7, #4]
 800f90e:	7c12      	ldrb	r2, [r2, #16]
 800f910:	f107 0108 	add.w	r1, r7, #8
 800f914:	4610      	mov	r0, r2
 800f916:	4798      	blx	r3
 800f918:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800f91a:	e00f      	b.n	800f93c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800f91c:	6839      	ldr	r1, [r7, #0]
 800f91e:	6878      	ldr	r0, [r7, #4]
 800f920:	f000 fa30 	bl	800fd84 <USBD_CtlError>
            err++;
 800f924:	7afb      	ldrb	r3, [r7, #11]
 800f926:	3301      	adds	r3, #1
 800f928:	72fb      	strb	r3, [r7, #11]
          break;
 800f92a:	e007      	b.n	800f93c <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800f92c:	6839      	ldr	r1, [r7, #0]
 800f92e:	6878      	ldr	r0, [r7, #4]
 800f930:	f000 fa28 	bl	800fd84 <USBD_CtlError>
          err++;
 800f934:	7afb      	ldrb	r3, [r7, #11]
 800f936:	3301      	adds	r3, #1
 800f938:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800f93a:	bf00      	nop
      }
      break;
 800f93c:	e037      	b.n	800f9ae <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f93e:	687b      	ldr	r3, [r7, #4]
 800f940:	7c1b      	ldrb	r3, [r3, #16]
 800f942:	2b00      	cmp	r3, #0
 800f944:	d109      	bne.n	800f95a <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800f946:	687b      	ldr	r3, [r7, #4]
 800f948:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f94c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f94e:	f107 0208 	add.w	r2, r7, #8
 800f952:	4610      	mov	r0, r2
 800f954:	4798      	blx	r3
 800f956:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f958:	e029      	b.n	800f9ae <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f95a:	6839      	ldr	r1, [r7, #0]
 800f95c:	6878      	ldr	r0, [r7, #4]
 800f95e:	f000 fa11 	bl	800fd84 <USBD_CtlError>
        err++;
 800f962:	7afb      	ldrb	r3, [r7, #11]
 800f964:	3301      	adds	r3, #1
 800f966:	72fb      	strb	r3, [r7, #11]
      break;
 800f968:	e021      	b.n	800f9ae <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f96a:	687b      	ldr	r3, [r7, #4]
 800f96c:	7c1b      	ldrb	r3, [r3, #16]
 800f96e:	2b00      	cmp	r3, #0
 800f970:	d10d      	bne.n	800f98e <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800f972:	687b      	ldr	r3, [r7, #4]
 800f974:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800f978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f97a:	f107 0208 	add.w	r2, r7, #8
 800f97e:	4610      	mov	r0, r2
 800f980:	4798      	blx	r3
 800f982:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800f984:	68fb      	ldr	r3, [r7, #12]
 800f986:	3301      	adds	r3, #1
 800f988:	2207      	movs	r2, #7
 800f98a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800f98c:	e00f      	b.n	800f9ae <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800f98e:	6839      	ldr	r1, [r7, #0]
 800f990:	6878      	ldr	r0, [r7, #4]
 800f992:	f000 f9f7 	bl	800fd84 <USBD_CtlError>
        err++;
 800f996:	7afb      	ldrb	r3, [r7, #11]
 800f998:	3301      	adds	r3, #1
 800f99a:	72fb      	strb	r3, [r7, #11]
      break;
 800f99c:	e007      	b.n	800f9ae <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800f99e:	6839      	ldr	r1, [r7, #0]
 800f9a0:	6878      	ldr	r0, [r7, #4]
 800f9a2:	f000 f9ef 	bl	800fd84 <USBD_CtlError>
      err++;
 800f9a6:	7afb      	ldrb	r3, [r7, #11]
 800f9a8:	3301      	adds	r3, #1
 800f9aa:	72fb      	strb	r3, [r7, #11]
      break;
 800f9ac:	bf00      	nop
  }

  if (err != 0U)
 800f9ae:	7afb      	ldrb	r3, [r7, #11]
 800f9b0:	2b00      	cmp	r3, #0
 800f9b2:	d11e      	bne.n	800f9f2 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800f9b4:	683b      	ldr	r3, [r7, #0]
 800f9b6:	88db      	ldrh	r3, [r3, #6]
 800f9b8:	2b00      	cmp	r3, #0
 800f9ba:	d016      	beq.n	800f9ea <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800f9bc:	893b      	ldrh	r3, [r7, #8]
 800f9be:	2b00      	cmp	r3, #0
 800f9c0:	d00e      	beq.n	800f9e0 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800f9c2:	683b      	ldr	r3, [r7, #0]
 800f9c4:	88da      	ldrh	r2, [r3, #6]
 800f9c6:	893b      	ldrh	r3, [r7, #8]
 800f9c8:	4293      	cmp	r3, r2
 800f9ca:	bf28      	it	cs
 800f9cc:	4613      	movcs	r3, r2
 800f9ce:	b29b      	uxth	r3, r3
 800f9d0:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800f9d2:	893b      	ldrh	r3, [r7, #8]
 800f9d4:	461a      	mov	r2, r3
 800f9d6:	68f9      	ldr	r1, [r7, #12]
 800f9d8:	6878      	ldr	r0, [r7, #4]
 800f9da:	f000 fa44 	bl	800fe66 <USBD_CtlSendData>
 800f9de:	e009      	b.n	800f9f4 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800f9e0:	6839      	ldr	r1, [r7, #0]
 800f9e2:	6878      	ldr	r0, [r7, #4]
 800f9e4:	f000 f9ce 	bl	800fd84 <USBD_CtlError>
 800f9e8:	e004      	b.n	800f9f4 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800f9ea:	6878      	ldr	r0, [r7, #4]
 800f9ec:	f000 fa95 	bl	800ff1a <USBD_CtlSendStatus>
 800f9f0:	e000      	b.n	800f9f4 <USBD_GetDescriptor+0x320>
    return;
 800f9f2:	bf00      	nop
  }
}
 800f9f4:	3710      	adds	r7, #16
 800f9f6:	46bd      	mov	sp, r7
 800f9f8:	bd80      	pop	{r7, pc}
 800f9fa:	bf00      	nop

0800f9fc <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f9fc:	b580      	push	{r7, lr}
 800f9fe:	b084      	sub	sp, #16
 800fa00:	af00      	add	r7, sp, #0
 800fa02:	6078      	str	r0, [r7, #4]
 800fa04:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800fa06:	683b      	ldr	r3, [r7, #0]
 800fa08:	889b      	ldrh	r3, [r3, #4]
 800fa0a:	2b00      	cmp	r3, #0
 800fa0c:	d131      	bne.n	800fa72 <USBD_SetAddress+0x76>
 800fa0e:	683b      	ldr	r3, [r7, #0]
 800fa10:	88db      	ldrh	r3, [r3, #6]
 800fa12:	2b00      	cmp	r3, #0
 800fa14:	d12d      	bne.n	800fa72 <USBD_SetAddress+0x76>
 800fa16:	683b      	ldr	r3, [r7, #0]
 800fa18:	885b      	ldrh	r3, [r3, #2]
 800fa1a:	2b7f      	cmp	r3, #127	; 0x7f
 800fa1c:	d829      	bhi.n	800fa72 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800fa1e:	683b      	ldr	r3, [r7, #0]
 800fa20:	885b      	ldrh	r3, [r3, #2]
 800fa22:	b2db      	uxtb	r3, r3
 800fa24:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800fa28:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fa2a:	687b      	ldr	r3, [r7, #4]
 800fa2c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fa30:	b2db      	uxtb	r3, r3
 800fa32:	2b03      	cmp	r3, #3
 800fa34:	d104      	bne.n	800fa40 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800fa36:	6839      	ldr	r1, [r7, #0]
 800fa38:	6878      	ldr	r0, [r7, #4]
 800fa3a:	f000 f9a3 	bl	800fd84 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fa3e:	e01d      	b.n	800fa7c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	7bfa      	ldrb	r2, [r7, #15]
 800fa44:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800fa48:	7bfb      	ldrb	r3, [r7, #15]
 800fa4a:	4619      	mov	r1, r3
 800fa4c:	6878      	ldr	r0, [r7, #4]
 800fa4e:	f003 fd95 	bl	801357c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800fa52:	6878      	ldr	r0, [r7, #4]
 800fa54:	f000 fa61 	bl	800ff1a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800fa58:	7bfb      	ldrb	r3, [r7, #15]
 800fa5a:	2b00      	cmp	r3, #0
 800fa5c:	d004      	beq.n	800fa68 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	2202      	movs	r2, #2
 800fa62:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fa66:	e009      	b.n	800fa7c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800fa68:	687b      	ldr	r3, [r7, #4]
 800fa6a:	2201      	movs	r2, #1
 800fa6c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fa70:	e004      	b.n	800fa7c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800fa72:	6839      	ldr	r1, [r7, #0]
 800fa74:	6878      	ldr	r0, [r7, #4]
 800fa76:	f000 f985 	bl	800fd84 <USBD_CtlError>
  }
}
 800fa7a:	bf00      	nop
 800fa7c:	bf00      	nop
 800fa7e:	3710      	adds	r7, #16
 800fa80:	46bd      	mov	sp, r7
 800fa82:	bd80      	pop	{r7, pc}

0800fa84 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fa84:	b580      	push	{r7, lr}
 800fa86:	b084      	sub	sp, #16
 800fa88:	af00      	add	r7, sp, #0
 800fa8a:	6078      	str	r0, [r7, #4]
 800fa8c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800fa8e:	2300      	movs	r3, #0
 800fa90:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800fa92:	683b      	ldr	r3, [r7, #0]
 800fa94:	885b      	ldrh	r3, [r3, #2]
 800fa96:	b2da      	uxtb	r2, r3
 800fa98:	4b4c      	ldr	r3, [pc, #304]	; (800fbcc <USBD_SetConfig+0x148>)
 800fa9a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800fa9c:	4b4b      	ldr	r3, [pc, #300]	; (800fbcc <USBD_SetConfig+0x148>)
 800fa9e:	781b      	ldrb	r3, [r3, #0]
 800faa0:	2b01      	cmp	r3, #1
 800faa2:	d905      	bls.n	800fab0 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800faa4:	6839      	ldr	r1, [r7, #0]
 800faa6:	6878      	ldr	r0, [r7, #4]
 800faa8:	f000 f96c 	bl	800fd84 <USBD_CtlError>
    return USBD_FAIL;
 800faac:	2303      	movs	r3, #3
 800faae:	e088      	b.n	800fbc2 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800fab0:	687b      	ldr	r3, [r7, #4]
 800fab2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fab6:	b2db      	uxtb	r3, r3
 800fab8:	2b02      	cmp	r3, #2
 800faba:	d002      	beq.n	800fac2 <USBD_SetConfig+0x3e>
 800fabc:	2b03      	cmp	r3, #3
 800fabe:	d025      	beq.n	800fb0c <USBD_SetConfig+0x88>
 800fac0:	e071      	b.n	800fba6 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800fac2:	4b42      	ldr	r3, [pc, #264]	; (800fbcc <USBD_SetConfig+0x148>)
 800fac4:	781b      	ldrb	r3, [r3, #0]
 800fac6:	2b00      	cmp	r3, #0
 800fac8:	d01c      	beq.n	800fb04 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800faca:	4b40      	ldr	r3, [pc, #256]	; (800fbcc <USBD_SetConfig+0x148>)
 800facc:	781b      	ldrb	r3, [r3, #0]
 800face:	461a      	mov	r2, r3
 800fad0:	687b      	ldr	r3, [r7, #4]
 800fad2:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800fad4:	4b3d      	ldr	r3, [pc, #244]	; (800fbcc <USBD_SetConfig+0x148>)
 800fad6:	781b      	ldrb	r3, [r3, #0]
 800fad8:	4619      	mov	r1, r3
 800fada:	6878      	ldr	r0, [r7, #4]
 800fadc:	f7ff f91e 	bl	800ed1c <USBD_SetClassConfig>
 800fae0:	4603      	mov	r3, r0
 800fae2:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800fae4:	7bfb      	ldrb	r3, [r7, #15]
 800fae6:	2b00      	cmp	r3, #0
 800fae8:	d004      	beq.n	800faf4 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800faea:	6839      	ldr	r1, [r7, #0]
 800faec:	6878      	ldr	r0, [r7, #4]
 800faee:	f000 f949 	bl	800fd84 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800faf2:	e065      	b.n	800fbc0 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800faf4:	6878      	ldr	r0, [r7, #4]
 800faf6:	f000 fa10 	bl	800ff1a <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800fafa:	687b      	ldr	r3, [r7, #4]
 800fafc:	2203      	movs	r2, #3
 800fafe:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800fb02:	e05d      	b.n	800fbc0 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800fb04:	6878      	ldr	r0, [r7, #4]
 800fb06:	f000 fa08 	bl	800ff1a <USBD_CtlSendStatus>
      break;
 800fb0a:	e059      	b.n	800fbc0 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800fb0c:	4b2f      	ldr	r3, [pc, #188]	; (800fbcc <USBD_SetConfig+0x148>)
 800fb0e:	781b      	ldrb	r3, [r3, #0]
 800fb10:	2b00      	cmp	r3, #0
 800fb12:	d112      	bne.n	800fb3a <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800fb14:	687b      	ldr	r3, [r7, #4]
 800fb16:	2202      	movs	r2, #2
 800fb18:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800fb1c:	4b2b      	ldr	r3, [pc, #172]	; (800fbcc <USBD_SetConfig+0x148>)
 800fb1e:	781b      	ldrb	r3, [r3, #0]
 800fb20:	461a      	mov	r2, r3
 800fb22:	687b      	ldr	r3, [r7, #4]
 800fb24:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800fb26:	4b29      	ldr	r3, [pc, #164]	; (800fbcc <USBD_SetConfig+0x148>)
 800fb28:	781b      	ldrb	r3, [r3, #0]
 800fb2a:	4619      	mov	r1, r3
 800fb2c:	6878      	ldr	r0, [r7, #4]
 800fb2e:	f7ff f911 	bl	800ed54 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800fb32:	6878      	ldr	r0, [r7, #4]
 800fb34:	f000 f9f1 	bl	800ff1a <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800fb38:	e042      	b.n	800fbc0 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800fb3a:	4b24      	ldr	r3, [pc, #144]	; (800fbcc <USBD_SetConfig+0x148>)
 800fb3c:	781b      	ldrb	r3, [r3, #0]
 800fb3e:	461a      	mov	r2, r3
 800fb40:	687b      	ldr	r3, [r7, #4]
 800fb42:	685b      	ldr	r3, [r3, #4]
 800fb44:	429a      	cmp	r2, r3
 800fb46:	d02a      	beq.n	800fb9e <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800fb48:	687b      	ldr	r3, [r7, #4]
 800fb4a:	685b      	ldr	r3, [r3, #4]
 800fb4c:	b2db      	uxtb	r3, r3
 800fb4e:	4619      	mov	r1, r3
 800fb50:	6878      	ldr	r0, [r7, #4]
 800fb52:	f7ff f8ff 	bl	800ed54 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800fb56:	4b1d      	ldr	r3, [pc, #116]	; (800fbcc <USBD_SetConfig+0x148>)
 800fb58:	781b      	ldrb	r3, [r3, #0]
 800fb5a:	461a      	mov	r2, r3
 800fb5c:	687b      	ldr	r3, [r7, #4]
 800fb5e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800fb60:	4b1a      	ldr	r3, [pc, #104]	; (800fbcc <USBD_SetConfig+0x148>)
 800fb62:	781b      	ldrb	r3, [r3, #0]
 800fb64:	4619      	mov	r1, r3
 800fb66:	6878      	ldr	r0, [r7, #4]
 800fb68:	f7ff f8d8 	bl	800ed1c <USBD_SetClassConfig>
 800fb6c:	4603      	mov	r3, r0
 800fb6e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800fb70:	7bfb      	ldrb	r3, [r7, #15]
 800fb72:	2b00      	cmp	r3, #0
 800fb74:	d00f      	beq.n	800fb96 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800fb76:	6839      	ldr	r1, [r7, #0]
 800fb78:	6878      	ldr	r0, [r7, #4]
 800fb7a:	f000 f903 	bl	800fd84 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800fb7e:	687b      	ldr	r3, [r7, #4]
 800fb80:	685b      	ldr	r3, [r3, #4]
 800fb82:	b2db      	uxtb	r3, r3
 800fb84:	4619      	mov	r1, r3
 800fb86:	6878      	ldr	r0, [r7, #4]
 800fb88:	f7ff f8e4 	bl	800ed54 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800fb8c:	687b      	ldr	r3, [r7, #4]
 800fb8e:	2202      	movs	r2, #2
 800fb90:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800fb94:	e014      	b.n	800fbc0 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800fb96:	6878      	ldr	r0, [r7, #4]
 800fb98:	f000 f9bf 	bl	800ff1a <USBD_CtlSendStatus>
      break;
 800fb9c:	e010      	b.n	800fbc0 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800fb9e:	6878      	ldr	r0, [r7, #4]
 800fba0:	f000 f9bb 	bl	800ff1a <USBD_CtlSendStatus>
      break;
 800fba4:	e00c      	b.n	800fbc0 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800fba6:	6839      	ldr	r1, [r7, #0]
 800fba8:	6878      	ldr	r0, [r7, #4]
 800fbaa:	f000 f8eb 	bl	800fd84 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800fbae:	4b07      	ldr	r3, [pc, #28]	; (800fbcc <USBD_SetConfig+0x148>)
 800fbb0:	781b      	ldrb	r3, [r3, #0]
 800fbb2:	4619      	mov	r1, r3
 800fbb4:	6878      	ldr	r0, [r7, #4]
 800fbb6:	f7ff f8cd 	bl	800ed54 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800fbba:	2303      	movs	r3, #3
 800fbbc:	73fb      	strb	r3, [r7, #15]
      break;
 800fbbe:	bf00      	nop
  }

  return ret;
 800fbc0:	7bfb      	ldrb	r3, [r7, #15]
}
 800fbc2:	4618      	mov	r0, r3
 800fbc4:	3710      	adds	r7, #16
 800fbc6:	46bd      	mov	sp, r7
 800fbc8:	bd80      	pop	{r7, pc}
 800fbca:	bf00      	nop
 800fbcc:	20003f78 	.word	0x20003f78

0800fbd0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fbd0:	b580      	push	{r7, lr}
 800fbd2:	b082      	sub	sp, #8
 800fbd4:	af00      	add	r7, sp, #0
 800fbd6:	6078      	str	r0, [r7, #4]
 800fbd8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800fbda:	683b      	ldr	r3, [r7, #0]
 800fbdc:	88db      	ldrh	r3, [r3, #6]
 800fbde:	2b01      	cmp	r3, #1
 800fbe0:	d004      	beq.n	800fbec <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800fbe2:	6839      	ldr	r1, [r7, #0]
 800fbe4:	6878      	ldr	r0, [r7, #4]
 800fbe6:	f000 f8cd 	bl	800fd84 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800fbea:	e023      	b.n	800fc34 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800fbec:	687b      	ldr	r3, [r7, #4]
 800fbee:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fbf2:	b2db      	uxtb	r3, r3
 800fbf4:	2b02      	cmp	r3, #2
 800fbf6:	dc02      	bgt.n	800fbfe <USBD_GetConfig+0x2e>
 800fbf8:	2b00      	cmp	r3, #0
 800fbfa:	dc03      	bgt.n	800fc04 <USBD_GetConfig+0x34>
 800fbfc:	e015      	b.n	800fc2a <USBD_GetConfig+0x5a>
 800fbfe:	2b03      	cmp	r3, #3
 800fc00:	d00b      	beq.n	800fc1a <USBD_GetConfig+0x4a>
 800fc02:	e012      	b.n	800fc2a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800fc04:	687b      	ldr	r3, [r7, #4]
 800fc06:	2200      	movs	r2, #0
 800fc08:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800fc0a:	687b      	ldr	r3, [r7, #4]
 800fc0c:	3308      	adds	r3, #8
 800fc0e:	2201      	movs	r2, #1
 800fc10:	4619      	mov	r1, r3
 800fc12:	6878      	ldr	r0, [r7, #4]
 800fc14:	f000 f927 	bl	800fe66 <USBD_CtlSendData>
        break;
 800fc18:	e00c      	b.n	800fc34 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800fc1a:	687b      	ldr	r3, [r7, #4]
 800fc1c:	3304      	adds	r3, #4
 800fc1e:	2201      	movs	r2, #1
 800fc20:	4619      	mov	r1, r3
 800fc22:	6878      	ldr	r0, [r7, #4]
 800fc24:	f000 f91f 	bl	800fe66 <USBD_CtlSendData>
        break;
 800fc28:	e004      	b.n	800fc34 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800fc2a:	6839      	ldr	r1, [r7, #0]
 800fc2c:	6878      	ldr	r0, [r7, #4]
 800fc2e:	f000 f8a9 	bl	800fd84 <USBD_CtlError>
        break;
 800fc32:	bf00      	nop
}
 800fc34:	bf00      	nop
 800fc36:	3708      	adds	r7, #8
 800fc38:	46bd      	mov	sp, r7
 800fc3a:	bd80      	pop	{r7, pc}

0800fc3c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fc3c:	b580      	push	{r7, lr}
 800fc3e:	b082      	sub	sp, #8
 800fc40:	af00      	add	r7, sp, #0
 800fc42:	6078      	str	r0, [r7, #4]
 800fc44:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800fc46:	687b      	ldr	r3, [r7, #4]
 800fc48:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fc4c:	b2db      	uxtb	r3, r3
 800fc4e:	3b01      	subs	r3, #1
 800fc50:	2b02      	cmp	r3, #2
 800fc52:	d81e      	bhi.n	800fc92 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800fc54:	683b      	ldr	r3, [r7, #0]
 800fc56:	88db      	ldrh	r3, [r3, #6]
 800fc58:	2b02      	cmp	r3, #2
 800fc5a:	d004      	beq.n	800fc66 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800fc5c:	6839      	ldr	r1, [r7, #0]
 800fc5e:	6878      	ldr	r0, [r7, #4]
 800fc60:	f000 f890 	bl	800fd84 <USBD_CtlError>
        break;
 800fc64:	e01a      	b.n	800fc9c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800fc66:	687b      	ldr	r3, [r7, #4]
 800fc68:	2201      	movs	r2, #1
 800fc6a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800fc6c:	687b      	ldr	r3, [r7, #4]
 800fc6e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800fc72:	2b00      	cmp	r3, #0
 800fc74:	d005      	beq.n	800fc82 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800fc76:	687b      	ldr	r3, [r7, #4]
 800fc78:	68db      	ldr	r3, [r3, #12]
 800fc7a:	f043 0202 	orr.w	r2, r3, #2
 800fc7e:	687b      	ldr	r3, [r7, #4]
 800fc80:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800fc82:	687b      	ldr	r3, [r7, #4]
 800fc84:	330c      	adds	r3, #12
 800fc86:	2202      	movs	r2, #2
 800fc88:	4619      	mov	r1, r3
 800fc8a:	6878      	ldr	r0, [r7, #4]
 800fc8c:	f000 f8eb 	bl	800fe66 <USBD_CtlSendData>
      break;
 800fc90:	e004      	b.n	800fc9c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800fc92:	6839      	ldr	r1, [r7, #0]
 800fc94:	6878      	ldr	r0, [r7, #4]
 800fc96:	f000 f875 	bl	800fd84 <USBD_CtlError>
      break;
 800fc9a:	bf00      	nop
  }
}
 800fc9c:	bf00      	nop
 800fc9e:	3708      	adds	r7, #8
 800fca0:	46bd      	mov	sp, r7
 800fca2:	bd80      	pop	{r7, pc}

0800fca4 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fca4:	b580      	push	{r7, lr}
 800fca6:	b082      	sub	sp, #8
 800fca8:	af00      	add	r7, sp, #0
 800fcaa:	6078      	str	r0, [r7, #4]
 800fcac:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800fcae:	683b      	ldr	r3, [r7, #0]
 800fcb0:	885b      	ldrh	r3, [r3, #2]
 800fcb2:	2b01      	cmp	r3, #1
 800fcb4:	d106      	bne.n	800fcc4 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800fcb6:	687b      	ldr	r3, [r7, #4]
 800fcb8:	2201      	movs	r2, #1
 800fcba:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800fcbe:	6878      	ldr	r0, [r7, #4]
 800fcc0:	f000 f92b 	bl	800ff1a <USBD_CtlSendStatus>
  }
}
 800fcc4:	bf00      	nop
 800fcc6:	3708      	adds	r7, #8
 800fcc8:	46bd      	mov	sp, r7
 800fcca:	bd80      	pop	{r7, pc}

0800fccc <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fccc:	b580      	push	{r7, lr}
 800fcce:	b082      	sub	sp, #8
 800fcd0:	af00      	add	r7, sp, #0
 800fcd2:	6078      	str	r0, [r7, #4]
 800fcd4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800fcd6:	687b      	ldr	r3, [r7, #4]
 800fcd8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fcdc:	b2db      	uxtb	r3, r3
 800fcde:	3b01      	subs	r3, #1
 800fce0:	2b02      	cmp	r3, #2
 800fce2:	d80b      	bhi.n	800fcfc <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800fce4:	683b      	ldr	r3, [r7, #0]
 800fce6:	885b      	ldrh	r3, [r3, #2]
 800fce8:	2b01      	cmp	r3, #1
 800fcea:	d10c      	bne.n	800fd06 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800fcec:	687b      	ldr	r3, [r7, #4]
 800fcee:	2200      	movs	r2, #0
 800fcf0:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800fcf4:	6878      	ldr	r0, [r7, #4]
 800fcf6:	f000 f910 	bl	800ff1a <USBD_CtlSendStatus>
      }
      break;
 800fcfa:	e004      	b.n	800fd06 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800fcfc:	6839      	ldr	r1, [r7, #0]
 800fcfe:	6878      	ldr	r0, [r7, #4]
 800fd00:	f000 f840 	bl	800fd84 <USBD_CtlError>
      break;
 800fd04:	e000      	b.n	800fd08 <USBD_ClrFeature+0x3c>
      break;
 800fd06:	bf00      	nop
  }
}
 800fd08:	bf00      	nop
 800fd0a:	3708      	adds	r7, #8
 800fd0c:	46bd      	mov	sp, r7
 800fd0e:	bd80      	pop	{r7, pc}

0800fd10 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800fd10:	b580      	push	{r7, lr}
 800fd12:	b084      	sub	sp, #16
 800fd14:	af00      	add	r7, sp, #0
 800fd16:	6078      	str	r0, [r7, #4]
 800fd18:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800fd1a:	683b      	ldr	r3, [r7, #0]
 800fd1c:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800fd1e:	68fb      	ldr	r3, [r7, #12]
 800fd20:	781a      	ldrb	r2, [r3, #0]
 800fd22:	687b      	ldr	r3, [r7, #4]
 800fd24:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800fd26:	68fb      	ldr	r3, [r7, #12]
 800fd28:	3301      	adds	r3, #1
 800fd2a:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800fd2c:	68fb      	ldr	r3, [r7, #12]
 800fd2e:	781a      	ldrb	r2, [r3, #0]
 800fd30:	687b      	ldr	r3, [r7, #4]
 800fd32:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800fd34:	68fb      	ldr	r3, [r7, #12]
 800fd36:	3301      	adds	r3, #1
 800fd38:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800fd3a:	68f8      	ldr	r0, [r7, #12]
 800fd3c:	f7ff fa91 	bl	800f262 <SWAPBYTE>
 800fd40:	4603      	mov	r3, r0
 800fd42:	461a      	mov	r2, r3
 800fd44:	687b      	ldr	r3, [r7, #4]
 800fd46:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800fd48:	68fb      	ldr	r3, [r7, #12]
 800fd4a:	3301      	adds	r3, #1
 800fd4c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800fd4e:	68fb      	ldr	r3, [r7, #12]
 800fd50:	3301      	adds	r3, #1
 800fd52:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800fd54:	68f8      	ldr	r0, [r7, #12]
 800fd56:	f7ff fa84 	bl	800f262 <SWAPBYTE>
 800fd5a:	4603      	mov	r3, r0
 800fd5c:	461a      	mov	r2, r3
 800fd5e:	687b      	ldr	r3, [r7, #4]
 800fd60:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800fd62:	68fb      	ldr	r3, [r7, #12]
 800fd64:	3301      	adds	r3, #1
 800fd66:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800fd68:	68fb      	ldr	r3, [r7, #12]
 800fd6a:	3301      	adds	r3, #1
 800fd6c:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800fd6e:	68f8      	ldr	r0, [r7, #12]
 800fd70:	f7ff fa77 	bl	800f262 <SWAPBYTE>
 800fd74:	4603      	mov	r3, r0
 800fd76:	461a      	mov	r2, r3
 800fd78:	687b      	ldr	r3, [r7, #4]
 800fd7a:	80da      	strh	r2, [r3, #6]
}
 800fd7c:	bf00      	nop
 800fd7e:	3710      	adds	r7, #16
 800fd80:	46bd      	mov	sp, r7
 800fd82:	bd80      	pop	{r7, pc}

0800fd84 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fd84:	b580      	push	{r7, lr}
 800fd86:	b082      	sub	sp, #8
 800fd88:	af00      	add	r7, sp, #0
 800fd8a:	6078      	str	r0, [r7, #4]
 800fd8c:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800fd8e:	2180      	movs	r1, #128	; 0x80
 800fd90:	6878      	ldr	r0, [r7, #4]
 800fd92:	f003 fb5b 	bl	801344c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800fd96:	2100      	movs	r1, #0
 800fd98:	6878      	ldr	r0, [r7, #4]
 800fd9a:	f003 fb57 	bl	801344c <USBD_LL_StallEP>
}
 800fd9e:	bf00      	nop
 800fda0:	3708      	adds	r7, #8
 800fda2:	46bd      	mov	sp, r7
 800fda4:	bd80      	pop	{r7, pc}

0800fda6 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800fda6:	b580      	push	{r7, lr}
 800fda8:	b086      	sub	sp, #24
 800fdaa:	af00      	add	r7, sp, #0
 800fdac:	60f8      	str	r0, [r7, #12]
 800fdae:	60b9      	str	r1, [r7, #8]
 800fdb0:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800fdb2:	2300      	movs	r3, #0
 800fdb4:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800fdb6:	68fb      	ldr	r3, [r7, #12]
 800fdb8:	2b00      	cmp	r3, #0
 800fdba:	d036      	beq.n	800fe2a <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800fdbc:	68fb      	ldr	r3, [r7, #12]
 800fdbe:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800fdc0:	6938      	ldr	r0, [r7, #16]
 800fdc2:	f000 f836 	bl	800fe32 <USBD_GetLen>
 800fdc6:	4603      	mov	r3, r0
 800fdc8:	3301      	adds	r3, #1
 800fdca:	b29b      	uxth	r3, r3
 800fdcc:	005b      	lsls	r3, r3, #1
 800fdce:	b29a      	uxth	r2, r3
 800fdd0:	687b      	ldr	r3, [r7, #4]
 800fdd2:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800fdd4:	7dfb      	ldrb	r3, [r7, #23]
 800fdd6:	68ba      	ldr	r2, [r7, #8]
 800fdd8:	4413      	add	r3, r2
 800fdda:	687a      	ldr	r2, [r7, #4]
 800fddc:	7812      	ldrb	r2, [r2, #0]
 800fdde:	701a      	strb	r2, [r3, #0]
  idx++;
 800fde0:	7dfb      	ldrb	r3, [r7, #23]
 800fde2:	3301      	adds	r3, #1
 800fde4:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800fde6:	7dfb      	ldrb	r3, [r7, #23]
 800fde8:	68ba      	ldr	r2, [r7, #8]
 800fdea:	4413      	add	r3, r2
 800fdec:	2203      	movs	r2, #3
 800fdee:	701a      	strb	r2, [r3, #0]
  idx++;
 800fdf0:	7dfb      	ldrb	r3, [r7, #23]
 800fdf2:	3301      	adds	r3, #1
 800fdf4:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800fdf6:	e013      	b.n	800fe20 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800fdf8:	7dfb      	ldrb	r3, [r7, #23]
 800fdfa:	68ba      	ldr	r2, [r7, #8]
 800fdfc:	4413      	add	r3, r2
 800fdfe:	693a      	ldr	r2, [r7, #16]
 800fe00:	7812      	ldrb	r2, [r2, #0]
 800fe02:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800fe04:	693b      	ldr	r3, [r7, #16]
 800fe06:	3301      	adds	r3, #1
 800fe08:	613b      	str	r3, [r7, #16]
    idx++;
 800fe0a:	7dfb      	ldrb	r3, [r7, #23]
 800fe0c:	3301      	adds	r3, #1
 800fe0e:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800fe10:	7dfb      	ldrb	r3, [r7, #23]
 800fe12:	68ba      	ldr	r2, [r7, #8]
 800fe14:	4413      	add	r3, r2
 800fe16:	2200      	movs	r2, #0
 800fe18:	701a      	strb	r2, [r3, #0]
    idx++;
 800fe1a:	7dfb      	ldrb	r3, [r7, #23]
 800fe1c:	3301      	adds	r3, #1
 800fe1e:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800fe20:	693b      	ldr	r3, [r7, #16]
 800fe22:	781b      	ldrb	r3, [r3, #0]
 800fe24:	2b00      	cmp	r3, #0
 800fe26:	d1e7      	bne.n	800fdf8 <USBD_GetString+0x52>
 800fe28:	e000      	b.n	800fe2c <USBD_GetString+0x86>
    return;
 800fe2a:	bf00      	nop
  }
}
 800fe2c:	3718      	adds	r7, #24
 800fe2e:	46bd      	mov	sp, r7
 800fe30:	bd80      	pop	{r7, pc}

0800fe32 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800fe32:	b480      	push	{r7}
 800fe34:	b085      	sub	sp, #20
 800fe36:	af00      	add	r7, sp, #0
 800fe38:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800fe3a:	2300      	movs	r3, #0
 800fe3c:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800fe3e:	687b      	ldr	r3, [r7, #4]
 800fe40:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800fe42:	e005      	b.n	800fe50 <USBD_GetLen+0x1e>
  {
    len++;
 800fe44:	7bfb      	ldrb	r3, [r7, #15]
 800fe46:	3301      	adds	r3, #1
 800fe48:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800fe4a:	68bb      	ldr	r3, [r7, #8]
 800fe4c:	3301      	adds	r3, #1
 800fe4e:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800fe50:	68bb      	ldr	r3, [r7, #8]
 800fe52:	781b      	ldrb	r3, [r3, #0]
 800fe54:	2b00      	cmp	r3, #0
 800fe56:	d1f5      	bne.n	800fe44 <USBD_GetLen+0x12>
  }

  return len;
 800fe58:	7bfb      	ldrb	r3, [r7, #15]
}
 800fe5a:	4618      	mov	r0, r3
 800fe5c:	3714      	adds	r7, #20
 800fe5e:	46bd      	mov	sp, r7
 800fe60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe64:	4770      	bx	lr

0800fe66 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800fe66:	b580      	push	{r7, lr}
 800fe68:	b084      	sub	sp, #16
 800fe6a:	af00      	add	r7, sp, #0
 800fe6c:	60f8      	str	r0, [r7, #12]
 800fe6e:	60b9      	str	r1, [r7, #8]
 800fe70:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800fe72:	68fb      	ldr	r3, [r7, #12]
 800fe74:	2202      	movs	r2, #2
 800fe76:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800fe7a:	68fb      	ldr	r3, [r7, #12]
 800fe7c:	687a      	ldr	r2, [r7, #4]
 800fe7e:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800fe80:	68fb      	ldr	r3, [r7, #12]
 800fe82:	687a      	ldr	r2, [r7, #4]
 800fe84:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800fe86:	687b      	ldr	r3, [r7, #4]
 800fe88:	68ba      	ldr	r2, [r7, #8]
 800fe8a:	2100      	movs	r1, #0
 800fe8c:	68f8      	ldr	r0, [r7, #12]
 800fe8e:	f003 fbab 	bl	80135e8 <USBD_LL_Transmit>

  return USBD_OK;
 800fe92:	2300      	movs	r3, #0
}
 800fe94:	4618      	mov	r0, r3
 800fe96:	3710      	adds	r7, #16
 800fe98:	46bd      	mov	sp, r7
 800fe9a:	bd80      	pop	{r7, pc}

0800fe9c <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800fe9c:	b580      	push	{r7, lr}
 800fe9e:	b084      	sub	sp, #16
 800fea0:	af00      	add	r7, sp, #0
 800fea2:	60f8      	str	r0, [r7, #12]
 800fea4:	60b9      	str	r1, [r7, #8]
 800fea6:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800fea8:	687b      	ldr	r3, [r7, #4]
 800feaa:	68ba      	ldr	r2, [r7, #8]
 800feac:	2100      	movs	r1, #0
 800feae:	68f8      	ldr	r0, [r7, #12]
 800feb0:	f003 fb9a 	bl	80135e8 <USBD_LL_Transmit>

  return USBD_OK;
 800feb4:	2300      	movs	r3, #0
}
 800feb6:	4618      	mov	r0, r3
 800feb8:	3710      	adds	r7, #16
 800feba:	46bd      	mov	sp, r7
 800febc:	bd80      	pop	{r7, pc}

0800febe <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800febe:	b580      	push	{r7, lr}
 800fec0:	b084      	sub	sp, #16
 800fec2:	af00      	add	r7, sp, #0
 800fec4:	60f8      	str	r0, [r7, #12]
 800fec6:	60b9      	str	r1, [r7, #8]
 800fec8:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800feca:	68fb      	ldr	r3, [r7, #12]
 800fecc:	2203      	movs	r2, #3
 800fece:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800fed2:	68fb      	ldr	r3, [r7, #12]
 800fed4:	687a      	ldr	r2, [r7, #4]
 800fed6:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800feda:	68fb      	ldr	r3, [r7, #12]
 800fedc:	687a      	ldr	r2, [r7, #4]
 800fede:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800fee2:	687b      	ldr	r3, [r7, #4]
 800fee4:	68ba      	ldr	r2, [r7, #8]
 800fee6:	2100      	movs	r1, #0
 800fee8:	68f8      	ldr	r0, [r7, #12]
 800feea:	f003 fbb5 	bl	8013658 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800feee:	2300      	movs	r3, #0
}
 800fef0:	4618      	mov	r0, r3
 800fef2:	3710      	adds	r7, #16
 800fef4:	46bd      	mov	sp, r7
 800fef6:	bd80      	pop	{r7, pc}

0800fef8 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800fef8:	b580      	push	{r7, lr}
 800fefa:	b084      	sub	sp, #16
 800fefc:	af00      	add	r7, sp, #0
 800fefe:	60f8      	str	r0, [r7, #12]
 800ff00:	60b9      	str	r1, [r7, #8]
 800ff02:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ff04:	687b      	ldr	r3, [r7, #4]
 800ff06:	68ba      	ldr	r2, [r7, #8]
 800ff08:	2100      	movs	r1, #0
 800ff0a:	68f8      	ldr	r0, [r7, #12]
 800ff0c:	f003 fba4 	bl	8013658 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ff10:	2300      	movs	r3, #0
}
 800ff12:	4618      	mov	r0, r3
 800ff14:	3710      	adds	r7, #16
 800ff16:	46bd      	mov	sp, r7
 800ff18:	bd80      	pop	{r7, pc}

0800ff1a <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ff1a:	b580      	push	{r7, lr}
 800ff1c:	b082      	sub	sp, #8
 800ff1e:	af00      	add	r7, sp, #0
 800ff20:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ff22:	687b      	ldr	r3, [r7, #4]
 800ff24:	2204      	movs	r2, #4
 800ff26:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ff2a:	2300      	movs	r3, #0
 800ff2c:	2200      	movs	r2, #0
 800ff2e:	2100      	movs	r1, #0
 800ff30:	6878      	ldr	r0, [r7, #4]
 800ff32:	f003 fb59 	bl	80135e8 <USBD_LL_Transmit>

  return USBD_OK;
 800ff36:	2300      	movs	r3, #0
}
 800ff38:	4618      	mov	r0, r3
 800ff3a:	3708      	adds	r7, #8
 800ff3c:	46bd      	mov	sp, r7
 800ff3e:	bd80      	pop	{r7, pc}

0800ff40 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800ff40:	b580      	push	{r7, lr}
 800ff42:	b082      	sub	sp, #8
 800ff44:	af00      	add	r7, sp, #0
 800ff46:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800ff48:	687b      	ldr	r3, [r7, #4]
 800ff4a:	2205      	movs	r2, #5
 800ff4c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ff50:	2300      	movs	r3, #0
 800ff52:	2200      	movs	r2, #0
 800ff54:	2100      	movs	r1, #0
 800ff56:	6878      	ldr	r0, [r7, #4]
 800ff58:	f003 fb7e 	bl	8013658 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ff5c:	2300      	movs	r3, #0
}
 800ff5e:	4618      	mov	r0, r3
 800ff60:	3708      	adds	r7, #8
 800ff62:	46bd      	mov	sp, r7
 800ff64:	bd80      	pop	{r7, pc}
	...

0800ff68 <__NVIC_SetPriority>:
{
 800ff68:	b480      	push	{r7}
 800ff6a:	b083      	sub	sp, #12
 800ff6c:	af00      	add	r7, sp, #0
 800ff6e:	4603      	mov	r3, r0
 800ff70:	6039      	str	r1, [r7, #0]
 800ff72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ff74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ff78:	2b00      	cmp	r3, #0
 800ff7a:	db0a      	blt.n	800ff92 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ff7c:	683b      	ldr	r3, [r7, #0]
 800ff7e:	b2da      	uxtb	r2, r3
 800ff80:	490c      	ldr	r1, [pc, #48]	; (800ffb4 <__NVIC_SetPriority+0x4c>)
 800ff82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ff86:	0112      	lsls	r2, r2, #4
 800ff88:	b2d2      	uxtb	r2, r2
 800ff8a:	440b      	add	r3, r1
 800ff8c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800ff90:	e00a      	b.n	800ffa8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ff92:	683b      	ldr	r3, [r7, #0]
 800ff94:	b2da      	uxtb	r2, r3
 800ff96:	4908      	ldr	r1, [pc, #32]	; (800ffb8 <__NVIC_SetPriority+0x50>)
 800ff98:	79fb      	ldrb	r3, [r7, #7]
 800ff9a:	f003 030f 	and.w	r3, r3, #15
 800ff9e:	3b04      	subs	r3, #4
 800ffa0:	0112      	lsls	r2, r2, #4
 800ffa2:	b2d2      	uxtb	r2, r2
 800ffa4:	440b      	add	r3, r1
 800ffa6:	761a      	strb	r2, [r3, #24]
}
 800ffa8:	bf00      	nop
 800ffaa:	370c      	adds	r7, #12
 800ffac:	46bd      	mov	sp, r7
 800ffae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffb2:	4770      	bx	lr
 800ffb4:	e000e100 	.word	0xe000e100
 800ffb8:	e000ed00 	.word	0xe000ed00

0800ffbc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800ffbc:	b580      	push	{r7, lr}
 800ffbe:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800ffc0:	4b05      	ldr	r3, [pc, #20]	; (800ffd8 <SysTick_Handler+0x1c>)
 800ffc2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 800ffc4:	f001 fd28 	bl	8011a18 <xTaskGetSchedulerState>
 800ffc8:	4603      	mov	r3, r0
 800ffca:	2b01      	cmp	r3, #1
 800ffcc:	d001      	beq.n	800ffd2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800ffce:	f002 fb13 	bl	80125f8 <xPortSysTickHandler>
  }
}
 800ffd2:	bf00      	nop
 800ffd4:	bd80      	pop	{r7, pc}
 800ffd6:	bf00      	nop
 800ffd8:	e000e010 	.word	0xe000e010

0800ffdc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800ffdc:	b580      	push	{r7, lr}
 800ffde:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800ffe0:	2100      	movs	r1, #0
 800ffe2:	f06f 0004 	mvn.w	r0, #4
 800ffe6:	f7ff ffbf 	bl	800ff68 <__NVIC_SetPriority>
#endif
}
 800ffea:	bf00      	nop
 800ffec:	bd80      	pop	{r7, pc}
	...

0800fff0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800fff0:	b480      	push	{r7}
 800fff2:	b083      	sub	sp, #12
 800fff4:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800fff6:	f3ef 8305 	mrs	r3, IPSR
 800fffa:	603b      	str	r3, [r7, #0]
  return(result);
 800fffc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800fffe:	2b00      	cmp	r3, #0
 8010000:	d003      	beq.n	801000a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8010002:	f06f 0305 	mvn.w	r3, #5
 8010006:	607b      	str	r3, [r7, #4]
 8010008:	e00c      	b.n	8010024 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 801000a:	4b0a      	ldr	r3, [pc, #40]	; (8010034 <osKernelInitialize+0x44>)
 801000c:	681b      	ldr	r3, [r3, #0]
 801000e:	2b00      	cmp	r3, #0
 8010010:	d105      	bne.n	801001e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8010012:	4b08      	ldr	r3, [pc, #32]	; (8010034 <osKernelInitialize+0x44>)
 8010014:	2201      	movs	r2, #1
 8010016:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8010018:	2300      	movs	r3, #0
 801001a:	607b      	str	r3, [r7, #4]
 801001c:	e002      	b.n	8010024 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 801001e:	f04f 33ff 	mov.w	r3, #4294967295
 8010022:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8010024:	687b      	ldr	r3, [r7, #4]
}
 8010026:	4618      	mov	r0, r3
 8010028:	370c      	adds	r7, #12
 801002a:	46bd      	mov	sp, r7
 801002c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010030:	4770      	bx	lr
 8010032:	bf00      	nop
 8010034:	20003f7c 	.word	0x20003f7c

08010038 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8010038:	b580      	push	{r7, lr}
 801003a:	b082      	sub	sp, #8
 801003c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 801003e:	f3ef 8305 	mrs	r3, IPSR
 8010042:	603b      	str	r3, [r7, #0]
  return(result);
 8010044:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8010046:	2b00      	cmp	r3, #0
 8010048:	d003      	beq.n	8010052 <osKernelStart+0x1a>
    stat = osErrorISR;
 801004a:	f06f 0305 	mvn.w	r3, #5
 801004e:	607b      	str	r3, [r7, #4]
 8010050:	e010      	b.n	8010074 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8010052:	4b0b      	ldr	r3, [pc, #44]	; (8010080 <osKernelStart+0x48>)
 8010054:	681b      	ldr	r3, [r3, #0]
 8010056:	2b01      	cmp	r3, #1
 8010058:	d109      	bne.n	801006e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 801005a:	f7ff ffbf 	bl	800ffdc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 801005e:	4b08      	ldr	r3, [pc, #32]	; (8010080 <osKernelStart+0x48>)
 8010060:	2202      	movs	r2, #2
 8010062:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8010064:	f001 f87c 	bl	8011160 <vTaskStartScheduler>
      stat = osOK;
 8010068:	2300      	movs	r3, #0
 801006a:	607b      	str	r3, [r7, #4]
 801006c:	e002      	b.n	8010074 <osKernelStart+0x3c>
    } else {
      stat = osError;
 801006e:	f04f 33ff 	mov.w	r3, #4294967295
 8010072:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8010074:	687b      	ldr	r3, [r7, #4]
}
 8010076:	4618      	mov	r0, r3
 8010078:	3708      	adds	r7, #8
 801007a:	46bd      	mov	sp, r7
 801007c:	bd80      	pop	{r7, pc}
 801007e:	bf00      	nop
 8010080:	20003f7c 	.word	0x20003f7c

08010084 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8010084:	b580      	push	{r7, lr}
 8010086:	b08e      	sub	sp, #56	; 0x38
 8010088:	af04      	add	r7, sp, #16
 801008a:	60f8      	str	r0, [r7, #12]
 801008c:	60b9      	str	r1, [r7, #8]
 801008e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8010090:	2300      	movs	r3, #0
 8010092:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010094:	f3ef 8305 	mrs	r3, IPSR
 8010098:	617b      	str	r3, [r7, #20]
  return(result);
 801009a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 801009c:	2b00      	cmp	r3, #0
 801009e:	d17e      	bne.n	801019e <osThreadNew+0x11a>
 80100a0:	68fb      	ldr	r3, [r7, #12]
 80100a2:	2b00      	cmp	r3, #0
 80100a4:	d07b      	beq.n	801019e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 80100a6:	2380      	movs	r3, #128	; 0x80
 80100a8:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80100aa:	2318      	movs	r3, #24
 80100ac:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80100ae:	2300      	movs	r3, #0
 80100b0:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 80100b2:	f04f 33ff 	mov.w	r3, #4294967295
 80100b6:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80100b8:	687b      	ldr	r3, [r7, #4]
 80100ba:	2b00      	cmp	r3, #0
 80100bc:	d045      	beq.n	801014a <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80100be:	687b      	ldr	r3, [r7, #4]
 80100c0:	681b      	ldr	r3, [r3, #0]
 80100c2:	2b00      	cmp	r3, #0
 80100c4:	d002      	beq.n	80100cc <osThreadNew+0x48>
        name = attr->name;
 80100c6:	687b      	ldr	r3, [r7, #4]
 80100c8:	681b      	ldr	r3, [r3, #0]
 80100ca:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 80100cc:	687b      	ldr	r3, [r7, #4]
 80100ce:	699b      	ldr	r3, [r3, #24]
 80100d0:	2b00      	cmp	r3, #0
 80100d2:	d002      	beq.n	80100da <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80100d4:	687b      	ldr	r3, [r7, #4]
 80100d6:	699b      	ldr	r3, [r3, #24]
 80100d8:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80100da:	69fb      	ldr	r3, [r7, #28]
 80100dc:	2b00      	cmp	r3, #0
 80100de:	d008      	beq.n	80100f2 <osThreadNew+0x6e>
 80100e0:	69fb      	ldr	r3, [r7, #28]
 80100e2:	2b38      	cmp	r3, #56	; 0x38
 80100e4:	d805      	bhi.n	80100f2 <osThreadNew+0x6e>
 80100e6:	687b      	ldr	r3, [r7, #4]
 80100e8:	685b      	ldr	r3, [r3, #4]
 80100ea:	f003 0301 	and.w	r3, r3, #1
 80100ee:	2b00      	cmp	r3, #0
 80100f0:	d001      	beq.n	80100f6 <osThreadNew+0x72>
        return (NULL);
 80100f2:	2300      	movs	r3, #0
 80100f4:	e054      	b.n	80101a0 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80100f6:	687b      	ldr	r3, [r7, #4]
 80100f8:	695b      	ldr	r3, [r3, #20]
 80100fa:	2b00      	cmp	r3, #0
 80100fc:	d003      	beq.n	8010106 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80100fe:	687b      	ldr	r3, [r7, #4]
 8010100:	695b      	ldr	r3, [r3, #20]
 8010102:	089b      	lsrs	r3, r3, #2
 8010104:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8010106:	687b      	ldr	r3, [r7, #4]
 8010108:	689b      	ldr	r3, [r3, #8]
 801010a:	2b00      	cmp	r3, #0
 801010c:	d00e      	beq.n	801012c <osThreadNew+0xa8>
 801010e:	687b      	ldr	r3, [r7, #4]
 8010110:	68db      	ldr	r3, [r3, #12]
 8010112:	2ba7      	cmp	r3, #167	; 0xa7
 8010114:	d90a      	bls.n	801012c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8010116:	687b      	ldr	r3, [r7, #4]
 8010118:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 801011a:	2b00      	cmp	r3, #0
 801011c:	d006      	beq.n	801012c <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 801011e:	687b      	ldr	r3, [r7, #4]
 8010120:	695b      	ldr	r3, [r3, #20]
 8010122:	2b00      	cmp	r3, #0
 8010124:	d002      	beq.n	801012c <osThreadNew+0xa8>
        mem = 1;
 8010126:	2301      	movs	r3, #1
 8010128:	61bb      	str	r3, [r7, #24]
 801012a:	e010      	b.n	801014e <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 801012c:	687b      	ldr	r3, [r7, #4]
 801012e:	689b      	ldr	r3, [r3, #8]
 8010130:	2b00      	cmp	r3, #0
 8010132:	d10c      	bne.n	801014e <osThreadNew+0xca>
 8010134:	687b      	ldr	r3, [r7, #4]
 8010136:	68db      	ldr	r3, [r3, #12]
 8010138:	2b00      	cmp	r3, #0
 801013a:	d108      	bne.n	801014e <osThreadNew+0xca>
 801013c:	687b      	ldr	r3, [r7, #4]
 801013e:	691b      	ldr	r3, [r3, #16]
 8010140:	2b00      	cmp	r3, #0
 8010142:	d104      	bne.n	801014e <osThreadNew+0xca>
          mem = 0;
 8010144:	2300      	movs	r3, #0
 8010146:	61bb      	str	r3, [r7, #24]
 8010148:	e001      	b.n	801014e <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 801014a:	2300      	movs	r3, #0
 801014c:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 801014e:	69bb      	ldr	r3, [r7, #24]
 8010150:	2b01      	cmp	r3, #1
 8010152:	d110      	bne.n	8010176 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8010154:	687b      	ldr	r3, [r7, #4]
 8010156:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8010158:	687a      	ldr	r2, [r7, #4]
 801015a:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 801015c:	9202      	str	r2, [sp, #8]
 801015e:	9301      	str	r3, [sp, #4]
 8010160:	69fb      	ldr	r3, [r7, #28]
 8010162:	9300      	str	r3, [sp, #0]
 8010164:	68bb      	ldr	r3, [r7, #8]
 8010166:	6a3a      	ldr	r2, [r7, #32]
 8010168:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801016a:	68f8      	ldr	r0, [r7, #12]
 801016c:	f000 fe0c 	bl	8010d88 <xTaskCreateStatic>
 8010170:	4603      	mov	r3, r0
 8010172:	613b      	str	r3, [r7, #16]
 8010174:	e013      	b.n	801019e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8010176:	69bb      	ldr	r3, [r7, #24]
 8010178:	2b00      	cmp	r3, #0
 801017a:	d110      	bne.n	801019e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 801017c:	6a3b      	ldr	r3, [r7, #32]
 801017e:	b29a      	uxth	r2, r3
 8010180:	f107 0310 	add.w	r3, r7, #16
 8010184:	9301      	str	r3, [sp, #4]
 8010186:	69fb      	ldr	r3, [r7, #28]
 8010188:	9300      	str	r3, [sp, #0]
 801018a:	68bb      	ldr	r3, [r7, #8]
 801018c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801018e:	68f8      	ldr	r0, [r7, #12]
 8010190:	f000 fe57 	bl	8010e42 <xTaskCreate>
 8010194:	4603      	mov	r3, r0
 8010196:	2b01      	cmp	r3, #1
 8010198:	d001      	beq.n	801019e <osThreadNew+0x11a>
            hTask = NULL;
 801019a:	2300      	movs	r3, #0
 801019c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 801019e:	693b      	ldr	r3, [r7, #16]
}
 80101a0:	4618      	mov	r0, r3
 80101a2:	3728      	adds	r7, #40	; 0x28
 80101a4:	46bd      	mov	sp, r7
 80101a6:	bd80      	pop	{r7, pc}

080101a8 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 80101a8:	b580      	push	{r7, lr}
 80101aa:	b084      	sub	sp, #16
 80101ac:	af00      	add	r7, sp, #0
 80101ae:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80101b0:	f3ef 8305 	mrs	r3, IPSR
 80101b4:	60bb      	str	r3, [r7, #8]
  return(result);
 80101b6:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80101b8:	2b00      	cmp	r3, #0
 80101ba:	d003      	beq.n	80101c4 <osDelay+0x1c>
    stat = osErrorISR;
 80101bc:	f06f 0305 	mvn.w	r3, #5
 80101c0:	60fb      	str	r3, [r7, #12]
 80101c2:	e007      	b.n	80101d4 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80101c4:	2300      	movs	r3, #0
 80101c6:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80101c8:	687b      	ldr	r3, [r7, #4]
 80101ca:	2b00      	cmp	r3, #0
 80101cc:	d002      	beq.n	80101d4 <osDelay+0x2c>
      vTaskDelay(ticks);
 80101ce:	6878      	ldr	r0, [r7, #4]
 80101d0:	f000 ff92 	bl	80110f8 <vTaskDelay>
    }
  }

  return (stat);
 80101d4:	68fb      	ldr	r3, [r7, #12]
}
 80101d6:	4618      	mov	r0, r3
 80101d8:	3710      	adds	r7, #16
 80101da:	46bd      	mov	sp, r7
 80101dc:	bd80      	pop	{r7, pc}
	...

080101e0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80101e0:	b480      	push	{r7}
 80101e2:	b085      	sub	sp, #20
 80101e4:	af00      	add	r7, sp, #0
 80101e6:	60f8      	str	r0, [r7, #12]
 80101e8:	60b9      	str	r1, [r7, #8]
 80101ea:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80101ec:	68fb      	ldr	r3, [r7, #12]
 80101ee:	4a07      	ldr	r2, [pc, #28]	; (801020c <vApplicationGetIdleTaskMemory+0x2c>)
 80101f0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80101f2:	68bb      	ldr	r3, [r7, #8]
 80101f4:	4a06      	ldr	r2, [pc, #24]	; (8010210 <vApplicationGetIdleTaskMemory+0x30>)
 80101f6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80101f8:	687b      	ldr	r3, [r7, #4]
 80101fa:	2280      	movs	r2, #128	; 0x80
 80101fc:	601a      	str	r2, [r3, #0]
}
 80101fe:	bf00      	nop
 8010200:	3714      	adds	r7, #20
 8010202:	46bd      	mov	sp, r7
 8010204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010208:	4770      	bx	lr
 801020a:	bf00      	nop
 801020c:	20003f80 	.word	0x20003f80
 8010210:	20004028 	.word	0x20004028

08010214 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8010214:	b480      	push	{r7}
 8010216:	b085      	sub	sp, #20
 8010218:	af00      	add	r7, sp, #0
 801021a:	60f8      	str	r0, [r7, #12]
 801021c:	60b9      	str	r1, [r7, #8]
 801021e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8010220:	68fb      	ldr	r3, [r7, #12]
 8010222:	4a07      	ldr	r2, [pc, #28]	; (8010240 <vApplicationGetTimerTaskMemory+0x2c>)
 8010224:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8010226:	68bb      	ldr	r3, [r7, #8]
 8010228:	4a06      	ldr	r2, [pc, #24]	; (8010244 <vApplicationGetTimerTaskMemory+0x30>)
 801022a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 801022c:	687b      	ldr	r3, [r7, #4]
 801022e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8010232:	601a      	str	r2, [r3, #0]
}
 8010234:	bf00      	nop
 8010236:	3714      	adds	r7, #20
 8010238:	46bd      	mov	sp, r7
 801023a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801023e:	4770      	bx	lr
 8010240:	20004228 	.word	0x20004228
 8010244:	200042d0 	.word	0x200042d0

08010248 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8010248:	b480      	push	{r7}
 801024a:	b083      	sub	sp, #12
 801024c:	af00      	add	r7, sp, #0
 801024e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010250:	687b      	ldr	r3, [r7, #4]
 8010252:	f103 0208 	add.w	r2, r3, #8
 8010256:	687b      	ldr	r3, [r7, #4]
 8010258:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 801025a:	687b      	ldr	r3, [r7, #4]
 801025c:	f04f 32ff 	mov.w	r2, #4294967295
 8010260:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8010262:	687b      	ldr	r3, [r7, #4]
 8010264:	f103 0208 	add.w	r2, r3, #8
 8010268:	687b      	ldr	r3, [r7, #4]
 801026a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801026c:	687b      	ldr	r3, [r7, #4]
 801026e:	f103 0208 	add.w	r2, r3, #8
 8010272:	687b      	ldr	r3, [r7, #4]
 8010274:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8010276:	687b      	ldr	r3, [r7, #4]
 8010278:	2200      	movs	r2, #0
 801027a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 801027c:	bf00      	nop
 801027e:	370c      	adds	r7, #12
 8010280:	46bd      	mov	sp, r7
 8010282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010286:	4770      	bx	lr

08010288 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8010288:	b480      	push	{r7}
 801028a:	b083      	sub	sp, #12
 801028c:	af00      	add	r7, sp, #0
 801028e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8010290:	687b      	ldr	r3, [r7, #4]
 8010292:	2200      	movs	r2, #0
 8010294:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8010296:	bf00      	nop
 8010298:	370c      	adds	r7, #12
 801029a:	46bd      	mov	sp, r7
 801029c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102a0:	4770      	bx	lr

080102a2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80102a2:	b480      	push	{r7}
 80102a4:	b085      	sub	sp, #20
 80102a6:	af00      	add	r7, sp, #0
 80102a8:	6078      	str	r0, [r7, #4]
 80102aa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80102ac:	687b      	ldr	r3, [r7, #4]
 80102ae:	685b      	ldr	r3, [r3, #4]
 80102b0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80102b2:	683b      	ldr	r3, [r7, #0]
 80102b4:	68fa      	ldr	r2, [r7, #12]
 80102b6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80102b8:	68fb      	ldr	r3, [r7, #12]
 80102ba:	689a      	ldr	r2, [r3, #8]
 80102bc:	683b      	ldr	r3, [r7, #0]
 80102be:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80102c0:	68fb      	ldr	r3, [r7, #12]
 80102c2:	689b      	ldr	r3, [r3, #8]
 80102c4:	683a      	ldr	r2, [r7, #0]
 80102c6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80102c8:	68fb      	ldr	r3, [r7, #12]
 80102ca:	683a      	ldr	r2, [r7, #0]
 80102cc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80102ce:	683b      	ldr	r3, [r7, #0]
 80102d0:	687a      	ldr	r2, [r7, #4]
 80102d2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80102d4:	687b      	ldr	r3, [r7, #4]
 80102d6:	681b      	ldr	r3, [r3, #0]
 80102d8:	1c5a      	adds	r2, r3, #1
 80102da:	687b      	ldr	r3, [r7, #4]
 80102dc:	601a      	str	r2, [r3, #0]
}
 80102de:	bf00      	nop
 80102e0:	3714      	adds	r7, #20
 80102e2:	46bd      	mov	sp, r7
 80102e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102e8:	4770      	bx	lr

080102ea <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80102ea:	b480      	push	{r7}
 80102ec:	b085      	sub	sp, #20
 80102ee:	af00      	add	r7, sp, #0
 80102f0:	6078      	str	r0, [r7, #4]
 80102f2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80102f4:	683b      	ldr	r3, [r7, #0]
 80102f6:	681b      	ldr	r3, [r3, #0]
 80102f8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80102fa:	68bb      	ldr	r3, [r7, #8]
 80102fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010300:	d103      	bne.n	801030a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8010302:	687b      	ldr	r3, [r7, #4]
 8010304:	691b      	ldr	r3, [r3, #16]
 8010306:	60fb      	str	r3, [r7, #12]
 8010308:	e00c      	b.n	8010324 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 801030a:	687b      	ldr	r3, [r7, #4]
 801030c:	3308      	adds	r3, #8
 801030e:	60fb      	str	r3, [r7, #12]
 8010310:	e002      	b.n	8010318 <vListInsert+0x2e>
 8010312:	68fb      	ldr	r3, [r7, #12]
 8010314:	685b      	ldr	r3, [r3, #4]
 8010316:	60fb      	str	r3, [r7, #12]
 8010318:	68fb      	ldr	r3, [r7, #12]
 801031a:	685b      	ldr	r3, [r3, #4]
 801031c:	681b      	ldr	r3, [r3, #0]
 801031e:	68ba      	ldr	r2, [r7, #8]
 8010320:	429a      	cmp	r2, r3
 8010322:	d2f6      	bcs.n	8010312 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8010324:	68fb      	ldr	r3, [r7, #12]
 8010326:	685a      	ldr	r2, [r3, #4]
 8010328:	683b      	ldr	r3, [r7, #0]
 801032a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 801032c:	683b      	ldr	r3, [r7, #0]
 801032e:	685b      	ldr	r3, [r3, #4]
 8010330:	683a      	ldr	r2, [r7, #0]
 8010332:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8010334:	683b      	ldr	r3, [r7, #0]
 8010336:	68fa      	ldr	r2, [r7, #12]
 8010338:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 801033a:	68fb      	ldr	r3, [r7, #12]
 801033c:	683a      	ldr	r2, [r7, #0]
 801033e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8010340:	683b      	ldr	r3, [r7, #0]
 8010342:	687a      	ldr	r2, [r7, #4]
 8010344:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8010346:	687b      	ldr	r3, [r7, #4]
 8010348:	681b      	ldr	r3, [r3, #0]
 801034a:	1c5a      	adds	r2, r3, #1
 801034c:	687b      	ldr	r3, [r7, #4]
 801034e:	601a      	str	r2, [r3, #0]
}
 8010350:	bf00      	nop
 8010352:	3714      	adds	r7, #20
 8010354:	46bd      	mov	sp, r7
 8010356:	f85d 7b04 	ldr.w	r7, [sp], #4
 801035a:	4770      	bx	lr

0801035c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 801035c:	b480      	push	{r7}
 801035e:	b085      	sub	sp, #20
 8010360:	af00      	add	r7, sp, #0
 8010362:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8010364:	687b      	ldr	r3, [r7, #4]
 8010366:	691b      	ldr	r3, [r3, #16]
 8010368:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 801036a:	687b      	ldr	r3, [r7, #4]
 801036c:	685b      	ldr	r3, [r3, #4]
 801036e:	687a      	ldr	r2, [r7, #4]
 8010370:	6892      	ldr	r2, [r2, #8]
 8010372:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8010374:	687b      	ldr	r3, [r7, #4]
 8010376:	689b      	ldr	r3, [r3, #8]
 8010378:	687a      	ldr	r2, [r7, #4]
 801037a:	6852      	ldr	r2, [r2, #4]
 801037c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 801037e:	68fb      	ldr	r3, [r7, #12]
 8010380:	685b      	ldr	r3, [r3, #4]
 8010382:	687a      	ldr	r2, [r7, #4]
 8010384:	429a      	cmp	r2, r3
 8010386:	d103      	bne.n	8010390 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8010388:	687b      	ldr	r3, [r7, #4]
 801038a:	689a      	ldr	r2, [r3, #8]
 801038c:	68fb      	ldr	r3, [r7, #12]
 801038e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8010390:	687b      	ldr	r3, [r7, #4]
 8010392:	2200      	movs	r2, #0
 8010394:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8010396:	68fb      	ldr	r3, [r7, #12]
 8010398:	681b      	ldr	r3, [r3, #0]
 801039a:	1e5a      	subs	r2, r3, #1
 801039c:	68fb      	ldr	r3, [r7, #12]
 801039e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80103a0:	68fb      	ldr	r3, [r7, #12]
 80103a2:	681b      	ldr	r3, [r3, #0]
}
 80103a4:	4618      	mov	r0, r3
 80103a6:	3714      	adds	r7, #20
 80103a8:	46bd      	mov	sp, r7
 80103aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103ae:	4770      	bx	lr

080103b0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80103b0:	b580      	push	{r7, lr}
 80103b2:	b084      	sub	sp, #16
 80103b4:	af00      	add	r7, sp, #0
 80103b6:	6078      	str	r0, [r7, #4]
 80103b8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80103ba:	687b      	ldr	r3, [r7, #4]
 80103bc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80103be:	68fb      	ldr	r3, [r7, #12]
 80103c0:	2b00      	cmp	r3, #0
 80103c2:	d10a      	bne.n	80103da <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80103c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80103c8:	f383 8811 	msr	BASEPRI, r3
 80103cc:	f3bf 8f6f 	isb	sy
 80103d0:	f3bf 8f4f 	dsb	sy
 80103d4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80103d6:	bf00      	nop
 80103d8:	e7fe      	b.n	80103d8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80103da:	f002 f87b 	bl	80124d4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80103de:	68fb      	ldr	r3, [r7, #12]
 80103e0:	681a      	ldr	r2, [r3, #0]
 80103e2:	68fb      	ldr	r3, [r7, #12]
 80103e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80103e6:	68f9      	ldr	r1, [r7, #12]
 80103e8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80103ea:	fb01 f303 	mul.w	r3, r1, r3
 80103ee:	441a      	add	r2, r3
 80103f0:	68fb      	ldr	r3, [r7, #12]
 80103f2:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80103f4:	68fb      	ldr	r3, [r7, #12]
 80103f6:	2200      	movs	r2, #0
 80103f8:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80103fa:	68fb      	ldr	r3, [r7, #12]
 80103fc:	681a      	ldr	r2, [r3, #0]
 80103fe:	68fb      	ldr	r3, [r7, #12]
 8010400:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8010402:	68fb      	ldr	r3, [r7, #12]
 8010404:	681a      	ldr	r2, [r3, #0]
 8010406:	68fb      	ldr	r3, [r7, #12]
 8010408:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801040a:	3b01      	subs	r3, #1
 801040c:	68f9      	ldr	r1, [r7, #12]
 801040e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8010410:	fb01 f303 	mul.w	r3, r1, r3
 8010414:	441a      	add	r2, r3
 8010416:	68fb      	ldr	r3, [r7, #12]
 8010418:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 801041a:	68fb      	ldr	r3, [r7, #12]
 801041c:	22ff      	movs	r2, #255	; 0xff
 801041e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8010422:	68fb      	ldr	r3, [r7, #12]
 8010424:	22ff      	movs	r2, #255	; 0xff
 8010426:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 801042a:	683b      	ldr	r3, [r7, #0]
 801042c:	2b00      	cmp	r3, #0
 801042e:	d114      	bne.n	801045a <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010430:	68fb      	ldr	r3, [r7, #12]
 8010432:	691b      	ldr	r3, [r3, #16]
 8010434:	2b00      	cmp	r3, #0
 8010436:	d01a      	beq.n	801046e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010438:	68fb      	ldr	r3, [r7, #12]
 801043a:	3310      	adds	r3, #16
 801043c:	4618      	mov	r0, r3
 801043e:	f001 f929 	bl	8011694 <xTaskRemoveFromEventList>
 8010442:	4603      	mov	r3, r0
 8010444:	2b00      	cmp	r3, #0
 8010446:	d012      	beq.n	801046e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8010448:	4b0c      	ldr	r3, [pc, #48]	; (801047c <xQueueGenericReset+0xcc>)
 801044a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801044e:	601a      	str	r2, [r3, #0]
 8010450:	f3bf 8f4f 	dsb	sy
 8010454:	f3bf 8f6f 	isb	sy
 8010458:	e009      	b.n	801046e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 801045a:	68fb      	ldr	r3, [r7, #12]
 801045c:	3310      	adds	r3, #16
 801045e:	4618      	mov	r0, r3
 8010460:	f7ff fef2 	bl	8010248 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8010464:	68fb      	ldr	r3, [r7, #12]
 8010466:	3324      	adds	r3, #36	; 0x24
 8010468:	4618      	mov	r0, r3
 801046a:	f7ff feed 	bl	8010248 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 801046e:	f002 f861 	bl	8012534 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8010472:	2301      	movs	r3, #1
}
 8010474:	4618      	mov	r0, r3
 8010476:	3710      	adds	r7, #16
 8010478:	46bd      	mov	sp, r7
 801047a:	bd80      	pop	{r7, pc}
 801047c:	e000ed04 	.word	0xe000ed04

08010480 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8010480:	b580      	push	{r7, lr}
 8010482:	b08e      	sub	sp, #56	; 0x38
 8010484:	af02      	add	r7, sp, #8
 8010486:	60f8      	str	r0, [r7, #12]
 8010488:	60b9      	str	r1, [r7, #8]
 801048a:	607a      	str	r2, [r7, #4]
 801048c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 801048e:	68fb      	ldr	r3, [r7, #12]
 8010490:	2b00      	cmp	r3, #0
 8010492:	d10a      	bne.n	80104aa <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8010494:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010498:	f383 8811 	msr	BASEPRI, r3
 801049c:	f3bf 8f6f 	isb	sy
 80104a0:	f3bf 8f4f 	dsb	sy
 80104a4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80104a6:	bf00      	nop
 80104a8:	e7fe      	b.n	80104a8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80104aa:	683b      	ldr	r3, [r7, #0]
 80104ac:	2b00      	cmp	r3, #0
 80104ae:	d10a      	bne.n	80104c6 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80104b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80104b4:	f383 8811 	msr	BASEPRI, r3
 80104b8:	f3bf 8f6f 	isb	sy
 80104bc:	f3bf 8f4f 	dsb	sy
 80104c0:	627b      	str	r3, [r7, #36]	; 0x24
}
 80104c2:	bf00      	nop
 80104c4:	e7fe      	b.n	80104c4 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80104c6:	687b      	ldr	r3, [r7, #4]
 80104c8:	2b00      	cmp	r3, #0
 80104ca:	d002      	beq.n	80104d2 <xQueueGenericCreateStatic+0x52>
 80104cc:	68bb      	ldr	r3, [r7, #8]
 80104ce:	2b00      	cmp	r3, #0
 80104d0:	d001      	beq.n	80104d6 <xQueueGenericCreateStatic+0x56>
 80104d2:	2301      	movs	r3, #1
 80104d4:	e000      	b.n	80104d8 <xQueueGenericCreateStatic+0x58>
 80104d6:	2300      	movs	r3, #0
 80104d8:	2b00      	cmp	r3, #0
 80104da:	d10a      	bne.n	80104f2 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 80104dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80104e0:	f383 8811 	msr	BASEPRI, r3
 80104e4:	f3bf 8f6f 	isb	sy
 80104e8:	f3bf 8f4f 	dsb	sy
 80104ec:	623b      	str	r3, [r7, #32]
}
 80104ee:	bf00      	nop
 80104f0:	e7fe      	b.n	80104f0 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80104f2:	687b      	ldr	r3, [r7, #4]
 80104f4:	2b00      	cmp	r3, #0
 80104f6:	d102      	bne.n	80104fe <xQueueGenericCreateStatic+0x7e>
 80104f8:	68bb      	ldr	r3, [r7, #8]
 80104fa:	2b00      	cmp	r3, #0
 80104fc:	d101      	bne.n	8010502 <xQueueGenericCreateStatic+0x82>
 80104fe:	2301      	movs	r3, #1
 8010500:	e000      	b.n	8010504 <xQueueGenericCreateStatic+0x84>
 8010502:	2300      	movs	r3, #0
 8010504:	2b00      	cmp	r3, #0
 8010506:	d10a      	bne.n	801051e <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8010508:	f04f 0350 	mov.w	r3, #80	; 0x50
 801050c:	f383 8811 	msr	BASEPRI, r3
 8010510:	f3bf 8f6f 	isb	sy
 8010514:	f3bf 8f4f 	dsb	sy
 8010518:	61fb      	str	r3, [r7, #28]
}
 801051a:	bf00      	nop
 801051c:	e7fe      	b.n	801051c <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 801051e:	2350      	movs	r3, #80	; 0x50
 8010520:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8010522:	697b      	ldr	r3, [r7, #20]
 8010524:	2b50      	cmp	r3, #80	; 0x50
 8010526:	d00a      	beq.n	801053e <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8010528:	f04f 0350 	mov.w	r3, #80	; 0x50
 801052c:	f383 8811 	msr	BASEPRI, r3
 8010530:	f3bf 8f6f 	isb	sy
 8010534:	f3bf 8f4f 	dsb	sy
 8010538:	61bb      	str	r3, [r7, #24]
}
 801053a:	bf00      	nop
 801053c:	e7fe      	b.n	801053c <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 801053e:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8010540:	683b      	ldr	r3, [r7, #0]
 8010542:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8010544:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010546:	2b00      	cmp	r3, #0
 8010548:	d00d      	beq.n	8010566 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 801054a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801054c:	2201      	movs	r2, #1
 801054e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8010552:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8010556:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010558:	9300      	str	r3, [sp, #0]
 801055a:	4613      	mov	r3, r2
 801055c:	687a      	ldr	r2, [r7, #4]
 801055e:	68b9      	ldr	r1, [r7, #8]
 8010560:	68f8      	ldr	r0, [r7, #12]
 8010562:	f000 f805 	bl	8010570 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8010566:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8010568:	4618      	mov	r0, r3
 801056a:	3730      	adds	r7, #48	; 0x30
 801056c:	46bd      	mov	sp, r7
 801056e:	bd80      	pop	{r7, pc}

08010570 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8010570:	b580      	push	{r7, lr}
 8010572:	b084      	sub	sp, #16
 8010574:	af00      	add	r7, sp, #0
 8010576:	60f8      	str	r0, [r7, #12]
 8010578:	60b9      	str	r1, [r7, #8]
 801057a:	607a      	str	r2, [r7, #4]
 801057c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 801057e:	68bb      	ldr	r3, [r7, #8]
 8010580:	2b00      	cmp	r3, #0
 8010582:	d103      	bne.n	801058c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8010584:	69bb      	ldr	r3, [r7, #24]
 8010586:	69ba      	ldr	r2, [r7, #24]
 8010588:	601a      	str	r2, [r3, #0]
 801058a:	e002      	b.n	8010592 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 801058c:	69bb      	ldr	r3, [r7, #24]
 801058e:	687a      	ldr	r2, [r7, #4]
 8010590:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8010592:	69bb      	ldr	r3, [r7, #24]
 8010594:	68fa      	ldr	r2, [r7, #12]
 8010596:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8010598:	69bb      	ldr	r3, [r7, #24]
 801059a:	68ba      	ldr	r2, [r7, #8]
 801059c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 801059e:	2101      	movs	r1, #1
 80105a0:	69b8      	ldr	r0, [r7, #24]
 80105a2:	f7ff ff05 	bl	80103b0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80105a6:	69bb      	ldr	r3, [r7, #24]
 80105a8:	78fa      	ldrb	r2, [r7, #3]
 80105aa:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80105ae:	bf00      	nop
 80105b0:	3710      	adds	r7, #16
 80105b2:	46bd      	mov	sp, r7
 80105b4:	bd80      	pop	{r7, pc}
	...

080105b8 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80105b8:	b580      	push	{r7, lr}
 80105ba:	b08e      	sub	sp, #56	; 0x38
 80105bc:	af00      	add	r7, sp, #0
 80105be:	60f8      	str	r0, [r7, #12]
 80105c0:	60b9      	str	r1, [r7, #8]
 80105c2:	607a      	str	r2, [r7, #4]
 80105c4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80105c6:	2300      	movs	r3, #0
 80105c8:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80105ca:	68fb      	ldr	r3, [r7, #12]
 80105cc:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80105ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80105d0:	2b00      	cmp	r3, #0
 80105d2:	d10a      	bne.n	80105ea <xQueueGenericSend+0x32>
	__asm volatile
 80105d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80105d8:	f383 8811 	msr	BASEPRI, r3
 80105dc:	f3bf 8f6f 	isb	sy
 80105e0:	f3bf 8f4f 	dsb	sy
 80105e4:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80105e6:	bf00      	nop
 80105e8:	e7fe      	b.n	80105e8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80105ea:	68bb      	ldr	r3, [r7, #8]
 80105ec:	2b00      	cmp	r3, #0
 80105ee:	d103      	bne.n	80105f8 <xQueueGenericSend+0x40>
 80105f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80105f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80105f4:	2b00      	cmp	r3, #0
 80105f6:	d101      	bne.n	80105fc <xQueueGenericSend+0x44>
 80105f8:	2301      	movs	r3, #1
 80105fa:	e000      	b.n	80105fe <xQueueGenericSend+0x46>
 80105fc:	2300      	movs	r3, #0
 80105fe:	2b00      	cmp	r3, #0
 8010600:	d10a      	bne.n	8010618 <xQueueGenericSend+0x60>
	__asm volatile
 8010602:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010606:	f383 8811 	msr	BASEPRI, r3
 801060a:	f3bf 8f6f 	isb	sy
 801060e:	f3bf 8f4f 	dsb	sy
 8010612:	627b      	str	r3, [r7, #36]	; 0x24
}
 8010614:	bf00      	nop
 8010616:	e7fe      	b.n	8010616 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8010618:	683b      	ldr	r3, [r7, #0]
 801061a:	2b02      	cmp	r3, #2
 801061c:	d103      	bne.n	8010626 <xQueueGenericSend+0x6e>
 801061e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010620:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010622:	2b01      	cmp	r3, #1
 8010624:	d101      	bne.n	801062a <xQueueGenericSend+0x72>
 8010626:	2301      	movs	r3, #1
 8010628:	e000      	b.n	801062c <xQueueGenericSend+0x74>
 801062a:	2300      	movs	r3, #0
 801062c:	2b00      	cmp	r3, #0
 801062e:	d10a      	bne.n	8010646 <xQueueGenericSend+0x8e>
	__asm volatile
 8010630:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010634:	f383 8811 	msr	BASEPRI, r3
 8010638:	f3bf 8f6f 	isb	sy
 801063c:	f3bf 8f4f 	dsb	sy
 8010640:	623b      	str	r3, [r7, #32]
}
 8010642:	bf00      	nop
 8010644:	e7fe      	b.n	8010644 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010646:	f001 f9e7 	bl	8011a18 <xTaskGetSchedulerState>
 801064a:	4603      	mov	r3, r0
 801064c:	2b00      	cmp	r3, #0
 801064e:	d102      	bne.n	8010656 <xQueueGenericSend+0x9e>
 8010650:	687b      	ldr	r3, [r7, #4]
 8010652:	2b00      	cmp	r3, #0
 8010654:	d101      	bne.n	801065a <xQueueGenericSend+0xa2>
 8010656:	2301      	movs	r3, #1
 8010658:	e000      	b.n	801065c <xQueueGenericSend+0xa4>
 801065a:	2300      	movs	r3, #0
 801065c:	2b00      	cmp	r3, #0
 801065e:	d10a      	bne.n	8010676 <xQueueGenericSend+0xbe>
	__asm volatile
 8010660:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010664:	f383 8811 	msr	BASEPRI, r3
 8010668:	f3bf 8f6f 	isb	sy
 801066c:	f3bf 8f4f 	dsb	sy
 8010670:	61fb      	str	r3, [r7, #28]
}
 8010672:	bf00      	nop
 8010674:	e7fe      	b.n	8010674 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010676:	f001 ff2d 	bl	80124d4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801067a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801067c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 801067e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010680:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010682:	429a      	cmp	r2, r3
 8010684:	d302      	bcc.n	801068c <xQueueGenericSend+0xd4>
 8010686:	683b      	ldr	r3, [r7, #0]
 8010688:	2b02      	cmp	r3, #2
 801068a:	d129      	bne.n	80106e0 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801068c:	683a      	ldr	r2, [r7, #0]
 801068e:	68b9      	ldr	r1, [r7, #8]
 8010690:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010692:	f000 fa0b 	bl	8010aac <prvCopyDataToQueue>
 8010696:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010698:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801069a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801069c:	2b00      	cmp	r3, #0
 801069e:	d010      	beq.n	80106c2 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80106a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80106a2:	3324      	adds	r3, #36	; 0x24
 80106a4:	4618      	mov	r0, r3
 80106a6:	f000 fff5 	bl	8011694 <xTaskRemoveFromEventList>
 80106aa:	4603      	mov	r3, r0
 80106ac:	2b00      	cmp	r3, #0
 80106ae:	d013      	beq.n	80106d8 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80106b0:	4b3f      	ldr	r3, [pc, #252]	; (80107b0 <xQueueGenericSend+0x1f8>)
 80106b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80106b6:	601a      	str	r2, [r3, #0]
 80106b8:	f3bf 8f4f 	dsb	sy
 80106bc:	f3bf 8f6f 	isb	sy
 80106c0:	e00a      	b.n	80106d8 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80106c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80106c4:	2b00      	cmp	r3, #0
 80106c6:	d007      	beq.n	80106d8 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80106c8:	4b39      	ldr	r3, [pc, #228]	; (80107b0 <xQueueGenericSend+0x1f8>)
 80106ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80106ce:	601a      	str	r2, [r3, #0]
 80106d0:	f3bf 8f4f 	dsb	sy
 80106d4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80106d8:	f001 ff2c 	bl	8012534 <vPortExitCritical>
				return pdPASS;
 80106dc:	2301      	movs	r3, #1
 80106de:	e063      	b.n	80107a8 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80106e0:	687b      	ldr	r3, [r7, #4]
 80106e2:	2b00      	cmp	r3, #0
 80106e4:	d103      	bne.n	80106ee <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80106e6:	f001 ff25 	bl	8012534 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80106ea:	2300      	movs	r3, #0
 80106ec:	e05c      	b.n	80107a8 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80106ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80106f0:	2b00      	cmp	r3, #0
 80106f2:	d106      	bne.n	8010702 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80106f4:	f107 0314 	add.w	r3, r7, #20
 80106f8:	4618      	mov	r0, r3
 80106fa:	f001 f82f 	bl	801175c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80106fe:	2301      	movs	r3, #1
 8010700:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010702:	f001 ff17 	bl	8012534 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010706:	f000 fd9b 	bl	8011240 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801070a:	f001 fee3 	bl	80124d4 <vPortEnterCritical>
 801070e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010710:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010714:	b25b      	sxtb	r3, r3
 8010716:	f1b3 3fff 	cmp.w	r3, #4294967295
 801071a:	d103      	bne.n	8010724 <xQueueGenericSend+0x16c>
 801071c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801071e:	2200      	movs	r2, #0
 8010720:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8010724:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010726:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801072a:	b25b      	sxtb	r3, r3
 801072c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010730:	d103      	bne.n	801073a <xQueueGenericSend+0x182>
 8010732:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010734:	2200      	movs	r2, #0
 8010736:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 801073a:	f001 fefb 	bl	8012534 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801073e:	1d3a      	adds	r2, r7, #4
 8010740:	f107 0314 	add.w	r3, r7, #20
 8010744:	4611      	mov	r1, r2
 8010746:	4618      	mov	r0, r3
 8010748:	f001 f81e 	bl	8011788 <xTaskCheckForTimeOut>
 801074c:	4603      	mov	r3, r0
 801074e:	2b00      	cmp	r3, #0
 8010750:	d124      	bne.n	801079c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8010752:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010754:	f000 faa2 	bl	8010c9c <prvIsQueueFull>
 8010758:	4603      	mov	r3, r0
 801075a:	2b00      	cmp	r3, #0
 801075c:	d018      	beq.n	8010790 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 801075e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010760:	3310      	adds	r3, #16
 8010762:	687a      	ldr	r2, [r7, #4]
 8010764:	4611      	mov	r1, r2
 8010766:	4618      	mov	r0, r3
 8010768:	f000 ff44 	bl	80115f4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 801076c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801076e:	f000 fa2d 	bl	8010bcc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8010772:	f000 fd73 	bl	801125c <xTaskResumeAll>
 8010776:	4603      	mov	r3, r0
 8010778:	2b00      	cmp	r3, #0
 801077a:	f47f af7c 	bne.w	8010676 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 801077e:	4b0c      	ldr	r3, [pc, #48]	; (80107b0 <xQueueGenericSend+0x1f8>)
 8010780:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010784:	601a      	str	r2, [r3, #0]
 8010786:	f3bf 8f4f 	dsb	sy
 801078a:	f3bf 8f6f 	isb	sy
 801078e:	e772      	b.n	8010676 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8010790:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010792:	f000 fa1b 	bl	8010bcc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010796:	f000 fd61 	bl	801125c <xTaskResumeAll>
 801079a:	e76c      	b.n	8010676 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 801079c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801079e:	f000 fa15 	bl	8010bcc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80107a2:	f000 fd5b 	bl	801125c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80107a6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80107a8:	4618      	mov	r0, r3
 80107aa:	3738      	adds	r7, #56	; 0x38
 80107ac:	46bd      	mov	sp, r7
 80107ae:	bd80      	pop	{r7, pc}
 80107b0:	e000ed04 	.word	0xe000ed04

080107b4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80107b4:	b580      	push	{r7, lr}
 80107b6:	b090      	sub	sp, #64	; 0x40
 80107b8:	af00      	add	r7, sp, #0
 80107ba:	60f8      	str	r0, [r7, #12]
 80107bc:	60b9      	str	r1, [r7, #8]
 80107be:	607a      	str	r2, [r7, #4]
 80107c0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80107c2:	68fb      	ldr	r3, [r7, #12]
 80107c4:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80107c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80107c8:	2b00      	cmp	r3, #0
 80107ca:	d10a      	bne.n	80107e2 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80107cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80107d0:	f383 8811 	msr	BASEPRI, r3
 80107d4:	f3bf 8f6f 	isb	sy
 80107d8:	f3bf 8f4f 	dsb	sy
 80107dc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80107de:	bf00      	nop
 80107e0:	e7fe      	b.n	80107e0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80107e2:	68bb      	ldr	r3, [r7, #8]
 80107e4:	2b00      	cmp	r3, #0
 80107e6:	d103      	bne.n	80107f0 <xQueueGenericSendFromISR+0x3c>
 80107e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80107ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80107ec:	2b00      	cmp	r3, #0
 80107ee:	d101      	bne.n	80107f4 <xQueueGenericSendFromISR+0x40>
 80107f0:	2301      	movs	r3, #1
 80107f2:	e000      	b.n	80107f6 <xQueueGenericSendFromISR+0x42>
 80107f4:	2300      	movs	r3, #0
 80107f6:	2b00      	cmp	r3, #0
 80107f8:	d10a      	bne.n	8010810 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80107fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80107fe:	f383 8811 	msr	BASEPRI, r3
 8010802:	f3bf 8f6f 	isb	sy
 8010806:	f3bf 8f4f 	dsb	sy
 801080a:	627b      	str	r3, [r7, #36]	; 0x24
}
 801080c:	bf00      	nop
 801080e:	e7fe      	b.n	801080e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8010810:	683b      	ldr	r3, [r7, #0]
 8010812:	2b02      	cmp	r3, #2
 8010814:	d103      	bne.n	801081e <xQueueGenericSendFromISR+0x6a>
 8010816:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010818:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801081a:	2b01      	cmp	r3, #1
 801081c:	d101      	bne.n	8010822 <xQueueGenericSendFromISR+0x6e>
 801081e:	2301      	movs	r3, #1
 8010820:	e000      	b.n	8010824 <xQueueGenericSendFromISR+0x70>
 8010822:	2300      	movs	r3, #0
 8010824:	2b00      	cmp	r3, #0
 8010826:	d10a      	bne.n	801083e <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8010828:	f04f 0350 	mov.w	r3, #80	; 0x50
 801082c:	f383 8811 	msr	BASEPRI, r3
 8010830:	f3bf 8f6f 	isb	sy
 8010834:	f3bf 8f4f 	dsb	sy
 8010838:	623b      	str	r3, [r7, #32]
}
 801083a:	bf00      	nop
 801083c:	e7fe      	b.n	801083c <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801083e:	f001 ff2b 	bl	8012698 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8010842:	f3ef 8211 	mrs	r2, BASEPRI
 8010846:	f04f 0350 	mov.w	r3, #80	; 0x50
 801084a:	f383 8811 	msr	BASEPRI, r3
 801084e:	f3bf 8f6f 	isb	sy
 8010852:	f3bf 8f4f 	dsb	sy
 8010856:	61fa      	str	r2, [r7, #28]
 8010858:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 801085a:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801085c:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801085e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010860:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010862:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010864:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010866:	429a      	cmp	r2, r3
 8010868:	d302      	bcc.n	8010870 <xQueueGenericSendFromISR+0xbc>
 801086a:	683b      	ldr	r3, [r7, #0]
 801086c:	2b02      	cmp	r3, #2
 801086e:	d12f      	bne.n	80108d0 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8010870:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010872:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010876:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 801087a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801087c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801087e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8010880:	683a      	ldr	r2, [r7, #0]
 8010882:	68b9      	ldr	r1, [r7, #8]
 8010884:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8010886:	f000 f911 	bl	8010aac <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 801088a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 801088e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010892:	d112      	bne.n	80108ba <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010894:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010896:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010898:	2b00      	cmp	r3, #0
 801089a:	d016      	beq.n	80108ca <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801089c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801089e:	3324      	adds	r3, #36	; 0x24
 80108a0:	4618      	mov	r0, r3
 80108a2:	f000 fef7 	bl	8011694 <xTaskRemoveFromEventList>
 80108a6:	4603      	mov	r3, r0
 80108a8:	2b00      	cmp	r3, #0
 80108aa:	d00e      	beq.n	80108ca <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80108ac:	687b      	ldr	r3, [r7, #4]
 80108ae:	2b00      	cmp	r3, #0
 80108b0:	d00b      	beq.n	80108ca <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80108b2:	687b      	ldr	r3, [r7, #4]
 80108b4:	2201      	movs	r2, #1
 80108b6:	601a      	str	r2, [r3, #0]
 80108b8:	e007      	b.n	80108ca <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80108ba:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80108be:	3301      	adds	r3, #1
 80108c0:	b2db      	uxtb	r3, r3
 80108c2:	b25a      	sxtb	r2, r3
 80108c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80108c6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80108ca:	2301      	movs	r3, #1
 80108cc:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80108ce:	e001      	b.n	80108d4 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80108d0:	2300      	movs	r3, #0
 80108d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80108d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80108d6:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80108d8:	697b      	ldr	r3, [r7, #20]
 80108da:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80108de:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80108e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80108e2:	4618      	mov	r0, r3
 80108e4:	3740      	adds	r7, #64	; 0x40
 80108e6:	46bd      	mov	sp, r7
 80108e8:	bd80      	pop	{r7, pc}
	...

080108ec <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80108ec:	b580      	push	{r7, lr}
 80108ee:	b08c      	sub	sp, #48	; 0x30
 80108f0:	af00      	add	r7, sp, #0
 80108f2:	60f8      	str	r0, [r7, #12]
 80108f4:	60b9      	str	r1, [r7, #8]
 80108f6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80108f8:	2300      	movs	r3, #0
 80108fa:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80108fc:	68fb      	ldr	r3, [r7, #12]
 80108fe:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8010900:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010902:	2b00      	cmp	r3, #0
 8010904:	d10a      	bne.n	801091c <xQueueReceive+0x30>
	__asm volatile
 8010906:	f04f 0350 	mov.w	r3, #80	; 0x50
 801090a:	f383 8811 	msr	BASEPRI, r3
 801090e:	f3bf 8f6f 	isb	sy
 8010912:	f3bf 8f4f 	dsb	sy
 8010916:	623b      	str	r3, [r7, #32]
}
 8010918:	bf00      	nop
 801091a:	e7fe      	b.n	801091a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801091c:	68bb      	ldr	r3, [r7, #8]
 801091e:	2b00      	cmp	r3, #0
 8010920:	d103      	bne.n	801092a <xQueueReceive+0x3e>
 8010922:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010926:	2b00      	cmp	r3, #0
 8010928:	d101      	bne.n	801092e <xQueueReceive+0x42>
 801092a:	2301      	movs	r3, #1
 801092c:	e000      	b.n	8010930 <xQueueReceive+0x44>
 801092e:	2300      	movs	r3, #0
 8010930:	2b00      	cmp	r3, #0
 8010932:	d10a      	bne.n	801094a <xQueueReceive+0x5e>
	__asm volatile
 8010934:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010938:	f383 8811 	msr	BASEPRI, r3
 801093c:	f3bf 8f6f 	isb	sy
 8010940:	f3bf 8f4f 	dsb	sy
 8010944:	61fb      	str	r3, [r7, #28]
}
 8010946:	bf00      	nop
 8010948:	e7fe      	b.n	8010948 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 801094a:	f001 f865 	bl	8011a18 <xTaskGetSchedulerState>
 801094e:	4603      	mov	r3, r0
 8010950:	2b00      	cmp	r3, #0
 8010952:	d102      	bne.n	801095a <xQueueReceive+0x6e>
 8010954:	687b      	ldr	r3, [r7, #4]
 8010956:	2b00      	cmp	r3, #0
 8010958:	d101      	bne.n	801095e <xQueueReceive+0x72>
 801095a:	2301      	movs	r3, #1
 801095c:	e000      	b.n	8010960 <xQueueReceive+0x74>
 801095e:	2300      	movs	r3, #0
 8010960:	2b00      	cmp	r3, #0
 8010962:	d10a      	bne.n	801097a <xQueueReceive+0x8e>
	__asm volatile
 8010964:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010968:	f383 8811 	msr	BASEPRI, r3
 801096c:	f3bf 8f6f 	isb	sy
 8010970:	f3bf 8f4f 	dsb	sy
 8010974:	61bb      	str	r3, [r7, #24]
}
 8010976:	bf00      	nop
 8010978:	e7fe      	b.n	8010978 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801097a:	f001 fdab 	bl	80124d4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801097e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010980:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010982:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010984:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010986:	2b00      	cmp	r3, #0
 8010988:	d01f      	beq.n	80109ca <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 801098a:	68b9      	ldr	r1, [r7, #8]
 801098c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801098e:	f000 f8f7 	bl	8010b80 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010994:	1e5a      	subs	r2, r3, #1
 8010996:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010998:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801099a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801099c:	691b      	ldr	r3, [r3, #16]
 801099e:	2b00      	cmp	r3, #0
 80109a0:	d00f      	beq.n	80109c2 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80109a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80109a4:	3310      	adds	r3, #16
 80109a6:	4618      	mov	r0, r3
 80109a8:	f000 fe74 	bl	8011694 <xTaskRemoveFromEventList>
 80109ac:	4603      	mov	r3, r0
 80109ae:	2b00      	cmp	r3, #0
 80109b0:	d007      	beq.n	80109c2 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80109b2:	4b3d      	ldr	r3, [pc, #244]	; (8010aa8 <xQueueReceive+0x1bc>)
 80109b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80109b8:	601a      	str	r2, [r3, #0]
 80109ba:	f3bf 8f4f 	dsb	sy
 80109be:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80109c2:	f001 fdb7 	bl	8012534 <vPortExitCritical>
				return pdPASS;
 80109c6:	2301      	movs	r3, #1
 80109c8:	e069      	b.n	8010a9e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80109ca:	687b      	ldr	r3, [r7, #4]
 80109cc:	2b00      	cmp	r3, #0
 80109ce:	d103      	bne.n	80109d8 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80109d0:	f001 fdb0 	bl	8012534 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80109d4:	2300      	movs	r3, #0
 80109d6:	e062      	b.n	8010a9e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80109d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80109da:	2b00      	cmp	r3, #0
 80109dc:	d106      	bne.n	80109ec <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80109de:	f107 0310 	add.w	r3, r7, #16
 80109e2:	4618      	mov	r0, r3
 80109e4:	f000 feba 	bl	801175c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80109e8:	2301      	movs	r3, #1
 80109ea:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80109ec:	f001 fda2 	bl	8012534 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80109f0:	f000 fc26 	bl	8011240 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80109f4:	f001 fd6e 	bl	80124d4 <vPortEnterCritical>
 80109f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80109fa:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80109fe:	b25b      	sxtb	r3, r3
 8010a00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010a04:	d103      	bne.n	8010a0e <xQueueReceive+0x122>
 8010a06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010a08:	2200      	movs	r2, #0
 8010a0a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8010a0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010a10:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010a14:	b25b      	sxtb	r3, r3
 8010a16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010a1a:	d103      	bne.n	8010a24 <xQueueReceive+0x138>
 8010a1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010a1e:	2200      	movs	r2, #0
 8010a20:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8010a24:	f001 fd86 	bl	8012534 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010a28:	1d3a      	adds	r2, r7, #4
 8010a2a:	f107 0310 	add.w	r3, r7, #16
 8010a2e:	4611      	mov	r1, r2
 8010a30:	4618      	mov	r0, r3
 8010a32:	f000 fea9 	bl	8011788 <xTaskCheckForTimeOut>
 8010a36:	4603      	mov	r3, r0
 8010a38:	2b00      	cmp	r3, #0
 8010a3a:	d123      	bne.n	8010a84 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010a3c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010a3e:	f000 f917 	bl	8010c70 <prvIsQueueEmpty>
 8010a42:	4603      	mov	r3, r0
 8010a44:	2b00      	cmp	r3, #0
 8010a46:	d017      	beq.n	8010a78 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8010a48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010a4a:	3324      	adds	r3, #36	; 0x24
 8010a4c:	687a      	ldr	r2, [r7, #4]
 8010a4e:	4611      	mov	r1, r2
 8010a50:	4618      	mov	r0, r3
 8010a52:	f000 fdcf 	bl	80115f4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8010a56:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010a58:	f000 f8b8 	bl	8010bcc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8010a5c:	f000 fbfe 	bl	801125c <xTaskResumeAll>
 8010a60:	4603      	mov	r3, r0
 8010a62:	2b00      	cmp	r3, #0
 8010a64:	d189      	bne.n	801097a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8010a66:	4b10      	ldr	r3, [pc, #64]	; (8010aa8 <xQueueReceive+0x1bc>)
 8010a68:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010a6c:	601a      	str	r2, [r3, #0]
 8010a6e:	f3bf 8f4f 	dsb	sy
 8010a72:	f3bf 8f6f 	isb	sy
 8010a76:	e780      	b.n	801097a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8010a78:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010a7a:	f000 f8a7 	bl	8010bcc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010a7e:	f000 fbed 	bl	801125c <xTaskResumeAll>
 8010a82:	e77a      	b.n	801097a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8010a84:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010a86:	f000 f8a1 	bl	8010bcc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010a8a:	f000 fbe7 	bl	801125c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010a8e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010a90:	f000 f8ee 	bl	8010c70 <prvIsQueueEmpty>
 8010a94:	4603      	mov	r3, r0
 8010a96:	2b00      	cmp	r3, #0
 8010a98:	f43f af6f 	beq.w	801097a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8010a9c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8010a9e:	4618      	mov	r0, r3
 8010aa0:	3730      	adds	r7, #48	; 0x30
 8010aa2:	46bd      	mov	sp, r7
 8010aa4:	bd80      	pop	{r7, pc}
 8010aa6:	bf00      	nop
 8010aa8:	e000ed04 	.word	0xe000ed04

08010aac <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8010aac:	b580      	push	{r7, lr}
 8010aae:	b086      	sub	sp, #24
 8010ab0:	af00      	add	r7, sp, #0
 8010ab2:	60f8      	str	r0, [r7, #12]
 8010ab4:	60b9      	str	r1, [r7, #8]
 8010ab6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8010ab8:	2300      	movs	r3, #0
 8010aba:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010abc:	68fb      	ldr	r3, [r7, #12]
 8010abe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010ac0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8010ac2:	68fb      	ldr	r3, [r7, #12]
 8010ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010ac6:	2b00      	cmp	r3, #0
 8010ac8:	d10d      	bne.n	8010ae6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010aca:	68fb      	ldr	r3, [r7, #12]
 8010acc:	681b      	ldr	r3, [r3, #0]
 8010ace:	2b00      	cmp	r3, #0
 8010ad0:	d14d      	bne.n	8010b6e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8010ad2:	68fb      	ldr	r3, [r7, #12]
 8010ad4:	689b      	ldr	r3, [r3, #8]
 8010ad6:	4618      	mov	r0, r3
 8010ad8:	f000 ffbc 	bl	8011a54 <xTaskPriorityDisinherit>
 8010adc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8010ade:	68fb      	ldr	r3, [r7, #12]
 8010ae0:	2200      	movs	r2, #0
 8010ae2:	609a      	str	r2, [r3, #8]
 8010ae4:	e043      	b.n	8010b6e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8010ae6:	687b      	ldr	r3, [r7, #4]
 8010ae8:	2b00      	cmp	r3, #0
 8010aea:	d119      	bne.n	8010b20 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010aec:	68fb      	ldr	r3, [r7, #12]
 8010aee:	6858      	ldr	r0, [r3, #4]
 8010af0:	68fb      	ldr	r3, [r7, #12]
 8010af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010af4:	461a      	mov	r2, r3
 8010af6:	68b9      	ldr	r1, [r7, #8]
 8010af8:	f003 fe15 	bl	8014726 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010afc:	68fb      	ldr	r3, [r7, #12]
 8010afe:	685a      	ldr	r2, [r3, #4]
 8010b00:	68fb      	ldr	r3, [r7, #12]
 8010b02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010b04:	441a      	add	r2, r3
 8010b06:	68fb      	ldr	r3, [r7, #12]
 8010b08:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010b0a:	68fb      	ldr	r3, [r7, #12]
 8010b0c:	685a      	ldr	r2, [r3, #4]
 8010b0e:	68fb      	ldr	r3, [r7, #12]
 8010b10:	689b      	ldr	r3, [r3, #8]
 8010b12:	429a      	cmp	r2, r3
 8010b14:	d32b      	bcc.n	8010b6e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8010b16:	68fb      	ldr	r3, [r7, #12]
 8010b18:	681a      	ldr	r2, [r3, #0]
 8010b1a:	68fb      	ldr	r3, [r7, #12]
 8010b1c:	605a      	str	r2, [r3, #4]
 8010b1e:	e026      	b.n	8010b6e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8010b20:	68fb      	ldr	r3, [r7, #12]
 8010b22:	68d8      	ldr	r0, [r3, #12]
 8010b24:	68fb      	ldr	r3, [r7, #12]
 8010b26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010b28:	461a      	mov	r2, r3
 8010b2a:	68b9      	ldr	r1, [r7, #8]
 8010b2c:	f003 fdfb 	bl	8014726 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8010b30:	68fb      	ldr	r3, [r7, #12]
 8010b32:	68da      	ldr	r2, [r3, #12]
 8010b34:	68fb      	ldr	r3, [r7, #12]
 8010b36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010b38:	425b      	negs	r3, r3
 8010b3a:	441a      	add	r2, r3
 8010b3c:	68fb      	ldr	r3, [r7, #12]
 8010b3e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010b40:	68fb      	ldr	r3, [r7, #12]
 8010b42:	68da      	ldr	r2, [r3, #12]
 8010b44:	68fb      	ldr	r3, [r7, #12]
 8010b46:	681b      	ldr	r3, [r3, #0]
 8010b48:	429a      	cmp	r2, r3
 8010b4a:	d207      	bcs.n	8010b5c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8010b4c:	68fb      	ldr	r3, [r7, #12]
 8010b4e:	689a      	ldr	r2, [r3, #8]
 8010b50:	68fb      	ldr	r3, [r7, #12]
 8010b52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010b54:	425b      	negs	r3, r3
 8010b56:	441a      	add	r2, r3
 8010b58:	68fb      	ldr	r3, [r7, #12]
 8010b5a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8010b5c:	687b      	ldr	r3, [r7, #4]
 8010b5e:	2b02      	cmp	r3, #2
 8010b60:	d105      	bne.n	8010b6e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010b62:	693b      	ldr	r3, [r7, #16]
 8010b64:	2b00      	cmp	r3, #0
 8010b66:	d002      	beq.n	8010b6e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8010b68:	693b      	ldr	r3, [r7, #16]
 8010b6a:	3b01      	subs	r3, #1
 8010b6c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8010b6e:	693b      	ldr	r3, [r7, #16]
 8010b70:	1c5a      	adds	r2, r3, #1
 8010b72:	68fb      	ldr	r3, [r7, #12]
 8010b74:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8010b76:	697b      	ldr	r3, [r7, #20]
}
 8010b78:	4618      	mov	r0, r3
 8010b7a:	3718      	adds	r7, #24
 8010b7c:	46bd      	mov	sp, r7
 8010b7e:	bd80      	pop	{r7, pc}

08010b80 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8010b80:	b580      	push	{r7, lr}
 8010b82:	b082      	sub	sp, #8
 8010b84:	af00      	add	r7, sp, #0
 8010b86:	6078      	str	r0, [r7, #4]
 8010b88:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8010b8a:	687b      	ldr	r3, [r7, #4]
 8010b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010b8e:	2b00      	cmp	r3, #0
 8010b90:	d018      	beq.n	8010bc4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010b92:	687b      	ldr	r3, [r7, #4]
 8010b94:	68da      	ldr	r2, [r3, #12]
 8010b96:	687b      	ldr	r3, [r7, #4]
 8010b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010b9a:	441a      	add	r2, r3
 8010b9c:	687b      	ldr	r3, [r7, #4]
 8010b9e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8010ba0:	687b      	ldr	r3, [r7, #4]
 8010ba2:	68da      	ldr	r2, [r3, #12]
 8010ba4:	687b      	ldr	r3, [r7, #4]
 8010ba6:	689b      	ldr	r3, [r3, #8]
 8010ba8:	429a      	cmp	r2, r3
 8010baa:	d303      	bcc.n	8010bb4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8010bac:	687b      	ldr	r3, [r7, #4]
 8010bae:	681a      	ldr	r2, [r3, #0]
 8010bb0:	687b      	ldr	r3, [r7, #4]
 8010bb2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010bb4:	687b      	ldr	r3, [r7, #4]
 8010bb6:	68d9      	ldr	r1, [r3, #12]
 8010bb8:	687b      	ldr	r3, [r7, #4]
 8010bba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010bbc:	461a      	mov	r2, r3
 8010bbe:	6838      	ldr	r0, [r7, #0]
 8010bc0:	f003 fdb1 	bl	8014726 <memcpy>
	}
}
 8010bc4:	bf00      	nop
 8010bc6:	3708      	adds	r7, #8
 8010bc8:	46bd      	mov	sp, r7
 8010bca:	bd80      	pop	{r7, pc}

08010bcc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8010bcc:	b580      	push	{r7, lr}
 8010bce:	b084      	sub	sp, #16
 8010bd0:	af00      	add	r7, sp, #0
 8010bd2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8010bd4:	f001 fc7e 	bl	80124d4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8010bd8:	687b      	ldr	r3, [r7, #4]
 8010bda:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010bde:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010be0:	e011      	b.n	8010c06 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010be2:	687b      	ldr	r3, [r7, #4]
 8010be4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010be6:	2b00      	cmp	r3, #0
 8010be8:	d012      	beq.n	8010c10 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010bea:	687b      	ldr	r3, [r7, #4]
 8010bec:	3324      	adds	r3, #36	; 0x24
 8010bee:	4618      	mov	r0, r3
 8010bf0:	f000 fd50 	bl	8011694 <xTaskRemoveFromEventList>
 8010bf4:	4603      	mov	r3, r0
 8010bf6:	2b00      	cmp	r3, #0
 8010bf8:	d001      	beq.n	8010bfe <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8010bfa:	f000 fe27 	bl	801184c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8010bfe:	7bfb      	ldrb	r3, [r7, #15]
 8010c00:	3b01      	subs	r3, #1
 8010c02:	b2db      	uxtb	r3, r3
 8010c04:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010c06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010c0a:	2b00      	cmp	r3, #0
 8010c0c:	dce9      	bgt.n	8010be2 <prvUnlockQueue+0x16>
 8010c0e:	e000      	b.n	8010c12 <prvUnlockQueue+0x46>
					break;
 8010c10:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8010c12:	687b      	ldr	r3, [r7, #4]
 8010c14:	22ff      	movs	r2, #255	; 0xff
 8010c16:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8010c1a:	f001 fc8b 	bl	8012534 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8010c1e:	f001 fc59 	bl	80124d4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8010c22:	687b      	ldr	r3, [r7, #4]
 8010c24:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010c28:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8010c2a:	e011      	b.n	8010c50 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010c2c:	687b      	ldr	r3, [r7, #4]
 8010c2e:	691b      	ldr	r3, [r3, #16]
 8010c30:	2b00      	cmp	r3, #0
 8010c32:	d012      	beq.n	8010c5a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010c34:	687b      	ldr	r3, [r7, #4]
 8010c36:	3310      	adds	r3, #16
 8010c38:	4618      	mov	r0, r3
 8010c3a:	f000 fd2b 	bl	8011694 <xTaskRemoveFromEventList>
 8010c3e:	4603      	mov	r3, r0
 8010c40:	2b00      	cmp	r3, #0
 8010c42:	d001      	beq.n	8010c48 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8010c44:	f000 fe02 	bl	801184c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8010c48:	7bbb      	ldrb	r3, [r7, #14]
 8010c4a:	3b01      	subs	r3, #1
 8010c4c:	b2db      	uxtb	r3, r3
 8010c4e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8010c50:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010c54:	2b00      	cmp	r3, #0
 8010c56:	dce9      	bgt.n	8010c2c <prvUnlockQueue+0x60>
 8010c58:	e000      	b.n	8010c5c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8010c5a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8010c5c:	687b      	ldr	r3, [r7, #4]
 8010c5e:	22ff      	movs	r2, #255	; 0xff
 8010c60:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8010c64:	f001 fc66 	bl	8012534 <vPortExitCritical>
}
 8010c68:	bf00      	nop
 8010c6a:	3710      	adds	r7, #16
 8010c6c:	46bd      	mov	sp, r7
 8010c6e:	bd80      	pop	{r7, pc}

08010c70 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8010c70:	b580      	push	{r7, lr}
 8010c72:	b084      	sub	sp, #16
 8010c74:	af00      	add	r7, sp, #0
 8010c76:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010c78:	f001 fc2c 	bl	80124d4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8010c7c:	687b      	ldr	r3, [r7, #4]
 8010c7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010c80:	2b00      	cmp	r3, #0
 8010c82:	d102      	bne.n	8010c8a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8010c84:	2301      	movs	r3, #1
 8010c86:	60fb      	str	r3, [r7, #12]
 8010c88:	e001      	b.n	8010c8e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8010c8a:	2300      	movs	r3, #0
 8010c8c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010c8e:	f001 fc51 	bl	8012534 <vPortExitCritical>

	return xReturn;
 8010c92:	68fb      	ldr	r3, [r7, #12]
}
 8010c94:	4618      	mov	r0, r3
 8010c96:	3710      	adds	r7, #16
 8010c98:	46bd      	mov	sp, r7
 8010c9a:	bd80      	pop	{r7, pc}

08010c9c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8010c9c:	b580      	push	{r7, lr}
 8010c9e:	b084      	sub	sp, #16
 8010ca0:	af00      	add	r7, sp, #0
 8010ca2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010ca4:	f001 fc16 	bl	80124d4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8010ca8:	687b      	ldr	r3, [r7, #4]
 8010caa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010cac:	687b      	ldr	r3, [r7, #4]
 8010cae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010cb0:	429a      	cmp	r2, r3
 8010cb2:	d102      	bne.n	8010cba <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8010cb4:	2301      	movs	r3, #1
 8010cb6:	60fb      	str	r3, [r7, #12]
 8010cb8:	e001      	b.n	8010cbe <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8010cba:	2300      	movs	r3, #0
 8010cbc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010cbe:	f001 fc39 	bl	8012534 <vPortExitCritical>

	return xReturn;
 8010cc2:	68fb      	ldr	r3, [r7, #12]
}
 8010cc4:	4618      	mov	r0, r3
 8010cc6:	3710      	adds	r7, #16
 8010cc8:	46bd      	mov	sp, r7
 8010cca:	bd80      	pop	{r7, pc}

08010ccc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8010ccc:	b480      	push	{r7}
 8010cce:	b085      	sub	sp, #20
 8010cd0:	af00      	add	r7, sp, #0
 8010cd2:	6078      	str	r0, [r7, #4]
 8010cd4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010cd6:	2300      	movs	r3, #0
 8010cd8:	60fb      	str	r3, [r7, #12]
 8010cda:	e014      	b.n	8010d06 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8010cdc:	4a0f      	ldr	r2, [pc, #60]	; (8010d1c <vQueueAddToRegistry+0x50>)
 8010cde:	68fb      	ldr	r3, [r7, #12]
 8010ce0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8010ce4:	2b00      	cmp	r3, #0
 8010ce6:	d10b      	bne.n	8010d00 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8010ce8:	490c      	ldr	r1, [pc, #48]	; (8010d1c <vQueueAddToRegistry+0x50>)
 8010cea:	68fb      	ldr	r3, [r7, #12]
 8010cec:	683a      	ldr	r2, [r7, #0]
 8010cee:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8010cf2:	4a0a      	ldr	r2, [pc, #40]	; (8010d1c <vQueueAddToRegistry+0x50>)
 8010cf4:	68fb      	ldr	r3, [r7, #12]
 8010cf6:	00db      	lsls	r3, r3, #3
 8010cf8:	4413      	add	r3, r2
 8010cfa:	687a      	ldr	r2, [r7, #4]
 8010cfc:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8010cfe:	e006      	b.n	8010d0e <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010d00:	68fb      	ldr	r3, [r7, #12]
 8010d02:	3301      	adds	r3, #1
 8010d04:	60fb      	str	r3, [r7, #12]
 8010d06:	68fb      	ldr	r3, [r7, #12]
 8010d08:	2b07      	cmp	r3, #7
 8010d0a:	d9e7      	bls.n	8010cdc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8010d0c:	bf00      	nop
 8010d0e:	bf00      	nop
 8010d10:	3714      	adds	r7, #20
 8010d12:	46bd      	mov	sp, r7
 8010d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d18:	4770      	bx	lr
 8010d1a:	bf00      	nop
 8010d1c:	200046d0 	.word	0x200046d0

08010d20 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8010d20:	b580      	push	{r7, lr}
 8010d22:	b086      	sub	sp, #24
 8010d24:	af00      	add	r7, sp, #0
 8010d26:	60f8      	str	r0, [r7, #12]
 8010d28:	60b9      	str	r1, [r7, #8]
 8010d2a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8010d2c:	68fb      	ldr	r3, [r7, #12]
 8010d2e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8010d30:	f001 fbd0 	bl	80124d4 <vPortEnterCritical>
 8010d34:	697b      	ldr	r3, [r7, #20]
 8010d36:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010d3a:	b25b      	sxtb	r3, r3
 8010d3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010d40:	d103      	bne.n	8010d4a <vQueueWaitForMessageRestricted+0x2a>
 8010d42:	697b      	ldr	r3, [r7, #20]
 8010d44:	2200      	movs	r2, #0
 8010d46:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8010d4a:	697b      	ldr	r3, [r7, #20]
 8010d4c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010d50:	b25b      	sxtb	r3, r3
 8010d52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010d56:	d103      	bne.n	8010d60 <vQueueWaitForMessageRestricted+0x40>
 8010d58:	697b      	ldr	r3, [r7, #20]
 8010d5a:	2200      	movs	r2, #0
 8010d5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8010d60:	f001 fbe8 	bl	8012534 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8010d64:	697b      	ldr	r3, [r7, #20]
 8010d66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010d68:	2b00      	cmp	r3, #0
 8010d6a:	d106      	bne.n	8010d7a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8010d6c:	697b      	ldr	r3, [r7, #20]
 8010d6e:	3324      	adds	r3, #36	; 0x24
 8010d70:	687a      	ldr	r2, [r7, #4]
 8010d72:	68b9      	ldr	r1, [r7, #8]
 8010d74:	4618      	mov	r0, r3
 8010d76:	f000 fc61 	bl	801163c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8010d7a:	6978      	ldr	r0, [r7, #20]
 8010d7c:	f7ff ff26 	bl	8010bcc <prvUnlockQueue>
	}
 8010d80:	bf00      	nop
 8010d82:	3718      	adds	r7, #24
 8010d84:	46bd      	mov	sp, r7
 8010d86:	bd80      	pop	{r7, pc}

08010d88 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8010d88:	b580      	push	{r7, lr}
 8010d8a:	b08e      	sub	sp, #56	; 0x38
 8010d8c:	af04      	add	r7, sp, #16
 8010d8e:	60f8      	str	r0, [r7, #12]
 8010d90:	60b9      	str	r1, [r7, #8]
 8010d92:	607a      	str	r2, [r7, #4]
 8010d94:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8010d96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010d98:	2b00      	cmp	r3, #0
 8010d9a:	d10a      	bne.n	8010db2 <xTaskCreateStatic+0x2a>
	__asm volatile
 8010d9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010da0:	f383 8811 	msr	BASEPRI, r3
 8010da4:	f3bf 8f6f 	isb	sy
 8010da8:	f3bf 8f4f 	dsb	sy
 8010dac:	623b      	str	r3, [r7, #32]
}
 8010dae:	bf00      	nop
 8010db0:	e7fe      	b.n	8010db0 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8010db2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010db4:	2b00      	cmp	r3, #0
 8010db6:	d10a      	bne.n	8010dce <xTaskCreateStatic+0x46>
	__asm volatile
 8010db8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010dbc:	f383 8811 	msr	BASEPRI, r3
 8010dc0:	f3bf 8f6f 	isb	sy
 8010dc4:	f3bf 8f4f 	dsb	sy
 8010dc8:	61fb      	str	r3, [r7, #28]
}
 8010dca:	bf00      	nop
 8010dcc:	e7fe      	b.n	8010dcc <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8010dce:	23a8      	movs	r3, #168	; 0xa8
 8010dd0:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8010dd2:	693b      	ldr	r3, [r7, #16]
 8010dd4:	2ba8      	cmp	r3, #168	; 0xa8
 8010dd6:	d00a      	beq.n	8010dee <xTaskCreateStatic+0x66>
	__asm volatile
 8010dd8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010ddc:	f383 8811 	msr	BASEPRI, r3
 8010de0:	f3bf 8f6f 	isb	sy
 8010de4:	f3bf 8f4f 	dsb	sy
 8010de8:	61bb      	str	r3, [r7, #24]
}
 8010dea:	bf00      	nop
 8010dec:	e7fe      	b.n	8010dec <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8010dee:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8010df0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010df2:	2b00      	cmp	r3, #0
 8010df4:	d01e      	beq.n	8010e34 <xTaskCreateStatic+0xac>
 8010df6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010df8:	2b00      	cmp	r3, #0
 8010dfa:	d01b      	beq.n	8010e34 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8010dfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010dfe:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8010e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010e02:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010e04:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8010e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010e08:	2202      	movs	r2, #2
 8010e0a:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8010e0e:	2300      	movs	r3, #0
 8010e10:	9303      	str	r3, [sp, #12]
 8010e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010e14:	9302      	str	r3, [sp, #8]
 8010e16:	f107 0314 	add.w	r3, r7, #20
 8010e1a:	9301      	str	r3, [sp, #4]
 8010e1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010e1e:	9300      	str	r3, [sp, #0]
 8010e20:	683b      	ldr	r3, [r7, #0]
 8010e22:	687a      	ldr	r2, [r7, #4]
 8010e24:	68b9      	ldr	r1, [r7, #8]
 8010e26:	68f8      	ldr	r0, [r7, #12]
 8010e28:	f000 f850 	bl	8010ecc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010e2c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010e2e:	f000 f8f3 	bl	8011018 <prvAddNewTaskToReadyList>
 8010e32:	e001      	b.n	8010e38 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8010e34:	2300      	movs	r3, #0
 8010e36:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8010e38:	697b      	ldr	r3, [r7, #20]
	}
 8010e3a:	4618      	mov	r0, r3
 8010e3c:	3728      	adds	r7, #40	; 0x28
 8010e3e:	46bd      	mov	sp, r7
 8010e40:	bd80      	pop	{r7, pc}

08010e42 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8010e42:	b580      	push	{r7, lr}
 8010e44:	b08c      	sub	sp, #48	; 0x30
 8010e46:	af04      	add	r7, sp, #16
 8010e48:	60f8      	str	r0, [r7, #12]
 8010e4a:	60b9      	str	r1, [r7, #8]
 8010e4c:	603b      	str	r3, [r7, #0]
 8010e4e:	4613      	mov	r3, r2
 8010e50:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8010e52:	88fb      	ldrh	r3, [r7, #6]
 8010e54:	009b      	lsls	r3, r3, #2
 8010e56:	4618      	mov	r0, r3
 8010e58:	f001 fc5e 	bl	8012718 <pvPortMalloc>
 8010e5c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8010e5e:	697b      	ldr	r3, [r7, #20]
 8010e60:	2b00      	cmp	r3, #0
 8010e62:	d00e      	beq.n	8010e82 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8010e64:	20a8      	movs	r0, #168	; 0xa8
 8010e66:	f001 fc57 	bl	8012718 <pvPortMalloc>
 8010e6a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8010e6c:	69fb      	ldr	r3, [r7, #28]
 8010e6e:	2b00      	cmp	r3, #0
 8010e70:	d003      	beq.n	8010e7a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8010e72:	69fb      	ldr	r3, [r7, #28]
 8010e74:	697a      	ldr	r2, [r7, #20]
 8010e76:	631a      	str	r2, [r3, #48]	; 0x30
 8010e78:	e005      	b.n	8010e86 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8010e7a:	6978      	ldr	r0, [r7, #20]
 8010e7c:	f001 fd18 	bl	80128b0 <vPortFree>
 8010e80:	e001      	b.n	8010e86 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8010e82:	2300      	movs	r3, #0
 8010e84:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8010e86:	69fb      	ldr	r3, [r7, #28]
 8010e88:	2b00      	cmp	r3, #0
 8010e8a:	d017      	beq.n	8010ebc <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8010e8c:	69fb      	ldr	r3, [r7, #28]
 8010e8e:	2200      	movs	r2, #0
 8010e90:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8010e94:	88fa      	ldrh	r2, [r7, #6]
 8010e96:	2300      	movs	r3, #0
 8010e98:	9303      	str	r3, [sp, #12]
 8010e9a:	69fb      	ldr	r3, [r7, #28]
 8010e9c:	9302      	str	r3, [sp, #8]
 8010e9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010ea0:	9301      	str	r3, [sp, #4]
 8010ea2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ea4:	9300      	str	r3, [sp, #0]
 8010ea6:	683b      	ldr	r3, [r7, #0]
 8010ea8:	68b9      	ldr	r1, [r7, #8]
 8010eaa:	68f8      	ldr	r0, [r7, #12]
 8010eac:	f000 f80e 	bl	8010ecc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010eb0:	69f8      	ldr	r0, [r7, #28]
 8010eb2:	f000 f8b1 	bl	8011018 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8010eb6:	2301      	movs	r3, #1
 8010eb8:	61bb      	str	r3, [r7, #24]
 8010eba:	e002      	b.n	8010ec2 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8010ebc:	f04f 33ff 	mov.w	r3, #4294967295
 8010ec0:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8010ec2:	69bb      	ldr	r3, [r7, #24]
	}
 8010ec4:	4618      	mov	r0, r3
 8010ec6:	3720      	adds	r7, #32
 8010ec8:	46bd      	mov	sp, r7
 8010eca:	bd80      	pop	{r7, pc}

08010ecc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8010ecc:	b580      	push	{r7, lr}
 8010ece:	b088      	sub	sp, #32
 8010ed0:	af00      	add	r7, sp, #0
 8010ed2:	60f8      	str	r0, [r7, #12]
 8010ed4:	60b9      	str	r1, [r7, #8]
 8010ed6:	607a      	str	r2, [r7, #4]
 8010ed8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8010eda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010edc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8010ede:	687b      	ldr	r3, [r7, #4]
 8010ee0:	009b      	lsls	r3, r3, #2
 8010ee2:	461a      	mov	r2, r3
 8010ee4:	21a5      	movs	r1, #165	; 0xa5
 8010ee6:	f003 fb48 	bl	801457a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8010eea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010eec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8010eee:	687b      	ldr	r3, [r7, #4]
 8010ef0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8010ef4:	3b01      	subs	r3, #1
 8010ef6:	009b      	lsls	r3, r3, #2
 8010ef8:	4413      	add	r3, r2
 8010efa:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8010efc:	69bb      	ldr	r3, [r7, #24]
 8010efe:	f023 0307 	bic.w	r3, r3, #7
 8010f02:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8010f04:	69bb      	ldr	r3, [r7, #24]
 8010f06:	f003 0307 	and.w	r3, r3, #7
 8010f0a:	2b00      	cmp	r3, #0
 8010f0c:	d00a      	beq.n	8010f24 <prvInitialiseNewTask+0x58>
	__asm volatile
 8010f0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010f12:	f383 8811 	msr	BASEPRI, r3
 8010f16:	f3bf 8f6f 	isb	sy
 8010f1a:	f3bf 8f4f 	dsb	sy
 8010f1e:	617b      	str	r3, [r7, #20]
}
 8010f20:	bf00      	nop
 8010f22:	e7fe      	b.n	8010f22 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8010f24:	68bb      	ldr	r3, [r7, #8]
 8010f26:	2b00      	cmp	r3, #0
 8010f28:	d01f      	beq.n	8010f6a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010f2a:	2300      	movs	r3, #0
 8010f2c:	61fb      	str	r3, [r7, #28]
 8010f2e:	e012      	b.n	8010f56 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8010f30:	68ba      	ldr	r2, [r7, #8]
 8010f32:	69fb      	ldr	r3, [r7, #28]
 8010f34:	4413      	add	r3, r2
 8010f36:	7819      	ldrb	r1, [r3, #0]
 8010f38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010f3a:	69fb      	ldr	r3, [r7, #28]
 8010f3c:	4413      	add	r3, r2
 8010f3e:	3334      	adds	r3, #52	; 0x34
 8010f40:	460a      	mov	r2, r1
 8010f42:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8010f44:	68ba      	ldr	r2, [r7, #8]
 8010f46:	69fb      	ldr	r3, [r7, #28]
 8010f48:	4413      	add	r3, r2
 8010f4a:	781b      	ldrb	r3, [r3, #0]
 8010f4c:	2b00      	cmp	r3, #0
 8010f4e:	d006      	beq.n	8010f5e <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010f50:	69fb      	ldr	r3, [r7, #28]
 8010f52:	3301      	adds	r3, #1
 8010f54:	61fb      	str	r3, [r7, #28]
 8010f56:	69fb      	ldr	r3, [r7, #28]
 8010f58:	2b0f      	cmp	r3, #15
 8010f5a:	d9e9      	bls.n	8010f30 <prvInitialiseNewTask+0x64>
 8010f5c:	e000      	b.n	8010f60 <prvInitialiseNewTask+0x94>
			{
				break;
 8010f5e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8010f60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f62:	2200      	movs	r2, #0
 8010f64:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8010f68:	e003      	b.n	8010f72 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8010f6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f6c:	2200      	movs	r2, #0
 8010f6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8010f72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010f74:	2b37      	cmp	r3, #55	; 0x37
 8010f76:	d901      	bls.n	8010f7c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8010f78:	2337      	movs	r3, #55	; 0x37
 8010f7a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8010f7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f7e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010f80:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8010f82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f84:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010f86:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8010f88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f8a:	2200      	movs	r2, #0
 8010f8c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8010f8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f90:	3304      	adds	r3, #4
 8010f92:	4618      	mov	r0, r3
 8010f94:	f7ff f978 	bl	8010288 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8010f98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f9a:	3318      	adds	r3, #24
 8010f9c:	4618      	mov	r0, r3
 8010f9e:	f7ff f973 	bl	8010288 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8010fa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010fa4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010fa6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010fa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010faa:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8010fae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010fb0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8010fb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010fb4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010fb6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8010fb8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010fba:	2200      	movs	r2, #0
 8010fbc:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8010fc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010fc2:	2200      	movs	r2, #0
 8010fc4:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8010fc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010fca:	3354      	adds	r3, #84	; 0x54
 8010fcc:	224c      	movs	r2, #76	; 0x4c
 8010fce:	2100      	movs	r1, #0
 8010fd0:	4618      	mov	r0, r3
 8010fd2:	f003 fad2 	bl	801457a <memset>
 8010fd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010fd8:	4a0c      	ldr	r2, [pc, #48]	; (801100c <prvInitialiseNewTask+0x140>)
 8010fda:	659a      	str	r2, [r3, #88]	; 0x58
 8010fdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010fde:	4a0c      	ldr	r2, [pc, #48]	; (8011010 <prvInitialiseNewTask+0x144>)
 8010fe0:	65da      	str	r2, [r3, #92]	; 0x5c
 8010fe2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010fe4:	4a0b      	ldr	r2, [pc, #44]	; (8011014 <prvInitialiseNewTask+0x148>)
 8010fe6:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8010fe8:	683a      	ldr	r2, [r7, #0]
 8010fea:	68f9      	ldr	r1, [r7, #12]
 8010fec:	69b8      	ldr	r0, [r7, #24]
 8010fee:	f001 f941 	bl	8012274 <pxPortInitialiseStack>
 8010ff2:	4602      	mov	r2, r0
 8010ff4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ff6:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8010ff8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010ffa:	2b00      	cmp	r3, #0
 8010ffc:	d002      	beq.n	8011004 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8010ffe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011000:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011002:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8011004:	bf00      	nop
 8011006:	3720      	adds	r7, #32
 8011008:	46bd      	mov	sp, r7
 801100a:	bd80      	pop	{r7, pc}
 801100c:	20009840 	.word	0x20009840
 8011010:	200098a8 	.word	0x200098a8
 8011014:	20009910 	.word	0x20009910

08011018 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8011018:	b580      	push	{r7, lr}
 801101a:	b082      	sub	sp, #8
 801101c:	af00      	add	r7, sp, #0
 801101e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8011020:	f001 fa58 	bl	80124d4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8011024:	4b2d      	ldr	r3, [pc, #180]	; (80110dc <prvAddNewTaskToReadyList+0xc4>)
 8011026:	681b      	ldr	r3, [r3, #0]
 8011028:	3301      	adds	r3, #1
 801102a:	4a2c      	ldr	r2, [pc, #176]	; (80110dc <prvAddNewTaskToReadyList+0xc4>)
 801102c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 801102e:	4b2c      	ldr	r3, [pc, #176]	; (80110e0 <prvAddNewTaskToReadyList+0xc8>)
 8011030:	681b      	ldr	r3, [r3, #0]
 8011032:	2b00      	cmp	r3, #0
 8011034:	d109      	bne.n	801104a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8011036:	4a2a      	ldr	r2, [pc, #168]	; (80110e0 <prvAddNewTaskToReadyList+0xc8>)
 8011038:	687b      	ldr	r3, [r7, #4]
 801103a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 801103c:	4b27      	ldr	r3, [pc, #156]	; (80110dc <prvAddNewTaskToReadyList+0xc4>)
 801103e:	681b      	ldr	r3, [r3, #0]
 8011040:	2b01      	cmp	r3, #1
 8011042:	d110      	bne.n	8011066 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8011044:	f000 fc26 	bl	8011894 <prvInitialiseTaskLists>
 8011048:	e00d      	b.n	8011066 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 801104a:	4b26      	ldr	r3, [pc, #152]	; (80110e4 <prvAddNewTaskToReadyList+0xcc>)
 801104c:	681b      	ldr	r3, [r3, #0]
 801104e:	2b00      	cmp	r3, #0
 8011050:	d109      	bne.n	8011066 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8011052:	4b23      	ldr	r3, [pc, #140]	; (80110e0 <prvAddNewTaskToReadyList+0xc8>)
 8011054:	681b      	ldr	r3, [r3, #0]
 8011056:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011058:	687b      	ldr	r3, [r7, #4]
 801105a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801105c:	429a      	cmp	r2, r3
 801105e:	d802      	bhi.n	8011066 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8011060:	4a1f      	ldr	r2, [pc, #124]	; (80110e0 <prvAddNewTaskToReadyList+0xc8>)
 8011062:	687b      	ldr	r3, [r7, #4]
 8011064:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8011066:	4b20      	ldr	r3, [pc, #128]	; (80110e8 <prvAddNewTaskToReadyList+0xd0>)
 8011068:	681b      	ldr	r3, [r3, #0]
 801106a:	3301      	adds	r3, #1
 801106c:	4a1e      	ldr	r2, [pc, #120]	; (80110e8 <prvAddNewTaskToReadyList+0xd0>)
 801106e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8011070:	4b1d      	ldr	r3, [pc, #116]	; (80110e8 <prvAddNewTaskToReadyList+0xd0>)
 8011072:	681a      	ldr	r2, [r3, #0]
 8011074:	687b      	ldr	r3, [r7, #4]
 8011076:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8011078:	687b      	ldr	r3, [r7, #4]
 801107a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801107c:	4b1b      	ldr	r3, [pc, #108]	; (80110ec <prvAddNewTaskToReadyList+0xd4>)
 801107e:	681b      	ldr	r3, [r3, #0]
 8011080:	429a      	cmp	r2, r3
 8011082:	d903      	bls.n	801108c <prvAddNewTaskToReadyList+0x74>
 8011084:	687b      	ldr	r3, [r7, #4]
 8011086:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011088:	4a18      	ldr	r2, [pc, #96]	; (80110ec <prvAddNewTaskToReadyList+0xd4>)
 801108a:	6013      	str	r3, [r2, #0]
 801108c:	687b      	ldr	r3, [r7, #4]
 801108e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011090:	4613      	mov	r3, r2
 8011092:	009b      	lsls	r3, r3, #2
 8011094:	4413      	add	r3, r2
 8011096:	009b      	lsls	r3, r3, #2
 8011098:	4a15      	ldr	r2, [pc, #84]	; (80110f0 <prvAddNewTaskToReadyList+0xd8>)
 801109a:	441a      	add	r2, r3
 801109c:	687b      	ldr	r3, [r7, #4]
 801109e:	3304      	adds	r3, #4
 80110a0:	4619      	mov	r1, r3
 80110a2:	4610      	mov	r0, r2
 80110a4:	f7ff f8fd 	bl	80102a2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80110a8:	f001 fa44 	bl	8012534 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80110ac:	4b0d      	ldr	r3, [pc, #52]	; (80110e4 <prvAddNewTaskToReadyList+0xcc>)
 80110ae:	681b      	ldr	r3, [r3, #0]
 80110b0:	2b00      	cmp	r3, #0
 80110b2:	d00e      	beq.n	80110d2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80110b4:	4b0a      	ldr	r3, [pc, #40]	; (80110e0 <prvAddNewTaskToReadyList+0xc8>)
 80110b6:	681b      	ldr	r3, [r3, #0]
 80110b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80110ba:	687b      	ldr	r3, [r7, #4]
 80110bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80110be:	429a      	cmp	r2, r3
 80110c0:	d207      	bcs.n	80110d2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80110c2:	4b0c      	ldr	r3, [pc, #48]	; (80110f4 <prvAddNewTaskToReadyList+0xdc>)
 80110c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80110c8:	601a      	str	r2, [r3, #0]
 80110ca:	f3bf 8f4f 	dsb	sy
 80110ce:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80110d2:	bf00      	nop
 80110d4:	3708      	adds	r7, #8
 80110d6:	46bd      	mov	sp, r7
 80110d8:	bd80      	pop	{r7, pc}
 80110da:	bf00      	nop
 80110dc:	20004be4 	.word	0x20004be4
 80110e0:	20004710 	.word	0x20004710
 80110e4:	20004bf0 	.word	0x20004bf0
 80110e8:	20004c00 	.word	0x20004c00
 80110ec:	20004bec 	.word	0x20004bec
 80110f0:	20004714 	.word	0x20004714
 80110f4:	e000ed04 	.word	0xe000ed04

080110f8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80110f8:	b580      	push	{r7, lr}
 80110fa:	b084      	sub	sp, #16
 80110fc:	af00      	add	r7, sp, #0
 80110fe:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8011100:	2300      	movs	r3, #0
 8011102:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8011104:	687b      	ldr	r3, [r7, #4]
 8011106:	2b00      	cmp	r3, #0
 8011108:	d017      	beq.n	801113a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801110a:	4b13      	ldr	r3, [pc, #76]	; (8011158 <vTaskDelay+0x60>)
 801110c:	681b      	ldr	r3, [r3, #0]
 801110e:	2b00      	cmp	r3, #0
 8011110:	d00a      	beq.n	8011128 <vTaskDelay+0x30>
	__asm volatile
 8011112:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011116:	f383 8811 	msr	BASEPRI, r3
 801111a:	f3bf 8f6f 	isb	sy
 801111e:	f3bf 8f4f 	dsb	sy
 8011122:	60bb      	str	r3, [r7, #8]
}
 8011124:	bf00      	nop
 8011126:	e7fe      	b.n	8011126 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8011128:	f000 f88a 	bl	8011240 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 801112c:	2100      	movs	r1, #0
 801112e:	6878      	ldr	r0, [r7, #4]
 8011130:	f000 fcfe 	bl	8011b30 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8011134:	f000 f892 	bl	801125c <xTaskResumeAll>
 8011138:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 801113a:	68fb      	ldr	r3, [r7, #12]
 801113c:	2b00      	cmp	r3, #0
 801113e:	d107      	bne.n	8011150 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8011140:	4b06      	ldr	r3, [pc, #24]	; (801115c <vTaskDelay+0x64>)
 8011142:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011146:	601a      	str	r2, [r3, #0]
 8011148:	f3bf 8f4f 	dsb	sy
 801114c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8011150:	bf00      	nop
 8011152:	3710      	adds	r7, #16
 8011154:	46bd      	mov	sp, r7
 8011156:	bd80      	pop	{r7, pc}
 8011158:	20004c0c 	.word	0x20004c0c
 801115c:	e000ed04 	.word	0xe000ed04

08011160 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8011160:	b580      	push	{r7, lr}
 8011162:	b08a      	sub	sp, #40	; 0x28
 8011164:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8011166:	2300      	movs	r3, #0
 8011168:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 801116a:	2300      	movs	r3, #0
 801116c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 801116e:	463a      	mov	r2, r7
 8011170:	1d39      	adds	r1, r7, #4
 8011172:	f107 0308 	add.w	r3, r7, #8
 8011176:	4618      	mov	r0, r3
 8011178:	f7ff f832 	bl	80101e0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 801117c:	6839      	ldr	r1, [r7, #0]
 801117e:	687b      	ldr	r3, [r7, #4]
 8011180:	68ba      	ldr	r2, [r7, #8]
 8011182:	9202      	str	r2, [sp, #8]
 8011184:	9301      	str	r3, [sp, #4]
 8011186:	2300      	movs	r3, #0
 8011188:	9300      	str	r3, [sp, #0]
 801118a:	2300      	movs	r3, #0
 801118c:	460a      	mov	r2, r1
 801118e:	4924      	ldr	r1, [pc, #144]	; (8011220 <vTaskStartScheduler+0xc0>)
 8011190:	4824      	ldr	r0, [pc, #144]	; (8011224 <vTaskStartScheduler+0xc4>)
 8011192:	f7ff fdf9 	bl	8010d88 <xTaskCreateStatic>
 8011196:	4603      	mov	r3, r0
 8011198:	4a23      	ldr	r2, [pc, #140]	; (8011228 <vTaskStartScheduler+0xc8>)
 801119a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 801119c:	4b22      	ldr	r3, [pc, #136]	; (8011228 <vTaskStartScheduler+0xc8>)
 801119e:	681b      	ldr	r3, [r3, #0]
 80111a0:	2b00      	cmp	r3, #0
 80111a2:	d002      	beq.n	80111aa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80111a4:	2301      	movs	r3, #1
 80111a6:	617b      	str	r3, [r7, #20]
 80111a8:	e001      	b.n	80111ae <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80111aa:	2300      	movs	r3, #0
 80111ac:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80111ae:	697b      	ldr	r3, [r7, #20]
 80111b0:	2b01      	cmp	r3, #1
 80111b2:	d102      	bne.n	80111ba <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80111b4:	f000 fd10 	bl	8011bd8 <xTimerCreateTimerTask>
 80111b8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80111ba:	697b      	ldr	r3, [r7, #20]
 80111bc:	2b01      	cmp	r3, #1
 80111be:	d11b      	bne.n	80111f8 <vTaskStartScheduler+0x98>
	__asm volatile
 80111c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80111c4:	f383 8811 	msr	BASEPRI, r3
 80111c8:	f3bf 8f6f 	isb	sy
 80111cc:	f3bf 8f4f 	dsb	sy
 80111d0:	613b      	str	r3, [r7, #16]
}
 80111d2:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80111d4:	4b15      	ldr	r3, [pc, #84]	; (801122c <vTaskStartScheduler+0xcc>)
 80111d6:	681b      	ldr	r3, [r3, #0]
 80111d8:	3354      	adds	r3, #84	; 0x54
 80111da:	4a15      	ldr	r2, [pc, #84]	; (8011230 <vTaskStartScheduler+0xd0>)
 80111dc:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80111de:	4b15      	ldr	r3, [pc, #84]	; (8011234 <vTaskStartScheduler+0xd4>)
 80111e0:	f04f 32ff 	mov.w	r2, #4294967295
 80111e4:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80111e6:	4b14      	ldr	r3, [pc, #80]	; (8011238 <vTaskStartScheduler+0xd8>)
 80111e8:	2201      	movs	r2, #1
 80111ea:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80111ec:	4b13      	ldr	r3, [pc, #76]	; (801123c <vTaskStartScheduler+0xdc>)
 80111ee:	2200      	movs	r2, #0
 80111f0:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80111f2:	f001 f8cd 	bl	8012390 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80111f6:	e00e      	b.n	8011216 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80111f8:	697b      	ldr	r3, [r7, #20]
 80111fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80111fe:	d10a      	bne.n	8011216 <vTaskStartScheduler+0xb6>
	__asm volatile
 8011200:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011204:	f383 8811 	msr	BASEPRI, r3
 8011208:	f3bf 8f6f 	isb	sy
 801120c:	f3bf 8f4f 	dsb	sy
 8011210:	60fb      	str	r3, [r7, #12]
}
 8011212:	bf00      	nop
 8011214:	e7fe      	b.n	8011214 <vTaskStartScheduler+0xb4>
}
 8011216:	bf00      	nop
 8011218:	3718      	adds	r7, #24
 801121a:	46bd      	mov	sp, r7
 801121c:	bd80      	pop	{r7, pc}
 801121e:	bf00      	nop
 8011220:	08016a10 	.word	0x08016a10
 8011224:	08011865 	.word	0x08011865
 8011228:	20004c08 	.word	0x20004c08
 801122c:	20004710 	.word	0x20004710
 8011230:	20000410 	.word	0x20000410
 8011234:	20004c04 	.word	0x20004c04
 8011238:	20004bf0 	.word	0x20004bf0
 801123c:	20004be8 	.word	0x20004be8

08011240 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8011240:	b480      	push	{r7}
 8011242:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8011244:	4b04      	ldr	r3, [pc, #16]	; (8011258 <vTaskSuspendAll+0x18>)
 8011246:	681b      	ldr	r3, [r3, #0]
 8011248:	3301      	adds	r3, #1
 801124a:	4a03      	ldr	r2, [pc, #12]	; (8011258 <vTaskSuspendAll+0x18>)
 801124c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 801124e:	bf00      	nop
 8011250:	46bd      	mov	sp, r7
 8011252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011256:	4770      	bx	lr
 8011258:	20004c0c 	.word	0x20004c0c

0801125c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 801125c:	b580      	push	{r7, lr}
 801125e:	b084      	sub	sp, #16
 8011260:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8011262:	2300      	movs	r3, #0
 8011264:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8011266:	2300      	movs	r3, #0
 8011268:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 801126a:	4b42      	ldr	r3, [pc, #264]	; (8011374 <xTaskResumeAll+0x118>)
 801126c:	681b      	ldr	r3, [r3, #0]
 801126e:	2b00      	cmp	r3, #0
 8011270:	d10a      	bne.n	8011288 <xTaskResumeAll+0x2c>
	__asm volatile
 8011272:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011276:	f383 8811 	msr	BASEPRI, r3
 801127a:	f3bf 8f6f 	isb	sy
 801127e:	f3bf 8f4f 	dsb	sy
 8011282:	603b      	str	r3, [r7, #0]
}
 8011284:	bf00      	nop
 8011286:	e7fe      	b.n	8011286 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8011288:	f001 f924 	bl	80124d4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 801128c:	4b39      	ldr	r3, [pc, #228]	; (8011374 <xTaskResumeAll+0x118>)
 801128e:	681b      	ldr	r3, [r3, #0]
 8011290:	3b01      	subs	r3, #1
 8011292:	4a38      	ldr	r2, [pc, #224]	; (8011374 <xTaskResumeAll+0x118>)
 8011294:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011296:	4b37      	ldr	r3, [pc, #220]	; (8011374 <xTaskResumeAll+0x118>)
 8011298:	681b      	ldr	r3, [r3, #0]
 801129a:	2b00      	cmp	r3, #0
 801129c:	d162      	bne.n	8011364 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 801129e:	4b36      	ldr	r3, [pc, #216]	; (8011378 <xTaskResumeAll+0x11c>)
 80112a0:	681b      	ldr	r3, [r3, #0]
 80112a2:	2b00      	cmp	r3, #0
 80112a4:	d05e      	beq.n	8011364 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80112a6:	e02f      	b.n	8011308 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80112a8:	4b34      	ldr	r3, [pc, #208]	; (801137c <xTaskResumeAll+0x120>)
 80112aa:	68db      	ldr	r3, [r3, #12]
 80112ac:	68db      	ldr	r3, [r3, #12]
 80112ae:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80112b0:	68fb      	ldr	r3, [r7, #12]
 80112b2:	3318      	adds	r3, #24
 80112b4:	4618      	mov	r0, r3
 80112b6:	f7ff f851 	bl	801035c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80112ba:	68fb      	ldr	r3, [r7, #12]
 80112bc:	3304      	adds	r3, #4
 80112be:	4618      	mov	r0, r3
 80112c0:	f7ff f84c 	bl	801035c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80112c4:	68fb      	ldr	r3, [r7, #12]
 80112c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80112c8:	4b2d      	ldr	r3, [pc, #180]	; (8011380 <xTaskResumeAll+0x124>)
 80112ca:	681b      	ldr	r3, [r3, #0]
 80112cc:	429a      	cmp	r2, r3
 80112ce:	d903      	bls.n	80112d8 <xTaskResumeAll+0x7c>
 80112d0:	68fb      	ldr	r3, [r7, #12]
 80112d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80112d4:	4a2a      	ldr	r2, [pc, #168]	; (8011380 <xTaskResumeAll+0x124>)
 80112d6:	6013      	str	r3, [r2, #0]
 80112d8:	68fb      	ldr	r3, [r7, #12]
 80112da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80112dc:	4613      	mov	r3, r2
 80112de:	009b      	lsls	r3, r3, #2
 80112e0:	4413      	add	r3, r2
 80112e2:	009b      	lsls	r3, r3, #2
 80112e4:	4a27      	ldr	r2, [pc, #156]	; (8011384 <xTaskResumeAll+0x128>)
 80112e6:	441a      	add	r2, r3
 80112e8:	68fb      	ldr	r3, [r7, #12]
 80112ea:	3304      	adds	r3, #4
 80112ec:	4619      	mov	r1, r3
 80112ee:	4610      	mov	r0, r2
 80112f0:	f7fe ffd7 	bl	80102a2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80112f4:	68fb      	ldr	r3, [r7, #12]
 80112f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80112f8:	4b23      	ldr	r3, [pc, #140]	; (8011388 <xTaskResumeAll+0x12c>)
 80112fa:	681b      	ldr	r3, [r3, #0]
 80112fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80112fe:	429a      	cmp	r2, r3
 8011300:	d302      	bcc.n	8011308 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8011302:	4b22      	ldr	r3, [pc, #136]	; (801138c <xTaskResumeAll+0x130>)
 8011304:	2201      	movs	r2, #1
 8011306:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8011308:	4b1c      	ldr	r3, [pc, #112]	; (801137c <xTaskResumeAll+0x120>)
 801130a:	681b      	ldr	r3, [r3, #0]
 801130c:	2b00      	cmp	r3, #0
 801130e:	d1cb      	bne.n	80112a8 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8011310:	68fb      	ldr	r3, [r7, #12]
 8011312:	2b00      	cmp	r3, #0
 8011314:	d001      	beq.n	801131a <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8011316:	f000 fb5f 	bl	80119d8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 801131a:	4b1d      	ldr	r3, [pc, #116]	; (8011390 <xTaskResumeAll+0x134>)
 801131c:	681b      	ldr	r3, [r3, #0]
 801131e:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8011320:	687b      	ldr	r3, [r7, #4]
 8011322:	2b00      	cmp	r3, #0
 8011324:	d010      	beq.n	8011348 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8011326:	f000 f847 	bl	80113b8 <xTaskIncrementTick>
 801132a:	4603      	mov	r3, r0
 801132c:	2b00      	cmp	r3, #0
 801132e:	d002      	beq.n	8011336 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8011330:	4b16      	ldr	r3, [pc, #88]	; (801138c <xTaskResumeAll+0x130>)
 8011332:	2201      	movs	r2, #1
 8011334:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8011336:	687b      	ldr	r3, [r7, #4]
 8011338:	3b01      	subs	r3, #1
 801133a:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 801133c:	687b      	ldr	r3, [r7, #4]
 801133e:	2b00      	cmp	r3, #0
 8011340:	d1f1      	bne.n	8011326 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8011342:	4b13      	ldr	r3, [pc, #76]	; (8011390 <xTaskResumeAll+0x134>)
 8011344:	2200      	movs	r2, #0
 8011346:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8011348:	4b10      	ldr	r3, [pc, #64]	; (801138c <xTaskResumeAll+0x130>)
 801134a:	681b      	ldr	r3, [r3, #0]
 801134c:	2b00      	cmp	r3, #0
 801134e:	d009      	beq.n	8011364 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8011350:	2301      	movs	r3, #1
 8011352:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8011354:	4b0f      	ldr	r3, [pc, #60]	; (8011394 <xTaskResumeAll+0x138>)
 8011356:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801135a:	601a      	str	r2, [r3, #0]
 801135c:	f3bf 8f4f 	dsb	sy
 8011360:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8011364:	f001 f8e6 	bl	8012534 <vPortExitCritical>

	return xAlreadyYielded;
 8011368:	68bb      	ldr	r3, [r7, #8]
}
 801136a:	4618      	mov	r0, r3
 801136c:	3710      	adds	r7, #16
 801136e:	46bd      	mov	sp, r7
 8011370:	bd80      	pop	{r7, pc}
 8011372:	bf00      	nop
 8011374:	20004c0c 	.word	0x20004c0c
 8011378:	20004be4 	.word	0x20004be4
 801137c:	20004ba4 	.word	0x20004ba4
 8011380:	20004bec 	.word	0x20004bec
 8011384:	20004714 	.word	0x20004714
 8011388:	20004710 	.word	0x20004710
 801138c:	20004bf8 	.word	0x20004bf8
 8011390:	20004bf4 	.word	0x20004bf4
 8011394:	e000ed04 	.word	0xe000ed04

08011398 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8011398:	b480      	push	{r7}
 801139a:	b083      	sub	sp, #12
 801139c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 801139e:	4b05      	ldr	r3, [pc, #20]	; (80113b4 <xTaskGetTickCount+0x1c>)
 80113a0:	681b      	ldr	r3, [r3, #0]
 80113a2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80113a4:	687b      	ldr	r3, [r7, #4]
}
 80113a6:	4618      	mov	r0, r3
 80113a8:	370c      	adds	r7, #12
 80113aa:	46bd      	mov	sp, r7
 80113ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113b0:	4770      	bx	lr
 80113b2:	bf00      	nop
 80113b4:	20004be8 	.word	0x20004be8

080113b8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80113b8:	b580      	push	{r7, lr}
 80113ba:	b086      	sub	sp, #24
 80113bc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80113be:	2300      	movs	r3, #0
 80113c0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80113c2:	4b4f      	ldr	r3, [pc, #316]	; (8011500 <xTaskIncrementTick+0x148>)
 80113c4:	681b      	ldr	r3, [r3, #0]
 80113c6:	2b00      	cmp	r3, #0
 80113c8:	f040 808f 	bne.w	80114ea <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80113cc:	4b4d      	ldr	r3, [pc, #308]	; (8011504 <xTaskIncrementTick+0x14c>)
 80113ce:	681b      	ldr	r3, [r3, #0]
 80113d0:	3301      	adds	r3, #1
 80113d2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80113d4:	4a4b      	ldr	r2, [pc, #300]	; (8011504 <xTaskIncrementTick+0x14c>)
 80113d6:	693b      	ldr	r3, [r7, #16]
 80113d8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80113da:	693b      	ldr	r3, [r7, #16]
 80113dc:	2b00      	cmp	r3, #0
 80113de:	d120      	bne.n	8011422 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80113e0:	4b49      	ldr	r3, [pc, #292]	; (8011508 <xTaskIncrementTick+0x150>)
 80113e2:	681b      	ldr	r3, [r3, #0]
 80113e4:	681b      	ldr	r3, [r3, #0]
 80113e6:	2b00      	cmp	r3, #0
 80113e8:	d00a      	beq.n	8011400 <xTaskIncrementTick+0x48>
	__asm volatile
 80113ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80113ee:	f383 8811 	msr	BASEPRI, r3
 80113f2:	f3bf 8f6f 	isb	sy
 80113f6:	f3bf 8f4f 	dsb	sy
 80113fa:	603b      	str	r3, [r7, #0]
}
 80113fc:	bf00      	nop
 80113fe:	e7fe      	b.n	80113fe <xTaskIncrementTick+0x46>
 8011400:	4b41      	ldr	r3, [pc, #260]	; (8011508 <xTaskIncrementTick+0x150>)
 8011402:	681b      	ldr	r3, [r3, #0]
 8011404:	60fb      	str	r3, [r7, #12]
 8011406:	4b41      	ldr	r3, [pc, #260]	; (801150c <xTaskIncrementTick+0x154>)
 8011408:	681b      	ldr	r3, [r3, #0]
 801140a:	4a3f      	ldr	r2, [pc, #252]	; (8011508 <xTaskIncrementTick+0x150>)
 801140c:	6013      	str	r3, [r2, #0]
 801140e:	4a3f      	ldr	r2, [pc, #252]	; (801150c <xTaskIncrementTick+0x154>)
 8011410:	68fb      	ldr	r3, [r7, #12]
 8011412:	6013      	str	r3, [r2, #0]
 8011414:	4b3e      	ldr	r3, [pc, #248]	; (8011510 <xTaskIncrementTick+0x158>)
 8011416:	681b      	ldr	r3, [r3, #0]
 8011418:	3301      	adds	r3, #1
 801141a:	4a3d      	ldr	r2, [pc, #244]	; (8011510 <xTaskIncrementTick+0x158>)
 801141c:	6013      	str	r3, [r2, #0]
 801141e:	f000 fadb 	bl	80119d8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8011422:	4b3c      	ldr	r3, [pc, #240]	; (8011514 <xTaskIncrementTick+0x15c>)
 8011424:	681b      	ldr	r3, [r3, #0]
 8011426:	693a      	ldr	r2, [r7, #16]
 8011428:	429a      	cmp	r2, r3
 801142a:	d349      	bcc.n	80114c0 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801142c:	4b36      	ldr	r3, [pc, #216]	; (8011508 <xTaskIncrementTick+0x150>)
 801142e:	681b      	ldr	r3, [r3, #0]
 8011430:	681b      	ldr	r3, [r3, #0]
 8011432:	2b00      	cmp	r3, #0
 8011434:	d104      	bne.n	8011440 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011436:	4b37      	ldr	r3, [pc, #220]	; (8011514 <xTaskIncrementTick+0x15c>)
 8011438:	f04f 32ff 	mov.w	r2, #4294967295
 801143c:	601a      	str	r2, [r3, #0]
					break;
 801143e:	e03f      	b.n	80114c0 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011440:	4b31      	ldr	r3, [pc, #196]	; (8011508 <xTaskIncrementTick+0x150>)
 8011442:	681b      	ldr	r3, [r3, #0]
 8011444:	68db      	ldr	r3, [r3, #12]
 8011446:	68db      	ldr	r3, [r3, #12]
 8011448:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 801144a:	68bb      	ldr	r3, [r7, #8]
 801144c:	685b      	ldr	r3, [r3, #4]
 801144e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8011450:	693a      	ldr	r2, [r7, #16]
 8011452:	687b      	ldr	r3, [r7, #4]
 8011454:	429a      	cmp	r2, r3
 8011456:	d203      	bcs.n	8011460 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8011458:	4a2e      	ldr	r2, [pc, #184]	; (8011514 <xTaskIncrementTick+0x15c>)
 801145a:	687b      	ldr	r3, [r7, #4]
 801145c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 801145e:	e02f      	b.n	80114c0 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011460:	68bb      	ldr	r3, [r7, #8]
 8011462:	3304      	adds	r3, #4
 8011464:	4618      	mov	r0, r3
 8011466:	f7fe ff79 	bl	801035c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 801146a:	68bb      	ldr	r3, [r7, #8]
 801146c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801146e:	2b00      	cmp	r3, #0
 8011470:	d004      	beq.n	801147c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011472:	68bb      	ldr	r3, [r7, #8]
 8011474:	3318      	adds	r3, #24
 8011476:	4618      	mov	r0, r3
 8011478:	f7fe ff70 	bl	801035c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 801147c:	68bb      	ldr	r3, [r7, #8]
 801147e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011480:	4b25      	ldr	r3, [pc, #148]	; (8011518 <xTaskIncrementTick+0x160>)
 8011482:	681b      	ldr	r3, [r3, #0]
 8011484:	429a      	cmp	r2, r3
 8011486:	d903      	bls.n	8011490 <xTaskIncrementTick+0xd8>
 8011488:	68bb      	ldr	r3, [r7, #8]
 801148a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801148c:	4a22      	ldr	r2, [pc, #136]	; (8011518 <xTaskIncrementTick+0x160>)
 801148e:	6013      	str	r3, [r2, #0]
 8011490:	68bb      	ldr	r3, [r7, #8]
 8011492:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011494:	4613      	mov	r3, r2
 8011496:	009b      	lsls	r3, r3, #2
 8011498:	4413      	add	r3, r2
 801149a:	009b      	lsls	r3, r3, #2
 801149c:	4a1f      	ldr	r2, [pc, #124]	; (801151c <xTaskIncrementTick+0x164>)
 801149e:	441a      	add	r2, r3
 80114a0:	68bb      	ldr	r3, [r7, #8]
 80114a2:	3304      	adds	r3, #4
 80114a4:	4619      	mov	r1, r3
 80114a6:	4610      	mov	r0, r2
 80114a8:	f7fe fefb 	bl	80102a2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80114ac:	68bb      	ldr	r3, [r7, #8]
 80114ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80114b0:	4b1b      	ldr	r3, [pc, #108]	; (8011520 <xTaskIncrementTick+0x168>)
 80114b2:	681b      	ldr	r3, [r3, #0]
 80114b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80114b6:	429a      	cmp	r2, r3
 80114b8:	d3b8      	bcc.n	801142c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80114ba:	2301      	movs	r3, #1
 80114bc:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80114be:	e7b5      	b.n	801142c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80114c0:	4b17      	ldr	r3, [pc, #92]	; (8011520 <xTaskIncrementTick+0x168>)
 80114c2:	681b      	ldr	r3, [r3, #0]
 80114c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80114c6:	4915      	ldr	r1, [pc, #84]	; (801151c <xTaskIncrementTick+0x164>)
 80114c8:	4613      	mov	r3, r2
 80114ca:	009b      	lsls	r3, r3, #2
 80114cc:	4413      	add	r3, r2
 80114ce:	009b      	lsls	r3, r3, #2
 80114d0:	440b      	add	r3, r1
 80114d2:	681b      	ldr	r3, [r3, #0]
 80114d4:	2b01      	cmp	r3, #1
 80114d6:	d901      	bls.n	80114dc <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80114d8:	2301      	movs	r3, #1
 80114da:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80114dc:	4b11      	ldr	r3, [pc, #68]	; (8011524 <xTaskIncrementTick+0x16c>)
 80114de:	681b      	ldr	r3, [r3, #0]
 80114e0:	2b00      	cmp	r3, #0
 80114e2:	d007      	beq.n	80114f4 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80114e4:	2301      	movs	r3, #1
 80114e6:	617b      	str	r3, [r7, #20]
 80114e8:	e004      	b.n	80114f4 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80114ea:	4b0f      	ldr	r3, [pc, #60]	; (8011528 <xTaskIncrementTick+0x170>)
 80114ec:	681b      	ldr	r3, [r3, #0]
 80114ee:	3301      	adds	r3, #1
 80114f0:	4a0d      	ldr	r2, [pc, #52]	; (8011528 <xTaskIncrementTick+0x170>)
 80114f2:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80114f4:	697b      	ldr	r3, [r7, #20]
}
 80114f6:	4618      	mov	r0, r3
 80114f8:	3718      	adds	r7, #24
 80114fa:	46bd      	mov	sp, r7
 80114fc:	bd80      	pop	{r7, pc}
 80114fe:	bf00      	nop
 8011500:	20004c0c 	.word	0x20004c0c
 8011504:	20004be8 	.word	0x20004be8
 8011508:	20004b9c 	.word	0x20004b9c
 801150c:	20004ba0 	.word	0x20004ba0
 8011510:	20004bfc 	.word	0x20004bfc
 8011514:	20004c04 	.word	0x20004c04
 8011518:	20004bec 	.word	0x20004bec
 801151c:	20004714 	.word	0x20004714
 8011520:	20004710 	.word	0x20004710
 8011524:	20004bf8 	.word	0x20004bf8
 8011528:	20004bf4 	.word	0x20004bf4

0801152c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 801152c:	b480      	push	{r7}
 801152e:	b085      	sub	sp, #20
 8011530:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8011532:	4b2a      	ldr	r3, [pc, #168]	; (80115dc <vTaskSwitchContext+0xb0>)
 8011534:	681b      	ldr	r3, [r3, #0]
 8011536:	2b00      	cmp	r3, #0
 8011538:	d003      	beq.n	8011542 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801153a:	4b29      	ldr	r3, [pc, #164]	; (80115e0 <vTaskSwitchContext+0xb4>)
 801153c:	2201      	movs	r2, #1
 801153e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8011540:	e046      	b.n	80115d0 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8011542:	4b27      	ldr	r3, [pc, #156]	; (80115e0 <vTaskSwitchContext+0xb4>)
 8011544:	2200      	movs	r2, #0
 8011546:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011548:	4b26      	ldr	r3, [pc, #152]	; (80115e4 <vTaskSwitchContext+0xb8>)
 801154a:	681b      	ldr	r3, [r3, #0]
 801154c:	60fb      	str	r3, [r7, #12]
 801154e:	e010      	b.n	8011572 <vTaskSwitchContext+0x46>
 8011550:	68fb      	ldr	r3, [r7, #12]
 8011552:	2b00      	cmp	r3, #0
 8011554:	d10a      	bne.n	801156c <vTaskSwitchContext+0x40>
	__asm volatile
 8011556:	f04f 0350 	mov.w	r3, #80	; 0x50
 801155a:	f383 8811 	msr	BASEPRI, r3
 801155e:	f3bf 8f6f 	isb	sy
 8011562:	f3bf 8f4f 	dsb	sy
 8011566:	607b      	str	r3, [r7, #4]
}
 8011568:	bf00      	nop
 801156a:	e7fe      	b.n	801156a <vTaskSwitchContext+0x3e>
 801156c:	68fb      	ldr	r3, [r7, #12]
 801156e:	3b01      	subs	r3, #1
 8011570:	60fb      	str	r3, [r7, #12]
 8011572:	491d      	ldr	r1, [pc, #116]	; (80115e8 <vTaskSwitchContext+0xbc>)
 8011574:	68fa      	ldr	r2, [r7, #12]
 8011576:	4613      	mov	r3, r2
 8011578:	009b      	lsls	r3, r3, #2
 801157a:	4413      	add	r3, r2
 801157c:	009b      	lsls	r3, r3, #2
 801157e:	440b      	add	r3, r1
 8011580:	681b      	ldr	r3, [r3, #0]
 8011582:	2b00      	cmp	r3, #0
 8011584:	d0e4      	beq.n	8011550 <vTaskSwitchContext+0x24>
 8011586:	68fa      	ldr	r2, [r7, #12]
 8011588:	4613      	mov	r3, r2
 801158a:	009b      	lsls	r3, r3, #2
 801158c:	4413      	add	r3, r2
 801158e:	009b      	lsls	r3, r3, #2
 8011590:	4a15      	ldr	r2, [pc, #84]	; (80115e8 <vTaskSwitchContext+0xbc>)
 8011592:	4413      	add	r3, r2
 8011594:	60bb      	str	r3, [r7, #8]
 8011596:	68bb      	ldr	r3, [r7, #8]
 8011598:	685b      	ldr	r3, [r3, #4]
 801159a:	685a      	ldr	r2, [r3, #4]
 801159c:	68bb      	ldr	r3, [r7, #8]
 801159e:	605a      	str	r2, [r3, #4]
 80115a0:	68bb      	ldr	r3, [r7, #8]
 80115a2:	685a      	ldr	r2, [r3, #4]
 80115a4:	68bb      	ldr	r3, [r7, #8]
 80115a6:	3308      	adds	r3, #8
 80115a8:	429a      	cmp	r2, r3
 80115aa:	d104      	bne.n	80115b6 <vTaskSwitchContext+0x8a>
 80115ac:	68bb      	ldr	r3, [r7, #8]
 80115ae:	685b      	ldr	r3, [r3, #4]
 80115b0:	685a      	ldr	r2, [r3, #4]
 80115b2:	68bb      	ldr	r3, [r7, #8]
 80115b4:	605a      	str	r2, [r3, #4]
 80115b6:	68bb      	ldr	r3, [r7, #8]
 80115b8:	685b      	ldr	r3, [r3, #4]
 80115ba:	68db      	ldr	r3, [r3, #12]
 80115bc:	4a0b      	ldr	r2, [pc, #44]	; (80115ec <vTaskSwitchContext+0xc0>)
 80115be:	6013      	str	r3, [r2, #0]
 80115c0:	4a08      	ldr	r2, [pc, #32]	; (80115e4 <vTaskSwitchContext+0xb8>)
 80115c2:	68fb      	ldr	r3, [r7, #12]
 80115c4:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80115c6:	4b09      	ldr	r3, [pc, #36]	; (80115ec <vTaskSwitchContext+0xc0>)
 80115c8:	681b      	ldr	r3, [r3, #0]
 80115ca:	3354      	adds	r3, #84	; 0x54
 80115cc:	4a08      	ldr	r2, [pc, #32]	; (80115f0 <vTaskSwitchContext+0xc4>)
 80115ce:	6013      	str	r3, [r2, #0]
}
 80115d0:	bf00      	nop
 80115d2:	3714      	adds	r7, #20
 80115d4:	46bd      	mov	sp, r7
 80115d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115da:	4770      	bx	lr
 80115dc:	20004c0c 	.word	0x20004c0c
 80115e0:	20004bf8 	.word	0x20004bf8
 80115e4:	20004bec 	.word	0x20004bec
 80115e8:	20004714 	.word	0x20004714
 80115ec:	20004710 	.word	0x20004710
 80115f0:	20000410 	.word	0x20000410

080115f4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80115f4:	b580      	push	{r7, lr}
 80115f6:	b084      	sub	sp, #16
 80115f8:	af00      	add	r7, sp, #0
 80115fa:	6078      	str	r0, [r7, #4]
 80115fc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80115fe:	687b      	ldr	r3, [r7, #4]
 8011600:	2b00      	cmp	r3, #0
 8011602:	d10a      	bne.n	801161a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8011604:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011608:	f383 8811 	msr	BASEPRI, r3
 801160c:	f3bf 8f6f 	isb	sy
 8011610:	f3bf 8f4f 	dsb	sy
 8011614:	60fb      	str	r3, [r7, #12]
}
 8011616:	bf00      	nop
 8011618:	e7fe      	b.n	8011618 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801161a:	4b07      	ldr	r3, [pc, #28]	; (8011638 <vTaskPlaceOnEventList+0x44>)
 801161c:	681b      	ldr	r3, [r3, #0]
 801161e:	3318      	adds	r3, #24
 8011620:	4619      	mov	r1, r3
 8011622:	6878      	ldr	r0, [r7, #4]
 8011624:	f7fe fe61 	bl	80102ea <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8011628:	2101      	movs	r1, #1
 801162a:	6838      	ldr	r0, [r7, #0]
 801162c:	f000 fa80 	bl	8011b30 <prvAddCurrentTaskToDelayedList>
}
 8011630:	bf00      	nop
 8011632:	3710      	adds	r7, #16
 8011634:	46bd      	mov	sp, r7
 8011636:	bd80      	pop	{r7, pc}
 8011638:	20004710 	.word	0x20004710

0801163c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 801163c:	b580      	push	{r7, lr}
 801163e:	b086      	sub	sp, #24
 8011640:	af00      	add	r7, sp, #0
 8011642:	60f8      	str	r0, [r7, #12]
 8011644:	60b9      	str	r1, [r7, #8]
 8011646:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8011648:	68fb      	ldr	r3, [r7, #12]
 801164a:	2b00      	cmp	r3, #0
 801164c:	d10a      	bne.n	8011664 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 801164e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011652:	f383 8811 	msr	BASEPRI, r3
 8011656:	f3bf 8f6f 	isb	sy
 801165a:	f3bf 8f4f 	dsb	sy
 801165e:	617b      	str	r3, [r7, #20]
}
 8011660:	bf00      	nop
 8011662:	e7fe      	b.n	8011662 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8011664:	4b0a      	ldr	r3, [pc, #40]	; (8011690 <vTaskPlaceOnEventListRestricted+0x54>)
 8011666:	681b      	ldr	r3, [r3, #0]
 8011668:	3318      	adds	r3, #24
 801166a:	4619      	mov	r1, r3
 801166c:	68f8      	ldr	r0, [r7, #12]
 801166e:	f7fe fe18 	bl	80102a2 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8011672:	687b      	ldr	r3, [r7, #4]
 8011674:	2b00      	cmp	r3, #0
 8011676:	d002      	beq.n	801167e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8011678:	f04f 33ff 	mov.w	r3, #4294967295
 801167c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 801167e:	6879      	ldr	r1, [r7, #4]
 8011680:	68b8      	ldr	r0, [r7, #8]
 8011682:	f000 fa55 	bl	8011b30 <prvAddCurrentTaskToDelayedList>
	}
 8011686:	bf00      	nop
 8011688:	3718      	adds	r7, #24
 801168a:	46bd      	mov	sp, r7
 801168c:	bd80      	pop	{r7, pc}
 801168e:	bf00      	nop
 8011690:	20004710 	.word	0x20004710

08011694 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8011694:	b580      	push	{r7, lr}
 8011696:	b086      	sub	sp, #24
 8011698:	af00      	add	r7, sp, #0
 801169a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801169c:	687b      	ldr	r3, [r7, #4]
 801169e:	68db      	ldr	r3, [r3, #12]
 80116a0:	68db      	ldr	r3, [r3, #12]
 80116a2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80116a4:	693b      	ldr	r3, [r7, #16]
 80116a6:	2b00      	cmp	r3, #0
 80116a8:	d10a      	bne.n	80116c0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80116aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80116ae:	f383 8811 	msr	BASEPRI, r3
 80116b2:	f3bf 8f6f 	isb	sy
 80116b6:	f3bf 8f4f 	dsb	sy
 80116ba:	60fb      	str	r3, [r7, #12]
}
 80116bc:	bf00      	nop
 80116be:	e7fe      	b.n	80116be <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80116c0:	693b      	ldr	r3, [r7, #16]
 80116c2:	3318      	adds	r3, #24
 80116c4:	4618      	mov	r0, r3
 80116c6:	f7fe fe49 	bl	801035c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80116ca:	4b1e      	ldr	r3, [pc, #120]	; (8011744 <xTaskRemoveFromEventList+0xb0>)
 80116cc:	681b      	ldr	r3, [r3, #0]
 80116ce:	2b00      	cmp	r3, #0
 80116d0:	d11d      	bne.n	801170e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80116d2:	693b      	ldr	r3, [r7, #16]
 80116d4:	3304      	adds	r3, #4
 80116d6:	4618      	mov	r0, r3
 80116d8:	f7fe fe40 	bl	801035c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80116dc:	693b      	ldr	r3, [r7, #16]
 80116de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80116e0:	4b19      	ldr	r3, [pc, #100]	; (8011748 <xTaskRemoveFromEventList+0xb4>)
 80116e2:	681b      	ldr	r3, [r3, #0]
 80116e4:	429a      	cmp	r2, r3
 80116e6:	d903      	bls.n	80116f0 <xTaskRemoveFromEventList+0x5c>
 80116e8:	693b      	ldr	r3, [r7, #16]
 80116ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80116ec:	4a16      	ldr	r2, [pc, #88]	; (8011748 <xTaskRemoveFromEventList+0xb4>)
 80116ee:	6013      	str	r3, [r2, #0]
 80116f0:	693b      	ldr	r3, [r7, #16]
 80116f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80116f4:	4613      	mov	r3, r2
 80116f6:	009b      	lsls	r3, r3, #2
 80116f8:	4413      	add	r3, r2
 80116fa:	009b      	lsls	r3, r3, #2
 80116fc:	4a13      	ldr	r2, [pc, #76]	; (801174c <xTaskRemoveFromEventList+0xb8>)
 80116fe:	441a      	add	r2, r3
 8011700:	693b      	ldr	r3, [r7, #16]
 8011702:	3304      	adds	r3, #4
 8011704:	4619      	mov	r1, r3
 8011706:	4610      	mov	r0, r2
 8011708:	f7fe fdcb 	bl	80102a2 <vListInsertEnd>
 801170c:	e005      	b.n	801171a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 801170e:	693b      	ldr	r3, [r7, #16]
 8011710:	3318      	adds	r3, #24
 8011712:	4619      	mov	r1, r3
 8011714:	480e      	ldr	r0, [pc, #56]	; (8011750 <xTaskRemoveFromEventList+0xbc>)
 8011716:	f7fe fdc4 	bl	80102a2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 801171a:	693b      	ldr	r3, [r7, #16]
 801171c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801171e:	4b0d      	ldr	r3, [pc, #52]	; (8011754 <xTaskRemoveFromEventList+0xc0>)
 8011720:	681b      	ldr	r3, [r3, #0]
 8011722:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011724:	429a      	cmp	r2, r3
 8011726:	d905      	bls.n	8011734 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8011728:	2301      	movs	r3, #1
 801172a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 801172c:	4b0a      	ldr	r3, [pc, #40]	; (8011758 <xTaskRemoveFromEventList+0xc4>)
 801172e:	2201      	movs	r2, #1
 8011730:	601a      	str	r2, [r3, #0]
 8011732:	e001      	b.n	8011738 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8011734:	2300      	movs	r3, #0
 8011736:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8011738:	697b      	ldr	r3, [r7, #20]
}
 801173a:	4618      	mov	r0, r3
 801173c:	3718      	adds	r7, #24
 801173e:	46bd      	mov	sp, r7
 8011740:	bd80      	pop	{r7, pc}
 8011742:	bf00      	nop
 8011744:	20004c0c 	.word	0x20004c0c
 8011748:	20004bec 	.word	0x20004bec
 801174c:	20004714 	.word	0x20004714
 8011750:	20004ba4 	.word	0x20004ba4
 8011754:	20004710 	.word	0x20004710
 8011758:	20004bf8 	.word	0x20004bf8

0801175c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 801175c:	b480      	push	{r7}
 801175e:	b083      	sub	sp, #12
 8011760:	af00      	add	r7, sp, #0
 8011762:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8011764:	4b06      	ldr	r3, [pc, #24]	; (8011780 <vTaskInternalSetTimeOutState+0x24>)
 8011766:	681a      	ldr	r2, [r3, #0]
 8011768:	687b      	ldr	r3, [r7, #4]
 801176a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 801176c:	4b05      	ldr	r3, [pc, #20]	; (8011784 <vTaskInternalSetTimeOutState+0x28>)
 801176e:	681a      	ldr	r2, [r3, #0]
 8011770:	687b      	ldr	r3, [r7, #4]
 8011772:	605a      	str	r2, [r3, #4]
}
 8011774:	bf00      	nop
 8011776:	370c      	adds	r7, #12
 8011778:	46bd      	mov	sp, r7
 801177a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801177e:	4770      	bx	lr
 8011780:	20004bfc 	.word	0x20004bfc
 8011784:	20004be8 	.word	0x20004be8

08011788 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8011788:	b580      	push	{r7, lr}
 801178a:	b088      	sub	sp, #32
 801178c:	af00      	add	r7, sp, #0
 801178e:	6078      	str	r0, [r7, #4]
 8011790:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8011792:	687b      	ldr	r3, [r7, #4]
 8011794:	2b00      	cmp	r3, #0
 8011796:	d10a      	bne.n	80117ae <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8011798:	f04f 0350 	mov.w	r3, #80	; 0x50
 801179c:	f383 8811 	msr	BASEPRI, r3
 80117a0:	f3bf 8f6f 	isb	sy
 80117a4:	f3bf 8f4f 	dsb	sy
 80117a8:	613b      	str	r3, [r7, #16]
}
 80117aa:	bf00      	nop
 80117ac:	e7fe      	b.n	80117ac <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80117ae:	683b      	ldr	r3, [r7, #0]
 80117b0:	2b00      	cmp	r3, #0
 80117b2:	d10a      	bne.n	80117ca <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80117b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80117b8:	f383 8811 	msr	BASEPRI, r3
 80117bc:	f3bf 8f6f 	isb	sy
 80117c0:	f3bf 8f4f 	dsb	sy
 80117c4:	60fb      	str	r3, [r7, #12]
}
 80117c6:	bf00      	nop
 80117c8:	e7fe      	b.n	80117c8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80117ca:	f000 fe83 	bl	80124d4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80117ce:	4b1d      	ldr	r3, [pc, #116]	; (8011844 <xTaskCheckForTimeOut+0xbc>)
 80117d0:	681b      	ldr	r3, [r3, #0]
 80117d2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80117d4:	687b      	ldr	r3, [r7, #4]
 80117d6:	685b      	ldr	r3, [r3, #4]
 80117d8:	69ba      	ldr	r2, [r7, #24]
 80117da:	1ad3      	subs	r3, r2, r3
 80117dc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80117de:	683b      	ldr	r3, [r7, #0]
 80117e0:	681b      	ldr	r3, [r3, #0]
 80117e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80117e6:	d102      	bne.n	80117ee <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80117e8:	2300      	movs	r3, #0
 80117ea:	61fb      	str	r3, [r7, #28]
 80117ec:	e023      	b.n	8011836 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80117ee:	687b      	ldr	r3, [r7, #4]
 80117f0:	681a      	ldr	r2, [r3, #0]
 80117f2:	4b15      	ldr	r3, [pc, #84]	; (8011848 <xTaskCheckForTimeOut+0xc0>)
 80117f4:	681b      	ldr	r3, [r3, #0]
 80117f6:	429a      	cmp	r2, r3
 80117f8:	d007      	beq.n	801180a <xTaskCheckForTimeOut+0x82>
 80117fa:	687b      	ldr	r3, [r7, #4]
 80117fc:	685b      	ldr	r3, [r3, #4]
 80117fe:	69ba      	ldr	r2, [r7, #24]
 8011800:	429a      	cmp	r2, r3
 8011802:	d302      	bcc.n	801180a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8011804:	2301      	movs	r3, #1
 8011806:	61fb      	str	r3, [r7, #28]
 8011808:	e015      	b.n	8011836 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 801180a:	683b      	ldr	r3, [r7, #0]
 801180c:	681b      	ldr	r3, [r3, #0]
 801180e:	697a      	ldr	r2, [r7, #20]
 8011810:	429a      	cmp	r2, r3
 8011812:	d20b      	bcs.n	801182c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8011814:	683b      	ldr	r3, [r7, #0]
 8011816:	681a      	ldr	r2, [r3, #0]
 8011818:	697b      	ldr	r3, [r7, #20]
 801181a:	1ad2      	subs	r2, r2, r3
 801181c:	683b      	ldr	r3, [r7, #0]
 801181e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8011820:	6878      	ldr	r0, [r7, #4]
 8011822:	f7ff ff9b 	bl	801175c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8011826:	2300      	movs	r3, #0
 8011828:	61fb      	str	r3, [r7, #28]
 801182a:	e004      	b.n	8011836 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 801182c:	683b      	ldr	r3, [r7, #0]
 801182e:	2200      	movs	r2, #0
 8011830:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8011832:	2301      	movs	r3, #1
 8011834:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8011836:	f000 fe7d 	bl	8012534 <vPortExitCritical>

	return xReturn;
 801183a:	69fb      	ldr	r3, [r7, #28]
}
 801183c:	4618      	mov	r0, r3
 801183e:	3720      	adds	r7, #32
 8011840:	46bd      	mov	sp, r7
 8011842:	bd80      	pop	{r7, pc}
 8011844:	20004be8 	.word	0x20004be8
 8011848:	20004bfc 	.word	0x20004bfc

0801184c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 801184c:	b480      	push	{r7}
 801184e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8011850:	4b03      	ldr	r3, [pc, #12]	; (8011860 <vTaskMissedYield+0x14>)
 8011852:	2201      	movs	r2, #1
 8011854:	601a      	str	r2, [r3, #0]
}
 8011856:	bf00      	nop
 8011858:	46bd      	mov	sp, r7
 801185a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801185e:	4770      	bx	lr
 8011860:	20004bf8 	.word	0x20004bf8

08011864 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8011864:	b580      	push	{r7, lr}
 8011866:	b082      	sub	sp, #8
 8011868:	af00      	add	r7, sp, #0
 801186a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 801186c:	f000 f852 	bl	8011914 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8011870:	4b06      	ldr	r3, [pc, #24]	; (801188c <prvIdleTask+0x28>)
 8011872:	681b      	ldr	r3, [r3, #0]
 8011874:	2b01      	cmp	r3, #1
 8011876:	d9f9      	bls.n	801186c <prvIdleTask+0x8>
			{
				taskYIELD();
 8011878:	4b05      	ldr	r3, [pc, #20]	; (8011890 <prvIdleTask+0x2c>)
 801187a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801187e:	601a      	str	r2, [r3, #0]
 8011880:	f3bf 8f4f 	dsb	sy
 8011884:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8011888:	e7f0      	b.n	801186c <prvIdleTask+0x8>
 801188a:	bf00      	nop
 801188c:	20004714 	.word	0x20004714
 8011890:	e000ed04 	.word	0xe000ed04

08011894 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8011894:	b580      	push	{r7, lr}
 8011896:	b082      	sub	sp, #8
 8011898:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801189a:	2300      	movs	r3, #0
 801189c:	607b      	str	r3, [r7, #4]
 801189e:	e00c      	b.n	80118ba <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80118a0:	687a      	ldr	r2, [r7, #4]
 80118a2:	4613      	mov	r3, r2
 80118a4:	009b      	lsls	r3, r3, #2
 80118a6:	4413      	add	r3, r2
 80118a8:	009b      	lsls	r3, r3, #2
 80118aa:	4a12      	ldr	r2, [pc, #72]	; (80118f4 <prvInitialiseTaskLists+0x60>)
 80118ac:	4413      	add	r3, r2
 80118ae:	4618      	mov	r0, r3
 80118b0:	f7fe fcca 	bl	8010248 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80118b4:	687b      	ldr	r3, [r7, #4]
 80118b6:	3301      	adds	r3, #1
 80118b8:	607b      	str	r3, [r7, #4]
 80118ba:	687b      	ldr	r3, [r7, #4]
 80118bc:	2b37      	cmp	r3, #55	; 0x37
 80118be:	d9ef      	bls.n	80118a0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80118c0:	480d      	ldr	r0, [pc, #52]	; (80118f8 <prvInitialiseTaskLists+0x64>)
 80118c2:	f7fe fcc1 	bl	8010248 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80118c6:	480d      	ldr	r0, [pc, #52]	; (80118fc <prvInitialiseTaskLists+0x68>)
 80118c8:	f7fe fcbe 	bl	8010248 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80118cc:	480c      	ldr	r0, [pc, #48]	; (8011900 <prvInitialiseTaskLists+0x6c>)
 80118ce:	f7fe fcbb 	bl	8010248 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80118d2:	480c      	ldr	r0, [pc, #48]	; (8011904 <prvInitialiseTaskLists+0x70>)
 80118d4:	f7fe fcb8 	bl	8010248 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80118d8:	480b      	ldr	r0, [pc, #44]	; (8011908 <prvInitialiseTaskLists+0x74>)
 80118da:	f7fe fcb5 	bl	8010248 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80118de:	4b0b      	ldr	r3, [pc, #44]	; (801190c <prvInitialiseTaskLists+0x78>)
 80118e0:	4a05      	ldr	r2, [pc, #20]	; (80118f8 <prvInitialiseTaskLists+0x64>)
 80118e2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80118e4:	4b0a      	ldr	r3, [pc, #40]	; (8011910 <prvInitialiseTaskLists+0x7c>)
 80118e6:	4a05      	ldr	r2, [pc, #20]	; (80118fc <prvInitialiseTaskLists+0x68>)
 80118e8:	601a      	str	r2, [r3, #0]
}
 80118ea:	bf00      	nop
 80118ec:	3708      	adds	r7, #8
 80118ee:	46bd      	mov	sp, r7
 80118f0:	bd80      	pop	{r7, pc}
 80118f2:	bf00      	nop
 80118f4:	20004714 	.word	0x20004714
 80118f8:	20004b74 	.word	0x20004b74
 80118fc:	20004b88 	.word	0x20004b88
 8011900:	20004ba4 	.word	0x20004ba4
 8011904:	20004bb8 	.word	0x20004bb8
 8011908:	20004bd0 	.word	0x20004bd0
 801190c:	20004b9c 	.word	0x20004b9c
 8011910:	20004ba0 	.word	0x20004ba0

08011914 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8011914:	b580      	push	{r7, lr}
 8011916:	b082      	sub	sp, #8
 8011918:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801191a:	e019      	b.n	8011950 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 801191c:	f000 fdda 	bl	80124d4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011920:	4b10      	ldr	r3, [pc, #64]	; (8011964 <prvCheckTasksWaitingTermination+0x50>)
 8011922:	68db      	ldr	r3, [r3, #12]
 8011924:	68db      	ldr	r3, [r3, #12]
 8011926:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011928:	687b      	ldr	r3, [r7, #4]
 801192a:	3304      	adds	r3, #4
 801192c:	4618      	mov	r0, r3
 801192e:	f7fe fd15 	bl	801035c <uxListRemove>
				--uxCurrentNumberOfTasks;
 8011932:	4b0d      	ldr	r3, [pc, #52]	; (8011968 <prvCheckTasksWaitingTermination+0x54>)
 8011934:	681b      	ldr	r3, [r3, #0]
 8011936:	3b01      	subs	r3, #1
 8011938:	4a0b      	ldr	r2, [pc, #44]	; (8011968 <prvCheckTasksWaitingTermination+0x54>)
 801193a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 801193c:	4b0b      	ldr	r3, [pc, #44]	; (801196c <prvCheckTasksWaitingTermination+0x58>)
 801193e:	681b      	ldr	r3, [r3, #0]
 8011940:	3b01      	subs	r3, #1
 8011942:	4a0a      	ldr	r2, [pc, #40]	; (801196c <prvCheckTasksWaitingTermination+0x58>)
 8011944:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8011946:	f000 fdf5 	bl	8012534 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 801194a:	6878      	ldr	r0, [r7, #4]
 801194c:	f000 f810 	bl	8011970 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8011950:	4b06      	ldr	r3, [pc, #24]	; (801196c <prvCheckTasksWaitingTermination+0x58>)
 8011952:	681b      	ldr	r3, [r3, #0]
 8011954:	2b00      	cmp	r3, #0
 8011956:	d1e1      	bne.n	801191c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8011958:	bf00      	nop
 801195a:	bf00      	nop
 801195c:	3708      	adds	r7, #8
 801195e:	46bd      	mov	sp, r7
 8011960:	bd80      	pop	{r7, pc}
 8011962:	bf00      	nop
 8011964:	20004bb8 	.word	0x20004bb8
 8011968:	20004be4 	.word	0x20004be4
 801196c:	20004bcc 	.word	0x20004bcc

08011970 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8011970:	b580      	push	{r7, lr}
 8011972:	b084      	sub	sp, #16
 8011974:	af00      	add	r7, sp, #0
 8011976:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8011978:	687b      	ldr	r3, [r7, #4]
 801197a:	3354      	adds	r3, #84	; 0x54
 801197c:	4618      	mov	r0, r3
 801197e:	f002 fe19 	bl	80145b4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8011982:	687b      	ldr	r3, [r7, #4]
 8011984:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 8011988:	2b00      	cmp	r3, #0
 801198a:	d108      	bne.n	801199e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 801198c:	687b      	ldr	r3, [r7, #4]
 801198e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011990:	4618      	mov	r0, r3
 8011992:	f000 ff8d 	bl	80128b0 <vPortFree>
				vPortFree( pxTCB );
 8011996:	6878      	ldr	r0, [r7, #4]
 8011998:	f000 ff8a 	bl	80128b0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 801199c:	e018      	b.n	80119d0 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 801199e:	687b      	ldr	r3, [r7, #4]
 80119a0:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 80119a4:	2b01      	cmp	r3, #1
 80119a6:	d103      	bne.n	80119b0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80119a8:	6878      	ldr	r0, [r7, #4]
 80119aa:	f000 ff81 	bl	80128b0 <vPortFree>
	}
 80119ae:	e00f      	b.n	80119d0 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80119b0:	687b      	ldr	r3, [r7, #4]
 80119b2:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 80119b6:	2b02      	cmp	r3, #2
 80119b8:	d00a      	beq.n	80119d0 <prvDeleteTCB+0x60>
	__asm volatile
 80119ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80119be:	f383 8811 	msr	BASEPRI, r3
 80119c2:	f3bf 8f6f 	isb	sy
 80119c6:	f3bf 8f4f 	dsb	sy
 80119ca:	60fb      	str	r3, [r7, #12]
}
 80119cc:	bf00      	nop
 80119ce:	e7fe      	b.n	80119ce <prvDeleteTCB+0x5e>
	}
 80119d0:	bf00      	nop
 80119d2:	3710      	adds	r7, #16
 80119d4:	46bd      	mov	sp, r7
 80119d6:	bd80      	pop	{r7, pc}

080119d8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80119d8:	b480      	push	{r7}
 80119da:	b083      	sub	sp, #12
 80119dc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80119de:	4b0c      	ldr	r3, [pc, #48]	; (8011a10 <prvResetNextTaskUnblockTime+0x38>)
 80119e0:	681b      	ldr	r3, [r3, #0]
 80119e2:	681b      	ldr	r3, [r3, #0]
 80119e4:	2b00      	cmp	r3, #0
 80119e6:	d104      	bne.n	80119f2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80119e8:	4b0a      	ldr	r3, [pc, #40]	; (8011a14 <prvResetNextTaskUnblockTime+0x3c>)
 80119ea:	f04f 32ff 	mov.w	r2, #4294967295
 80119ee:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80119f0:	e008      	b.n	8011a04 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80119f2:	4b07      	ldr	r3, [pc, #28]	; (8011a10 <prvResetNextTaskUnblockTime+0x38>)
 80119f4:	681b      	ldr	r3, [r3, #0]
 80119f6:	68db      	ldr	r3, [r3, #12]
 80119f8:	68db      	ldr	r3, [r3, #12]
 80119fa:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80119fc:	687b      	ldr	r3, [r7, #4]
 80119fe:	685b      	ldr	r3, [r3, #4]
 8011a00:	4a04      	ldr	r2, [pc, #16]	; (8011a14 <prvResetNextTaskUnblockTime+0x3c>)
 8011a02:	6013      	str	r3, [r2, #0]
}
 8011a04:	bf00      	nop
 8011a06:	370c      	adds	r7, #12
 8011a08:	46bd      	mov	sp, r7
 8011a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a0e:	4770      	bx	lr
 8011a10:	20004b9c 	.word	0x20004b9c
 8011a14:	20004c04 	.word	0x20004c04

08011a18 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8011a18:	b480      	push	{r7}
 8011a1a:	b083      	sub	sp, #12
 8011a1c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8011a1e:	4b0b      	ldr	r3, [pc, #44]	; (8011a4c <xTaskGetSchedulerState+0x34>)
 8011a20:	681b      	ldr	r3, [r3, #0]
 8011a22:	2b00      	cmp	r3, #0
 8011a24:	d102      	bne.n	8011a2c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8011a26:	2301      	movs	r3, #1
 8011a28:	607b      	str	r3, [r7, #4]
 8011a2a:	e008      	b.n	8011a3e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011a2c:	4b08      	ldr	r3, [pc, #32]	; (8011a50 <xTaskGetSchedulerState+0x38>)
 8011a2e:	681b      	ldr	r3, [r3, #0]
 8011a30:	2b00      	cmp	r3, #0
 8011a32:	d102      	bne.n	8011a3a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8011a34:	2302      	movs	r3, #2
 8011a36:	607b      	str	r3, [r7, #4]
 8011a38:	e001      	b.n	8011a3e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8011a3a:	2300      	movs	r3, #0
 8011a3c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8011a3e:	687b      	ldr	r3, [r7, #4]
	}
 8011a40:	4618      	mov	r0, r3
 8011a42:	370c      	adds	r7, #12
 8011a44:	46bd      	mov	sp, r7
 8011a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a4a:	4770      	bx	lr
 8011a4c:	20004bf0 	.word	0x20004bf0
 8011a50:	20004c0c 	.word	0x20004c0c

08011a54 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8011a54:	b580      	push	{r7, lr}
 8011a56:	b086      	sub	sp, #24
 8011a58:	af00      	add	r7, sp, #0
 8011a5a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8011a5c:	687b      	ldr	r3, [r7, #4]
 8011a5e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8011a60:	2300      	movs	r3, #0
 8011a62:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8011a64:	687b      	ldr	r3, [r7, #4]
 8011a66:	2b00      	cmp	r3, #0
 8011a68:	d056      	beq.n	8011b18 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8011a6a:	4b2e      	ldr	r3, [pc, #184]	; (8011b24 <xTaskPriorityDisinherit+0xd0>)
 8011a6c:	681b      	ldr	r3, [r3, #0]
 8011a6e:	693a      	ldr	r2, [r7, #16]
 8011a70:	429a      	cmp	r2, r3
 8011a72:	d00a      	beq.n	8011a8a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8011a74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011a78:	f383 8811 	msr	BASEPRI, r3
 8011a7c:	f3bf 8f6f 	isb	sy
 8011a80:	f3bf 8f4f 	dsb	sy
 8011a84:	60fb      	str	r3, [r7, #12]
}
 8011a86:	bf00      	nop
 8011a88:	e7fe      	b.n	8011a88 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8011a8a:	693b      	ldr	r3, [r7, #16]
 8011a8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011a8e:	2b00      	cmp	r3, #0
 8011a90:	d10a      	bne.n	8011aa8 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8011a92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011a96:	f383 8811 	msr	BASEPRI, r3
 8011a9a:	f3bf 8f6f 	isb	sy
 8011a9e:	f3bf 8f4f 	dsb	sy
 8011aa2:	60bb      	str	r3, [r7, #8]
}
 8011aa4:	bf00      	nop
 8011aa6:	e7fe      	b.n	8011aa6 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8011aa8:	693b      	ldr	r3, [r7, #16]
 8011aaa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011aac:	1e5a      	subs	r2, r3, #1
 8011aae:	693b      	ldr	r3, [r7, #16]
 8011ab0:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8011ab2:	693b      	ldr	r3, [r7, #16]
 8011ab4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011ab6:	693b      	ldr	r3, [r7, #16]
 8011ab8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8011aba:	429a      	cmp	r2, r3
 8011abc:	d02c      	beq.n	8011b18 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8011abe:	693b      	ldr	r3, [r7, #16]
 8011ac0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011ac2:	2b00      	cmp	r3, #0
 8011ac4:	d128      	bne.n	8011b18 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011ac6:	693b      	ldr	r3, [r7, #16]
 8011ac8:	3304      	adds	r3, #4
 8011aca:	4618      	mov	r0, r3
 8011acc:	f7fe fc46 	bl	801035c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8011ad0:	693b      	ldr	r3, [r7, #16]
 8011ad2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8011ad4:	693b      	ldr	r3, [r7, #16]
 8011ad6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011ad8:	693b      	ldr	r3, [r7, #16]
 8011ada:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011adc:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8011ae0:	693b      	ldr	r3, [r7, #16]
 8011ae2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8011ae4:	693b      	ldr	r3, [r7, #16]
 8011ae6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011ae8:	4b0f      	ldr	r3, [pc, #60]	; (8011b28 <xTaskPriorityDisinherit+0xd4>)
 8011aea:	681b      	ldr	r3, [r3, #0]
 8011aec:	429a      	cmp	r2, r3
 8011aee:	d903      	bls.n	8011af8 <xTaskPriorityDisinherit+0xa4>
 8011af0:	693b      	ldr	r3, [r7, #16]
 8011af2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011af4:	4a0c      	ldr	r2, [pc, #48]	; (8011b28 <xTaskPriorityDisinherit+0xd4>)
 8011af6:	6013      	str	r3, [r2, #0]
 8011af8:	693b      	ldr	r3, [r7, #16]
 8011afa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011afc:	4613      	mov	r3, r2
 8011afe:	009b      	lsls	r3, r3, #2
 8011b00:	4413      	add	r3, r2
 8011b02:	009b      	lsls	r3, r3, #2
 8011b04:	4a09      	ldr	r2, [pc, #36]	; (8011b2c <xTaskPriorityDisinherit+0xd8>)
 8011b06:	441a      	add	r2, r3
 8011b08:	693b      	ldr	r3, [r7, #16]
 8011b0a:	3304      	adds	r3, #4
 8011b0c:	4619      	mov	r1, r3
 8011b0e:	4610      	mov	r0, r2
 8011b10:	f7fe fbc7 	bl	80102a2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8011b14:	2301      	movs	r3, #1
 8011b16:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8011b18:	697b      	ldr	r3, [r7, #20]
	}
 8011b1a:	4618      	mov	r0, r3
 8011b1c:	3718      	adds	r7, #24
 8011b1e:	46bd      	mov	sp, r7
 8011b20:	bd80      	pop	{r7, pc}
 8011b22:	bf00      	nop
 8011b24:	20004710 	.word	0x20004710
 8011b28:	20004bec 	.word	0x20004bec
 8011b2c:	20004714 	.word	0x20004714

08011b30 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8011b30:	b580      	push	{r7, lr}
 8011b32:	b084      	sub	sp, #16
 8011b34:	af00      	add	r7, sp, #0
 8011b36:	6078      	str	r0, [r7, #4]
 8011b38:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8011b3a:	4b21      	ldr	r3, [pc, #132]	; (8011bc0 <prvAddCurrentTaskToDelayedList+0x90>)
 8011b3c:	681b      	ldr	r3, [r3, #0]
 8011b3e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011b40:	4b20      	ldr	r3, [pc, #128]	; (8011bc4 <prvAddCurrentTaskToDelayedList+0x94>)
 8011b42:	681b      	ldr	r3, [r3, #0]
 8011b44:	3304      	adds	r3, #4
 8011b46:	4618      	mov	r0, r3
 8011b48:	f7fe fc08 	bl	801035c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8011b4c:	687b      	ldr	r3, [r7, #4]
 8011b4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011b52:	d10a      	bne.n	8011b6a <prvAddCurrentTaskToDelayedList+0x3a>
 8011b54:	683b      	ldr	r3, [r7, #0]
 8011b56:	2b00      	cmp	r3, #0
 8011b58:	d007      	beq.n	8011b6a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011b5a:	4b1a      	ldr	r3, [pc, #104]	; (8011bc4 <prvAddCurrentTaskToDelayedList+0x94>)
 8011b5c:	681b      	ldr	r3, [r3, #0]
 8011b5e:	3304      	adds	r3, #4
 8011b60:	4619      	mov	r1, r3
 8011b62:	4819      	ldr	r0, [pc, #100]	; (8011bc8 <prvAddCurrentTaskToDelayedList+0x98>)
 8011b64:	f7fe fb9d 	bl	80102a2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8011b68:	e026      	b.n	8011bb8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8011b6a:	68fa      	ldr	r2, [r7, #12]
 8011b6c:	687b      	ldr	r3, [r7, #4]
 8011b6e:	4413      	add	r3, r2
 8011b70:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8011b72:	4b14      	ldr	r3, [pc, #80]	; (8011bc4 <prvAddCurrentTaskToDelayedList+0x94>)
 8011b74:	681b      	ldr	r3, [r3, #0]
 8011b76:	68ba      	ldr	r2, [r7, #8]
 8011b78:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8011b7a:	68ba      	ldr	r2, [r7, #8]
 8011b7c:	68fb      	ldr	r3, [r7, #12]
 8011b7e:	429a      	cmp	r2, r3
 8011b80:	d209      	bcs.n	8011b96 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011b82:	4b12      	ldr	r3, [pc, #72]	; (8011bcc <prvAddCurrentTaskToDelayedList+0x9c>)
 8011b84:	681a      	ldr	r2, [r3, #0]
 8011b86:	4b0f      	ldr	r3, [pc, #60]	; (8011bc4 <prvAddCurrentTaskToDelayedList+0x94>)
 8011b88:	681b      	ldr	r3, [r3, #0]
 8011b8a:	3304      	adds	r3, #4
 8011b8c:	4619      	mov	r1, r3
 8011b8e:	4610      	mov	r0, r2
 8011b90:	f7fe fbab 	bl	80102ea <vListInsert>
}
 8011b94:	e010      	b.n	8011bb8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011b96:	4b0e      	ldr	r3, [pc, #56]	; (8011bd0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8011b98:	681a      	ldr	r2, [r3, #0]
 8011b9a:	4b0a      	ldr	r3, [pc, #40]	; (8011bc4 <prvAddCurrentTaskToDelayedList+0x94>)
 8011b9c:	681b      	ldr	r3, [r3, #0]
 8011b9e:	3304      	adds	r3, #4
 8011ba0:	4619      	mov	r1, r3
 8011ba2:	4610      	mov	r0, r2
 8011ba4:	f7fe fba1 	bl	80102ea <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8011ba8:	4b0a      	ldr	r3, [pc, #40]	; (8011bd4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8011baa:	681b      	ldr	r3, [r3, #0]
 8011bac:	68ba      	ldr	r2, [r7, #8]
 8011bae:	429a      	cmp	r2, r3
 8011bb0:	d202      	bcs.n	8011bb8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8011bb2:	4a08      	ldr	r2, [pc, #32]	; (8011bd4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8011bb4:	68bb      	ldr	r3, [r7, #8]
 8011bb6:	6013      	str	r3, [r2, #0]
}
 8011bb8:	bf00      	nop
 8011bba:	3710      	adds	r7, #16
 8011bbc:	46bd      	mov	sp, r7
 8011bbe:	bd80      	pop	{r7, pc}
 8011bc0:	20004be8 	.word	0x20004be8
 8011bc4:	20004710 	.word	0x20004710
 8011bc8:	20004bd0 	.word	0x20004bd0
 8011bcc:	20004ba0 	.word	0x20004ba0
 8011bd0:	20004b9c 	.word	0x20004b9c
 8011bd4:	20004c04 	.word	0x20004c04

08011bd8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8011bd8:	b580      	push	{r7, lr}
 8011bda:	b08a      	sub	sp, #40	; 0x28
 8011bdc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8011bde:	2300      	movs	r3, #0
 8011be0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8011be2:	f000 fb07 	bl	80121f4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8011be6:	4b1c      	ldr	r3, [pc, #112]	; (8011c58 <xTimerCreateTimerTask+0x80>)
 8011be8:	681b      	ldr	r3, [r3, #0]
 8011bea:	2b00      	cmp	r3, #0
 8011bec:	d021      	beq.n	8011c32 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8011bee:	2300      	movs	r3, #0
 8011bf0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8011bf2:	2300      	movs	r3, #0
 8011bf4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8011bf6:	1d3a      	adds	r2, r7, #4
 8011bf8:	f107 0108 	add.w	r1, r7, #8
 8011bfc:	f107 030c 	add.w	r3, r7, #12
 8011c00:	4618      	mov	r0, r3
 8011c02:	f7fe fb07 	bl	8010214 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8011c06:	6879      	ldr	r1, [r7, #4]
 8011c08:	68bb      	ldr	r3, [r7, #8]
 8011c0a:	68fa      	ldr	r2, [r7, #12]
 8011c0c:	9202      	str	r2, [sp, #8]
 8011c0e:	9301      	str	r3, [sp, #4]
 8011c10:	2302      	movs	r3, #2
 8011c12:	9300      	str	r3, [sp, #0]
 8011c14:	2300      	movs	r3, #0
 8011c16:	460a      	mov	r2, r1
 8011c18:	4910      	ldr	r1, [pc, #64]	; (8011c5c <xTimerCreateTimerTask+0x84>)
 8011c1a:	4811      	ldr	r0, [pc, #68]	; (8011c60 <xTimerCreateTimerTask+0x88>)
 8011c1c:	f7ff f8b4 	bl	8010d88 <xTaskCreateStatic>
 8011c20:	4603      	mov	r3, r0
 8011c22:	4a10      	ldr	r2, [pc, #64]	; (8011c64 <xTimerCreateTimerTask+0x8c>)
 8011c24:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8011c26:	4b0f      	ldr	r3, [pc, #60]	; (8011c64 <xTimerCreateTimerTask+0x8c>)
 8011c28:	681b      	ldr	r3, [r3, #0]
 8011c2a:	2b00      	cmp	r3, #0
 8011c2c:	d001      	beq.n	8011c32 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8011c2e:	2301      	movs	r3, #1
 8011c30:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8011c32:	697b      	ldr	r3, [r7, #20]
 8011c34:	2b00      	cmp	r3, #0
 8011c36:	d10a      	bne.n	8011c4e <xTimerCreateTimerTask+0x76>
	__asm volatile
 8011c38:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011c3c:	f383 8811 	msr	BASEPRI, r3
 8011c40:	f3bf 8f6f 	isb	sy
 8011c44:	f3bf 8f4f 	dsb	sy
 8011c48:	613b      	str	r3, [r7, #16]
}
 8011c4a:	bf00      	nop
 8011c4c:	e7fe      	b.n	8011c4c <xTimerCreateTimerTask+0x74>
	return xReturn;
 8011c4e:	697b      	ldr	r3, [r7, #20]
}
 8011c50:	4618      	mov	r0, r3
 8011c52:	3718      	adds	r7, #24
 8011c54:	46bd      	mov	sp, r7
 8011c56:	bd80      	pop	{r7, pc}
 8011c58:	20004c40 	.word	0x20004c40
 8011c5c:	08016a18 	.word	0x08016a18
 8011c60:	08011d9d 	.word	0x08011d9d
 8011c64:	20004c44 	.word	0x20004c44

08011c68 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8011c68:	b580      	push	{r7, lr}
 8011c6a:	b08a      	sub	sp, #40	; 0x28
 8011c6c:	af00      	add	r7, sp, #0
 8011c6e:	60f8      	str	r0, [r7, #12]
 8011c70:	60b9      	str	r1, [r7, #8]
 8011c72:	607a      	str	r2, [r7, #4]
 8011c74:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8011c76:	2300      	movs	r3, #0
 8011c78:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8011c7a:	68fb      	ldr	r3, [r7, #12]
 8011c7c:	2b00      	cmp	r3, #0
 8011c7e:	d10a      	bne.n	8011c96 <xTimerGenericCommand+0x2e>
	__asm volatile
 8011c80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011c84:	f383 8811 	msr	BASEPRI, r3
 8011c88:	f3bf 8f6f 	isb	sy
 8011c8c:	f3bf 8f4f 	dsb	sy
 8011c90:	623b      	str	r3, [r7, #32]
}
 8011c92:	bf00      	nop
 8011c94:	e7fe      	b.n	8011c94 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8011c96:	4b1a      	ldr	r3, [pc, #104]	; (8011d00 <xTimerGenericCommand+0x98>)
 8011c98:	681b      	ldr	r3, [r3, #0]
 8011c9a:	2b00      	cmp	r3, #0
 8011c9c:	d02a      	beq.n	8011cf4 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8011c9e:	68bb      	ldr	r3, [r7, #8]
 8011ca0:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8011ca2:	687b      	ldr	r3, [r7, #4]
 8011ca4:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8011ca6:	68fb      	ldr	r3, [r7, #12]
 8011ca8:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8011caa:	68bb      	ldr	r3, [r7, #8]
 8011cac:	2b05      	cmp	r3, #5
 8011cae:	dc18      	bgt.n	8011ce2 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8011cb0:	f7ff feb2 	bl	8011a18 <xTaskGetSchedulerState>
 8011cb4:	4603      	mov	r3, r0
 8011cb6:	2b02      	cmp	r3, #2
 8011cb8:	d109      	bne.n	8011cce <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8011cba:	4b11      	ldr	r3, [pc, #68]	; (8011d00 <xTimerGenericCommand+0x98>)
 8011cbc:	6818      	ldr	r0, [r3, #0]
 8011cbe:	f107 0110 	add.w	r1, r7, #16
 8011cc2:	2300      	movs	r3, #0
 8011cc4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8011cc6:	f7fe fc77 	bl	80105b8 <xQueueGenericSend>
 8011cca:	6278      	str	r0, [r7, #36]	; 0x24
 8011ccc:	e012      	b.n	8011cf4 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8011cce:	4b0c      	ldr	r3, [pc, #48]	; (8011d00 <xTimerGenericCommand+0x98>)
 8011cd0:	6818      	ldr	r0, [r3, #0]
 8011cd2:	f107 0110 	add.w	r1, r7, #16
 8011cd6:	2300      	movs	r3, #0
 8011cd8:	2200      	movs	r2, #0
 8011cda:	f7fe fc6d 	bl	80105b8 <xQueueGenericSend>
 8011cde:	6278      	str	r0, [r7, #36]	; 0x24
 8011ce0:	e008      	b.n	8011cf4 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8011ce2:	4b07      	ldr	r3, [pc, #28]	; (8011d00 <xTimerGenericCommand+0x98>)
 8011ce4:	6818      	ldr	r0, [r3, #0]
 8011ce6:	f107 0110 	add.w	r1, r7, #16
 8011cea:	2300      	movs	r3, #0
 8011cec:	683a      	ldr	r2, [r7, #0]
 8011cee:	f7fe fd61 	bl	80107b4 <xQueueGenericSendFromISR>
 8011cf2:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8011cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8011cf6:	4618      	mov	r0, r3
 8011cf8:	3728      	adds	r7, #40	; 0x28
 8011cfa:	46bd      	mov	sp, r7
 8011cfc:	bd80      	pop	{r7, pc}
 8011cfe:	bf00      	nop
 8011d00:	20004c40 	.word	0x20004c40

08011d04 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8011d04:	b580      	push	{r7, lr}
 8011d06:	b088      	sub	sp, #32
 8011d08:	af02      	add	r7, sp, #8
 8011d0a:	6078      	str	r0, [r7, #4]
 8011d0c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011d0e:	4b22      	ldr	r3, [pc, #136]	; (8011d98 <prvProcessExpiredTimer+0x94>)
 8011d10:	681b      	ldr	r3, [r3, #0]
 8011d12:	68db      	ldr	r3, [r3, #12]
 8011d14:	68db      	ldr	r3, [r3, #12]
 8011d16:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011d18:	697b      	ldr	r3, [r7, #20]
 8011d1a:	3304      	adds	r3, #4
 8011d1c:	4618      	mov	r0, r3
 8011d1e:	f7fe fb1d 	bl	801035c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8011d22:	697b      	ldr	r3, [r7, #20]
 8011d24:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011d28:	f003 0304 	and.w	r3, r3, #4
 8011d2c:	2b00      	cmp	r3, #0
 8011d2e:	d022      	beq.n	8011d76 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8011d30:	697b      	ldr	r3, [r7, #20]
 8011d32:	699a      	ldr	r2, [r3, #24]
 8011d34:	687b      	ldr	r3, [r7, #4]
 8011d36:	18d1      	adds	r1, r2, r3
 8011d38:	687b      	ldr	r3, [r7, #4]
 8011d3a:	683a      	ldr	r2, [r7, #0]
 8011d3c:	6978      	ldr	r0, [r7, #20]
 8011d3e:	f000 f8d1 	bl	8011ee4 <prvInsertTimerInActiveList>
 8011d42:	4603      	mov	r3, r0
 8011d44:	2b00      	cmp	r3, #0
 8011d46:	d01f      	beq.n	8011d88 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8011d48:	2300      	movs	r3, #0
 8011d4a:	9300      	str	r3, [sp, #0]
 8011d4c:	2300      	movs	r3, #0
 8011d4e:	687a      	ldr	r2, [r7, #4]
 8011d50:	2100      	movs	r1, #0
 8011d52:	6978      	ldr	r0, [r7, #20]
 8011d54:	f7ff ff88 	bl	8011c68 <xTimerGenericCommand>
 8011d58:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8011d5a:	693b      	ldr	r3, [r7, #16]
 8011d5c:	2b00      	cmp	r3, #0
 8011d5e:	d113      	bne.n	8011d88 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8011d60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011d64:	f383 8811 	msr	BASEPRI, r3
 8011d68:	f3bf 8f6f 	isb	sy
 8011d6c:	f3bf 8f4f 	dsb	sy
 8011d70:	60fb      	str	r3, [r7, #12]
}
 8011d72:	bf00      	nop
 8011d74:	e7fe      	b.n	8011d74 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8011d76:	697b      	ldr	r3, [r7, #20]
 8011d78:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011d7c:	f023 0301 	bic.w	r3, r3, #1
 8011d80:	b2da      	uxtb	r2, r3
 8011d82:	697b      	ldr	r3, [r7, #20]
 8011d84:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8011d88:	697b      	ldr	r3, [r7, #20]
 8011d8a:	6a1b      	ldr	r3, [r3, #32]
 8011d8c:	6978      	ldr	r0, [r7, #20]
 8011d8e:	4798      	blx	r3
}
 8011d90:	bf00      	nop
 8011d92:	3718      	adds	r7, #24
 8011d94:	46bd      	mov	sp, r7
 8011d96:	bd80      	pop	{r7, pc}
 8011d98:	20004c38 	.word	0x20004c38

08011d9c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8011d9c:	b580      	push	{r7, lr}
 8011d9e:	b084      	sub	sp, #16
 8011da0:	af00      	add	r7, sp, #0
 8011da2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8011da4:	f107 0308 	add.w	r3, r7, #8
 8011da8:	4618      	mov	r0, r3
 8011daa:	f000 f857 	bl	8011e5c <prvGetNextExpireTime>
 8011dae:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8011db0:	68bb      	ldr	r3, [r7, #8]
 8011db2:	4619      	mov	r1, r3
 8011db4:	68f8      	ldr	r0, [r7, #12]
 8011db6:	f000 f803 	bl	8011dc0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8011dba:	f000 f8d5 	bl	8011f68 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8011dbe:	e7f1      	b.n	8011da4 <prvTimerTask+0x8>

08011dc0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8011dc0:	b580      	push	{r7, lr}
 8011dc2:	b084      	sub	sp, #16
 8011dc4:	af00      	add	r7, sp, #0
 8011dc6:	6078      	str	r0, [r7, #4]
 8011dc8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8011dca:	f7ff fa39 	bl	8011240 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8011dce:	f107 0308 	add.w	r3, r7, #8
 8011dd2:	4618      	mov	r0, r3
 8011dd4:	f000 f866 	bl	8011ea4 <prvSampleTimeNow>
 8011dd8:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8011dda:	68bb      	ldr	r3, [r7, #8]
 8011ddc:	2b00      	cmp	r3, #0
 8011dde:	d130      	bne.n	8011e42 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8011de0:	683b      	ldr	r3, [r7, #0]
 8011de2:	2b00      	cmp	r3, #0
 8011de4:	d10a      	bne.n	8011dfc <prvProcessTimerOrBlockTask+0x3c>
 8011de6:	687a      	ldr	r2, [r7, #4]
 8011de8:	68fb      	ldr	r3, [r7, #12]
 8011dea:	429a      	cmp	r2, r3
 8011dec:	d806      	bhi.n	8011dfc <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8011dee:	f7ff fa35 	bl	801125c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8011df2:	68f9      	ldr	r1, [r7, #12]
 8011df4:	6878      	ldr	r0, [r7, #4]
 8011df6:	f7ff ff85 	bl	8011d04 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8011dfa:	e024      	b.n	8011e46 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8011dfc:	683b      	ldr	r3, [r7, #0]
 8011dfe:	2b00      	cmp	r3, #0
 8011e00:	d008      	beq.n	8011e14 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8011e02:	4b13      	ldr	r3, [pc, #76]	; (8011e50 <prvProcessTimerOrBlockTask+0x90>)
 8011e04:	681b      	ldr	r3, [r3, #0]
 8011e06:	681b      	ldr	r3, [r3, #0]
 8011e08:	2b00      	cmp	r3, #0
 8011e0a:	d101      	bne.n	8011e10 <prvProcessTimerOrBlockTask+0x50>
 8011e0c:	2301      	movs	r3, #1
 8011e0e:	e000      	b.n	8011e12 <prvProcessTimerOrBlockTask+0x52>
 8011e10:	2300      	movs	r3, #0
 8011e12:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8011e14:	4b0f      	ldr	r3, [pc, #60]	; (8011e54 <prvProcessTimerOrBlockTask+0x94>)
 8011e16:	6818      	ldr	r0, [r3, #0]
 8011e18:	687a      	ldr	r2, [r7, #4]
 8011e1a:	68fb      	ldr	r3, [r7, #12]
 8011e1c:	1ad3      	subs	r3, r2, r3
 8011e1e:	683a      	ldr	r2, [r7, #0]
 8011e20:	4619      	mov	r1, r3
 8011e22:	f7fe ff7d 	bl	8010d20 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8011e26:	f7ff fa19 	bl	801125c <xTaskResumeAll>
 8011e2a:	4603      	mov	r3, r0
 8011e2c:	2b00      	cmp	r3, #0
 8011e2e:	d10a      	bne.n	8011e46 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8011e30:	4b09      	ldr	r3, [pc, #36]	; (8011e58 <prvProcessTimerOrBlockTask+0x98>)
 8011e32:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011e36:	601a      	str	r2, [r3, #0]
 8011e38:	f3bf 8f4f 	dsb	sy
 8011e3c:	f3bf 8f6f 	isb	sy
}
 8011e40:	e001      	b.n	8011e46 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8011e42:	f7ff fa0b 	bl	801125c <xTaskResumeAll>
}
 8011e46:	bf00      	nop
 8011e48:	3710      	adds	r7, #16
 8011e4a:	46bd      	mov	sp, r7
 8011e4c:	bd80      	pop	{r7, pc}
 8011e4e:	bf00      	nop
 8011e50:	20004c3c 	.word	0x20004c3c
 8011e54:	20004c40 	.word	0x20004c40
 8011e58:	e000ed04 	.word	0xe000ed04

08011e5c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8011e5c:	b480      	push	{r7}
 8011e5e:	b085      	sub	sp, #20
 8011e60:	af00      	add	r7, sp, #0
 8011e62:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8011e64:	4b0e      	ldr	r3, [pc, #56]	; (8011ea0 <prvGetNextExpireTime+0x44>)
 8011e66:	681b      	ldr	r3, [r3, #0]
 8011e68:	681b      	ldr	r3, [r3, #0]
 8011e6a:	2b00      	cmp	r3, #0
 8011e6c:	d101      	bne.n	8011e72 <prvGetNextExpireTime+0x16>
 8011e6e:	2201      	movs	r2, #1
 8011e70:	e000      	b.n	8011e74 <prvGetNextExpireTime+0x18>
 8011e72:	2200      	movs	r2, #0
 8011e74:	687b      	ldr	r3, [r7, #4]
 8011e76:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8011e78:	687b      	ldr	r3, [r7, #4]
 8011e7a:	681b      	ldr	r3, [r3, #0]
 8011e7c:	2b00      	cmp	r3, #0
 8011e7e:	d105      	bne.n	8011e8c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8011e80:	4b07      	ldr	r3, [pc, #28]	; (8011ea0 <prvGetNextExpireTime+0x44>)
 8011e82:	681b      	ldr	r3, [r3, #0]
 8011e84:	68db      	ldr	r3, [r3, #12]
 8011e86:	681b      	ldr	r3, [r3, #0]
 8011e88:	60fb      	str	r3, [r7, #12]
 8011e8a:	e001      	b.n	8011e90 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8011e8c:	2300      	movs	r3, #0
 8011e8e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8011e90:	68fb      	ldr	r3, [r7, #12]
}
 8011e92:	4618      	mov	r0, r3
 8011e94:	3714      	adds	r7, #20
 8011e96:	46bd      	mov	sp, r7
 8011e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e9c:	4770      	bx	lr
 8011e9e:	bf00      	nop
 8011ea0:	20004c38 	.word	0x20004c38

08011ea4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8011ea4:	b580      	push	{r7, lr}
 8011ea6:	b084      	sub	sp, #16
 8011ea8:	af00      	add	r7, sp, #0
 8011eaa:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8011eac:	f7ff fa74 	bl	8011398 <xTaskGetTickCount>
 8011eb0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8011eb2:	4b0b      	ldr	r3, [pc, #44]	; (8011ee0 <prvSampleTimeNow+0x3c>)
 8011eb4:	681b      	ldr	r3, [r3, #0]
 8011eb6:	68fa      	ldr	r2, [r7, #12]
 8011eb8:	429a      	cmp	r2, r3
 8011eba:	d205      	bcs.n	8011ec8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8011ebc:	f000 f936 	bl	801212c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8011ec0:	687b      	ldr	r3, [r7, #4]
 8011ec2:	2201      	movs	r2, #1
 8011ec4:	601a      	str	r2, [r3, #0]
 8011ec6:	e002      	b.n	8011ece <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8011ec8:	687b      	ldr	r3, [r7, #4]
 8011eca:	2200      	movs	r2, #0
 8011ecc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8011ece:	4a04      	ldr	r2, [pc, #16]	; (8011ee0 <prvSampleTimeNow+0x3c>)
 8011ed0:	68fb      	ldr	r3, [r7, #12]
 8011ed2:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8011ed4:	68fb      	ldr	r3, [r7, #12]
}
 8011ed6:	4618      	mov	r0, r3
 8011ed8:	3710      	adds	r7, #16
 8011eda:	46bd      	mov	sp, r7
 8011edc:	bd80      	pop	{r7, pc}
 8011ede:	bf00      	nop
 8011ee0:	20004c48 	.word	0x20004c48

08011ee4 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8011ee4:	b580      	push	{r7, lr}
 8011ee6:	b086      	sub	sp, #24
 8011ee8:	af00      	add	r7, sp, #0
 8011eea:	60f8      	str	r0, [r7, #12]
 8011eec:	60b9      	str	r1, [r7, #8]
 8011eee:	607a      	str	r2, [r7, #4]
 8011ef0:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8011ef2:	2300      	movs	r3, #0
 8011ef4:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8011ef6:	68fb      	ldr	r3, [r7, #12]
 8011ef8:	68ba      	ldr	r2, [r7, #8]
 8011efa:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8011efc:	68fb      	ldr	r3, [r7, #12]
 8011efe:	68fa      	ldr	r2, [r7, #12]
 8011f00:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8011f02:	68ba      	ldr	r2, [r7, #8]
 8011f04:	687b      	ldr	r3, [r7, #4]
 8011f06:	429a      	cmp	r2, r3
 8011f08:	d812      	bhi.n	8011f30 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011f0a:	687a      	ldr	r2, [r7, #4]
 8011f0c:	683b      	ldr	r3, [r7, #0]
 8011f0e:	1ad2      	subs	r2, r2, r3
 8011f10:	68fb      	ldr	r3, [r7, #12]
 8011f12:	699b      	ldr	r3, [r3, #24]
 8011f14:	429a      	cmp	r2, r3
 8011f16:	d302      	bcc.n	8011f1e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8011f18:	2301      	movs	r3, #1
 8011f1a:	617b      	str	r3, [r7, #20]
 8011f1c:	e01b      	b.n	8011f56 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8011f1e:	4b10      	ldr	r3, [pc, #64]	; (8011f60 <prvInsertTimerInActiveList+0x7c>)
 8011f20:	681a      	ldr	r2, [r3, #0]
 8011f22:	68fb      	ldr	r3, [r7, #12]
 8011f24:	3304      	adds	r3, #4
 8011f26:	4619      	mov	r1, r3
 8011f28:	4610      	mov	r0, r2
 8011f2a:	f7fe f9de 	bl	80102ea <vListInsert>
 8011f2e:	e012      	b.n	8011f56 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8011f30:	687a      	ldr	r2, [r7, #4]
 8011f32:	683b      	ldr	r3, [r7, #0]
 8011f34:	429a      	cmp	r2, r3
 8011f36:	d206      	bcs.n	8011f46 <prvInsertTimerInActiveList+0x62>
 8011f38:	68ba      	ldr	r2, [r7, #8]
 8011f3a:	683b      	ldr	r3, [r7, #0]
 8011f3c:	429a      	cmp	r2, r3
 8011f3e:	d302      	bcc.n	8011f46 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8011f40:	2301      	movs	r3, #1
 8011f42:	617b      	str	r3, [r7, #20]
 8011f44:	e007      	b.n	8011f56 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8011f46:	4b07      	ldr	r3, [pc, #28]	; (8011f64 <prvInsertTimerInActiveList+0x80>)
 8011f48:	681a      	ldr	r2, [r3, #0]
 8011f4a:	68fb      	ldr	r3, [r7, #12]
 8011f4c:	3304      	adds	r3, #4
 8011f4e:	4619      	mov	r1, r3
 8011f50:	4610      	mov	r0, r2
 8011f52:	f7fe f9ca 	bl	80102ea <vListInsert>
		}
	}

	return xProcessTimerNow;
 8011f56:	697b      	ldr	r3, [r7, #20]
}
 8011f58:	4618      	mov	r0, r3
 8011f5a:	3718      	adds	r7, #24
 8011f5c:	46bd      	mov	sp, r7
 8011f5e:	bd80      	pop	{r7, pc}
 8011f60:	20004c3c 	.word	0x20004c3c
 8011f64:	20004c38 	.word	0x20004c38

08011f68 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8011f68:	b580      	push	{r7, lr}
 8011f6a:	b08e      	sub	sp, #56	; 0x38
 8011f6c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8011f6e:	e0ca      	b.n	8012106 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8011f70:	687b      	ldr	r3, [r7, #4]
 8011f72:	2b00      	cmp	r3, #0
 8011f74:	da18      	bge.n	8011fa8 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8011f76:	1d3b      	adds	r3, r7, #4
 8011f78:	3304      	adds	r3, #4
 8011f7a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8011f7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f7e:	2b00      	cmp	r3, #0
 8011f80:	d10a      	bne.n	8011f98 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8011f82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011f86:	f383 8811 	msr	BASEPRI, r3
 8011f8a:	f3bf 8f6f 	isb	sy
 8011f8e:	f3bf 8f4f 	dsb	sy
 8011f92:	61fb      	str	r3, [r7, #28]
}
 8011f94:	bf00      	nop
 8011f96:	e7fe      	b.n	8011f96 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8011f98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f9a:	681b      	ldr	r3, [r3, #0]
 8011f9c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011f9e:	6850      	ldr	r0, [r2, #4]
 8011fa0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8011fa2:	6892      	ldr	r2, [r2, #8]
 8011fa4:	4611      	mov	r1, r2
 8011fa6:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8011fa8:	687b      	ldr	r3, [r7, #4]
 8011faa:	2b00      	cmp	r3, #0
 8011fac:	f2c0 80ab 	blt.w	8012106 <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8011fb0:	68fb      	ldr	r3, [r7, #12]
 8011fb2:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8011fb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011fb6:	695b      	ldr	r3, [r3, #20]
 8011fb8:	2b00      	cmp	r3, #0
 8011fba:	d004      	beq.n	8011fc6 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8011fbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011fbe:	3304      	adds	r3, #4
 8011fc0:	4618      	mov	r0, r3
 8011fc2:	f7fe f9cb 	bl	801035c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8011fc6:	463b      	mov	r3, r7
 8011fc8:	4618      	mov	r0, r3
 8011fca:	f7ff ff6b 	bl	8011ea4 <prvSampleTimeNow>
 8011fce:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8011fd0:	687b      	ldr	r3, [r7, #4]
 8011fd2:	2b09      	cmp	r3, #9
 8011fd4:	f200 8096 	bhi.w	8012104 <prvProcessReceivedCommands+0x19c>
 8011fd8:	a201      	add	r2, pc, #4	; (adr r2, 8011fe0 <prvProcessReceivedCommands+0x78>)
 8011fda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011fde:	bf00      	nop
 8011fe0:	08012009 	.word	0x08012009
 8011fe4:	08012009 	.word	0x08012009
 8011fe8:	08012009 	.word	0x08012009
 8011fec:	0801207d 	.word	0x0801207d
 8011ff0:	08012091 	.word	0x08012091
 8011ff4:	080120db 	.word	0x080120db
 8011ff8:	08012009 	.word	0x08012009
 8011ffc:	08012009 	.word	0x08012009
 8012000:	0801207d 	.word	0x0801207d
 8012004:	08012091 	.word	0x08012091
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012008:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801200a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801200e:	f043 0301 	orr.w	r3, r3, #1
 8012012:	b2da      	uxtb	r2, r3
 8012014:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012016:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 801201a:	68ba      	ldr	r2, [r7, #8]
 801201c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801201e:	699b      	ldr	r3, [r3, #24]
 8012020:	18d1      	adds	r1, r2, r3
 8012022:	68bb      	ldr	r3, [r7, #8]
 8012024:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012026:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012028:	f7ff ff5c 	bl	8011ee4 <prvInsertTimerInActiveList>
 801202c:	4603      	mov	r3, r0
 801202e:	2b00      	cmp	r3, #0
 8012030:	d069      	beq.n	8012106 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012032:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012034:	6a1b      	ldr	r3, [r3, #32]
 8012036:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012038:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801203a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801203c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012040:	f003 0304 	and.w	r3, r3, #4
 8012044:	2b00      	cmp	r3, #0
 8012046:	d05e      	beq.n	8012106 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8012048:	68ba      	ldr	r2, [r7, #8]
 801204a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801204c:	699b      	ldr	r3, [r3, #24]
 801204e:	441a      	add	r2, r3
 8012050:	2300      	movs	r3, #0
 8012052:	9300      	str	r3, [sp, #0]
 8012054:	2300      	movs	r3, #0
 8012056:	2100      	movs	r1, #0
 8012058:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801205a:	f7ff fe05 	bl	8011c68 <xTimerGenericCommand>
 801205e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8012060:	6a3b      	ldr	r3, [r7, #32]
 8012062:	2b00      	cmp	r3, #0
 8012064:	d14f      	bne.n	8012106 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8012066:	f04f 0350 	mov.w	r3, #80	; 0x50
 801206a:	f383 8811 	msr	BASEPRI, r3
 801206e:	f3bf 8f6f 	isb	sy
 8012072:	f3bf 8f4f 	dsb	sy
 8012076:	61bb      	str	r3, [r7, #24]
}
 8012078:	bf00      	nop
 801207a:	e7fe      	b.n	801207a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801207c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801207e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012082:	f023 0301 	bic.w	r3, r3, #1
 8012086:	b2da      	uxtb	r2, r3
 8012088:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801208a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 801208e:	e03a      	b.n	8012106 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012090:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012092:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012096:	f043 0301 	orr.w	r3, r3, #1
 801209a:	b2da      	uxtb	r2, r3
 801209c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801209e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80120a2:	68ba      	ldr	r2, [r7, #8]
 80120a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80120a6:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80120a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80120aa:	699b      	ldr	r3, [r3, #24]
 80120ac:	2b00      	cmp	r3, #0
 80120ae:	d10a      	bne.n	80120c6 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 80120b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80120b4:	f383 8811 	msr	BASEPRI, r3
 80120b8:	f3bf 8f6f 	isb	sy
 80120bc:	f3bf 8f4f 	dsb	sy
 80120c0:	617b      	str	r3, [r7, #20]
}
 80120c2:	bf00      	nop
 80120c4:	e7fe      	b.n	80120c4 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80120c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80120c8:	699a      	ldr	r2, [r3, #24]
 80120ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80120cc:	18d1      	adds	r1, r2, r3
 80120ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80120d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80120d2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80120d4:	f7ff ff06 	bl	8011ee4 <prvInsertTimerInActiveList>
					break;
 80120d8:	e015      	b.n	8012106 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80120da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80120dc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80120e0:	f003 0302 	and.w	r3, r3, #2
 80120e4:	2b00      	cmp	r3, #0
 80120e6:	d103      	bne.n	80120f0 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 80120e8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80120ea:	f000 fbe1 	bl	80128b0 <vPortFree>
 80120ee:	e00a      	b.n	8012106 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80120f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80120f2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80120f6:	f023 0301 	bic.w	r3, r3, #1
 80120fa:	b2da      	uxtb	r2, r3
 80120fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80120fe:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8012102:	e000      	b.n	8012106 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 8012104:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8012106:	4b08      	ldr	r3, [pc, #32]	; (8012128 <prvProcessReceivedCommands+0x1c0>)
 8012108:	681b      	ldr	r3, [r3, #0]
 801210a:	1d39      	adds	r1, r7, #4
 801210c:	2200      	movs	r2, #0
 801210e:	4618      	mov	r0, r3
 8012110:	f7fe fbec 	bl	80108ec <xQueueReceive>
 8012114:	4603      	mov	r3, r0
 8012116:	2b00      	cmp	r3, #0
 8012118:	f47f af2a 	bne.w	8011f70 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 801211c:	bf00      	nop
 801211e:	bf00      	nop
 8012120:	3730      	adds	r7, #48	; 0x30
 8012122:	46bd      	mov	sp, r7
 8012124:	bd80      	pop	{r7, pc}
 8012126:	bf00      	nop
 8012128:	20004c40 	.word	0x20004c40

0801212c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 801212c:	b580      	push	{r7, lr}
 801212e:	b088      	sub	sp, #32
 8012130:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8012132:	e048      	b.n	80121c6 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8012134:	4b2d      	ldr	r3, [pc, #180]	; (80121ec <prvSwitchTimerLists+0xc0>)
 8012136:	681b      	ldr	r3, [r3, #0]
 8012138:	68db      	ldr	r3, [r3, #12]
 801213a:	681b      	ldr	r3, [r3, #0]
 801213c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801213e:	4b2b      	ldr	r3, [pc, #172]	; (80121ec <prvSwitchTimerLists+0xc0>)
 8012140:	681b      	ldr	r3, [r3, #0]
 8012142:	68db      	ldr	r3, [r3, #12]
 8012144:	68db      	ldr	r3, [r3, #12]
 8012146:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012148:	68fb      	ldr	r3, [r7, #12]
 801214a:	3304      	adds	r3, #4
 801214c:	4618      	mov	r0, r3
 801214e:	f7fe f905 	bl	801035c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012152:	68fb      	ldr	r3, [r7, #12]
 8012154:	6a1b      	ldr	r3, [r3, #32]
 8012156:	68f8      	ldr	r0, [r7, #12]
 8012158:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801215a:	68fb      	ldr	r3, [r7, #12]
 801215c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012160:	f003 0304 	and.w	r3, r3, #4
 8012164:	2b00      	cmp	r3, #0
 8012166:	d02e      	beq.n	80121c6 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8012168:	68fb      	ldr	r3, [r7, #12]
 801216a:	699b      	ldr	r3, [r3, #24]
 801216c:	693a      	ldr	r2, [r7, #16]
 801216e:	4413      	add	r3, r2
 8012170:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8012172:	68ba      	ldr	r2, [r7, #8]
 8012174:	693b      	ldr	r3, [r7, #16]
 8012176:	429a      	cmp	r2, r3
 8012178:	d90e      	bls.n	8012198 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 801217a:	68fb      	ldr	r3, [r7, #12]
 801217c:	68ba      	ldr	r2, [r7, #8]
 801217e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8012180:	68fb      	ldr	r3, [r7, #12]
 8012182:	68fa      	ldr	r2, [r7, #12]
 8012184:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8012186:	4b19      	ldr	r3, [pc, #100]	; (80121ec <prvSwitchTimerLists+0xc0>)
 8012188:	681a      	ldr	r2, [r3, #0]
 801218a:	68fb      	ldr	r3, [r7, #12]
 801218c:	3304      	adds	r3, #4
 801218e:	4619      	mov	r1, r3
 8012190:	4610      	mov	r0, r2
 8012192:	f7fe f8aa 	bl	80102ea <vListInsert>
 8012196:	e016      	b.n	80121c6 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012198:	2300      	movs	r3, #0
 801219a:	9300      	str	r3, [sp, #0]
 801219c:	2300      	movs	r3, #0
 801219e:	693a      	ldr	r2, [r7, #16]
 80121a0:	2100      	movs	r1, #0
 80121a2:	68f8      	ldr	r0, [r7, #12]
 80121a4:	f7ff fd60 	bl	8011c68 <xTimerGenericCommand>
 80121a8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80121aa:	687b      	ldr	r3, [r7, #4]
 80121ac:	2b00      	cmp	r3, #0
 80121ae:	d10a      	bne.n	80121c6 <prvSwitchTimerLists+0x9a>
	__asm volatile
 80121b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80121b4:	f383 8811 	msr	BASEPRI, r3
 80121b8:	f3bf 8f6f 	isb	sy
 80121bc:	f3bf 8f4f 	dsb	sy
 80121c0:	603b      	str	r3, [r7, #0]
}
 80121c2:	bf00      	nop
 80121c4:	e7fe      	b.n	80121c4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80121c6:	4b09      	ldr	r3, [pc, #36]	; (80121ec <prvSwitchTimerLists+0xc0>)
 80121c8:	681b      	ldr	r3, [r3, #0]
 80121ca:	681b      	ldr	r3, [r3, #0]
 80121cc:	2b00      	cmp	r3, #0
 80121ce:	d1b1      	bne.n	8012134 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80121d0:	4b06      	ldr	r3, [pc, #24]	; (80121ec <prvSwitchTimerLists+0xc0>)
 80121d2:	681b      	ldr	r3, [r3, #0]
 80121d4:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80121d6:	4b06      	ldr	r3, [pc, #24]	; (80121f0 <prvSwitchTimerLists+0xc4>)
 80121d8:	681b      	ldr	r3, [r3, #0]
 80121da:	4a04      	ldr	r2, [pc, #16]	; (80121ec <prvSwitchTimerLists+0xc0>)
 80121dc:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80121de:	4a04      	ldr	r2, [pc, #16]	; (80121f0 <prvSwitchTimerLists+0xc4>)
 80121e0:	697b      	ldr	r3, [r7, #20]
 80121e2:	6013      	str	r3, [r2, #0]
}
 80121e4:	bf00      	nop
 80121e6:	3718      	adds	r7, #24
 80121e8:	46bd      	mov	sp, r7
 80121ea:	bd80      	pop	{r7, pc}
 80121ec:	20004c38 	.word	0x20004c38
 80121f0:	20004c3c 	.word	0x20004c3c

080121f4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80121f4:	b580      	push	{r7, lr}
 80121f6:	b082      	sub	sp, #8
 80121f8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80121fa:	f000 f96b 	bl	80124d4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80121fe:	4b15      	ldr	r3, [pc, #84]	; (8012254 <prvCheckForValidListAndQueue+0x60>)
 8012200:	681b      	ldr	r3, [r3, #0]
 8012202:	2b00      	cmp	r3, #0
 8012204:	d120      	bne.n	8012248 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8012206:	4814      	ldr	r0, [pc, #80]	; (8012258 <prvCheckForValidListAndQueue+0x64>)
 8012208:	f7fe f81e 	bl	8010248 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 801220c:	4813      	ldr	r0, [pc, #76]	; (801225c <prvCheckForValidListAndQueue+0x68>)
 801220e:	f7fe f81b 	bl	8010248 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8012212:	4b13      	ldr	r3, [pc, #76]	; (8012260 <prvCheckForValidListAndQueue+0x6c>)
 8012214:	4a10      	ldr	r2, [pc, #64]	; (8012258 <prvCheckForValidListAndQueue+0x64>)
 8012216:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8012218:	4b12      	ldr	r3, [pc, #72]	; (8012264 <prvCheckForValidListAndQueue+0x70>)
 801221a:	4a10      	ldr	r2, [pc, #64]	; (801225c <prvCheckForValidListAndQueue+0x68>)
 801221c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 801221e:	2300      	movs	r3, #0
 8012220:	9300      	str	r3, [sp, #0]
 8012222:	4b11      	ldr	r3, [pc, #68]	; (8012268 <prvCheckForValidListAndQueue+0x74>)
 8012224:	4a11      	ldr	r2, [pc, #68]	; (801226c <prvCheckForValidListAndQueue+0x78>)
 8012226:	2110      	movs	r1, #16
 8012228:	200a      	movs	r0, #10
 801222a:	f7fe f929 	bl	8010480 <xQueueGenericCreateStatic>
 801222e:	4603      	mov	r3, r0
 8012230:	4a08      	ldr	r2, [pc, #32]	; (8012254 <prvCheckForValidListAndQueue+0x60>)
 8012232:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8012234:	4b07      	ldr	r3, [pc, #28]	; (8012254 <prvCheckForValidListAndQueue+0x60>)
 8012236:	681b      	ldr	r3, [r3, #0]
 8012238:	2b00      	cmp	r3, #0
 801223a:	d005      	beq.n	8012248 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 801223c:	4b05      	ldr	r3, [pc, #20]	; (8012254 <prvCheckForValidListAndQueue+0x60>)
 801223e:	681b      	ldr	r3, [r3, #0]
 8012240:	490b      	ldr	r1, [pc, #44]	; (8012270 <prvCheckForValidListAndQueue+0x7c>)
 8012242:	4618      	mov	r0, r3
 8012244:	f7fe fd42 	bl	8010ccc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8012248:	f000 f974 	bl	8012534 <vPortExitCritical>
}
 801224c:	bf00      	nop
 801224e:	46bd      	mov	sp, r7
 8012250:	bd80      	pop	{r7, pc}
 8012252:	bf00      	nop
 8012254:	20004c40 	.word	0x20004c40
 8012258:	20004c10 	.word	0x20004c10
 801225c:	20004c24 	.word	0x20004c24
 8012260:	20004c38 	.word	0x20004c38
 8012264:	20004c3c 	.word	0x20004c3c
 8012268:	20004cec 	.word	0x20004cec
 801226c:	20004c4c 	.word	0x20004c4c
 8012270:	08016a20 	.word	0x08016a20

08012274 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8012274:	b480      	push	{r7}
 8012276:	b085      	sub	sp, #20
 8012278:	af00      	add	r7, sp, #0
 801227a:	60f8      	str	r0, [r7, #12]
 801227c:	60b9      	str	r1, [r7, #8]
 801227e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8012280:	68fb      	ldr	r3, [r7, #12]
 8012282:	3b04      	subs	r3, #4
 8012284:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8012286:	68fb      	ldr	r3, [r7, #12]
 8012288:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 801228c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801228e:	68fb      	ldr	r3, [r7, #12]
 8012290:	3b04      	subs	r3, #4
 8012292:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8012294:	68bb      	ldr	r3, [r7, #8]
 8012296:	f023 0201 	bic.w	r2, r3, #1
 801229a:	68fb      	ldr	r3, [r7, #12]
 801229c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801229e:	68fb      	ldr	r3, [r7, #12]
 80122a0:	3b04      	subs	r3, #4
 80122a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80122a4:	4a0c      	ldr	r2, [pc, #48]	; (80122d8 <pxPortInitialiseStack+0x64>)
 80122a6:	68fb      	ldr	r3, [r7, #12]
 80122a8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80122aa:	68fb      	ldr	r3, [r7, #12]
 80122ac:	3b14      	subs	r3, #20
 80122ae:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80122b0:	687a      	ldr	r2, [r7, #4]
 80122b2:	68fb      	ldr	r3, [r7, #12]
 80122b4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80122b6:	68fb      	ldr	r3, [r7, #12]
 80122b8:	3b04      	subs	r3, #4
 80122ba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80122bc:	68fb      	ldr	r3, [r7, #12]
 80122be:	f06f 0202 	mvn.w	r2, #2
 80122c2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80122c4:	68fb      	ldr	r3, [r7, #12]
 80122c6:	3b20      	subs	r3, #32
 80122c8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80122ca:	68fb      	ldr	r3, [r7, #12]
}
 80122cc:	4618      	mov	r0, r3
 80122ce:	3714      	adds	r7, #20
 80122d0:	46bd      	mov	sp, r7
 80122d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122d6:	4770      	bx	lr
 80122d8:	080122dd 	.word	0x080122dd

080122dc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80122dc:	b480      	push	{r7}
 80122de:	b085      	sub	sp, #20
 80122e0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80122e2:	2300      	movs	r3, #0
 80122e4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80122e6:	4b12      	ldr	r3, [pc, #72]	; (8012330 <prvTaskExitError+0x54>)
 80122e8:	681b      	ldr	r3, [r3, #0]
 80122ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80122ee:	d00a      	beq.n	8012306 <prvTaskExitError+0x2a>
	__asm volatile
 80122f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80122f4:	f383 8811 	msr	BASEPRI, r3
 80122f8:	f3bf 8f6f 	isb	sy
 80122fc:	f3bf 8f4f 	dsb	sy
 8012300:	60fb      	str	r3, [r7, #12]
}
 8012302:	bf00      	nop
 8012304:	e7fe      	b.n	8012304 <prvTaskExitError+0x28>
	__asm volatile
 8012306:	f04f 0350 	mov.w	r3, #80	; 0x50
 801230a:	f383 8811 	msr	BASEPRI, r3
 801230e:	f3bf 8f6f 	isb	sy
 8012312:	f3bf 8f4f 	dsb	sy
 8012316:	60bb      	str	r3, [r7, #8]
}
 8012318:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 801231a:	bf00      	nop
 801231c:	687b      	ldr	r3, [r7, #4]
 801231e:	2b00      	cmp	r3, #0
 8012320:	d0fc      	beq.n	801231c <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8012322:	bf00      	nop
 8012324:	bf00      	nop
 8012326:	3714      	adds	r7, #20
 8012328:	46bd      	mov	sp, r7
 801232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801232e:	4770      	bx	lr
 8012330:	20000340 	.word	0x20000340
	...

08012340 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8012340:	4b07      	ldr	r3, [pc, #28]	; (8012360 <pxCurrentTCBConst2>)
 8012342:	6819      	ldr	r1, [r3, #0]
 8012344:	6808      	ldr	r0, [r1, #0]
 8012346:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801234a:	f380 8809 	msr	PSP, r0
 801234e:	f3bf 8f6f 	isb	sy
 8012352:	f04f 0000 	mov.w	r0, #0
 8012356:	f380 8811 	msr	BASEPRI, r0
 801235a:	4770      	bx	lr
 801235c:	f3af 8000 	nop.w

08012360 <pxCurrentTCBConst2>:
 8012360:	20004710 	.word	0x20004710
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8012364:	bf00      	nop
 8012366:	bf00      	nop

08012368 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8012368:	4808      	ldr	r0, [pc, #32]	; (801238c <prvPortStartFirstTask+0x24>)
 801236a:	6800      	ldr	r0, [r0, #0]
 801236c:	6800      	ldr	r0, [r0, #0]
 801236e:	f380 8808 	msr	MSP, r0
 8012372:	f04f 0000 	mov.w	r0, #0
 8012376:	f380 8814 	msr	CONTROL, r0
 801237a:	b662      	cpsie	i
 801237c:	b661      	cpsie	f
 801237e:	f3bf 8f4f 	dsb	sy
 8012382:	f3bf 8f6f 	isb	sy
 8012386:	df00      	svc	0
 8012388:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801238a:	bf00      	nop
 801238c:	e000ed08 	.word	0xe000ed08

08012390 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8012390:	b580      	push	{r7, lr}
 8012392:	b086      	sub	sp, #24
 8012394:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8012396:	4b46      	ldr	r3, [pc, #280]	; (80124b0 <xPortStartScheduler+0x120>)
 8012398:	681b      	ldr	r3, [r3, #0]
 801239a:	4a46      	ldr	r2, [pc, #280]	; (80124b4 <xPortStartScheduler+0x124>)
 801239c:	4293      	cmp	r3, r2
 801239e:	d10a      	bne.n	80123b6 <xPortStartScheduler+0x26>
	__asm volatile
 80123a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80123a4:	f383 8811 	msr	BASEPRI, r3
 80123a8:	f3bf 8f6f 	isb	sy
 80123ac:	f3bf 8f4f 	dsb	sy
 80123b0:	613b      	str	r3, [r7, #16]
}
 80123b2:	bf00      	nop
 80123b4:	e7fe      	b.n	80123b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80123b6:	4b3e      	ldr	r3, [pc, #248]	; (80124b0 <xPortStartScheduler+0x120>)
 80123b8:	681b      	ldr	r3, [r3, #0]
 80123ba:	4a3f      	ldr	r2, [pc, #252]	; (80124b8 <xPortStartScheduler+0x128>)
 80123bc:	4293      	cmp	r3, r2
 80123be:	d10a      	bne.n	80123d6 <xPortStartScheduler+0x46>
	__asm volatile
 80123c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80123c4:	f383 8811 	msr	BASEPRI, r3
 80123c8:	f3bf 8f6f 	isb	sy
 80123cc:	f3bf 8f4f 	dsb	sy
 80123d0:	60fb      	str	r3, [r7, #12]
}
 80123d2:	bf00      	nop
 80123d4:	e7fe      	b.n	80123d4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80123d6:	4b39      	ldr	r3, [pc, #228]	; (80124bc <xPortStartScheduler+0x12c>)
 80123d8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80123da:	697b      	ldr	r3, [r7, #20]
 80123dc:	781b      	ldrb	r3, [r3, #0]
 80123de:	b2db      	uxtb	r3, r3
 80123e0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80123e2:	697b      	ldr	r3, [r7, #20]
 80123e4:	22ff      	movs	r2, #255	; 0xff
 80123e6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80123e8:	697b      	ldr	r3, [r7, #20]
 80123ea:	781b      	ldrb	r3, [r3, #0]
 80123ec:	b2db      	uxtb	r3, r3
 80123ee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80123f0:	78fb      	ldrb	r3, [r7, #3]
 80123f2:	b2db      	uxtb	r3, r3
 80123f4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80123f8:	b2da      	uxtb	r2, r3
 80123fa:	4b31      	ldr	r3, [pc, #196]	; (80124c0 <xPortStartScheduler+0x130>)
 80123fc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80123fe:	4b31      	ldr	r3, [pc, #196]	; (80124c4 <xPortStartScheduler+0x134>)
 8012400:	2207      	movs	r2, #7
 8012402:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8012404:	e009      	b.n	801241a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8012406:	4b2f      	ldr	r3, [pc, #188]	; (80124c4 <xPortStartScheduler+0x134>)
 8012408:	681b      	ldr	r3, [r3, #0]
 801240a:	3b01      	subs	r3, #1
 801240c:	4a2d      	ldr	r2, [pc, #180]	; (80124c4 <xPortStartScheduler+0x134>)
 801240e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8012410:	78fb      	ldrb	r3, [r7, #3]
 8012412:	b2db      	uxtb	r3, r3
 8012414:	005b      	lsls	r3, r3, #1
 8012416:	b2db      	uxtb	r3, r3
 8012418:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801241a:	78fb      	ldrb	r3, [r7, #3]
 801241c:	b2db      	uxtb	r3, r3
 801241e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8012422:	2b80      	cmp	r3, #128	; 0x80
 8012424:	d0ef      	beq.n	8012406 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8012426:	4b27      	ldr	r3, [pc, #156]	; (80124c4 <xPortStartScheduler+0x134>)
 8012428:	681b      	ldr	r3, [r3, #0]
 801242a:	f1c3 0307 	rsb	r3, r3, #7
 801242e:	2b04      	cmp	r3, #4
 8012430:	d00a      	beq.n	8012448 <xPortStartScheduler+0xb8>
	__asm volatile
 8012432:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012436:	f383 8811 	msr	BASEPRI, r3
 801243a:	f3bf 8f6f 	isb	sy
 801243e:	f3bf 8f4f 	dsb	sy
 8012442:	60bb      	str	r3, [r7, #8]
}
 8012444:	bf00      	nop
 8012446:	e7fe      	b.n	8012446 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8012448:	4b1e      	ldr	r3, [pc, #120]	; (80124c4 <xPortStartScheduler+0x134>)
 801244a:	681b      	ldr	r3, [r3, #0]
 801244c:	021b      	lsls	r3, r3, #8
 801244e:	4a1d      	ldr	r2, [pc, #116]	; (80124c4 <xPortStartScheduler+0x134>)
 8012450:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8012452:	4b1c      	ldr	r3, [pc, #112]	; (80124c4 <xPortStartScheduler+0x134>)
 8012454:	681b      	ldr	r3, [r3, #0]
 8012456:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 801245a:	4a1a      	ldr	r2, [pc, #104]	; (80124c4 <xPortStartScheduler+0x134>)
 801245c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 801245e:	687b      	ldr	r3, [r7, #4]
 8012460:	b2da      	uxtb	r2, r3
 8012462:	697b      	ldr	r3, [r7, #20]
 8012464:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8012466:	4b18      	ldr	r3, [pc, #96]	; (80124c8 <xPortStartScheduler+0x138>)
 8012468:	681b      	ldr	r3, [r3, #0]
 801246a:	4a17      	ldr	r2, [pc, #92]	; (80124c8 <xPortStartScheduler+0x138>)
 801246c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8012470:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8012472:	4b15      	ldr	r3, [pc, #84]	; (80124c8 <xPortStartScheduler+0x138>)
 8012474:	681b      	ldr	r3, [r3, #0]
 8012476:	4a14      	ldr	r2, [pc, #80]	; (80124c8 <xPortStartScheduler+0x138>)
 8012478:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 801247c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 801247e:	f000 f8dd 	bl	801263c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8012482:	4b12      	ldr	r3, [pc, #72]	; (80124cc <xPortStartScheduler+0x13c>)
 8012484:	2200      	movs	r2, #0
 8012486:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8012488:	f000 f8fc 	bl	8012684 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 801248c:	4b10      	ldr	r3, [pc, #64]	; (80124d0 <xPortStartScheduler+0x140>)
 801248e:	681b      	ldr	r3, [r3, #0]
 8012490:	4a0f      	ldr	r2, [pc, #60]	; (80124d0 <xPortStartScheduler+0x140>)
 8012492:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8012496:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8012498:	f7ff ff66 	bl	8012368 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 801249c:	f7ff f846 	bl	801152c <vTaskSwitchContext>
	prvTaskExitError();
 80124a0:	f7ff ff1c 	bl	80122dc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80124a4:	2300      	movs	r3, #0
}
 80124a6:	4618      	mov	r0, r3
 80124a8:	3718      	adds	r7, #24
 80124aa:	46bd      	mov	sp, r7
 80124ac:	bd80      	pop	{r7, pc}
 80124ae:	bf00      	nop
 80124b0:	e000ed00 	.word	0xe000ed00
 80124b4:	410fc271 	.word	0x410fc271
 80124b8:	410fc270 	.word	0x410fc270
 80124bc:	e000e400 	.word	0xe000e400
 80124c0:	20004d3c 	.word	0x20004d3c
 80124c4:	20004d40 	.word	0x20004d40
 80124c8:	e000ed20 	.word	0xe000ed20
 80124cc:	20000340 	.word	0x20000340
 80124d0:	e000ef34 	.word	0xe000ef34

080124d4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80124d4:	b480      	push	{r7}
 80124d6:	b083      	sub	sp, #12
 80124d8:	af00      	add	r7, sp, #0
	__asm volatile
 80124da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80124de:	f383 8811 	msr	BASEPRI, r3
 80124e2:	f3bf 8f6f 	isb	sy
 80124e6:	f3bf 8f4f 	dsb	sy
 80124ea:	607b      	str	r3, [r7, #4]
}
 80124ec:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80124ee:	4b0f      	ldr	r3, [pc, #60]	; (801252c <vPortEnterCritical+0x58>)
 80124f0:	681b      	ldr	r3, [r3, #0]
 80124f2:	3301      	adds	r3, #1
 80124f4:	4a0d      	ldr	r2, [pc, #52]	; (801252c <vPortEnterCritical+0x58>)
 80124f6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80124f8:	4b0c      	ldr	r3, [pc, #48]	; (801252c <vPortEnterCritical+0x58>)
 80124fa:	681b      	ldr	r3, [r3, #0]
 80124fc:	2b01      	cmp	r3, #1
 80124fe:	d10f      	bne.n	8012520 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8012500:	4b0b      	ldr	r3, [pc, #44]	; (8012530 <vPortEnterCritical+0x5c>)
 8012502:	681b      	ldr	r3, [r3, #0]
 8012504:	b2db      	uxtb	r3, r3
 8012506:	2b00      	cmp	r3, #0
 8012508:	d00a      	beq.n	8012520 <vPortEnterCritical+0x4c>
	__asm volatile
 801250a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801250e:	f383 8811 	msr	BASEPRI, r3
 8012512:	f3bf 8f6f 	isb	sy
 8012516:	f3bf 8f4f 	dsb	sy
 801251a:	603b      	str	r3, [r7, #0]
}
 801251c:	bf00      	nop
 801251e:	e7fe      	b.n	801251e <vPortEnterCritical+0x4a>
	}
}
 8012520:	bf00      	nop
 8012522:	370c      	adds	r7, #12
 8012524:	46bd      	mov	sp, r7
 8012526:	f85d 7b04 	ldr.w	r7, [sp], #4
 801252a:	4770      	bx	lr
 801252c:	20000340 	.word	0x20000340
 8012530:	e000ed04 	.word	0xe000ed04

08012534 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8012534:	b480      	push	{r7}
 8012536:	b083      	sub	sp, #12
 8012538:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801253a:	4b12      	ldr	r3, [pc, #72]	; (8012584 <vPortExitCritical+0x50>)
 801253c:	681b      	ldr	r3, [r3, #0]
 801253e:	2b00      	cmp	r3, #0
 8012540:	d10a      	bne.n	8012558 <vPortExitCritical+0x24>
	__asm volatile
 8012542:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012546:	f383 8811 	msr	BASEPRI, r3
 801254a:	f3bf 8f6f 	isb	sy
 801254e:	f3bf 8f4f 	dsb	sy
 8012552:	607b      	str	r3, [r7, #4]
}
 8012554:	bf00      	nop
 8012556:	e7fe      	b.n	8012556 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8012558:	4b0a      	ldr	r3, [pc, #40]	; (8012584 <vPortExitCritical+0x50>)
 801255a:	681b      	ldr	r3, [r3, #0]
 801255c:	3b01      	subs	r3, #1
 801255e:	4a09      	ldr	r2, [pc, #36]	; (8012584 <vPortExitCritical+0x50>)
 8012560:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8012562:	4b08      	ldr	r3, [pc, #32]	; (8012584 <vPortExitCritical+0x50>)
 8012564:	681b      	ldr	r3, [r3, #0]
 8012566:	2b00      	cmp	r3, #0
 8012568:	d105      	bne.n	8012576 <vPortExitCritical+0x42>
 801256a:	2300      	movs	r3, #0
 801256c:	603b      	str	r3, [r7, #0]
	__asm volatile
 801256e:	683b      	ldr	r3, [r7, #0]
 8012570:	f383 8811 	msr	BASEPRI, r3
}
 8012574:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8012576:	bf00      	nop
 8012578:	370c      	adds	r7, #12
 801257a:	46bd      	mov	sp, r7
 801257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012580:	4770      	bx	lr
 8012582:	bf00      	nop
 8012584:	20000340 	.word	0x20000340
	...

08012590 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8012590:	f3ef 8009 	mrs	r0, PSP
 8012594:	f3bf 8f6f 	isb	sy
 8012598:	4b15      	ldr	r3, [pc, #84]	; (80125f0 <pxCurrentTCBConst>)
 801259a:	681a      	ldr	r2, [r3, #0]
 801259c:	f01e 0f10 	tst.w	lr, #16
 80125a0:	bf08      	it	eq
 80125a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80125a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80125aa:	6010      	str	r0, [r2, #0]
 80125ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80125b0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80125b4:	f380 8811 	msr	BASEPRI, r0
 80125b8:	f3bf 8f4f 	dsb	sy
 80125bc:	f3bf 8f6f 	isb	sy
 80125c0:	f7fe ffb4 	bl	801152c <vTaskSwitchContext>
 80125c4:	f04f 0000 	mov.w	r0, #0
 80125c8:	f380 8811 	msr	BASEPRI, r0
 80125cc:	bc09      	pop	{r0, r3}
 80125ce:	6819      	ldr	r1, [r3, #0]
 80125d0:	6808      	ldr	r0, [r1, #0]
 80125d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80125d6:	f01e 0f10 	tst.w	lr, #16
 80125da:	bf08      	it	eq
 80125dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80125e0:	f380 8809 	msr	PSP, r0
 80125e4:	f3bf 8f6f 	isb	sy
 80125e8:	4770      	bx	lr
 80125ea:	bf00      	nop
 80125ec:	f3af 8000 	nop.w

080125f0 <pxCurrentTCBConst>:
 80125f0:	20004710 	.word	0x20004710
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80125f4:	bf00      	nop
 80125f6:	bf00      	nop

080125f8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80125f8:	b580      	push	{r7, lr}
 80125fa:	b082      	sub	sp, #8
 80125fc:	af00      	add	r7, sp, #0
	__asm volatile
 80125fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012602:	f383 8811 	msr	BASEPRI, r3
 8012606:	f3bf 8f6f 	isb	sy
 801260a:	f3bf 8f4f 	dsb	sy
 801260e:	607b      	str	r3, [r7, #4]
}
 8012610:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8012612:	f7fe fed1 	bl	80113b8 <xTaskIncrementTick>
 8012616:	4603      	mov	r3, r0
 8012618:	2b00      	cmp	r3, #0
 801261a:	d003      	beq.n	8012624 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801261c:	4b06      	ldr	r3, [pc, #24]	; (8012638 <xPortSysTickHandler+0x40>)
 801261e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012622:	601a      	str	r2, [r3, #0]
 8012624:	2300      	movs	r3, #0
 8012626:	603b      	str	r3, [r7, #0]
	__asm volatile
 8012628:	683b      	ldr	r3, [r7, #0]
 801262a:	f383 8811 	msr	BASEPRI, r3
}
 801262e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8012630:	bf00      	nop
 8012632:	3708      	adds	r7, #8
 8012634:	46bd      	mov	sp, r7
 8012636:	bd80      	pop	{r7, pc}
 8012638:	e000ed04 	.word	0xe000ed04

0801263c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801263c:	b480      	push	{r7}
 801263e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8012640:	4b0b      	ldr	r3, [pc, #44]	; (8012670 <vPortSetupTimerInterrupt+0x34>)
 8012642:	2200      	movs	r2, #0
 8012644:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8012646:	4b0b      	ldr	r3, [pc, #44]	; (8012674 <vPortSetupTimerInterrupt+0x38>)
 8012648:	2200      	movs	r2, #0
 801264a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801264c:	4b0a      	ldr	r3, [pc, #40]	; (8012678 <vPortSetupTimerInterrupt+0x3c>)
 801264e:	681b      	ldr	r3, [r3, #0]
 8012650:	4a0a      	ldr	r2, [pc, #40]	; (801267c <vPortSetupTimerInterrupt+0x40>)
 8012652:	fba2 2303 	umull	r2, r3, r2, r3
 8012656:	099b      	lsrs	r3, r3, #6
 8012658:	4a09      	ldr	r2, [pc, #36]	; (8012680 <vPortSetupTimerInterrupt+0x44>)
 801265a:	3b01      	subs	r3, #1
 801265c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801265e:	4b04      	ldr	r3, [pc, #16]	; (8012670 <vPortSetupTimerInterrupt+0x34>)
 8012660:	2207      	movs	r2, #7
 8012662:	601a      	str	r2, [r3, #0]
}
 8012664:	bf00      	nop
 8012666:	46bd      	mov	sp, r7
 8012668:	f85d 7b04 	ldr.w	r7, [sp], #4
 801266c:	4770      	bx	lr
 801266e:	bf00      	nop
 8012670:	e000e010 	.word	0xe000e010
 8012674:	e000e018 	.word	0xe000e018
 8012678:	20000224 	.word	0x20000224
 801267c:	10624dd3 	.word	0x10624dd3
 8012680:	e000e014 	.word	0xe000e014

08012684 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8012684:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8012694 <vPortEnableVFP+0x10>
 8012688:	6801      	ldr	r1, [r0, #0]
 801268a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 801268e:	6001      	str	r1, [r0, #0]
 8012690:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8012692:	bf00      	nop
 8012694:	e000ed88 	.word	0xe000ed88

08012698 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8012698:	b480      	push	{r7}
 801269a:	b085      	sub	sp, #20
 801269c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801269e:	f3ef 8305 	mrs	r3, IPSR
 80126a2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80126a4:	68fb      	ldr	r3, [r7, #12]
 80126a6:	2b0f      	cmp	r3, #15
 80126a8:	d914      	bls.n	80126d4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80126aa:	4a17      	ldr	r2, [pc, #92]	; (8012708 <vPortValidateInterruptPriority+0x70>)
 80126ac:	68fb      	ldr	r3, [r7, #12]
 80126ae:	4413      	add	r3, r2
 80126b0:	781b      	ldrb	r3, [r3, #0]
 80126b2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80126b4:	4b15      	ldr	r3, [pc, #84]	; (801270c <vPortValidateInterruptPriority+0x74>)
 80126b6:	781b      	ldrb	r3, [r3, #0]
 80126b8:	7afa      	ldrb	r2, [r7, #11]
 80126ba:	429a      	cmp	r2, r3
 80126bc:	d20a      	bcs.n	80126d4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 80126be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80126c2:	f383 8811 	msr	BASEPRI, r3
 80126c6:	f3bf 8f6f 	isb	sy
 80126ca:	f3bf 8f4f 	dsb	sy
 80126ce:	607b      	str	r3, [r7, #4]
}
 80126d0:	bf00      	nop
 80126d2:	e7fe      	b.n	80126d2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80126d4:	4b0e      	ldr	r3, [pc, #56]	; (8012710 <vPortValidateInterruptPriority+0x78>)
 80126d6:	681b      	ldr	r3, [r3, #0]
 80126d8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80126dc:	4b0d      	ldr	r3, [pc, #52]	; (8012714 <vPortValidateInterruptPriority+0x7c>)
 80126de:	681b      	ldr	r3, [r3, #0]
 80126e0:	429a      	cmp	r2, r3
 80126e2:	d90a      	bls.n	80126fa <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80126e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80126e8:	f383 8811 	msr	BASEPRI, r3
 80126ec:	f3bf 8f6f 	isb	sy
 80126f0:	f3bf 8f4f 	dsb	sy
 80126f4:	603b      	str	r3, [r7, #0]
}
 80126f6:	bf00      	nop
 80126f8:	e7fe      	b.n	80126f8 <vPortValidateInterruptPriority+0x60>
	}
 80126fa:	bf00      	nop
 80126fc:	3714      	adds	r7, #20
 80126fe:	46bd      	mov	sp, r7
 8012700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012704:	4770      	bx	lr
 8012706:	bf00      	nop
 8012708:	e000e3f0 	.word	0xe000e3f0
 801270c:	20004d3c 	.word	0x20004d3c
 8012710:	e000ed0c 	.word	0xe000ed0c
 8012714:	20004d40 	.word	0x20004d40

08012718 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8012718:	b580      	push	{r7, lr}
 801271a:	b08a      	sub	sp, #40	; 0x28
 801271c:	af00      	add	r7, sp, #0
 801271e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8012720:	2300      	movs	r3, #0
 8012722:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8012724:	f7fe fd8c 	bl	8011240 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8012728:	4b5b      	ldr	r3, [pc, #364]	; (8012898 <pvPortMalloc+0x180>)
 801272a:	681b      	ldr	r3, [r3, #0]
 801272c:	2b00      	cmp	r3, #0
 801272e:	d101      	bne.n	8012734 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8012730:	f000 f920 	bl	8012974 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8012734:	4b59      	ldr	r3, [pc, #356]	; (801289c <pvPortMalloc+0x184>)
 8012736:	681a      	ldr	r2, [r3, #0]
 8012738:	687b      	ldr	r3, [r7, #4]
 801273a:	4013      	ands	r3, r2
 801273c:	2b00      	cmp	r3, #0
 801273e:	f040 8093 	bne.w	8012868 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8012742:	687b      	ldr	r3, [r7, #4]
 8012744:	2b00      	cmp	r3, #0
 8012746:	d01d      	beq.n	8012784 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8012748:	2208      	movs	r2, #8
 801274a:	687b      	ldr	r3, [r7, #4]
 801274c:	4413      	add	r3, r2
 801274e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8012750:	687b      	ldr	r3, [r7, #4]
 8012752:	f003 0307 	and.w	r3, r3, #7
 8012756:	2b00      	cmp	r3, #0
 8012758:	d014      	beq.n	8012784 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801275a:	687b      	ldr	r3, [r7, #4]
 801275c:	f023 0307 	bic.w	r3, r3, #7
 8012760:	3308      	adds	r3, #8
 8012762:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8012764:	687b      	ldr	r3, [r7, #4]
 8012766:	f003 0307 	and.w	r3, r3, #7
 801276a:	2b00      	cmp	r3, #0
 801276c:	d00a      	beq.n	8012784 <pvPortMalloc+0x6c>
	__asm volatile
 801276e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012772:	f383 8811 	msr	BASEPRI, r3
 8012776:	f3bf 8f6f 	isb	sy
 801277a:	f3bf 8f4f 	dsb	sy
 801277e:	617b      	str	r3, [r7, #20]
}
 8012780:	bf00      	nop
 8012782:	e7fe      	b.n	8012782 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8012784:	687b      	ldr	r3, [r7, #4]
 8012786:	2b00      	cmp	r3, #0
 8012788:	d06e      	beq.n	8012868 <pvPortMalloc+0x150>
 801278a:	4b45      	ldr	r3, [pc, #276]	; (80128a0 <pvPortMalloc+0x188>)
 801278c:	681b      	ldr	r3, [r3, #0]
 801278e:	687a      	ldr	r2, [r7, #4]
 8012790:	429a      	cmp	r2, r3
 8012792:	d869      	bhi.n	8012868 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8012794:	4b43      	ldr	r3, [pc, #268]	; (80128a4 <pvPortMalloc+0x18c>)
 8012796:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8012798:	4b42      	ldr	r3, [pc, #264]	; (80128a4 <pvPortMalloc+0x18c>)
 801279a:	681b      	ldr	r3, [r3, #0]
 801279c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801279e:	e004      	b.n	80127aa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80127a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80127a2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80127a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80127a6:	681b      	ldr	r3, [r3, #0]
 80127a8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80127aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80127ac:	685b      	ldr	r3, [r3, #4]
 80127ae:	687a      	ldr	r2, [r7, #4]
 80127b0:	429a      	cmp	r2, r3
 80127b2:	d903      	bls.n	80127bc <pvPortMalloc+0xa4>
 80127b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80127b6:	681b      	ldr	r3, [r3, #0]
 80127b8:	2b00      	cmp	r3, #0
 80127ba:	d1f1      	bne.n	80127a0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80127bc:	4b36      	ldr	r3, [pc, #216]	; (8012898 <pvPortMalloc+0x180>)
 80127be:	681b      	ldr	r3, [r3, #0]
 80127c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80127c2:	429a      	cmp	r2, r3
 80127c4:	d050      	beq.n	8012868 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80127c6:	6a3b      	ldr	r3, [r7, #32]
 80127c8:	681b      	ldr	r3, [r3, #0]
 80127ca:	2208      	movs	r2, #8
 80127cc:	4413      	add	r3, r2
 80127ce:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80127d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80127d2:	681a      	ldr	r2, [r3, #0]
 80127d4:	6a3b      	ldr	r3, [r7, #32]
 80127d6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80127d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80127da:	685a      	ldr	r2, [r3, #4]
 80127dc:	687b      	ldr	r3, [r7, #4]
 80127de:	1ad2      	subs	r2, r2, r3
 80127e0:	2308      	movs	r3, #8
 80127e2:	005b      	lsls	r3, r3, #1
 80127e4:	429a      	cmp	r2, r3
 80127e6:	d91f      	bls.n	8012828 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80127e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80127ea:	687b      	ldr	r3, [r7, #4]
 80127ec:	4413      	add	r3, r2
 80127ee:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80127f0:	69bb      	ldr	r3, [r7, #24]
 80127f2:	f003 0307 	and.w	r3, r3, #7
 80127f6:	2b00      	cmp	r3, #0
 80127f8:	d00a      	beq.n	8012810 <pvPortMalloc+0xf8>
	__asm volatile
 80127fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80127fe:	f383 8811 	msr	BASEPRI, r3
 8012802:	f3bf 8f6f 	isb	sy
 8012806:	f3bf 8f4f 	dsb	sy
 801280a:	613b      	str	r3, [r7, #16]
}
 801280c:	bf00      	nop
 801280e:	e7fe      	b.n	801280e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8012810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012812:	685a      	ldr	r2, [r3, #4]
 8012814:	687b      	ldr	r3, [r7, #4]
 8012816:	1ad2      	subs	r2, r2, r3
 8012818:	69bb      	ldr	r3, [r7, #24]
 801281a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 801281c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801281e:	687a      	ldr	r2, [r7, #4]
 8012820:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8012822:	69b8      	ldr	r0, [r7, #24]
 8012824:	f000 f908 	bl	8012a38 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8012828:	4b1d      	ldr	r3, [pc, #116]	; (80128a0 <pvPortMalloc+0x188>)
 801282a:	681a      	ldr	r2, [r3, #0]
 801282c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801282e:	685b      	ldr	r3, [r3, #4]
 8012830:	1ad3      	subs	r3, r2, r3
 8012832:	4a1b      	ldr	r2, [pc, #108]	; (80128a0 <pvPortMalloc+0x188>)
 8012834:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8012836:	4b1a      	ldr	r3, [pc, #104]	; (80128a0 <pvPortMalloc+0x188>)
 8012838:	681a      	ldr	r2, [r3, #0]
 801283a:	4b1b      	ldr	r3, [pc, #108]	; (80128a8 <pvPortMalloc+0x190>)
 801283c:	681b      	ldr	r3, [r3, #0]
 801283e:	429a      	cmp	r2, r3
 8012840:	d203      	bcs.n	801284a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8012842:	4b17      	ldr	r3, [pc, #92]	; (80128a0 <pvPortMalloc+0x188>)
 8012844:	681b      	ldr	r3, [r3, #0]
 8012846:	4a18      	ldr	r2, [pc, #96]	; (80128a8 <pvPortMalloc+0x190>)
 8012848:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 801284a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801284c:	685a      	ldr	r2, [r3, #4]
 801284e:	4b13      	ldr	r3, [pc, #76]	; (801289c <pvPortMalloc+0x184>)
 8012850:	681b      	ldr	r3, [r3, #0]
 8012852:	431a      	orrs	r2, r3
 8012854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012856:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8012858:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801285a:	2200      	movs	r2, #0
 801285c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 801285e:	4b13      	ldr	r3, [pc, #76]	; (80128ac <pvPortMalloc+0x194>)
 8012860:	681b      	ldr	r3, [r3, #0]
 8012862:	3301      	adds	r3, #1
 8012864:	4a11      	ldr	r2, [pc, #68]	; (80128ac <pvPortMalloc+0x194>)
 8012866:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8012868:	f7fe fcf8 	bl	801125c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 801286c:	69fb      	ldr	r3, [r7, #28]
 801286e:	f003 0307 	and.w	r3, r3, #7
 8012872:	2b00      	cmp	r3, #0
 8012874:	d00a      	beq.n	801288c <pvPortMalloc+0x174>
	__asm volatile
 8012876:	f04f 0350 	mov.w	r3, #80	; 0x50
 801287a:	f383 8811 	msr	BASEPRI, r3
 801287e:	f3bf 8f6f 	isb	sy
 8012882:	f3bf 8f4f 	dsb	sy
 8012886:	60fb      	str	r3, [r7, #12]
}
 8012888:	bf00      	nop
 801288a:	e7fe      	b.n	801288a <pvPortMalloc+0x172>
	return pvReturn;
 801288c:	69fb      	ldr	r3, [r7, #28]
}
 801288e:	4618      	mov	r0, r3
 8012890:	3728      	adds	r7, #40	; 0x28
 8012892:	46bd      	mov	sp, r7
 8012894:	bd80      	pop	{r7, pc}
 8012896:	bf00      	nop
 8012898:	20007c2c 	.word	0x20007c2c
 801289c:	20007c40 	.word	0x20007c40
 80128a0:	20007c30 	.word	0x20007c30
 80128a4:	20007c24 	.word	0x20007c24
 80128a8:	20007c34 	.word	0x20007c34
 80128ac:	20007c38 	.word	0x20007c38

080128b0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80128b0:	b580      	push	{r7, lr}
 80128b2:	b086      	sub	sp, #24
 80128b4:	af00      	add	r7, sp, #0
 80128b6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80128b8:	687b      	ldr	r3, [r7, #4]
 80128ba:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80128bc:	687b      	ldr	r3, [r7, #4]
 80128be:	2b00      	cmp	r3, #0
 80128c0:	d04d      	beq.n	801295e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80128c2:	2308      	movs	r3, #8
 80128c4:	425b      	negs	r3, r3
 80128c6:	697a      	ldr	r2, [r7, #20]
 80128c8:	4413      	add	r3, r2
 80128ca:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80128cc:	697b      	ldr	r3, [r7, #20]
 80128ce:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80128d0:	693b      	ldr	r3, [r7, #16]
 80128d2:	685a      	ldr	r2, [r3, #4]
 80128d4:	4b24      	ldr	r3, [pc, #144]	; (8012968 <vPortFree+0xb8>)
 80128d6:	681b      	ldr	r3, [r3, #0]
 80128d8:	4013      	ands	r3, r2
 80128da:	2b00      	cmp	r3, #0
 80128dc:	d10a      	bne.n	80128f4 <vPortFree+0x44>
	__asm volatile
 80128de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80128e2:	f383 8811 	msr	BASEPRI, r3
 80128e6:	f3bf 8f6f 	isb	sy
 80128ea:	f3bf 8f4f 	dsb	sy
 80128ee:	60fb      	str	r3, [r7, #12]
}
 80128f0:	bf00      	nop
 80128f2:	e7fe      	b.n	80128f2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80128f4:	693b      	ldr	r3, [r7, #16]
 80128f6:	681b      	ldr	r3, [r3, #0]
 80128f8:	2b00      	cmp	r3, #0
 80128fa:	d00a      	beq.n	8012912 <vPortFree+0x62>
	__asm volatile
 80128fc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012900:	f383 8811 	msr	BASEPRI, r3
 8012904:	f3bf 8f6f 	isb	sy
 8012908:	f3bf 8f4f 	dsb	sy
 801290c:	60bb      	str	r3, [r7, #8]
}
 801290e:	bf00      	nop
 8012910:	e7fe      	b.n	8012910 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8012912:	693b      	ldr	r3, [r7, #16]
 8012914:	685a      	ldr	r2, [r3, #4]
 8012916:	4b14      	ldr	r3, [pc, #80]	; (8012968 <vPortFree+0xb8>)
 8012918:	681b      	ldr	r3, [r3, #0]
 801291a:	4013      	ands	r3, r2
 801291c:	2b00      	cmp	r3, #0
 801291e:	d01e      	beq.n	801295e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8012920:	693b      	ldr	r3, [r7, #16]
 8012922:	681b      	ldr	r3, [r3, #0]
 8012924:	2b00      	cmp	r3, #0
 8012926:	d11a      	bne.n	801295e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8012928:	693b      	ldr	r3, [r7, #16]
 801292a:	685a      	ldr	r2, [r3, #4]
 801292c:	4b0e      	ldr	r3, [pc, #56]	; (8012968 <vPortFree+0xb8>)
 801292e:	681b      	ldr	r3, [r3, #0]
 8012930:	43db      	mvns	r3, r3
 8012932:	401a      	ands	r2, r3
 8012934:	693b      	ldr	r3, [r7, #16]
 8012936:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8012938:	f7fe fc82 	bl	8011240 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 801293c:	693b      	ldr	r3, [r7, #16]
 801293e:	685a      	ldr	r2, [r3, #4]
 8012940:	4b0a      	ldr	r3, [pc, #40]	; (801296c <vPortFree+0xbc>)
 8012942:	681b      	ldr	r3, [r3, #0]
 8012944:	4413      	add	r3, r2
 8012946:	4a09      	ldr	r2, [pc, #36]	; (801296c <vPortFree+0xbc>)
 8012948:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 801294a:	6938      	ldr	r0, [r7, #16]
 801294c:	f000 f874 	bl	8012a38 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8012950:	4b07      	ldr	r3, [pc, #28]	; (8012970 <vPortFree+0xc0>)
 8012952:	681b      	ldr	r3, [r3, #0]
 8012954:	3301      	adds	r3, #1
 8012956:	4a06      	ldr	r2, [pc, #24]	; (8012970 <vPortFree+0xc0>)
 8012958:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 801295a:	f7fe fc7f 	bl	801125c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801295e:	bf00      	nop
 8012960:	3718      	adds	r7, #24
 8012962:	46bd      	mov	sp, r7
 8012964:	bd80      	pop	{r7, pc}
 8012966:	bf00      	nop
 8012968:	20007c40 	.word	0x20007c40
 801296c:	20007c30 	.word	0x20007c30
 8012970:	20007c3c 	.word	0x20007c3c

08012974 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8012974:	b480      	push	{r7}
 8012976:	b085      	sub	sp, #20
 8012978:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 801297a:	f642 63e0 	movw	r3, #12000	; 0x2ee0
 801297e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8012980:	4b27      	ldr	r3, [pc, #156]	; (8012a20 <prvHeapInit+0xac>)
 8012982:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8012984:	68fb      	ldr	r3, [r7, #12]
 8012986:	f003 0307 	and.w	r3, r3, #7
 801298a:	2b00      	cmp	r3, #0
 801298c:	d00c      	beq.n	80129a8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801298e:	68fb      	ldr	r3, [r7, #12]
 8012990:	3307      	adds	r3, #7
 8012992:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8012994:	68fb      	ldr	r3, [r7, #12]
 8012996:	f023 0307 	bic.w	r3, r3, #7
 801299a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 801299c:	68ba      	ldr	r2, [r7, #8]
 801299e:	68fb      	ldr	r3, [r7, #12]
 80129a0:	1ad3      	subs	r3, r2, r3
 80129a2:	4a1f      	ldr	r2, [pc, #124]	; (8012a20 <prvHeapInit+0xac>)
 80129a4:	4413      	add	r3, r2
 80129a6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80129a8:	68fb      	ldr	r3, [r7, #12]
 80129aa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80129ac:	4a1d      	ldr	r2, [pc, #116]	; (8012a24 <prvHeapInit+0xb0>)
 80129ae:	687b      	ldr	r3, [r7, #4]
 80129b0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80129b2:	4b1c      	ldr	r3, [pc, #112]	; (8012a24 <prvHeapInit+0xb0>)
 80129b4:	2200      	movs	r2, #0
 80129b6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80129b8:	687b      	ldr	r3, [r7, #4]
 80129ba:	68ba      	ldr	r2, [r7, #8]
 80129bc:	4413      	add	r3, r2
 80129be:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80129c0:	2208      	movs	r2, #8
 80129c2:	68fb      	ldr	r3, [r7, #12]
 80129c4:	1a9b      	subs	r3, r3, r2
 80129c6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80129c8:	68fb      	ldr	r3, [r7, #12]
 80129ca:	f023 0307 	bic.w	r3, r3, #7
 80129ce:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80129d0:	68fb      	ldr	r3, [r7, #12]
 80129d2:	4a15      	ldr	r2, [pc, #84]	; (8012a28 <prvHeapInit+0xb4>)
 80129d4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80129d6:	4b14      	ldr	r3, [pc, #80]	; (8012a28 <prvHeapInit+0xb4>)
 80129d8:	681b      	ldr	r3, [r3, #0]
 80129da:	2200      	movs	r2, #0
 80129dc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80129de:	4b12      	ldr	r3, [pc, #72]	; (8012a28 <prvHeapInit+0xb4>)
 80129e0:	681b      	ldr	r3, [r3, #0]
 80129e2:	2200      	movs	r2, #0
 80129e4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80129e6:	687b      	ldr	r3, [r7, #4]
 80129e8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80129ea:	683b      	ldr	r3, [r7, #0]
 80129ec:	68fa      	ldr	r2, [r7, #12]
 80129ee:	1ad2      	subs	r2, r2, r3
 80129f0:	683b      	ldr	r3, [r7, #0]
 80129f2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80129f4:	4b0c      	ldr	r3, [pc, #48]	; (8012a28 <prvHeapInit+0xb4>)
 80129f6:	681a      	ldr	r2, [r3, #0]
 80129f8:	683b      	ldr	r3, [r7, #0]
 80129fa:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80129fc:	683b      	ldr	r3, [r7, #0]
 80129fe:	685b      	ldr	r3, [r3, #4]
 8012a00:	4a0a      	ldr	r2, [pc, #40]	; (8012a2c <prvHeapInit+0xb8>)
 8012a02:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012a04:	683b      	ldr	r3, [r7, #0]
 8012a06:	685b      	ldr	r3, [r3, #4]
 8012a08:	4a09      	ldr	r2, [pc, #36]	; (8012a30 <prvHeapInit+0xbc>)
 8012a0a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8012a0c:	4b09      	ldr	r3, [pc, #36]	; (8012a34 <prvHeapInit+0xc0>)
 8012a0e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8012a12:	601a      	str	r2, [r3, #0]
}
 8012a14:	bf00      	nop
 8012a16:	3714      	adds	r7, #20
 8012a18:	46bd      	mov	sp, r7
 8012a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012a1e:	4770      	bx	lr
 8012a20:	20004d44 	.word	0x20004d44
 8012a24:	20007c24 	.word	0x20007c24
 8012a28:	20007c2c 	.word	0x20007c2c
 8012a2c:	20007c34 	.word	0x20007c34
 8012a30:	20007c30 	.word	0x20007c30
 8012a34:	20007c40 	.word	0x20007c40

08012a38 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8012a38:	b480      	push	{r7}
 8012a3a:	b085      	sub	sp, #20
 8012a3c:	af00      	add	r7, sp, #0
 8012a3e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8012a40:	4b28      	ldr	r3, [pc, #160]	; (8012ae4 <prvInsertBlockIntoFreeList+0xac>)
 8012a42:	60fb      	str	r3, [r7, #12]
 8012a44:	e002      	b.n	8012a4c <prvInsertBlockIntoFreeList+0x14>
 8012a46:	68fb      	ldr	r3, [r7, #12]
 8012a48:	681b      	ldr	r3, [r3, #0]
 8012a4a:	60fb      	str	r3, [r7, #12]
 8012a4c:	68fb      	ldr	r3, [r7, #12]
 8012a4e:	681b      	ldr	r3, [r3, #0]
 8012a50:	687a      	ldr	r2, [r7, #4]
 8012a52:	429a      	cmp	r2, r3
 8012a54:	d8f7      	bhi.n	8012a46 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8012a56:	68fb      	ldr	r3, [r7, #12]
 8012a58:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8012a5a:	68fb      	ldr	r3, [r7, #12]
 8012a5c:	685b      	ldr	r3, [r3, #4]
 8012a5e:	68ba      	ldr	r2, [r7, #8]
 8012a60:	4413      	add	r3, r2
 8012a62:	687a      	ldr	r2, [r7, #4]
 8012a64:	429a      	cmp	r2, r3
 8012a66:	d108      	bne.n	8012a7a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8012a68:	68fb      	ldr	r3, [r7, #12]
 8012a6a:	685a      	ldr	r2, [r3, #4]
 8012a6c:	687b      	ldr	r3, [r7, #4]
 8012a6e:	685b      	ldr	r3, [r3, #4]
 8012a70:	441a      	add	r2, r3
 8012a72:	68fb      	ldr	r3, [r7, #12]
 8012a74:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8012a76:	68fb      	ldr	r3, [r7, #12]
 8012a78:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8012a7a:	687b      	ldr	r3, [r7, #4]
 8012a7c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8012a7e:	687b      	ldr	r3, [r7, #4]
 8012a80:	685b      	ldr	r3, [r3, #4]
 8012a82:	68ba      	ldr	r2, [r7, #8]
 8012a84:	441a      	add	r2, r3
 8012a86:	68fb      	ldr	r3, [r7, #12]
 8012a88:	681b      	ldr	r3, [r3, #0]
 8012a8a:	429a      	cmp	r2, r3
 8012a8c:	d118      	bne.n	8012ac0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8012a8e:	68fb      	ldr	r3, [r7, #12]
 8012a90:	681a      	ldr	r2, [r3, #0]
 8012a92:	4b15      	ldr	r3, [pc, #84]	; (8012ae8 <prvInsertBlockIntoFreeList+0xb0>)
 8012a94:	681b      	ldr	r3, [r3, #0]
 8012a96:	429a      	cmp	r2, r3
 8012a98:	d00d      	beq.n	8012ab6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8012a9a:	687b      	ldr	r3, [r7, #4]
 8012a9c:	685a      	ldr	r2, [r3, #4]
 8012a9e:	68fb      	ldr	r3, [r7, #12]
 8012aa0:	681b      	ldr	r3, [r3, #0]
 8012aa2:	685b      	ldr	r3, [r3, #4]
 8012aa4:	441a      	add	r2, r3
 8012aa6:	687b      	ldr	r3, [r7, #4]
 8012aa8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8012aaa:	68fb      	ldr	r3, [r7, #12]
 8012aac:	681b      	ldr	r3, [r3, #0]
 8012aae:	681a      	ldr	r2, [r3, #0]
 8012ab0:	687b      	ldr	r3, [r7, #4]
 8012ab2:	601a      	str	r2, [r3, #0]
 8012ab4:	e008      	b.n	8012ac8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8012ab6:	4b0c      	ldr	r3, [pc, #48]	; (8012ae8 <prvInsertBlockIntoFreeList+0xb0>)
 8012ab8:	681a      	ldr	r2, [r3, #0]
 8012aba:	687b      	ldr	r3, [r7, #4]
 8012abc:	601a      	str	r2, [r3, #0]
 8012abe:	e003      	b.n	8012ac8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8012ac0:	68fb      	ldr	r3, [r7, #12]
 8012ac2:	681a      	ldr	r2, [r3, #0]
 8012ac4:	687b      	ldr	r3, [r7, #4]
 8012ac6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8012ac8:	68fa      	ldr	r2, [r7, #12]
 8012aca:	687b      	ldr	r3, [r7, #4]
 8012acc:	429a      	cmp	r2, r3
 8012ace:	d002      	beq.n	8012ad6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8012ad0:	68fb      	ldr	r3, [r7, #12]
 8012ad2:	687a      	ldr	r2, [r7, #4]
 8012ad4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012ad6:	bf00      	nop
 8012ad8:	3714      	adds	r7, #20
 8012ada:	46bd      	mov	sp, r7
 8012adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ae0:	4770      	bx	lr
 8012ae2:	bf00      	nop
 8012ae4:	20007c24 	.word	0x20007c24
 8012ae8:	20007c2c 	.word	0x20007c2c

08012aec <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8012aec:	b580      	push	{r7, lr}
 8012aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8012af0:	2200      	movs	r2, #0
 8012af2:	4912      	ldr	r1, [pc, #72]	; (8012b3c <MX_USB_DEVICE_Init+0x50>)
 8012af4:	4812      	ldr	r0, [pc, #72]	; (8012b40 <MX_USB_DEVICE_Init+0x54>)
 8012af6:	f7fc f8a3 	bl	800ec40 <USBD_Init>
 8012afa:	4603      	mov	r3, r0
 8012afc:	2b00      	cmp	r3, #0
 8012afe:	d001      	beq.n	8012b04 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8012b00:	f7f1 f916 	bl	8003d30 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8012b04:	490f      	ldr	r1, [pc, #60]	; (8012b44 <MX_USB_DEVICE_Init+0x58>)
 8012b06:	480e      	ldr	r0, [pc, #56]	; (8012b40 <MX_USB_DEVICE_Init+0x54>)
 8012b08:	f7fc f8ca 	bl	800eca0 <USBD_RegisterClass>
 8012b0c:	4603      	mov	r3, r0
 8012b0e:	2b00      	cmp	r3, #0
 8012b10:	d001      	beq.n	8012b16 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8012b12:	f7f1 f90d 	bl	8003d30 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8012b16:	490c      	ldr	r1, [pc, #48]	; (8012b48 <MX_USB_DEVICE_Init+0x5c>)
 8012b18:	4809      	ldr	r0, [pc, #36]	; (8012b40 <MX_USB_DEVICE_Init+0x54>)
 8012b1a:	f7fb ffeb 	bl	800eaf4 <USBD_CDC_RegisterInterface>
 8012b1e:	4603      	mov	r3, r0
 8012b20:	2b00      	cmp	r3, #0
 8012b22:	d001      	beq.n	8012b28 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8012b24:	f7f1 f904 	bl	8003d30 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8012b28:	4805      	ldr	r0, [pc, #20]	; (8012b40 <MX_USB_DEVICE_Init+0x54>)
 8012b2a:	f7fc f8e0 	bl	800ecee <USBD_Start>
 8012b2e:	4603      	mov	r3, r0
 8012b30:	2b00      	cmp	r3, #0
 8012b32:	d001      	beq.n	8012b38 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8012b34:	f7f1 f8fc 	bl	8003d30 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8012b38:	bf00      	nop
 8012b3a:	bd80      	pop	{r7, pc}
 8012b3c:	20000358 	.word	0x20000358
 8012b40:	20007c44 	.word	0x20007c44
 8012b44:	2000023c 	.word	0x2000023c
 8012b48:	20000344 	.word	0x20000344

08012b4c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8012b4c:	b580      	push	{r7, lr}
 8012b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8012b50:	2200      	movs	r2, #0
 8012b52:	4905      	ldr	r1, [pc, #20]	; (8012b68 <CDC_Init_FS+0x1c>)
 8012b54:	4805      	ldr	r0, [pc, #20]	; (8012b6c <CDC_Init_FS+0x20>)
 8012b56:	f7fb ffe2 	bl	800eb1e <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8012b5a:	4905      	ldr	r1, [pc, #20]	; (8012b70 <CDC_Init_FS+0x24>)
 8012b5c:	4803      	ldr	r0, [pc, #12]	; (8012b6c <CDC_Init_FS+0x20>)
 8012b5e:	f7fb fffc 	bl	800eb5a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8012b62:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8012b64:	4618      	mov	r0, r3
 8012b66:	bd80      	pop	{r7, pc}
 8012b68:	20008714 	.word	0x20008714
 8012b6c:	20007c44 	.word	0x20007c44
 8012b70:	20007f14 	.word	0x20007f14

08012b74 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8012b74:	b480      	push	{r7}
 8012b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8012b78:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8012b7a:	4618      	mov	r0, r3
 8012b7c:	46bd      	mov	sp, r7
 8012b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012b82:	4770      	bx	lr

08012b84 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8012b84:	b480      	push	{r7}
 8012b86:	b083      	sub	sp, #12
 8012b88:	af00      	add	r7, sp, #0
 8012b8a:	4603      	mov	r3, r0
 8012b8c:	6039      	str	r1, [r7, #0]
 8012b8e:	71fb      	strb	r3, [r7, #7]
 8012b90:	4613      	mov	r3, r2
 8012b92:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8012b94:	79fb      	ldrb	r3, [r7, #7]
 8012b96:	2b23      	cmp	r3, #35	; 0x23
 8012b98:	d84a      	bhi.n	8012c30 <CDC_Control_FS+0xac>
 8012b9a:	a201      	add	r2, pc, #4	; (adr r2, 8012ba0 <CDC_Control_FS+0x1c>)
 8012b9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012ba0:	08012c31 	.word	0x08012c31
 8012ba4:	08012c31 	.word	0x08012c31
 8012ba8:	08012c31 	.word	0x08012c31
 8012bac:	08012c31 	.word	0x08012c31
 8012bb0:	08012c31 	.word	0x08012c31
 8012bb4:	08012c31 	.word	0x08012c31
 8012bb8:	08012c31 	.word	0x08012c31
 8012bbc:	08012c31 	.word	0x08012c31
 8012bc0:	08012c31 	.word	0x08012c31
 8012bc4:	08012c31 	.word	0x08012c31
 8012bc8:	08012c31 	.word	0x08012c31
 8012bcc:	08012c31 	.word	0x08012c31
 8012bd0:	08012c31 	.word	0x08012c31
 8012bd4:	08012c31 	.word	0x08012c31
 8012bd8:	08012c31 	.word	0x08012c31
 8012bdc:	08012c31 	.word	0x08012c31
 8012be0:	08012c31 	.word	0x08012c31
 8012be4:	08012c31 	.word	0x08012c31
 8012be8:	08012c31 	.word	0x08012c31
 8012bec:	08012c31 	.word	0x08012c31
 8012bf0:	08012c31 	.word	0x08012c31
 8012bf4:	08012c31 	.word	0x08012c31
 8012bf8:	08012c31 	.word	0x08012c31
 8012bfc:	08012c31 	.word	0x08012c31
 8012c00:	08012c31 	.word	0x08012c31
 8012c04:	08012c31 	.word	0x08012c31
 8012c08:	08012c31 	.word	0x08012c31
 8012c0c:	08012c31 	.word	0x08012c31
 8012c10:	08012c31 	.word	0x08012c31
 8012c14:	08012c31 	.word	0x08012c31
 8012c18:	08012c31 	.word	0x08012c31
 8012c1c:	08012c31 	.word	0x08012c31
 8012c20:	08012c31 	.word	0x08012c31
 8012c24:	08012c31 	.word	0x08012c31
 8012c28:	08012c31 	.word	0x08012c31
 8012c2c:	08012c31 	.word	0x08012c31
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8012c30:	bf00      	nop
  }

  return (USBD_OK);
 8012c32:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8012c34:	4618      	mov	r0, r3
 8012c36:	370c      	adds	r7, #12
 8012c38:	46bd      	mov	sp, r7
 8012c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c3e:	4770      	bx	lr

08012c40 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8012c40:	b580      	push	{r7, lr}
 8012c42:	b082      	sub	sp, #8
 8012c44:	af00      	add	r7, sp, #0
 8012c46:	6078      	str	r0, [r7, #4]
 8012c48:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  WriteUSBDataToRingBuffer(Buf, *Len);
 8012c4a:	683b      	ldr	r3, [r7, #0]
 8012c4c:	681b      	ldr	r3, [r3, #0]
 8012c4e:	4619      	mov	r1, r3
 8012c50:	6878      	ldr	r0, [r7, #4]
 8012c52:	f000 f847 	bl	8012ce4 <WriteUSBDataToRingBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8012c56:	6879      	ldr	r1, [r7, #4]
 8012c58:	4805      	ldr	r0, [pc, #20]	; (8012c70 <CDC_Receive_FS+0x30>)
 8012c5a:	f7fb ff7e 	bl	800eb5a <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8012c5e:	4804      	ldr	r0, [pc, #16]	; (8012c70 <CDC_Receive_FS+0x30>)
 8012c60:	f7fb ffc4 	bl	800ebec <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8012c64:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8012c66:	4618      	mov	r0, r3
 8012c68:	3708      	adds	r7, #8
 8012c6a:	46bd      	mov	sp, r7
 8012c6c:	bd80      	pop	{r7, pc}
 8012c6e:	bf00      	nop
 8012c70:	20007c44 	.word	0x20007c44

08012c74 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8012c74:	b580      	push	{r7, lr}
 8012c76:	b084      	sub	sp, #16
 8012c78:	af00      	add	r7, sp, #0
 8012c7a:	6078      	str	r0, [r7, #4]
 8012c7c:	460b      	mov	r3, r1
 8012c7e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8012c80:	2300      	movs	r3, #0
 8012c82:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8012c84:	4b0d      	ldr	r3, [pc, #52]	; (8012cbc <CDC_Transmit_FS+0x48>)
 8012c86:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8012c8a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8012c8c:	68bb      	ldr	r3, [r7, #8]
 8012c8e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8012c92:	2b00      	cmp	r3, #0
 8012c94:	d001      	beq.n	8012c9a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8012c96:	2301      	movs	r3, #1
 8012c98:	e00b      	b.n	8012cb2 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8012c9a:	887b      	ldrh	r3, [r7, #2]
 8012c9c:	461a      	mov	r2, r3
 8012c9e:	6879      	ldr	r1, [r7, #4]
 8012ca0:	4806      	ldr	r0, [pc, #24]	; (8012cbc <CDC_Transmit_FS+0x48>)
 8012ca2:	f7fb ff3c 	bl	800eb1e <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8012ca6:	4805      	ldr	r0, [pc, #20]	; (8012cbc <CDC_Transmit_FS+0x48>)
 8012ca8:	f7fb ff70 	bl	800eb8c <USBD_CDC_TransmitPacket>
 8012cac:	4603      	mov	r3, r0
 8012cae:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8012cb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8012cb2:	4618      	mov	r0, r3
 8012cb4:	3710      	adds	r7, #16
 8012cb6:	46bd      	mov	sp, r7
 8012cb8:	bd80      	pop	{r7, pc}
 8012cba:	bf00      	nop
 8012cbc:	20007c44 	.word	0x20007c44

08012cc0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8012cc0:	b480      	push	{r7}
 8012cc2:	b087      	sub	sp, #28
 8012cc4:	af00      	add	r7, sp, #0
 8012cc6:	60f8      	str	r0, [r7, #12]
 8012cc8:	60b9      	str	r1, [r7, #8]
 8012cca:	4613      	mov	r3, r2
 8012ccc:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8012cce:	2300      	movs	r3, #0
 8012cd0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8012cd2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012cd6:	4618      	mov	r0, r3
 8012cd8:	371c      	adds	r7, #28
 8012cda:	46bd      	mov	sp, r7
 8012cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ce0:	4770      	bx	lr
	...

08012ce4 <WriteUSBDataToRingBuffer>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */
void WriteUSBDataToRingBuffer(uint8_t *Buf, uint32_t Len) {
 8012ce4:	b580      	push	{r7, lr}
 8012ce6:	b084      	sub	sp, #16
 8012ce8:	af00      	add	r7, sp, #0
 8012cea:	6078      	str	r0, [r7, #4]
 8012cec:	6039      	str	r1, [r7, #0]
    for(uint32_t i = 0; i < Len; i++) {
 8012cee:	2300      	movs	r3, #0
 8012cf0:	60fb      	str	r3, [r7, #12]
 8012cf2:	e00a      	b.n	8012d0a <WriteUSBDataToRingBuffer+0x26>
        RB_Write(&USB_Receive_Buffer, Buf[i]);
 8012cf4:	687a      	ldr	r2, [r7, #4]
 8012cf6:	68fb      	ldr	r3, [r7, #12]
 8012cf8:	4413      	add	r3, r2
 8012cfa:	781b      	ldrb	r3, [r3, #0]
 8012cfc:	4619      	mov	r1, r3
 8012cfe:	4807      	ldr	r0, [pc, #28]	; (8012d1c <WriteUSBDataToRingBuffer+0x38>)
 8012d00:	f7f1 f880 	bl	8003e04 <RB_Write>
    for(uint32_t i = 0; i < Len; i++) {
 8012d04:	68fb      	ldr	r3, [r7, #12]
 8012d06:	3301      	adds	r3, #1
 8012d08:	60fb      	str	r3, [r7, #12]
 8012d0a:	68fa      	ldr	r2, [r7, #12]
 8012d0c:	683b      	ldr	r3, [r7, #0]
 8012d0e:	429a      	cmp	r2, r3
 8012d10:	d3f0      	bcc.n	8012cf4 <WriteUSBDataToRingBuffer+0x10>
    }
}
 8012d12:	bf00      	nop
 8012d14:	bf00      	nop
 8012d16:	3710      	adds	r7, #16
 8012d18:	46bd      	mov	sp, r7
 8012d1a:	bd80      	pop	{r7, pc}
 8012d1c:	200005a4 	.word	0x200005a4

08012d20 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012d20:	b480      	push	{r7}
 8012d22:	b083      	sub	sp, #12
 8012d24:	af00      	add	r7, sp, #0
 8012d26:	4603      	mov	r3, r0
 8012d28:	6039      	str	r1, [r7, #0]
 8012d2a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8012d2c:	683b      	ldr	r3, [r7, #0]
 8012d2e:	2212      	movs	r2, #18
 8012d30:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8012d32:	4b03      	ldr	r3, [pc, #12]	; (8012d40 <USBD_FS_DeviceDescriptor+0x20>)
}
 8012d34:	4618      	mov	r0, r3
 8012d36:	370c      	adds	r7, #12
 8012d38:	46bd      	mov	sp, r7
 8012d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d3e:	4770      	bx	lr
 8012d40:	20000378 	.word	0x20000378

08012d44 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012d44:	b480      	push	{r7}
 8012d46:	b083      	sub	sp, #12
 8012d48:	af00      	add	r7, sp, #0
 8012d4a:	4603      	mov	r3, r0
 8012d4c:	6039      	str	r1, [r7, #0]
 8012d4e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8012d50:	683b      	ldr	r3, [r7, #0]
 8012d52:	2204      	movs	r2, #4
 8012d54:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8012d56:	4b03      	ldr	r3, [pc, #12]	; (8012d64 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8012d58:	4618      	mov	r0, r3
 8012d5a:	370c      	adds	r7, #12
 8012d5c:	46bd      	mov	sp, r7
 8012d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d62:	4770      	bx	lr
 8012d64:	20000398 	.word	0x20000398

08012d68 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012d68:	b580      	push	{r7, lr}
 8012d6a:	b082      	sub	sp, #8
 8012d6c:	af00      	add	r7, sp, #0
 8012d6e:	4603      	mov	r3, r0
 8012d70:	6039      	str	r1, [r7, #0]
 8012d72:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8012d74:	79fb      	ldrb	r3, [r7, #7]
 8012d76:	2b00      	cmp	r3, #0
 8012d78:	d105      	bne.n	8012d86 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8012d7a:	683a      	ldr	r2, [r7, #0]
 8012d7c:	4907      	ldr	r1, [pc, #28]	; (8012d9c <USBD_FS_ProductStrDescriptor+0x34>)
 8012d7e:	4808      	ldr	r0, [pc, #32]	; (8012da0 <USBD_FS_ProductStrDescriptor+0x38>)
 8012d80:	f7fd f811 	bl	800fda6 <USBD_GetString>
 8012d84:	e004      	b.n	8012d90 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8012d86:	683a      	ldr	r2, [r7, #0]
 8012d88:	4904      	ldr	r1, [pc, #16]	; (8012d9c <USBD_FS_ProductStrDescriptor+0x34>)
 8012d8a:	4805      	ldr	r0, [pc, #20]	; (8012da0 <USBD_FS_ProductStrDescriptor+0x38>)
 8012d8c:	f7fd f80b 	bl	800fda6 <USBD_GetString>
  }
  return USBD_StrDesc;
 8012d90:	4b02      	ldr	r3, [pc, #8]	; (8012d9c <USBD_FS_ProductStrDescriptor+0x34>)
}
 8012d92:	4618      	mov	r0, r3
 8012d94:	3708      	adds	r7, #8
 8012d96:	46bd      	mov	sp, r7
 8012d98:	bd80      	pop	{r7, pc}
 8012d9a:	bf00      	nop
 8012d9c:	20008f14 	.word	0x20008f14
 8012da0:	08016a28 	.word	0x08016a28

08012da4 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012da4:	b580      	push	{r7, lr}
 8012da6:	b082      	sub	sp, #8
 8012da8:	af00      	add	r7, sp, #0
 8012daa:	4603      	mov	r3, r0
 8012dac:	6039      	str	r1, [r7, #0]
 8012dae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8012db0:	683a      	ldr	r2, [r7, #0]
 8012db2:	4904      	ldr	r1, [pc, #16]	; (8012dc4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8012db4:	4804      	ldr	r0, [pc, #16]	; (8012dc8 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8012db6:	f7fc fff6 	bl	800fda6 <USBD_GetString>
  return USBD_StrDesc;
 8012dba:	4b02      	ldr	r3, [pc, #8]	; (8012dc4 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8012dbc:	4618      	mov	r0, r3
 8012dbe:	3708      	adds	r7, #8
 8012dc0:	46bd      	mov	sp, r7
 8012dc2:	bd80      	pop	{r7, pc}
 8012dc4:	20008f14 	.word	0x20008f14
 8012dc8:	08016a40 	.word	0x08016a40

08012dcc <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012dcc:	b580      	push	{r7, lr}
 8012dce:	b082      	sub	sp, #8
 8012dd0:	af00      	add	r7, sp, #0
 8012dd2:	4603      	mov	r3, r0
 8012dd4:	6039      	str	r1, [r7, #0]
 8012dd6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8012dd8:	683b      	ldr	r3, [r7, #0]
 8012dda:	221a      	movs	r2, #26
 8012ddc:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8012dde:	f000 f855 	bl	8012e8c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8012de2:	4b02      	ldr	r3, [pc, #8]	; (8012dec <USBD_FS_SerialStrDescriptor+0x20>)
}
 8012de4:	4618      	mov	r0, r3
 8012de6:	3708      	adds	r7, #8
 8012de8:	46bd      	mov	sp, r7
 8012dea:	bd80      	pop	{r7, pc}
 8012dec:	2000039c 	.word	0x2000039c

08012df0 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012df0:	b580      	push	{r7, lr}
 8012df2:	b082      	sub	sp, #8
 8012df4:	af00      	add	r7, sp, #0
 8012df6:	4603      	mov	r3, r0
 8012df8:	6039      	str	r1, [r7, #0]
 8012dfa:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8012dfc:	79fb      	ldrb	r3, [r7, #7]
 8012dfe:	2b00      	cmp	r3, #0
 8012e00:	d105      	bne.n	8012e0e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8012e02:	683a      	ldr	r2, [r7, #0]
 8012e04:	4907      	ldr	r1, [pc, #28]	; (8012e24 <USBD_FS_ConfigStrDescriptor+0x34>)
 8012e06:	4808      	ldr	r0, [pc, #32]	; (8012e28 <USBD_FS_ConfigStrDescriptor+0x38>)
 8012e08:	f7fc ffcd 	bl	800fda6 <USBD_GetString>
 8012e0c:	e004      	b.n	8012e18 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8012e0e:	683a      	ldr	r2, [r7, #0]
 8012e10:	4904      	ldr	r1, [pc, #16]	; (8012e24 <USBD_FS_ConfigStrDescriptor+0x34>)
 8012e12:	4805      	ldr	r0, [pc, #20]	; (8012e28 <USBD_FS_ConfigStrDescriptor+0x38>)
 8012e14:	f7fc ffc7 	bl	800fda6 <USBD_GetString>
  }
  return USBD_StrDesc;
 8012e18:	4b02      	ldr	r3, [pc, #8]	; (8012e24 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8012e1a:	4618      	mov	r0, r3
 8012e1c:	3708      	adds	r7, #8
 8012e1e:	46bd      	mov	sp, r7
 8012e20:	bd80      	pop	{r7, pc}
 8012e22:	bf00      	nop
 8012e24:	20008f14 	.word	0x20008f14
 8012e28:	08016a54 	.word	0x08016a54

08012e2c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012e2c:	b580      	push	{r7, lr}
 8012e2e:	b082      	sub	sp, #8
 8012e30:	af00      	add	r7, sp, #0
 8012e32:	4603      	mov	r3, r0
 8012e34:	6039      	str	r1, [r7, #0]
 8012e36:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8012e38:	79fb      	ldrb	r3, [r7, #7]
 8012e3a:	2b00      	cmp	r3, #0
 8012e3c:	d105      	bne.n	8012e4a <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8012e3e:	683a      	ldr	r2, [r7, #0]
 8012e40:	4907      	ldr	r1, [pc, #28]	; (8012e60 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8012e42:	4808      	ldr	r0, [pc, #32]	; (8012e64 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8012e44:	f7fc ffaf 	bl	800fda6 <USBD_GetString>
 8012e48:	e004      	b.n	8012e54 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8012e4a:	683a      	ldr	r2, [r7, #0]
 8012e4c:	4904      	ldr	r1, [pc, #16]	; (8012e60 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8012e4e:	4805      	ldr	r0, [pc, #20]	; (8012e64 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8012e50:	f7fc ffa9 	bl	800fda6 <USBD_GetString>
  }
  return USBD_StrDesc;
 8012e54:	4b02      	ldr	r3, [pc, #8]	; (8012e60 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8012e56:	4618      	mov	r0, r3
 8012e58:	3708      	adds	r7, #8
 8012e5a:	46bd      	mov	sp, r7
 8012e5c:	bd80      	pop	{r7, pc}
 8012e5e:	bf00      	nop
 8012e60:	20008f14 	.word	0x20008f14
 8012e64:	08016a60 	.word	0x08016a60

08012e68 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8012e68:	b480      	push	{r7}
 8012e6a:	b083      	sub	sp, #12
 8012e6c:	af00      	add	r7, sp, #0
 8012e6e:	4603      	mov	r3, r0
 8012e70:	6039      	str	r1, [r7, #0]
 8012e72:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8012e74:	683b      	ldr	r3, [r7, #0]
 8012e76:	220c      	movs	r2, #12
 8012e78:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 8012e7a:	4b03      	ldr	r3, [pc, #12]	; (8012e88 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 8012e7c:	4618      	mov	r0, r3
 8012e7e:	370c      	adds	r7, #12
 8012e80:	46bd      	mov	sp, r7
 8012e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012e86:	4770      	bx	lr
 8012e88:	2000038c 	.word	0x2000038c

08012e8c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8012e8c:	b580      	push	{r7, lr}
 8012e8e:	b084      	sub	sp, #16
 8012e90:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8012e92:	4b0f      	ldr	r3, [pc, #60]	; (8012ed0 <Get_SerialNum+0x44>)
 8012e94:	681b      	ldr	r3, [r3, #0]
 8012e96:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8012e98:	4b0e      	ldr	r3, [pc, #56]	; (8012ed4 <Get_SerialNum+0x48>)
 8012e9a:	681b      	ldr	r3, [r3, #0]
 8012e9c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8012e9e:	4b0e      	ldr	r3, [pc, #56]	; (8012ed8 <Get_SerialNum+0x4c>)
 8012ea0:	681b      	ldr	r3, [r3, #0]
 8012ea2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8012ea4:	68fa      	ldr	r2, [r7, #12]
 8012ea6:	687b      	ldr	r3, [r7, #4]
 8012ea8:	4413      	add	r3, r2
 8012eaa:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8012eac:	68fb      	ldr	r3, [r7, #12]
 8012eae:	2b00      	cmp	r3, #0
 8012eb0:	d009      	beq.n	8012ec6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8012eb2:	2208      	movs	r2, #8
 8012eb4:	4909      	ldr	r1, [pc, #36]	; (8012edc <Get_SerialNum+0x50>)
 8012eb6:	68f8      	ldr	r0, [r7, #12]
 8012eb8:	f000 f814 	bl	8012ee4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8012ebc:	2204      	movs	r2, #4
 8012ebe:	4908      	ldr	r1, [pc, #32]	; (8012ee0 <Get_SerialNum+0x54>)
 8012ec0:	68b8      	ldr	r0, [r7, #8]
 8012ec2:	f000 f80f 	bl	8012ee4 <IntToUnicode>
  }
}
 8012ec6:	bf00      	nop
 8012ec8:	3710      	adds	r7, #16
 8012eca:	46bd      	mov	sp, r7
 8012ecc:	bd80      	pop	{r7, pc}
 8012ece:	bf00      	nop
 8012ed0:	1fff7590 	.word	0x1fff7590
 8012ed4:	1fff7594 	.word	0x1fff7594
 8012ed8:	1fff7598 	.word	0x1fff7598
 8012edc:	2000039e 	.word	0x2000039e
 8012ee0:	200003ae 	.word	0x200003ae

08012ee4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8012ee4:	b480      	push	{r7}
 8012ee6:	b087      	sub	sp, #28
 8012ee8:	af00      	add	r7, sp, #0
 8012eea:	60f8      	str	r0, [r7, #12]
 8012eec:	60b9      	str	r1, [r7, #8]
 8012eee:	4613      	mov	r3, r2
 8012ef0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8012ef2:	2300      	movs	r3, #0
 8012ef4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8012ef6:	2300      	movs	r3, #0
 8012ef8:	75fb      	strb	r3, [r7, #23]
 8012efa:	e027      	b.n	8012f4c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8012efc:	68fb      	ldr	r3, [r7, #12]
 8012efe:	0f1b      	lsrs	r3, r3, #28
 8012f00:	2b09      	cmp	r3, #9
 8012f02:	d80b      	bhi.n	8012f1c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8012f04:	68fb      	ldr	r3, [r7, #12]
 8012f06:	0f1b      	lsrs	r3, r3, #28
 8012f08:	b2da      	uxtb	r2, r3
 8012f0a:	7dfb      	ldrb	r3, [r7, #23]
 8012f0c:	005b      	lsls	r3, r3, #1
 8012f0e:	4619      	mov	r1, r3
 8012f10:	68bb      	ldr	r3, [r7, #8]
 8012f12:	440b      	add	r3, r1
 8012f14:	3230      	adds	r2, #48	; 0x30
 8012f16:	b2d2      	uxtb	r2, r2
 8012f18:	701a      	strb	r2, [r3, #0]
 8012f1a:	e00a      	b.n	8012f32 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8012f1c:	68fb      	ldr	r3, [r7, #12]
 8012f1e:	0f1b      	lsrs	r3, r3, #28
 8012f20:	b2da      	uxtb	r2, r3
 8012f22:	7dfb      	ldrb	r3, [r7, #23]
 8012f24:	005b      	lsls	r3, r3, #1
 8012f26:	4619      	mov	r1, r3
 8012f28:	68bb      	ldr	r3, [r7, #8]
 8012f2a:	440b      	add	r3, r1
 8012f2c:	3237      	adds	r2, #55	; 0x37
 8012f2e:	b2d2      	uxtb	r2, r2
 8012f30:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8012f32:	68fb      	ldr	r3, [r7, #12]
 8012f34:	011b      	lsls	r3, r3, #4
 8012f36:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8012f38:	7dfb      	ldrb	r3, [r7, #23]
 8012f3a:	005b      	lsls	r3, r3, #1
 8012f3c:	3301      	adds	r3, #1
 8012f3e:	68ba      	ldr	r2, [r7, #8]
 8012f40:	4413      	add	r3, r2
 8012f42:	2200      	movs	r2, #0
 8012f44:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8012f46:	7dfb      	ldrb	r3, [r7, #23]
 8012f48:	3301      	adds	r3, #1
 8012f4a:	75fb      	strb	r3, [r7, #23]
 8012f4c:	7dfa      	ldrb	r2, [r7, #23]
 8012f4e:	79fb      	ldrb	r3, [r7, #7]
 8012f50:	429a      	cmp	r2, r3
 8012f52:	d3d3      	bcc.n	8012efc <IntToUnicode+0x18>
  }
}
 8012f54:	bf00      	nop
 8012f56:	bf00      	nop
 8012f58:	371c      	adds	r7, #28
 8012f5a:	46bd      	mov	sp, r7
 8012f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012f60:	4770      	bx	lr
	...

08012f64 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8012f64:	b580      	push	{r7, lr}
 8012f66:	b0b0      	sub	sp, #192	; 0xc0
 8012f68:	af00      	add	r7, sp, #0
 8012f6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8012f6c:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8012f70:	2200      	movs	r2, #0
 8012f72:	601a      	str	r2, [r3, #0]
 8012f74:	605a      	str	r2, [r3, #4]
 8012f76:	609a      	str	r2, [r3, #8]
 8012f78:	60da      	str	r2, [r3, #12]
 8012f7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8012f7c:	f107 0314 	add.w	r3, r7, #20
 8012f80:	2298      	movs	r2, #152	; 0x98
 8012f82:	2100      	movs	r1, #0
 8012f84:	4618      	mov	r0, r3
 8012f86:	f001 faf8 	bl	801457a <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8012f8a:	687b      	ldr	r3, [r7, #4]
 8012f8c:	681b      	ldr	r3, [r3, #0]
 8012f8e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8012f92:	d163      	bne.n	801305c <HAL_PCD_MspInit+0xf8>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8012f94:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8012f98:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8012f9a:	2300      	movs	r3, #0
 8012f9c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8012fa0:	f107 0314 	add.w	r3, r7, #20
 8012fa4:	4618      	mov	r0, r3
 8012fa6:	f7f7 fcb7 	bl	800a918 <HAL_RCCEx_PeriphCLKConfig>
 8012faa:	4603      	mov	r3, r0
 8012fac:	2b00      	cmp	r3, #0
 8012fae:	d001      	beq.n	8012fb4 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8012fb0:	f7f0 febe 	bl	8003d30 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8012fb4:	4b2b      	ldr	r3, [pc, #172]	; (8013064 <HAL_PCD_MspInit+0x100>)
 8012fb6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012fb8:	4a2a      	ldr	r2, [pc, #168]	; (8013064 <HAL_PCD_MspInit+0x100>)
 8012fba:	f043 0301 	orr.w	r3, r3, #1
 8012fbe:	64d3      	str	r3, [r2, #76]	; 0x4c
 8012fc0:	4b28      	ldr	r3, [pc, #160]	; (8013064 <HAL_PCD_MspInit+0x100>)
 8012fc2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012fc4:	f003 0301 	and.w	r3, r3, #1
 8012fc8:	613b      	str	r3, [r7, #16]
 8012fca:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8012fcc:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8012fd0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8012fd4:	2302      	movs	r3, #2
 8012fd6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8012fda:	2300      	movs	r3, #0
 8012fdc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8012fe0:	2303      	movs	r3, #3
 8012fe2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8012fe6:	230a      	movs	r3, #10
 8012fe8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8012fec:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8012ff0:	4619      	mov	r1, r3
 8012ff2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8012ff6:	f7f5 f879 	bl	80080ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8012ffa:	4b1a      	ldr	r3, [pc, #104]	; (8013064 <HAL_PCD_MspInit+0x100>)
 8012ffc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8012ffe:	4a19      	ldr	r2, [pc, #100]	; (8013064 <HAL_PCD_MspInit+0x100>)
 8013000:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8013004:	64d3      	str	r3, [r2, #76]	; 0x4c
 8013006:	4b17      	ldr	r3, [pc, #92]	; (8013064 <HAL_PCD_MspInit+0x100>)
 8013008:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801300a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 801300e:	60fb      	str	r3, [r7, #12]
 8013010:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8013012:	4b14      	ldr	r3, [pc, #80]	; (8013064 <HAL_PCD_MspInit+0x100>)
 8013014:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013016:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801301a:	2b00      	cmp	r3, #0
 801301c:	d114      	bne.n	8013048 <HAL_PCD_MspInit+0xe4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 801301e:	4b11      	ldr	r3, [pc, #68]	; (8013064 <HAL_PCD_MspInit+0x100>)
 8013020:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8013022:	4a10      	ldr	r2, [pc, #64]	; (8013064 <HAL_PCD_MspInit+0x100>)
 8013024:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8013028:	6593      	str	r3, [r2, #88]	; 0x58
 801302a:	4b0e      	ldr	r3, [pc, #56]	; (8013064 <HAL_PCD_MspInit+0x100>)
 801302c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801302e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8013032:	60bb      	str	r3, [r7, #8]
 8013034:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 8013036:	f7f6 fcb7 	bl	80099a8 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 801303a:	4b0a      	ldr	r3, [pc, #40]	; (8013064 <HAL_PCD_MspInit+0x100>)
 801303c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801303e:	4a09      	ldr	r2, [pc, #36]	; (8013064 <HAL_PCD_MspInit+0x100>)
 8013040:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8013044:	6593      	str	r3, [r2, #88]	; 0x58
 8013046:	e001      	b.n	801304c <HAL_PCD_MspInit+0xe8>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 8013048:	f7f6 fcae 	bl	80099a8 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 801304c:	2200      	movs	r2, #0
 801304e:	2105      	movs	r1, #5
 8013050:	2043      	movs	r0, #67	; 0x43
 8013052:	f7f4 fdaf 	bl	8007bb4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8013056:	2043      	movs	r0, #67	; 0x43
 8013058:	f7f4 fdc8 	bl	8007bec <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 801305c:	bf00      	nop
 801305e:	37c0      	adds	r7, #192	; 0xc0
 8013060:	46bd      	mov	sp, r7
 8013062:	bd80      	pop	{r7, pc}
 8013064:	40021000 	.word	0x40021000

08013068 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013068:	b580      	push	{r7, lr}
 801306a:	b082      	sub	sp, #8
 801306c:	af00      	add	r7, sp, #0
 801306e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8013070:	687b      	ldr	r3, [r7, #4]
 8013072:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 8013076:	687b      	ldr	r3, [r7, #4]
 8013078:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 801307c:	4619      	mov	r1, r3
 801307e:	4610      	mov	r0, r2
 8013080:	f7fb fe80 	bl	800ed84 <USBD_LL_SetupStage>
}
 8013084:	bf00      	nop
 8013086:	3708      	adds	r7, #8
 8013088:	46bd      	mov	sp, r7
 801308a:	bd80      	pop	{r7, pc}

0801308c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801308c:	b580      	push	{r7, lr}
 801308e:	b082      	sub	sp, #8
 8013090:	af00      	add	r7, sp, #0
 8013092:	6078      	str	r0, [r7, #4]
 8013094:	460b      	mov	r3, r1
 8013096:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8013098:	687b      	ldr	r3, [r7, #4]
 801309a:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 801309e:	78fa      	ldrb	r2, [r7, #3]
 80130a0:	6879      	ldr	r1, [r7, #4]
 80130a2:	4613      	mov	r3, r2
 80130a4:	00db      	lsls	r3, r3, #3
 80130a6:	4413      	add	r3, r2
 80130a8:	009b      	lsls	r3, r3, #2
 80130aa:	440b      	add	r3, r1
 80130ac:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 80130b0:	681a      	ldr	r2, [r3, #0]
 80130b2:	78fb      	ldrb	r3, [r7, #3]
 80130b4:	4619      	mov	r1, r3
 80130b6:	f7fb feba 	bl	800ee2e <USBD_LL_DataOutStage>
}
 80130ba:	bf00      	nop
 80130bc:	3708      	adds	r7, #8
 80130be:	46bd      	mov	sp, r7
 80130c0:	bd80      	pop	{r7, pc}

080130c2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80130c2:	b580      	push	{r7, lr}
 80130c4:	b082      	sub	sp, #8
 80130c6:	af00      	add	r7, sp, #0
 80130c8:	6078      	str	r0, [r7, #4]
 80130ca:	460b      	mov	r3, r1
 80130cc:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 80130ce:	687b      	ldr	r3, [r7, #4]
 80130d0:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 80130d4:	78fa      	ldrb	r2, [r7, #3]
 80130d6:	6879      	ldr	r1, [r7, #4]
 80130d8:	4613      	mov	r3, r2
 80130da:	00db      	lsls	r3, r3, #3
 80130dc:	4413      	add	r3, r2
 80130de:	009b      	lsls	r3, r3, #2
 80130e0:	440b      	add	r3, r1
 80130e2:	334c      	adds	r3, #76	; 0x4c
 80130e4:	681a      	ldr	r2, [r3, #0]
 80130e6:	78fb      	ldrb	r3, [r7, #3]
 80130e8:	4619      	mov	r1, r3
 80130ea:	f7fb ff03 	bl	800eef4 <USBD_LL_DataInStage>
}
 80130ee:	bf00      	nop
 80130f0:	3708      	adds	r7, #8
 80130f2:	46bd      	mov	sp, r7
 80130f4:	bd80      	pop	{r7, pc}

080130f6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80130f6:	b580      	push	{r7, lr}
 80130f8:	b082      	sub	sp, #8
 80130fa:	af00      	add	r7, sp, #0
 80130fc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80130fe:	687b      	ldr	r3, [r7, #4]
 8013100:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8013104:	4618      	mov	r0, r3
 8013106:	f7fc f817 	bl	800f138 <USBD_LL_SOF>
}
 801310a:	bf00      	nop
 801310c:	3708      	adds	r7, #8
 801310e:	46bd      	mov	sp, r7
 8013110:	bd80      	pop	{r7, pc}

08013112 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013112:	b580      	push	{r7, lr}
 8013114:	b084      	sub	sp, #16
 8013116:	af00      	add	r7, sp, #0
 8013118:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801311a:	2301      	movs	r3, #1
 801311c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 801311e:	687b      	ldr	r3, [r7, #4]
 8013120:	68db      	ldr	r3, [r3, #12]
 8013122:	2b02      	cmp	r3, #2
 8013124:	d001      	beq.n	801312a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8013126:	f7f0 fe03 	bl	8003d30 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 801312a:	687b      	ldr	r3, [r7, #4]
 801312c:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8013130:	7bfa      	ldrb	r2, [r7, #15]
 8013132:	4611      	mov	r1, r2
 8013134:	4618      	mov	r0, r3
 8013136:	f7fb ffc1 	bl	800f0bc <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801313a:	687b      	ldr	r3, [r7, #4]
 801313c:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8013140:	4618      	mov	r0, r3
 8013142:	f7fb ff6d 	bl	800f020 <USBD_LL_Reset>
}
 8013146:	bf00      	nop
 8013148:	3710      	adds	r7, #16
 801314a:	46bd      	mov	sp, r7
 801314c:	bd80      	pop	{r7, pc}
	...

08013150 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013150:	b580      	push	{r7, lr}
 8013152:	b082      	sub	sp, #8
 8013154:	af00      	add	r7, sp, #0
 8013156:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8013158:	687b      	ldr	r3, [r7, #4]
 801315a:	681b      	ldr	r3, [r3, #0]
 801315c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8013160:	681b      	ldr	r3, [r3, #0]
 8013162:	687a      	ldr	r2, [r7, #4]
 8013164:	6812      	ldr	r2, [r2, #0]
 8013166:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 801316a:	f043 0301 	orr.w	r3, r3, #1
 801316e:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8013170:	687b      	ldr	r3, [r7, #4]
 8013172:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8013176:	4618      	mov	r0, r3
 8013178:	f7fb ffb0 	bl	800f0dc <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 801317c:	687b      	ldr	r3, [r7, #4]
 801317e:	6a1b      	ldr	r3, [r3, #32]
 8013180:	2b00      	cmp	r3, #0
 8013182:	d005      	beq.n	8013190 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8013184:	4b04      	ldr	r3, [pc, #16]	; (8013198 <HAL_PCD_SuspendCallback+0x48>)
 8013186:	691b      	ldr	r3, [r3, #16]
 8013188:	4a03      	ldr	r2, [pc, #12]	; (8013198 <HAL_PCD_SuspendCallback+0x48>)
 801318a:	f043 0306 	orr.w	r3, r3, #6
 801318e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8013190:	bf00      	nop
 8013192:	3708      	adds	r7, #8
 8013194:	46bd      	mov	sp, r7
 8013196:	bd80      	pop	{r7, pc}
 8013198:	e000ed00 	.word	0xe000ed00

0801319c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801319c:	b580      	push	{r7, lr}
 801319e:	b082      	sub	sp, #8
 80131a0:	af00      	add	r7, sp, #0
 80131a2:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 80131a4:	687b      	ldr	r3, [r7, #4]
 80131a6:	681b      	ldr	r3, [r3, #0]
 80131a8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80131ac:	681b      	ldr	r3, [r3, #0]
 80131ae:	687a      	ldr	r2, [r7, #4]
 80131b0:	6812      	ldr	r2, [r2, #0]
 80131b2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80131b6:	f023 0301 	bic.w	r3, r3, #1
 80131ba:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 80131bc:	687b      	ldr	r3, [r7, #4]
 80131be:	6a1b      	ldr	r3, [r3, #32]
 80131c0:	2b00      	cmp	r3, #0
 80131c2:	d007      	beq.n	80131d4 <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80131c4:	4b08      	ldr	r3, [pc, #32]	; (80131e8 <HAL_PCD_ResumeCallback+0x4c>)
 80131c6:	691b      	ldr	r3, [r3, #16]
 80131c8:	4a07      	ldr	r2, [pc, #28]	; (80131e8 <HAL_PCD_ResumeCallback+0x4c>)
 80131ca:	f023 0306 	bic.w	r3, r3, #6
 80131ce:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 80131d0:	f000 faf4 	bl	80137bc <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 80131d4:	687b      	ldr	r3, [r7, #4]
 80131d6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80131da:	4618      	mov	r0, r3
 80131dc:	f7fb ff94 	bl	800f108 <USBD_LL_Resume>
}
 80131e0:	bf00      	nop
 80131e2:	3708      	adds	r7, #8
 80131e4:	46bd      	mov	sp, r7
 80131e6:	bd80      	pop	{r7, pc}
 80131e8:	e000ed00 	.word	0xe000ed00

080131ec <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80131ec:	b580      	push	{r7, lr}
 80131ee:	b082      	sub	sp, #8
 80131f0:	af00      	add	r7, sp, #0
 80131f2:	6078      	str	r0, [r7, #4]
 80131f4:	460b      	mov	r3, r1
 80131f6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 80131f8:	687b      	ldr	r3, [r7, #4]
 80131fa:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 80131fe:	78fa      	ldrb	r2, [r7, #3]
 8013200:	4611      	mov	r1, r2
 8013202:	4618      	mov	r0, r3
 8013204:	f7fb ffe0 	bl	800f1c8 <USBD_LL_IsoOUTIncomplete>
}
 8013208:	bf00      	nop
 801320a:	3708      	adds	r7, #8
 801320c:	46bd      	mov	sp, r7
 801320e:	bd80      	pop	{r7, pc}

08013210 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013210:	b580      	push	{r7, lr}
 8013212:	b082      	sub	sp, #8
 8013214:	af00      	add	r7, sp, #0
 8013216:	6078      	str	r0, [r7, #4]
 8013218:	460b      	mov	r3, r1
 801321a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801321c:	687b      	ldr	r3, [r7, #4]
 801321e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8013222:	78fa      	ldrb	r2, [r7, #3]
 8013224:	4611      	mov	r1, r2
 8013226:	4618      	mov	r0, r3
 8013228:	f7fb ffa8 	bl	800f17c <USBD_LL_IsoINIncomplete>
}
 801322c:	bf00      	nop
 801322e:	3708      	adds	r7, #8
 8013230:	46bd      	mov	sp, r7
 8013232:	bd80      	pop	{r7, pc}

08013234 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013234:	b580      	push	{r7, lr}
 8013236:	b082      	sub	sp, #8
 8013238:	af00      	add	r7, sp, #0
 801323a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 801323c:	687b      	ldr	r3, [r7, #4]
 801323e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8013242:	4618      	mov	r0, r3
 8013244:	f7fb ffe6 	bl	800f214 <USBD_LL_DevConnected>
}
 8013248:	bf00      	nop
 801324a:	3708      	adds	r7, #8
 801324c:	46bd      	mov	sp, r7
 801324e:	bd80      	pop	{r7, pc}

08013250 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8013250:	b580      	push	{r7, lr}
 8013252:	b082      	sub	sp, #8
 8013254:	af00      	add	r7, sp, #0
 8013256:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8013258:	687b      	ldr	r3, [r7, #4]
 801325a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801325e:	4618      	mov	r0, r3
 8013260:	f7fb ffe3 	bl	800f22a <USBD_LL_DevDisconnected>
}
 8013264:	bf00      	nop
 8013266:	3708      	adds	r7, #8
 8013268:	46bd      	mov	sp, r7
 801326a:	bd80      	pop	{r7, pc}

0801326c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 801326c:	b580      	push	{r7, lr}
 801326e:	b082      	sub	sp, #8
 8013270:	af00      	add	r7, sp, #0
 8013272:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8013274:	687b      	ldr	r3, [r7, #4]
 8013276:	781b      	ldrb	r3, [r3, #0]
 8013278:	2b00      	cmp	r3, #0
 801327a:	d139      	bne.n	80132f0 <USBD_LL_Init+0x84>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 801327c:	4a1f      	ldr	r2, [pc, #124]	; (80132fc <USBD_LL_Init+0x90>)
 801327e:	687b      	ldr	r3, [r7, #4]
 8013280:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 8013284:	687b      	ldr	r3, [r7, #4]
 8013286:	4a1d      	ldr	r2, [pc, #116]	; (80132fc <USBD_LL_Init+0x90>)
 8013288:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 801328c:	4b1b      	ldr	r3, [pc, #108]	; (80132fc <USBD_LL_Init+0x90>)
 801328e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8013292:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8013294:	4b19      	ldr	r3, [pc, #100]	; (80132fc <USBD_LL_Init+0x90>)
 8013296:	2206      	movs	r2, #6
 8013298:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 801329a:	4b18      	ldr	r3, [pc, #96]	; (80132fc <USBD_LL_Init+0x90>)
 801329c:	2202      	movs	r2, #2
 801329e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80132a0:	4b16      	ldr	r3, [pc, #88]	; (80132fc <USBD_LL_Init+0x90>)
 80132a2:	2200      	movs	r2, #0
 80132a4:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80132a6:	4b15      	ldr	r3, [pc, #84]	; (80132fc <USBD_LL_Init+0x90>)
 80132a8:	2200      	movs	r2, #0
 80132aa:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80132ac:	4b13      	ldr	r3, [pc, #76]	; (80132fc <USBD_LL_Init+0x90>)
 80132ae:	2200      	movs	r2, #0
 80132b0:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 80132b2:	4b12      	ldr	r3, [pc, #72]	; (80132fc <USBD_LL_Init+0x90>)
 80132b4:	2200      	movs	r2, #0
 80132b6:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80132b8:	4b10      	ldr	r3, [pc, #64]	; (80132fc <USBD_LL_Init+0x90>)
 80132ba:	2200      	movs	r2, #0
 80132bc:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80132be:	4b0f      	ldr	r3, [pc, #60]	; (80132fc <USBD_LL_Init+0x90>)
 80132c0:	2200      	movs	r2, #0
 80132c2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80132c4:	480d      	ldr	r0, [pc, #52]	; (80132fc <USBD_LL_Init+0x90>)
 80132c6:	f7f5 f8d3 	bl	8008470 <HAL_PCD_Init>
 80132ca:	4603      	mov	r3, r0
 80132cc:	2b00      	cmp	r3, #0
 80132ce:	d001      	beq.n	80132d4 <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 80132d0:	f7f0 fd2e 	bl	8003d30 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 80132d4:	2180      	movs	r1, #128	; 0x80
 80132d6:	4809      	ldr	r0, [pc, #36]	; (80132fc <USBD_LL_Init+0x90>)
 80132d8:	f7f6 fa55 	bl	8009786 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 80132dc:	2240      	movs	r2, #64	; 0x40
 80132de:	2100      	movs	r1, #0
 80132e0:	4806      	ldr	r0, [pc, #24]	; (80132fc <USBD_LL_Init+0x90>)
 80132e2:	f7f6 fa09 	bl	80096f8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 80132e6:	2280      	movs	r2, #128	; 0x80
 80132e8:	2101      	movs	r1, #1
 80132ea:	4804      	ldr	r0, [pc, #16]	; (80132fc <USBD_LL_Init+0x90>)
 80132ec:	f7f6 fa04 	bl	80096f8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 80132f0:	2300      	movs	r3, #0
}
 80132f2:	4618      	mov	r0, r3
 80132f4:	3708      	adds	r7, #8
 80132f6:	46bd      	mov	sp, r7
 80132f8:	bd80      	pop	{r7, pc}
 80132fa:	bf00      	nop
 80132fc:	20009114 	.word	0x20009114

08013300 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8013300:	b580      	push	{r7, lr}
 8013302:	b084      	sub	sp, #16
 8013304:	af00      	add	r7, sp, #0
 8013306:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013308:	2300      	movs	r3, #0
 801330a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801330c:	2300      	movs	r3, #0
 801330e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 8013310:	687b      	ldr	r3, [r7, #4]
 8013312:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8013316:	4618      	mov	r0, r3
 8013318:	f7f5 f9ce 	bl	80086b8 <HAL_PCD_Start>
 801331c:	4603      	mov	r3, r0
 801331e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8013320:	7bbb      	ldrb	r3, [r7, #14]
 8013322:	2b03      	cmp	r3, #3
 8013324:	d816      	bhi.n	8013354 <USBD_LL_Start+0x54>
 8013326:	a201      	add	r2, pc, #4	; (adr r2, 801332c <USBD_LL_Start+0x2c>)
 8013328:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801332c:	0801333d 	.word	0x0801333d
 8013330:	08013343 	.word	0x08013343
 8013334:	08013349 	.word	0x08013349
 8013338:	0801334f 	.word	0x0801334f
    case HAL_OK :
      usb_status = USBD_OK;
 801333c:	2300      	movs	r3, #0
 801333e:	73fb      	strb	r3, [r7, #15]
    break;
 8013340:	e00b      	b.n	801335a <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8013342:	2303      	movs	r3, #3
 8013344:	73fb      	strb	r3, [r7, #15]
    break;
 8013346:	e008      	b.n	801335a <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8013348:	2301      	movs	r3, #1
 801334a:	73fb      	strb	r3, [r7, #15]
    break;
 801334c:	e005      	b.n	801335a <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801334e:	2303      	movs	r3, #3
 8013350:	73fb      	strb	r3, [r7, #15]
    break;
 8013352:	e002      	b.n	801335a <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 8013354:	2303      	movs	r3, #3
 8013356:	73fb      	strb	r3, [r7, #15]
    break;
 8013358:	bf00      	nop
  }
  return usb_status;
 801335a:	7bfb      	ldrb	r3, [r7, #15]
}
 801335c:	4618      	mov	r0, r3
 801335e:	3710      	adds	r7, #16
 8013360:	46bd      	mov	sp, r7
 8013362:	bd80      	pop	{r7, pc}

08013364 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8013364:	b580      	push	{r7, lr}
 8013366:	b084      	sub	sp, #16
 8013368:	af00      	add	r7, sp, #0
 801336a:	6078      	str	r0, [r7, #4]
 801336c:	4608      	mov	r0, r1
 801336e:	4611      	mov	r1, r2
 8013370:	461a      	mov	r2, r3
 8013372:	4603      	mov	r3, r0
 8013374:	70fb      	strb	r3, [r7, #3]
 8013376:	460b      	mov	r3, r1
 8013378:	70bb      	strb	r3, [r7, #2]
 801337a:	4613      	mov	r3, r2
 801337c:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801337e:	2300      	movs	r3, #0
 8013380:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8013382:	2300      	movs	r3, #0
 8013384:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8013386:	687b      	ldr	r3, [r7, #4]
 8013388:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 801338c:	78bb      	ldrb	r3, [r7, #2]
 801338e:	883a      	ldrh	r2, [r7, #0]
 8013390:	78f9      	ldrb	r1, [r7, #3]
 8013392:	f7f5 fe78 	bl	8009086 <HAL_PCD_EP_Open>
 8013396:	4603      	mov	r3, r0
 8013398:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 801339a:	7bbb      	ldrb	r3, [r7, #14]
 801339c:	2b03      	cmp	r3, #3
 801339e:	d817      	bhi.n	80133d0 <USBD_LL_OpenEP+0x6c>
 80133a0:	a201      	add	r2, pc, #4	; (adr r2, 80133a8 <USBD_LL_OpenEP+0x44>)
 80133a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80133a6:	bf00      	nop
 80133a8:	080133b9 	.word	0x080133b9
 80133ac:	080133bf 	.word	0x080133bf
 80133b0:	080133c5 	.word	0x080133c5
 80133b4:	080133cb 	.word	0x080133cb
    case HAL_OK :
      usb_status = USBD_OK;
 80133b8:	2300      	movs	r3, #0
 80133ba:	73fb      	strb	r3, [r7, #15]
    break;
 80133bc:	e00b      	b.n	80133d6 <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80133be:	2303      	movs	r3, #3
 80133c0:	73fb      	strb	r3, [r7, #15]
    break;
 80133c2:	e008      	b.n	80133d6 <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80133c4:	2301      	movs	r3, #1
 80133c6:	73fb      	strb	r3, [r7, #15]
    break;
 80133c8:	e005      	b.n	80133d6 <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80133ca:	2303      	movs	r3, #3
 80133cc:	73fb      	strb	r3, [r7, #15]
    break;
 80133ce:	e002      	b.n	80133d6 <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 80133d0:	2303      	movs	r3, #3
 80133d2:	73fb      	strb	r3, [r7, #15]
    break;
 80133d4:	bf00      	nop
  }
  return usb_status;
 80133d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80133d8:	4618      	mov	r0, r3
 80133da:	3710      	adds	r7, #16
 80133dc:	46bd      	mov	sp, r7
 80133de:	bd80      	pop	{r7, pc}

080133e0 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80133e0:	b580      	push	{r7, lr}
 80133e2:	b084      	sub	sp, #16
 80133e4:	af00      	add	r7, sp, #0
 80133e6:	6078      	str	r0, [r7, #4]
 80133e8:	460b      	mov	r3, r1
 80133ea:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80133ec:	2300      	movs	r3, #0
 80133ee:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80133f0:	2300      	movs	r3, #0
 80133f2:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80133f4:	687b      	ldr	r3, [r7, #4]
 80133f6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80133fa:	78fa      	ldrb	r2, [r7, #3]
 80133fc:	4611      	mov	r1, r2
 80133fe:	4618      	mov	r0, r3
 8013400:	f7f5 fea9 	bl	8009156 <HAL_PCD_EP_Close>
 8013404:	4603      	mov	r3, r0
 8013406:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8013408:	7bbb      	ldrb	r3, [r7, #14]
 801340a:	2b03      	cmp	r3, #3
 801340c:	d816      	bhi.n	801343c <USBD_LL_CloseEP+0x5c>
 801340e:	a201      	add	r2, pc, #4	; (adr r2, 8013414 <USBD_LL_CloseEP+0x34>)
 8013410:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013414:	08013425 	.word	0x08013425
 8013418:	0801342b 	.word	0x0801342b
 801341c:	08013431 	.word	0x08013431
 8013420:	08013437 	.word	0x08013437
    case HAL_OK :
      usb_status = USBD_OK;
 8013424:	2300      	movs	r3, #0
 8013426:	73fb      	strb	r3, [r7, #15]
    break;
 8013428:	e00b      	b.n	8013442 <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801342a:	2303      	movs	r3, #3
 801342c:	73fb      	strb	r3, [r7, #15]
    break;
 801342e:	e008      	b.n	8013442 <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8013430:	2301      	movs	r3, #1
 8013432:	73fb      	strb	r3, [r7, #15]
    break;
 8013434:	e005      	b.n	8013442 <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8013436:	2303      	movs	r3, #3
 8013438:	73fb      	strb	r3, [r7, #15]
    break;
 801343a:	e002      	b.n	8013442 <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 801343c:	2303      	movs	r3, #3
 801343e:	73fb      	strb	r3, [r7, #15]
    break;
 8013440:	bf00      	nop
  }
  return usb_status;
 8013442:	7bfb      	ldrb	r3, [r7, #15]
}
 8013444:	4618      	mov	r0, r3
 8013446:	3710      	adds	r7, #16
 8013448:	46bd      	mov	sp, r7
 801344a:	bd80      	pop	{r7, pc}

0801344c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801344c:	b580      	push	{r7, lr}
 801344e:	b084      	sub	sp, #16
 8013450:	af00      	add	r7, sp, #0
 8013452:	6078      	str	r0, [r7, #4]
 8013454:	460b      	mov	r3, r1
 8013456:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013458:	2300      	movs	r3, #0
 801345a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801345c:	2300      	movs	r3, #0
 801345e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8013460:	687b      	ldr	r3, [r7, #4]
 8013462:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8013466:	78fa      	ldrb	r2, [r7, #3]
 8013468:	4611      	mov	r1, r2
 801346a:	4618      	mov	r0, r3
 801346c:	f7f5 ff50 	bl	8009310 <HAL_PCD_EP_SetStall>
 8013470:	4603      	mov	r3, r0
 8013472:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 8013474:	7bbb      	ldrb	r3, [r7, #14]
 8013476:	2b03      	cmp	r3, #3
 8013478:	d816      	bhi.n	80134a8 <USBD_LL_StallEP+0x5c>
 801347a:	a201      	add	r2, pc, #4	; (adr r2, 8013480 <USBD_LL_StallEP+0x34>)
 801347c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013480:	08013491 	.word	0x08013491
 8013484:	08013497 	.word	0x08013497
 8013488:	0801349d 	.word	0x0801349d
 801348c:	080134a3 	.word	0x080134a3
    case HAL_OK :
      usb_status = USBD_OK;
 8013490:	2300      	movs	r3, #0
 8013492:	73fb      	strb	r3, [r7, #15]
    break;
 8013494:	e00b      	b.n	80134ae <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8013496:	2303      	movs	r3, #3
 8013498:	73fb      	strb	r3, [r7, #15]
    break;
 801349a:	e008      	b.n	80134ae <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801349c:	2301      	movs	r3, #1
 801349e:	73fb      	strb	r3, [r7, #15]
    break;
 80134a0:	e005      	b.n	80134ae <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80134a2:	2303      	movs	r3, #3
 80134a4:	73fb      	strb	r3, [r7, #15]
    break;
 80134a6:	e002      	b.n	80134ae <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 80134a8:	2303      	movs	r3, #3
 80134aa:	73fb      	strb	r3, [r7, #15]
    break;
 80134ac:	bf00      	nop
  }
  return usb_status;
 80134ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80134b0:	4618      	mov	r0, r3
 80134b2:	3710      	adds	r7, #16
 80134b4:	46bd      	mov	sp, r7
 80134b6:	bd80      	pop	{r7, pc}

080134b8 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80134b8:	b580      	push	{r7, lr}
 80134ba:	b084      	sub	sp, #16
 80134bc:	af00      	add	r7, sp, #0
 80134be:	6078      	str	r0, [r7, #4]
 80134c0:	460b      	mov	r3, r1
 80134c2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80134c4:	2300      	movs	r3, #0
 80134c6:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80134c8:	2300      	movs	r3, #0
 80134ca:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80134cc:	687b      	ldr	r3, [r7, #4]
 80134ce:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80134d2:	78fa      	ldrb	r2, [r7, #3]
 80134d4:	4611      	mov	r1, r2
 80134d6:	4618      	mov	r0, r3
 80134d8:	f7f5 ff7c 	bl	80093d4 <HAL_PCD_EP_ClrStall>
 80134dc:	4603      	mov	r3, r0
 80134de:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80134e0:	7bbb      	ldrb	r3, [r7, #14]
 80134e2:	2b03      	cmp	r3, #3
 80134e4:	d816      	bhi.n	8013514 <USBD_LL_ClearStallEP+0x5c>
 80134e6:	a201      	add	r2, pc, #4	; (adr r2, 80134ec <USBD_LL_ClearStallEP+0x34>)
 80134e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80134ec:	080134fd 	.word	0x080134fd
 80134f0:	08013503 	.word	0x08013503
 80134f4:	08013509 	.word	0x08013509
 80134f8:	0801350f 	.word	0x0801350f
    case HAL_OK :
      usb_status = USBD_OK;
 80134fc:	2300      	movs	r3, #0
 80134fe:	73fb      	strb	r3, [r7, #15]
    break;
 8013500:	e00b      	b.n	801351a <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8013502:	2303      	movs	r3, #3
 8013504:	73fb      	strb	r3, [r7, #15]
    break;
 8013506:	e008      	b.n	801351a <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8013508:	2301      	movs	r3, #1
 801350a:	73fb      	strb	r3, [r7, #15]
    break;
 801350c:	e005      	b.n	801351a <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801350e:	2303      	movs	r3, #3
 8013510:	73fb      	strb	r3, [r7, #15]
    break;
 8013512:	e002      	b.n	801351a <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 8013514:	2303      	movs	r3, #3
 8013516:	73fb      	strb	r3, [r7, #15]
    break;
 8013518:	bf00      	nop
  }
  return usb_status;
 801351a:	7bfb      	ldrb	r3, [r7, #15]
}
 801351c:	4618      	mov	r0, r3
 801351e:	3710      	adds	r7, #16
 8013520:	46bd      	mov	sp, r7
 8013522:	bd80      	pop	{r7, pc}

08013524 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8013524:	b480      	push	{r7}
 8013526:	b085      	sub	sp, #20
 8013528:	af00      	add	r7, sp, #0
 801352a:	6078      	str	r0, [r7, #4]
 801352c:	460b      	mov	r3, r1
 801352e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8013530:	687b      	ldr	r3, [r7, #4]
 8013532:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8013536:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8013538:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801353c:	2b00      	cmp	r3, #0
 801353e:	da0b      	bge.n	8013558 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8013540:	78fb      	ldrb	r3, [r7, #3]
 8013542:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8013546:	68f9      	ldr	r1, [r7, #12]
 8013548:	4613      	mov	r3, r2
 801354a:	00db      	lsls	r3, r3, #3
 801354c:	4413      	add	r3, r2
 801354e:	009b      	lsls	r3, r3, #2
 8013550:	440b      	add	r3, r1
 8013552:	333e      	adds	r3, #62	; 0x3e
 8013554:	781b      	ldrb	r3, [r3, #0]
 8013556:	e00b      	b.n	8013570 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8013558:	78fb      	ldrb	r3, [r7, #3]
 801355a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801355e:	68f9      	ldr	r1, [r7, #12]
 8013560:	4613      	mov	r3, r2
 8013562:	00db      	lsls	r3, r3, #3
 8013564:	4413      	add	r3, r2
 8013566:	009b      	lsls	r3, r3, #2
 8013568:	440b      	add	r3, r1
 801356a:	f203 237e 	addw	r3, r3, #638	; 0x27e
 801356e:	781b      	ldrb	r3, [r3, #0]
  }
}
 8013570:	4618      	mov	r0, r3
 8013572:	3714      	adds	r7, #20
 8013574:	46bd      	mov	sp, r7
 8013576:	f85d 7b04 	ldr.w	r7, [sp], #4
 801357a:	4770      	bx	lr

0801357c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 801357c:	b580      	push	{r7, lr}
 801357e:	b084      	sub	sp, #16
 8013580:	af00      	add	r7, sp, #0
 8013582:	6078      	str	r0, [r7, #4]
 8013584:	460b      	mov	r3, r1
 8013586:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013588:	2300      	movs	r3, #0
 801358a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801358c:	2300      	movs	r3, #0
 801358e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8013590:	687b      	ldr	r3, [r7, #4]
 8013592:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8013596:	78fa      	ldrb	r2, [r7, #3]
 8013598:	4611      	mov	r1, r2
 801359a:	4618      	mov	r0, r3
 801359c:	f7f5 fd4e 	bl	800903c <HAL_PCD_SetAddress>
 80135a0:	4603      	mov	r3, r0
 80135a2:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 80135a4:	7bbb      	ldrb	r3, [r7, #14]
 80135a6:	2b03      	cmp	r3, #3
 80135a8:	d816      	bhi.n	80135d8 <USBD_LL_SetUSBAddress+0x5c>
 80135aa:	a201      	add	r2, pc, #4	; (adr r2, 80135b0 <USBD_LL_SetUSBAddress+0x34>)
 80135ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80135b0:	080135c1 	.word	0x080135c1
 80135b4:	080135c7 	.word	0x080135c7
 80135b8:	080135cd 	.word	0x080135cd
 80135bc:	080135d3 	.word	0x080135d3
    case HAL_OK :
      usb_status = USBD_OK;
 80135c0:	2300      	movs	r3, #0
 80135c2:	73fb      	strb	r3, [r7, #15]
    break;
 80135c4:	e00b      	b.n	80135de <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80135c6:	2303      	movs	r3, #3
 80135c8:	73fb      	strb	r3, [r7, #15]
    break;
 80135ca:	e008      	b.n	80135de <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80135cc:	2301      	movs	r3, #1
 80135ce:	73fb      	strb	r3, [r7, #15]
    break;
 80135d0:	e005      	b.n	80135de <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80135d2:	2303      	movs	r3, #3
 80135d4:	73fb      	strb	r3, [r7, #15]
    break;
 80135d6:	e002      	b.n	80135de <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 80135d8:	2303      	movs	r3, #3
 80135da:	73fb      	strb	r3, [r7, #15]
    break;
 80135dc:	bf00      	nop
  }
  return usb_status;
 80135de:	7bfb      	ldrb	r3, [r7, #15]
}
 80135e0:	4618      	mov	r0, r3
 80135e2:	3710      	adds	r7, #16
 80135e4:	46bd      	mov	sp, r7
 80135e6:	bd80      	pop	{r7, pc}

080135e8 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 80135e8:	b580      	push	{r7, lr}
 80135ea:	b086      	sub	sp, #24
 80135ec:	af00      	add	r7, sp, #0
 80135ee:	60f8      	str	r0, [r7, #12]
 80135f0:	607a      	str	r2, [r7, #4]
 80135f2:	603b      	str	r3, [r7, #0]
 80135f4:	460b      	mov	r3, r1
 80135f6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80135f8:	2300      	movs	r3, #0
 80135fa:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80135fc:	2300      	movs	r3, #0
 80135fe:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8013600:	68fb      	ldr	r3, [r7, #12]
 8013602:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8013606:	7af9      	ldrb	r1, [r7, #11]
 8013608:	683b      	ldr	r3, [r7, #0]
 801360a:	687a      	ldr	r2, [r7, #4]
 801360c:	f7f5 fe43 	bl	8009296 <HAL_PCD_EP_Transmit>
 8013610:	4603      	mov	r3, r0
 8013612:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8013614:	7dbb      	ldrb	r3, [r7, #22]
 8013616:	2b03      	cmp	r3, #3
 8013618:	d816      	bhi.n	8013648 <USBD_LL_Transmit+0x60>
 801361a:	a201      	add	r2, pc, #4	; (adr r2, 8013620 <USBD_LL_Transmit+0x38>)
 801361c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013620:	08013631 	.word	0x08013631
 8013624:	08013637 	.word	0x08013637
 8013628:	0801363d 	.word	0x0801363d
 801362c:	08013643 	.word	0x08013643
    case HAL_OK :
      usb_status = USBD_OK;
 8013630:	2300      	movs	r3, #0
 8013632:	75fb      	strb	r3, [r7, #23]
    break;
 8013634:	e00b      	b.n	801364e <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8013636:	2303      	movs	r3, #3
 8013638:	75fb      	strb	r3, [r7, #23]
    break;
 801363a:	e008      	b.n	801364e <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801363c:	2301      	movs	r3, #1
 801363e:	75fb      	strb	r3, [r7, #23]
    break;
 8013640:	e005      	b.n	801364e <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8013642:	2303      	movs	r3, #3
 8013644:	75fb      	strb	r3, [r7, #23]
    break;
 8013646:	e002      	b.n	801364e <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 8013648:	2303      	movs	r3, #3
 801364a:	75fb      	strb	r3, [r7, #23]
    break;
 801364c:	bf00      	nop
  }
  return usb_status;
 801364e:	7dfb      	ldrb	r3, [r7, #23]
}
 8013650:	4618      	mov	r0, r3
 8013652:	3718      	adds	r7, #24
 8013654:	46bd      	mov	sp, r7
 8013656:	bd80      	pop	{r7, pc}

08013658 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8013658:	b580      	push	{r7, lr}
 801365a:	b086      	sub	sp, #24
 801365c:	af00      	add	r7, sp, #0
 801365e:	60f8      	str	r0, [r7, #12]
 8013660:	607a      	str	r2, [r7, #4]
 8013662:	603b      	str	r3, [r7, #0]
 8013664:	460b      	mov	r3, r1
 8013666:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8013668:	2300      	movs	r3, #0
 801366a:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801366c:	2300      	movs	r3, #0
 801366e:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8013670:	68fb      	ldr	r3, [r7, #12]
 8013672:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8013676:	7af9      	ldrb	r1, [r7, #11]
 8013678:	683b      	ldr	r3, [r7, #0]
 801367a:	687a      	ldr	r2, [r7, #4]
 801367c:	f7f5 fdb5 	bl	80091ea <HAL_PCD_EP_Receive>
 8013680:	4603      	mov	r3, r0
 8013682:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 8013684:	7dbb      	ldrb	r3, [r7, #22]
 8013686:	2b03      	cmp	r3, #3
 8013688:	d816      	bhi.n	80136b8 <USBD_LL_PrepareReceive+0x60>
 801368a:	a201      	add	r2, pc, #4	; (adr r2, 8013690 <USBD_LL_PrepareReceive+0x38>)
 801368c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013690:	080136a1 	.word	0x080136a1
 8013694:	080136a7 	.word	0x080136a7
 8013698:	080136ad 	.word	0x080136ad
 801369c:	080136b3 	.word	0x080136b3
    case HAL_OK :
      usb_status = USBD_OK;
 80136a0:	2300      	movs	r3, #0
 80136a2:	75fb      	strb	r3, [r7, #23]
    break;
 80136a4:	e00b      	b.n	80136be <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80136a6:	2303      	movs	r3, #3
 80136a8:	75fb      	strb	r3, [r7, #23]
    break;
 80136aa:	e008      	b.n	80136be <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80136ac:	2301      	movs	r3, #1
 80136ae:	75fb      	strb	r3, [r7, #23]
    break;
 80136b0:	e005      	b.n	80136be <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80136b2:	2303      	movs	r3, #3
 80136b4:	75fb      	strb	r3, [r7, #23]
    break;
 80136b6:	e002      	b.n	80136be <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 80136b8:	2303      	movs	r3, #3
 80136ba:	75fb      	strb	r3, [r7, #23]
    break;
 80136bc:	bf00      	nop
  }
  return usb_status;
 80136be:	7dfb      	ldrb	r3, [r7, #23]
}
 80136c0:	4618      	mov	r0, r3
 80136c2:	3718      	adds	r7, #24
 80136c4:	46bd      	mov	sp, r7
 80136c6:	bd80      	pop	{r7, pc}

080136c8 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80136c8:	b580      	push	{r7, lr}
 80136ca:	b082      	sub	sp, #8
 80136cc:	af00      	add	r7, sp, #0
 80136ce:	6078      	str	r0, [r7, #4]
 80136d0:	460b      	mov	r3, r1
 80136d2:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80136d4:	687b      	ldr	r3, [r7, #4]
 80136d6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80136da:	78fa      	ldrb	r2, [r7, #3]
 80136dc:	4611      	mov	r1, r2
 80136de:	4618      	mov	r0, r3
 80136e0:	f7f5 fdc1 	bl	8009266 <HAL_PCD_EP_GetRxCount>
 80136e4:	4603      	mov	r3, r0
}
 80136e6:	4618      	mov	r0, r3
 80136e8:	3708      	adds	r7, #8
 80136ea:	46bd      	mov	sp, r7
 80136ec:	bd80      	pop	{r7, pc}
	...

080136f0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80136f0:	b580      	push	{r7, lr}
 80136f2:	b082      	sub	sp, #8
 80136f4:	af00      	add	r7, sp, #0
 80136f6:	6078      	str	r0, [r7, #4]
 80136f8:	460b      	mov	r3, r1
 80136fa:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 80136fc:	78fb      	ldrb	r3, [r7, #3]
 80136fe:	2b00      	cmp	r3, #0
 8013700:	d002      	beq.n	8013708 <HAL_PCDEx_LPM_Callback+0x18>
 8013702:	2b01      	cmp	r3, #1
 8013704:	d01f      	beq.n	8013746 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 8013706:	e03b      	b.n	8013780 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 8013708:	687b      	ldr	r3, [r7, #4]
 801370a:	6a1b      	ldr	r3, [r3, #32]
 801370c:	2b00      	cmp	r3, #0
 801370e:	d007      	beq.n	8013720 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8013710:	f000 f854 	bl	80137bc <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8013714:	4b1c      	ldr	r3, [pc, #112]	; (8013788 <HAL_PCDEx_LPM_Callback+0x98>)
 8013716:	691b      	ldr	r3, [r3, #16]
 8013718:	4a1b      	ldr	r2, [pc, #108]	; (8013788 <HAL_PCDEx_LPM_Callback+0x98>)
 801371a:	f023 0306 	bic.w	r3, r3, #6
 801371e:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8013720:	687b      	ldr	r3, [r7, #4]
 8013722:	681b      	ldr	r3, [r3, #0]
 8013724:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8013728:	681b      	ldr	r3, [r3, #0]
 801372a:	687a      	ldr	r2, [r7, #4]
 801372c:	6812      	ldr	r2, [r2, #0]
 801372e:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8013732:	f023 0301 	bic.w	r3, r3, #1
 8013736:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 8013738:	687b      	ldr	r3, [r7, #4]
 801373a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 801373e:	4618      	mov	r0, r3
 8013740:	f7fb fce2 	bl	800f108 <USBD_LL_Resume>
    break;
 8013744:	e01c      	b.n	8013780 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8013746:	687b      	ldr	r3, [r7, #4]
 8013748:	681b      	ldr	r3, [r3, #0]
 801374a:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 801374e:	681b      	ldr	r3, [r3, #0]
 8013750:	687a      	ldr	r2, [r7, #4]
 8013752:	6812      	ldr	r2, [r2, #0]
 8013754:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8013758:	f043 0301 	orr.w	r3, r3, #1
 801375c:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 801375e:	687b      	ldr	r3, [r7, #4]
 8013760:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 8013764:	4618      	mov	r0, r3
 8013766:	f7fb fcb9 	bl	800f0dc <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 801376a:	687b      	ldr	r3, [r7, #4]
 801376c:	6a1b      	ldr	r3, [r3, #32]
 801376e:	2b00      	cmp	r3, #0
 8013770:	d005      	beq.n	801377e <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8013772:	4b05      	ldr	r3, [pc, #20]	; (8013788 <HAL_PCDEx_LPM_Callback+0x98>)
 8013774:	691b      	ldr	r3, [r3, #16]
 8013776:	4a04      	ldr	r2, [pc, #16]	; (8013788 <HAL_PCDEx_LPM_Callback+0x98>)
 8013778:	f043 0306 	orr.w	r3, r3, #6
 801377c:	6113      	str	r3, [r2, #16]
    break;
 801377e:	bf00      	nop
}
 8013780:	bf00      	nop
 8013782:	3708      	adds	r7, #8
 8013784:	46bd      	mov	sp, r7
 8013786:	bd80      	pop	{r7, pc}
 8013788:	e000ed00 	.word	0xe000ed00

0801378c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 801378c:	b480      	push	{r7}
 801378e:	b083      	sub	sp, #12
 8013790:	af00      	add	r7, sp, #0
 8013792:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8013794:	4b03      	ldr	r3, [pc, #12]	; (80137a4 <USBD_static_malloc+0x18>)
}
 8013796:	4618      	mov	r0, r3
 8013798:	370c      	adds	r7, #12
 801379a:	46bd      	mov	sp, r7
 801379c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137a0:	4770      	bx	lr
 80137a2:	bf00      	nop
 80137a4:	20009620 	.word	0x20009620

080137a8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 80137a8:	b480      	push	{r7}
 80137aa:	b083      	sub	sp, #12
 80137ac:	af00      	add	r7, sp, #0
 80137ae:	6078      	str	r0, [r7, #4]

}
 80137b0:	bf00      	nop
 80137b2:	370c      	adds	r7, #12
 80137b4:	46bd      	mov	sp, r7
 80137b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80137ba:	4770      	bx	lr

080137bc <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 80137bc:	b580      	push	{r7, lr}
 80137be:	af00      	add	r7, sp, #0
  SystemClock_Config();
 80137c0:	f7ef fdec 	bl	800339c <SystemClock_Config>
}
 80137c4:	bf00      	nop
 80137c6:	bd80      	pop	{r7, pc}

080137c8 <expf>:
 80137c8:	b508      	push	{r3, lr}
 80137ca:	ed2d 8b02 	vpush	{d8}
 80137ce:	eef0 8a40 	vmov.f32	s17, s0
 80137d2:	f000 f83d 	bl	8013850 <__ieee754_expf>
 80137d6:	eeb0 8a40 	vmov.f32	s16, s0
 80137da:	eeb0 0a68 	vmov.f32	s0, s17
 80137de:	f000 f829 	bl	8013834 <finitef>
 80137e2:	b160      	cbz	r0, 80137fe <expf+0x36>
 80137e4:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8013824 <expf+0x5c>
 80137e8:	eef4 8ae7 	vcmpe.f32	s17, s15
 80137ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80137f0:	dd0a      	ble.n	8013808 <expf+0x40>
 80137f2:	f000 ff6b 	bl	80146cc <__errno>
 80137f6:	ed9f 8a0c 	vldr	s16, [pc, #48]	; 8013828 <expf+0x60>
 80137fa:	2322      	movs	r3, #34	; 0x22
 80137fc:	6003      	str	r3, [r0, #0]
 80137fe:	eeb0 0a48 	vmov.f32	s0, s16
 8013802:	ecbd 8b02 	vpop	{d8}
 8013806:	bd08      	pop	{r3, pc}
 8013808:	eddf 7a08 	vldr	s15, [pc, #32]	; 801382c <expf+0x64>
 801380c:	eef4 8ae7 	vcmpe.f32	s17, s15
 8013810:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013814:	d5f3      	bpl.n	80137fe <expf+0x36>
 8013816:	f000 ff59 	bl	80146cc <__errno>
 801381a:	2322      	movs	r3, #34	; 0x22
 801381c:	ed9f 8a04 	vldr	s16, [pc, #16]	; 8013830 <expf+0x68>
 8013820:	6003      	str	r3, [r0, #0]
 8013822:	e7ec      	b.n	80137fe <expf+0x36>
 8013824:	42b17217 	.word	0x42b17217
 8013828:	7f800000 	.word	0x7f800000
 801382c:	c2cff1b5 	.word	0xc2cff1b5
 8013830:	00000000 	.word	0x00000000

08013834 <finitef>:
 8013834:	b082      	sub	sp, #8
 8013836:	ed8d 0a01 	vstr	s0, [sp, #4]
 801383a:	9801      	ldr	r0, [sp, #4]
 801383c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8013840:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8013844:	bfac      	ite	ge
 8013846:	2000      	movge	r0, #0
 8013848:	2001      	movlt	r0, #1
 801384a:	b002      	add	sp, #8
 801384c:	4770      	bx	lr
	...

08013850 <__ieee754_expf>:
 8013850:	ee10 2a10 	vmov	r2, s0
 8013854:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8013858:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 801385c:	d902      	bls.n	8013864 <__ieee754_expf+0x14>
 801385e:	ee30 0a00 	vadd.f32	s0, s0, s0
 8013862:	4770      	bx	lr
 8013864:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 8013868:	d106      	bne.n	8013878 <__ieee754_expf+0x28>
 801386a:	eddf 7a4e 	vldr	s15, [pc, #312]	; 80139a4 <__ieee754_expf+0x154>
 801386e:	2900      	cmp	r1, #0
 8013870:	bf18      	it	ne
 8013872:	eeb0 0a67 	vmovne.f32	s0, s15
 8013876:	4770      	bx	lr
 8013878:	484b      	ldr	r0, [pc, #300]	; (80139a8 <__ieee754_expf+0x158>)
 801387a:	4282      	cmp	r2, r0
 801387c:	dd02      	ble.n	8013884 <__ieee754_expf+0x34>
 801387e:	2000      	movs	r0, #0
 8013880:	f000 b8d0 	b.w	8013a24 <__math_oflowf>
 8013884:	2a00      	cmp	r2, #0
 8013886:	da05      	bge.n	8013894 <__ieee754_expf+0x44>
 8013888:	4a48      	ldr	r2, [pc, #288]	; (80139ac <__ieee754_expf+0x15c>)
 801388a:	4293      	cmp	r3, r2
 801388c:	d902      	bls.n	8013894 <__ieee754_expf+0x44>
 801388e:	2000      	movs	r0, #0
 8013890:	f000 b8c2 	b.w	8013a18 <__math_uflowf>
 8013894:	4a46      	ldr	r2, [pc, #280]	; (80139b0 <__ieee754_expf+0x160>)
 8013896:	4293      	cmp	r3, r2
 8013898:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 801389c:	d952      	bls.n	8013944 <__ieee754_expf+0xf4>
 801389e:	4a45      	ldr	r2, [pc, #276]	; (80139b4 <__ieee754_expf+0x164>)
 80138a0:	4293      	cmp	r3, r2
 80138a2:	ea4f 0281 	mov.w	r2, r1, lsl #2
 80138a6:	d834      	bhi.n	8013912 <__ieee754_expf+0xc2>
 80138a8:	4b43      	ldr	r3, [pc, #268]	; (80139b8 <__ieee754_expf+0x168>)
 80138aa:	4413      	add	r3, r2
 80138ac:	ed93 7a00 	vldr	s14, [r3]
 80138b0:	4b42      	ldr	r3, [pc, #264]	; (80139bc <__ieee754_expf+0x16c>)
 80138b2:	4413      	add	r3, r2
 80138b4:	ee30 7a47 	vsub.f32	s14, s0, s14
 80138b8:	f1c1 0201 	rsb	r2, r1, #1
 80138bc:	edd3 7a00 	vldr	s15, [r3]
 80138c0:	1a52      	subs	r2, r2, r1
 80138c2:	ee37 0a67 	vsub.f32	s0, s14, s15
 80138c6:	ee20 6a00 	vmul.f32	s12, s0, s0
 80138ca:	ed9f 5a3d 	vldr	s10, [pc, #244]	; 80139c0 <__ieee754_expf+0x170>
 80138ce:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80139c4 <__ieee754_expf+0x174>
 80138d2:	eee6 6a05 	vfma.f32	s13, s12, s10
 80138d6:	ed9f 5a3c 	vldr	s10, [pc, #240]	; 80139c8 <__ieee754_expf+0x178>
 80138da:	eea6 5a86 	vfma.f32	s10, s13, s12
 80138de:	eddf 6a3b 	vldr	s13, [pc, #236]	; 80139cc <__ieee754_expf+0x17c>
 80138e2:	eee5 6a06 	vfma.f32	s13, s10, s12
 80138e6:	ed9f 5a3a 	vldr	s10, [pc, #232]	; 80139d0 <__ieee754_expf+0x180>
 80138ea:	eea6 5a86 	vfma.f32	s10, s13, s12
 80138ee:	eef0 6a40 	vmov.f32	s13, s0
 80138f2:	eee5 6a46 	vfms.f32	s13, s10, s12
 80138f6:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 80138fa:	ee20 5a26 	vmul.f32	s10, s0, s13
 80138fe:	bb92      	cbnz	r2, 8013966 <__ieee754_expf+0x116>
 8013900:	ee76 6ac6 	vsub.f32	s13, s13, s12
 8013904:	eec5 7a26 	vdiv.f32	s15, s10, s13
 8013908:	ee37 0ac0 	vsub.f32	s0, s15, s0
 801390c:	ee35 0ac0 	vsub.f32	s0, s11, s0
 8013910:	4770      	bx	lr
 8013912:	4b30      	ldr	r3, [pc, #192]	; (80139d4 <__ieee754_expf+0x184>)
 8013914:	ed9f 7a30 	vldr	s14, [pc, #192]	; 80139d8 <__ieee754_expf+0x188>
 8013918:	eddf 6a30 	vldr	s13, [pc, #192]	; 80139dc <__ieee754_expf+0x18c>
 801391c:	4413      	add	r3, r2
 801391e:	edd3 7a00 	vldr	s15, [r3]
 8013922:	eee0 7a07 	vfma.f32	s15, s0, s14
 8013926:	eeb0 7a40 	vmov.f32	s14, s0
 801392a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801392e:	ee17 2a90 	vmov	r2, s15
 8013932:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013936:	eea7 7ae6 	vfms.f32	s14, s15, s13
 801393a:	eddf 6a29 	vldr	s13, [pc, #164]	; 80139e0 <__ieee754_expf+0x190>
 801393e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8013942:	e7be      	b.n	80138c2 <__ieee754_expf+0x72>
 8013944:	f1b3 5f50 	cmp.w	r3, #872415232	; 0x34000000
 8013948:	d20b      	bcs.n	8013962 <__ieee754_expf+0x112>
 801394a:	eddf 6a26 	vldr	s13, [pc, #152]	; 80139e4 <__ieee754_expf+0x194>
 801394e:	ee70 6a26 	vadd.f32	s13, s0, s13
 8013952:	eef4 6ae5 	vcmpe.f32	s13, s11
 8013956:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801395a:	dd02      	ble.n	8013962 <__ieee754_expf+0x112>
 801395c:	ee30 0a25 	vadd.f32	s0, s0, s11
 8013960:	4770      	bx	lr
 8013962:	2200      	movs	r2, #0
 8013964:	e7af      	b.n	80138c6 <__ieee754_expf+0x76>
 8013966:	ee36 6a66 	vsub.f32	s12, s12, s13
 801396a:	f112 0f7d 	cmn.w	r2, #125	; 0x7d
 801396e:	eec5 6a06 	vdiv.f32	s13, s10, s12
 8013972:	bfb8      	it	lt
 8013974:	3264      	addlt	r2, #100	; 0x64
 8013976:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801397a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801397e:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8013982:	ee17 3a90 	vmov	r3, s15
 8013986:	bfab      	itete	ge
 8013988:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 801398c:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 8013990:	ee00 3a10 	vmovge	s0, r3
 8013994:	eddf 7a14 	vldrlt	s15, [pc, #80]	; 80139e8 <__ieee754_expf+0x198>
 8013998:	bfbc      	itt	lt
 801399a:	ee00 3a10 	vmovlt	s0, r3
 801399e:	ee20 0a27 	vmullt.f32	s0, s0, s15
 80139a2:	4770      	bx	lr
 80139a4:	00000000 	.word	0x00000000
 80139a8:	42b17217 	.word	0x42b17217
 80139ac:	42cff1b5 	.word	0x42cff1b5
 80139b0:	3eb17218 	.word	0x3eb17218
 80139b4:	3f851591 	.word	0x3f851591
 80139b8:	08016e3c 	.word	0x08016e3c
 80139bc:	08016e44 	.word	0x08016e44
 80139c0:	3331bb4c 	.word	0x3331bb4c
 80139c4:	b5ddea0e 	.word	0xb5ddea0e
 80139c8:	388ab355 	.word	0x388ab355
 80139cc:	bb360b61 	.word	0xbb360b61
 80139d0:	3e2aaaab 	.word	0x3e2aaaab
 80139d4:	08016e34 	.word	0x08016e34
 80139d8:	3fb8aa3b 	.word	0x3fb8aa3b
 80139dc:	3f317180 	.word	0x3f317180
 80139e0:	3717f7d1 	.word	0x3717f7d1
 80139e4:	7149f2ca 	.word	0x7149f2ca
 80139e8:	0d800000 	.word	0x0d800000

080139ec <with_errnof>:
 80139ec:	b513      	push	{r0, r1, r4, lr}
 80139ee:	4604      	mov	r4, r0
 80139f0:	ed8d 0a01 	vstr	s0, [sp, #4]
 80139f4:	f000 fe6a 	bl	80146cc <__errno>
 80139f8:	ed9d 0a01 	vldr	s0, [sp, #4]
 80139fc:	6004      	str	r4, [r0, #0]
 80139fe:	b002      	add	sp, #8
 8013a00:	bd10      	pop	{r4, pc}

08013a02 <xflowf>:
 8013a02:	b130      	cbz	r0, 8013a12 <xflowf+0x10>
 8013a04:	eef1 7a40 	vneg.f32	s15, s0
 8013a08:	ee27 0a80 	vmul.f32	s0, s15, s0
 8013a0c:	2022      	movs	r0, #34	; 0x22
 8013a0e:	f7ff bfed 	b.w	80139ec <with_errnof>
 8013a12:	eef0 7a40 	vmov.f32	s15, s0
 8013a16:	e7f7      	b.n	8013a08 <xflowf+0x6>

08013a18 <__math_uflowf>:
 8013a18:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8013a20 <__math_uflowf+0x8>
 8013a1c:	f7ff bff1 	b.w	8013a02 <xflowf>
 8013a20:	10000000 	.word	0x10000000

08013a24 <__math_oflowf>:
 8013a24:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8013a2c <__math_oflowf+0x8>
 8013a28:	f7ff bfeb 	b.w	8013a02 <xflowf>
 8013a2c:	70000000 	.word	0x70000000

08013a30 <__cvt>:
 8013a30:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8013a34:	ec55 4b10 	vmov	r4, r5, d0
 8013a38:	2d00      	cmp	r5, #0
 8013a3a:	460e      	mov	r6, r1
 8013a3c:	4619      	mov	r1, r3
 8013a3e:	462b      	mov	r3, r5
 8013a40:	bfbb      	ittet	lt
 8013a42:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8013a46:	461d      	movlt	r5, r3
 8013a48:	2300      	movge	r3, #0
 8013a4a:	232d      	movlt	r3, #45	; 0x2d
 8013a4c:	700b      	strb	r3, [r1, #0]
 8013a4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8013a50:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8013a54:	4691      	mov	r9, r2
 8013a56:	f023 0820 	bic.w	r8, r3, #32
 8013a5a:	bfbc      	itt	lt
 8013a5c:	4622      	movlt	r2, r4
 8013a5e:	4614      	movlt	r4, r2
 8013a60:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8013a64:	d005      	beq.n	8013a72 <__cvt+0x42>
 8013a66:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8013a6a:	d100      	bne.n	8013a6e <__cvt+0x3e>
 8013a6c:	3601      	adds	r6, #1
 8013a6e:	2102      	movs	r1, #2
 8013a70:	e000      	b.n	8013a74 <__cvt+0x44>
 8013a72:	2103      	movs	r1, #3
 8013a74:	ab03      	add	r3, sp, #12
 8013a76:	9301      	str	r3, [sp, #4]
 8013a78:	ab02      	add	r3, sp, #8
 8013a7a:	9300      	str	r3, [sp, #0]
 8013a7c:	ec45 4b10 	vmov	d0, r4, r5
 8013a80:	4653      	mov	r3, sl
 8013a82:	4632      	mov	r2, r6
 8013a84:	f000 fee8 	bl	8014858 <_dtoa_r>
 8013a88:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8013a8c:	4607      	mov	r7, r0
 8013a8e:	d102      	bne.n	8013a96 <__cvt+0x66>
 8013a90:	f019 0f01 	tst.w	r9, #1
 8013a94:	d022      	beq.n	8013adc <__cvt+0xac>
 8013a96:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8013a9a:	eb07 0906 	add.w	r9, r7, r6
 8013a9e:	d110      	bne.n	8013ac2 <__cvt+0x92>
 8013aa0:	783b      	ldrb	r3, [r7, #0]
 8013aa2:	2b30      	cmp	r3, #48	; 0x30
 8013aa4:	d10a      	bne.n	8013abc <__cvt+0x8c>
 8013aa6:	2200      	movs	r2, #0
 8013aa8:	2300      	movs	r3, #0
 8013aaa:	4620      	mov	r0, r4
 8013aac:	4629      	mov	r1, r5
 8013aae:	f7ed f833 	bl	8000b18 <__aeabi_dcmpeq>
 8013ab2:	b918      	cbnz	r0, 8013abc <__cvt+0x8c>
 8013ab4:	f1c6 0601 	rsb	r6, r6, #1
 8013ab8:	f8ca 6000 	str.w	r6, [sl]
 8013abc:	f8da 3000 	ldr.w	r3, [sl]
 8013ac0:	4499      	add	r9, r3
 8013ac2:	2200      	movs	r2, #0
 8013ac4:	2300      	movs	r3, #0
 8013ac6:	4620      	mov	r0, r4
 8013ac8:	4629      	mov	r1, r5
 8013aca:	f7ed f825 	bl	8000b18 <__aeabi_dcmpeq>
 8013ace:	b108      	cbz	r0, 8013ad4 <__cvt+0xa4>
 8013ad0:	f8cd 900c 	str.w	r9, [sp, #12]
 8013ad4:	2230      	movs	r2, #48	; 0x30
 8013ad6:	9b03      	ldr	r3, [sp, #12]
 8013ad8:	454b      	cmp	r3, r9
 8013ada:	d307      	bcc.n	8013aec <__cvt+0xbc>
 8013adc:	9b03      	ldr	r3, [sp, #12]
 8013ade:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8013ae0:	1bdb      	subs	r3, r3, r7
 8013ae2:	4638      	mov	r0, r7
 8013ae4:	6013      	str	r3, [r2, #0]
 8013ae6:	b004      	add	sp, #16
 8013ae8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013aec:	1c59      	adds	r1, r3, #1
 8013aee:	9103      	str	r1, [sp, #12]
 8013af0:	701a      	strb	r2, [r3, #0]
 8013af2:	e7f0      	b.n	8013ad6 <__cvt+0xa6>

08013af4 <__exponent>:
 8013af4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013af6:	4603      	mov	r3, r0
 8013af8:	2900      	cmp	r1, #0
 8013afa:	bfb8      	it	lt
 8013afc:	4249      	neglt	r1, r1
 8013afe:	f803 2b02 	strb.w	r2, [r3], #2
 8013b02:	bfb4      	ite	lt
 8013b04:	222d      	movlt	r2, #45	; 0x2d
 8013b06:	222b      	movge	r2, #43	; 0x2b
 8013b08:	2909      	cmp	r1, #9
 8013b0a:	7042      	strb	r2, [r0, #1]
 8013b0c:	dd2a      	ble.n	8013b64 <__exponent+0x70>
 8013b0e:	f10d 0207 	add.w	r2, sp, #7
 8013b12:	4617      	mov	r7, r2
 8013b14:	260a      	movs	r6, #10
 8013b16:	4694      	mov	ip, r2
 8013b18:	fb91 f5f6 	sdiv	r5, r1, r6
 8013b1c:	fb06 1415 	mls	r4, r6, r5, r1
 8013b20:	3430      	adds	r4, #48	; 0x30
 8013b22:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8013b26:	460c      	mov	r4, r1
 8013b28:	2c63      	cmp	r4, #99	; 0x63
 8013b2a:	f102 32ff 	add.w	r2, r2, #4294967295
 8013b2e:	4629      	mov	r1, r5
 8013b30:	dcf1      	bgt.n	8013b16 <__exponent+0x22>
 8013b32:	3130      	adds	r1, #48	; 0x30
 8013b34:	f1ac 0402 	sub.w	r4, ip, #2
 8013b38:	f802 1c01 	strb.w	r1, [r2, #-1]
 8013b3c:	1c41      	adds	r1, r0, #1
 8013b3e:	4622      	mov	r2, r4
 8013b40:	42ba      	cmp	r2, r7
 8013b42:	d30a      	bcc.n	8013b5a <__exponent+0x66>
 8013b44:	f10d 0209 	add.w	r2, sp, #9
 8013b48:	eba2 020c 	sub.w	r2, r2, ip
 8013b4c:	42bc      	cmp	r4, r7
 8013b4e:	bf88      	it	hi
 8013b50:	2200      	movhi	r2, #0
 8013b52:	4413      	add	r3, r2
 8013b54:	1a18      	subs	r0, r3, r0
 8013b56:	b003      	add	sp, #12
 8013b58:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013b5a:	f812 5b01 	ldrb.w	r5, [r2], #1
 8013b5e:	f801 5f01 	strb.w	r5, [r1, #1]!
 8013b62:	e7ed      	b.n	8013b40 <__exponent+0x4c>
 8013b64:	2330      	movs	r3, #48	; 0x30
 8013b66:	3130      	adds	r1, #48	; 0x30
 8013b68:	7083      	strb	r3, [r0, #2]
 8013b6a:	70c1      	strb	r1, [r0, #3]
 8013b6c:	1d03      	adds	r3, r0, #4
 8013b6e:	e7f1      	b.n	8013b54 <__exponent+0x60>

08013b70 <_printf_float>:
 8013b70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b74:	ed2d 8b02 	vpush	{d8}
 8013b78:	b08d      	sub	sp, #52	; 0x34
 8013b7a:	460c      	mov	r4, r1
 8013b7c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8013b80:	4616      	mov	r6, r2
 8013b82:	461f      	mov	r7, r3
 8013b84:	4605      	mov	r5, r0
 8013b86:	f000 fd01 	bl	801458c <_localeconv_r>
 8013b8a:	f8d0 a000 	ldr.w	sl, [r0]
 8013b8e:	4650      	mov	r0, sl
 8013b90:	f7ec fb96 	bl	80002c0 <strlen>
 8013b94:	2300      	movs	r3, #0
 8013b96:	930a      	str	r3, [sp, #40]	; 0x28
 8013b98:	6823      	ldr	r3, [r4, #0]
 8013b9a:	9305      	str	r3, [sp, #20]
 8013b9c:	f8d8 3000 	ldr.w	r3, [r8]
 8013ba0:	f894 b018 	ldrb.w	fp, [r4, #24]
 8013ba4:	3307      	adds	r3, #7
 8013ba6:	f023 0307 	bic.w	r3, r3, #7
 8013baa:	f103 0208 	add.w	r2, r3, #8
 8013bae:	f8c8 2000 	str.w	r2, [r8]
 8013bb2:	e9d3 8900 	ldrd	r8, r9, [r3]
 8013bb6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8013bba:	9307      	str	r3, [sp, #28]
 8013bbc:	f8cd 8018 	str.w	r8, [sp, #24]
 8013bc0:	ee08 0a10 	vmov	s16, r0
 8013bc4:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8013bc8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013bcc:	4b9e      	ldr	r3, [pc, #632]	; (8013e48 <_printf_float+0x2d8>)
 8013bce:	f04f 32ff 	mov.w	r2, #4294967295
 8013bd2:	f7ec ffd3 	bl	8000b7c <__aeabi_dcmpun>
 8013bd6:	bb88      	cbnz	r0, 8013c3c <_printf_float+0xcc>
 8013bd8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8013bdc:	4b9a      	ldr	r3, [pc, #616]	; (8013e48 <_printf_float+0x2d8>)
 8013bde:	f04f 32ff 	mov.w	r2, #4294967295
 8013be2:	f7ec ffad 	bl	8000b40 <__aeabi_dcmple>
 8013be6:	bb48      	cbnz	r0, 8013c3c <_printf_float+0xcc>
 8013be8:	2200      	movs	r2, #0
 8013bea:	2300      	movs	r3, #0
 8013bec:	4640      	mov	r0, r8
 8013bee:	4649      	mov	r1, r9
 8013bf0:	f7ec ff9c 	bl	8000b2c <__aeabi_dcmplt>
 8013bf4:	b110      	cbz	r0, 8013bfc <_printf_float+0x8c>
 8013bf6:	232d      	movs	r3, #45	; 0x2d
 8013bf8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013bfc:	4a93      	ldr	r2, [pc, #588]	; (8013e4c <_printf_float+0x2dc>)
 8013bfe:	4b94      	ldr	r3, [pc, #592]	; (8013e50 <_printf_float+0x2e0>)
 8013c00:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8013c04:	bf94      	ite	ls
 8013c06:	4690      	movls	r8, r2
 8013c08:	4698      	movhi	r8, r3
 8013c0a:	2303      	movs	r3, #3
 8013c0c:	6123      	str	r3, [r4, #16]
 8013c0e:	9b05      	ldr	r3, [sp, #20]
 8013c10:	f023 0304 	bic.w	r3, r3, #4
 8013c14:	6023      	str	r3, [r4, #0]
 8013c16:	f04f 0900 	mov.w	r9, #0
 8013c1a:	9700      	str	r7, [sp, #0]
 8013c1c:	4633      	mov	r3, r6
 8013c1e:	aa0b      	add	r2, sp, #44	; 0x2c
 8013c20:	4621      	mov	r1, r4
 8013c22:	4628      	mov	r0, r5
 8013c24:	f000 f9da 	bl	8013fdc <_printf_common>
 8013c28:	3001      	adds	r0, #1
 8013c2a:	f040 8090 	bne.w	8013d4e <_printf_float+0x1de>
 8013c2e:	f04f 30ff 	mov.w	r0, #4294967295
 8013c32:	b00d      	add	sp, #52	; 0x34
 8013c34:	ecbd 8b02 	vpop	{d8}
 8013c38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c3c:	4642      	mov	r2, r8
 8013c3e:	464b      	mov	r3, r9
 8013c40:	4640      	mov	r0, r8
 8013c42:	4649      	mov	r1, r9
 8013c44:	f7ec ff9a 	bl	8000b7c <__aeabi_dcmpun>
 8013c48:	b140      	cbz	r0, 8013c5c <_printf_float+0xec>
 8013c4a:	464b      	mov	r3, r9
 8013c4c:	2b00      	cmp	r3, #0
 8013c4e:	bfbc      	itt	lt
 8013c50:	232d      	movlt	r3, #45	; 0x2d
 8013c52:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8013c56:	4a7f      	ldr	r2, [pc, #508]	; (8013e54 <_printf_float+0x2e4>)
 8013c58:	4b7f      	ldr	r3, [pc, #508]	; (8013e58 <_printf_float+0x2e8>)
 8013c5a:	e7d1      	b.n	8013c00 <_printf_float+0x90>
 8013c5c:	6863      	ldr	r3, [r4, #4]
 8013c5e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8013c62:	9206      	str	r2, [sp, #24]
 8013c64:	1c5a      	adds	r2, r3, #1
 8013c66:	d13f      	bne.n	8013ce8 <_printf_float+0x178>
 8013c68:	2306      	movs	r3, #6
 8013c6a:	6063      	str	r3, [r4, #4]
 8013c6c:	9b05      	ldr	r3, [sp, #20]
 8013c6e:	6861      	ldr	r1, [r4, #4]
 8013c70:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8013c74:	2300      	movs	r3, #0
 8013c76:	9303      	str	r3, [sp, #12]
 8013c78:	ab0a      	add	r3, sp, #40	; 0x28
 8013c7a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8013c7e:	ab09      	add	r3, sp, #36	; 0x24
 8013c80:	ec49 8b10 	vmov	d0, r8, r9
 8013c84:	9300      	str	r3, [sp, #0]
 8013c86:	6022      	str	r2, [r4, #0]
 8013c88:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8013c8c:	4628      	mov	r0, r5
 8013c8e:	f7ff fecf 	bl	8013a30 <__cvt>
 8013c92:	9b06      	ldr	r3, [sp, #24]
 8013c94:	9909      	ldr	r1, [sp, #36]	; 0x24
 8013c96:	2b47      	cmp	r3, #71	; 0x47
 8013c98:	4680      	mov	r8, r0
 8013c9a:	d108      	bne.n	8013cae <_printf_float+0x13e>
 8013c9c:	1cc8      	adds	r0, r1, #3
 8013c9e:	db02      	blt.n	8013ca6 <_printf_float+0x136>
 8013ca0:	6863      	ldr	r3, [r4, #4]
 8013ca2:	4299      	cmp	r1, r3
 8013ca4:	dd41      	ble.n	8013d2a <_printf_float+0x1ba>
 8013ca6:	f1ab 0302 	sub.w	r3, fp, #2
 8013caa:	fa5f fb83 	uxtb.w	fp, r3
 8013cae:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8013cb2:	d820      	bhi.n	8013cf6 <_printf_float+0x186>
 8013cb4:	3901      	subs	r1, #1
 8013cb6:	465a      	mov	r2, fp
 8013cb8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8013cbc:	9109      	str	r1, [sp, #36]	; 0x24
 8013cbe:	f7ff ff19 	bl	8013af4 <__exponent>
 8013cc2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013cc4:	1813      	adds	r3, r2, r0
 8013cc6:	2a01      	cmp	r2, #1
 8013cc8:	4681      	mov	r9, r0
 8013cca:	6123      	str	r3, [r4, #16]
 8013ccc:	dc02      	bgt.n	8013cd4 <_printf_float+0x164>
 8013cce:	6822      	ldr	r2, [r4, #0]
 8013cd0:	07d2      	lsls	r2, r2, #31
 8013cd2:	d501      	bpl.n	8013cd8 <_printf_float+0x168>
 8013cd4:	3301      	adds	r3, #1
 8013cd6:	6123      	str	r3, [r4, #16]
 8013cd8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8013cdc:	2b00      	cmp	r3, #0
 8013cde:	d09c      	beq.n	8013c1a <_printf_float+0xaa>
 8013ce0:	232d      	movs	r3, #45	; 0x2d
 8013ce2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8013ce6:	e798      	b.n	8013c1a <_printf_float+0xaa>
 8013ce8:	9a06      	ldr	r2, [sp, #24]
 8013cea:	2a47      	cmp	r2, #71	; 0x47
 8013cec:	d1be      	bne.n	8013c6c <_printf_float+0xfc>
 8013cee:	2b00      	cmp	r3, #0
 8013cf0:	d1bc      	bne.n	8013c6c <_printf_float+0xfc>
 8013cf2:	2301      	movs	r3, #1
 8013cf4:	e7b9      	b.n	8013c6a <_printf_float+0xfa>
 8013cf6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8013cfa:	d118      	bne.n	8013d2e <_printf_float+0x1be>
 8013cfc:	2900      	cmp	r1, #0
 8013cfe:	6863      	ldr	r3, [r4, #4]
 8013d00:	dd0b      	ble.n	8013d1a <_printf_float+0x1aa>
 8013d02:	6121      	str	r1, [r4, #16]
 8013d04:	b913      	cbnz	r3, 8013d0c <_printf_float+0x19c>
 8013d06:	6822      	ldr	r2, [r4, #0]
 8013d08:	07d0      	lsls	r0, r2, #31
 8013d0a:	d502      	bpl.n	8013d12 <_printf_float+0x1a2>
 8013d0c:	3301      	adds	r3, #1
 8013d0e:	440b      	add	r3, r1
 8013d10:	6123      	str	r3, [r4, #16]
 8013d12:	65a1      	str	r1, [r4, #88]	; 0x58
 8013d14:	f04f 0900 	mov.w	r9, #0
 8013d18:	e7de      	b.n	8013cd8 <_printf_float+0x168>
 8013d1a:	b913      	cbnz	r3, 8013d22 <_printf_float+0x1b2>
 8013d1c:	6822      	ldr	r2, [r4, #0]
 8013d1e:	07d2      	lsls	r2, r2, #31
 8013d20:	d501      	bpl.n	8013d26 <_printf_float+0x1b6>
 8013d22:	3302      	adds	r3, #2
 8013d24:	e7f4      	b.n	8013d10 <_printf_float+0x1a0>
 8013d26:	2301      	movs	r3, #1
 8013d28:	e7f2      	b.n	8013d10 <_printf_float+0x1a0>
 8013d2a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8013d2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013d30:	4299      	cmp	r1, r3
 8013d32:	db05      	blt.n	8013d40 <_printf_float+0x1d0>
 8013d34:	6823      	ldr	r3, [r4, #0]
 8013d36:	6121      	str	r1, [r4, #16]
 8013d38:	07d8      	lsls	r0, r3, #31
 8013d3a:	d5ea      	bpl.n	8013d12 <_printf_float+0x1a2>
 8013d3c:	1c4b      	adds	r3, r1, #1
 8013d3e:	e7e7      	b.n	8013d10 <_printf_float+0x1a0>
 8013d40:	2900      	cmp	r1, #0
 8013d42:	bfd4      	ite	le
 8013d44:	f1c1 0202 	rsble	r2, r1, #2
 8013d48:	2201      	movgt	r2, #1
 8013d4a:	4413      	add	r3, r2
 8013d4c:	e7e0      	b.n	8013d10 <_printf_float+0x1a0>
 8013d4e:	6823      	ldr	r3, [r4, #0]
 8013d50:	055a      	lsls	r2, r3, #21
 8013d52:	d407      	bmi.n	8013d64 <_printf_float+0x1f4>
 8013d54:	6923      	ldr	r3, [r4, #16]
 8013d56:	4642      	mov	r2, r8
 8013d58:	4631      	mov	r1, r6
 8013d5a:	4628      	mov	r0, r5
 8013d5c:	47b8      	blx	r7
 8013d5e:	3001      	adds	r0, #1
 8013d60:	d12c      	bne.n	8013dbc <_printf_float+0x24c>
 8013d62:	e764      	b.n	8013c2e <_printf_float+0xbe>
 8013d64:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8013d68:	f240 80e0 	bls.w	8013f2c <_printf_float+0x3bc>
 8013d6c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8013d70:	2200      	movs	r2, #0
 8013d72:	2300      	movs	r3, #0
 8013d74:	f7ec fed0 	bl	8000b18 <__aeabi_dcmpeq>
 8013d78:	2800      	cmp	r0, #0
 8013d7a:	d034      	beq.n	8013de6 <_printf_float+0x276>
 8013d7c:	4a37      	ldr	r2, [pc, #220]	; (8013e5c <_printf_float+0x2ec>)
 8013d7e:	2301      	movs	r3, #1
 8013d80:	4631      	mov	r1, r6
 8013d82:	4628      	mov	r0, r5
 8013d84:	47b8      	blx	r7
 8013d86:	3001      	adds	r0, #1
 8013d88:	f43f af51 	beq.w	8013c2e <_printf_float+0xbe>
 8013d8c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013d90:	429a      	cmp	r2, r3
 8013d92:	db02      	blt.n	8013d9a <_printf_float+0x22a>
 8013d94:	6823      	ldr	r3, [r4, #0]
 8013d96:	07d8      	lsls	r0, r3, #31
 8013d98:	d510      	bpl.n	8013dbc <_printf_float+0x24c>
 8013d9a:	ee18 3a10 	vmov	r3, s16
 8013d9e:	4652      	mov	r2, sl
 8013da0:	4631      	mov	r1, r6
 8013da2:	4628      	mov	r0, r5
 8013da4:	47b8      	blx	r7
 8013da6:	3001      	adds	r0, #1
 8013da8:	f43f af41 	beq.w	8013c2e <_printf_float+0xbe>
 8013dac:	f04f 0800 	mov.w	r8, #0
 8013db0:	f104 091a 	add.w	r9, r4, #26
 8013db4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013db6:	3b01      	subs	r3, #1
 8013db8:	4543      	cmp	r3, r8
 8013dba:	dc09      	bgt.n	8013dd0 <_printf_float+0x260>
 8013dbc:	6823      	ldr	r3, [r4, #0]
 8013dbe:	079b      	lsls	r3, r3, #30
 8013dc0:	f100 8107 	bmi.w	8013fd2 <_printf_float+0x462>
 8013dc4:	68e0      	ldr	r0, [r4, #12]
 8013dc6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013dc8:	4298      	cmp	r0, r3
 8013dca:	bfb8      	it	lt
 8013dcc:	4618      	movlt	r0, r3
 8013dce:	e730      	b.n	8013c32 <_printf_float+0xc2>
 8013dd0:	2301      	movs	r3, #1
 8013dd2:	464a      	mov	r2, r9
 8013dd4:	4631      	mov	r1, r6
 8013dd6:	4628      	mov	r0, r5
 8013dd8:	47b8      	blx	r7
 8013dda:	3001      	adds	r0, #1
 8013ddc:	f43f af27 	beq.w	8013c2e <_printf_float+0xbe>
 8013de0:	f108 0801 	add.w	r8, r8, #1
 8013de4:	e7e6      	b.n	8013db4 <_printf_float+0x244>
 8013de6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013de8:	2b00      	cmp	r3, #0
 8013dea:	dc39      	bgt.n	8013e60 <_printf_float+0x2f0>
 8013dec:	4a1b      	ldr	r2, [pc, #108]	; (8013e5c <_printf_float+0x2ec>)
 8013dee:	2301      	movs	r3, #1
 8013df0:	4631      	mov	r1, r6
 8013df2:	4628      	mov	r0, r5
 8013df4:	47b8      	blx	r7
 8013df6:	3001      	adds	r0, #1
 8013df8:	f43f af19 	beq.w	8013c2e <_printf_float+0xbe>
 8013dfc:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8013e00:	4313      	orrs	r3, r2
 8013e02:	d102      	bne.n	8013e0a <_printf_float+0x29a>
 8013e04:	6823      	ldr	r3, [r4, #0]
 8013e06:	07d9      	lsls	r1, r3, #31
 8013e08:	d5d8      	bpl.n	8013dbc <_printf_float+0x24c>
 8013e0a:	ee18 3a10 	vmov	r3, s16
 8013e0e:	4652      	mov	r2, sl
 8013e10:	4631      	mov	r1, r6
 8013e12:	4628      	mov	r0, r5
 8013e14:	47b8      	blx	r7
 8013e16:	3001      	adds	r0, #1
 8013e18:	f43f af09 	beq.w	8013c2e <_printf_float+0xbe>
 8013e1c:	f04f 0900 	mov.w	r9, #0
 8013e20:	f104 0a1a 	add.w	sl, r4, #26
 8013e24:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013e26:	425b      	negs	r3, r3
 8013e28:	454b      	cmp	r3, r9
 8013e2a:	dc01      	bgt.n	8013e30 <_printf_float+0x2c0>
 8013e2c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013e2e:	e792      	b.n	8013d56 <_printf_float+0x1e6>
 8013e30:	2301      	movs	r3, #1
 8013e32:	4652      	mov	r2, sl
 8013e34:	4631      	mov	r1, r6
 8013e36:	4628      	mov	r0, r5
 8013e38:	47b8      	blx	r7
 8013e3a:	3001      	adds	r0, #1
 8013e3c:	f43f aef7 	beq.w	8013c2e <_printf_float+0xbe>
 8013e40:	f109 0901 	add.w	r9, r9, #1
 8013e44:	e7ee      	b.n	8013e24 <_printf_float+0x2b4>
 8013e46:	bf00      	nop
 8013e48:	7fefffff 	.word	0x7fefffff
 8013e4c:	08016e4c 	.word	0x08016e4c
 8013e50:	08016e50 	.word	0x08016e50
 8013e54:	08016e54 	.word	0x08016e54
 8013e58:	08016e58 	.word	0x08016e58
 8013e5c:	08016e5c 	.word	0x08016e5c
 8013e60:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013e62:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8013e64:	429a      	cmp	r2, r3
 8013e66:	bfa8      	it	ge
 8013e68:	461a      	movge	r2, r3
 8013e6a:	2a00      	cmp	r2, #0
 8013e6c:	4691      	mov	r9, r2
 8013e6e:	dc37      	bgt.n	8013ee0 <_printf_float+0x370>
 8013e70:	f04f 0b00 	mov.w	fp, #0
 8013e74:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013e78:	f104 021a 	add.w	r2, r4, #26
 8013e7c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8013e7e:	9305      	str	r3, [sp, #20]
 8013e80:	eba3 0309 	sub.w	r3, r3, r9
 8013e84:	455b      	cmp	r3, fp
 8013e86:	dc33      	bgt.n	8013ef0 <_printf_float+0x380>
 8013e88:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013e8c:	429a      	cmp	r2, r3
 8013e8e:	db3b      	blt.n	8013f08 <_printf_float+0x398>
 8013e90:	6823      	ldr	r3, [r4, #0]
 8013e92:	07da      	lsls	r2, r3, #31
 8013e94:	d438      	bmi.n	8013f08 <_printf_float+0x398>
 8013e96:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8013e9a:	eba2 0903 	sub.w	r9, r2, r3
 8013e9e:	9b05      	ldr	r3, [sp, #20]
 8013ea0:	1ad2      	subs	r2, r2, r3
 8013ea2:	4591      	cmp	r9, r2
 8013ea4:	bfa8      	it	ge
 8013ea6:	4691      	movge	r9, r2
 8013ea8:	f1b9 0f00 	cmp.w	r9, #0
 8013eac:	dc35      	bgt.n	8013f1a <_printf_float+0x3aa>
 8013eae:	f04f 0800 	mov.w	r8, #0
 8013eb2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8013eb6:	f104 0a1a 	add.w	sl, r4, #26
 8013eba:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8013ebe:	1a9b      	subs	r3, r3, r2
 8013ec0:	eba3 0309 	sub.w	r3, r3, r9
 8013ec4:	4543      	cmp	r3, r8
 8013ec6:	f77f af79 	ble.w	8013dbc <_printf_float+0x24c>
 8013eca:	2301      	movs	r3, #1
 8013ecc:	4652      	mov	r2, sl
 8013ece:	4631      	mov	r1, r6
 8013ed0:	4628      	mov	r0, r5
 8013ed2:	47b8      	blx	r7
 8013ed4:	3001      	adds	r0, #1
 8013ed6:	f43f aeaa 	beq.w	8013c2e <_printf_float+0xbe>
 8013eda:	f108 0801 	add.w	r8, r8, #1
 8013ede:	e7ec      	b.n	8013eba <_printf_float+0x34a>
 8013ee0:	4613      	mov	r3, r2
 8013ee2:	4631      	mov	r1, r6
 8013ee4:	4642      	mov	r2, r8
 8013ee6:	4628      	mov	r0, r5
 8013ee8:	47b8      	blx	r7
 8013eea:	3001      	adds	r0, #1
 8013eec:	d1c0      	bne.n	8013e70 <_printf_float+0x300>
 8013eee:	e69e      	b.n	8013c2e <_printf_float+0xbe>
 8013ef0:	2301      	movs	r3, #1
 8013ef2:	4631      	mov	r1, r6
 8013ef4:	4628      	mov	r0, r5
 8013ef6:	9205      	str	r2, [sp, #20]
 8013ef8:	47b8      	blx	r7
 8013efa:	3001      	adds	r0, #1
 8013efc:	f43f ae97 	beq.w	8013c2e <_printf_float+0xbe>
 8013f00:	9a05      	ldr	r2, [sp, #20]
 8013f02:	f10b 0b01 	add.w	fp, fp, #1
 8013f06:	e7b9      	b.n	8013e7c <_printf_float+0x30c>
 8013f08:	ee18 3a10 	vmov	r3, s16
 8013f0c:	4652      	mov	r2, sl
 8013f0e:	4631      	mov	r1, r6
 8013f10:	4628      	mov	r0, r5
 8013f12:	47b8      	blx	r7
 8013f14:	3001      	adds	r0, #1
 8013f16:	d1be      	bne.n	8013e96 <_printf_float+0x326>
 8013f18:	e689      	b.n	8013c2e <_printf_float+0xbe>
 8013f1a:	9a05      	ldr	r2, [sp, #20]
 8013f1c:	464b      	mov	r3, r9
 8013f1e:	4442      	add	r2, r8
 8013f20:	4631      	mov	r1, r6
 8013f22:	4628      	mov	r0, r5
 8013f24:	47b8      	blx	r7
 8013f26:	3001      	adds	r0, #1
 8013f28:	d1c1      	bne.n	8013eae <_printf_float+0x33e>
 8013f2a:	e680      	b.n	8013c2e <_printf_float+0xbe>
 8013f2c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8013f2e:	2a01      	cmp	r2, #1
 8013f30:	dc01      	bgt.n	8013f36 <_printf_float+0x3c6>
 8013f32:	07db      	lsls	r3, r3, #31
 8013f34:	d53a      	bpl.n	8013fac <_printf_float+0x43c>
 8013f36:	2301      	movs	r3, #1
 8013f38:	4642      	mov	r2, r8
 8013f3a:	4631      	mov	r1, r6
 8013f3c:	4628      	mov	r0, r5
 8013f3e:	47b8      	blx	r7
 8013f40:	3001      	adds	r0, #1
 8013f42:	f43f ae74 	beq.w	8013c2e <_printf_float+0xbe>
 8013f46:	ee18 3a10 	vmov	r3, s16
 8013f4a:	4652      	mov	r2, sl
 8013f4c:	4631      	mov	r1, r6
 8013f4e:	4628      	mov	r0, r5
 8013f50:	47b8      	blx	r7
 8013f52:	3001      	adds	r0, #1
 8013f54:	f43f ae6b 	beq.w	8013c2e <_printf_float+0xbe>
 8013f58:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8013f5c:	2200      	movs	r2, #0
 8013f5e:	2300      	movs	r3, #0
 8013f60:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8013f64:	f7ec fdd8 	bl	8000b18 <__aeabi_dcmpeq>
 8013f68:	b9d8      	cbnz	r0, 8013fa2 <_printf_float+0x432>
 8013f6a:	f10a 33ff 	add.w	r3, sl, #4294967295
 8013f6e:	f108 0201 	add.w	r2, r8, #1
 8013f72:	4631      	mov	r1, r6
 8013f74:	4628      	mov	r0, r5
 8013f76:	47b8      	blx	r7
 8013f78:	3001      	adds	r0, #1
 8013f7a:	d10e      	bne.n	8013f9a <_printf_float+0x42a>
 8013f7c:	e657      	b.n	8013c2e <_printf_float+0xbe>
 8013f7e:	2301      	movs	r3, #1
 8013f80:	4652      	mov	r2, sl
 8013f82:	4631      	mov	r1, r6
 8013f84:	4628      	mov	r0, r5
 8013f86:	47b8      	blx	r7
 8013f88:	3001      	adds	r0, #1
 8013f8a:	f43f ae50 	beq.w	8013c2e <_printf_float+0xbe>
 8013f8e:	f108 0801 	add.w	r8, r8, #1
 8013f92:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013f94:	3b01      	subs	r3, #1
 8013f96:	4543      	cmp	r3, r8
 8013f98:	dcf1      	bgt.n	8013f7e <_printf_float+0x40e>
 8013f9a:	464b      	mov	r3, r9
 8013f9c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8013fa0:	e6da      	b.n	8013d58 <_printf_float+0x1e8>
 8013fa2:	f04f 0800 	mov.w	r8, #0
 8013fa6:	f104 0a1a 	add.w	sl, r4, #26
 8013faa:	e7f2      	b.n	8013f92 <_printf_float+0x422>
 8013fac:	2301      	movs	r3, #1
 8013fae:	4642      	mov	r2, r8
 8013fb0:	e7df      	b.n	8013f72 <_printf_float+0x402>
 8013fb2:	2301      	movs	r3, #1
 8013fb4:	464a      	mov	r2, r9
 8013fb6:	4631      	mov	r1, r6
 8013fb8:	4628      	mov	r0, r5
 8013fba:	47b8      	blx	r7
 8013fbc:	3001      	adds	r0, #1
 8013fbe:	f43f ae36 	beq.w	8013c2e <_printf_float+0xbe>
 8013fc2:	f108 0801 	add.w	r8, r8, #1
 8013fc6:	68e3      	ldr	r3, [r4, #12]
 8013fc8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8013fca:	1a5b      	subs	r3, r3, r1
 8013fcc:	4543      	cmp	r3, r8
 8013fce:	dcf0      	bgt.n	8013fb2 <_printf_float+0x442>
 8013fd0:	e6f8      	b.n	8013dc4 <_printf_float+0x254>
 8013fd2:	f04f 0800 	mov.w	r8, #0
 8013fd6:	f104 0919 	add.w	r9, r4, #25
 8013fda:	e7f4      	b.n	8013fc6 <_printf_float+0x456>

08013fdc <_printf_common>:
 8013fdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013fe0:	4616      	mov	r6, r2
 8013fe2:	4699      	mov	r9, r3
 8013fe4:	688a      	ldr	r2, [r1, #8]
 8013fe6:	690b      	ldr	r3, [r1, #16]
 8013fe8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8013fec:	4293      	cmp	r3, r2
 8013fee:	bfb8      	it	lt
 8013ff0:	4613      	movlt	r3, r2
 8013ff2:	6033      	str	r3, [r6, #0]
 8013ff4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8013ff8:	4607      	mov	r7, r0
 8013ffa:	460c      	mov	r4, r1
 8013ffc:	b10a      	cbz	r2, 8014002 <_printf_common+0x26>
 8013ffe:	3301      	adds	r3, #1
 8014000:	6033      	str	r3, [r6, #0]
 8014002:	6823      	ldr	r3, [r4, #0]
 8014004:	0699      	lsls	r1, r3, #26
 8014006:	bf42      	ittt	mi
 8014008:	6833      	ldrmi	r3, [r6, #0]
 801400a:	3302      	addmi	r3, #2
 801400c:	6033      	strmi	r3, [r6, #0]
 801400e:	6825      	ldr	r5, [r4, #0]
 8014010:	f015 0506 	ands.w	r5, r5, #6
 8014014:	d106      	bne.n	8014024 <_printf_common+0x48>
 8014016:	f104 0a19 	add.w	sl, r4, #25
 801401a:	68e3      	ldr	r3, [r4, #12]
 801401c:	6832      	ldr	r2, [r6, #0]
 801401e:	1a9b      	subs	r3, r3, r2
 8014020:	42ab      	cmp	r3, r5
 8014022:	dc26      	bgt.n	8014072 <_printf_common+0x96>
 8014024:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8014028:	1e13      	subs	r3, r2, #0
 801402a:	6822      	ldr	r2, [r4, #0]
 801402c:	bf18      	it	ne
 801402e:	2301      	movne	r3, #1
 8014030:	0692      	lsls	r2, r2, #26
 8014032:	d42b      	bmi.n	801408c <_printf_common+0xb0>
 8014034:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8014038:	4649      	mov	r1, r9
 801403a:	4638      	mov	r0, r7
 801403c:	47c0      	blx	r8
 801403e:	3001      	adds	r0, #1
 8014040:	d01e      	beq.n	8014080 <_printf_common+0xa4>
 8014042:	6823      	ldr	r3, [r4, #0]
 8014044:	6922      	ldr	r2, [r4, #16]
 8014046:	f003 0306 	and.w	r3, r3, #6
 801404a:	2b04      	cmp	r3, #4
 801404c:	bf02      	ittt	eq
 801404e:	68e5      	ldreq	r5, [r4, #12]
 8014050:	6833      	ldreq	r3, [r6, #0]
 8014052:	1aed      	subeq	r5, r5, r3
 8014054:	68a3      	ldr	r3, [r4, #8]
 8014056:	bf0c      	ite	eq
 8014058:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801405c:	2500      	movne	r5, #0
 801405e:	4293      	cmp	r3, r2
 8014060:	bfc4      	itt	gt
 8014062:	1a9b      	subgt	r3, r3, r2
 8014064:	18ed      	addgt	r5, r5, r3
 8014066:	2600      	movs	r6, #0
 8014068:	341a      	adds	r4, #26
 801406a:	42b5      	cmp	r5, r6
 801406c:	d11a      	bne.n	80140a4 <_printf_common+0xc8>
 801406e:	2000      	movs	r0, #0
 8014070:	e008      	b.n	8014084 <_printf_common+0xa8>
 8014072:	2301      	movs	r3, #1
 8014074:	4652      	mov	r2, sl
 8014076:	4649      	mov	r1, r9
 8014078:	4638      	mov	r0, r7
 801407a:	47c0      	blx	r8
 801407c:	3001      	adds	r0, #1
 801407e:	d103      	bne.n	8014088 <_printf_common+0xac>
 8014080:	f04f 30ff 	mov.w	r0, #4294967295
 8014084:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014088:	3501      	adds	r5, #1
 801408a:	e7c6      	b.n	801401a <_printf_common+0x3e>
 801408c:	18e1      	adds	r1, r4, r3
 801408e:	1c5a      	adds	r2, r3, #1
 8014090:	2030      	movs	r0, #48	; 0x30
 8014092:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8014096:	4422      	add	r2, r4
 8014098:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801409c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80140a0:	3302      	adds	r3, #2
 80140a2:	e7c7      	b.n	8014034 <_printf_common+0x58>
 80140a4:	2301      	movs	r3, #1
 80140a6:	4622      	mov	r2, r4
 80140a8:	4649      	mov	r1, r9
 80140aa:	4638      	mov	r0, r7
 80140ac:	47c0      	blx	r8
 80140ae:	3001      	adds	r0, #1
 80140b0:	d0e6      	beq.n	8014080 <_printf_common+0xa4>
 80140b2:	3601      	adds	r6, #1
 80140b4:	e7d9      	b.n	801406a <_printf_common+0x8e>
	...

080140b8 <_printf_i>:
 80140b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80140bc:	7e0f      	ldrb	r7, [r1, #24]
 80140be:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80140c0:	2f78      	cmp	r7, #120	; 0x78
 80140c2:	4691      	mov	r9, r2
 80140c4:	4680      	mov	r8, r0
 80140c6:	460c      	mov	r4, r1
 80140c8:	469a      	mov	sl, r3
 80140ca:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80140ce:	d807      	bhi.n	80140e0 <_printf_i+0x28>
 80140d0:	2f62      	cmp	r7, #98	; 0x62
 80140d2:	d80a      	bhi.n	80140ea <_printf_i+0x32>
 80140d4:	2f00      	cmp	r7, #0
 80140d6:	f000 80d4 	beq.w	8014282 <_printf_i+0x1ca>
 80140da:	2f58      	cmp	r7, #88	; 0x58
 80140dc:	f000 80c0 	beq.w	8014260 <_printf_i+0x1a8>
 80140e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80140e4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80140e8:	e03a      	b.n	8014160 <_printf_i+0xa8>
 80140ea:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80140ee:	2b15      	cmp	r3, #21
 80140f0:	d8f6      	bhi.n	80140e0 <_printf_i+0x28>
 80140f2:	a101      	add	r1, pc, #4	; (adr r1, 80140f8 <_printf_i+0x40>)
 80140f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80140f8:	08014151 	.word	0x08014151
 80140fc:	08014165 	.word	0x08014165
 8014100:	080140e1 	.word	0x080140e1
 8014104:	080140e1 	.word	0x080140e1
 8014108:	080140e1 	.word	0x080140e1
 801410c:	080140e1 	.word	0x080140e1
 8014110:	08014165 	.word	0x08014165
 8014114:	080140e1 	.word	0x080140e1
 8014118:	080140e1 	.word	0x080140e1
 801411c:	080140e1 	.word	0x080140e1
 8014120:	080140e1 	.word	0x080140e1
 8014124:	08014269 	.word	0x08014269
 8014128:	08014191 	.word	0x08014191
 801412c:	08014223 	.word	0x08014223
 8014130:	080140e1 	.word	0x080140e1
 8014134:	080140e1 	.word	0x080140e1
 8014138:	0801428b 	.word	0x0801428b
 801413c:	080140e1 	.word	0x080140e1
 8014140:	08014191 	.word	0x08014191
 8014144:	080140e1 	.word	0x080140e1
 8014148:	080140e1 	.word	0x080140e1
 801414c:	0801422b 	.word	0x0801422b
 8014150:	682b      	ldr	r3, [r5, #0]
 8014152:	1d1a      	adds	r2, r3, #4
 8014154:	681b      	ldr	r3, [r3, #0]
 8014156:	602a      	str	r2, [r5, #0]
 8014158:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801415c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8014160:	2301      	movs	r3, #1
 8014162:	e09f      	b.n	80142a4 <_printf_i+0x1ec>
 8014164:	6820      	ldr	r0, [r4, #0]
 8014166:	682b      	ldr	r3, [r5, #0]
 8014168:	0607      	lsls	r7, r0, #24
 801416a:	f103 0104 	add.w	r1, r3, #4
 801416e:	6029      	str	r1, [r5, #0]
 8014170:	d501      	bpl.n	8014176 <_printf_i+0xbe>
 8014172:	681e      	ldr	r6, [r3, #0]
 8014174:	e003      	b.n	801417e <_printf_i+0xc6>
 8014176:	0646      	lsls	r6, r0, #25
 8014178:	d5fb      	bpl.n	8014172 <_printf_i+0xba>
 801417a:	f9b3 6000 	ldrsh.w	r6, [r3]
 801417e:	2e00      	cmp	r6, #0
 8014180:	da03      	bge.n	801418a <_printf_i+0xd2>
 8014182:	232d      	movs	r3, #45	; 0x2d
 8014184:	4276      	negs	r6, r6
 8014186:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801418a:	485a      	ldr	r0, [pc, #360]	; (80142f4 <_printf_i+0x23c>)
 801418c:	230a      	movs	r3, #10
 801418e:	e012      	b.n	80141b6 <_printf_i+0xfe>
 8014190:	682b      	ldr	r3, [r5, #0]
 8014192:	6820      	ldr	r0, [r4, #0]
 8014194:	1d19      	adds	r1, r3, #4
 8014196:	6029      	str	r1, [r5, #0]
 8014198:	0605      	lsls	r5, r0, #24
 801419a:	d501      	bpl.n	80141a0 <_printf_i+0xe8>
 801419c:	681e      	ldr	r6, [r3, #0]
 801419e:	e002      	b.n	80141a6 <_printf_i+0xee>
 80141a0:	0641      	lsls	r1, r0, #25
 80141a2:	d5fb      	bpl.n	801419c <_printf_i+0xe4>
 80141a4:	881e      	ldrh	r6, [r3, #0]
 80141a6:	4853      	ldr	r0, [pc, #332]	; (80142f4 <_printf_i+0x23c>)
 80141a8:	2f6f      	cmp	r7, #111	; 0x6f
 80141aa:	bf0c      	ite	eq
 80141ac:	2308      	moveq	r3, #8
 80141ae:	230a      	movne	r3, #10
 80141b0:	2100      	movs	r1, #0
 80141b2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80141b6:	6865      	ldr	r5, [r4, #4]
 80141b8:	60a5      	str	r5, [r4, #8]
 80141ba:	2d00      	cmp	r5, #0
 80141bc:	bfa2      	ittt	ge
 80141be:	6821      	ldrge	r1, [r4, #0]
 80141c0:	f021 0104 	bicge.w	r1, r1, #4
 80141c4:	6021      	strge	r1, [r4, #0]
 80141c6:	b90e      	cbnz	r6, 80141cc <_printf_i+0x114>
 80141c8:	2d00      	cmp	r5, #0
 80141ca:	d04b      	beq.n	8014264 <_printf_i+0x1ac>
 80141cc:	4615      	mov	r5, r2
 80141ce:	fbb6 f1f3 	udiv	r1, r6, r3
 80141d2:	fb03 6711 	mls	r7, r3, r1, r6
 80141d6:	5dc7      	ldrb	r7, [r0, r7]
 80141d8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80141dc:	4637      	mov	r7, r6
 80141de:	42bb      	cmp	r3, r7
 80141e0:	460e      	mov	r6, r1
 80141e2:	d9f4      	bls.n	80141ce <_printf_i+0x116>
 80141e4:	2b08      	cmp	r3, #8
 80141e6:	d10b      	bne.n	8014200 <_printf_i+0x148>
 80141e8:	6823      	ldr	r3, [r4, #0]
 80141ea:	07de      	lsls	r6, r3, #31
 80141ec:	d508      	bpl.n	8014200 <_printf_i+0x148>
 80141ee:	6923      	ldr	r3, [r4, #16]
 80141f0:	6861      	ldr	r1, [r4, #4]
 80141f2:	4299      	cmp	r1, r3
 80141f4:	bfde      	ittt	le
 80141f6:	2330      	movle	r3, #48	; 0x30
 80141f8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80141fc:	f105 35ff 	addle.w	r5, r5, #4294967295
 8014200:	1b52      	subs	r2, r2, r5
 8014202:	6122      	str	r2, [r4, #16]
 8014204:	f8cd a000 	str.w	sl, [sp]
 8014208:	464b      	mov	r3, r9
 801420a:	aa03      	add	r2, sp, #12
 801420c:	4621      	mov	r1, r4
 801420e:	4640      	mov	r0, r8
 8014210:	f7ff fee4 	bl	8013fdc <_printf_common>
 8014214:	3001      	adds	r0, #1
 8014216:	d14a      	bne.n	80142ae <_printf_i+0x1f6>
 8014218:	f04f 30ff 	mov.w	r0, #4294967295
 801421c:	b004      	add	sp, #16
 801421e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014222:	6823      	ldr	r3, [r4, #0]
 8014224:	f043 0320 	orr.w	r3, r3, #32
 8014228:	6023      	str	r3, [r4, #0]
 801422a:	4833      	ldr	r0, [pc, #204]	; (80142f8 <_printf_i+0x240>)
 801422c:	2778      	movs	r7, #120	; 0x78
 801422e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8014232:	6823      	ldr	r3, [r4, #0]
 8014234:	6829      	ldr	r1, [r5, #0]
 8014236:	061f      	lsls	r7, r3, #24
 8014238:	f851 6b04 	ldr.w	r6, [r1], #4
 801423c:	d402      	bmi.n	8014244 <_printf_i+0x18c>
 801423e:	065f      	lsls	r7, r3, #25
 8014240:	bf48      	it	mi
 8014242:	b2b6      	uxthmi	r6, r6
 8014244:	07df      	lsls	r7, r3, #31
 8014246:	bf48      	it	mi
 8014248:	f043 0320 	orrmi.w	r3, r3, #32
 801424c:	6029      	str	r1, [r5, #0]
 801424e:	bf48      	it	mi
 8014250:	6023      	strmi	r3, [r4, #0]
 8014252:	b91e      	cbnz	r6, 801425c <_printf_i+0x1a4>
 8014254:	6823      	ldr	r3, [r4, #0]
 8014256:	f023 0320 	bic.w	r3, r3, #32
 801425a:	6023      	str	r3, [r4, #0]
 801425c:	2310      	movs	r3, #16
 801425e:	e7a7      	b.n	80141b0 <_printf_i+0xf8>
 8014260:	4824      	ldr	r0, [pc, #144]	; (80142f4 <_printf_i+0x23c>)
 8014262:	e7e4      	b.n	801422e <_printf_i+0x176>
 8014264:	4615      	mov	r5, r2
 8014266:	e7bd      	b.n	80141e4 <_printf_i+0x12c>
 8014268:	682b      	ldr	r3, [r5, #0]
 801426a:	6826      	ldr	r6, [r4, #0]
 801426c:	6961      	ldr	r1, [r4, #20]
 801426e:	1d18      	adds	r0, r3, #4
 8014270:	6028      	str	r0, [r5, #0]
 8014272:	0635      	lsls	r5, r6, #24
 8014274:	681b      	ldr	r3, [r3, #0]
 8014276:	d501      	bpl.n	801427c <_printf_i+0x1c4>
 8014278:	6019      	str	r1, [r3, #0]
 801427a:	e002      	b.n	8014282 <_printf_i+0x1ca>
 801427c:	0670      	lsls	r0, r6, #25
 801427e:	d5fb      	bpl.n	8014278 <_printf_i+0x1c0>
 8014280:	8019      	strh	r1, [r3, #0]
 8014282:	2300      	movs	r3, #0
 8014284:	6123      	str	r3, [r4, #16]
 8014286:	4615      	mov	r5, r2
 8014288:	e7bc      	b.n	8014204 <_printf_i+0x14c>
 801428a:	682b      	ldr	r3, [r5, #0]
 801428c:	1d1a      	adds	r2, r3, #4
 801428e:	602a      	str	r2, [r5, #0]
 8014290:	681d      	ldr	r5, [r3, #0]
 8014292:	6862      	ldr	r2, [r4, #4]
 8014294:	2100      	movs	r1, #0
 8014296:	4628      	mov	r0, r5
 8014298:	f7eb ffc2 	bl	8000220 <memchr>
 801429c:	b108      	cbz	r0, 80142a2 <_printf_i+0x1ea>
 801429e:	1b40      	subs	r0, r0, r5
 80142a0:	6060      	str	r0, [r4, #4]
 80142a2:	6863      	ldr	r3, [r4, #4]
 80142a4:	6123      	str	r3, [r4, #16]
 80142a6:	2300      	movs	r3, #0
 80142a8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80142ac:	e7aa      	b.n	8014204 <_printf_i+0x14c>
 80142ae:	6923      	ldr	r3, [r4, #16]
 80142b0:	462a      	mov	r2, r5
 80142b2:	4649      	mov	r1, r9
 80142b4:	4640      	mov	r0, r8
 80142b6:	47d0      	blx	sl
 80142b8:	3001      	adds	r0, #1
 80142ba:	d0ad      	beq.n	8014218 <_printf_i+0x160>
 80142bc:	6823      	ldr	r3, [r4, #0]
 80142be:	079b      	lsls	r3, r3, #30
 80142c0:	d413      	bmi.n	80142ea <_printf_i+0x232>
 80142c2:	68e0      	ldr	r0, [r4, #12]
 80142c4:	9b03      	ldr	r3, [sp, #12]
 80142c6:	4298      	cmp	r0, r3
 80142c8:	bfb8      	it	lt
 80142ca:	4618      	movlt	r0, r3
 80142cc:	e7a6      	b.n	801421c <_printf_i+0x164>
 80142ce:	2301      	movs	r3, #1
 80142d0:	4632      	mov	r2, r6
 80142d2:	4649      	mov	r1, r9
 80142d4:	4640      	mov	r0, r8
 80142d6:	47d0      	blx	sl
 80142d8:	3001      	adds	r0, #1
 80142da:	d09d      	beq.n	8014218 <_printf_i+0x160>
 80142dc:	3501      	adds	r5, #1
 80142de:	68e3      	ldr	r3, [r4, #12]
 80142e0:	9903      	ldr	r1, [sp, #12]
 80142e2:	1a5b      	subs	r3, r3, r1
 80142e4:	42ab      	cmp	r3, r5
 80142e6:	dcf2      	bgt.n	80142ce <_printf_i+0x216>
 80142e8:	e7eb      	b.n	80142c2 <_printf_i+0x20a>
 80142ea:	2500      	movs	r5, #0
 80142ec:	f104 0619 	add.w	r6, r4, #25
 80142f0:	e7f5      	b.n	80142de <_printf_i+0x226>
 80142f2:	bf00      	nop
 80142f4:	08016e5e 	.word	0x08016e5e
 80142f8:	08016e6f 	.word	0x08016e6f

080142fc <std>:
 80142fc:	2300      	movs	r3, #0
 80142fe:	b510      	push	{r4, lr}
 8014300:	4604      	mov	r4, r0
 8014302:	e9c0 3300 	strd	r3, r3, [r0]
 8014306:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801430a:	6083      	str	r3, [r0, #8]
 801430c:	8181      	strh	r1, [r0, #12]
 801430e:	6643      	str	r3, [r0, #100]	; 0x64
 8014310:	81c2      	strh	r2, [r0, #14]
 8014312:	6183      	str	r3, [r0, #24]
 8014314:	4619      	mov	r1, r3
 8014316:	2208      	movs	r2, #8
 8014318:	305c      	adds	r0, #92	; 0x5c
 801431a:	f000 f92e 	bl	801457a <memset>
 801431e:	4b0d      	ldr	r3, [pc, #52]	; (8014354 <std+0x58>)
 8014320:	6263      	str	r3, [r4, #36]	; 0x24
 8014322:	4b0d      	ldr	r3, [pc, #52]	; (8014358 <std+0x5c>)
 8014324:	62a3      	str	r3, [r4, #40]	; 0x28
 8014326:	4b0d      	ldr	r3, [pc, #52]	; (801435c <std+0x60>)
 8014328:	62e3      	str	r3, [r4, #44]	; 0x2c
 801432a:	4b0d      	ldr	r3, [pc, #52]	; (8014360 <std+0x64>)
 801432c:	6323      	str	r3, [r4, #48]	; 0x30
 801432e:	4b0d      	ldr	r3, [pc, #52]	; (8014364 <std+0x68>)
 8014330:	6224      	str	r4, [r4, #32]
 8014332:	429c      	cmp	r4, r3
 8014334:	d006      	beq.n	8014344 <std+0x48>
 8014336:	f103 0268 	add.w	r2, r3, #104	; 0x68
 801433a:	4294      	cmp	r4, r2
 801433c:	d002      	beq.n	8014344 <std+0x48>
 801433e:	33d0      	adds	r3, #208	; 0xd0
 8014340:	429c      	cmp	r4, r3
 8014342:	d105      	bne.n	8014350 <std+0x54>
 8014344:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8014348:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801434c:	f000 b9e8 	b.w	8014720 <__retarget_lock_init_recursive>
 8014350:	bd10      	pop	{r4, pc}
 8014352:	bf00      	nop
 8014354:	080144c1 	.word	0x080144c1
 8014358:	080144e3 	.word	0x080144e3
 801435c:	0801451b 	.word	0x0801451b
 8014360:	0801453f 	.word	0x0801453f
 8014364:	20009840 	.word	0x20009840

08014368 <stdio_exit_handler>:
 8014368:	4a02      	ldr	r2, [pc, #8]	; (8014374 <stdio_exit_handler+0xc>)
 801436a:	4903      	ldr	r1, [pc, #12]	; (8014378 <stdio_exit_handler+0x10>)
 801436c:	4803      	ldr	r0, [pc, #12]	; (801437c <stdio_exit_handler+0x14>)
 801436e:	f000 b869 	b.w	8014444 <_fwalk_sglue>
 8014372:	bf00      	nop
 8014374:	200003b8 	.word	0x200003b8
 8014378:	080160f1 	.word	0x080160f1
 801437c:	200003c4 	.word	0x200003c4

08014380 <cleanup_stdio>:
 8014380:	6841      	ldr	r1, [r0, #4]
 8014382:	4b0c      	ldr	r3, [pc, #48]	; (80143b4 <cleanup_stdio+0x34>)
 8014384:	4299      	cmp	r1, r3
 8014386:	b510      	push	{r4, lr}
 8014388:	4604      	mov	r4, r0
 801438a:	d001      	beq.n	8014390 <cleanup_stdio+0x10>
 801438c:	f001 feb0 	bl	80160f0 <_fflush_r>
 8014390:	68a1      	ldr	r1, [r4, #8]
 8014392:	4b09      	ldr	r3, [pc, #36]	; (80143b8 <cleanup_stdio+0x38>)
 8014394:	4299      	cmp	r1, r3
 8014396:	d002      	beq.n	801439e <cleanup_stdio+0x1e>
 8014398:	4620      	mov	r0, r4
 801439a:	f001 fea9 	bl	80160f0 <_fflush_r>
 801439e:	68e1      	ldr	r1, [r4, #12]
 80143a0:	4b06      	ldr	r3, [pc, #24]	; (80143bc <cleanup_stdio+0x3c>)
 80143a2:	4299      	cmp	r1, r3
 80143a4:	d004      	beq.n	80143b0 <cleanup_stdio+0x30>
 80143a6:	4620      	mov	r0, r4
 80143a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80143ac:	f001 bea0 	b.w	80160f0 <_fflush_r>
 80143b0:	bd10      	pop	{r4, pc}
 80143b2:	bf00      	nop
 80143b4:	20009840 	.word	0x20009840
 80143b8:	200098a8 	.word	0x200098a8
 80143bc:	20009910 	.word	0x20009910

080143c0 <global_stdio_init.part.0>:
 80143c0:	b510      	push	{r4, lr}
 80143c2:	4b0b      	ldr	r3, [pc, #44]	; (80143f0 <global_stdio_init.part.0+0x30>)
 80143c4:	4c0b      	ldr	r4, [pc, #44]	; (80143f4 <global_stdio_init.part.0+0x34>)
 80143c6:	4a0c      	ldr	r2, [pc, #48]	; (80143f8 <global_stdio_init.part.0+0x38>)
 80143c8:	601a      	str	r2, [r3, #0]
 80143ca:	4620      	mov	r0, r4
 80143cc:	2200      	movs	r2, #0
 80143ce:	2104      	movs	r1, #4
 80143d0:	f7ff ff94 	bl	80142fc <std>
 80143d4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80143d8:	2201      	movs	r2, #1
 80143da:	2109      	movs	r1, #9
 80143dc:	f7ff ff8e 	bl	80142fc <std>
 80143e0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80143e4:	2202      	movs	r2, #2
 80143e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80143ea:	2112      	movs	r1, #18
 80143ec:	f7ff bf86 	b.w	80142fc <std>
 80143f0:	20009978 	.word	0x20009978
 80143f4:	20009840 	.word	0x20009840
 80143f8:	08014369 	.word	0x08014369

080143fc <__sfp_lock_acquire>:
 80143fc:	4801      	ldr	r0, [pc, #4]	; (8014404 <__sfp_lock_acquire+0x8>)
 80143fe:	f000 b990 	b.w	8014722 <__retarget_lock_acquire_recursive>
 8014402:	bf00      	nop
 8014404:	20009981 	.word	0x20009981

08014408 <__sfp_lock_release>:
 8014408:	4801      	ldr	r0, [pc, #4]	; (8014410 <__sfp_lock_release+0x8>)
 801440a:	f000 b98b 	b.w	8014724 <__retarget_lock_release_recursive>
 801440e:	bf00      	nop
 8014410:	20009981 	.word	0x20009981

08014414 <__sinit>:
 8014414:	b510      	push	{r4, lr}
 8014416:	4604      	mov	r4, r0
 8014418:	f7ff fff0 	bl	80143fc <__sfp_lock_acquire>
 801441c:	6a23      	ldr	r3, [r4, #32]
 801441e:	b11b      	cbz	r3, 8014428 <__sinit+0x14>
 8014420:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014424:	f7ff bff0 	b.w	8014408 <__sfp_lock_release>
 8014428:	4b04      	ldr	r3, [pc, #16]	; (801443c <__sinit+0x28>)
 801442a:	6223      	str	r3, [r4, #32]
 801442c:	4b04      	ldr	r3, [pc, #16]	; (8014440 <__sinit+0x2c>)
 801442e:	681b      	ldr	r3, [r3, #0]
 8014430:	2b00      	cmp	r3, #0
 8014432:	d1f5      	bne.n	8014420 <__sinit+0xc>
 8014434:	f7ff ffc4 	bl	80143c0 <global_stdio_init.part.0>
 8014438:	e7f2      	b.n	8014420 <__sinit+0xc>
 801443a:	bf00      	nop
 801443c:	08014381 	.word	0x08014381
 8014440:	20009978 	.word	0x20009978

08014444 <_fwalk_sglue>:
 8014444:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014448:	4607      	mov	r7, r0
 801444a:	4688      	mov	r8, r1
 801444c:	4614      	mov	r4, r2
 801444e:	2600      	movs	r6, #0
 8014450:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8014454:	f1b9 0901 	subs.w	r9, r9, #1
 8014458:	d505      	bpl.n	8014466 <_fwalk_sglue+0x22>
 801445a:	6824      	ldr	r4, [r4, #0]
 801445c:	2c00      	cmp	r4, #0
 801445e:	d1f7      	bne.n	8014450 <_fwalk_sglue+0xc>
 8014460:	4630      	mov	r0, r6
 8014462:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014466:	89ab      	ldrh	r3, [r5, #12]
 8014468:	2b01      	cmp	r3, #1
 801446a:	d907      	bls.n	801447c <_fwalk_sglue+0x38>
 801446c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8014470:	3301      	adds	r3, #1
 8014472:	d003      	beq.n	801447c <_fwalk_sglue+0x38>
 8014474:	4629      	mov	r1, r5
 8014476:	4638      	mov	r0, r7
 8014478:	47c0      	blx	r8
 801447a:	4306      	orrs	r6, r0
 801447c:	3568      	adds	r5, #104	; 0x68
 801447e:	e7e9      	b.n	8014454 <_fwalk_sglue+0x10>

08014480 <siprintf>:
 8014480:	b40e      	push	{r1, r2, r3}
 8014482:	b500      	push	{lr}
 8014484:	b09c      	sub	sp, #112	; 0x70
 8014486:	ab1d      	add	r3, sp, #116	; 0x74
 8014488:	9002      	str	r0, [sp, #8]
 801448a:	9006      	str	r0, [sp, #24]
 801448c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8014490:	4809      	ldr	r0, [pc, #36]	; (80144b8 <siprintf+0x38>)
 8014492:	9107      	str	r1, [sp, #28]
 8014494:	9104      	str	r1, [sp, #16]
 8014496:	4909      	ldr	r1, [pc, #36]	; (80144bc <siprintf+0x3c>)
 8014498:	f853 2b04 	ldr.w	r2, [r3], #4
 801449c:	9105      	str	r1, [sp, #20]
 801449e:	6800      	ldr	r0, [r0, #0]
 80144a0:	9301      	str	r3, [sp, #4]
 80144a2:	a902      	add	r1, sp, #8
 80144a4:	f001 fca0 	bl	8015de8 <_svfiprintf_r>
 80144a8:	9b02      	ldr	r3, [sp, #8]
 80144aa:	2200      	movs	r2, #0
 80144ac:	701a      	strb	r2, [r3, #0]
 80144ae:	b01c      	add	sp, #112	; 0x70
 80144b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80144b4:	b003      	add	sp, #12
 80144b6:	4770      	bx	lr
 80144b8:	20000410 	.word	0x20000410
 80144bc:	ffff0208 	.word	0xffff0208

080144c0 <__sread>:
 80144c0:	b510      	push	{r4, lr}
 80144c2:	460c      	mov	r4, r1
 80144c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80144c8:	f000 f8dc 	bl	8014684 <_read_r>
 80144cc:	2800      	cmp	r0, #0
 80144ce:	bfab      	itete	ge
 80144d0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80144d2:	89a3      	ldrhlt	r3, [r4, #12]
 80144d4:	181b      	addge	r3, r3, r0
 80144d6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80144da:	bfac      	ite	ge
 80144dc:	6563      	strge	r3, [r4, #84]	; 0x54
 80144de:	81a3      	strhlt	r3, [r4, #12]
 80144e0:	bd10      	pop	{r4, pc}

080144e2 <__swrite>:
 80144e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80144e6:	461f      	mov	r7, r3
 80144e8:	898b      	ldrh	r3, [r1, #12]
 80144ea:	05db      	lsls	r3, r3, #23
 80144ec:	4605      	mov	r5, r0
 80144ee:	460c      	mov	r4, r1
 80144f0:	4616      	mov	r6, r2
 80144f2:	d505      	bpl.n	8014500 <__swrite+0x1e>
 80144f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80144f8:	2302      	movs	r3, #2
 80144fa:	2200      	movs	r2, #0
 80144fc:	f000 f8b0 	bl	8014660 <_lseek_r>
 8014500:	89a3      	ldrh	r3, [r4, #12]
 8014502:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014506:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801450a:	81a3      	strh	r3, [r4, #12]
 801450c:	4632      	mov	r2, r6
 801450e:	463b      	mov	r3, r7
 8014510:	4628      	mov	r0, r5
 8014512:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014516:	f000 b8c7 	b.w	80146a8 <_write_r>

0801451a <__sseek>:
 801451a:	b510      	push	{r4, lr}
 801451c:	460c      	mov	r4, r1
 801451e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014522:	f000 f89d 	bl	8014660 <_lseek_r>
 8014526:	1c43      	adds	r3, r0, #1
 8014528:	89a3      	ldrh	r3, [r4, #12]
 801452a:	bf15      	itete	ne
 801452c:	6560      	strne	r0, [r4, #84]	; 0x54
 801452e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8014532:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8014536:	81a3      	strheq	r3, [r4, #12]
 8014538:	bf18      	it	ne
 801453a:	81a3      	strhne	r3, [r4, #12]
 801453c:	bd10      	pop	{r4, pc}

0801453e <__sclose>:
 801453e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014542:	f000 b827 	b.w	8014594 <_close_r>

08014546 <memmove>:
 8014546:	4288      	cmp	r0, r1
 8014548:	b510      	push	{r4, lr}
 801454a:	eb01 0402 	add.w	r4, r1, r2
 801454e:	d902      	bls.n	8014556 <memmove+0x10>
 8014550:	4284      	cmp	r4, r0
 8014552:	4623      	mov	r3, r4
 8014554:	d807      	bhi.n	8014566 <memmove+0x20>
 8014556:	1e43      	subs	r3, r0, #1
 8014558:	42a1      	cmp	r1, r4
 801455a:	d008      	beq.n	801456e <memmove+0x28>
 801455c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8014560:	f803 2f01 	strb.w	r2, [r3, #1]!
 8014564:	e7f8      	b.n	8014558 <memmove+0x12>
 8014566:	4402      	add	r2, r0
 8014568:	4601      	mov	r1, r0
 801456a:	428a      	cmp	r2, r1
 801456c:	d100      	bne.n	8014570 <memmove+0x2a>
 801456e:	bd10      	pop	{r4, pc}
 8014570:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8014574:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8014578:	e7f7      	b.n	801456a <memmove+0x24>

0801457a <memset>:
 801457a:	4402      	add	r2, r0
 801457c:	4603      	mov	r3, r0
 801457e:	4293      	cmp	r3, r2
 8014580:	d100      	bne.n	8014584 <memset+0xa>
 8014582:	4770      	bx	lr
 8014584:	f803 1b01 	strb.w	r1, [r3], #1
 8014588:	e7f9      	b.n	801457e <memset+0x4>
	...

0801458c <_localeconv_r>:
 801458c:	4800      	ldr	r0, [pc, #0]	; (8014590 <_localeconv_r+0x4>)
 801458e:	4770      	bx	lr
 8014590:	20000504 	.word	0x20000504

08014594 <_close_r>:
 8014594:	b538      	push	{r3, r4, r5, lr}
 8014596:	4d06      	ldr	r5, [pc, #24]	; (80145b0 <_close_r+0x1c>)
 8014598:	2300      	movs	r3, #0
 801459a:	4604      	mov	r4, r0
 801459c:	4608      	mov	r0, r1
 801459e:	602b      	str	r3, [r5, #0]
 80145a0:	f7f0 fd99 	bl	80050d6 <_close>
 80145a4:	1c43      	adds	r3, r0, #1
 80145a6:	d102      	bne.n	80145ae <_close_r+0x1a>
 80145a8:	682b      	ldr	r3, [r5, #0]
 80145aa:	b103      	cbz	r3, 80145ae <_close_r+0x1a>
 80145ac:	6023      	str	r3, [r4, #0]
 80145ae:	bd38      	pop	{r3, r4, r5, pc}
 80145b0:	2000997c 	.word	0x2000997c

080145b4 <_reclaim_reent>:
 80145b4:	4b29      	ldr	r3, [pc, #164]	; (801465c <_reclaim_reent+0xa8>)
 80145b6:	681b      	ldr	r3, [r3, #0]
 80145b8:	4283      	cmp	r3, r0
 80145ba:	b570      	push	{r4, r5, r6, lr}
 80145bc:	4604      	mov	r4, r0
 80145be:	d04b      	beq.n	8014658 <_reclaim_reent+0xa4>
 80145c0:	69c3      	ldr	r3, [r0, #28]
 80145c2:	b143      	cbz	r3, 80145d6 <_reclaim_reent+0x22>
 80145c4:	68db      	ldr	r3, [r3, #12]
 80145c6:	2b00      	cmp	r3, #0
 80145c8:	d144      	bne.n	8014654 <_reclaim_reent+0xa0>
 80145ca:	69e3      	ldr	r3, [r4, #28]
 80145cc:	6819      	ldr	r1, [r3, #0]
 80145ce:	b111      	cbz	r1, 80145d6 <_reclaim_reent+0x22>
 80145d0:	4620      	mov	r0, r4
 80145d2:	f000 ff33 	bl	801543c <_free_r>
 80145d6:	6961      	ldr	r1, [r4, #20]
 80145d8:	b111      	cbz	r1, 80145e0 <_reclaim_reent+0x2c>
 80145da:	4620      	mov	r0, r4
 80145dc:	f000 ff2e 	bl	801543c <_free_r>
 80145e0:	69e1      	ldr	r1, [r4, #28]
 80145e2:	b111      	cbz	r1, 80145ea <_reclaim_reent+0x36>
 80145e4:	4620      	mov	r0, r4
 80145e6:	f000 ff29 	bl	801543c <_free_r>
 80145ea:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80145ec:	b111      	cbz	r1, 80145f4 <_reclaim_reent+0x40>
 80145ee:	4620      	mov	r0, r4
 80145f0:	f000 ff24 	bl	801543c <_free_r>
 80145f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80145f6:	b111      	cbz	r1, 80145fe <_reclaim_reent+0x4a>
 80145f8:	4620      	mov	r0, r4
 80145fa:	f000 ff1f 	bl	801543c <_free_r>
 80145fe:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8014600:	b111      	cbz	r1, 8014608 <_reclaim_reent+0x54>
 8014602:	4620      	mov	r0, r4
 8014604:	f000 ff1a 	bl	801543c <_free_r>
 8014608:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 801460a:	b111      	cbz	r1, 8014612 <_reclaim_reent+0x5e>
 801460c:	4620      	mov	r0, r4
 801460e:	f000 ff15 	bl	801543c <_free_r>
 8014612:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8014614:	b111      	cbz	r1, 801461c <_reclaim_reent+0x68>
 8014616:	4620      	mov	r0, r4
 8014618:	f000 ff10 	bl	801543c <_free_r>
 801461c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 801461e:	b111      	cbz	r1, 8014626 <_reclaim_reent+0x72>
 8014620:	4620      	mov	r0, r4
 8014622:	f000 ff0b 	bl	801543c <_free_r>
 8014626:	6a23      	ldr	r3, [r4, #32]
 8014628:	b1b3      	cbz	r3, 8014658 <_reclaim_reent+0xa4>
 801462a:	4620      	mov	r0, r4
 801462c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8014630:	4718      	bx	r3
 8014632:	5949      	ldr	r1, [r1, r5]
 8014634:	b941      	cbnz	r1, 8014648 <_reclaim_reent+0x94>
 8014636:	3504      	adds	r5, #4
 8014638:	69e3      	ldr	r3, [r4, #28]
 801463a:	2d80      	cmp	r5, #128	; 0x80
 801463c:	68d9      	ldr	r1, [r3, #12]
 801463e:	d1f8      	bne.n	8014632 <_reclaim_reent+0x7e>
 8014640:	4620      	mov	r0, r4
 8014642:	f000 fefb 	bl	801543c <_free_r>
 8014646:	e7c0      	b.n	80145ca <_reclaim_reent+0x16>
 8014648:	680e      	ldr	r6, [r1, #0]
 801464a:	4620      	mov	r0, r4
 801464c:	f000 fef6 	bl	801543c <_free_r>
 8014650:	4631      	mov	r1, r6
 8014652:	e7ef      	b.n	8014634 <_reclaim_reent+0x80>
 8014654:	2500      	movs	r5, #0
 8014656:	e7ef      	b.n	8014638 <_reclaim_reent+0x84>
 8014658:	bd70      	pop	{r4, r5, r6, pc}
 801465a:	bf00      	nop
 801465c:	20000410 	.word	0x20000410

08014660 <_lseek_r>:
 8014660:	b538      	push	{r3, r4, r5, lr}
 8014662:	4d07      	ldr	r5, [pc, #28]	; (8014680 <_lseek_r+0x20>)
 8014664:	4604      	mov	r4, r0
 8014666:	4608      	mov	r0, r1
 8014668:	4611      	mov	r1, r2
 801466a:	2200      	movs	r2, #0
 801466c:	602a      	str	r2, [r5, #0]
 801466e:	461a      	mov	r2, r3
 8014670:	f7f0 fd58 	bl	8005124 <_lseek>
 8014674:	1c43      	adds	r3, r0, #1
 8014676:	d102      	bne.n	801467e <_lseek_r+0x1e>
 8014678:	682b      	ldr	r3, [r5, #0]
 801467a:	b103      	cbz	r3, 801467e <_lseek_r+0x1e>
 801467c:	6023      	str	r3, [r4, #0]
 801467e:	bd38      	pop	{r3, r4, r5, pc}
 8014680:	2000997c 	.word	0x2000997c

08014684 <_read_r>:
 8014684:	b538      	push	{r3, r4, r5, lr}
 8014686:	4d07      	ldr	r5, [pc, #28]	; (80146a4 <_read_r+0x20>)
 8014688:	4604      	mov	r4, r0
 801468a:	4608      	mov	r0, r1
 801468c:	4611      	mov	r1, r2
 801468e:	2200      	movs	r2, #0
 8014690:	602a      	str	r2, [r5, #0]
 8014692:	461a      	mov	r2, r3
 8014694:	f7f0 fce6 	bl	8005064 <_read>
 8014698:	1c43      	adds	r3, r0, #1
 801469a:	d102      	bne.n	80146a2 <_read_r+0x1e>
 801469c:	682b      	ldr	r3, [r5, #0]
 801469e:	b103      	cbz	r3, 80146a2 <_read_r+0x1e>
 80146a0:	6023      	str	r3, [r4, #0]
 80146a2:	bd38      	pop	{r3, r4, r5, pc}
 80146a4:	2000997c 	.word	0x2000997c

080146a8 <_write_r>:
 80146a8:	b538      	push	{r3, r4, r5, lr}
 80146aa:	4d07      	ldr	r5, [pc, #28]	; (80146c8 <_write_r+0x20>)
 80146ac:	4604      	mov	r4, r0
 80146ae:	4608      	mov	r0, r1
 80146b0:	4611      	mov	r1, r2
 80146b2:	2200      	movs	r2, #0
 80146b4:	602a      	str	r2, [r5, #0]
 80146b6:	461a      	mov	r2, r3
 80146b8:	f7f0 fcf1 	bl	800509e <_write>
 80146bc:	1c43      	adds	r3, r0, #1
 80146be:	d102      	bne.n	80146c6 <_write_r+0x1e>
 80146c0:	682b      	ldr	r3, [r5, #0]
 80146c2:	b103      	cbz	r3, 80146c6 <_write_r+0x1e>
 80146c4:	6023      	str	r3, [r4, #0]
 80146c6:	bd38      	pop	{r3, r4, r5, pc}
 80146c8:	2000997c 	.word	0x2000997c

080146cc <__errno>:
 80146cc:	4b01      	ldr	r3, [pc, #4]	; (80146d4 <__errno+0x8>)
 80146ce:	6818      	ldr	r0, [r3, #0]
 80146d0:	4770      	bx	lr
 80146d2:	bf00      	nop
 80146d4:	20000410 	.word	0x20000410

080146d8 <__libc_init_array>:
 80146d8:	b570      	push	{r4, r5, r6, lr}
 80146da:	4d0d      	ldr	r5, [pc, #52]	; (8014710 <__libc_init_array+0x38>)
 80146dc:	4c0d      	ldr	r4, [pc, #52]	; (8014714 <__libc_init_array+0x3c>)
 80146de:	1b64      	subs	r4, r4, r5
 80146e0:	10a4      	asrs	r4, r4, #2
 80146e2:	2600      	movs	r6, #0
 80146e4:	42a6      	cmp	r6, r4
 80146e6:	d109      	bne.n	80146fc <__libc_init_array+0x24>
 80146e8:	4d0b      	ldr	r5, [pc, #44]	; (8014718 <__libc_init_array+0x40>)
 80146ea:	4c0c      	ldr	r4, [pc, #48]	; (801471c <__libc_init_array+0x44>)
 80146ec:	f002 f87c 	bl	80167e8 <_init>
 80146f0:	1b64      	subs	r4, r4, r5
 80146f2:	10a4      	asrs	r4, r4, #2
 80146f4:	2600      	movs	r6, #0
 80146f6:	42a6      	cmp	r6, r4
 80146f8:	d105      	bne.n	8014706 <__libc_init_array+0x2e>
 80146fa:	bd70      	pop	{r4, r5, r6, pc}
 80146fc:	f855 3b04 	ldr.w	r3, [r5], #4
 8014700:	4798      	blx	r3
 8014702:	3601      	adds	r6, #1
 8014704:	e7ee      	b.n	80146e4 <__libc_init_array+0xc>
 8014706:	f855 3b04 	ldr.w	r3, [r5], #4
 801470a:	4798      	blx	r3
 801470c:	3601      	adds	r6, #1
 801470e:	e7f2      	b.n	80146f6 <__libc_init_array+0x1e>
 8014710:	080171bc 	.word	0x080171bc
 8014714:	080171bc 	.word	0x080171bc
 8014718:	080171bc 	.word	0x080171bc
 801471c:	080171cc 	.word	0x080171cc

08014720 <__retarget_lock_init_recursive>:
 8014720:	4770      	bx	lr

08014722 <__retarget_lock_acquire_recursive>:
 8014722:	4770      	bx	lr

08014724 <__retarget_lock_release_recursive>:
 8014724:	4770      	bx	lr

08014726 <memcpy>:
 8014726:	440a      	add	r2, r1
 8014728:	4291      	cmp	r1, r2
 801472a:	f100 33ff 	add.w	r3, r0, #4294967295
 801472e:	d100      	bne.n	8014732 <memcpy+0xc>
 8014730:	4770      	bx	lr
 8014732:	b510      	push	{r4, lr}
 8014734:	f811 4b01 	ldrb.w	r4, [r1], #1
 8014738:	f803 4f01 	strb.w	r4, [r3, #1]!
 801473c:	4291      	cmp	r1, r2
 801473e:	d1f9      	bne.n	8014734 <memcpy+0xe>
 8014740:	bd10      	pop	{r4, pc}

08014742 <quorem>:
 8014742:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014746:	6903      	ldr	r3, [r0, #16]
 8014748:	690c      	ldr	r4, [r1, #16]
 801474a:	42a3      	cmp	r3, r4
 801474c:	4607      	mov	r7, r0
 801474e:	db7e      	blt.n	801484e <quorem+0x10c>
 8014750:	3c01      	subs	r4, #1
 8014752:	f101 0814 	add.w	r8, r1, #20
 8014756:	f100 0514 	add.w	r5, r0, #20
 801475a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801475e:	9301      	str	r3, [sp, #4]
 8014760:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8014764:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8014768:	3301      	adds	r3, #1
 801476a:	429a      	cmp	r2, r3
 801476c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8014770:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8014774:	fbb2 f6f3 	udiv	r6, r2, r3
 8014778:	d331      	bcc.n	80147de <quorem+0x9c>
 801477a:	f04f 0e00 	mov.w	lr, #0
 801477e:	4640      	mov	r0, r8
 8014780:	46ac      	mov	ip, r5
 8014782:	46f2      	mov	sl, lr
 8014784:	f850 2b04 	ldr.w	r2, [r0], #4
 8014788:	b293      	uxth	r3, r2
 801478a:	fb06 e303 	mla	r3, r6, r3, lr
 801478e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8014792:	0c1a      	lsrs	r2, r3, #16
 8014794:	b29b      	uxth	r3, r3
 8014796:	ebaa 0303 	sub.w	r3, sl, r3
 801479a:	f8dc a000 	ldr.w	sl, [ip]
 801479e:	fa13 f38a 	uxtah	r3, r3, sl
 80147a2:	fb06 220e 	mla	r2, r6, lr, r2
 80147a6:	9300      	str	r3, [sp, #0]
 80147a8:	9b00      	ldr	r3, [sp, #0]
 80147aa:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80147ae:	b292      	uxth	r2, r2
 80147b0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80147b4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80147b8:	f8bd 3000 	ldrh.w	r3, [sp]
 80147bc:	4581      	cmp	r9, r0
 80147be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80147c2:	f84c 3b04 	str.w	r3, [ip], #4
 80147c6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80147ca:	d2db      	bcs.n	8014784 <quorem+0x42>
 80147cc:	f855 300b 	ldr.w	r3, [r5, fp]
 80147d0:	b92b      	cbnz	r3, 80147de <quorem+0x9c>
 80147d2:	9b01      	ldr	r3, [sp, #4]
 80147d4:	3b04      	subs	r3, #4
 80147d6:	429d      	cmp	r5, r3
 80147d8:	461a      	mov	r2, r3
 80147da:	d32c      	bcc.n	8014836 <quorem+0xf4>
 80147dc:	613c      	str	r4, [r7, #16]
 80147de:	4638      	mov	r0, r7
 80147e0:	f001 f9a8 	bl	8015b34 <__mcmp>
 80147e4:	2800      	cmp	r0, #0
 80147e6:	db22      	blt.n	801482e <quorem+0xec>
 80147e8:	3601      	adds	r6, #1
 80147ea:	4629      	mov	r1, r5
 80147ec:	2000      	movs	r0, #0
 80147ee:	f858 2b04 	ldr.w	r2, [r8], #4
 80147f2:	f8d1 c000 	ldr.w	ip, [r1]
 80147f6:	b293      	uxth	r3, r2
 80147f8:	1ac3      	subs	r3, r0, r3
 80147fa:	0c12      	lsrs	r2, r2, #16
 80147fc:	fa13 f38c 	uxtah	r3, r3, ip
 8014800:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8014804:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8014808:	b29b      	uxth	r3, r3
 801480a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801480e:	45c1      	cmp	r9, r8
 8014810:	f841 3b04 	str.w	r3, [r1], #4
 8014814:	ea4f 4022 	mov.w	r0, r2, asr #16
 8014818:	d2e9      	bcs.n	80147ee <quorem+0xac>
 801481a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801481e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8014822:	b922      	cbnz	r2, 801482e <quorem+0xec>
 8014824:	3b04      	subs	r3, #4
 8014826:	429d      	cmp	r5, r3
 8014828:	461a      	mov	r2, r3
 801482a:	d30a      	bcc.n	8014842 <quorem+0x100>
 801482c:	613c      	str	r4, [r7, #16]
 801482e:	4630      	mov	r0, r6
 8014830:	b003      	add	sp, #12
 8014832:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014836:	6812      	ldr	r2, [r2, #0]
 8014838:	3b04      	subs	r3, #4
 801483a:	2a00      	cmp	r2, #0
 801483c:	d1ce      	bne.n	80147dc <quorem+0x9a>
 801483e:	3c01      	subs	r4, #1
 8014840:	e7c9      	b.n	80147d6 <quorem+0x94>
 8014842:	6812      	ldr	r2, [r2, #0]
 8014844:	3b04      	subs	r3, #4
 8014846:	2a00      	cmp	r2, #0
 8014848:	d1f0      	bne.n	801482c <quorem+0xea>
 801484a:	3c01      	subs	r4, #1
 801484c:	e7eb      	b.n	8014826 <quorem+0xe4>
 801484e:	2000      	movs	r0, #0
 8014850:	e7ee      	b.n	8014830 <quorem+0xee>
 8014852:	0000      	movs	r0, r0
 8014854:	0000      	movs	r0, r0
	...

08014858 <_dtoa_r>:
 8014858:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801485c:	ed2d 8b04 	vpush	{d8-d9}
 8014860:	69c5      	ldr	r5, [r0, #28]
 8014862:	b093      	sub	sp, #76	; 0x4c
 8014864:	ed8d 0b02 	vstr	d0, [sp, #8]
 8014868:	ec57 6b10 	vmov	r6, r7, d0
 801486c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8014870:	9107      	str	r1, [sp, #28]
 8014872:	4604      	mov	r4, r0
 8014874:	920a      	str	r2, [sp, #40]	; 0x28
 8014876:	930d      	str	r3, [sp, #52]	; 0x34
 8014878:	b975      	cbnz	r5, 8014898 <_dtoa_r+0x40>
 801487a:	2010      	movs	r0, #16
 801487c:	f000 fe2a 	bl	80154d4 <malloc>
 8014880:	4602      	mov	r2, r0
 8014882:	61e0      	str	r0, [r4, #28]
 8014884:	b920      	cbnz	r0, 8014890 <_dtoa_r+0x38>
 8014886:	4bae      	ldr	r3, [pc, #696]	; (8014b40 <_dtoa_r+0x2e8>)
 8014888:	21ef      	movs	r1, #239	; 0xef
 801488a:	48ae      	ldr	r0, [pc, #696]	; (8014b44 <_dtoa_r+0x2ec>)
 801488c:	f001 fc68 	bl	8016160 <__assert_func>
 8014890:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8014894:	6005      	str	r5, [r0, #0]
 8014896:	60c5      	str	r5, [r0, #12]
 8014898:	69e3      	ldr	r3, [r4, #28]
 801489a:	6819      	ldr	r1, [r3, #0]
 801489c:	b151      	cbz	r1, 80148b4 <_dtoa_r+0x5c>
 801489e:	685a      	ldr	r2, [r3, #4]
 80148a0:	604a      	str	r2, [r1, #4]
 80148a2:	2301      	movs	r3, #1
 80148a4:	4093      	lsls	r3, r2
 80148a6:	608b      	str	r3, [r1, #8]
 80148a8:	4620      	mov	r0, r4
 80148aa:	f000 ff07 	bl	80156bc <_Bfree>
 80148ae:	69e3      	ldr	r3, [r4, #28]
 80148b0:	2200      	movs	r2, #0
 80148b2:	601a      	str	r2, [r3, #0]
 80148b4:	1e3b      	subs	r3, r7, #0
 80148b6:	bfbb      	ittet	lt
 80148b8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80148bc:	9303      	strlt	r3, [sp, #12]
 80148be:	2300      	movge	r3, #0
 80148c0:	2201      	movlt	r2, #1
 80148c2:	bfac      	ite	ge
 80148c4:	f8c8 3000 	strge.w	r3, [r8]
 80148c8:	f8c8 2000 	strlt.w	r2, [r8]
 80148cc:	4b9e      	ldr	r3, [pc, #632]	; (8014b48 <_dtoa_r+0x2f0>)
 80148ce:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80148d2:	ea33 0308 	bics.w	r3, r3, r8
 80148d6:	d11b      	bne.n	8014910 <_dtoa_r+0xb8>
 80148d8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80148da:	f242 730f 	movw	r3, #9999	; 0x270f
 80148de:	6013      	str	r3, [r2, #0]
 80148e0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 80148e4:	4333      	orrs	r3, r6
 80148e6:	f000 8593 	beq.w	8015410 <_dtoa_r+0xbb8>
 80148ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80148ec:	b963      	cbnz	r3, 8014908 <_dtoa_r+0xb0>
 80148ee:	4b97      	ldr	r3, [pc, #604]	; (8014b4c <_dtoa_r+0x2f4>)
 80148f0:	e027      	b.n	8014942 <_dtoa_r+0xea>
 80148f2:	4b97      	ldr	r3, [pc, #604]	; (8014b50 <_dtoa_r+0x2f8>)
 80148f4:	9300      	str	r3, [sp, #0]
 80148f6:	3308      	adds	r3, #8
 80148f8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80148fa:	6013      	str	r3, [r2, #0]
 80148fc:	9800      	ldr	r0, [sp, #0]
 80148fe:	b013      	add	sp, #76	; 0x4c
 8014900:	ecbd 8b04 	vpop	{d8-d9}
 8014904:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014908:	4b90      	ldr	r3, [pc, #576]	; (8014b4c <_dtoa_r+0x2f4>)
 801490a:	9300      	str	r3, [sp, #0]
 801490c:	3303      	adds	r3, #3
 801490e:	e7f3      	b.n	80148f8 <_dtoa_r+0xa0>
 8014910:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014914:	2200      	movs	r2, #0
 8014916:	ec51 0b17 	vmov	r0, r1, d7
 801491a:	eeb0 8a47 	vmov.f32	s16, s14
 801491e:	eef0 8a67 	vmov.f32	s17, s15
 8014922:	2300      	movs	r3, #0
 8014924:	f7ec f8f8 	bl	8000b18 <__aeabi_dcmpeq>
 8014928:	4681      	mov	r9, r0
 801492a:	b160      	cbz	r0, 8014946 <_dtoa_r+0xee>
 801492c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 801492e:	2301      	movs	r3, #1
 8014930:	6013      	str	r3, [r2, #0]
 8014932:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014934:	2b00      	cmp	r3, #0
 8014936:	f000 8568 	beq.w	801540a <_dtoa_r+0xbb2>
 801493a:	4b86      	ldr	r3, [pc, #536]	; (8014b54 <_dtoa_r+0x2fc>)
 801493c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 801493e:	6013      	str	r3, [r2, #0]
 8014940:	3b01      	subs	r3, #1
 8014942:	9300      	str	r3, [sp, #0]
 8014944:	e7da      	b.n	80148fc <_dtoa_r+0xa4>
 8014946:	aa10      	add	r2, sp, #64	; 0x40
 8014948:	a911      	add	r1, sp, #68	; 0x44
 801494a:	4620      	mov	r0, r4
 801494c:	eeb0 0a48 	vmov.f32	s0, s16
 8014950:	eef0 0a68 	vmov.f32	s1, s17
 8014954:	f001 f994 	bl	8015c80 <__d2b>
 8014958:	f3c8 550a 	ubfx	r5, r8, #20, #11
 801495c:	4682      	mov	sl, r0
 801495e:	2d00      	cmp	r5, #0
 8014960:	d07f      	beq.n	8014a62 <_dtoa_r+0x20a>
 8014962:	ee18 3a90 	vmov	r3, s17
 8014966:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801496a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 801496e:	ec51 0b18 	vmov	r0, r1, d8
 8014972:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8014976:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 801497a:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 801497e:	4619      	mov	r1, r3
 8014980:	2200      	movs	r2, #0
 8014982:	4b75      	ldr	r3, [pc, #468]	; (8014b58 <_dtoa_r+0x300>)
 8014984:	f7eb fca8 	bl	80002d8 <__aeabi_dsub>
 8014988:	a367      	add	r3, pc, #412	; (adr r3, 8014b28 <_dtoa_r+0x2d0>)
 801498a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801498e:	f7eb fe5b 	bl	8000648 <__aeabi_dmul>
 8014992:	a367      	add	r3, pc, #412	; (adr r3, 8014b30 <_dtoa_r+0x2d8>)
 8014994:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014998:	f7eb fca0 	bl	80002dc <__adddf3>
 801499c:	4606      	mov	r6, r0
 801499e:	4628      	mov	r0, r5
 80149a0:	460f      	mov	r7, r1
 80149a2:	f7eb fde7 	bl	8000574 <__aeabi_i2d>
 80149a6:	a364      	add	r3, pc, #400	; (adr r3, 8014b38 <_dtoa_r+0x2e0>)
 80149a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149ac:	f7eb fe4c 	bl	8000648 <__aeabi_dmul>
 80149b0:	4602      	mov	r2, r0
 80149b2:	460b      	mov	r3, r1
 80149b4:	4630      	mov	r0, r6
 80149b6:	4639      	mov	r1, r7
 80149b8:	f7eb fc90 	bl	80002dc <__adddf3>
 80149bc:	4606      	mov	r6, r0
 80149be:	460f      	mov	r7, r1
 80149c0:	f7ec f8f2 	bl	8000ba8 <__aeabi_d2iz>
 80149c4:	2200      	movs	r2, #0
 80149c6:	4683      	mov	fp, r0
 80149c8:	2300      	movs	r3, #0
 80149ca:	4630      	mov	r0, r6
 80149cc:	4639      	mov	r1, r7
 80149ce:	f7ec f8ad 	bl	8000b2c <__aeabi_dcmplt>
 80149d2:	b148      	cbz	r0, 80149e8 <_dtoa_r+0x190>
 80149d4:	4658      	mov	r0, fp
 80149d6:	f7eb fdcd 	bl	8000574 <__aeabi_i2d>
 80149da:	4632      	mov	r2, r6
 80149dc:	463b      	mov	r3, r7
 80149de:	f7ec f89b 	bl	8000b18 <__aeabi_dcmpeq>
 80149e2:	b908      	cbnz	r0, 80149e8 <_dtoa_r+0x190>
 80149e4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80149e8:	f1bb 0f16 	cmp.w	fp, #22
 80149ec:	d857      	bhi.n	8014a9e <_dtoa_r+0x246>
 80149ee:	4b5b      	ldr	r3, [pc, #364]	; (8014b5c <_dtoa_r+0x304>)
 80149f0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80149f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80149f8:	ec51 0b18 	vmov	r0, r1, d8
 80149fc:	f7ec f896 	bl	8000b2c <__aeabi_dcmplt>
 8014a00:	2800      	cmp	r0, #0
 8014a02:	d04e      	beq.n	8014aa2 <_dtoa_r+0x24a>
 8014a04:	f10b 3bff 	add.w	fp, fp, #4294967295
 8014a08:	2300      	movs	r3, #0
 8014a0a:	930c      	str	r3, [sp, #48]	; 0x30
 8014a0c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8014a0e:	1b5b      	subs	r3, r3, r5
 8014a10:	1e5a      	subs	r2, r3, #1
 8014a12:	bf45      	ittet	mi
 8014a14:	f1c3 0301 	rsbmi	r3, r3, #1
 8014a18:	9305      	strmi	r3, [sp, #20]
 8014a1a:	2300      	movpl	r3, #0
 8014a1c:	2300      	movmi	r3, #0
 8014a1e:	9206      	str	r2, [sp, #24]
 8014a20:	bf54      	ite	pl
 8014a22:	9305      	strpl	r3, [sp, #20]
 8014a24:	9306      	strmi	r3, [sp, #24]
 8014a26:	f1bb 0f00 	cmp.w	fp, #0
 8014a2a:	db3c      	blt.n	8014aa6 <_dtoa_r+0x24e>
 8014a2c:	9b06      	ldr	r3, [sp, #24]
 8014a2e:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8014a32:	445b      	add	r3, fp
 8014a34:	9306      	str	r3, [sp, #24]
 8014a36:	2300      	movs	r3, #0
 8014a38:	9308      	str	r3, [sp, #32]
 8014a3a:	9b07      	ldr	r3, [sp, #28]
 8014a3c:	2b09      	cmp	r3, #9
 8014a3e:	d868      	bhi.n	8014b12 <_dtoa_r+0x2ba>
 8014a40:	2b05      	cmp	r3, #5
 8014a42:	bfc4      	itt	gt
 8014a44:	3b04      	subgt	r3, #4
 8014a46:	9307      	strgt	r3, [sp, #28]
 8014a48:	9b07      	ldr	r3, [sp, #28]
 8014a4a:	f1a3 0302 	sub.w	r3, r3, #2
 8014a4e:	bfcc      	ite	gt
 8014a50:	2500      	movgt	r5, #0
 8014a52:	2501      	movle	r5, #1
 8014a54:	2b03      	cmp	r3, #3
 8014a56:	f200 8085 	bhi.w	8014b64 <_dtoa_r+0x30c>
 8014a5a:	e8df f003 	tbb	[pc, r3]
 8014a5e:	3b2e      	.short	0x3b2e
 8014a60:	5839      	.short	0x5839
 8014a62:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8014a66:	441d      	add	r5, r3
 8014a68:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8014a6c:	2b20      	cmp	r3, #32
 8014a6e:	bfc1      	itttt	gt
 8014a70:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8014a74:	fa08 f803 	lslgt.w	r8, r8, r3
 8014a78:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8014a7c:	fa26 f303 	lsrgt.w	r3, r6, r3
 8014a80:	bfd6      	itet	le
 8014a82:	f1c3 0320 	rsble	r3, r3, #32
 8014a86:	ea48 0003 	orrgt.w	r0, r8, r3
 8014a8a:	fa06 f003 	lslle.w	r0, r6, r3
 8014a8e:	f7eb fd61 	bl	8000554 <__aeabi_ui2d>
 8014a92:	2201      	movs	r2, #1
 8014a94:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8014a98:	3d01      	subs	r5, #1
 8014a9a:	920e      	str	r2, [sp, #56]	; 0x38
 8014a9c:	e76f      	b.n	801497e <_dtoa_r+0x126>
 8014a9e:	2301      	movs	r3, #1
 8014aa0:	e7b3      	b.n	8014a0a <_dtoa_r+0x1b2>
 8014aa2:	900c      	str	r0, [sp, #48]	; 0x30
 8014aa4:	e7b2      	b.n	8014a0c <_dtoa_r+0x1b4>
 8014aa6:	9b05      	ldr	r3, [sp, #20]
 8014aa8:	eba3 030b 	sub.w	r3, r3, fp
 8014aac:	9305      	str	r3, [sp, #20]
 8014aae:	f1cb 0300 	rsb	r3, fp, #0
 8014ab2:	9308      	str	r3, [sp, #32]
 8014ab4:	2300      	movs	r3, #0
 8014ab6:	930b      	str	r3, [sp, #44]	; 0x2c
 8014ab8:	e7bf      	b.n	8014a3a <_dtoa_r+0x1e2>
 8014aba:	2300      	movs	r3, #0
 8014abc:	9309      	str	r3, [sp, #36]	; 0x24
 8014abe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014ac0:	2b00      	cmp	r3, #0
 8014ac2:	dc52      	bgt.n	8014b6a <_dtoa_r+0x312>
 8014ac4:	2301      	movs	r3, #1
 8014ac6:	9301      	str	r3, [sp, #4]
 8014ac8:	9304      	str	r3, [sp, #16]
 8014aca:	461a      	mov	r2, r3
 8014acc:	920a      	str	r2, [sp, #40]	; 0x28
 8014ace:	e00b      	b.n	8014ae8 <_dtoa_r+0x290>
 8014ad0:	2301      	movs	r3, #1
 8014ad2:	e7f3      	b.n	8014abc <_dtoa_r+0x264>
 8014ad4:	2300      	movs	r3, #0
 8014ad6:	9309      	str	r3, [sp, #36]	; 0x24
 8014ad8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014ada:	445b      	add	r3, fp
 8014adc:	9301      	str	r3, [sp, #4]
 8014ade:	3301      	adds	r3, #1
 8014ae0:	2b01      	cmp	r3, #1
 8014ae2:	9304      	str	r3, [sp, #16]
 8014ae4:	bfb8      	it	lt
 8014ae6:	2301      	movlt	r3, #1
 8014ae8:	69e0      	ldr	r0, [r4, #28]
 8014aea:	2100      	movs	r1, #0
 8014aec:	2204      	movs	r2, #4
 8014aee:	f102 0614 	add.w	r6, r2, #20
 8014af2:	429e      	cmp	r6, r3
 8014af4:	d93d      	bls.n	8014b72 <_dtoa_r+0x31a>
 8014af6:	6041      	str	r1, [r0, #4]
 8014af8:	4620      	mov	r0, r4
 8014afa:	f000 fd9f 	bl	801563c <_Balloc>
 8014afe:	9000      	str	r0, [sp, #0]
 8014b00:	2800      	cmp	r0, #0
 8014b02:	d139      	bne.n	8014b78 <_dtoa_r+0x320>
 8014b04:	4b16      	ldr	r3, [pc, #88]	; (8014b60 <_dtoa_r+0x308>)
 8014b06:	4602      	mov	r2, r0
 8014b08:	f240 11af 	movw	r1, #431	; 0x1af
 8014b0c:	e6bd      	b.n	801488a <_dtoa_r+0x32>
 8014b0e:	2301      	movs	r3, #1
 8014b10:	e7e1      	b.n	8014ad6 <_dtoa_r+0x27e>
 8014b12:	2501      	movs	r5, #1
 8014b14:	2300      	movs	r3, #0
 8014b16:	9307      	str	r3, [sp, #28]
 8014b18:	9509      	str	r5, [sp, #36]	; 0x24
 8014b1a:	f04f 33ff 	mov.w	r3, #4294967295
 8014b1e:	9301      	str	r3, [sp, #4]
 8014b20:	9304      	str	r3, [sp, #16]
 8014b22:	2200      	movs	r2, #0
 8014b24:	2312      	movs	r3, #18
 8014b26:	e7d1      	b.n	8014acc <_dtoa_r+0x274>
 8014b28:	636f4361 	.word	0x636f4361
 8014b2c:	3fd287a7 	.word	0x3fd287a7
 8014b30:	8b60c8b3 	.word	0x8b60c8b3
 8014b34:	3fc68a28 	.word	0x3fc68a28
 8014b38:	509f79fb 	.word	0x509f79fb
 8014b3c:	3fd34413 	.word	0x3fd34413
 8014b40:	08016e8d 	.word	0x08016e8d
 8014b44:	08016ea4 	.word	0x08016ea4
 8014b48:	7ff00000 	.word	0x7ff00000
 8014b4c:	08016e89 	.word	0x08016e89
 8014b50:	08016e80 	.word	0x08016e80
 8014b54:	08016e5d 	.word	0x08016e5d
 8014b58:	3ff80000 	.word	0x3ff80000
 8014b5c:	08016f90 	.word	0x08016f90
 8014b60:	08016efc 	.word	0x08016efc
 8014b64:	2301      	movs	r3, #1
 8014b66:	9309      	str	r3, [sp, #36]	; 0x24
 8014b68:	e7d7      	b.n	8014b1a <_dtoa_r+0x2c2>
 8014b6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014b6c:	9301      	str	r3, [sp, #4]
 8014b6e:	9304      	str	r3, [sp, #16]
 8014b70:	e7ba      	b.n	8014ae8 <_dtoa_r+0x290>
 8014b72:	3101      	adds	r1, #1
 8014b74:	0052      	lsls	r2, r2, #1
 8014b76:	e7ba      	b.n	8014aee <_dtoa_r+0x296>
 8014b78:	69e3      	ldr	r3, [r4, #28]
 8014b7a:	9a00      	ldr	r2, [sp, #0]
 8014b7c:	601a      	str	r2, [r3, #0]
 8014b7e:	9b04      	ldr	r3, [sp, #16]
 8014b80:	2b0e      	cmp	r3, #14
 8014b82:	f200 80a8 	bhi.w	8014cd6 <_dtoa_r+0x47e>
 8014b86:	2d00      	cmp	r5, #0
 8014b88:	f000 80a5 	beq.w	8014cd6 <_dtoa_r+0x47e>
 8014b8c:	f1bb 0f00 	cmp.w	fp, #0
 8014b90:	dd38      	ble.n	8014c04 <_dtoa_r+0x3ac>
 8014b92:	4bc0      	ldr	r3, [pc, #768]	; (8014e94 <_dtoa_r+0x63c>)
 8014b94:	f00b 020f 	and.w	r2, fp, #15
 8014b98:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014b9c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8014ba0:	e9d3 6700 	ldrd	r6, r7, [r3]
 8014ba4:	ea4f 182b 	mov.w	r8, fp, asr #4
 8014ba8:	d019      	beq.n	8014bde <_dtoa_r+0x386>
 8014baa:	4bbb      	ldr	r3, [pc, #748]	; (8014e98 <_dtoa_r+0x640>)
 8014bac:	ec51 0b18 	vmov	r0, r1, d8
 8014bb0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8014bb4:	f7eb fe72 	bl	800089c <__aeabi_ddiv>
 8014bb8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014bbc:	f008 080f 	and.w	r8, r8, #15
 8014bc0:	2503      	movs	r5, #3
 8014bc2:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8014e98 <_dtoa_r+0x640>
 8014bc6:	f1b8 0f00 	cmp.w	r8, #0
 8014bca:	d10a      	bne.n	8014be2 <_dtoa_r+0x38a>
 8014bcc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014bd0:	4632      	mov	r2, r6
 8014bd2:	463b      	mov	r3, r7
 8014bd4:	f7eb fe62 	bl	800089c <__aeabi_ddiv>
 8014bd8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014bdc:	e02b      	b.n	8014c36 <_dtoa_r+0x3de>
 8014bde:	2502      	movs	r5, #2
 8014be0:	e7ef      	b.n	8014bc2 <_dtoa_r+0x36a>
 8014be2:	f018 0f01 	tst.w	r8, #1
 8014be6:	d008      	beq.n	8014bfa <_dtoa_r+0x3a2>
 8014be8:	4630      	mov	r0, r6
 8014bea:	4639      	mov	r1, r7
 8014bec:	e9d9 2300 	ldrd	r2, r3, [r9]
 8014bf0:	f7eb fd2a 	bl	8000648 <__aeabi_dmul>
 8014bf4:	3501      	adds	r5, #1
 8014bf6:	4606      	mov	r6, r0
 8014bf8:	460f      	mov	r7, r1
 8014bfa:	ea4f 0868 	mov.w	r8, r8, asr #1
 8014bfe:	f109 0908 	add.w	r9, r9, #8
 8014c02:	e7e0      	b.n	8014bc6 <_dtoa_r+0x36e>
 8014c04:	f000 809f 	beq.w	8014d46 <_dtoa_r+0x4ee>
 8014c08:	f1cb 0600 	rsb	r6, fp, #0
 8014c0c:	4ba1      	ldr	r3, [pc, #644]	; (8014e94 <_dtoa_r+0x63c>)
 8014c0e:	4fa2      	ldr	r7, [pc, #648]	; (8014e98 <_dtoa_r+0x640>)
 8014c10:	f006 020f 	and.w	r2, r6, #15
 8014c14:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014c18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c1c:	ec51 0b18 	vmov	r0, r1, d8
 8014c20:	f7eb fd12 	bl	8000648 <__aeabi_dmul>
 8014c24:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014c28:	1136      	asrs	r6, r6, #4
 8014c2a:	2300      	movs	r3, #0
 8014c2c:	2502      	movs	r5, #2
 8014c2e:	2e00      	cmp	r6, #0
 8014c30:	d17e      	bne.n	8014d30 <_dtoa_r+0x4d8>
 8014c32:	2b00      	cmp	r3, #0
 8014c34:	d1d0      	bne.n	8014bd8 <_dtoa_r+0x380>
 8014c36:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8014c38:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8014c3c:	2b00      	cmp	r3, #0
 8014c3e:	f000 8084 	beq.w	8014d4a <_dtoa_r+0x4f2>
 8014c42:	4b96      	ldr	r3, [pc, #600]	; (8014e9c <_dtoa_r+0x644>)
 8014c44:	2200      	movs	r2, #0
 8014c46:	4640      	mov	r0, r8
 8014c48:	4649      	mov	r1, r9
 8014c4a:	f7eb ff6f 	bl	8000b2c <__aeabi_dcmplt>
 8014c4e:	2800      	cmp	r0, #0
 8014c50:	d07b      	beq.n	8014d4a <_dtoa_r+0x4f2>
 8014c52:	9b04      	ldr	r3, [sp, #16]
 8014c54:	2b00      	cmp	r3, #0
 8014c56:	d078      	beq.n	8014d4a <_dtoa_r+0x4f2>
 8014c58:	9b01      	ldr	r3, [sp, #4]
 8014c5a:	2b00      	cmp	r3, #0
 8014c5c:	dd39      	ble.n	8014cd2 <_dtoa_r+0x47a>
 8014c5e:	4b90      	ldr	r3, [pc, #576]	; (8014ea0 <_dtoa_r+0x648>)
 8014c60:	2200      	movs	r2, #0
 8014c62:	4640      	mov	r0, r8
 8014c64:	4649      	mov	r1, r9
 8014c66:	f7eb fcef 	bl	8000648 <__aeabi_dmul>
 8014c6a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014c6e:	9e01      	ldr	r6, [sp, #4]
 8014c70:	f10b 37ff 	add.w	r7, fp, #4294967295
 8014c74:	3501      	adds	r5, #1
 8014c76:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8014c7a:	4628      	mov	r0, r5
 8014c7c:	f7eb fc7a 	bl	8000574 <__aeabi_i2d>
 8014c80:	4642      	mov	r2, r8
 8014c82:	464b      	mov	r3, r9
 8014c84:	f7eb fce0 	bl	8000648 <__aeabi_dmul>
 8014c88:	4b86      	ldr	r3, [pc, #536]	; (8014ea4 <_dtoa_r+0x64c>)
 8014c8a:	2200      	movs	r2, #0
 8014c8c:	f7eb fb26 	bl	80002dc <__adddf3>
 8014c90:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8014c94:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014c98:	9303      	str	r3, [sp, #12]
 8014c9a:	2e00      	cmp	r6, #0
 8014c9c:	d158      	bne.n	8014d50 <_dtoa_r+0x4f8>
 8014c9e:	4b82      	ldr	r3, [pc, #520]	; (8014ea8 <_dtoa_r+0x650>)
 8014ca0:	2200      	movs	r2, #0
 8014ca2:	4640      	mov	r0, r8
 8014ca4:	4649      	mov	r1, r9
 8014ca6:	f7eb fb17 	bl	80002d8 <__aeabi_dsub>
 8014caa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014cae:	4680      	mov	r8, r0
 8014cb0:	4689      	mov	r9, r1
 8014cb2:	f7eb ff59 	bl	8000b68 <__aeabi_dcmpgt>
 8014cb6:	2800      	cmp	r0, #0
 8014cb8:	f040 8296 	bne.w	80151e8 <_dtoa_r+0x990>
 8014cbc:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8014cc0:	4640      	mov	r0, r8
 8014cc2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014cc6:	4649      	mov	r1, r9
 8014cc8:	f7eb ff30 	bl	8000b2c <__aeabi_dcmplt>
 8014ccc:	2800      	cmp	r0, #0
 8014cce:	f040 8289 	bne.w	80151e4 <_dtoa_r+0x98c>
 8014cd2:	ed8d 8b02 	vstr	d8, [sp, #8]
 8014cd6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8014cd8:	2b00      	cmp	r3, #0
 8014cda:	f2c0 814e 	blt.w	8014f7a <_dtoa_r+0x722>
 8014cde:	f1bb 0f0e 	cmp.w	fp, #14
 8014ce2:	f300 814a 	bgt.w	8014f7a <_dtoa_r+0x722>
 8014ce6:	4b6b      	ldr	r3, [pc, #428]	; (8014e94 <_dtoa_r+0x63c>)
 8014ce8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8014cec:	e9d3 8900 	ldrd	r8, r9, [r3]
 8014cf0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8014cf2:	2b00      	cmp	r3, #0
 8014cf4:	f280 80dc 	bge.w	8014eb0 <_dtoa_r+0x658>
 8014cf8:	9b04      	ldr	r3, [sp, #16]
 8014cfa:	2b00      	cmp	r3, #0
 8014cfc:	f300 80d8 	bgt.w	8014eb0 <_dtoa_r+0x658>
 8014d00:	f040 826f 	bne.w	80151e2 <_dtoa_r+0x98a>
 8014d04:	4b68      	ldr	r3, [pc, #416]	; (8014ea8 <_dtoa_r+0x650>)
 8014d06:	2200      	movs	r2, #0
 8014d08:	4640      	mov	r0, r8
 8014d0a:	4649      	mov	r1, r9
 8014d0c:	f7eb fc9c 	bl	8000648 <__aeabi_dmul>
 8014d10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014d14:	f7eb ff1e 	bl	8000b54 <__aeabi_dcmpge>
 8014d18:	9e04      	ldr	r6, [sp, #16]
 8014d1a:	4637      	mov	r7, r6
 8014d1c:	2800      	cmp	r0, #0
 8014d1e:	f040 8245 	bne.w	80151ac <_dtoa_r+0x954>
 8014d22:	9d00      	ldr	r5, [sp, #0]
 8014d24:	2331      	movs	r3, #49	; 0x31
 8014d26:	f805 3b01 	strb.w	r3, [r5], #1
 8014d2a:	f10b 0b01 	add.w	fp, fp, #1
 8014d2e:	e241      	b.n	80151b4 <_dtoa_r+0x95c>
 8014d30:	07f2      	lsls	r2, r6, #31
 8014d32:	d505      	bpl.n	8014d40 <_dtoa_r+0x4e8>
 8014d34:	e9d7 2300 	ldrd	r2, r3, [r7]
 8014d38:	f7eb fc86 	bl	8000648 <__aeabi_dmul>
 8014d3c:	3501      	adds	r5, #1
 8014d3e:	2301      	movs	r3, #1
 8014d40:	1076      	asrs	r6, r6, #1
 8014d42:	3708      	adds	r7, #8
 8014d44:	e773      	b.n	8014c2e <_dtoa_r+0x3d6>
 8014d46:	2502      	movs	r5, #2
 8014d48:	e775      	b.n	8014c36 <_dtoa_r+0x3de>
 8014d4a:	9e04      	ldr	r6, [sp, #16]
 8014d4c:	465f      	mov	r7, fp
 8014d4e:	e792      	b.n	8014c76 <_dtoa_r+0x41e>
 8014d50:	9900      	ldr	r1, [sp, #0]
 8014d52:	4b50      	ldr	r3, [pc, #320]	; (8014e94 <_dtoa_r+0x63c>)
 8014d54:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014d58:	4431      	add	r1, r6
 8014d5a:	9102      	str	r1, [sp, #8]
 8014d5c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8014d5e:	eeb0 9a47 	vmov.f32	s18, s14
 8014d62:	eef0 9a67 	vmov.f32	s19, s15
 8014d66:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8014d6a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8014d6e:	2900      	cmp	r1, #0
 8014d70:	d044      	beq.n	8014dfc <_dtoa_r+0x5a4>
 8014d72:	494e      	ldr	r1, [pc, #312]	; (8014eac <_dtoa_r+0x654>)
 8014d74:	2000      	movs	r0, #0
 8014d76:	f7eb fd91 	bl	800089c <__aeabi_ddiv>
 8014d7a:	ec53 2b19 	vmov	r2, r3, d9
 8014d7e:	f7eb faab 	bl	80002d8 <__aeabi_dsub>
 8014d82:	9d00      	ldr	r5, [sp, #0]
 8014d84:	ec41 0b19 	vmov	d9, r0, r1
 8014d88:	4649      	mov	r1, r9
 8014d8a:	4640      	mov	r0, r8
 8014d8c:	f7eb ff0c 	bl	8000ba8 <__aeabi_d2iz>
 8014d90:	4606      	mov	r6, r0
 8014d92:	f7eb fbef 	bl	8000574 <__aeabi_i2d>
 8014d96:	4602      	mov	r2, r0
 8014d98:	460b      	mov	r3, r1
 8014d9a:	4640      	mov	r0, r8
 8014d9c:	4649      	mov	r1, r9
 8014d9e:	f7eb fa9b 	bl	80002d8 <__aeabi_dsub>
 8014da2:	3630      	adds	r6, #48	; 0x30
 8014da4:	f805 6b01 	strb.w	r6, [r5], #1
 8014da8:	ec53 2b19 	vmov	r2, r3, d9
 8014dac:	4680      	mov	r8, r0
 8014dae:	4689      	mov	r9, r1
 8014db0:	f7eb febc 	bl	8000b2c <__aeabi_dcmplt>
 8014db4:	2800      	cmp	r0, #0
 8014db6:	d164      	bne.n	8014e82 <_dtoa_r+0x62a>
 8014db8:	4642      	mov	r2, r8
 8014dba:	464b      	mov	r3, r9
 8014dbc:	4937      	ldr	r1, [pc, #220]	; (8014e9c <_dtoa_r+0x644>)
 8014dbe:	2000      	movs	r0, #0
 8014dc0:	f7eb fa8a 	bl	80002d8 <__aeabi_dsub>
 8014dc4:	ec53 2b19 	vmov	r2, r3, d9
 8014dc8:	f7eb feb0 	bl	8000b2c <__aeabi_dcmplt>
 8014dcc:	2800      	cmp	r0, #0
 8014dce:	f040 80b6 	bne.w	8014f3e <_dtoa_r+0x6e6>
 8014dd2:	9b02      	ldr	r3, [sp, #8]
 8014dd4:	429d      	cmp	r5, r3
 8014dd6:	f43f af7c 	beq.w	8014cd2 <_dtoa_r+0x47a>
 8014dda:	4b31      	ldr	r3, [pc, #196]	; (8014ea0 <_dtoa_r+0x648>)
 8014ddc:	ec51 0b19 	vmov	r0, r1, d9
 8014de0:	2200      	movs	r2, #0
 8014de2:	f7eb fc31 	bl	8000648 <__aeabi_dmul>
 8014de6:	4b2e      	ldr	r3, [pc, #184]	; (8014ea0 <_dtoa_r+0x648>)
 8014de8:	ec41 0b19 	vmov	d9, r0, r1
 8014dec:	2200      	movs	r2, #0
 8014dee:	4640      	mov	r0, r8
 8014df0:	4649      	mov	r1, r9
 8014df2:	f7eb fc29 	bl	8000648 <__aeabi_dmul>
 8014df6:	4680      	mov	r8, r0
 8014df8:	4689      	mov	r9, r1
 8014dfa:	e7c5      	b.n	8014d88 <_dtoa_r+0x530>
 8014dfc:	ec51 0b17 	vmov	r0, r1, d7
 8014e00:	f7eb fc22 	bl	8000648 <__aeabi_dmul>
 8014e04:	9b02      	ldr	r3, [sp, #8]
 8014e06:	9d00      	ldr	r5, [sp, #0]
 8014e08:	930f      	str	r3, [sp, #60]	; 0x3c
 8014e0a:	ec41 0b19 	vmov	d9, r0, r1
 8014e0e:	4649      	mov	r1, r9
 8014e10:	4640      	mov	r0, r8
 8014e12:	f7eb fec9 	bl	8000ba8 <__aeabi_d2iz>
 8014e16:	4606      	mov	r6, r0
 8014e18:	f7eb fbac 	bl	8000574 <__aeabi_i2d>
 8014e1c:	3630      	adds	r6, #48	; 0x30
 8014e1e:	4602      	mov	r2, r0
 8014e20:	460b      	mov	r3, r1
 8014e22:	4640      	mov	r0, r8
 8014e24:	4649      	mov	r1, r9
 8014e26:	f7eb fa57 	bl	80002d8 <__aeabi_dsub>
 8014e2a:	f805 6b01 	strb.w	r6, [r5], #1
 8014e2e:	9b02      	ldr	r3, [sp, #8]
 8014e30:	429d      	cmp	r5, r3
 8014e32:	4680      	mov	r8, r0
 8014e34:	4689      	mov	r9, r1
 8014e36:	f04f 0200 	mov.w	r2, #0
 8014e3a:	d124      	bne.n	8014e86 <_dtoa_r+0x62e>
 8014e3c:	4b1b      	ldr	r3, [pc, #108]	; (8014eac <_dtoa_r+0x654>)
 8014e3e:	ec51 0b19 	vmov	r0, r1, d9
 8014e42:	f7eb fa4b 	bl	80002dc <__adddf3>
 8014e46:	4602      	mov	r2, r0
 8014e48:	460b      	mov	r3, r1
 8014e4a:	4640      	mov	r0, r8
 8014e4c:	4649      	mov	r1, r9
 8014e4e:	f7eb fe8b 	bl	8000b68 <__aeabi_dcmpgt>
 8014e52:	2800      	cmp	r0, #0
 8014e54:	d173      	bne.n	8014f3e <_dtoa_r+0x6e6>
 8014e56:	ec53 2b19 	vmov	r2, r3, d9
 8014e5a:	4914      	ldr	r1, [pc, #80]	; (8014eac <_dtoa_r+0x654>)
 8014e5c:	2000      	movs	r0, #0
 8014e5e:	f7eb fa3b 	bl	80002d8 <__aeabi_dsub>
 8014e62:	4602      	mov	r2, r0
 8014e64:	460b      	mov	r3, r1
 8014e66:	4640      	mov	r0, r8
 8014e68:	4649      	mov	r1, r9
 8014e6a:	f7eb fe5f 	bl	8000b2c <__aeabi_dcmplt>
 8014e6e:	2800      	cmp	r0, #0
 8014e70:	f43f af2f 	beq.w	8014cd2 <_dtoa_r+0x47a>
 8014e74:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8014e76:	1e6b      	subs	r3, r5, #1
 8014e78:	930f      	str	r3, [sp, #60]	; 0x3c
 8014e7a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8014e7e:	2b30      	cmp	r3, #48	; 0x30
 8014e80:	d0f8      	beq.n	8014e74 <_dtoa_r+0x61c>
 8014e82:	46bb      	mov	fp, r7
 8014e84:	e04a      	b.n	8014f1c <_dtoa_r+0x6c4>
 8014e86:	4b06      	ldr	r3, [pc, #24]	; (8014ea0 <_dtoa_r+0x648>)
 8014e88:	f7eb fbde 	bl	8000648 <__aeabi_dmul>
 8014e8c:	4680      	mov	r8, r0
 8014e8e:	4689      	mov	r9, r1
 8014e90:	e7bd      	b.n	8014e0e <_dtoa_r+0x5b6>
 8014e92:	bf00      	nop
 8014e94:	08016f90 	.word	0x08016f90
 8014e98:	08016f68 	.word	0x08016f68
 8014e9c:	3ff00000 	.word	0x3ff00000
 8014ea0:	40240000 	.word	0x40240000
 8014ea4:	401c0000 	.word	0x401c0000
 8014ea8:	40140000 	.word	0x40140000
 8014eac:	3fe00000 	.word	0x3fe00000
 8014eb0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8014eb4:	9d00      	ldr	r5, [sp, #0]
 8014eb6:	4642      	mov	r2, r8
 8014eb8:	464b      	mov	r3, r9
 8014eba:	4630      	mov	r0, r6
 8014ebc:	4639      	mov	r1, r7
 8014ebe:	f7eb fced 	bl	800089c <__aeabi_ddiv>
 8014ec2:	f7eb fe71 	bl	8000ba8 <__aeabi_d2iz>
 8014ec6:	9001      	str	r0, [sp, #4]
 8014ec8:	f7eb fb54 	bl	8000574 <__aeabi_i2d>
 8014ecc:	4642      	mov	r2, r8
 8014ece:	464b      	mov	r3, r9
 8014ed0:	f7eb fbba 	bl	8000648 <__aeabi_dmul>
 8014ed4:	4602      	mov	r2, r0
 8014ed6:	460b      	mov	r3, r1
 8014ed8:	4630      	mov	r0, r6
 8014eda:	4639      	mov	r1, r7
 8014edc:	f7eb f9fc 	bl	80002d8 <__aeabi_dsub>
 8014ee0:	9e01      	ldr	r6, [sp, #4]
 8014ee2:	9f04      	ldr	r7, [sp, #16]
 8014ee4:	3630      	adds	r6, #48	; 0x30
 8014ee6:	f805 6b01 	strb.w	r6, [r5], #1
 8014eea:	9e00      	ldr	r6, [sp, #0]
 8014eec:	1bae      	subs	r6, r5, r6
 8014eee:	42b7      	cmp	r7, r6
 8014ef0:	4602      	mov	r2, r0
 8014ef2:	460b      	mov	r3, r1
 8014ef4:	d134      	bne.n	8014f60 <_dtoa_r+0x708>
 8014ef6:	f7eb f9f1 	bl	80002dc <__adddf3>
 8014efa:	4642      	mov	r2, r8
 8014efc:	464b      	mov	r3, r9
 8014efe:	4606      	mov	r6, r0
 8014f00:	460f      	mov	r7, r1
 8014f02:	f7eb fe31 	bl	8000b68 <__aeabi_dcmpgt>
 8014f06:	b9c8      	cbnz	r0, 8014f3c <_dtoa_r+0x6e4>
 8014f08:	4642      	mov	r2, r8
 8014f0a:	464b      	mov	r3, r9
 8014f0c:	4630      	mov	r0, r6
 8014f0e:	4639      	mov	r1, r7
 8014f10:	f7eb fe02 	bl	8000b18 <__aeabi_dcmpeq>
 8014f14:	b110      	cbz	r0, 8014f1c <_dtoa_r+0x6c4>
 8014f16:	9b01      	ldr	r3, [sp, #4]
 8014f18:	07db      	lsls	r3, r3, #31
 8014f1a:	d40f      	bmi.n	8014f3c <_dtoa_r+0x6e4>
 8014f1c:	4651      	mov	r1, sl
 8014f1e:	4620      	mov	r0, r4
 8014f20:	f000 fbcc 	bl	80156bc <_Bfree>
 8014f24:	2300      	movs	r3, #0
 8014f26:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8014f28:	702b      	strb	r3, [r5, #0]
 8014f2a:	f10b 0301 	add.w	r3, fp, #1
 8014f2e:	6013      	str	r3, [r2, #0]
 8014f30:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014f32:	2b00      	cmp	r3, #0
 8014f34:	f43f ace2 	beq.w	80148fc <_dtoa_r+0xa4>
 8014f38:	601d      	str	r5, [r3, #0]
 8014f3a:	e4df      	b.n	80148fc <_dtoa_r+0xa4>
 8014f3c:	465f      	mov	r7, fp
 8014f3e:	462b      	mov	r3, r5
 8014f40:	461d      	mov	r5, r3
 8014f42:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8014f46:	2a39      	cmp	r2, #57	; 0x39
 8014f48:	d106      	bne.n	8014f58 <_dtoa_r+0x700>
 8014f4a:	9a00      	ldr	r2, [sp, #0]
 8014f4c:	429a      	cmp	r2, r3
 8014f4e:	d1f7      	bne.n	8014f40 <_dtoa_r+0x6e8>
 8014f50:	9900      	ldr	r1, [sp, #0]
 8014f52:	2230      	movs	r2, #48	; 0x30
 8014f54:	3701      	adds	r7, #1
 8014f56:	700a      	strb	r2, [r1, #0]
 8014f58:	781a      	ldrb	r2, [r3, #0]
 8014f5a:	3201      	adds	r2, #1
 8014f5c:	701a      	strb	r2, [r3, #0]
 8014f5e:	e790      	b.n	8014e82 <_dtoa_r+0x62a>
 8014f60:	4ba3      	ldr	r3, [pc, #652]	; (80151f0 <_dtoa_r+0x998>)
 8014f62:	2200      	movs	r2, #0
 8014f64:	f7eb fb70 	bl	8000648 <__aeabi_dmul>
 8014f68:	2200      	movs	r2, #0
 8014f6a:	2300      	movs	r3, #0
 8014f6c:	4606      	mov	r6, r0
 8014f6e:	460f      	mov	r7, r1
 8014f70:	f7eb fdd2 	bl	8000b18 <__aeabi_dcmpeq>
 8014f74:	2800      	cmp	r0, #0
 8014f76:	d09e      	beq.n	8014eb6 <_dtoa_r+0x65e>
 8014f78:	e7d0      	b.n	8014f1c <_dtoa_r+0x6c4>
 8014f7a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014f7c:	2a00      	cmp	r2, #0
 8014f7e:	f000 80ca 	beq.w	8015116 <_dtoa_r+0x8be>
 8014f82:	9a07      	ldr	r2, [sp, #28]
 8014f84:	2a01      	cmp	r2, #1
 8014f86:	f300 80ad 	bgt.w	80150e4 <_dtoa_r+0x88c>
 8014f8a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8014f8c:	2a00      	cmp	r2, #0
 8014f8e:	f000 80a5 	beq.w	80150dc <_dtoa_r+0x884>
 8014f92:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8014f96:	9e08      	ldr	r6, [sp, #32]
 8014f98:	9d05      	ldr	r5, [sp, #20]
 8014f9a:	9a05      	ldr	r2, [sp, #20]
 8014f9c:	441a      	add	r2, r3
 8014f9e:	9205      	str	r2, [sp, #20]
 8014fa0:	9a06      	ldr	r2, [sp, #24]
 8014fa2:	2101      	movs	r1, #1
 8014fa4:	441a      	add	r2, r3
 8014fa6:	4620      	mov	r0, r4
 8014fa8:	9206      	str	r2, [sp, #24]
 8014faa:	f000 fc3d 	bl	8015828 <__i2b>
 8014fae:	4607      	mov	r7, r0
 8014fb0:	b165      	cbz	r5, 8014fcc <_dtoa_r+0x774>
 8014fb2:	9b06      	ldr	r3, [sp, #24]
 8014fb4:	2b00      	cmp	r3, #0
 8014fb6:	dd09      	ble.n	8014fcc <_dtoa_r+0x774>
 8014fb8:	42ab      	cmp	r3, r5
 8014fba:	9a05      	ldr	r2, [sp, #20]
 8014fbc:	bfa8      	it	ge
 8014fbe:	462b      	movge	r3, r5
 8014fc0:	1ad2      	subs	r2, r2, r3
 8014fc2:	9205      	str	r2, [sp, #20]
 8014fc4:	9a06      	ldr	r2, [sp, #24]
 8014fc6:	1aed      	subs	r5, r5, r3
 8014fc8:	1ad3      	subs	r3, r2, r3
 8014fca:	9306      	str	r3, [sp, #24]
 8014fcc:	9b08      	ldr	r3, [sp, #32]
 8014fce:	b1f3      	cbz	r3, 801500e <_dtoa_r+0x7b6>
 8014fd0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014fd2:	2b00      	cmp	r3, #0
 8014fd4:	f000 80a3 	beq.w	801511e <_dtoa_r+0x8c6>
 8014fd8:	2e00      	cmp	r6, #0
 8014fda:	dd10      	ble.n	8014ffe <_dtoa_r+0x7a6>
 8014fdc:	4639      	mov	r1, r7
 8014fde:	4632      	mov	r2, r6
 8014fe0:	4620      	mov	r0, r4
 8014fe2:	f000 fce1 	bl	80159a8 <__pow5mult>
 8014fe6:	4652      	mov	r2, sl
 8014fe8:	4601      	mov	r1, r0
 8014fea:	4607      	mov	r7, r0
 8014fec:	4620      	mov	r0, r4
 8014fee:	f000 fc31 	bl	8015854 <__multiply>
 8014ff2:	4651      	mov	r1, sl
 8014ff4:	4680      	mov	r8, r0
 8014ff6:	4620      	mov	r0, r4
 8014ff8:	f000 fb60 	bl	80156bc <_Bfree>
 8014ffc:	46c2      	mov	sl, r8
 8014ffe:	9b08      	ldr	r3, [sp, #32]
 8015000:	1b9a      	subs	r2, r3, r6
 8015002:	d004      	beq.n	801500e <_dtoa_r+0x7b6>
 8015004:	4651      	mov	r1, sl
 8015006:	4620      	mov	r0, r4
 8015008:	f000 fcce 	bl	80159a8 <__pow5mult>
 801500c:	4682      	mov	sl, r0
 801500e:	2101      	movs	r1, #1
 8015010:	4620      	mov	r0, r4
 8015012:	f000 fc09 	bl	8015828 <__i2b>
 8015016:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015018:	2b00      	cmp	r3, #0
 801501a:	4606      	mov	r6, r0
 801501c:	f340 8081 	ble.w	8015122 <_dtoa_r+0x8ca>
 8015020:	461a      	mov	r2, r3
 8015022:	4601      	mov	r1, r0
 8015024:	4620      	mov	r0, r4
 8015026:	f000 fcbf 	bl	80159a8 <__pow5mult>
 801502a:	9b07      	ldr	r3, [sp, #28]
 801502c:	2b01      	cmp	r3, #1
 801502e:	4606      	mov	r6, r0
 8015030:	dd7a      	ble.n	8015128 <_dtoa_r+0x8d0>
 8015032:	f04f 0800 	mov.w	r8, #0
 8015036:	6933      	ldr	r3, [r6, #16]
 8015038:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 801503c:	6918      	ldr	r0, [r3, #16]
 801503e:	f000 fba5 	bl	801578c <__hi0bits>
 8015042:	f1c0 0020 	rsb	r0, r0, #32
 8015046:	9b06      	ldr	r3, [sp, #24]
 8015048:	4418      	add	r0, r3
 801504a:	f010 001f 	ands.w	r0, r0, #31
 801504e:	f000 8094 	beq.w	801517a <_dtoa_r+0x922>
 8015052:	f1c0 0320 	rsb	r3, r0, #32
 8015056:	2b04      	cmp	r3, #4
 8015058:	f340 8085 	ble.w	8015166 <_dtoa_r+0x90e>
 801505c:	9b05      	ldr	r3, [sp, #20]
 801505e:	f1c0 001c 	rsb	r0, r0, #28
 8015062:	4403      	add	r3, r0
 8015064:	9305      	str	r3, [sp, #20]
 8015066:	9b06      	ldr	r3, [sp, #24]
 8015068:	4403      	add	r3, r0
 801506a:	4405      	add	r5, r0
 801506c:	9306      	str	r3, [sp, #24]
 801506e:	9b05      	ldr	r3, [sp, #20]
 8015070:	2b00      	cmp	r3, #0
 8015072:	dd05      	ble.n	8015080 <_dtoa_r+0x828>
 8015074:	4651      	mov	r1, sl
 8015076:	461a      	mov	r2, r3
 8015078:	4620      	mov	r0, r4
 801507a:	f000 fcef 	bl	8015a5c <__lshift>
 801507e:	4682      	mov	sl, r0
 8015080:	9b06      	ldr	r3, [sp, #24]
 8015082:	2b00      	cmp	r3, #0
 8015084:	dd05      	ble.n	8015092 <_dtoa_r+0x83a>
 8015086:	4631      	mov	r1, r6
 8015088:	461a      	mov	r2, r3
 801508a:	4620      	mov	r0, r4
 801508c:	f000 fce6 	bl	8015a5c <__lshift>
 8015090:	4606      	mov	r6, r0
 8015092:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8015094:	2b00      	cmp	r3, #0
 8015096:	d072      	beq.n	801517e <_dtoa_r+0x926>
 8015098:	4631      	mov	r1, r6
 801509a:	4650      	mov	r0, sl
 801509c:	f000 fd4a 	bl	8015b34 <__mcmp>
 80150a0:	2800      	cmp	r0, #0
 80150a2:	da6c      	bge.n	801517e <_dtoa_r+0x926>
 80150a4:	2300      	movs	r3, #0
 80150a6:	4651      	mov	r1, sl
 80150a8:	220a      	movs	r2, #10
 80150aa:	4620      	mov	r0, r4
 80150ac:	f000 fb28 	bl	8015700 <__multadd>
 80150b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80150b2:	f10b 3bff 	add.w	fp, fp, #4294967295
 80150b6:	4682      	mov	sl, r0
 80150b8:	2b00      	cmp	r3, #0
 80150ba:	f000 81b0 	beq.w	801541e <_dtoa_r+0xbc6>
 80150be:	2300      	movs	r3, #0
 80150c0:	4639      	mov	r1, r7
 80150c2:	220a      	movs	r2, #10
 80150c4:	4620      	mov	r0, r4
 80150c6:	f000 fb1b 	bl	8015700 <__multadd>
 80150ca:	9b01      	ldr	r3, [sp, #4]
 80150cc:	2b00      	cmp	r3, #0
 80150ce:	4607      	mov	r7, r0
 80150d0:	f300 8096 	bgt.w	8015200 <_dtoa_r+0x9a8>
 80150d4:	9b07      	ldr	r3, [sp, #28]
 80150d6:	2b02      	cmp	r3, #2
 80150d8:	dc59      	bgt.n	801518e <_dtoa_r+0x936>
 80150da:	e091      	b.n	8015200 <_dtoa_r+0x9a8>
 80150dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80150de:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80150e2:	e758      	b.n	8014f96 <_dtoa_r+0x73e>
 80150e4:	9b04      	ldr	r3, [sp, #16]
 80150e6:	1e5e      	subs	r6, r3, #1
 80150e8:	9b08      	ldr	r3, [sp, #32]
 80150ea:	42b3      	cmp	r3, r6
 80150ec:	bfbf      	itttt	lt
 80150ee:	9b08      	ldrlt	r3, [sp, #32]
 80150f0:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80150f2:	9608      	strlt	r6, [sp, #32]
 80150f4:	1af3      	sublt	r3, r6, r3
 80150f6:	bfb4      	ite	lt
 80150f8:	18d2      	addlt	r2, r2, r3
 80150fa:	1b9e      	subge	r6, r3, r6
 80150fc:	9b04      	ldr	r3, [sp, #16]
 80150fe:	bfbc      	itt	lt
 8015100:	920b      	strlt	r2, [sp, #44]	; 0x2c
 8015102:	2600      	movlt	r6, #0
 8015104:	2b00      	cmp	r3, #0
 8015106:	bfb7      	itett	lt
 8015108:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 801510c:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 8015110:	1a9d      	sublt	r5, r3, r2
 8015112:	2300      	movlt	r3, #0
 8015114:	e741      	b.n	8014f9a <_dtoa_r+0x742>
 8015116:	9e08      	ldr	r6, [sp, #32]
 8015118:	9d05      	ldr	r5, [sp, #20]
 801511a:	9f09      	ldr	r7, [sp, #36]	; 0x24
 801511c:	e748      	b.n	8014fb0 <_dtoa_r+0x758>
 801511e:	9a08      	ldr	r2, [sp, #32]
 8015120:	e770      	b.n	8015004 <_dtoa_r+0x7ac>
 8015122:	9b07      	ldr	r3, [sp, #28]
 8015124:	2b01      	cmp	r3, #1
 8015126:	dc19      	bgt.n	801515c <_dtoa_r+0x904>
 8015128:	9b02      	ldr	r3, [sp, #8]
 801512a:	b9bb      	cbnz	r3, 801515c <_dtoa_r+0x904>
 801512c:	9b03      	ldr	r3, [sp, #12]
 801512e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015132:	b99b      	cbnz	r3, 801515c <_dtoa_r+0x904>
 8015134:	9b03      	ldr	r3, [sp, #12]
 8015136:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801513a:	0d1b      	lsrs	r3, r3, #20
 801513c:	051b      	lsls	r3, r3, #20
 801513e:	b183      	cbz	r3, 8015162 <_dtoa_r+0x90a>
 8015140:	9b05      	ldr	r3, [sp, #20]
 8015142:	3301      	adds	r3, #1
 8015144:	9305      	str	r3, [sp, #20]
 8015146:	9b06      	ldr	r3, [sp, #24]
 8015148:	3301      	adds	r3, #1
 801514a:	9306      	str	r3, [sp, #24]
 801514c:	f04f 0801 	mov.w	r8, #1
 8015150:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015152:	2b00      	cmp	r3, #0
 8015154:	f47f af6f 	bne.w	8015036 <_dtoa_r+0x7de>
 8015158:	2001      	movs	r0, #1
 801515a:	e774      	b.n	8015046 <_dtoa_r+0x7ee>
 801515c:	f04f 0800 	mov.w	r8, #0
 8015160:	e7f6      	b.n	8015150 <_dtoa_r+0x8f8>
 8015162:	4698      	mov	r8, r3
 8015164:	e7f4      	b.n	8015150 <_dtoa_r+0x8f8>
 8015166:	d082      	beq.n	801506e <_dtoa_r+0x816>
 8015168:	9a05      	ldr	r2, [sp, #20]
 801516a:	331c      	adds	r3, #28
 801516c:	441a      	add	r2, r3
 801516e:	9205      	str	r2, [sp, #20]
 8015170:	9a06      	ldr	r2, [sp, #24]
 8015172:	441a      	add	r2, r3
 8015174:	441d      	add	r5, r3
 8015176:	9206      	str	r2, [sp, #24]
 8015178:	e779      	b.n	801506e <_dtoa_r+0x816>
 801517a:	4603      	mov	r3, r0
 801517c:	e7f4      	b.n	8015168 <_dtoa_r+0x910>
 801517e:	9b04      	ldr	r3, [sp, #16]
 8015180:	2b00      	cmp	r3, #0
 8015182:	dc37      	bgt.n	80151f4 <_dtoa_r+0x99c>
 8015184:	9b07      	ldr	r3, [sp, #28]
 8015186:	2b02      	cmp	r3, #2
 8015188:	dd34      	ble.n	80151f4 <_dtoa_r+0x99c>
 801518a:	9b04      	ldr	r3, [sp, #16]
 801518c:	9301      	str	r3, [sp, #4]
 801518e:	9b01      	ldr	r3, [sp, #4]
 8015190:	b963      	cbnz	r3, 80151ac <_dtoa_r+0x954>
 8015192:	4631      	mov	r1, r6
 8015194:	2205      	movs	r2, #5
 8015196:	4620      	mov	r0, r4
 8015198:	f000 fab2 	bl	8015700 <__multadd>
 801519c:	4601      	mov	r1, r0
 801519e:	4606      	mov	r6, r0
 80151a0:	4650      	mov	r0, sl
 80151a2:	f000 fcc7 	bl	8015b34 <__mcmp>
 80151a6:	2800      	cmp	r0, #0
 80151a8:	f73f adbb 	bgt.w	8014d22 <_dtoa_r+0x4ca>
 80151ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80151ae:	9d00      	ldr	r5, [sp, #0]
 80151b0:	ea6f 0b03 	mvn.w	fp, r3
 80151b4:	f04f 0800 	mov.w	r8, #0
 80151b8:	4631      	mov	r1, r6
 80151ba:	4620      	mov	r0, r4
 80151bc:	f000 fa7e 	bl	80156bc <_Bfree>
 80151c0:	2f00      	cmp	r7, #0
 80151c2:	f43f aeab 	beq.w	8014f1c <_dtoa_r+0x6c4>
 80151c6:	f1b8 0f00 	cmp.w	r8, #0
 80151ca:	d005      	beq.n	80151d8 <_dtoa_r+0x980>
 80151cc:	45b8      	cmp	r8, r7
 80151ce:	d003      	beq.n	80151d8 <_dtoa_r+0x980>
 80151d0:	4641      	mov	r1, r8
 80151d2:	4620      	mov	r0, r4
 80151d4:	f000 fa72 	bl	80156bc <_Bfree>
 80151d8:	4639      	mov	r1, r7
 80151da:	4620      	mov	r0, r4
 80151dc:	f000 fa6e 	bl	80156bc <_Bfree>
 80151e0:	e69c      	b.n	8014f1c <_dtoa_r+0x6c4>
 80151e2:	2600      	movs	r6, #0
 80151e4:	4637      	mov	r7, r6
 80151e6:	e7e1      	b.n	80151ac <_dtoa_r+0x954>
 80151e8:	46bb      	mov	fp, r7
 80151ea:	4637      	mov	r7, r6
 80151ec:	e599      	b.n	8014d22 <_dtoa_r+0x4ca>
 80151ee:	bf00      	nop
 80151f0:	40240000 	.word	0x40240000
 80151f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80151f6:	2b00      	cmp	r3, #0
 80151f8:	f000 80c8 	beq.w	801538c <_dtoa_r+0xb34>
 80151fc:	9b04      	ldr	r3, [sp, #16]
 80151fe:	9301      	str	r3, [sp, #4]
 8015200:	2d00      	cmp	r5, #0
 8015202:	dd05      	ble.n	8015210 <_dtoa_r+0x9b8>
 8015204:	4639      	mov	r1, r7
 8015206:	462a      	mov	r2, r5
 8015208:	4620      	mov	r0, r4
 801520a:	f000 fc27 	bl	8015a5c <__lshift>
 801520e:	4607      	mov	r7, r0
 8015210:	f1b8 0f00 	cmp.w	r8, #0
 8015214:	d05b      	beq.n	80152ce <_dtoa_r+0xa76>
 8015216:	6879      	ldr	r1, [r7, #4]
 8015218:	4620      	mov	r0, r4
 801521a:	f000 fa0f 	bl	801563c <_Balloc>
 801521e:	4605      	mov	r5, r0
 8015220:	b928      	cbnz	r0, 801522e <_dtoa_r+0x9d6>
 8015222:	4b83      	ldr	r3, [pc, #524]	; (8015430 <_dtoa_r+0xbd8>)
 8015224:	4602      	mov	r2, r0
 8015226:	f240 21ef 	movw	r1, #751	; 0x2ef
 801522a:	f7ff bb2e 	b.w	801488a <_dtoa_r+0x32>
 801522e:	693a      	ldr	r2, [r7, #16]
 8015230:	3202      	adds	r2, #2
 8015232:	0092      	lsls	r2, r2, #2
 8015234:	f107 010c 	add.w	r1, r7, #12
 8015238:	300c      	adds	r0, #12
 801523a:	f7ff fa74 	bl	8014726 <memcpy>
 801523e:	2201      	movs	r2, #1
 8015240:	4629      	mov	r1, r5
 8015242:	4620      	mov	r0, r4
 8015244:	f000 fc0a 	bl	8015a5c <__lshift>
 8015248:	9b00      	ldr	r3, [sp, #0]
 801524a:	3301      	adds	r3, #1
 801524c:	9304      	str	r3, [sp, #16]
 801524e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8015252:	4413      	add	r3, r2
 8015254:	9308      	str	r3, [sp, #32]
 8015256:	9b02      	ldr	r3, [sp, #8]
 8015258:	f003 0301 	and.w	r3, r3, #1
 801525c:	46b8      	mov	r8, r7
 801525e:	9306      	str	r3, [sp, #24]
 8015260:	4607      	mov	r7, r0
 8015262:	9b04      	ldr	r3, [sp, #16]
 8015264:	4631      	mov	r1, r6
 8015266:	3b01      	subs	r3, #1
 8015268:	4650      	mov	r0, sl
 801526a:	9301      	str	r3, [sp, #4]
 801526c:	f7ff fa69 	bl	8014742 <quorem>
 8015270:	4641      	mov	r1, r8
 8015272:	9002      	str	r0, [sp, #8]
 8015274:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8015278:	4650      	mov	r0, sl
 801527a:	f000 fc5b 	bl	8015b34 <__mcmp>
 801527e:	463a      	mov	r2, r7
 8015280:	9005      	str	r0, [sp, #20]
 8015282:	4631      	mov	r1, r6
 8015284:	4620      	mov	r0, r4
 8015286:	f000 fc71 	bl	8015b6c <__mdiff>
 801528a:	68c2      	ldr	r2, [r0, #12]
 801528c:	4605      	mov	r5, r0
 801528e:	bb02      	cbnz	r2, 80152d2 <_dtoa_r+0xa7a>
 8015290:	4601      	mov	r1, r0
 8015292:	4650      	mov	r0, sl
 8015294:	f000 fc4e 	bl	8015b34 <__mcmp>
 8015298:	4602      	mov	r2, r0
 801529a:	4629      	mov	r1, r5
 801529c:	4620      	mov	r0, r4
 801529e:	9209      	str	r2, [sp, #36]	; 0x24
 80152a0:	f000 fa0c 	bl	80156bc <_Bfree>
 80152a4:	9b07      	ldr	r3, [sp, #28]
 80152a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80152a8:	9d04      	ldr	r5, [sp, #16]
 80152aa:	ea43 0102 	orr.w	r1, r3, r2
 80152ae:	9b06      	ldr	r3, [sp, #24]
 80152b0:	4319      	orrs	r1, r3
 80152b2:	d110      	bne.n	80152d6 <_dtoa_r+0xa7e>
 80152b4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80152b8:	d029      	beq.n	801530e <_dtoa_r+0xab6>
 80152ba:	9b05      	ldr	r3, [sp, #20]
 80152bc:	2b00      	cmp	r3, #0
 80152be:	dd02      	ble.n	80152c6 <_dtoa_r+0xa6e>
 80152c0:	9b02      	ldr	r3, [sp, #8]
 80152c2:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80152c6:	9b01      	ldr	r3, [sp, #4]
 80152c8:	f883 9000 	strb.w	r9, [r3]
 80152cc:	e774      	b.n	80151b8 <_dtoa_r+0x960>
 80152ce:	4638      	mov	r0, r7
 80152d0:	e7ba      	b.n	8015248 <_dtoa_r+0x9f0>
 80152d2:	2201      	movs	r2, #1
 80152d4:	e7e1      	b.n	801529a <_dtoa_r+0xa42>
 80152d6:	9b05      	ldr	r3, [sp, #20]
 80152d8:	2b00      	cmp	r3, #0
 80152da:	db04      	blt.n	80152e6 <_dtoa_r+0xa8e>
 80152dc:	9907      	ldr	r1, [sp, #28]
 80152de:	430b      	orrs	r3, r1
 80152e0:	9906      	ldr	r1, [sp, #24]
 80152e2:	430b      	orrs	r3, r1
 80152e4:	d120      	bne.n	8015328 <_dtoa_r+0xad0>
 80152e6:	2a00      	cmp	r2, #0
 80152e8:	dded      	ble.n	80152c6 <_dtoa_r+0xa6e>
 80152ea:	4651      	mov	r1, sl
 80152ec:	2201      	movs	r2, #1
 80152ee:	4620      	mov	r0, r4
 80152f0:	f000 fbb4 	bl	8015a5c <__lshift>
 80152f4:	4631      	mov	r1, r6
 80152f6:	4682      	mov	sl, r0
 80152f8:	f000 fc1c 	bl	8015b34 <__mcmp>
 80152fc:	2800      	cmp	r0, #0
 80152fe:	dc03      	bgt.n	8015308 <_dtoa_r+0xab0>
 8015300:	d1e1      	bne.n	80152c6 <_dtoa_r+0xa6e>
 8015302:	f019 0f01 	tst.w	r9, #1
 8015306:	d0de      	beq.n	80152c6 <_dtoa_r+0xa6e>
 8015308:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 801530c:	d1d8      	bne.n	80152c0 <_dtoa_r+0xa68>
 801530e:	9a01      	ldr	r2, [sp, #4]
 8015310:	2339      	movs	r3, #57	; 0x39
 8015312:	7013      	strb	r3, [r2, #0]
 8015314:	462b      	mov	r3, r5
 8015316:	461d      	mov	r5, r3
 8015318:	3b01      	subs	r3, #1
 801531a:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 801531e:	2a39      	cmp	r2, #57	; 0x39
 8015320:	d06c      	beq.n	80153fc <_dtoa_r+0xba4>
 8015322:	3201      	adds	r2, #1
 8015324:	701a      	strb	r2, [r3, #0]
 8015326:	e747      	b.n	80151b8 <_dtoa_r+0x960>
 8015328:	2a00      	cmp	r2, #0
 801532a:	dd07      	ble.n	801533c <_dtoa_r+0xae4>
 801532c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8015330:	d0ed      	beq.n	801530e <_dtoa_r+0xab6>
 8015332:	9a01      	ldr	r2, [sp, #4]
 8015334:	f109 0301 	add.w	r3, r9, #1
 8015338:	7013      	strb	r3, [r2, #0]
 801533a:	e73d      	b.n	80151b8 <_dtoa_r+0x960>
 801533c:	9b04      	ldr	r3, [sp, #16]
 801533e:	9a08      	ldr	r2, [sp, #32]
 8015340:	f803 9c01 	strb.w	r9, [r3, #-1]
 8015344:	4293      	cmp	r3, r2
 8015346:	d043      	beq.n	80153d0 <_dtoa_r+0xb78>
 8015348:	4651      	mov	r1, sl
 801534a:	2300      	movs	r3, #0
 801534c:	220a      	movs	r2, #10
 801534e:	4620      	mov	r0, r4
 8015350:	f000 f9d6 	bl	8015700 <__multadd>
 8015354:	45b8      	cmp	r8, r7
 8015356:	4682      	mov	sl, r0
 8015358:	f04f 0300 	mov.w	r3, #0
 801535c:	f04f 020a 	mov.w	r2, #10
 8015360:	4641      	mov	r1, r8
 8015362:	4620      	mov	r0, r4
 8015364:	d107      	bne.n	8015376 <_dtoa_r+0xb1e>
 8015366:	f000 f9cb 	bl	8015700 <__multadd>
 801536a:	4680      	mov	r8, r0
 801536c:	4607      	mov	r7, r0
 801536e:	9b04      	ldr	r3, [sp, #16]
 8015370:	3301      	adds	r3, #1
 8015372:	9304      	str	r3, [sp, #16]
 8015374:	e775      	b.n	8015262 <_dtoa_r+0xa0a>
 8015376:	f000 f9c3 	bl	8015700 <__multadd>
 801537a:	4639      	mov	r1, r7
 801537c:	4680      	mov	r8, r0
 801537e:	2300      	movs	r3, #0
 8015380:	220a      	movs	r2, #10
 8015382:	4620      	mov	r0, r4
 8015384:	f000 f9bc 	bl	8015700 <__multadd>
 8015388:	4607      	mov	r7, r0
 801538a:	e7f0      	b.n	801536e <_dtoa_r+0xb16>
 801538c:	9b04      	ldr	r3, [sp, #16]
 801538e:	9301      	str	r3, [sp, #4]
 8015390:	9d00      	ldr	r5, [sp, #0]
 8015392:	4631      	mov	r1, r6
 8015394:	4650      	mov	r0, sl
 8015396:	f7ff f9d4 	bl	8014742 <quorem>
 801539a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 801539e:	9b00      	ldr	r3, [sp, #0]
 80153a0:	f805 9b01 	strb.w	r9, [r5], #1
 80153a4:	1aea      	subs	r2, r5, r3
 80153a6:	9b01      	ldr	r3, [sp, #4]
 80153a8:	4293      	cmp	r3, r2
 80153aa:	dd07      	ble.n	80153bc <_dtoa_r+0xb64>
 80153ac:	4651      	mov	r1, sl
 80153ae:	2300      	movs	r3, #0
 80153b0:	220a      	movs	r2, #10
 80153b2:	4620      	mov	r0, r4
 80153b4:	f000 f9a4 	bl	8015700 <__multadd>
 80153b8:	4682      	mov	sl, r0
 80153ba:	e7ea      	b.n	8015392 <_dtoa_r+0xb3a>
 80153bc:	9b01      	ldr	r3, [sp, #4]
 80153be:	2b00      	cmp	r3, #0
 80153c0:	bfc8      	it	gt
 80153c2:	461d      	movgt	r5, r3
 80153c4:	9b00      	ldr	r3, [sp, #0]
 80153c6:	bfd8      	it	le
 80153c8:	2501      	movle	r5, #1
 80153ca:	441d      	add	r5, r3
 80153cc:	f04f 0800 	mov.w	r8, #0
 80153d0:	4651      	mov	r1, sl
 80153d2:	2201      	movs	r2, #1
 80153d4:	4620      	mov	r0, r4
 80153d6:	f000 fb41 	bl	8015a5c <__lshift>
 80153da:	4631      	mov	r1, r6
 80153dc:	4682      	mov	sl, r0
 80153de:	f000 fba9 	bl	8015b34 <__mcmp>
 80153e2:	2800      	cmp	r0, #0
 80153e4:	dc96      	bgt.n	8015314 <_dtoa_r+0xabc>
 80153e6:	d102      	bne.n	80153ee <_dtoa_r+0xb96>
 80153e8:	f019 0f01 	tst.w	r9, #1
 80153ec:	d192      	bne.n	8015314 <_dtoa_r+0xabc>
 80153ee:	462b      	mov	r3, r5
 80153f0:	461d      	mov	r5, r3
 80153f2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80153f6:	2a30      	cmp	r2, #48	; 0x30
 80153f8:	d0fa      	beq.n	80153f0 <_dtoa_r+0xb98>
 80153fa:	e6dd      	b.n	80151b8 <_dtoa_r+0x960>
 80153fc:	9a00      	ldr	r2, [sp, #0]
 80153fe:	429a      	cmp	r2, r3
 8015400:	d189      	bne.n	8015316 <_dtoa_r+0xabe>
 8015402:	f10b 0b01 	add.w	fp, fp, #1
 8015406:	2331      	movs	r3, #49	; 0x31
 8015408:	e796      	b.n	8015338 <_dtoa_r+0xae0>
 801540a:	4b0a      	ldr	r3, [pc, #40]	; (8015434 <_dtoa_r+0xbdc>)
 801540c:	f7ff ba99 	b.w	8014942 <_dtoa_r+0xea>
 8015410:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8015412:	2b00      	cmp	r3, #0
 8015414:	f47f aa6d 	bne.w	80148f2 <_dtoa_r+0x9a>
 8015418:	4b07      	ldr	r3, [pc, #28]	; (8015438 <_dtoa_r+0xbe0>)
 801541a:	f7ff ba92 	b.w	8014942 <_dtoa_r+0xea>
 801541e:	9b01      	ldr	r3, [sp, #4]
 8015420:	2b00      	cmp	r3, #0
 8015422:	dcb5      	bgt.n	8015390 <_dtoa_r+0xb38>
 8015424:	9b07      	ldr	r3, [sp, #28]
 8015426:	2b02      	cmp	r3, #2
 8015428:	f73f aeb1 	bgt.w	801518e <_dtoa_r+0x936>
 801542c:	e7b0      	b.n	8015390 <_dtoa_r+0xb38>
 801542e:	bf00      	nop
 8015430:	08016efc 	.word	0x08016efc
 8015434:	08016e5c 	.word	0x08016e5c
 8015438:	08016e80 	.word	0x08016e80

0801543c <_free_r>:
 801543c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801543e:	2900      	cmp	r1, #0
 8015440:	d044      	beq.n	80154cc <_free_r+0x90>
 8015442:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015446:	9001      	str	r0, [sp, #4]
 8015448:	2b00      	cmp	r3, #0
 801544a:	f1a1 0404 	sub.w	r4, r1, #4
 801544e:	bfb8      	it	lt
 8015450:	18e4      	addlt	r4, r4, r3
 8015452:	f000 f8e7 	bl	8015624 <__malloc_lock>
 8015456:	4a1e      	ldr	r2, [pc, #120]	; (80154d0 <_free_r+0x94>)
 8015458:	9801      	ldr	r0, [sp, #4]
 801545a:	6813      	ldr	r3, [r2, #0]
 801545c:	b933      	cbnz	r3, 801546c <_free_r+0x30>
 801545e:	6063      	str	r3, [r4, #4]
 8015460:	6014      	str	r4, [r2, #0]
 8015462:	b003      	add	sp, #12
 8015464:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8015468:	f000 b8e2 	b.w	8015630 <__malloc_unlock>
 801546c:	42a3      	cmp	r3, r4
 801546e:	d908      	bls.n	8015482 <_free_r+0x46>
 8015470:	6825      	ldr	r5, [r4, #0]
 8015472:	1961      	adds	r1, r4, r5
 8015474:	428b      	cmp	r3, r1
 8015476:	bf01      	itttt	eq
 8015478:	6819      	ldreq	r1, [r3, #0]
 801547a:	685b      	ldreq	r3, [r3, #4]
 801547c:	1949      	addeq	r1, r1, r5
 801547e:	6021      	streq	r1, [r4, #0]
 8015480:	e7ed      	b.n	801545e <_free_r+0x22>
 8015482:	461a      	mov	r2, r3
 8015484:	685b      	ldr	r3, [r3, #4]
 8015486:	b10b      	cbz	r3, 801548c <_free_r+0x50>
 8015488:	42a3      	cmp	r3, r4
 801548a:	d9fa      	bls.n	8015482 <_free_r+0x46>
 801548c:	6811      	ldr	r1, [r2, #0]
 801548e:	1855      	adds	r5, r2, r1
 8015490:	42a5      	cmp	r5, r4
 8015492:	d10b      	bne.n	80154ac <_free_r+0x70>
 8015494:	6824      	ldr	r4, [r4, #0]
 8015496:	4421      	add	r1, r4
 8015498:	1854      	adds	r4, r2, r1
 801549a:	42a3      	cmp	r3, r4
 801549c:	6011      	str	r1, [r2, #0]
 801549e:	d1e0      	bne.n	8015462 <_free_r+0x26>
 80154a0:	681c      	ldr	r4, [r3, #0]
 80154a2:	685b      	ldr	r3, [r3, #4]
 80154a4:	6053      	str	r3, [r2, #4]
 80154a6:	440c      	add	r4, r1
 80154a8:	6014      	str	r4, [r2, #0]
 80154aa:	e7da      	b.n	8015462 <_free_r+0x26>
 80154ac:	d902      	bls.n	80154b4 <_free_r+0x78>
 80154ae:	230c      	movs	r3, #12
 80154b0:	6003      	str	r3, [r0, #0]
 80154b2:	e7d6      	b.n	8015462 <_free_r+0x26>
 80154b4:	6825      	ldr	r5, [r4, #0]
 80154b6:	1961      	adds	r1, r4, r5
 80154b8:	428b      	cmp	r3, r1
 80154ba:	bf04      	itt	eq
 80154bc:	6819      	ldreq	r1, [r3, #0]
 80154be:	685b      	ldreq	r3, [r3, #4]
 80154c0:	6063      	str	r3, [r4, #4]
 80154c2:	bf04      	itt	eq
 80154c4:	1949      	addeq	r1, r1, r5
 80154c6:	6021      	streq	r1, [r4, #0]
 80154c8:	6054      	str	r4, [r2, #4]
 80154ca:	e7ca      	b.n	8015462 <_free_r+0x26>
 80154cc:	b003      	add	sp, #12
 80154ce:	bd30      	pop	{r4, r5, pc}
 80154d0:	20009984 	.word	0x20009984

080154d4 <malloc>:
 80154d4:	4b02      	ldr	r3, [pc, #8]	; (80154e0 <malloc+0xc>)
 80154d6:	4601      	mov	r1, r0
 80154d8:	6818      	ldr	r0, [r3, #0]
 80154da:	f000 b823 	b.w	8015524 <_malloc_r>
 80154de:	bf00      	nop
 80154e0:	20000410 	.word	0x20000410

080154e4 <sbrk_aligned>:
 80154e4:	b570      	push	{r4, r5, r6, lr}
 80154e6:	4e0e      	ldr	r6, [pc, #56]	; (8015520 <sbrk_aligned+0x3c>)
 80154e8:	460c      	mov	r4, r1
 80154ea:	6831      	ldr	r1, [r6, #0]
 80154ec:	4605      	mov	r5, r0
 80154ee:	b911      	cbnz	r1, 80154f6 <sbrk_aligned+0x12>
 80154f0:	f000 fe26 	bl	8016140 <_sbrk_r>
 80154f4:	6030      	str	r0, [r6, #0]
 80154f6:	4621      	mov	r1, r4
 80154f8:	4628      	mov	r0, r5
 80154fa:	f000 fe21 	bl	8016140 <_sbrk_r>
 80154fe:	1c43      	adds	r3, r0, #1
 8015500:	d00a      	beq.n	8015518 <sbrk_aligned+0x34>
 8015502:	1cc4      	adds	r4, r0, #3
 8015504:	f024 0403 	bic.w	r4, r4, #3
 8015508:	42a0      	cmp	r0, r4
 801550a:	d007      	beq.n	801551c <sbrk_aligned+0x38>
 801550c:	1a21      	subs	r1, r4, r0
 801550e:	4628      	mov	r0, r5
 8015510:	f000 fe16 	bl	8016140 <_sbrk_r>
 8015514:	3001      	adds	r0, #1
 8015516:	d101      	bne.n	801551c <sbrk_aligned+0x38>
 8015518:	f04f 34ff 	mov.w	r4, #4294967295
 801551c:	4620      	mov	r0, r4
 801551e:	bd70      	pop	{r4, r5, r6, pc}
 8015520:	20009988 	.word	0x20009988

08015524 <_malloc_r>:
 8015524:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015528:	1ccd      	adds	r5, r1, #3
 801552a:	f025 0503 	bic.w	r5, r5, #3
 801552e:	3508      	adds	r5, #8
 8015530:	2d0c      	cmp	r5, #12
 8015532:	bf38      	it	cc
 8015534:	250c      	movcc	r5, #12
 8015536:	2d00      	cmp	r5, #0
 8015538:	4607      	mov	r7, r0
 801553a:	db01      	blt.n	8015540 <_malloc_r+0x1c>
 801553c:	42a9      	cmp	r1, r5
 801553e:	d905      	bls.n	801554c <_malloc_r+0x28>
 8015540:	230c      	movs	r3, #12
 8015542:	603b      	str	r3, [r7, #0]
 8015544:	2600      	movs	r6, #0
 8015546:	4630      	mov	r0, r6
 8015548:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801554c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8015620 <_malloc_r+0xfc>
 8015550:	f000 f868 	bl	8015624 <__malloc_lock>
 8015554:	f8d8 3000 	ldr.w	r3, [r8]
 8015558:	461c      	mov	r4, r3
 801555a:	bb5c      	cbnz	r4, 80155b4 <_malloc_r+0x90>
 801555c:	4629      	mov	r1, r5
 801555e:	4638      	mov	r0, r7
 8015560:	f7ff ffc0 	bl	80154e4 <sbrk_aligned>
 8015564:	1c43      	adds	r3, r0, #1
 8015566:	4604      	mov	r4, r0
 8015568:	d155      	bne.n	8015616 <_malloc_r+0xf2>
 801556a:	f8d8 4000 	ldr.w	r4, [r8]
 801556e:	4626      	mov	r6, r4
 8015570:	2e00      	cmp	r6, #0
 8015572:	d145      	bne.n	8015600 <_malloc_r+0xdc>
 8015574:	2c00      	cmp	r4, #0
 8015576:	d048      	beq.n	801560a <_malloc_r+0xe6>
 8015578:	6823      	ldr	r3, [r4, #0]
 801557a:	4631      	mov	r1, r6
 801557c:	4638      	mov	r0, r7
 801557e:	eb04 0903 	add.w	r9, r4, r3
 8015582:	f000 fddd 	bl	8016140 <_sbrk_r>
 8015586:	4581      	cmp	r9, r0
 8015588:	d13f      	bne.n	801560a <_malloc_r+0xe6>
 801558a:	6821      	ldr	r1, [r4, #0]
 801558c:	1a6d      	subs	r5, r5, r1
 801558e:	4629      	mov	r1, r5
 8015590:	4638      	mov	r0, r7
 8015592:	f7ff ffa7 	bl	80154e4 <sbrk_aligned>
 8015596:	3001      	adds	r0, #1
 8015598:	d037      	beq.n	801560a <_malloc_r+0xe6>
 801559a:	6823      	ldr	r3, [r4, #0]
 801559c:	442b      	add	r3, r5
 801559e:	6023      	str	r3, [r4, #0]
 80155a0:	f8d8 3000 	ldr.w	r3, [r8]
 80155a4:	2b00      	cmp	r3, #0
 80155a6:	d038      	beq.n	801561a <_malloc_r+0xf6>
 80155a8:	685a      	ldr	r2, [r3, #4]
 80155aa:	42a2      	cmp	r2, r4
 80155ac:	d12b      	bne.n	8015606 <_malloc_r+0xe2>
 80155ae:	2200      	movs	r2, #0
 80155b0:	605a      	str	r2, [r3, #4]
 80155b2:	e00f      	b.n	80155d4 <_malloc_r+0xb0>
 80155b4:	6822      	ldr	r2, [r4, #0]
 80155b6:	1b52      	subs	r2, r2, r5
 80155b8:	d41f      	bmi.n	80155fa <_malloc_r+0xd6>
 80155ba:	2a0b      	cmp	r2, #11
 80155bc:	d917      	bls.n	80155ee <_malloc_r+0xca>
 80155be:	1961      	adds	r1, r4, r5
 80155c0:	42a3      	cmp	r3, r4
 80155c2:	6025      	str	r5, [r4, #0]
 80155c4:	bf18      	it	ne
 80155c6:	6059      	strne	r1, [r3, #4]
 80155c8:	6863      	ldr	r3, [r4, #4]
 80155ca:	bf08      	it	eq
 80155cc:	f8c8 1000 	streq.w	r1, [r8]
 80155d0:	5162      	str	r2, [r4, r5]
 80155d2:	604b      	str	r3, [r1, #4]
 80155d4:	4638      	mov	r0, r7
 80155d6:	f104 060b 	add.w	r6, r4, #11
 80155da:	f000 f829 	bl	8015630 <__malloc_unlock>
 80155de:	f026 0607 	bic.w	r6, r6, #7
 80155e2:	1d23      	adds	r3, r4, #4
 80155e4:	1af2      	subs	r2, r6, r3
 80155e6:	d0ae      	beq.n	8015546 <_malloc_r+0x22>
 80155e8:	1b9b      	subs	r3, r3, r6
 80155ea:	50a3      	str	r3, [r4, r2]
 80155ec:	e7ab      	b.n	8015546 <_malloc_r+0x22>
 80155ee:	42a3      	cmp	r3, r4
 80155f0:	6862      	ldr	r2, [r4, #4]
 80155f2:	d1dd      	bne.n	80155b0 <_malloc_r+0x8c>
 80155f4:	f8c8 2000 	str.w	r2, [r8]
 80155f8:	e7ec      	b.n	80155d4 <_malloc_r+0xb0>
 80155fa:	4623      	mov	r3, r4
 80155fc:	6864      	ldr	r4, [r4, #4]
 80155fe:	e7ac      	b.n	801555a <_malloc_r+0x36>
 8015600:	4634      	mov	r4, r6
 8015602:	6876      	ldr	r6, [r6, #4]
 8015604:	e7b4      	b.n	8015570 <_malloc_r+0x4c>
 8015606:	4613      	mov	r3, r2
 8015608:	e7cc      	b.n	80155a4 <_malloc_r+0x80>
 801560a:	230c      	movs	r3, #12
 801560c:	603b      	str	r3, [r7, #0]
 801560e:	4638      	mov	r0, r7
 8015610:	f000 f80e 	bl	8015630 <__malloc_unlock>
 8015614:	e797      	b.n	8015546 <_malloc_r+0x22>
 8015616:	6025      	str	r5, [r4, #0]
 8015618:	e7dc      	b.n	80155d4 <_malloc_r+0xb0>
 801561a:	605b      	str	r3, [r3, #4]
 801561c:	deff      	udf	#255	; 0xff
 801561e:	bf00      	nop
 8015620:	20009984 	.word	0x20009984

08015624 <__malloc_lock>:
 8015624:	4801      	ldr	r0, [pc, #4]	; (801562c <__malloc_lock+0x8>)
 8015626:	f7ff b87c 	b.w	8014722 <__retarget_lock_acquire_recursive>
 801562a:	bf00      	nop
 801562c:	20009980 	.word	0x20009980

08015630 <__malloc_unlock>:
 8015630:	4801      	ldr	r0, [pc, #4]	; (8015638 <__malloc_unlock+0x8>)
 8015632:	f7ff b877 	b.w	8014724 <__retarget_lock_release_recursive>
 8015636:	bf00      	nop
 8015638:	20009980 	.word	0x20009980

0801563c <_Balloc>:
 801563c:	b570      	push	{r4, r5, r6, lr}
 801563e:	69c6      	ldr	r6, [r0, #28]
 8015640:	4604      	mov	r4, r0
 8015642:	460d      	mov	r5, r1
 8015644:	b976      	cbnz	r6, 8015664 <_Balloc+0x28>
 8015646:	2010      	movs	r0, #16
 8015648:	f7ff ff44 	bl	80154d4 <malloc>
 801564c:	4602      	mov	r2, r0
 801564e:	61e0      	str	r0, [r4, #28]
 8015650:	b920      	cbnz	r0, 801565c <_Balloc+0x20>
 8015652:	4b18      	ldr	r3, [pc, #96]	; (80156b4 <_Balloc+0x78>)
 8015654:	4818      	ldr	r0, [pc, #96]	; (80156b8 <_Balloc+0x7c>)
 8015656:	216b      	movs	r1, #107	; 0x6b
 8015658:	f000 fd82 	bl	8016160 <__assert_func>
 801565c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8015660:	6006      	str	r6, [r0, #0]
 8015662:	60c6      	str	r6, [r0, #12]
 8015664:	69e6      	ldr	r6, [r4, #28]
 8015666:	68f3      	ldr	r3, [r6, #12]
 8015668:	b183      	cbz	r3, 801568c <_Balloc+0x50>
 801566a:	69e3      	ldr	r3, [r4, #28]
 801566c:	68db      	ldr	r3, [r3, #12]
 801566e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8015672:	b9b8      	cbnz	r0, 80156a4 <_Balloc+0x68>
 8015674:	2101      	movs	r1, #1
 8015676:	fa01 f605 	lsl.w	r6, r1, r5
 801567a:	1d72      	adds	r2, r6, #5
 801567c:	0092      	lsls	r2, r2, #2
 801567e:	4620      	mov	r0, r4
 8015680:	f000 fd8c 	bl	801619c <_calloc_r>
 8015684:	b160      	cbz	r0, 80156a0 <_Balloc+0x64>
 8015686:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801568a:	e00e      	b.n	80156aa <_Balloc+0x6e>
 801568c:	2221      	movs	r2, #33	; 0x21
 801568e:	2104      	movs	r1, #4
 8015690:	4620      	mov	r0, r4
 8015692:	f000 fd83 	bl	801619c <_calloc_r>
 8015696:	69e3      	ldr	r3, [r4, #28]
 8015698:	60f0      	str	r0, [r6, #12]
 801569a:	68db      	ldr	r3, [r3, #12]
 801569c:	2b00      	cmp	r3, #0
 801569e:	d1e4      	bne.n	801566a <_Balloc+0x2e>
 80156a0:	2000      	movs	r0, #0
 80156a2:	bd70      	pop	{r4, r5, r6, pc}
 80156a4:	6802      	ldr	r2, [r0, #0]
 80156a6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80156aa:	2300      	movs	r3, #0
 80156ac:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80156b0:	e7f7      	b.n	80156a2 <_Balloc+0x66>
 80156b2:	bf00      	nop
 80156b4:	08016e8d 	.word	0x08016e8d
 80156b8:	08016f0d 	.word	0x08016f0d

080156bc <_Bfree>:
 80156bc:	b570      	push	{r4, r5, r6, lr}
 80156be:	69c6      	ldr	r6, [r0, #28]
 80156c0:	4605      	mov	r5, r0
 80156c2:	460c      	mov	r4, r1
 80156c4:	b976      	cbnz	r6, 80156e4 <_Bfree+0x28>
 80156c6:	2010      	movs	r0, #16
 80156c8:	f7ff ff04 	bl	80154d4 <malloc>
 80156cc:	4602      	mov	r2, r0
 80156ce:	61e8      	str	r0, [r5, #28]
 80156d0:	b920      	cbnz	r0, 80156dc <_Bfree+0x20>
 80156d2:	4b09      	ldr	r3, [pc, #36]	; (80156f8 <_Bfree+0x3c>)
 80156d4:	4809      	ldr	r0, [pc, #36]	; (80156fc <_Bfree+0x40>)
 80156d6:	218f      	movs	r1, #143	; 0x8f
 80156d8:	f000 fd42 	bl	8016160 <__assert_func>
 80156dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80156e0:	6006      	str	r6, [r0, #0]
 80156e2:	60c6      	str	r6, [r0, #12]
 80156e4:	b13c      	cbz	r4, 80156f6 <_Bfree+0x3a>
 80156e6:	69eb      	ldr	r3, [r5, #28]
 80156e8:	6862      	ldr	r2, [r4, #4]
 80156ea:	68db      	ldr	r3, [r3, #12]
 80156ec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80156f0:	6021      	str	r1, [r4, #0]
 80156f2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80156f6:	bd70      	pop	{r4, r5, r6, pc}
 80156f8:	08016e8d 	.word	0x08016e8d
 80156fc:	08016f0d 	.word	0x08016f0d

08015700 <__multadd>:
 8015700:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015704:	690d      	ldr	r5, [r1, #16]
 8015706:	4607      	mov	r7, r0
 8015708:	460c      	mov	r4, r1
 801570a:	461e      	mov	r6, r3
 801570c:	f101 0c14 	add.w	ip, r1, #20
 8015710:	2000      	movs	r0, #0
 8015712:	f8dc 3000 	ldr.w	r3, [ip]
 8015716:	b299      	uxth	r1, r3
 8015718:	fb02 6101 	mla	r1, r2, r1, r6
 801571c:	0c1e      	lsrs	r6, r3, #16
 801571e:	0c0b      	lsrs	r3, r1, #16
 8015720:	fb02 3306 	mla	r3, r2, r6, r3
 8015724:	b289      	uxth	r1, r1
 8015726:	3001      	adds	r0, #1
 8015728:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801572c:	4285      	cmp	r5, r0
 801572e:	f84c 1b04 	str.w	r1, [ip], #4
 8015732:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8015736:	dcec      	bgt.n	8015712 <__multadd+0x12>
 8015738:	b30e      	cbz	r6, 801577e <__multadd+0x7e>
 801573a:	68a3      	ldr	r3, [r4, #8]
 801573c:	42ab      	cmp	r3, r5
 801573e:	dc19      	bgt.n	8015774 <__multadd+0x74>
 8015740:	6861      	ldr	r1, [r4, #4]
 8015742:	4638      	mov	r0, r7
 8015744:	3101      	adds	r1, #1
 8015746:	f7ff ff79 	bl	801563c <_Balloc>
 801574a:	4680      	mov	r8, r0
 801574c:	b928      	cbnz	r0, 801575a <__multadd+0x5a>
 801574e:	4602      	mov	r2, r0
 8015750:	4b0c      	ldr	r3, [pc, #48]	; (8015784 <__multadd+0x84>)
 8015752:	480d      	ldr	r0, [pc, #52]	; (8015788 <__multadd+0x88>)
 8015754:	21ba      	movs	r1, #186	; 0xba
 8015756:	f000 fd03 	bl	8016160 <__assert_func>
 801575a:	6922      	ldr	r2, [r4, #16]
 801575c:	3202      	adds	r2, #2
 801575e:	f104 010c 	add.w	r1, r4, #12
 8015762:	0092      	lsls	r2, r2, #2
 8015764:	300c      	adds	r0, #12
 8015766:	f7fe ffde 	bl	8014726 <memcpy>
 801576a:	4621      	mov	r1, r4
 801576c:	4638      	mov	r0, r7
 801576e:	f7ff ffa5 	bl	80156bc <_Bfree>
 8015772:	4644      	mov	r4, r8
 8015774:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8015778:	3501      	adds	r5, #1
 801577a:	615e      	str	r6, [r3, #20]
 801577c:	6125      	str	r5, [r4, #16]
 801577e:	4620      	mov	r0, r4
 8015780:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015784:	08016efc 	.word	0x08016efc
 8015788:	08016f0d 	.word	0x08016f0d

0801578c <__hi0bits>:
 801578c:	0c03      	lsrs	r3, r0, #16
 801578e:	041b      	lsls	r3, r3, #16
 8015790:	b9d3      	cbnz	r3, 80157c8 <__hi0bits+0x3c>
 8015792:	0400      	lsls	r0, r0, #16
 8015794:	2310      	movs	r3, #16
 8015796:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801579a:	bf04      	itt	eq
 801579c:	0200      	lsleq	r0, r0, #8
 801579e:	3308      	addeq	r3, #8
 80157a0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80157a4:	bf04      	itt	eq
 80157a6:	0100      	lsleq	r0, r0, #4
 80157a8:	3304      	addeq	r3, #4
 80157aa:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80157ae:	bf04      	itt	eq
 80157b0:	0080      	lsleq	r0, r0, #2
 80157b2:	3302      	addeq	r3, #2
 80157b4:	2800      	cmp	r0, #0
 80157b6:	db05      	blt.n	80157c4 <__hi0bits+0x38>
 80157b8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80157bc:	f103 0301 	add.w	r3, r3, #1
 80157c0:	bf08      	it	eq
 80157c2:	2320      	moveq	r3, #32
 80157c4:	4618      	mov	r0, r3
 80157c6:	4770      	bx	lr
 80157c8:	2300      	movs	r3, #0
 80157ca:	e7e4      	b.n	8015796 <__hi0bits+0xa>

080157cc <__lo0bits>:
 80157cc:	6803      	ldr	r3, [r0, #0]
 80157ce:	f013 0207 	ands.w	r2, r3, #7
 80157d2:	d00c      	beq.n	80157ee <__lo0bits+0x22>
 80157d4:	07d9      	lsls	r1, r3, #31
 80157d6:	d422      	bmi.n	801581e <__lo0bits+0x52>
 80157d8:	079a      	lsls	r2, r3, #30
 80157da:	bf49      	itett	mi
 80157dc:	085b      	lsrmi	r3, r3, #1
 80157de:	089b      	lsrpl	r3, r3, #2
 80157e0:	6003      	strmi	r3, [r0, #0]
 80157e2:	2201      	movmi	r2, #1
 80157e4:	bf5c      	itt	pl
 80157e6:	6003      	strpl	r3, [r0, #0]
 80157e8:	2202      	movpl	r2, #2
 80157ea:	4610      	mov	r0, r2
 80157ec:	4770      	bx	lr
 80157ee:	b299      	uxth	r1, r3
 80157f0:	b909      	cbnz	r1, 80157f6 <__lo0bits+0x2a>
 80157f2:	0c1b      	lsrs	r3, r3, #16
 80157f4:	2210      	movs	r2, #16
 80157f6:	b2d9      	uxtb	r1, r3
 80157f8:	b909      	cbnz	r1, 80157fe <__lo0bits+0x32>
 80157fa:	3208      	adds	r2, #8
 80157fc:	0a1b      	lsrs	r3, r3, #8
 80157fe:	0719      	lsls	r1, r3, #28
 8015800:	bf04      	itt	eq
 8015802:	091b      	lsreq	r3, r3, #4
 8015804:	3204      	addeq	r2, #4
 8015806:	0799      	lsls	r1, r3, #30
 8015808:	bf04      	itt	eq
 801580a:	089b      	lsreq	r3, r3, #2
 801580c:	3202      	addeq	r2, #2
 801580e:	07d9      	lsls	r1, r3, #31
 8015810:	d403      	bmi.n	801581a <__lo0bits+0x4e>
 8015812:	085b      	lsrs	r3, r3, #1
 8015814:	f102 0201 	add.w	r2, r2, #1
 8015818:	d003      	beq.n	8015822 <__lo0bits+0x56>
 801581a:	6003      	str	r3, [r0, #0]
 801581c:	e7e5      	b.n	80157ea <__lo0bits+0x1e>
 801581e:	2200      	movs	r2, #0
 8015820:	e7e3      	b.n	80157ea <__lo0bits+0x1e>
 8015822:	2220      	movs	r2, #32
 8015824:	e7e1      	b.n	80157ea <__lo0bits+0x1e>
	...

08015828 <__i2b>:
 8015828:	b510      	push	{r4, lr}
 801582a:	460c      	mov	r4, r1
 801582c:	2101      	movs	r1, #1
 801582e:	f7ff ff05 	bl	801563c <_Balloc>
 8015832:	4602      	mov	r2, r0
 8015834:	b928      	cbnz	r0, 8015842 <__i2b+0x1a>
 8015836:	4b05      	ldr	r3, [pc, #20]	; (801584c <__i2b+0x24>)
 8015838:	4805      	ldr	r0, [pc, #20]	; (8015850 <__i2b+0x28>)
 801583a:	f240 1145 	movw	r1, #325	; 0x145
 801583e:	f000 fc8f 	bl	8016160 <__assert_func>
 8015842:	2301      	movs	r3, #1
 8015844:	6144      	str	r4, [r0, #20]
 8015846:	6103      	str	r3, [r0, #16]
 8015848:	bd10      	pop	{r4, pc}
 801584a:	bf00      	nop
 801584c:	08016efc 	.word	0x08016efc
 8015850:	08016f0d 	.word	0x08016f0d

08015854 <__multiply>:
 8015854:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015858:	4691      	mov	r9, r2
 801585a:	690a      	ldr	r2, [r1, #16]
 801585c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8015860:	429a      	cmp	r2, r3
 8015862:	bfb8      	it	lt
 8015864:	460b      	movlt	r3, r1
 8015866:	460c      	mov	r4, r1
 8015868:	bfbc      	itt	lt
 801586a:	464c      	movlt	r4, r9
 801586c:	4699      	movlt	r9, r3
 801586e:	6927      	ldr	r7, [r4, #16]
 8015870:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8015874:	68a3      	ldr	r3, [r4, #8]
 8015876:	6861      	ldr	r1, [r4, #4]
 8015878:	eb07 060a 	add.w	r6, r7, sl
 801587c:	42b3      	cmp	r3, r6
 801587e:	b085      	sub	sp, #20
 8015880:	bfb8      	it	lt
 8015882:	3101      	addlt	r1, #1
 8015884:	f7ff feda 	bl	801563c <_Balloc>
 8015888:	b930      	cbnz	r0, 8015898 <__multiply+0x44>
 801588a:	4602      	mov	r2, r0
 801588c:	4b44      	ldr	r3, [pc, #272]	; (80159a0 <__multiply+0x14c>)
 801588e:	4845      	ldr	r0, [pc, #276]	; (80159a4 <__multiply+0x150>)
 8015890:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8015894:	f000 fc64 	bl	8016160 <__assert_func>
 8015898:	f100 0514 	add.w	r5, r0, #20
 801589c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80158a0:	462b      	mov	r3, r5
 80158a2:	2200      	movs	r2, #0
 80158a4:	4543      	cmp	r3, r8
 80158a6:	d321      	bcc.n	80158ec <__multiply+0x98>
 80158a8:	f104 0314 	add.w	r3, r4, #20
 80158ac:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80158b0:	f109 0314 	add.w	r3, r9, #20
 80158b4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80158b8:	9202      	str	r2, [sp, #8]
 80158ba:	1b3a      	subs	r2, r7, r4
 80158bc:	3a15      	subs	r2, #21
 80158be:	f022 0203 	bic.w	r2, r2, #3
 80158c2:	3204      	adds	r2, #4
 80158c4:	f104 0115 	add.w	r1, r4, #21
 80158c8:	428f      	cmp	r7, r1
 80158ca:	bf38      	it	cc
 80158cc:	2204      	movcc	r2, #4
 80158ce:	9201      	str	r2, [sp, #4]
 80158d0:	9a02      	ldr	r2, [sp, #8]
 80158d2:	9303      	str	r3, [sp, #12]
 80158d4:	429a      	cmp	r2, r3
 80158d6:	d80c      	bhi.n	80158f2 <__multiply+0x9e>
 80158d8:	2e00      	cmp	r6, #0
 80158da:	dd03      	ble.n	80158e4 <__multiply+0x90>
 80158dc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80158e0:	2b00      	cmp	r3, #0
 80158e2:	d05b      	beq.n	801599c <__multiply+0x148>
 80158e4:	6106      	str	r6, [r0, #16]
 80158e6:	b005      	add	sp, #20
 80158e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80158ec:	f843 2b04 	str.w	r2, [r3], #4
 80158f0:	e7d8      	b.n	80158a4 <__multiply+0x50>
 80158f2:	f8b3 a000 	ldrh.w	sl, [r3]
 80158f6:	f1ba 0f00 	cmp.w	sl, #0
 80158fa:	d024      	beq.n	8015946 <__multiply+0xf2>
 80158fc:	f104 0e14 	add.w	lr, r4, #20
 8015900:	46a9      	mov	r9, r5
 8015902:	f04f 0c00 	mov.w	ip, #0
 8015906:	f85e 2b04 	ldr.w	r2, [lr], #4
 801590a:	f8d9 1000 	ldr.w	r1, [r9]
 801590e:	fa1f fb82 	uxth.w	fp, r2
 8015912:	b289      	uxth	r1, r1
 8015914:	fb0a 110b 	mla	r1, sl, fp, r1
 8015918:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 801591c:	f8d9 2000 	ldr.w	r2, [r9]
 8015920:	4461      	add	r1, ip
 8015922:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8015926:	fb0a c20b 	mla	r2, sl, fp, ip
 801592a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801592e:	b289      	uxth	r1, r1
 8015930:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8015934:	4577      	cmp	r7, lr
 8015936:	f849 1b04 	str.w	r1, [r9], #4
 801593a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801593e:	d8e2      	bhi.n	8015906 <__multiply+0xb2>
 8015940:	9a01      	ldr	r2, [sp, #4]
 8015942:	f845 c002 	str.w	ip, [r5, r2]
 8015946:	9a03      	ldr	r2, [sp, #12]
 8015948:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801594c:	3304      	adds	r3, #4
 801594e:	f1b9 0f00 	cmp.w	r9, #0
 8015952:	d021      	beq.n	8015998 <__multiply+0x144>
 8015954:	6829      	ldr	r1, [r5, #0]
 8015956:	f104 0c14 	add.w	ip, r4, #20
 801595a:	46ae      	mov	lr, r5
 801595c:	f04f 0a00 	mov.w	sl, #0
 8015960:	f8bc b000 	ldrh.w	fp, [ip]
 8015964:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8015968:	fb09 220b 	mla	r2, r9, fp, r2
 801596c:	4452      	add	r2, sl
 801596e:	b289      	uxth	r1, r1
 8015970:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8015974:	f84e 1b04 	str.w	r1, [lr], #4
 8015978:	f85c 1b04 	ldr.w	r1, [ip], #4
 801597c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8015980:	f8be 1000 	ldrh.w	r1, [lr]
 8015984:	fb09 110a 	mla	r1, r9, sl, r1
 8015988:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 801598c:	4567      	cmp	r7, ip
 801598e:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8015992:	d8e5      	bhi.n	8015960 <__multiply+0x10c>
 8015994:	9a01      	ldr	r2, [sp, #4]
 8015996:	50a9      	str	r1, [r5, r2]
 8015998:	3504      	adds	r5, #4
 801599a:	e799      	b.n	80158d0 <__multiply+0x7c>
 801599c:	3e01      	subs	r6, #1
 801599e:	e79b      	b.n	80158d8 <__multiply+0x84>
 80159a0:	08016efc 	.word	0x08016efc
 80159a4:	08016f0d 	.word	0x08016f0d

080159a8 <__pow5mult>:
 80159a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80159ac:	4615      	mov	r5, r2
 80159ae:	f012 0203 	ands.w	r2, r2, #3
 80159b2:	4606      	mov	r6, r0
 80159b4:	460f      	mov	r7, r1
 80159b6:	d007      	beq.n	80159c8 <__pow5mult+0x20>
 80159b8:	4c25      	ldr	r4, [pc, #148]	; (8015a50 <__pow5mult+0xa8>)
 80159ba:	3a01      	subs	r2, #1
 80159bc:	2300      	movs	r3, #0
 80159be:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80159c2:	f7ff fe9d 	bl	8015700 <__multadd>
 80159c6:	4607      	mov	r7, r0
 80159c8:	10ad      	asrs	r5, r5, #2
 80159ca:	d03d      	beq.n	8015a48 <__pow5mult+0xa0>
 80159cc:	69f4      	ldr	r4, [r6, #28]
 80159ce:	b97c      	cbnz	r4, 80159f0 <__pow5mult+0x48>
 80159d0:	2010      	movs	r0, #16
 80159d2:	f7ff fd7f 	bl	80154d4 <malloc>
 80159d6:	4602      	mov	r2, r0
 80159d8:	61f0      	str	r0, [r6, #28]
 80159da:	b928      	cbnz	r0, 80159e8 <__pow5mult+0x40>
 80159dc:	4b1d      	ldr	r3, [pc, #116]	; (8015a54 <__pow5mult+0xac>)
 80159de:	481e      	ldr	r0, [pc, #120]	; (8015a58 <__pow5mult+0xb0>)
 80159e0:	f240 11b3 	movw	r1, #435	; 0x1b3
 80159e4:	f000 fbbc 	bl	8016160 <__assert_func>
 80159e8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80159ec:	6004      	str	r4, [r0, #0]
 80159ee:	60c4      	str	r4, [r0, #12]
 80159f0:	f8d6 801c 	ldr.w	r8, [r6, #28]
 80159f4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80159f8:	b94c      	cbnz	r4, 8015a0e <__pow5mult+0x66>
 80159fa:	f240 2171 	movw	r1, #625	; 0x271
 80159fe:	4630      	mov	r0, r6
 8015a00:	f7ff ff12 	bl	8015828 <__i2b>
 8015a04:	2300      	movs	r3, #0
 8015a06:	f8c8 0008 	str.w	r0, [r8, #8]
 8015a0a:	4604      	mov	r4, r0
 8015a0c:	6003      	str	r3, [r0, #0]
 8015a0e:	f04f 0900 	mov.w	r9, #0
 8015a12:	07eb      	lsls	r3, r5, #31
 8015a14:	d50a      	bpl.n	8015a2c <__pow5mult+0x84>
 8015a16:	4639      	mov	r1, r7
 8015a18:	4622      	mov	r2, r4
 8015a1a:	4630      	mov	r0, r6
 8015a1c:	f7ff ff1a 	bl	8015854 <__multiply>
 8015a20:	4639      	mov	r1, r7
 8015a22:	4680      	mov	r8, r0
 8015a24:	4630      	mov	r0, r6
 8015a26:	f7ff fe49 	bl	80156bc <_Bfree>
 8015a2a:	4647      	mov	r7, r8
 8015a2c:	106d      	asrs	r5, r5, #1
 8015a2e:	d00b      	beq.n	8015a48 <__pow5mult+0xa0>
 8015a30:	6820      	ldr	r0, [r4, #0]
 8015a32:	b938      	cbnz	r0, 8015a44 <__pow5mult+0x9c>
 8015a34:	4622      	mov	r2, r4
 8015a36:	4621      	mov	r1, r4
 8015a38:	4630      	mov	r0, r6
 8015a3a:	f7ff ff0b 	bl	8015854 <__multiply>
 8015a3e:	6020      	str	r0, [r4, #0]
 8015a40:	f8c0 9000 	str.w	r9, [r0]
 8015a44:	4604      	mov	r4, r0
 8015a46:	e7e4      	b.n	8015a12 <__pow5mult+0x6a>
 8015a48:	4638      	mov	r0, r7
 8015a4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015a4e:	bf00      	nop
 8015a50:	08017058 	.word	0x08017058
 8015a54:	08016e8d 	.word	0x08016e8d
 8015a58:	08016f0d 	.word	0x08016f0d

08015a5c <__lshift>:
 8015a5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015a60:	460c      	mov	r4, r1
 8015a62:	6849      	ldr	r1, [r1, #4]
 8015a64:	6923      	ldr	r3, [r4, #16]
 8015a66:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8015a6a:	68a3      	ldr	r3, [r4, #8]
 8015a6c:	4607      	mov	r7, r0
 8015a6e:	4691      	mov	r9, r2
 8015a70:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8015a74:	f108 0601 	add.w	r6, r8, #1
 8015a78:	42b3      	cmp	r3, r6
 8015a7a:	db0b      	blt.n	8015a94 <__lshift+0x38>
 8015a7c:	4638      	mov	r0, r7
 8015a7e:	f7ff fddd 	bl	801563c <_Balloc>
 8015a82:	4605      	mov	r5, r0
 8015a84:	b948      	cbnz	r0, 8015a9a <__lshift+0x3e>
 8015a86:	4602      	mov	r2, r0
 8015a88:	4b28      	ldr	r3, [pc, #160]	; (8015b2c <__lshift+0xd0>)
 8015a8a:	4829      	ldr	r0, [pc, #164]	; (8015b30 <__lshift+0xd4>)
 8015a8c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8015a90:	f000 fb66 	bl	8016160 <__assert_func>
 8015a94:	3101      	adds	r1, #1
 8015a96:	005b      	lsls	r3, r3, #1
 8015a98:	e7ee      	b.n	8015a78 <__lshift+0x1c>
 8015a9a:	2300      	movs	r3, #0
 8015a9c:	f100 0114 	add.w	r1, r0, #20
 8015aa0:	f100 0210 	add.w	r2, r0, #16
 8015aa4:	4618      	mov	r0, r3
 8015aa6:	4553      	cmp	r3, sl
 8015aa8:	db33      	blt.n	8015b12 <__lshift+0xb6>
 8015aaa:	6920      	ldr	r0, [r4, #16]
 8015aac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8015ab0:	f104 0314 	add.w	r3, r4, #20
 8015ab4:	f019 091f 	ands.w	r9, r9, #31
 8015ab8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8015abc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8015ac0:	d02b      	beq.n	8015b1a <__lshift+0xbe>
 8015ac2:	f1c9 0e20 	rsb	lr, r9, #32
 8015ac6:	468a      	mov	sl, r1
 8015ac8:	2200      	movs	r2, #0
 8015aca:	6818      	ldr	r0, [r3, #0]
 8015acc:	fa00 f009 	lsl.w	r0, r0, r9
 8015ad0:	4310      	orrs	r0, r2
 8015ad2:	f84a 0b04 	str.w	r0, [sl], #4
 8015ad6:	f853 2b04 	ldr.w	r2, [r3], #4
 8015ada:	459c      	cmp	ip, r3
 8015adc:	fa22 f20e 	lsr.w	r2, r2, lr
 8015ae0:	d8f3      	bhi.n	8015aca <__lshift+0x6e>
 8015ae2:	ebac 0304 	sub.w	r3, ip, r4
 8015ae6:	3b15      	subs	r3, #21
 8015ae8:	f023 0303 	bic.w	r3, r3, #3
 8015aec:	3304      	adds	r3, #4
 8015aee:	f104 0015 	add.w	r0, r4, #21
 8015af2:	4584      	cmp	ip, r0
 8015af4:	bf38      	it	cc
 8015af6:	2304      	movcc	r3, #4
 8015af8:	50ca      	str	r2, [r1, r3]
 8015afa:	b10a      	cbz	r2, 8015b00 <__lshift+0xa4>
 8015afc:	f108 0602 	add.w	r6, r8, #2
 8015b00:	3e01      	subs	r6, #1
 8015b02:	4638      	mov	r0, r7
 8015b04:	612e      	str	r6, [r5, #16]
 8015b06:	4621      	mov	r1, r4
 8015b08:	f7ff fdd8 	bl	80156bc <_Bfree>
 8015b0c:	4628      	mov	r0, r5
 8015b0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015b12:	f842 0f04 	str.w	r0, [r2, #4]!
 8015b16:	3301      	adds	r3, #1
 8015b18:	e7c5      	b.n	8015aa6 <__lshift+0x4a>
 8015b1a:	3904      	subs	r1, #4
 8015b1c:	f853 2b04 	ldr.w	r2, [r3], #4
 8015b20:	f841 2f04 	str.w	r2, [r1, #4]!
 8015b24:	459c      	cmp	ip, r3
 8015b26:	d8f9      	bhi.n	8015b1c <__lshift+0xc0>
 8015b28:	e7ea      	b.n	8015b00 <__lshift+0xa4>
 8015b2a:	bf00      	nop
 8015b2c:	08016efc 	.word	0x08016efc
 8015b30:	08016f0d 	.word	0x08016f0d

08015b34 <__mcmp>:
 8015b34:	b530      	push	{r4, r5, lr}
 8015b36:	6902      	ldr	r2, [r0, #16]
 8015b38:	690c      	ldr	r4, [r1, #16]
 8015b3a:	1b12      	subs	r2, r2, r4
 8015b3c:	d10e      	bne.n	8015b5c <__mcmp+0x28>
 8015b3e:	f100 0314 	add.w	r3, r0, #20
 8015b42:	3114      	adds	r1, #20
 8015b44:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8015b48:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8015b4c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8015b50:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8015b54:	42a5      	cmp	r5, r4
 8015b56:	d003      	beq.n	8015b60 <__mcmp+0x2c>
 8015b58:	d305      	bcc.n	8015b66 <__mcmp+0x32>
 8015b5a:	2201      	movs	r2, #1
 8015b5c:	4610      	mov	r0, r2
 8015b5e:	bd30      	pop	{r4, r5, pc}
 8015b60:	4283      	cmp	r3, r0
 8015b62:	d3f3      	bcc.n	8015b4c <__mcmp+0x18>
 8015b64:	e7fa      	b.n	8015b5c <__mcmp+0x28>
 8015b66:	f04f 32ff 	mov.w	r2, #4294967295
 8015b6a:	e7f7      	b.n	8015b5c <__mcmp+0x28>

08015b6c <__mdiff>:
 8015b6c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015b70:	460c      	mov	r4, r1
 8015b72:	4606      	mov	r6, r0
 8015b74:	4611      	mov	r1, r2
 8015b76:	4620      	mov	r0, r4
 8015b78:	4690      	mov	r8, r2
 8015b7a:	f7ff ffdb 	bl	8015b34 <__mcmp>
 8015b7e:	1e05      	subs	r5, r0, #0
 8015b80:	d110      	bne.n	8015ba4 <__mdiff+0x38>
 8015b82:	4629      	mov	r1, r5
 8015b84:	4630      	mov	r0, r6
 8015b86:	f7ff fd59 	bl	801563c <_Balloc>
 8015b8a:	b930      	cbnz	r0, 8015b9a <__mdiff+0x2e>
 8015b8c:	4b3a      	ldr	r3, [pc, #232]	; (8015c78 <__mdiff+0x10c>)
 8015b8e:	4602      	mov	r2, r0
 8015b90:	f240 2137 	movw	r1, #567	; 0x237
 8015b94:	4839      	ldr	r0, [pc, #228]	; (8015c7c <__mdiff+0x110>)
 8015b96:	f000 fae3 	bl	8016160 <__assert_func>
 8015b9a:	2301      	movs	r3, #1
 8015b9c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8015ba0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015ba4:	bfa4      	itt	ge
 8015ba6:	4643      	movge	r3, r8
 8015ba8:	46a0      	movge	r8, r4
 8015baa:	4630      	mov	r0, r6
 8015bac:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8015bb0:	bfa6      	itte	ge
 8015bb2:	461c      	movge	r4, r3
 8015bb4:	2500      	movge	r5, #0
 8015bb6:	2501      	movlt	r5, #1
 8015bb8:	f7ff fd40 	bl	801563c <_Balloc>
 8015bbc:	b920      	cbnz	r0, 8015bc8 <__mdiff+0x5c>
 8015bbe:	4b2e      	ldr	r3, [pc, #184]	; (8015c78 <__mdiff+0x10c>)
 8015bc0:	4602      	mov	r2, r0
 8015bc2:	f240 2145 	movw	r1, #581	; 0x245
 8015bc6:	e7e5      	b.n	8015b94 <__mdiff+0x28>
 8015bc8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8015bcc:	6926      	ldr	r6, [r4, #16]
 8015bce:	60c5      	str	r5, [r0, #12]
 8015bd0:	f104 0914 	add.w	r9, r4, #20
 8015bd4:	f108 0514 	add.w	r5, r8, #20
 8015bd8:	f100 0e14 	add.w	lr, r0, #20
 8015bdc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8015be0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8015be4:	f108 0210 	add.w	r2, r8, #16
 8015be8:	46f2      	mov	sl, lr
 8015bea:	2100      	movs	r1, #0
 8015bec:	f859 3b04 	ldr.w	r3, [r9], #4
 8015bf0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8015bf4:	fa11 f88b 	uxtah	r8, r1, fp
 8015bf8:	b299      	uxth	r1, r3
 8015bfa:	0c1b      	lsrs	r3, r3, #16
 8015bfc:	eba8 0801 	sub.w	r8, r8, r1
 8015c00:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8015c04:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8015c08:	fa1f f888 	uxth.w	r8, r8
 8015c0c:	1419      	asrs	r1, r3, #16
 8015c0e:	454e      	cmp	r6, r9
 8015c10:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8015c14:	f84a 3b04 	str.w	r3, [sl], #4
 8015c18:	d8e8      	bhi.n	8015bec <__mdiff+0x80>
 8015c1a:	1b33      	subs	r3, r6, r4
 8015c1c:	3b15      	subs	r3, #21
 8015c1e:	f023 0303 	bic.w	r3, r3, #3
 8015c22:	3304      	adds	r3, #4
 8015c24:	3415      	adds	r4, #21
 8015c26:	42a6      	cmp	r6, r4
 8015c28:	bf38      	it	cc
 8015c2a:	2304      	movcc	r3, #4
 8015c2c:	441d      	add	r5, r3
 8015c2e:	4473      	add	r3, lr
 8015c30:	469e      	mov	lr, r3
 8015c32:	462e      	mov	r6, r5
 8015c34:	4566      	cmp	r6, ip
 8015c36:	d30e      	bcc.n	8015c56 <__mdiff+0xea>
 8015c38:	f10c 0203 	add.w	r2, ip, #3
 8015c3c:	1b52      	subs	r2, r2, r5
 8015c3e:	f022 0203 	bic.w	r2, r2, #3
 8015c42:	3d03      	subs	r5, #3
 8015c44:	45ac      	cmp	ip, r5
 8015c46:	bf38      	it	cc
 8015c48:	2200      	movcc	r2, #0
 8015c4a:	4413      	add	r3, r2
 8015c4c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8015c50:	b17a      	cbz	r2, 8015c72 <__mdiff+0x106>
 8015c52:	6107      	str	r7, [r0, #16]
 8015c54:	e7a4      	b.n	8015ba0 <__mdiff+0x34>
 8015c56:	f856 8b04 	ldr.w	r8, [r6], #4
 8015c5a:	fa11 f288 	uxtah	r2, r1, r8
 8015c5e:	1414      	asrs	r4, r2, #16
 8015c60:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8015c64:	b292      	uxth	r2, r2
 8015c66:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8015c6a:	f84e 2b04 	str.w	r2, [lr], #4
 8015c6e:	1421      	asrs	r1, r4, #16
 8015c70:	e7e0      	b.n	8015c34 <__mdiff+0xc8>
 8015c72:	3f01      	subs	r7, #1
 8015c74:	e7ea      	b.n	8015c4c <__mdiff+0xe0>
 8015c76:	bf00      	nop
 8015c78:	08016efc 	.word	0x08016efc
 8015c7c:	08016f0d 	.word	0x08016f0d

08015c80 <__d2b>:
 8015c80:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8015c84:	460f      	mov	r7, r1
 8015c86:	2101      	movs	r1, #1
 8015c88:	ec59 8b10 	vmov	r8, r9, d0
 8015c8c:	4616      	mov	r6, r2
 8015c8e:	f7ff fcd5 	bl	801563c <_Balloc>
 8015c92:	4604      	mov	r4, r0
 8015c94:	b930      	cbnz	r0, 8015ca4 <__d2b+0x24>
 8015c96:	4602      	mov	r2, r0
 8015c98:	4b24      	ldr	r3, [pc, #144]	; (8015d2c <__d2b+0xac>)
 8015c9a:	4825      	ldr	r0, [pc, #148]	; (8015d30 <__d2b+0xb0>)
 8015c9c:	f240 310f 	movw	r1, #783	; 0x30f
 8015ca0:	f000 fa5e 	bl	8016160 <__assert_func>
 8015ca4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8015ca8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8015cac:	bb2d      	cbnz	r5, 8015cfa <__d2b+0x7a>
 8015cae:	9301      	str	r3, [sp, #4]
 8015cb0:	f1b8 0300 	subs.w	r3, r8, #0
 8015cb4:	d026      	beq.n	8015d04 <__d2b+0x84>
 8015cb6:	4668      	mov	r0, sp
 8015cb8:	9300      	str	r3, [sp, #0]
 8015cba:	f7ff fd87 	bl	80157cc <__lo0bits>
 8015cbe:	e9dd 1200 	ldrd	r1, r2, [sp]
 8015cc2:	b1e8      	cbz	r0, 8015d00 <__d2b+0x80>
 8015cc4:	f1c0 0320 	rsb	r3, r0, #32
 8015cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8015ccc:	430b      	orrs	r3, r1
 8015cce:	40c2      	lsrs	r2, r0
 8015cd0:	6163      	str	r3, [r4, #20]
 8015cd2:	9201      	str	r2, [sp, #4]
 8015cd4:	9b01      	ldr	r3, [sp, #4]
 8015cd6:	61a3      	str	r3, [r4, #24]
 8015cd8:	2b00      	cmp	r3, #0
 8015cda:	bf14      	ite	ne
 8015cdc:	2202      	movne	r2, #2
 8015cde:	2201      	moveq	r2, #1
 8015ce0:	6122      	str	r2, [r4, #16]
 8015ce2:	b1bd      	cbz	r5, 8015d14 <__d2b+0x94>
 8015ce4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8015ce8:	4405      	add	r5, r0
 8015cea:	603d      	str	r5, [r7, #0]
 8015cec:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8015cf0:	6030      	str	r0, [r6, #0]
 8015cf2:	4620      	mov	r0, r4
 8015cf4:	b003      	add	sp, #12
 8015cf6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015cfa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8015cfe:	e7d6      	b.n	8015cae <__d2b+0x2e>
 8015d00:	6161      	str	r1, [r4, #20]
 8015d02:	e7e7      	b.n	8015cd4 <__d2b+0x54>
 8015d04:	a801      	add	r0, sp, #4
 8015d06:	f7ff fd61 	bl	80157cc <__lo0bits>
 8015d0a:	9b01      	ldr	r3, [sp, #4]
 8015d0c:	6163      	str	r3, [r4, #20]
 8015d0e:	3020      	adds	r0, #32
 8015d10:	2201      	movs	r2, #1
 8015d12:	e7e5      	b.n	8015ce0 <__d2b+0x60>
 8015d14:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8015d18:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8015d1c:	6038      	str	r0, [r7, #0]
 8015d1e:	6918      	ldr	r0, [r3, #16]
 8015d20:	f7ff fd34 	bl	801578c <__hi0bits>
 8015d24:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8015d28:	e7e2      	b.n	8015cf0 <__d2b+0x70>
 8015d2a:	bf00      	nop
 8015d2c:	08016efc 	.word	0x08016efc
 8015d30:	08016f0d 	.word	0x08016f0d

08015d34 <__ssputs_r>:
 8015d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015d38:	688e      	ldr	r6, [r1, #8]
 8015d3a:	461f      	mov	r7, r3
 8015d3c:	42be      	cmp	r6, r7
 8015d3e:	680b      	ldr	r3, [r1, #0]
 8015d40:	4682      	mov	sl, r0
 8015d42:	460c      	mov	r4, r1
 8015d44:	4690      	mov	r8, r2
 8015d46:	d82c      	bhi.n	8015da2 <__ssputs_r+0x6e>
 8015d48:	898a      	ldrh	r2, [r1, #12]
 8015d4a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8015d4e:	d026      	beq.n	8015d9e <__ssputs_r+0x6a>
 8015d50:	6965      	ldr	r5, [r4, #20]
 8015d52:	6909      	ldr	r1, [r1, #16]
 8015d54:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8015d58:	eba3 0901 	sub.w	r9, r3, r1
 8015d5c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8015d60:	1c7b      	adds	r3, r7, #1
 8015d62:	444b      	add	r3, r9
 8015d64:	106d      	asrs	r5, r5, #1
 8015d66:	429d      	cmp	r5, r3
 8015d68:	bf38      	it	cc
 8015d6a:	461d      	movcc	r5, r3
 8015d6c:	0553      	lsls	r3, r2, #21
 8015d6e:	d527      	bpl.n	8015dc0 <__ssputs_r+0x8c>
 8015d70:	4629      	mov	r1, r5
 8015d72:	f7ff fbd7 	bl	8015524 <_malloc_r>
 8015d76:	4606      	mov	r6, r0
 8015d78:	b360      	cbz	r0, 8015dd4 <__ssputs_r+0xa0>
 8015d7a:	6921      	ldr	r1, [r4, #16]
 8015d7c:	464a      	mov	r2, r9
 8015d7e:	f7fe fcd2 	bl	8014726 <memcpy>
 8015d82:	89a3      	ldrh	r3, [r4, #12]
 8015d84:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8015d88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015d8c:	81a3      	strh	r3, [r4, #12]
 8015d8e:	6126      	str	r6, [r4, #16]
 8015d90:	6165      	str	r5, [r4, #20]
 8015d92:	444e      	add	r6, r9
 8015d94:	eba5 0509 	sub.w	r5, r5, r9
 8015d98:	6026      	str	r6, [r4, #0]
 8015d9a:	60a5      	str	r5, [r4, #8]
 8015d9c:	463e      	mov	r6, r7
 8015d9e:	42be      	cmp	r6, r7
 8015da0:	d900      	bls.n	8015da4 <__ssputs_r+0x70>
 8015da2:	463e      	mov	r6, r7
 8015da4:	6820      	ldr	r0, [r4, #0]
 8015da6:	4632      	mov	r2, r6
 8015da8:	4641      	mov	r1, r8
 8015daa:	f7fe fbcc 	bl	8014546 <memmove>
 8015dae:	68a3      	ldr	r3, [r4, #8]
 8015db0:	1b9b      	subs	r3, r3, r6
 8015db2:	60a3      	str	r3, [r4, #8]
 8015db4:	6823      	ldr	r3, [r4, #0]
 8015db6:	4433      	add	r3, r6
 8015db8:	6023      	str	r3, [r4, #0]
 8015dba:	2000      	movs	r0, #0
 8015dbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015dc0:	462a      	mov	r2, r5
 8015dc2:	f000 fa13 	bl	80161ec <_realloc_r>
 8015dc6:	4606      	mov	r6, r0
 8015dc8:	2800      	cmp	r0, #0
 8015dca:	d1e0      	bne.n	8015d8e <__ssputs_r+0x5a>
 8015dcc:	6921      	ldr	r1, [r4, #16]
 8015dce:	4650      	mov	r0, sl
 8015dd0:	f7ff fb34 	bl	801543c <_free_r>
 8015dd4:	230c      	movs	r3, #12
 8015dd6:	f8ca 3000 	str.w	r3, [sl]
 8015dda:	89a3      	ldrh	r3, [r4, #12]
 8015ddc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015de0:	81a3      	strh	r3, [r4, #12]
 8015de2:	f04f 30ff 	mov.w	r0, #4294967295
 8015de6:	e7e9      	b.n	8015dbc <__ssputs_r+0x88>

08015de8 <_svfiprintf_r>:
 8015de8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015dec:	4698      	mov	r8, r3
 8015dee:	898b      	ldrh	r3, [r1, #12]
 8015df0:	061b      	lsls	r3, r3, #24
 8015df2:	b09d      	sub	sp, #116	; 0x74
 8015df4:	4607      	mov	r7, r0
 8015df6:	460d      	mov	r5, r1
 8015df8:	4614      	mov	r4, r2
 8015dfa:	d50e      	bpl.n	8015e1a <_svfiprintf_r+0x32>
 8015dfc:	690b      	ldr	r3, [r1, #16]
 8015dfe:	b963      	cbnz	r3, 8015e1a <_svfiprintf_r+0x32>
 8015e00:	2140      	movs	r1, #64	; 0x40
 8015e02:	f7ff fb8f 	bl	8015524 <_malloc_r>
 8015e06:	6028      	str	r0, [r5, #0]
 8015e08:	6128      	str	r0, [r5, #16]
 8015e0a:	b920      	cbnz	r0, 8015e16 <_svfiprintf_r+0x2e>
 8015e0c:	230c      	movs	r3, #12
 8015e0e:	603b      	str	r3, [r7, #0]
 8015e10:	f04f 30ff 	mov.w	r0, #4294967295
 8015e14:	e0d0      	b.n	8015fb8 <_svfiprintf_r+0x1d0>
 8015e16:	2340      	movs	r3, #64	; 0x40
 8015e18:	616b      	str	r3, [r5, #20]
 8015e1a:	2300      	movs	r3, #0
 8015e1c:	9309      	str	r3, [sp, #36]	; 0x24
 8015e1e:	2320      	movs	r3, #32
 8015e20:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8015e24:	f8cd 800c 	str.w	r8, [sp, #12]
 8015e28:	2330      	movs	r3, #48	; 0x30
 8015e2a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8015fd0 <_svfiprintf_r+0x1e8>
 8015e2e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8015e32:	f04f 0901 	mov.w	r9, #1
 8015e36:	4623      	mov	r3, r4
 8015e38:	469a      	mov	sl, r3
 8015e3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015e3e:	b10a      	cbz	r2, 8015e44 <_svfiprintf_r+0x5c>
 8015e40:	2a25      	cmp	r2, #37	; 0x25
 8015e42:	d1f9      	bne.n	8015e38 <_svfiprintf_r+0x50>
 8015e44:	ebba 0b04 	subs.w	fp, sl, r4
 8015e48:	d00b      	beq.n	8015e62 <_svfiprintf_r+0x7a>
 8015e4a:	465b      	mov	r3, fp
 8015e4c:	4622      	mov	r2, r4
 8015e4e:	4629      	mov	r1, r5
 8015e50:	4638      	mov	r0, r7
 8015e52:	f7ff ff6f 	bl	8015d34 <__ssputs_r>
 8015e56:	3001      	adds	r0, #1
 8015e58:	f000 80a9 	beq.w	8015fae <_svfiprintf_r+0x1c6>
 8015e5c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8015e5e:	445a      	add	r2, fp
 8015e60:	9209      	str	r2, [sp, #36]	; 0x24
 8015e62:	f89a 3000 	ldrb.w	r3, [sl]
 8015e66:	2b00      	cmp	r3, #0
 8015e68:	f000 80a1 	beq.w	8015fae <_svfiprintf_r+0x1c6>
 8015e6c:	2300      	movs	r3, #0
 8015e6e:	f04f 32ff 	mov.w	r2, #4294967295
 8015e72:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015e76:	f10a 0a01 	add.w	sl, sl, #1
 8015e7a:	9304      	str	r3, [sp, #16]
 8015e7c:	9307      	str	r3, [sp, #28]
 8015e7e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8015e82:	931a      	str	r3, [sp, #104]	; 0x68
 8015e84:	4654      	mov	r4, sl
 8015e86:	2205      	movs	r2, #5
 8015e88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015e8c:	4850      	ldr	r0, [pc, #320]	; (8015fd0 <_svfiprintf_r+0x1e8>)
 8015e8e:	f7ea f9c7 	bl	8000220 <memchr>
 8015e92:	9a04      	ldr	r2, [sp, #16]
 8015e94:	b9d8      	cbnz	r0, 8015ece <_svfiprintf_r+0xe6>
 8015e96:	06d0      	lsls	r0, r2, #27
 8015e98:	bf44      	itt	mi
 8015e9a:	2320      	movmi	r3, #32
 8015e9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8015ea0:	0711      	lsls	r1, r2, #28
 8015ea2:	bf44      	itt	mi
 8015ea4:	232b      	movmi	r3, #43	; 0x2b
 8015ea6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8015eaa:	f89a 3000 	ldrb.w	r3, [sl]
 8015eae:	2b2a      	cmp	r3, #42	; 0x2a
 8015eb0:	d015      	beq.n	8015ede <_svfiprintf_r+0xf6>
 8015eb2:	9a07      	ldr	r2, [sp, #28]
 8015eb4:	4654      	mov	r4, sl
 8015eb6:	2000      	movs	r0, #0
 8015eb8:	f04f 0c0a 	mov.w	ip, #10
 8015ebc:	4621      	mov	r1, r4
 8015ebe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015ec2:	3b30      	subs	r3, #48	; 0x30
 8015ec4:	2b09      	cmp	r3, #9
 8015ec6:	d94d      	bls.n	8015f64 <_svfiprintf_r+0x17c>
 8015ec8:	b1b0      	cbz	r0, 8015ef8 <_svfiprintf_r+0x110>
 8015eca:	9207      	str	r2, [sp, #28]
 8015ecc:	e014      	b.n	8015ef8 <_svfiprintf_r+0x110>
 8015ece:	eba0 0308 	sub.w	r3, r0, r8
 8015ed2:	fa09 f303 	lsl.w	r3, r9, r3
 8015ed6:	4313      	orrs	r3, r2
 8015ed8:	9304      	str	r3, [sp, #16]
 8015eda:	46a2      	mov	sl, r4
 8015edc:	e7d2      	b.n	8015e84 <_svfiprintf_r+0x9c>
 8015ede:	9b03      	ldr	r3, [sp, #12]
 8015ee0:	1d19      	adds	r1, r3, #4
 8015ee2:	681b      	ldr	r3, [r3, #0]
 8015ee4:	9103      	str	r1, [sp, #12]
 8015ee6:	2b00      	cmp	r3, #0
 8015ee8:	bfbb      	ittet	lt
 8015eea:	425b      	neglt	r3, r3
 8015eec:	f042 0202 	orrlt.w	r2, r2, #2
 8015ef0:	9307      	strge	r3, [sp, #28]
 8015ef2:	9307      	strlt	r3, [sp, #28]
 8015ef4:	bfb8      	it	lt
 8015ef6:	9204      	strlt	r2, [sp, #16]
 8015ef8:	7823      	ldrb	r3, [r4, #0]
 8015efa:	2b2e      	cmp	r3, #46	; 0x2e
 8015efc:	d10c      	bne.n	8015f18 <_svfiprintf_r+0x130>
 8015efe:	7863      	ldrb	r3, [r4, #1]
 8015f00:	2b2a      	cmp	r3, #42	; 0x2a
 8015f02:	d134      	bne.n	8015f6e <_svfiprintf_r+0x186>
 8015f04:	9b03      	ldr	r3, [sp, #12]
 8015f06:	1d1a      	adds	r2, r3, #4
 8015f08:	681b      	ldr	r3, [r3, #0]
 8015f0a:	9203      	str	r2, [sp, #12]
 8015f0c:	2b00      	cmp	r3, #0
 8015f0e:	bfb8      	it	lt
 8015f10:	f04f 33ff 	movlt.w	r3, #4294967295
 8015f14:	3402      	adds	r4, #2
 8015f16:	9305      	str	r3, [sp, #20]
 8015f18:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8015fe0 <_svfiprintf_r+0x1f8>
 8015f1c:	7821      	ldrb	r1, [r4, #0]
 8015f1e:	2203      	movs	r2, #3
 8015f20:	4650      	mov	r0, sl
 8015f22:	f7ea f97d 	bl	8000220 <memchr>
 8015f26:	b138      	cbz	r0, 8015f38 <_svfiprintf_r+0x150>
 8015f28:	9b04      	ldr	r3, [sp, #16]
 8015f2a:	eba0 000a 	sub.w	r0, r0, sl
 8015f2e:	2240      	movs	r2, #64	; 0x40
 8015f30:	4082      	lsls	r2, r0
 8015f32:	4313      	orrs	r3, r2
 8015f34:	3401      	adds	r4, #1
 8015f36:	9304      	str	r3, [sp, #16]
 8015f38:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015f3c:	4825      	ldr	r0, [pc, #148]	; (8015fd4 <_svfiprintf_r+0x1ec>)
 8015f3e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8015f42:	2206      	movs	r2, #6
 8015f44:	f7ea f96c 	bl	8000220 <memchr>
 8015f48:	2800      	cmp	r0, #0
 8015f4a:	d038      	beq.n	8015fbe <_svfiprintf_r+0x1d6>
 8015f4c:	4b22      	ldr	r3, [pc, #136]	; (8015fd8 <_svfiprintf_r+0x1f0>)
 8015f4e:	bb1b      	cbnz	r3, 8015f98 <_svfiprintf_r+0x1b0>
 8015f50:	9b03      	ldr	r3, [sp, #12]
 8015f52:	3307      	adds	r3, #7
 8015f54:	f023 0307 	bic.w	r3, r3, #7
 8015f58:	3308      	adds	r3, #8
 8015f5a:	9303      	str	r3, [sp, #12]
 8015f5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015f5e:	4433      	add	r3, r6
 8015f60:	9309      	str	r3, [sp, #36]	; 0x24
 8015f62:	e768      	b.n	8015e36 <_svfiprintf_r+0x4e>
 8015f64:	fb0c 3202 	mla	r2, ip, r2, r3
 8015f68:	460c      	mov	r4, r1
 8015f6a:	2001      	movs	r0, #1
 8015f6c:	e7a6      	b.n	8015ebc <_svfiprintf_r+0xd4>
 8015f6e:	2300      	movs	r3, #0
 8015f70:	3401      	adds	r4, #1
 8015f72:	9305      	str	r3, [sp, #20]
 8015f74:	4619      	mov	r1, r3
 8015f76:	f04f 0c0a 	mov.w	ip, #10
 8015f7a:	4620      	mov	r0, r4
 8015f7c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015f80:	3a30      	subs	r2, #48	; 0x30
 8015f82:	2a09      	cmp	r2, #9
 8015f84:	d903      	bls.n	8015f8e <_svfiprintf_r+0x1a6>
 8015f86:	2b00      	cmp	r3, #0
 8015f88:	d0c6      	beq.n	8015f18 <_svfiprintf_r+0x130>
 8015f8a:	9105      	str	r1, [sp, #20]
 8015f8c:	e7c4      	b.n	8015f18 <_svfiprintf_r+0x130>
 8015f8e:	fb0c 2101 	mla	r1, ip, r1, r2
 8015f92:	4604      	mov	r4, r0
 8015f94:	2301      	movs	r3, #1
 8015f96:	e7f0      	b.n	8015f7a <_svfiprintf_r+0x192>
 8015f98:	ab03      	add	r3, sp, #12
 8015f9a:	9300      	str	r3, [sp, #0]
 8015f9c:	462a      	mov	r2, r5
 8015f9e:	4b0f      	ldr	r3, [pc, #60]	; (8015fdc <_svfiprintf_r+0x1f4>)
 8015fa0:	a904      	add	r1, sp, #16
 8015fa2:	4638      	mov	r0, r7
 8015fa4:	f7fd fde4 	bl	8013b70 <_printf_float>
 8015fa8:	1c42      	adds	r2, r0, #1
 8015faa:	4606      	mov	r6, r0
 8015fac:	d1d6      	bne.n	8015f5c <_svfiprintf_r+0x174>
 8015fae:	89ab      	ldrh	r3, [r5, #12]
 8015fb0:	065b      	lsls	r3, r3, #25
 8015fb2:	f53f af2d 	bmi.w	8015e10 <_svfiprintf_r+0x28>
 8015fb6:	9809      	ldr	r0, [sp, #36]	; 0x24
 8015fb8:	b01d      	add	sp, #116	; 0x74
 8015fba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015fbe:	ab03      	add	r3, sp, #12
 8015fc0:	9300      	str	r3, [sp, #0]
 8015fc2:	462a      	mov	r2, r5
 8015fc4:	4b05      	ldr	r3, [pc, #20]	; (8015fdc <_svfiprintf_r+0x1f4>)
 8015fc6:	a904      	add	r1, sp, #16
 8015fc8:	4638      	mov	r0, r7
 8015fca:	f7fe f875 	bl	80140b8 <_printf_i>
 8015fce:	e7eb      	b.n	8015fa8 <_svfiprintf_r+0x1c0>
 8015fd0:	08017064 	.word	0x08017064
 8015fd4:	0801706e 	.word	0x0801706e
 8015fd8:	08013b71 	.word	0x08013b71
 8015fdc:	08015d35 	.word	0x08015d35
 8015fe0:	0801706a 	.word	0x0801706a

08015fe4 <__sflush_r>:
 8015fe4:	898a      	ldrh	r2, [r1, #12]
 8015fe6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015fea:	4605      	mov	r5, r0
 8015fec:	0710      	lsls	r0, r2, #28
 8015fee:	460c      	mov	r4, r1
 8015ff0:	d458      	bmi.n	80160a4 <__sflush_r+0xc0>
 8015ff2:	684b      	ldr	r3, [r1, #4]
 8015ff4:	2b00      	cmp	r3, #0
 8015ff6:	dc05      	bgt.n	8016004 <__sflush_r+0x20>
 8015ff8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8015ffa:	2b00      	cmp	r3, #0
 8015ffc:	dc02      	bgt.n	8016004 <__sflush_r+0x20>
 8015ffe:	2000      	movs	r0, #0
 8016000:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016004:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8016006:	2e00      	cmp	r6, #0
 8016008:	d0f9      	beq.n	8015ffe <__sflush_r+0x1a>
 801600a:	2300      	movs	r3, #0
 801600c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8016010:	682f      	ldr	r7, [r5, #0]
 8016012:	6a21      	ldr	r1, [r4, #32]
 8016014:	602b      	str	r3, [r5, #0]
 8016016:	d032      	beq.n	801607e <__sflush_r+0x9a>
 8016018:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801601a:	89a3      	ldrh	r3, [r4, #12]
 801601c:	075a      	lsls	r2, r3, #29
 801601e:	d505      	bpl.n	801602c <__sflush_r+0x48>
 8016020:	6863      	ldr	r3, [r4, #4]
 8016022:	1ac0      	subs	r0, r0, r3
 8016024:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8016026:	b10b      	cbz	r3, 801602c <__sflush_r+0x48>
 8016028:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801602a:	1ac0      	subs	r0, r0, r3
 801602c:	2300      	movs	r3, #0
 801602e:	4602      	mov	r2, r0
 8016030:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8016032:	6a21      	ldr	r1, [r4, #32]
 8016034:	4628      	mov	r0, r5
 8016036:	47b0      	blx	r6
 8016038:	1c43      	adds	r3, r0, #1
 801603a:	89a3      	ldrh	r3, [r4, #12]
 801603c:	d106      	bne.n	801604c <__sflush_r+0x68>
 801603e:	6829      	ldr	r1, [r5, #0]
 8016040:	291d      	cmp	r1, #29
 8016042:	d82b      	bhi.n	801609c <__sflush_r+0xb8>
 8016044:	4a29      	ldr	r2, [pc, #164]	; (80160ec <__sflush_r+0x108>)
 8016046:	410a      	asrs	r2, r1
 8016048:	07d6      	lsls	r6, r2, #31
 801604a:	d427      	bmi.n	801609c <__sflush_r+0xb8>
 801604c:	2200      	movs	r2, #0
 801604e:	6062      	str	r2, [r4, #4]
 8016050:	04d9      	lsls	r1, r3, #19
 8016052:	6922      	ldr	r2, [r4, #16]
 8016054:	6022      	str	r2, [r4, #0]
 8016056:	d504      	bpl.n	8016062 <__sflush_r+0x7e>
 8016058:	1c42      	adds	r2, r0, #1
 801605a:	d101      	bne.n	8016060 <__sflush_r+0x7c>
 801605c:	682b      	ldr	r3, [r5, #0]
 801605e:	b903      	cbnz	r3, 8016062 <__sflush_r+0x7e>
 8016060:	6560      	str	r0, [r4, #84]	; 0x54
 8016062:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8016064:	602f      	str	r7, [r5, #0]
 8016066:	2900      	cmp	r1, #0
 8016068:	d0c9      	beq.n	8015ffe <__sflush_r+0x1a>
 801606a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801606e:	4299      	cmp	r1, r3
 8016070:	d002      	beq.n	8016078 <__sflush_r+0x94>
 8016072:	4628      	mov	r0, r5
 8016074:	f7ff f9e2 	bl	801543c <_free_r>
 8016078:	2000      	movs	r0, #0
 801607a:	6360      	str	r0, [r4, #52]	; 0x34
 801607c:	e7c0      	b.n	8016000 <__sflush_r+0x1c>
 801607e:	2301      	movs	r3, #1
 8016080:	4628      	mov	r0, r5
 8016082:	47b0      	blx	r6
 8016084:	1c41      	adds	r1, r0, #1
 8016086:	d1c8      	bne.n	801601a <__sflush_r+0x36>
 8016088:	682b      	ldr	r3, [r5, #0]
 801608a:	2b00      	cmp	r3, #0
 801608c:	d0c5      	beq.n	801601a <__sflush_r+0x36>
 801608e:	2b1d      	cmp	r3, #29
 8016090:	d001      	beq.n	8016096 <__sflush_r+0xb2>
 8016092:	2b16      	cmp	r3, #22
 8016094:	d101      	bne.n	801609a <__sflush_r+0xb6>
 8016096:	602f      	str	r7, [r5, #0]
 8016098:	e7b1      	b.n	8015ffe <__sflush_r+0x1a>
 801609a:	89a3      	ldrh	r3, [r4, #12]
 801609c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80160a0:	81a3      	strh	r3, [r4, #12]
 80160a2:	e7ad      	b.n	8016000 <__sflush_r+0x1c>
 80160a4:	690f      	ldr	r7, [r1, #16]
 80160a6:	2f00      	cmp	r7, #0
 80160a8:	d0a9      	beq.n	8015ffe <__sflush_r+0x1a>
 80160aa:	0793      	lsls	r3, r2, #30
 80160ac:	680e      	ldr	r6, [r1, #0]
 80160ae:	bf08      	it	eq
 80160b0:	694b      	ldreq	r3, [r1, #20]
 80160b2:	600f      	str	r7, [r1, #0]
 80160b4:	bf18      	it	ne
 80160b6:	2300      	movne	r3, #0
 80160b8:	eba6 0807 	sub.w	r8, r6, r7
 80160bc:	608b      	str	r3, [r1, #8]
 80160be:	f1b8 0f00 	cmp.w	r8, #0
 80160c2:	dd9c      	ble.n	8015ffe <__sflush_r+0x1a>
 80160c4:	6a21      	ldr	r1, [r4, #32]
 80160c6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80160c8:	4643      	mov	r3, r8
 80160ca:	463a      	mov	r2, r7
 80160cc:	4628      	mov	r0, r5
 80160ce:	47b0      	blx	r6
 80160d0:	2800      	cmp	r0, #0
 80160d2:	dc06      	bgt.n	80160e2 <__sflush_r+0xfe>
 80160d4:	89a3      	ldrh	r3, [r4, #12]
 80160d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80160da:	81a3      	strh	r3, [r4, #12]
 80160dc:	f04f 30ff 	mov.w	r0, #4294967295
 80160e0:	e78e      	b.n	8016000 <__sflush_r+0x1c>
 80160e2:	4407      	add	r7, r0
 80160e4:	eba8 0800 	sub.w	r8, r8, r0
 80160e8:	e7e9      	b.n	80160be <__sflush_r+0xda>
 80160ea:	bf00      	nop
 80160ec:	dfbffffe 	.word	0xdfbffffe

080160f0 <_fflush_r>:
 80160f0:	b538      	push	{r3, r4, r5, lr}
 80160f2:	690b      	ldr	r3, [r1, #16]
 80160f4:	4605      	mov	r5, r0
 80160f6:	460c      	mov	r4, r1
 80160f8:	b913      	cbnz	r3, 8016100 <_fflush_r+0x10>
 80160fa:	2500      	movs	r5, #0
 80160fc:	4628      	mov	r0, r5
 80160fe:	bd38      	pop	{r3, r4, r5, pc}
 8016100:	b118      	cbz	r0, 801610a <_fflush_r+0x1a>
 8016102:	6a03      	ldr	r3, [r0, #32]
 8016104:	b90b      	cbnz	r3, 801610a <_fflush_r+0x1a>
 8016106:	f7fe f985 	bl	8014414 <__sinit>
 801610a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801610e:	2b00      	cmp	r3, #0
 8016110:	d0f3      	beq.n	80160fa <_fflush_r+0xa>
 8016112:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8016114:	07d0      	lsls	r0, r2, #31
 8016116:	d404      	bmi.n	8016122 <_fflush_r+0x32>
 8016118:	0599      	lsls	r1, r3, #22
 801611a:	d402      	bmi.n	8016122 <_fflush_r+0x32>
 801611c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801611e:	f7fe fb00 	bl	8014722 <__retarget_lock_acquire_recursive>
 8016122:	4628      	mov	r0, r5
 8016124:	4621      	mov	r1, r4
 8016126:	f7ff ff5d 	bl	8015fe4 <__sflush_r>
 801612a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801612c:	07da      	lsls	r2, r3, #31
 801612e:	4605      	mov	r5, r0
 8016130:	d4e4      	bmi.n	80160fc <_fflush_r+0xc>
 8016132:	89a3      	ldrh	r3, [r4, #12]
 8016134:	059b      	lsls	r3, r3, #22
 8016136:	d4e1      	bmi.n	80160fc <_fflush_r+0xc>
 8016138:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801613a:	f7fe faf3 	bl	8014724 <__retarget_lock_release_recursive>
 801613e:	e7dd      	b.n	80160fc <_fflush_r+0xc>

08016140 <_sbrk_r>:
 8016140:	b538      	push	{r3, r4, r5, lr}
 8016142:	4d06      	ldr	r5, [pc, #24]	; (801615c <_sbrk_r+0x1c>)
 8016144:	2300      	movs	r3, #0
 8016146:	4604      	mov	r4, r0
 8016148:	4608      	mov	r0, r1
 801614a:	602b      	str	r3, [r5, #0]
 801614c:	f7ee fff8 	bl	8005140 <_sbrk>
 8016150:	1c43      	adds	r3, r0, #1
 8016152:	d102      	bne.n	801615a <_sbrk_r+0x1a>
 8016154:	682b      	ldr	r3, [r5, #0]
 8016156:	b103      	cbz	r3, 801615a <_sbrk_r+0x1a>
 8016158:	6023      	str	r3, [r4, #0]
 801615a:	bd38      	pop	{r3, r4, r5, pc}
 801615c:	2000997c 	.word	0x2000997c

08016160 <__assert_func>:
 8016160:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8016162:	4614      	mov	r4, r2
 8016164:	461a      	mov	r2, r3
 8016166:	4b09      	ldr	r3, [pc, #36]	; (801618c <__assert_func+0x2c>)
 8016168:	681b      	ldr	r3, [r3, #0]
 801616a:	4605      	mov	r5, r0
 801616c:	68d8      	ldr	r0, [r3, #12]
 801616e:	b14c      	cbz	r4, 8016184 <__assert_func+0x24>
 8016170:	4b07      	ldr	r3, [pc, #28]	; (8016190 <__assert_func+0x30>)
 8016172:	9100      	str	r1, [sp, #0]
 8016174:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8016178:	4906      	ldr	r1, [pc, #24]	; (8016194 <__assert_func+0x34>)
 801617a:	462b      	mov	r3, r5
 801617c:	f000 f872 	bl	8016264 <fiprintf>
 8016180:	f000 f882 	bl	8016288 <abort>
 8016184:	4b04      	ldr	r3, [pc, #16]	; (8016198 <__assert_func+0x38>)
 8016186:	461c      	mov	r4, r3
 8016188:	e7f3      	b.n	8016172 <__assert_func+0x12>
 801618a:	bf00      	nop
 801618c:	20000410 	.word	0x20000410
 8016190:	0801707f 	.word	0x0801707f
 8016194:	0801708c 	.word	0x0801708c
 8016198:	080170ba 	.word	0x080170ba

0801619c <_calloc_r>:
 801619c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801619e:	fba1 2402 	umull	r2, r4, r1, r2
 80161a2:	b94c      	cbnz	r4, 80161b8 <_calloc_r+0x1c>
 80161a4:	4611      	mov	r1, r2
 80161a6:	9201      	str	r2, [sp, #4]
 80161a8:	f7ff f9bc 	bl	8015524 <_malloc_r>
 80161ac:	9a01      	ldr	r2, [sp, #4]
 80161ae:	4605      	mov	r5, r0
 80161b0:	b930      	cbnz	r0, 80161c0 <_calloc_r+0x24>
 80161b2:	4628      	mov	r0, r5
 80161b4:	b003      	add	sp, #12
 80161b6:	bd30      	pop	{r4, r5, pc}
 80161b8:	220c      	movs	r2, #12
 80161ba:	6002      	str	r2, [r0, #0]
 80161bc:	2500      	movs	r5, #0
 80161be:	e7f8      	b.n	80161b2 <_calloc_r+0x16>
 80161c0:	4621      	mov	r1, r4
 80161c2:	f7fe f9da 	bl	801457a <memset>
 80161c6:	e7f4      	b.n	80161b2 <_calloc_r+0x16>

080161c8 <__ascii_mbtowc>:
 80161c8:	b082      	sub	sp, #8
 80161ca:	b901      	cbnz	r1, 80161ce <__ascii_mbtowc+0x6>
 80161cc:	a901      	add	r1, sp, #4
 80161ce:	b142      	cbz	r2, 80161e2 <__ascii_mbtowc+0x1a>
 80161d0:	b14b      	cbz	r3, 80161e6 <__ascii_mbtowc+0x1e>
 80161d2:	7813      	ldrb	r3, [r2, #0]
 80161d4:	600b      	str	r3, [r1, #0]
 80161d6:	7812      	ldrb	r2, [r2, #0]
 80161d8:	1e10      	subs	r0, r2, #0
 80161da:	bf18      	it	ne
 80161dc:	2001      	movne	r0, #1
 80161de:	b002      	add	sp, #8
 80161e0:	4770      	bx	lr
 80161e2:	4610      	mov	r0, r2
 80161e4:	e7fb      	b.n	80161de <__ascii_mbtowc+0x16>
 80161e6:	f06f 0001 	mvn.w	r0, #1
 80161ea:	e7f8      	b.n	80161de <__ascii_mbtowc+0x16>

080161ec <_realloc_r>:
 80161ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80161f0:	4680      	mov	r8, r0
 80161f2:	4614      	mov	r4, r2
 80161f4:	460e      	mov	r6, r1
 80161f6:	b921      	cbnz	r1, 8016202 <_realloc_r+0x16>
 80161f8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80161fc:	4611      	mov	r1, r2
 80161fe:	f7ff b991 	b.w	8015524 <_malloc_r>
 8016202:	b92a      	cbnz	r2, 8016210 <_realloc_r+0x24>
 8016204:	f7ff f91a 	bl	801543c <_free_r>
 8016208:	4625      	mov	r5, r4
 801620a:	4628      	mov	r0, r5
 801620c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016210:	f000 f841 	bl	8016296 <_malloc_usable_size_r>
 8016214:	4284      	cmp	r4, r0
 8016216:	4607      	mov	r7, r0
 8016218:	d802      	bhi.n	8016220 <_realloc_r+0x34>
 801621a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801621e:	d812      	bhi.n	8016246 <_realloc_r+0x5a>
 8016220:	4621      	mov	r1, r4
 8016222:	4640      	mov	r0, r8
 8016224:	f7ff f97e 	bl	8015524 <_malloc_r>
 8016228:	4605      	mov	r5, r0
 801622a:	2800      	cmp	r0, #0
 801622c:	d0ed      	beq.n	801620a <_realloc_r+0x1e>
 801622e:	42bc      	cmp	r4, r7
 8016230:	4622      	mov	r2, r4
 8016232:	4631      	mov	r1, r6
 8016234:	bf28      	it	cs
 8016236:	463a      	movcs	r2, r7
 8016238:	f7fe fa75 	bl	8014726 <memcpy>
 801623c:	4631      	mov	r1, r6
 801623e:	4640      	mov	r0, r8
 8016240:	f7ff f8fc 	bl	801543c <_free_r>
 8016244:	e7e1      	b.n	801620a <_realloc_r+0x1e>
 8016246:	4635      	mov	r5, r6
 8016248:	e7df      	b.n	801620a <_realloc_r+0x1e>

0801624a <__ascii_wctomb>:
 801624a:	b149      	cbz	r1, 8016260 <__ascii_wctomb+0x16>
 801624c:	2aff      	cmp	r2, #255	; 0xff
 801624e:	bf85      	ittet	hi
 8016250:	238a      	movhi	r3, #138	; 0x8a
 8016252:	6003      	strhi	r3, [r0, #0]
 8016254:	700a      	strbls	r2, [r1, #0]
 8016256:	f04f 30ff 	movhi.w	r0, #4294967295
 801625a:	bf98      	it	ls
 801625c:	2001      	movls	r0, #1
 801625e:	4770      	bx	lr
 8016260:	4608      	mov	r0, r1
 8016262:	4770      	bx	lr

08016264 <fiprintf>:
 8016264:	b40e      	push	{r1, r2, r3}
 8016266:	b503      	push	{r0, r1, lr}
 8016268:	4601      	mov	r1, r0
 801626a:	ab03      	add	r3, sp, #12
 801626c:	4805      	ldr	r0, [pc, #20]	; (8016284 <fiprintf+0x20>)
 801626e:	f853 2b04 	ldr.w	r2, [r3], #4
 8016272:	6800      	ldr	r0, [r0, #0]
 8016274:	9301      	str	r3, [sp, #4]
 8016276:	f000 f83f 	bl	80162f8 <_vfiprintf_r>
 801627a:	b002      	add	sp, #8
 801627c:	f85d eb04 	ldr.w	lr, [sp], #4
 8016280:	b003      	add	sp, #12
 8016282:	4770      	bx	lr
 8016284:	20000410 	.word	0x20000410

08016288 <abort>:
 8016288:	b508      	push	{r3, lr}
 801628a:	2006      	movs	r0, #6
 801628c:	f000 fa0c 	bl	80166a8 <raise>
 8016290:	2001      	movs	r0, #1
 8016292:	f7ee fedd 	bl	8005050 <_exit>

08016296 <_malloc_usable_size_r>:
 8016296:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801629a:	1f18      	subs	r0, r3, #4
 801629c:	2b00      	cmp	r3, #0
 801629e:	bfbc      	itt	lt
 80162a0:	580b      	ldrlt	r3, [r1, r0]
 80162a2:	18c0      	addlt	r0, r0, r3
 80162a4:	4770      	bx	lr

080162a6 <__sfputc_r>:
 80162a6:	6893      	ldr	r3, [r2, #8]
 80162a8:	3b01      	subs	r3, #1
 80162aa:	2b00      	cmp	r3, #0
 80162ac:	b410      	push	{r4}
 80162ae:	6093      	str	r3, [r2, #8]
 80162b0:	da08      	bge.n	80162c4 <__sfputc_r+0x1e>
 80162b2:	6994      	ldr	r4, [r2, #24]
 80162b4:	42a3      	cmp	r3, r4
 80162b6:	db01      	blt.n	80162bc <__sfputc_r+0x16>
 80162b8:	290a      	cmp	r1, #10
 80162ba:	d103      	bne.n	80162c4 <__sfputc_r+0x1e>
 80162bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80162c0:	f000 b934 	b.w	801652c <__swbuf_r>
 80162c4:	6813      	ldr	r3, [r2, #0]
 80162c6:	1c58      	adds	r0, r3, #1
 80162c8:	6010      	str	r0, [r2, #0]
 80162ca:	7019      	strb	r1, [r3, #0]
 80162cc:	4608      	mov	r0, r1
 80162ce:	f85d 4b04 	ldr.w	r4, [sp], #4
 80162d2:	4770      	bx	lr

080162d4 <__sfputs_r>:
 80162d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80162d6:	4606      	mov	r6, r0
 80162d8:	460f      	mov	r7, r1
 80162da:	4614      	mov	r4, r2
 80162dc:	18d5      	adds	r5, r2, r3
 80162de:	42ac      	cmp	r4, r5
 80162e0:	d101      	bne.n	80162e6 <__sfputs_r+0x12>
 80162e2:	2000      	movs	r0, #0
 80162e4:	e007      	b.n	80162f6 <__sfputs_r+0x22>
 80162e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80162ea:	463a      	mov	r2, r7
 80162ec:	4630      	mov	r0, r6
 80162ee:	f7ff ffda 	bl	80162a6 <__sfputc_r>
 80162f2:	1c43      	adds	r3, r0, #1
 80162f4:	d1f3      	bne.n	80162de <__sfputs_r+0xa>
 80162f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080162f8 <_vfiprintf_r>:
 80162f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80162fc:	460d      	mov	r5, r1
 80162fe:	b09d      	sub	sp, #116	; 0x74
 8016300:	4614      	mov	r4, r2
 8016302:	4698      	mov	r8, r3
 8016304:	4606      	mov	r6, r0
 8016306:	b118      	cbz	r0, 8016310 <_vfiprintf_r+0x18>
 8016308:	6a03      	ldr	r3, [r0, #32]
 801630a:	b90b      	cbnz	r3, 8016310 <_vfiprintf_r+0x18>
 801630c:	f7fe f882 	bl	8014414 <__sinit>
 8016310:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8016312:	07d9      	lsls	r1, r3, #31
 8016314:	d405      	bmi.n	8016322 <_vfiprintf_r+0x2a>
 8016316:	89ab      	ldrh	r3, [r5, #12]
 8016318:	059a      	lsls	r2, r3, #22
 801631a:	d402      	bmi.n	8016322 <_vfiprintf_r+0x2a>
 801631c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801631e:	f7fe fa00 	bl	8014722 <__retarget_lock_acquire_recursive>
 8016322:	89ab      	ldrh	r3, [r5, #12]
 8016324:	071b      	lsls	r3, r3, #28
 8016326:	d501      	bpl.n	801632c <_vfiprintf_r+0x34>
 8016328:	692b      	ldr	r3, [r5, #16]
 801632a:	b99b      	cbnz	r3, 8016354 <_vfiprintf_r+0x5c>
 801632c:	4629      	mov	r1, r5
 801632e:	4630      	mov	r0, r6
 8016330:	f000 f93a 	bl	80165a8 <__swsetup_r>
 8016334:	b170      	cbz	r0, 8016354 <_vfiprintf_r+0x5c>
 8016336:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8016338:	07dc      	lsls	r4, r3, #31
 801633a:	d504      	bpl.n	8016346 <_vfiprintf_r+0x4e>
 801633c:	f04f 30ff 	mov.w	r0, #4294967295
 8016340:	b01d      	add	sp, #116	; 0x74
 8016342:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016346:	89ab      	ldrh	r3, [r5, #12]
 8016348:	0598      	lsls	r0, r3, #22
 801634a:	d4f7      	bmi.n	801633c <_vfiprintf_r+0x44>
 801634c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801634e:	f7fe f9e9 	bl	8014724 <__retarget_lock_release_recursive>
 8016352:	e7f3      	b.n	801633c <_vfiprintf_r+0x44>
 8016354:	2300      	movs	r3, #0
 8016356:	9309      	str	r3, [sp, #36]	; 0x24
 8016358:	2320      	movs	r3, #32
 801635a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801635e:	f8cd 800c 	str.w	r8, [sp, #12]
 8016362:	2330      	movs	r3, #48	; 0x30
 8016364:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8016518 <_vfiprintf_r+0x220>
 8016368:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801636c:	f04f 0901 	mov.w	r9, #1
 8016370:	4623      	mov	r3, r4
 8016372:	469a      	mov	sl, r3
 8016374:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016378:	b10a      	cbz	r2, 801637e <_vfiprintf_r+0x86>
 801637a:	2a25      	cmp	r2, #37	; 0x25
 801637c:	d1f9      	bne.n	8016372 <_vfiprintf_r+0x7a>
 801637e:	ebba 0b04 	subs.w	fp, sl, r4
 8016382:	d00b      	beq.n	801639c <_vfiprintf_r+0xa4>
 8016384:	465b      	mov	r3, fp
 8016386:	4622      	mov	r2, r4
 8016388:	4629      	mov	r1, r5
 801638a:	4630      	mov	r0, r6
 801638c:	f7ff ffa2 	bl	80162d4 <__sfputs_r>
 8016390:	3001      	adds	r0, #1
 8016392:	f000 80a9 	beq.w	80164e8 <_vfiprintf_r+0x1f0>
 8016396:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8016398:	445a      	add	r2, fp
 801639a:	9209      	str	r2, [sp, #36]	; 0x24
 801639c:	f89a 3000 	ldrb.w	r3, [sl]
 80163a0:	2b00      	cmp	r3, #0
 80163a2:	f000 80a1 	beq.w	80164e8 <_vfiprintf_r+0x1f0>
 80163a6:	2300      	movs	r3, #0
 80163a8:	f04f 32ff 	mov.w	r2, #4294967295
 80163ac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80163b0:	f10a 0a01 	add.w	sl, sl, #1
 80163b4:	9304      	str	r3, [sp, #16]
 80163b6:	9307      	str	r3, [sp, #28]
 80163b8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80163bc:	931a      	str	r3, [sp, #104]	; 0x68
 80163be:	4654      	mov	r4, sl
 80163c0:	2205      	movs	r2, #5
 80163c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80163c6:	4854      	ldr	r0, [pc, #336]	; (8016518 <_vfiprintf_r+0x220>)
 80163c8:	f7e9 ff2a 	bl	8000220 <memchr>
 80163cc:	9a04      	ldr	r2, [sp, #16]
 80163ce:	b9d8      	cbnz	r0, 8016408 <_vfiprintf_r+0x110>
 80163d0:	06d1      	lsls	r1, r2, #27
 80163d2:	bf44      	itt	mi
 80163d4:	2320      	movmi	r3, #32
 80163d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80163da:	0713      	lsls	r3, r2, #28
 80163dc:	bf44      	itt	mi
 80163de:	232b      	movmi	r3, #43	; 0x2b
 80163e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80163e4:	f89a 3000 	ldrb.w	r3, [sl]
 80163e8:	2b2a      	cmp	r3, #42	; 0x2a
 80163ea:	d015      	beq.n	8016418 <_vfiprintf_r+0x120>
 80163ec:	9a07      	ldr	r2, [sp, #28]
 80163ee:	4654      	mov	r4, sl
 80163f0:	2000      	movs	r0, #0
 80163f2:	f04f 0c0a 	mov.w	ip, #10
 80163f6:	4621      	mov	r1, r4
 80163f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80163fc:	3b30      	subs	r3, #48	; 0x30
 80163fe:	2b09      	cmp	r3, #9
 8016400:	d94d      	bls.n	801649e <_vfiprintf_r+0x1a6>
 8016402:	b1b0      	cbz	r0, 8016432 <_vfiprintf_r+0x13a>
 8016404:	9207      	str	r2, [sp, #28]
 8016406:	e014      	b.n	8016432 <_vfiprintf_r+0x13a>
 8016408:	eba0 0308 	sub.w	r3, r0, r8
 801640c:	fa09 f303 	lsl.w	r3, r9, r3
 8016410:	4313      	orrs	r3, r2
 8016412:	9304      	str	r3, [sp, #16]
 8016414:	46a2      	mov	sl, r4
 8016416:	e7d2      	b.n	80163be <_vfiprintf_r+0xc6>
 8016418:	9b03      	ldr	r3, [sp, #12]
 801641a:	1d19      	adds	r1, r3, #4
 801641c:	681b      	ldr	r3, [r3, #0]
 801641e:	9103      	str	r1, [sp, #12]
 8016420:	2b00      	cmp	r3, #0
 8016422:	bfbb      	ittet	lt
 8016424:	425b      	neglt	r3, r3
 8016426:	f042 0202 	orrlt.w	r2, r2, #2
 801642a:	9307      	strge	r3, [sp, #28]
 801642c:	9307      	strlt	r3, [sp, #28]
 801642e:	bfb8      	it	lt
 8016430:	9204      	strlt	r2, [sp, #16]
 8016432:	7823      	ldrb	r3, [r4, #0]
 8016434:	2b2e      	cmp	r3, #46	; 0x2e
 8016436:	d10c      	bne.n	8016452 <_vfiprintf_r+0x15a>
 8016438:	7863      	ldrb	r3, [r4, #1]
 801643a:	2b2a      	cmp	r3, #42	; 0x2a
 801643c:	d134      	bne.n	80164a8 <_vfiprintf_r+0x1b0>
 801643e:	9b03      	ldr	r3, [sp, #12]
 8016440:	1d1a      	adds	r2, r3, #4
 8016442:	681b      	ldr	r3, [r3, #0]
 8016444:	9203      	str	r2, [sp, #12]
 8016446:	2b00      	cmp	r3, #0
 8016448:	bfb8      	it	lt
 801644a:	f04f 33ff 	movlt.w	r3, #4294967295
 801644e:	3402      	adds	r4, #2
 8016450:	9305      	str	r3, [sp, #20]
 8016452:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8016528 <_vfiprintf_r+0x230>
 8016456:	7821      	ldrb	r1, [r4, #0]
 8016458:	2203      	movs	r2, #3
 801645a:	4650      	mov	r0, sl
 801645c:	f7e9 fee0 	bl	8000220 <memchr>
 8016460:	b138      	cbz	r0, 8016472 <_vfiprintf_r+0x17a>
 8016462:	9b04      	ldr	r3, [sp, #16]
 8016464:	eba0 000a 	sub.w	r0, r0, sl
 8016468:	2240      	movs	r2, #64	; 0x40
 801646a:	4082      	lsls	r2, r0
 801646c:	4313      	orrs	r3, r2
 801646e:	3401      	adds	r4, #1
 8016470:	9304      	str	r3, [sp, #16]
 8016472:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016476:	4829      	ldr	r0, [pc, #164]	; (801651c <_vfiprintf_r+0x224>)
 8016478:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801647c:	2206      	movs	r2, #6
 801647e:	f7e9 fecf 	bl	8000220 <memchr>
 8016482:	2800      	cmp	r0, #0
 8016484:	d03f      	beq.n	8016506 <_vfiprintf_r+0x20e>
 8016486:	4b26      	ldr	r3, [pc, #152]	; (8016520 <_vfiprintf_r+0x228>)
 8016488:	bb1b      	cbnz	r3, 80164d2 <_vfiprintf_r+0x1da>
 801648a:	9b03      	ldr	r3, [sp, #12]
 801648c:	3307      	adds	r3, #7
 801648e:	f023 0307 	bic.w	r3, r3, #7
 8016492:	3308      	adds	r3, #8
 8016494:	9303      	str	r3, [sp, #12]
 8016496:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016498:	443b      	add	r3, r7
 801649a:	9309      	str	r3, [sp, #36]	; 0x24
 801649c:	e768      	b.n	8016370 <_vfiprintf_r+0x78>
 801649e:	fb0c 3202 	mla	r2, ip, r2, r3
 80164a2:	460c      	mov	r4, r1
 80164a4:	2001      	movs	r0, #1
 80164a6:	e7a6      	b.n	80163f6 <_vfiprintf_r+0xfe>
 80164a8:	2300      	movs	r3, #0
 80164aa:	3401      	adds	r4, #1
 80164ac:	9305      	str	r3, [sp, #20]
 80164ae:	4619      	mov	r1, r3
 80164b0:	f04f 0c0a 	mov.w	ip, #10
 80164b4:	4620      	mov	r0, r4
 80164b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80164ba:	3a30      	subs	r2, #48	; 0x30
 80164bc:	2a09      	cmp	r2, #9
 80164be:	d903      	bls.n	80164c8 <_vfiprintf_r+0x1d0>
 80164c0:	2b00      	cmp	r3, #0
 80164c2:	d0c6      	beq.n	8016452 <_vfiprintf_r+0x15a>
 80164c4:	9105      	str	r1, [sp, #20]
 80164c6:	e7c4      	b.n	8016452 <_vfiprintf_r+0x15a>
 80164c8:	fb0c 2101 	mla	r1, ip, r1, r2
 80164cc:	4604      	mov	r4, r0
 80164ce:	2301      	movs	r3, #1
 80164d0:	e7f0      	b.n	80164b4 <_vfiprintf_r+0x1bc>
 80164d2:	ab03      	add	r3, sp, #12
 80164d4:	9300      	str	r3, [sp, #0]
 80164d6:	462a      	mov	r2, r5
 80164d8:	4b12      	ldr	r3, [pc, #72]	; (8016524 <_vfiprintf_r+0x22c>)
 80164da:	a904      	add	r1, sp, #16
 80164dc:	4630      	mov	r0, r6
 80164de:	f7fd fb47 	bl	8013b70 <_printf_float>
 80164e2:	4607      	mov	r7, r0
 80164e4:	1c78      	adds	r0, r7, #1
 80164e6:	d1d6      	bne.n	8016496 <_vfiprintf_r+0x19e>
 80164e8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80164ea:	07d9      	lsls	r1, r3, #31
 80164ec:	d405      	bmi.n	80164fa <_vfiprintf_r+0x202>
 80164ee:	89ab      	ldrh	r3, [r5, #12]
 80164f0:	059a      	lsls	r2, r3, #22
 80164f2:	d402      	bmi.n	80164fa <_vfiprintf_r+0x202>
 80164f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80164f6:	f7fe f915 	bl	8014724 <__retarget_lock_release_recursive>
 80164fa:	89ab      	ldrh	r3, [r5, #12]
 80164fc:	065b      	lsls	r3, r3, #25
 80164fe:	f53f af1d 	bmi.w	801633c <_vfiprintf_r+0x44>
 8016502:	9809      	ldr	r0, [sp, #36]	; 0x24
 8016504:	e71c      	b.n	8016340 <_vfiprintf_r+0x48>
 8016506:	ab03      	add	r3, sp, #12
 8016508:	9300      	str	r3, [sp, #0]
 801650a:	462a      	mov	r2, r5
 801650c:	4b05      	ldr	r3, [pc, #20]	; (8016524 <_vfiprintf_r+0x22c>)
 801650e:	a904      	add	r1, sp, #16
 8016510:	4630      	mov	r0, r6
 8016512:	f7fd fdd1 	bl	80140b8 <_printf_i>
 8016516:	e7e4      	b.n	80164e2 <_vfiprintf_r+0x1ea>
 8016518:	08017064 	.word	0x08017064
 801651c:	0801706e 	.word	0x0801706e
 8016520:	08013b71 	.word	0x08013b71
 8016524:	080162d5 	.word	0x080162d5
 8016528:	0801706a 	.word	0x0801706a

0801652c <__swbuf_r>:
 801652c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801652e:	460e      	mov	r6, r1
 8016530:	4614      	mov	r4, r2
 8016532:	4605      	mov	r5, r0
 8016534:	b118      	cbz	r0, 801653e <__swbuf_r+0x12>
 8016536:	6a03      	ldr	r3, [r0, #32]
 8016538:	b90b      	cbnz	r3, 801653e <__swbuf_r+0x12>
 801653a:	f7fd ff6b 	bl	8014414 <__sinit>
 801653e:	69a3      	ldr	r3, [r4, #24]
 8016540:	60a3      	str	r3, [r4, #8]
 8016542:	89a3      	ldrh	r3, [r4, #12]
 8016544:	071a      	lsls	r2, r3, #28
 8016546:	d525      	bpl.n	8016594 <__swbuf_r+0x68>
 8016548:	6923      	ldr	r3, [r4, #16]
 801654a:	b31b      	cbz	r3, 8016594 <__swbuf_r+0x68>
 801654c:	6823      	ldr	r3, [r4, #0]
 801654e:	6922      	ldr	r2, [r4, #16]
 8016550:	1a98      	subs	r0, r3, r2
 8016552:	6963      	ldr	r3, [r4, #20]
 8016554:	b2f6      	uxtb	r6, r6
 8016556:	4283      	cmp	r3, r0
 8016558:	4637      	mov	r7, r6
 801655a:	dc04      	bgt.n	8016566 <__swbuf_r+0x3a>
 801655c:	4621      	mov	r1, r4
 801655e:	4628      	mov	r0, r5
 8016560:	f7ff fdc6 	bl	80160f0 <_fflush_r>
 8016564:	b9e0      	cbnz	r0, 80165a0 <__swbuf_r+0x74>
 8016566:	68a3      	ldr	r3, [r4, #8]
 8016568:	3b01      	subs	r3, #1
 801656a:	60a3      	str	r3, [r4, #8]
 801656c:	6823      	ldr	r3, [r4, #0]
 801656e:	1c5a      	adds	r2, r3, #1
 8016570:	6022      	str	r2, [r4, #0]
 8016572:	701e      	strb	r6, [r3, #0]
 8016574:	6962      	ldr	r2, [r4, #20]
 8016576:	1c43      	adds	r3, r0, #1
 8016578:	429a      	cmp	r2, r3
 801657a:	d004      	beq.n	8016586 <__swbuf_r+0x5a>
 801657c:	89a3      	ldrh	r3, [r4, #12]
 801657e:	07db      	lsls	r3, r3, #31
 8016580:	d506      	bpl.n	8016590 <__swbuf_r+0x64>
 8016582:	2e0a      	cmp	r6, #10
 8016584:	d104      	bne.n	8016590 <__swbuf_r+0x64>
 8016586:	4621      	mov	r1, r4
 8016588:	4628      	mov	r0, r5
 801658a:	f7ff fdb1 	bl	80160f0 <_fflush_r>
 801658e:	b938      	cbnz	r0, 80165a0 <__swbuf_r+0x74>
 8016590:	4638      	mov	r0, r7
 8016592:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016594:	4621      	mov	r1, r4
 8016596:	4628      	mov	r0, r5
 8016598:	f000 f806 	bl	80165a8 <__swsetup_r>
 801659c:	2800      	cmp	r0, #0
 801659e:	d0d5      	beq.n	801654c <__swbuf_r+0x20>
 80165a0:	f04f 37ff 	mov.w	r7, #4294967295
 80165a4:	e7f4      	b.n	8016590 <__swbuf_r+0x64>
	...

080165a8 <__swsetup_r>:
 80165a8:	b538      	push	{r3, r4, r5, lr}
 80165aa:	4b2a      	ldr	r3, [pc, #168]	; (8016654 <__swsetup_r+0xac>)
 80165ac:	4605      	mov	r5, r0
 80165ae:	6818      	ldr	r0, [r3, #0]
 80165b0:	460c      	mov	r4, r1
 80165b2:	b118      	cbz	r0, 80165bc <__swsetup_r+0x14>
 80165b4:	6a03      	ldr	r3, [r0, #32]
 80165b6:	b90b      	cbnz	r3, 80165bc <__swsetup_r+0x14>
 80165b8:	f7fd ff2c 	bl	8014414 <__sinit>
 80165bc:	89a3      	ldrh	r3, [r4, #12]
 80165be:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80165c2:	0718      	lsls	r0, r3, #28
 80165c4:	d422      	bmi.n	801660c <__swsetup_r+0x64>
 80165c6:	06d9      	lsls	r1, r3, #27
 80165c8:	d407      	bmi.n	80165da <__swsetup_r+0x32>
 80165ca:	2309      	movs	r3, #9
 80165cc:	602b      	str	r3, [r5, #0]
 80165ce:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80165d2:	81a3      	strh	r3, [r4, #12]
 80165d4:	f04f 30ff 	mov.w	r0, #4294967295
 80165d8:	e034      	b.n	8016644 <__swsetup_r+0x9c>
 80165da:	0758      	lsls	r0, r3, #29
 80165dc:	d512      	bpl.n	8016604 <__swsetup_r+0x5c>
 80165de:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80165e0:	b141      	cbz	r1, 80165f4 <__swsetup_r+0x4c>
 80165e2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80165e6:	4299      	cmp	r1, r3
 80165e8:	d002      	beq.n	80165f0 <__swsetup_r+0x48>
 80165ea:	4628      	mov	r0, r5
 80165ec:	f7fe ff26 	bl	801543c <_free_r>
 80165f0:	2300      	movs	r3, #0
 80165f2:	6363      	str	r3, [r4, #52]	; 0x34
 80165f4:	89a3      	ldrh	r3, [r4, #12]
 80165f6:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80165fa:	81a3      	strh	r3, [r4, #12]
 80165fc:	2300      	movs	r3, #0
 80165fe:	6063      	str	r3, [r4, #4]
 8016600:	6923      	ldr	r3, [r4, #16]
 8016602:	6023      	str	r3, [r4, #0]
 8016604:	89a3      	ldrh	r3, [r4, #12]
 8016606:	f043 0308 	orr.w	r3, r3, #8
 801660a:	81a3      	strh	r3, [r4, #12]
 801660c:	6923      	ldr	r3, [r4, #16]
 801660e:	b94b      	cbnz	r3, 8016624 <__swsetup_r+0x7c>
 8016610:	89a3      	ldrh	r3, [r4, #12]
 8016612:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8016616:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801661a:	d003      	beq.n	8016624 <__swsetup_r+0x7c>
 801661c:	4621      	mov	r1, r4
 801661e:	4628      	mov	r0, r5
 8016620:	f000 f884 	bl	801672c <__smakebuf_r>
 8016624:	89a0      	ldrh	r0, [r4, #12]
 8016626:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801662a:	f010 0301 	ands.w	r3, r0, #1
 801662e:	d00a      	beq.n	8016646 <__swsetup_r+0x9e>
 8016630:	2300      	movs	r3, #0
 8016632:	60a3      	str	r3, [r4, #8]
 8016634:	6963      	ldr	r3, [r4, #20]
 8016636:	425b      	negs	r3, r3
 8016638:	61a3      	str	r3, [r4, #24]
 801663a:	6923      	ldr	r3, [r4, #16]
 801663c:	b943      	cbnz	r3, 8016650 <__swsetup_r+0xa8>
 801663e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8016642:	d1c4      	bne.n	80165ce <__swsetup_r+0x26>
 8016644:	bd38      	pop	{r3, r4, r5, pc}
 8016646:	0781      	lsls	r1, r0, #30
 8016648:	bf58      	it	pl
 801664a:	6963      	ldrpl	r3, [r4, #20]
 801664c:	60a3      	str	r3, [r4, #8]
 801664e:	e7f4      	b.n	801663a <__swsetup_r+0x92>
 8016650:	2000      	movs	r0, #0
 8016652:	e7f7      	b.n	8016644 <__swsetup_r+0x9c>
 8016654:	20000410 	.word	0x20000410

08016658 <_raise_r>:
 8016658:	291f      	cmp	r1, #31
 801665a:	b538      	push	{r3, r4, r5, lr}
 801665c:	4604      	mov	r4, r0
 801665e:	460d      	mov	r5, r1
 8016660:	d904      	bls.n	801666c <_raise_r+0x14>
 8016662:	2316      	movs	r3, #22
 8016664:	6003      	str	r3, [r0, #0]
 8016666:	f04f 30ff 	mov.w	r0, #4294967295
 801666a:	bd38      	pop	{r3, r4, r5, pc}
 801666c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 801666e:	b112      	cbz	r2, 8016676 <_raise_r+0x1e>
 8016670:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8016674:	b94b      	cbnz	r3, 801668a <_raise_r+0x32>
 8016676:	4620      	mov	r0, r4
 8016678:	f000 f830 	bl	80166dc <_getpid_r>
 801667c:	462a      	mov	r2, r5
 801667e:	4601      	mov	r1, r0
 8016680:	4620      	mov	r0, r4
 8016682:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016686:	f000 b817 	b.w	80166b8 <_kill_r>
 801668a:	2b01      	cmp	r3, #1
 801668c:	d00a      	beq.n	80166a4 <_raise_r+0x4c>
 801668e:	1c59      	adds	r1, r3, #1
 8016690:	d103      	bne.n	801669a <_raise_r+0x42>
 8016692:	2316      	movs	r3, #22
 8016694:	6003      	str	r3, [r0, #0]
 8016696:	2001      	movs	r0, #1
 8016698:	e7e7      	b.n	801666a <_raise_r+0x12>
 801669a:	2400      	movs	r4, #0
 801669c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80166a0:	4628      	mov	r0, r5
 80166a2:	4798      	blx	r3
 80166a4:	2000      	movs	r0, #0
 80166a6:	e7e0      	b.n	801666a <_raise_r+0x12>

080166a8 <raise>:
 80166a8:	4b02      	ldr	r3, [pc, #8]	; (80166b4 <raise+0xc>)
 80166aa:	4601      	mov	r1, r0
 80166ac:	6818      	ldr	r0, [r3, #0]
 80166ae:	f7ff bfd3 	b.w	8016658 <_raise_r>
 80166b2:	bf00      	nop
 80166b4:	20000410 	.word	0x20000410

080166b8 <_kill_r>:
 80166b8:	b538      	push	{r3, r4, r5, lr}
 80166ba:	4d07      	ldr	r5, [pc, #28]	; (80166d8 <_kill_r+0x20>)
 80166bc:	2300      	movs	r3, #0
 80166be:	4604      	mov	r4, r0
 80166c0:	4608      	mov	r0, r1
 80166c2:	4611      	mov	r1, r2
 80166c4:	602b      	str	r3, [r5, #0]
 80166c6:	f7ee fcb3 	bl	8005030 <_kill>
 80166ca:	1c43      	adds	r3, r0, #1
 80166cc:	d102      	bne.n	80166d4 <_kill_r+0x1c>
 80166ce:	682b      	ldr	r3, [r5, #0]
 80166d0:	b103      	cbz	r3, 80166d4 <_kill_r+0x1c>
 80166d2:	6023      	str	r3, [r4, #0]
 80166d4:	bd38      	pop	{r3, r4, r5, pc}
 80166d6:	bf00      	nop
 80166d8:	2000997c 	.word	0x2000997c

080166dc <_getpid_r>:
 80166dc:	f7ee bca0 	b.w	8005020 <_getpid>

080166e0 <__swhatbuf_r>:
 80166e0:	b570      	push	{r4, r5, r6, lr}
 80166e2:	460c      	mov	r4, r1
 80166e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80166e8:	2900      	cmp	r1, #0
 80166ea:	b096      	sub	sp, #88	; 0x58
 80166ec:	4615      	mov	r5, r2
 80166ee:	461e      	mov	r6, r3
 80166f0:	da0d      	bge.n	801670e <__swhatbuf_r+0x2e>
 80166f2:	89a3      	ldrh	r3, [r4, #12]
 80166f4:	f013 0f80 	tst.w	r3, #128	; 0x80
 80166f8:	f04f 0100 	mov.w	r1, #0
 80166fc:	bf0c      	ite	eq
 80166fe:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8016702:	2340      	movne	r3, #64	; 0x40
 8016704:	2000      	movs	r0, #0
 8016706:	6031      	str	r1, [r6, #0]
 8016708:	602b      	str	r3, [r5, #0]
 801670a:	b016      	add	sp, #88	; 0x58
 801670c:	bd70      	pop	{r4, r5, r6, pc}
 801670e:	466a      	mov	r2, sp
 8016710:	f000 f848 	bl	80167a4 <_fstat_r>
 8016714:	2800      	cmp	r0, #0
 8016716:	dbec      	blt.n	80166f2 <__swhatbuf_r+0x12>
 8016718:	9901      	ldr	r1, [sp, #4]
 801671a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 801671e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8016722:	4259      	negs	r1, r3
 8016724:	4159      	adcs	r1, r3
 8016726:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801672a:	e7eb      	b.n	8016704 <__swhatbuf_r+0x24>

0801672c <__smakebuf_r>:
 801672c:	898b      	ldrh	r3, [r1, #12]
 801672e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8016730:	079d      	lsls	r5, r3, #30
 8016732:	4606      	mov	r6, r0
 8016734:	460c      	mov	r4, r1
 8016736:	d507      	bpl.n	8016748 <__smakebuf_r+0x1c>
 8016738:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801673c:	6023      	str	r3, [r4, #0]
 801673e:	6123      	str	r3, [r4, #16]
 8016740:	2301      	movs	r3, #1
 8016742:	6163      	str	r3, [r4, #20]
 8016744:	b002      	add	sp, #8
 8016746:	bd70      	pop	{r4, r5, r6, pc}
 8016748:	ab01      	add	r3, sp, #4
 801674a:	466a      	mov	r2, sp
 801674c:	f7ff ffc8 	bl	80166e0 <__swhatbuf_r>
 8016750:	9900      	ldr	r1, [sp, #0]
 8016752:	4605      	mov	r5, r0
 8016754:	4630      	mov	r0, r6
 8016756:	f7fe fee5 	bl	8015524 <_malloc_r>
 801675a:	b948      	cbnz	r0, 8016770 <__smakebuf_r+0x44>
 801675c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016760:	059a      	lsls	r2, r3, #22
 8016762:	d4ef      	bmi.n	8016744 <__smakebuf_r+0x18>
 8016764:	f023 0303 	bic.w	r3, r3, #3
 8016768:	f043 0302 	orr.w	r3, r3, #2
 801676c:	81a3      	strh	r3, [r4, #12]
 801676e:	e7e3      	b.n	8016738 <__smakebuf_r+0xc>
 8016770:	89a3      	ldrh	r3, [r4, #12]
 8016772:	6020      	str	r0, [r4, #0]
 8016774:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016778:	81a3      	strh	r3, [r4, #12]
 801677a:	9b00      	ldr	r3, [sp, #0]
 801677c:	6163      	str	r3, [r4, #20]
 801677e:	9b01      	ldr	r3, [sp, #4]
 8016780:	6120      	str	r0, [r4, #16]
 8016782:	b15b      	cbz	r3, 801679c <__smakebuf_r+0x70>
 8016784:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016788:	4630      	mov	r0, r6
 801678a:	f000 f81d 	bl	80167c8 <_isatty_r>
 801678e:	b128      	cbz	r0, 801679c <__smakebuf_r+0x70>
 8016790:	89a3      	ldrh	r3, [r4, #12]
 8016792:	f023 0303 	bic.w	r3, r3, #3
 8016796:	f043 0301 	orr.w	r3, r3, #1
 801679a:	81a3      	strh	r3, [r4, #12]
 801679c:	89a3      	ldrh	r3, [r4, #12]
 801679e:	431d      	orrs	r5, r3
 80167a0:	81a5      	strh	r5, [r4, #12]
 80167a2:	e7cf      	b.n	8016744 <__smakebuf_r+0x18>

080167a4 <_fstat_r>:
 80167a4:	b538      	push	{r3, r4, r5, lr}
 80167a6:	4d07      	ldr	r5, [pc, #28]	; (80167c4 <_fstat_r+0x20>)
 80167a8:	2300      	movs	r3, #0
 80167aa:	4604      	mov	r4, r0
 80167ac:	4608      	mov	r0, r1
 80167ae:	4611      	mov	r1, r2
 80167b0:	602b      	str	r3, [r5, #0]
 80167b2:	f7ee fc9c 	bl	80050ee <_fstat>
 80167b6:	1c43      	adds	r3, r0, #1
 80167b8:	d102      	bne.n	80167c0 <_fstat_r+0x1c>
 80167ba:	682b      	ldr	r3, [r5, #0]
 80167bc:	b103      	cbz	r3, 80167c0 <_fstat_r+0x1c>
 80167be:	6023      	str	r3, [r4, #0]
 80167c0:	bd38      	pop	{r3, r4, r5, pc}
 80167c2:	bf00      	nop
 80167c4:	2000997c 	.word	0x2000997c

080167c8 <_isatty_r>:
 80167c8:	b538      	push	{r3, r4, r5, lr}
 80167ca:	4d06      	ldr	r5, [pc, #24]	; (80167e4 <_isatty_r+0x1c>)
 80167cc:	2300      	movs	r3, #0
 80167ce:	4604      	mov	r4, r0
 80167d0:	4608      	mov	r0, r1
 80167d2:	602b      	str	r3, [r5, #0]
 80167d4:	f7ee fc9b 	bl	800510e <_isatty>
 80167d8:	1c43      	adds	r3, r0, #1
 80167da:	d102      	bne.n	80167e2 <_isatty_r+0x1a>
 80167dc:	682b      	ldr	r3, [r5, #0]
 80167de:	b103      	cbz	r3, 80167e2 <_isatty_r+0x1a>
 80167e0:	6023      	str	r3, [r4, #0]
 80167e2:	bd38      	pop	{r3, r4, r5, pc}
 80167e4:	2000997c 	.word	0x2000997c

080167e8 <_init>:
 80167e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80167ea:	bf00      	nop
 80167ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80167ee:	bc08      	pop	{r3}
 80167f0:	469e      	mov	lr, r3
 80167f2:	4770      	bx	lr

080167f4 <_fini>:
 80167f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80167f6:	bf00      	nop
 80167f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80167fa:	bc08      	pop	{r3}
 80167fc:	469e      	mov	lr, r3
 80167fe:	4770      	bx	lr
