# vsim -do MixColumns_run_msim_rtl_vhdl.do -l msim_transcript -gui work.mixcolumns_vhd_tst 
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: [1] C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumns/simulation/modelsim/MixColumns.vht(50): (vopt-3473) Component instance "i1 : mixcolumns" is not bound.
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.mixcolumns_vhd_tst(mixcolumns_arch)#1
# ** Warning: (vsim-3473) Component instance "i1 : mixcolumns" is not bound.
#    Time: 0 ns  Iteration: 0  Region: /mixcolumns_vhd_tst  File: C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumns/simulation/modelsim/MixColumns.vht
# do MixColumns_run_msim_rtl_vhdl.do 
# vmap altera C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumnsTestBench/vhdl_libs/altera
# Modifying C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumns/simulation/modelsim/MixColumnsTb.mpf
# vmap lpm C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumnsTestBench/vhdl_libs/lpm
# Modifying C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumns/simulation/modelsim/MixColumnsTb.mpf
# vmap sgate C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumnsTestBench/vhdl_libs/sgate
# Modifying C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumns/simulation/modelsim/MixColumnsTb.mpf
# vmap altera_mf C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumnsTestBench/vhdl_libs/altera_mf
# Modifying C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumns/simulation/modelsim/MixColumnsTb.mpf
# vmap altera_lnsim C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumnsTestBench/vhdl_libs/altera_lnsim
# Modifying C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumns/simulation/modelsim/MixColumnsTb.mpf
# vmap cyclonev C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumnsTestBench/vhdl_libs/cyclonev
# ** Error: Modifying C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumns/simulation/modelsim/MixColumnsTb.mpf
# ** Error: (vmap-20) Cannot access file "C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumnsTestBench/vhdl_libs/cyclonev".
# No such file or directory. (errno = ENOENT)
# Error in macro ./MixColumns_run_msim_rtl_vhdl.do line 7
# Modifying C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumns/simulation/modelsim/MixColumnsTb.mpf
# ** Error: (vmap-20) Cannot access file "C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumnsTestBench/vhdl_libs/cyclonev".
# No such file or directory. (errno = ENOENT)
#     while executing
# "error [FixExecError $msg]"
#     (procedure "vmap" line 6)
#     invoked from within
# "vmap cyclonev C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumnsTestBench/vhdl_libs/cyclonev"
add wave \
{sim:/mixcolumns_vhd_tst/encrypted } \
{sim:/mixcolumns_vhd_tst/rawdata } 
force -freeze sim:/mixcolumns_vhd_tst/encrypted 16#d4bf5d30d4bf5d30d4bf5d30d4bf5d30 0
force -freeze sim:/mixcolumns_vhd_tst/rawdata UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU 0
force rawdata 16#d4bf5d30d4bf5d30d4bf5d30d4bf5d30
run 100
# Compile of MixColumns.vho failed with 2 errors.
# Compile of MixColumns.vht was successful with warnings.
# Compile of MixColumns.vhd was successful.
# 3 compiles, 1 failed with 2 errors. 
run 100
vsim -do MixColumns_run_msim_rtl_vhdl.do -l msim_transcript -gui work.mixcolumns work.mixcolumns_vhd_tst
# vsim -do MixColumns_run_msim_rtl_vhdl.do -l msim_transcript -gui work.mixcolumns work.mixcolumns_vhd_tst 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.mixcolumns(mixcolumns_architecture)#1
# Loading work.mixcolumns_vhd_tst(mixcolumns_arch)#1
# do MixColumns_run_msim_rtl_vhdl.do 
# vmap altera C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumnsTestBench/vhdl_libs/altera
# Modifying C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumns/simulation/modelsim/MixColumnsTb.mpf
# vmap lpm C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumnsTestBench/vhdl_libs/lpm
# Modifying C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumns/simulation/modelsim/MixColumnsTb.mpf
# vmap sgate C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumnsTestBench/vhdl_libs/sgate
# Modifying C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumns/simulation/modelsim/MixColumnsTb.mpf
# vmap altera_mf C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumnsTestBench/vhdl_libs/altera_mf
# Modifying C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumns/simulation/modelsim/MixColumnsTb.mpf
# vmap altera_lnsim C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumnsTestBench/vhdl_libs/altera_lnsim
# Modifying C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumns/simulation/modelsim/MixColumnsTb.mpf
# vmap cyclonev C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumnsTestBench/vhdl_libs/cyclonev
# ** Error: Modifying C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumns/simulation/modelsim/MixColumnsTb.mpf
# ** Error: (vmap-20) Cannot access file "C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumnsTestBench/vhdl_libs/cyclonev".
# No such file or directory. (errno = ENOENT)
# Error in macro ./MixColumns_run_msim_rtl_vhdl.do line 7
# Modifying C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumns/simulation/modelsim/MixColumnsTb.mpf
# ** Error: (vmap-20) Cannot access file "C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumnsTestBench/vhdl_libs/cyclonev".
# No such file or directory. (errno = ENOENT)
#     while executing
# "error [FixExecError $msg]"
#     (procedure "vmap" line 6)
#     invoked from within
# "vmap cyclonev C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumnsTestBench/vhdl_libs/cyclonev"
add wave \
{sim:/mixcolumns/encrypted } \
{sim:/mixcolumns/rawdata } 
force rawdata 16#d4bf5d30d4bf5d30d4bf5d30d4bf5d30
run 100
# ** Error: Encryption is wrong
#    Time: 10 ns  Iteration: 0  Instance: /mixcolumns_vhd_tst
run 100
restart
delete wave
# Usage: delete wave [-window <wname>] <item_name>
delete wave work
delete wave -window work
# Could not find wave window named work
delete wave -window wave
run 100
run 100
vsim -do MixColumns_run_msim_rtl_vhdl.do -l msim_transcript -gui work.mixcolumns work.mixcolumns_vhd_tst
# vsim -do MixColumns_run_msim_rtl_vhdl.do -l msim_transcript -gui work.mixcolumns work.mixcolumns_vhd_tst 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.mixcolumns(mixcolumns_architecture)#1
# Loading work.mixcolumns_vhd_tst(mixcolumns_arch)#1
# do MixColumns_run_msim_rtl_vhdl.do 
# vmap altera C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumnsTestBench/vhdl_libs/altera
# Modifying C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumns/simulation/modelsim/MixColumnsTb.mpf
# vmap lpm C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumnsTestBench/vhdl_libs/lpm
# Modifying C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumns/simulation/modelsim/MixColumnsTb.mpf
# vmap sgate C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumnsTestBench/vhdl_libs/sgate
# Modifying C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumns/simulation/modelsim/MixColumnsTb.mpf
# vmap altera_mf C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumnsTestBench/vhdl_libs/altera_mf
# Modifying C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumns/simulation/modelsim/MixColumnsTb.mpf
# vmap altera_lnsim C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumnsTestBench/vhdl_libs/altera_lnsim
# Modifying C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumns/simulation/modelsim/MixColumnsTb.mpf
# vmap cyclonev C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumnsTestBench/vhdl_libs/cyclonev
# ** Error: Modifying C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumns/simulation/modelsim/MixColumnsTb.mpf
# ** Error: (vmap-20) Cannot access file "C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumnsTestBench/vhdl_libs/cyclonev".
# No such file or directory. (errno = ENOENT)
# Error in macro ./MixColumns_run_msim_rtl_vhdl.do line 7
# Modifying C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumns/simulation/modelsim/MixColumnsTb.mpf
# ** Error: (vmap-20) Cannot access file "C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumnsTestBench/vhdl_libs/cyclonev".
# No such file or directory. (errno = ENOENT)
#     while executing
# "error [FixExecError $msg]"
#     (procedure "vmap" line 6)
#     invoked from within
# "vmap cyclonev C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumnsTestBench/vhdl_libs/cyclonev"
add wave \
{sim:/mixcolumns/rawdata } \
{sim:/mixcolumns/encrypted } 
run 100
# ** Error: Encryption is wrong
#    Time: 10 ns  Iteration: 0  Instance: /mixcolumns_vhd_tst
# Compile of MixColumns.vho failed with 2 errors.
# Compile of MixColumns.vht was successful with warnings.
# Compile of MixColumns.vhd was successful.
# 3 compiles, 1 failed with 2 errors. 
# Compile of MixColumns.vht was successful with warnings.
# Compile of MixColumns.vhd was successful.
# 2 compiles, 0 failed with no errors. 
vsim -do MixColumns_run_msim_rtl_vhdl.do -l msim_transcript -gui work.mixcolumns work.mixcolumns_vhd_tst
# vsim -do MixColumns_run_msim_rtl_vhdl.do -l msim_transcript -gui work.mixcolumns work.mixcolumns_vhd_tst 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.mixcolumns(mixcolumns_architecture)#1
# Loading work.mixcolumns_vhd_tst(mixcolumns_arch)#1
# do MixColumns_run_msim_rtl_vhdl.do 
# vmap altera C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumnsTestBench/vhdl_libs/altera
# Modifying C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumns/simulation/modelsim/MixColumnsTb.mpf
# vmap lpm C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumnsTestBench/vhdl_libs/lpm
# Modifying C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumns/simulation/modelsim/MixColumnsTb.mpf
# vmap sgate C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumnsTestBench/vhdl_libs/sgate
# Modifying C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumns/simulation/modelsim/MixColumnsTb.mpf
# vmap altera_mf C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumnsTestBench/vhdl_libs/altera_mf
# Modifying C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumns/simulation/modelsim/MixColumnsTb.mpf
# vmap altera_lnsim C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumnsTestBench/vhdl_libs/altera_lnsim
# Modifying C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumns/simulation/modelsim/MixColumnsTb.mpf
# vmap cyclonev C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumnsTestBench/vhdl_libs/cyclonev
# ** Error: Modifying C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumns/simulation/modelsim/MixColumnsTb.mpf
# ** Error: (vmap-20) Cannot access file "C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumnsTestBench/vhdl_libs/cyclonev".
# No such file or directory. (errno = ENOENT)
# Error in macro ./MixColumns_run_msim_rtl_vhdl.do line 7
# Modifying C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumns/simulation/modelsim/MixColumnsTb.mpf
# ** Error: (vmap-20) Cannot access file "C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumnsTestBench/vhdl_libs/cyclonev".
# No such file or directory. (errno = ENOENT)
#     while executing
# "error [FixExecError $msg]"
#     (procedure "vmap" line 6)
#     invoked from within
# "vmap cyclonev C:/Users/Mykho/Documents/repos/AES-Engine-Digital/MixColumnsTestBench/vhdl_libs/cyclonev"
add wave \
{sim:/mixcolumns/rawdata } \
{sim:/mixcolumns/encrypted } 
run 100
# ** Error: Encryption is wrong
#    Time: 10 ns  Iteration: 0  Instance: /mixcolumns_vhd_tst
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.mixcolumns(mixcolumns_architecture)#1
# Loading work.mixcolumns_vhd_tst(mixcolumns_arch)#1
force RawData <= x"d4bf5d30d4bf5d30d4bf5d30d4bf5d30"
# Value length (2) does not equal array index length (128).
# 
# ** Error: (vsim-4011) Invalid force value: <= x\"d4bf5d30d4bf5d30d4bf5d30d4bf5d30\".
# 
force rawdata 16#d4bf5d30d4bf5d30d4bf5d30d4bf5d30
run 100
# ** Error: Encryption is wrong
#    Time: 10 ns  Iteration: 0  Instance: /mixcolumns_vhd_tst
# Compile of MixColumns.vht was successful with warnings.
# Compile of MixColumns.vhd was successful.
# 2 compiles, 0 failed with no errors. 
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.mixcolumns(mixcolumns_architecture)#1
# Loading work.mixcolumns_vhd_tst(mixcolumns_arch)#1
force rawdata 16#d4bf5d30d4bf5d30d4bf5d30d4bf5d30
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.mixcolumns(mixcolumns_architecture)#1
# Loading work.mixcolumns_vhd_tst(mixcolumns_arch)#1
force rawdata 16#d4bf5d30d4bf5d30d4bf5d30d4bf5d30
run 100
# ** Error: Encryption is wrong
#    Time: 10 ns  Iteration: 0  Instance: /mixcolumns_vhd_tst
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.mixcolumns(mixcolumns_architecture)#1
# Loading work.mixcolumns_vhd_tst(mixcolumns_arch)#1
force rawdata 16#d4bf5d30d4bf5d30d4bf5d30d4bf5d30
run 100
# ** Error: Encryption is wrong
#    Time: 10 ns  Iteration: 0  Instance: /mixcolumns_vhd_tst
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.mixcolumns(mixcolumns_architecture)#1
# Loading work.mixcolumns_vhd_tst(mixcolumns_arch)#1
add wave \
{sim:/mixcolumns_vhd_tst/rawdata } \
{sim:/mixcolumns_vhd_tst/encrypted } 
run 100
# ** Error: Encryption is wrong
#    Time: 10 ns  Iteration: 0  Instance: /mixcolumns_vhd_tst
