<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="MIPS_Spartan6MimasV2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="antirebote_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="divisorCLK_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="mips.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="mips.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="mips.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="mips.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="mips.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="mips.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="mips.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mips_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mips_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_tb2_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_tb2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mips_tb2_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_tb2_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_tb_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mips_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="pc_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="prog_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="uart_rx_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="uart_tx_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1664392726" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1664392726">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1664393341" xil_pn:in_ck="-1785066611269485308" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1664393341">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MIPS_2020/JR_detect.vhd"/>
      <outfile xil_pn:name="MIPS_2020/alu.vhd"/>
      <outfile xil_pn:name="MIPS_2020/alu_control.vhd"/>
      <outfile xil_pn:name="MIPS_2020/alu_parcial.vhd"/>
      <outfile xil_pn:name="MIPS_2020/antirebote.vhd"/>
      <outfile xil_pn:name="MIPS_2020/barrel_shifter.vhd"/>
      <outfile xil_pn:name="MIPS_2020/control1.vhd"/>
      <outfile xil_pn:name="MIPS_2020/control_branch.vhd"/>
      <outfile xil_pn:name="MIPS_2020/control_prog.vhd"/>
      <outfile xil_pn:name="MIPS_2020/decodificador.vhd"/>
      <outfile xil_pn:name="MIPS_2020/divisorCLK.vhd"/>
      <outfile xil_pn:name="MIPS_2020/entrada.vhd"/>
      <outfile xil_pn:name="MIPS_2020/exten_signo_cero.vhd"/>
      <outfile xil_pn:name="MIPS_2020/general.vhd"/>
      <outfile xil_pn:name="MIPS_2020/lcd.vhd"/>
      <outfile xil_pn:name="MIPS_2020/md.vhd"/>
      <outfile xil_pn:name="MIPS_2020/md_io.vhd"/>
      <outfile xil_pn:name="MIPS_2020/mi.vhd"/>
      <outfile xil_pn:name="MIPS_2020/mips.vhd"/>
      <outfile xil_pn:name="MIPS_2020/mips_tb.vhd"/>
      <outfile xil_pn:name="MIPS_2020/mux32.vhd"/>
      <outfile xil_pn:name="MIPS_2020/mux32_4a1.vhd"/>
      <outfile xil_pn:name="MIPS_2020/mux5_4a1.vhd"/>
      <outfile xil_pn:name="MIPS_2020/pc.vhd"/>
      <outfile xil_pn:name="MIPS_2020/prog.vhd"/>
      <outfile xil_pn:name="MIPS_2020/reg.vhd"/>
      <outfile xil_pn:name="MIPS_2020/salida_par.vhd"/>
      <outfile xil_pn:name="MIPS_2020/shift_left.vhd"/>
      <outfile xil_pn:name="MIPS_2020/shift_left16.vhd"/>
      <outfile xil_pn:name="MIPS_2020/shift_left_j.vhd"/>
      <outfile xil_pn:name="MIPS_2020/suma_4.vhd"/>
      <outfile xil_pn:name="MIPS_2020/sumador32.vhd"/>
      <outfile xil_pn:name="MIPS_2020/uart_rx.vhd"/>
      <outfile xil_pn:name="MIPS_2020/uart_tx.vhd"/>
      <outfile xil_pn:name="mips_tb2.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1664393344" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8674301097305482570" xil_pn:start_ts="1664393344">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1664393344" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2587019094839829708" xil_pn:start_ts="1664393344">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1664392726" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4680085745256461019" xil_pn:start_ts="1664392726">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1664393344" xil_pn:in_ck="-1785066611269485308" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1664393344">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="MIPS_2020/JR_detect.vhd"/>
      <outfile xil_pn:name="MIPS_2020/alu.vhd"/>
      <outfile xil_pn:name="MIPS_2020/alu_control.vhd"/>
      <outfile xil_pn:name="MIPS_2020/alu_parcial.vhd"/>
      <outfile xil_pn:name="MIPS_2020/antirebote.vhd"/>
      <outfile xil_pn:name="MIPS_2020/barrel_shifter.vhd"/>
      <outfile xil_pn:name="MIPS_2020/control1.vhd"/>
      <outfile xil_pn:name="MIPS_2020/control_branch.vhd"/>
      <outfile xil_pn:name="MIPS_2020/control_prog.vhd"/>
      <outfile xil_pn:name="MIPS_2020/decodificador.vhd"/>
      <outfile xil_pn:name="MIPS_2020/divisorCLK.vhd"/>
      <outfile xil_pn:name="MIPS_2020/entrada.vhd"/>
      <outfile xil_pn:name="MIPS_2020/exten_signo_cero.vhd"/>
      <outfile xil_pn:name="MIPS_2020/general.vhd"/>
      <outfile xil_pn:name="MIPS_2020/lcd.vhd"/>
      <outfile xil_pn:name="MIPS_2020/md.vhd"/>
      <outfile xil_pn:name="MIPS_2020/md_io.vhd"/>
      <outfile xil_pn:name="MIPS_2020/mi.vhd"/>
      <outfile xil_pn:name="MIPS_2020/mips.vhd"/>
      <outfile xil_pn:name="MIPS_2020/mips_tb.vhd"/>
      <outfile xil_pn:name="MIPS_2020/mux32.vhd"/>
      <outfile xil_pn:name="MIPS_2020/mux32_4a1.vhd"/>
      <outfile xil_pn:name="MIPS_2020/mux5_4a1.vhd"/>
      <outfile xil_pn:name="MIPS_2020/pc.vhd"/>
      <outfile xil_pn:name="MIPS_2020/prog.vhd"/>
      <outfile xil_pn:name="MIPS_2020/reg.vhd"/>
      <outfile xil_pn:name="MIPS_2020/salida_par.vhd"/>
      <outfile xil_pn:name="MIPS_2020/shift_left.vhd"/>
      <outfile xil_pn:name="MIPS_2020/shift_left16.vhd"/>
      <outfile xil_pn:name="MIPS_2020/shift_left_j.vhd"/>
      <outfile xil_pn:name="MIPS_2020/suma_4.vhd"/>
      <outfile xil_pn:name="MIPS_2020/sumador32.vhd"/>
      <outfile xil_pn:name="MIPS_2020/uart_rx.vhd"/>
      <outfile xil_pn:name="MIPS_2020/uart_tx.vhd"/>
      <outfile xil_pn:name="mips_tb2.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1664393349" xil_pn:in_ck="-1785066611269485308" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2472941655319029044" xil_pn:start_ts="1664393344">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="mips_tb2_beh.prj"/>
      <outfile xil_pn:name="mips_tb2_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1664393409" xil_pn:in_ck="-60097431099240281" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6050065769571889241" xil_pn:start_ts="1664393409">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mips_tb2_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1664396044" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1664396044">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1664396044" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2554848325795106970" xil_pn:start_ts="1664396044">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1664396044" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4680085745256461019" xil_pn:start_ts="1664396044">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1664396044" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1664396044">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1664396044" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2074799071451258140" xil_pn:start_ts="1664396044">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1664396044" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745293037926" xil_pn:start_ts="1664396044">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1664396044" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3638102567902389467" xil_pn:start_ts="1664396044">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1664396245" xil_pn:in_ck="-686991264026424853" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="810277368466169204" xil_pn:start_ts="1664396222">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="mips.lso"/>
      <outfile xil_pn:name="mips.ngc"/>
      <outfile xil_pn:name="mips.ngr"/>
      <outfile xil_pn:name="mips.prj"/>
      <outfile xil_pn:name="mips.stx"/>
      <outfile xil_pn:name="mips.syr"/>
      <outfile xil_pn:name="mips.xst"/>
      <outfile xil_pn:name="mips_tb2_beh.prj"/>
      <outfile xil_pn:name="mips_tb2_stx_beh.prj"/>
      <outfile xil_pn:name="mips_tb_beh.prj"/>
      <outfile xil_pn:name="mips_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
