--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 5.877 ns
From           : data_in_4[1]
To             : crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[27]
From Clock     : --
To Clock       : Clk
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 12.113 ns
From           : crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[30]
To             : CRC_check_result
From Clock     : Clk
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -3.612 ns
From           : rdv
To             : CRC_FSM:CRC_FSM_inst|state_reg.WAIT_STATE
From Clock     : --
To Clock       : Clk
Failed Paths   : 0

Type           : Clock Setup: 'Clk'
Slack          : N/A
Required Time  : None
Actual Time    : 330.47 MHz ( period = 3.026 ns )
From           : CRC_FSM:CRC_FSM_inst|state_reg.RUN
To             : crc32x4r:crc32x4r_inst|crcreg32:crcreg32r|lpm_shiftreg:lpm_shiftreg_component|dffs[1]
From Clock     : Clk
To Clock       : Clk
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

