$date
	Sat Jul 15 14:48:22 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$var wire 1 ! zero $end
$var wire 32 " out [31:0] $end
$var reg 32 # a [31:0] $end
$var reg 4 $ aluctl [3:0] $end
$var reg 32 % b [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
bx #
bx "
x!
$end
#1
0!
b1110001000000000001000000001 "
b0 $
b1110001001000100001000000001 %
b1111001000000000011000000011 #
#3
1!
b0 "
b11110000111100001111000011110000 %
b1111000011110000111100001111 #
#5
0!
b10000000111100000000000000100001 "
b10000000111100000010010000100001 %
b10000000111100000100000000100001 #
#7
b10100000111110100111011000100001 "
b1 $
b10100000111110000011011000100001 %
b10100000111100100101001000100001 #
#9
b100010110110100111011100101101 "
b100010110110100011011100001001 %
b100111000000100100 #
#11
b1000001111010101000100001000010 "
b10 $
b10100000111110000011011000100001 %
b10100000111100100101001000100001 #
#13
b100010110111001010011100101101 "
b100010110110100011011100001001 %
b100111000000100100 #
#15
b1111000000110010001000010 "
b10000000111100000010010000100001 %
b10000000111100000100000000100001 #
#17
b11111111111110100001110000000000 "
b110 $
b10100000111110000011011000100001 %
b10100000111100100101001000100001 #
#19
b11011101001010000011100100011011 "
b100010110110100011011100001001 %
b100111000000100100 #
#21
b1110000000000 "
b10000000111100000010010000100001 %
b10000000111100000100000000100001 #
#23
b1 "
b111 $
b10100000111110000011011000100001 %
b10100000111100100101001000100001 #
#25
b100010110110100011011100001001 %
b100111000000100100 #
#27
1!
b0 "
b10000000111100000100000000100001 %
b10000000111100000100000000100001 #
#29
0!
b1011111000001011000100111011110 "
b1100 $
b10100000111110000011011000100001 %
b10100000111100100101001000100001 #
#31
b11011101001001011000100011010010 "
b100010110110100011011100001001 %
b100111000000100100 #
#33
b1111111000011111011111111011110 "
b10000000111100000100000000100001 %
b10000000111100000100000000100001 #
#34
