0.7
2020.2
Jul 28 2021
13:32:51
F:/XILINX/sv_library/rtl/axi4_master.sv,1644134546,verilog,,,,axi4_master,,,,,,,,
F:/XILINX/sv_library/rtl/skid_buffer.sv,1644133872,verilog,,,,Pipeline_Skid_Buffer,,,,,,,,
F:/XILINX/sv_library/sim/axi_4_master_tb.sv,1644134539,systemVerilog,F:/XILINX/sv_library/rtl/axi4_master.sv,,F:/XILINX/sv_library/rtl/axi4_master.sv,$unit_axi_4_master_tb_sv;tb_axi4_master,,,,,,,,
F:/XILINX/sv_library/sim/tb.sv,1644133872,systemVerilog,F:/XILINX/sv_library/rtl/skid_buffer.sv,,F:/XILINX/sv_library/rtl/skid_buffer.sv,$unit_tb_sv;tb_skid_buffer,,,,,,,,
