Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: alu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "alu.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "alu"
Output Format                      : NGC
Target Device                      : xc6slx150t-2-fgg676

---- Source Options
Top Module Name                    : alu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\thanotos\Documents\FPGA\ALU\alu_pkg.vhd" into library work
Parsing package <alu_pkg>.
Parsing package body <alu_pkg>.
Parsing VHDL file "C:\Users\thanotos\Documents\FPGA\ALU\alu.vhd" into library work
Parsing entity <alu>.
Parsing architecture <rtl> of entity <alu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <alu> (architecture <rtl>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <alu>.
    Related source file is "C:\Users\thanotos\Documents\FPGA\ALU\alu.vhd".
        W = 16
    Found 33-bit subtractor for signal <n0069> created at line 69.
    Found 33-bit subtractor for signal <n0071> created at line 79.
    Found 17-bit adder for signal <alu_core.ext_add> created at line 45.
    Found 17-bit adder for signal <alu_core.ext_inc> created at line 45.
    Found 63-bit adder for signal <n0074> created at line 88.
    Found 32-bit adder for signal <n0119> created at line 89.
    Found 32-bit adder for signal <n0076> created at line 89.
    Found 31-bit adder for signal <A[15]_GND_5_o_add_34_OUT> created at line 110.
    Found 32-bit adder for signal <n0082> created at line 109.
    Found 17-bit subtractor for signal <alu_core.ext_sub> created at line 77.
    Found 17-bit subtractor for signal <alu_core.ext_dec> created at line 77.
    Found 32-bit subtractor for signal <n0125> created at line 0.
    Found 16x16-bit multiplier for signal <n0059> created at line 92.
    Found 16x16-bit multiplier for signal <n0073[31:0]> created at line 103.
    Found 32x16-bit multiplier for signal <A[15]_A[15]_MuLt_32_OUT> created at line 106.
    Found 16-bit 25-to-1 multiplexer for signal <D> created at line 89.
    Summary:
	inferred   3 Multiplier(s).
	inferred  12 Adder/Subtractor(s).
	inferred   9 Multiplexer(s).
Unit <alu> synthesized.

Synthesizing Unit <div_64s_4s>.
    Related source file is "".
    Found 64-bit subtractor for signal <a[63]_unary_minus_1_OUT> created at line 0.
    Found 65-bit adder for signal <GND_8_o_BUS_0001_add_134_OUT[64:0]> created at line 0.
    Found 68-bit adder for signal <GND_8_o_b[3]_add_5_OUT> created at line 0.
    Found 67-bit adder for signal <GND_8_o_b[3]_add_7_OUT> created at line 0.
    Found 66-bit adder for signal <GND_8_o_b[3]_add_9_OUT> created at line 0.
    Found 65-bit adder for signal <GND_8_o_b[3]_add_11_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_b[3]_add_13_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_15_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_17_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_19_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_21_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_23_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_25_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_27_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_29_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_31_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_33_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_35_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_37_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_39_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_41_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_43_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_45_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_47_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_49_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_51_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_53_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_55_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_57_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_59_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_61_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_63_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_65_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_67_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_69_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_71_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_73_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_75_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_77_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_79_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_81_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_83_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_85_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_87_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_89_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_91_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_93_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_95_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_97_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_99_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_101_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_103_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_105_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_107_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_109_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_111_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_113_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_115_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_117_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_119_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_121_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_123_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_125_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_127_OUT[63:0]> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_129_OUT[63:0]> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_8_o_add_131_OUT[63:0]> created at line 0.
    Found 68-bit comparator greater for signal <BUS_0001_INV_4497_o> created at line 0
    Found 67-bit comparator greater for signal <BUS_0002_INV_4496_o> created at line 0
    Found 66-bit comparator greater for signal <BUS_0003_INV_4495_o> created at line 0
    Found 65-bit comparator greater for signal <BUS_0004_INV_4494_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0005_INV_4493_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0006_INV_4492_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0007_INV_4491_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0008_INV_4490_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0009_INV_4489_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0010_INV_4488_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0011_INV_4487_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0012_INV_4486_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0013_INV_4485_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0014_INV_4484_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0015_INV_4483_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0016_INV_4482_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0017_INV_4481_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0018_INV_4480_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0019_INV_4479_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0020_INV_4478_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0021_INV_4477_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0022_INV_4476_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0023_INV_4475_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0024_INV_4474_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0025_INV_4473_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0026_INV_4472_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0027_INV_4471_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0028_INV_4470_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0029_INV_4469_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0030_INV_4468_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0031_INV_4467_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0032_INV_4466_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0033_INV_4465_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0034_INV_4464_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0035_INV_4463_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0036_INV_4462_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0037_INV_4461_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0038_INV_4460_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0039_INV_4459_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0040_INV_4458_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0041_INV_4457_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0042_INV_4456_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0043_INV_4455_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0044_INV_4454_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0045_INV_4453_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0046_INV_4452_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0047_INV_4451_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0048_INV_4450_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0049_INV_4449_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0050_INV_4448_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0051_INV_4447_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0052_INV_4446_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0053_INV_4445_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0054_INV_4444_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0055_INV_4443_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0056_INV_4442_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0057_INV_4441_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0058_INV_4440_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0059_INV_4439_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0060_INV_4438_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0061_INV_4437_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0062_INV_4436_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0063_INV_4435_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0064_INV_4434_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0065_INV_4433_o> created at line 0
    Summary:
	inferred  66 Adder/Subtractor(s).
	inferred  65 Comparator(s).
	inferred 3909 Multiplexer(s).
Unit <div_64s_4s> synthesized.

Synthesizing Unit <div_64s_3s>.
    Related source file is "".
    Found 64-bit subtractor for signal <a[63]_unary_minus_1_OUT> created at line 0.
    Found 65-bit adder for signal <GND_11_o_BUS_0001_add_134_OUT[64:0]> created at line 0.
    Found 67-bit adder for signal <GND_11_o_b[2]_add_5_OUT> created at line 0.
    Found 66-bit adder for signal <GND_11_o_b[2]_add_7_OUT> created at line 0.
    Found 65-bit adder for signal <GND_11_o_b[2]_add_9_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_b[2]_add_11_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_13_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_15_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_17_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_19_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_21_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_23_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_25_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_27_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_29_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_31_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_33_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_35_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_37_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_39_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_41_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_43_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_45_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_47_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_49_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_51_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_53_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_55_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_57_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_59_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_61_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_63_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_65_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_67_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_69_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_71_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_73_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_75_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_77_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_79_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_81_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_83_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_85_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_87_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_89_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_91_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_93_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_95_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_97_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_99_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_101_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_103_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_105_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_107_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_109_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_111_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_113_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_115_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_117_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_119_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_121_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_123_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_125_OUT> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_127_OUT[63:0]> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_129_OUT[63:0]> created at line 0.
    Found 64-bit adder for signal <a[63]_GND_11_o_add_131_OUT[63:0]> created at line 0.
    Found 67-bit comparator greater for signal <BUS_0001_INV_8832_o> created at line 0
    Found 66-bit comparator greater for signal <BUS_0002_INV_8831_o> created at line 0
    Found 65-bit comparator greater for signal <BUS_0003_INV_8830_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0004_INV_8829_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0005_INV_8828_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0006_INV_8827_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0007_INV_8826_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0008_INV_8825_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0009_INV_8824_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0010_INV_8823_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0011_INV_8822_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0012_INV_8821_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0013_INV_8820_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0014_INV_8819_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0015_INV_8818_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0016_INV_8817_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0017_INV_8816_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0018_INV_8815_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0019_INV_8814_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0020_INV_8813_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0021_INV_8812_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0022_INV_8811_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0023_INV_8810_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0024_INV_8809_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0025_INV_8808_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0026_INV_8807_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0027_INV_8806_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0028_INV_8805_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0029_INV_8804_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0030_INV_8803_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0031_INV_8802_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0032_INV_8801_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0033_INV_8800_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0034_INV_8799_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0035_INV_8798_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0036_INV_8797_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0037_INV_8796_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0038_INV_8795_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0039_INV_8794_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0040_INV_8793_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0041_INV_8792_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0042_INV_8791_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0043_INV_8790_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0044_INV_8789_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0045_INV_8788_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0046_INV_8787_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0047_INV_8786_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0048_INV_8785_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0049_INV_8784_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0050_INV_8783_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0051_INV_8782_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0052_INV_8781_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0053_INV_8780_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0054_INV_8779_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0055_INV_8778_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0056_INV_8777_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0057_INV_8776_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0058_INV_8775_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0059_INV_8774_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0060_INV_8773_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0061_INV_8772_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0062_INV_8771_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0063_INV_8770_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0064_INV_8769_o> created at line 0
    Found 64-bit comparator greater for signal <BUS_0065_INV_8768_o> created at line 0
    Summary:
	inferred  66 Adder/Subtractor(s).
	inferred  65 Comparator(s).
	inferred 3909 Multiplexer(s).
Unit <div_64s_3s> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 3
 16x16-bit multiplier                                  : 2
 32x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 144
 17-bit adder                                          : 2
 17-bit subtractor                                     : 2
 31-bit adder                                          : 1
 32-bit adder                                          : 3
 32-bit subtractor                                     : 1
 33-bit subtractor                                     : 2
 63-bit adder                                          : 1
 64-bit adder                                          : 121
 64-bit subtractor                                     : 2
 65-bit adder                                          : 4
 66-bit adder                                          : 2
 67-bit adder                                          : 2
 68-bit adder                                          : 1
# Comparators                                          : 130
 64-bit comparator greater                             : 123
 65-bit comparator greater                             : 2
 66-bit comparator greater                             : 2
 67-bit comparator greater                             : 2
 68-bit comparator greater                             : 1
# Multiplexers                                         : 7827
 1-bit 2-to-1 multiplexer                              : 7816
 16-bit 25-to-1 multiplexer                            : 1
 64-bit 2-to-1 multiplexer                             : 8
 65-bit 2-to-1 multiplexer                             : 2
# Xors                                                 : 7
 1-bit xor2                                            : 6
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 3
 16x16-bit multiplier                                  : 2
 32x16-bit multiplier                                  : 1
# Adders/Subtractors                                   : 144
 17-bit adder                                          : 2
 17-bit subtractor                                     : 2
 31-bit adder                                          : 1
 32-bit adder                                          : 3
 32-bit subtractor                                     : 3
 63-bit adder                                          : 1
 64-bit adder                                          : 128
 64-bit subtractor                                     : 2
 65-bit adder                                          : 2
# Comparators                                          : 130
 64-bit comparator greater                             : 123
 65-bit comparator greater                             : 2
 66-bit comparator greater                             : 2
 67-bit comparator greater                             : 2
 68-bit comparator greater                             : 1
# Multiplexers                                         : 7827
 1-bit 2-to-1 multiplexer                              : 7816
 16-bit 25-to-1 multiplexer                            : 1
 64-bit 2-to-1 multiplexer                             : 8
 65-bit 2-to-1 multiplexer                             : 2
# Xors                                                 : 7
 1-bit xor2                                            : 6
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <alu> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block alu, actual ratio is 13.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : alu.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 18869
#      GND                         : 1
#      INV                         : 142
#      LUT1                        : 80
#      LUT2                        : 134
#      LUT3                        : 2435
#      LUT4                        : 193
#      LUT5                        : 5356
#      LUT6                        : 1522
#      MUXCY                       : 4886
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 4117
# IO Buffers                       : 57
#      IBUF                        : 37
#      OBUF                        : 20
# DSPs                             : 4
#      DSP48A1                     : 4

Device utilization summary:
---------------------------

Selected Device : 6slx150tfgg676-2 


Slice Logic Utilization: 
 Number of Slice LUTs:                 9862  out of  92152    10%  
    Number used as Logic:              9862  out of  92152    10%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   9862
   Number with an unused Flip Flop:    9862  out of   9862   100%  
   Number with an unused LUT:             0  out of   9862     0%  
   Number of fully used LUT-FF pairs:     0  out of   9862     0%  
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                          57
 Number of bonded IOBs:                  57  out of    396    14%  

Specific Feature Utilization:
 Number of DSP48A1s:                      4  out of    180     2%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 326.364ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 31685181439259731000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 / 20
-------------------------------------------------------------------------
Delay:               326.364ns (Levels of Logic = 509)
  Source:            A<15> (PAD)
  Destination:       FLAGS<3> (PAD)

  Data Path: A<15> to FLAGS<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           111   1.328   2.242  A_15_IBUF (A_15_IBUF)
     DSP48A1:B15->M16      3   3.894   0.765  Mmult_n0073[31:0] (n0073[31:0]<16>)
     DSP48A1:A16->P47     18   5.220   1.234  Mmult_A[15]_A[15]_MuLt_32_OUT (Mmult_A[15]_A[15]_MuLt_32_OUT_P47_to_Mmult_A[15]_A[15]_MuLt_32_OUT1)
     DSP48A1:C30->P30    529   3.141   2.463  Mmult_A[15]_A[15]_MuLt_32_OUT1 (A[15]_A[15]_MuLt_32_OUT<47>)
     INV:I->O              1   0.255   0.000  A[15]_GND_5_o_div_33/Msub_a[63]_unary_minus_1_OUT_lut<47>_INV_0 (A[15]_GND_5_o_div_33/Msub_a[63]_unary_minus_1_OUT_lut<47>)
     MUXCY:S->O            0   0.215   0.000  A[15]_GND_5_o_div_33/Msub_a[63]_unary_minus_1_OUT_cy<47> (A[15]_GND_5_o_div_33/Msub_a[63]_unary_minus_1_OUT_cy<47>)
     XORCY:CI->O          44   0.206   1.721  A[15]_GND_5_o_div_33/Msub_a[63]_unary_minus_1_OUT_xor<48> (A[15]_GND_5_o_div_33/a[63]_unary_minus_1_OUT<48>)
     LUT2:I1->O            1   0.254   0.000  A[15]_GND_5_o_div_33/Madd_a[63]_GND_11_o_add_29_OUT_lut<52> (A[15]_GND_5_o_div_33/Madd_a[63]_GND_11_o_add_29_OUT_lut<52>)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Madd_a[63]_GND_11_o_add_29_OUT_cy<52> (A[15]_GND_5_o_div_33/Madd_a[63]_GND_11_o_add_29_OUT_cy<52>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Madd_a[63]_GND_11_o_add_29_OUT_cy<53> (A[15]_GND_5_o_div_33/Madd_a[63]_GND_11_o_add_29_OUT_cy<53>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Madd_a[63]_GND_11_o_add_29_OUT_cy<54> (A[15]_GND_5_o_div_33/Madd_a[63]_GND_11_o_add_29_OUT_cy<54>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Madd_a[63]_GND_11_o_add_29_OUT_cy<55> (A[15]_GND_5_o_div_33/Madd_a[63]_GND_11_o_add_29_OUT_cy<55>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Madd_a[63]_GND_11_o_add_29_OUT_cy<56> (A[15]_GND_5_o_div_33/Madd_a[63]_GND_11_o_add_29_OUT_cy<56>)
     XORCY:CI->O           3   0.206   1.221  A[15]_GND_5_o_div_33/Madd_a[63]_GND_11_o_add_29_OUT_xor<57> (A[15]_GND_5_o_div_33/a[63]_GND_11_o_add_29_OUT<57>)
     LUT6:I0->O            1   0.254   0.958  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_5491_o1141 (A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_5491_o1141)
     LUT6:I2->O           55   0.254   1.860  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_5491_o1143 (A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_5491_o114)
     LUT2:I1->O            1   0.254   1.137  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_5491_o1111 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_5502_o)
     LUT6:I0->O            1   0.254   1.137  A[15]_GND_5_o_div_33/BUS_0016_INV_8817_o2111 (A[15]_GND_5_o_div_33/BUS_0016_INV_8817_o2111)
     LUT6:I0->O            7   0.254   1.340  A[15]_GND_5_o_div_33/BUS_0016_INV_8817_o2113 (A[15]_GND_5_o_div_33/BUS_0016_INV_8817_o211)
     LUT5:I0->O           40   0.254   1.654  A[15]_GND_5_o_div_33/BUS_0015_INV_8818_o21 (A[15]_GND_5_o_div_33/BUS_0015_INV_8818_o)
     LUT4:I3->O            3   0.254   1.196  A[15]_GND_5_o_div_33/BUS_0016_INV_8817_o2123 (A[15]_GND_5_o_div_33/BUS_0016_INV_8817_o212)
     LUT5:I0->O           47   0.254   2.047  A[15]_GND_5_o_div_33/BUS_0016_INV_8817_o21 (A[15]_GND_5_o_div_33/BUS_0016_INV_8817_o)
     LUT6:I2->O            1   0.254   1.112  A[15]_GND_5_o_div_33/BUS_0018_INV_8815_o241 (A[15]_GND_5_o_div_33/BUS_0018_INV_8815_o241)
     LUT6:I1->O            3   0.254   1.196  A[15]_GND_5_o_div_33/BUS_0018_INV_8815_o243 (A[15]_GND_5_o_div_33/BUS_0018_INV_8815_o24)
     LUT5:I0->O           37   0.254   2.059  A[15]_GND_5_o_div_33/BUS_0017_INV_8816_o21 (A[15]_GND_5_o_div_33/BUS_0017_INV_8816_o)
     LUT6:I0->O           57   0.254   2.305  A[15]_GND_5_o_div_33/BUS_0018_INV_8815_o25 (A[15]_GND_5_o_div_33/BUS_0018_INV_8815_o)
     LUT5:I0->O            4   0.254   1.234  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_5747_o1131 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_5760_o)
     LUT6:I1->O            1   0.254   1.112  A[15]_GND_5_o_div_33/BUS_0021_INV_8812_o3331 (A[15]_GND_5_o_div_33/BUS_0021_INV_8812_o333)
     LUT6:I1->O            5   0.254   1.296  A[15]_GND_5_o_div_33/BUS_0021_INV_8812_o3333 (A[15]_GND_5_o_div_33/BUS_0020_INV_8813_o23)
     LUT6:I0->O           25   0.254   1.833  A[15]_GND_5_o_div_33/BUS_0019_INV_8814_o23 (A[15]_GND_5_o_div_33/BUS_0019_INV_8814_o)
     LUT5:I0->O            3   0.254   0.766  A[15]_GND_5_o_div_33/BUS_0020_INV_8813_o26 (A[15]_GND_5_o_div_33/BUS_0020_INV_8813_o3)
     LUT6:I5->O           43   0.254   1.704  A[15]_GND_5_o_div_33/Mmux_n92494011 (A[15]_GND_5_o_div_33/Mmux_n9249401)
     LUT6:I5->O            5   0.254   1.117  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_5875_o1161 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_5891_o)
     LUT4:I0->O            1   0.254   1.112  A[15]_GND_5_o_div_33/BUS_0021_INV_8812_o31 (A[15]_GND_5_o_div_33/BUS_0021_INV_8812_o3)
     LUT5:I0->O           80   0.254   2.282  A[15]_GND_5_o_div_33/BUS_0021_INV_8812_o36 (A[15]_GND_5_o_div_33/BUS_0021_INV_8812_o)
     LUT3:I0->O            2   0.235   1.156  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_5939_o1181 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_5957_o)
     LUT5:I0->O            1   0.254   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0022_INV_8811_o_lut<0> (A[15]_GND_5_o_div_33/Mcompar_BUS_0022_INV_8811_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0022_INV_8811_o_cy<0> (A[15]_GND_5_o_div_33/Mcompar_BUS_0022_INV_8811_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0022_INV_8811_o_cy<1> (A[15]_GND_5_o_div_33/Mcompar_BUS_0022_INV_8811_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0022_INV_8811_o_cy<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0022_INV_8811_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0022_INV_8811_o_cy<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0022_INV_8811_o_cy<3>)
     MUXCY:CI->O          43   0.235   2.134  A[15]_GND_5_o_div_33/Mcompar_BUS_0022_INV_8811_o_cy<4> (A[15]_GND_5_o_div_33/Mcompar_BUS_0022_INV_8811_o_cy<4>)
     LUT5:I0->O            4   0.254   1.234  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_6003_o1161 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_6019_o)
     LUT5:I0->O            1   0.254   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0023_INV_8810_o_lut<1> (A[15]_GND_5_o_div_33/Mcompar_BUS_0023_INV_8810_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0023_INV_8810_o_cy<1> (A[15]_GND_5_o_div_33/Mcompar_BUS_0023_INV_8810_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0023_INV_8810_o_cy<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0023_INV_8810_o_cy<2>)
     MUXCY:CI->O          44   0.235   1.721  A[15]_GND_5_o_div_33/Mcompar_BUS_0023_INV_8810_o_cy<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0023_INV_8810_o_cy<3>)
     LUT3:I2->O            2   0.254   1.156  A[15]_GND_5_o_div_33/Mcompar_BUS_0023_INV_8810_o_cy<4> (A[15]_GND_5_o_div_33/Mcompar_BUS_0023_INV_8810_o_cy<4>)
     LUT5:I0->O            3   0.254   0.874  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_6067_o1211 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_6088_o)
     LUT5:I3->O            1   0.250   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0024_INV_8809_o_lut<0> (A[15]_GND_5_o_div_33/Mcompar_BUS_0024_INV_8809_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0024_INV_8809_o_cy<0> (A[15]_GND_5_o_div_33/Mcompar_BUS_0024_INV_8809_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0024_INV_8809_o_cy<1> (A[15]_GND_5_o_div_33/Mcompar_BUS_0024_INV_8809_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0024_INV_8809_o_cy<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0024_INV_8809_o_cy<2>)
     MUXCY:CI->O          46   0.235   1.754  A[15]_GND_5_o_div_33/Mcompar_BUS_0024_INV_8809_o_cy<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0024_INV_8809_o_cy<3>)
     LUT4:I3->O            6   0.254   1.306  A[15]_GND_5_o_div_33/Mcompar_BUS_0024_INV_8809_o_cy<4> (A[15]_GND_5_o_div_33/Mcompar_BUS_0024_INV_8809_o_cy<4>)
     LUT5:I0->O            5   0.254   0.949  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_6131_o1221 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_6153_o)
     LUT5:I3->O            1   0.250   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0025_INV_8808_o_lut<0> (A[15]_GND_5_o_div_33/Mcompar_BUS_0025_INV_8808_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0025_INV_8808_o_cy<0> (A[15]_GND_5_o_div_33/Mcompar_BUS_0025_INV_8808_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0025_INV_8808_o_cy<1> (A[15]_GND_5_o_div_33/Mcompar_BUS_0025_INV_8808_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0025_INV_8808_o_cy<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0025_INV_8808_o_cy<2>)
     MUXCY:CI->O           2   0.235   0.726  A[15]_GND_5_o_div_33/Mcompar_BUS_0025_INV_8808_o_cy<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0025_INV_8808_o_cy<3>)
     LUT5:I4->O           91   0.254   2.569  A[15]_GND_5_o_div_33/Mcompar_BUS_0025_INV_8808_o_cy<4> (A[15]_GND_5_o_div_33/Mcompar_BUS_0025_INV_8808_o_cy<4>)
     LUT5:I0->O            6   0.254   1.152  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_6195_o1181 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_6213_o)
     LUT5:I1->O            1   0.254   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0026_INV_8807_o_lut<1> (A[15]_GND_5_o_div_33/Mcompar_BUS_0026_INV_8807_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0026_INV_8807_o_cy<1> (A[15]_GND_5_o_div_33/Mcompar_BUS_0026_INV_8807_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0026_INV_8807_o_cy<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0026_INV_8807_o_cy<2>)
     MUXCY:CI->O           2   0.235   0.726  A[15]_GND_5_o_div_33/Mcompar_BUS_0026_INV_8807_o_cy<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0026_INV_8807_o_cy<3>)
     LUT6:I5->O           93   0.254   2.585  A[15]_GND_5_o_div_33/Mcompar_BUS_0026_INV_8807_o_cy<4> (A[15]_GND_5_o_div_33/Mcompar_BUS_0026_INV_8807_o_cy<4>)
     LUT5:I0->O            2   0.254   1.156  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_6259_o1151 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_6274_o)
     LUT5:I0->O            1   0.254   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0027_INV_8806_o_lut<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0027_INV_8806_o_lut<2>)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0027_INV_8806_o_cy<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0027_INV_8806_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0027_INV_8806_o_cy<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0027_INV_8806_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0027_INV_8806_o_cy<4> (A[15]_GND_5_o_div_33/Mcompar_BUS_0027_INV_8806_o_cy<4>)
     MUXCY:CI->O          57   0.235   2.305  A[15]_GND_5_o_div_33/Mcompar_BUS_0027_INV_8806_o_cy<5> (A[15]_GND_5_o_div_33/Mcompar_BUS_0027_INV_8806_o_cy<5>)
     LUT5:I0->O            4   0.254   1.234  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_6323_o1161 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_6339_o)
     LUT5:I0->O            1   0.254   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0028_INV_8805_o_lut<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0028_INV_8805_o_lut<2>)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0028_INV_8805_o_cy<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0028_INV_8805_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0028_INV_8805_o_cy<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0028_INV_8805_o_cy<3>)
     MUXCY:CI->O          54   0.235   1.852  A[15]_GND_5_o_div_33/Mcompar_BUS_0028_INV_8805_o_cy<4> (A[15]_GND_5_o_div_33/Mcompar_BUS_0028_INV_8805_o_cy<4>)
     LUT3:I2->O            2   0.254   1.156  A[15]_GND_5_o_div_33/Mcompar_BUS_0028_INV_8805_o_cy<5> (A[15]_GND_5_o_div_33/Mcompar_BUS_0028_INV_8805_o_cy<5>)
     LUT5:I0->O            3   0.254   0.874  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_6387_o1261 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_6413_o)
     LUT5:I3->O            1   0.250   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0029_INV_8804_o_lut<0> (A[15]_GND_5_o_div_33/Mcompar_BUS_0029_INV_8804_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0029_INV_8804_o_cy<0> (A[15]_GND_5_o_div_33/Mcompar_BUS_0029_INV_8804_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0029_INV_8804_o_cy<1> (A[15]_GND_5_o_div_33/Mcompar_BUS_0029_INV_8804_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0029_INV_8804_o_cy<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0029_INV_8804_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0029_INV_8804_o_cy<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0029_INV_8804_o_cy<3>)
     MUXCY:CI->O          56   0.235   1.868  A[15]_GND_5_o_div_33/Mcompar_BUS_0029_INV_8804_o_cy<4> (A[15]_GND_5_o_div_33/Mcompar_BUS_0029_INV_8804_o_cy<4>)
     LUT4:I3->O           38   0.254   2.050  A[15]_GND_5_o_div_33/Mcompar_BUS_0029_INV_8804_o_cy<5> (A[15]_GND_5_o_div_33/Mcompar_BUS_0029_INV_8804_o_cy<5>)
     LUT5:I0->O            5   0.254   0.949  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_6451_o1271 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_6478_o)
     LUT5:I3->O            1   0.250   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0030_INV_8803_o_lut<0> (A[15]_GND_5_o_div_33/Mcompar_BUS_0030_INV_8803_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0030_INV_8803_o_cy<0> (A[15]_GND_5_o_div_33/Mcompar_BUS_0030_INV_8803_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0030_INV_8803_o_cy<1> (A[15]_GND_5_o_div_33/Mcompar_BUS_0030_INV_8803_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0030_INV_8803_o_cy<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0030_INV_8803_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0030_INV_8803_o_cy<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0030_INV_8803_o_cy<3>)
     MUXCY:CI->O           2   0.235   0.726  A[15]_GND_5_o_div_33/Mcompar_BUS_0030_INV_8803_o_cy<4> (A[15]_GND_5_o_div_33/Mcompar_BUS_0030_INV_8803_o_cy<4>)
     LUT5:I4->O           79   0.254   2.476  A[15]_GND_5_o_div_33/Mcompar_BUS_0030_INV_8803_o_cy<5> (A[15]_GND_5_o_div_33/Mcompar_BUS_0030_INV_8803_o_cy<5>)
     LUT5:I0->O            6   0.254   1.306  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_6515_o1141 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_6529_o)
     LUT5:I0->O            1   0.254   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0031_INV_8802_o_lut<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0031_INV_8802_o_lut<3>)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0031_INV_8802_o_cy<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0031_INV_8802_o_cy<3>)
     MUXCY:CI->O           2   0.235   0.726  A[15]_GND_5_o_div_33/Mcompar_BUS_0031_INV_8802_o_cy<4> (A[15]_GND_5_o_div_33/Mcompar_BUS_0031_INV_8802_o_cy<4>)
     LUT6:I5->O          109   0.254   2.667  A[15]_GND_5_o_div_33/Mcompar_BUS_0031_INV_8802_o_cy<5> (A[15]_GND_5_o_div_33/Mcompar_BUS_0031_INV_8802_o_cy<5>)
     LUT5:I0->O            4   0.254   1.234  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_6579_o1201 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_6599_o)
     LUT5:I0->O            1   0.254   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0032_INV_8801_o_lut<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0032_INV_8801_o_lut<2>)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0032_INV_8801_o_cy<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0032_INV_8801_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0032_INV_8801_o_cy<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0032_INV_8801_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0032_INV_8801_o_cy<4> (A[15]_GND_5_o_div_33/Mcompar_BUS_0032_INV_8801_o_cy<4>)
     MUXCY:CI->O           2   0.235   0.834  A[15]_GND_5_o_div_33/Mcompar_BUS_0032_INV_8801_o_cy<5> (A[15]_GND_5_o_div_33/Mcompar_BUS_0032_INV_8801_o_cy<5>)
     LUT6:I4->O           62   0.250   2.344  A[15]_GND_5_o_div_33/Mcompar_BUS_0032_INV_8801_o_cy<6> (A[15]_GND_5_o_div_33/Mcompar_BUS_0032_INV_8801_o_cy<6>)
     LUT5:I0->O            4   0.254   1.234  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_6643_o1211 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_6664_o)
     LUT5:I0->O            1   0.254   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0033_INV_8800_o_lut<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0033_INV_8800_o_lut<2>)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0033_INV_8800_o_cy<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0033_INV_8800_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0033_INV_8800_o_cy<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0033_INV_8800_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0033_INV_8800_o_cy<4> (A[15]_GND_5_o_div_33/Mcompar_BUS_0033_INV_8800_o_cy<4>)
     MUXCY:CI->O          64   0.235   1.930  A[15]_GND_5_o_div_33/Mcompar_BUS_0033_INV_8800_o_cy<5> (A[15]_GND_5_o_div_33/Mcompar_BUS_0033_INV_8800_o_cy<5>)
     LUT3:I2->O            2   0.254   1.156  A[15]_GND_5_o_div_33/Mcompar_BUS_0033_INV_8800_o_cy<6> (A[15]_GND_5_o_div_33/Mcompar_BUS_0033_INV_8800_o_cy<6>)
     LUT5:I0->O            3   0.254   0.874  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_6707_o1311 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_6738_o)
     LUT5:I3->O            1   0.250   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0034_INV_8799_o_lut<0> (A[15]_GND_5_o_div_33/Mcompar_BUS_0034_INV_8799_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0034_INV_8799_o_cy<0> (A[15]_GND_5_o_div_33/Mcompar_BUS_0034_INV_8799_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0034_INV_8799_o_cy<1> (A[15]_GND_5_o_div_33/Mcompar_BUS_0034_INV_8799_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0034_INV_8799_o_cy<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0034_INV_8799_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0034_INV_8799_o_cy<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0034_INV_8799_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0034_INV_8799_o_cy<4> (A[15]_GND_5_o_div_33/Mcompar_BUS_0034_INV_8799_o_cy<4>)
     MUXCY:CI->O          66   0.235   1.945  A[15]_GND_5_o_div_33/Mcompar_BUS_0034_INV_8799_o_cy<5> (A[15]_GND_5_o_div_33/Mcompar_BUS_0034_INV_8799_o_cy<5>)
     LUT4:I3->O           24   0.254   1.810  A[15]_GND_5_o_div_33/Mcompar_BUS_0034_INV_8799_o_cy<6> (A[15]_GND_5_o_div_33/Mcompar_BUS_0034_INV_8799_o_cy<6>)
     LUT5:I0->O            5   0.254   0.949  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_6771_o1321 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_6803_o)
     LUT5:I3->O            1   0.250   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0035_INV_8798_o_lut<0> (A[15]_GND_5_o_div_33/Mcompar_BUS_0035_INV_8798_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0035_INV_8798_o_cy<0> (A[15]_GND_5_o_div_33/Mcompar_BUS_0035_INV_8798_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0035_INV_8798_o_cy<1> (A[15]_GND_5_o_div_33/Mcompar_BUS_0035_INV_8798_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0035_INV_8798_o_cy<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0035_INV_8798_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0035_INV_8798_o_cy<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0035_INV_8798_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0035_INV_8798_o_cy<4> (A[15]_GND_5_o_div_33/Mcompar_BUS_0035_INV_8798_o_cy<4>)
     MUXCY:CI->O           2   0.235   0.726  A[15]_GND_5_o_div_33/Mcompar_BUS_0035_INV_8798_o_cy<5> (A[15]_GND_5_o_div_33/Mcompar_BUS_0035_INV_8798_o_cy<5>)
     LUT5:I4->O          114   0.254   2.682  A[15]_GND_5_o_div_33/Mcompar_BUS_0035_INV_8798_o_cy<6> (A[15]_GND_5_o_div_33/Mcompar_BUS_0035_INV_8798_o_cy<6>)
     LUT5:I0->O            6   0.254   1.306  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_6835_o1241 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_6859_o)
     LUT5:I0->O            1   0.254   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0036_INV_8797_o_lut<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0036_INV_8797_o_lut<2>)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0036_INV_8797_o_cy<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0036_INV_8797_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0036_INV_8797_o_cy<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0036_INV_8797_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0036_INV_8797_o_cy<4> (A[15]_GND_5_o_div_33/Mcompar_BUS_0036_INV_8797_o_cy<4>)
     MUXCY:CI->O           2   0.235   0.726  A[15]_GND_5_o_div_33/Mcompar_BUS_0036_INV_8797_o_cy<5> (A[15]_GND_5_o_div_33/Mcompar_BUS_0036_INV_8797_o_cy<5>)
     LUT6:I5->O          102   0.254   2.645  A[15]_GND_5_o_div_33/Mcompar_BUS_0036_INV_8797_o_cy<6> (A[15]_GND_5_o_div_33/Mcompar_BUS_0036_INV_8797_o_cy<6>)
     LUT5:I0->O            8   0.254   1.374  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_6899_o1110 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_6900_o)
     LUT5:I0->O            0   0.254   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0037_INV_8796_o_lutdi6 (A[15]_GND_5_o_div_33/Mcompar_BUS_0037_INV_8796_o_lutdi6)
     MUXCY:DI->O           2   0.393   0.834  A[15]_GND_5_o_div_33/Mcompar_BUS_0037_INV_8796_o_cy<6> (A[15]_GND_5_o_div_33/Mcompar_BUS_0037_INV_8796_o_cy<6>)
     LUT6:I4->O           77   0.250   2.461  A[15]_GND_5_o_div_33/Mcompar_BUS_0037_INV_8796_o_cy<7> (A[15]_GND_5_o_div_33/Mcompar_BUS_0037_INV_8796_o_cy<7>)
     LUT5:I0->O            4   0.254   1.234  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_6963_o1261 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_6989_o)
     LUT5:I0->O            1   0.254   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0038_INV_8795_o_lut<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0038_INV_8795_o_lut<2>)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0038_INV_8795_o_cy<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0038_INV_8795_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0038_INV_8795_o_cy<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0038_INV_8795_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0038_INV_8795_o_cy<4> (A[15]_GND_5_o_div_33/Mcompar_BUS_0038_INV_8795_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0038_INV_8795_o_cy<5> (A[15]_GND_5_o_div_33/Mcompar_BUS_0038_INV_8795_o_cy<5>)
     MUXCY:CI->O          75   0.235   2.015  A[15]_GND_5_o_div_33/Mcompar_BUS_0038_INV_8795_o_cy<6> (A[15]_GND_5_o_div_33/Mcompar_BUS_0038_INV_8795_o_cy<6>)
     LUT3:I2->O            2   0.254   1.156  A[15]_GND_5_o_div_33/Mcompar_BUS_0038_INV_8795_o_cy<7> (A[15]_GND_5_o_div_33/Mcompar_BUS_0038_INV_8795_o_cy<7>)
     LUT5:I0->O            3   0.254   0.874  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_7027_o1361 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_7063_o)
     LUT5:I3->O            1   0.250   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0039_INV_8794_o_lut<0> (A[15]_GND_5_o_div_33/Mcompar_BUS_0039_INV_8794_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0039_INV_8794_o_cy<0> (A[15]_GND_5_o_div_33/Mcompar_BUS_0039_INV_8794_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0039_INV_8794_o_cy<1> (A[15]_GND_5_o_div_33/Mcompar_BUS_0039_INV_8794_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0039_INV_8794_o_cy<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0039_INV_8794_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0039_INV_8794_o_cy<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0039_INV_8794_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0039_INV_8794_o_cy<4> (A[15]_GND_5_o_div_33/Mcompar_BUS_0039_INV_8794_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0039_INV_8794_o_cy<5> (A[15]_GND_5_o_div_33/Mcompar_BUS_0039_INV_8794_o_cy<5>)
     MUXCY:CI->O          77   0.235   2.031  A[15]_GND_5_o_div_33/Mcompar_BUS_0039_INV_8794_o_cy<6> (A[15]_GND_5_o_div_33/Mcompar_BUS_0039_INV_8794_o_cy<6>)
     LUT4:I3->O           20   0.254   1.716  A[15]_GND_5_o_div_33/Mcompar_BUS_0039_INV_8794_o_cy<7> (A[15]_GND_5_o_div_33/Mcompar_BUS_0039_INV_8794_o_cy<7>)
     LUT5:I0->O            5   0.254   0.949  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_7091_o1371 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_7128_o)
     LUT5:I3->O            1   0.250   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0040_INV_8793_o_lut<0> (A[15]_GND_5_o_div_33/Mcompar_BUS_0040_INV_8793_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0040_INV_8793_o_cy<0> (A[15]_GND_5_o_div_33/Mcompar_BUS_0040_INV_8793_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0040_INV_8793_o_cy<1> (A[15]_GND_5_o_div_33/Mcompar_BUS_0040_INV_8793_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0040_INV_8793_o_cy<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0040_INV_8793_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0040_INV_8793_o_cy<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0040_INV_8793_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0040_INV_8793_o_cy<4> (A[15]_GND_5_o_div_33/Mcompar_BUS_0040_INV_8793_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0040_INV_8793_o_cy<5> (A[15]_GND_5_o_div_33/Mcompar_BUS_0040_INV_8793_o_cy<5>)
     MUXCY:CI->O           2   0.235   0.726  A[15]_GND_5_o_div_33/Mcompar_BUS_0040_INV_8793_o_cy<6> (A[15]_GND_5_o_div_33/Mcompar_BUS_0040_INV_8793_o_cy<6>)
     LUT5:I4->O          138   0.254   2.756  A[15]_GND_5_o_div_33/Mcompar_BUS_0040_INV_8793_o_cy<7> (A[15]_GND_5_o_div_33/Mcompar_BUS_0040_INV_8793_o_cy<7>)
     LUT5:I0->O            6   0.254   1.306  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_7155_o1291 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_7184_o)
     LUT5:I0->O            1   0.254   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0041_INV_8792_o_lut<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0041_INV_8792_o_lut<2>)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0041_INV_8792_o_cy<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0041_INV_8792_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0041_INV_8792_o_cy<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0041_INV_8792_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0041_INV_8792_o_cy<4> (A[15]_GND_5_o_div_33/Mcompar_BUS_0041_INV_8792_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0041_INV_8792_o_cy<5> (A[15]_GND_5_o_div_33/Mcompar_BUS_0041_INV_8792_o_cy<5>)
     MUXCY:CI->O           2   0.235   0.726  A[15]_GND_5_o_div_33/Mcompar_BUS_0041_INV_8792_o_cy<6> (A[15]_GND_5_o_div_33/Mcompar_BUS_0041_INV_8792_o_cy<6>)
     LUT6:I5->O          130   0.254   2.731  A[15]_GND_5_o_div_33/Mcompar_BUS_0041_INV_8792_o_cy<7> (A[15]_GND_5_o_div_33/Mcompar_BUS_0041_INV_8792_o_cy<7>)
     LUT5:I0->O            4   0.254   1.234  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_7219_o1301 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_7249_o)
     LUT5:I0->O            1   0.254   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0042_INV_8791_o_lut<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0042_INV_8791_o_lut<2>)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0042_INV_8791_o_cy<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0042_INV_8791_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0042_INV_8791_o_cy<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0042_INV_8791_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0042_INV_8791_o_cy<4> (A[15]_GND_5_o_div_33/Mcompar_BUS_0042_INV_8791_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0042_INV_8791_o_cy<5> (A[15]_GND_5_o_div_33/Mcompar_BUS_0042_INV_8791_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0042_INV_8791_o_cy<6> (A[15]_GND_5_o_div_33/Mcompar_BUS_0042_INV_8791_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0042_INV_8791_o_cy<7> (A[15]_GND_5_o_div_33/Mcompar_BUS_0042_INV_8791_o_cy<7>)
     MUXCY:CI->O          88   0.235   2.546  A[15]_GND_5_o_div_33/Mcompar_BUS_0042_INV_8791_o_cy<8> (A[15]_GND_5_o_div_33/Mcompar_BUS_0042_INV_8791_o_cy<8>)
     LUT5:I0->O            4   0.254   1.234  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_7283_o1311 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_7314_o)
     LUT5:I0->O            1   0.254   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0043_INV_8790_o_lut<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0043_INV_8790_o_lut<2>)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0043_INV_8790_o_cy<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0043_INV_8790_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0043_INV_8790_o_cy<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0043_INV_8790_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0043_INV_8790_o_cy<4> (A[15]_GND_5_o_div_33/Mcompar_BUS_0043_INV_8790_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0043_INV_8790_o_cy<5> (A[15]_GND_5_o_div_33/Mcompar_BUS_0043_INV_8790_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0043_INV_8790_o_cy<6> (A[15]_GND_5_o_div_33/Mcompar_BUS_0043_INV_8790_o_cy<6>)
     MUXCY:CI->O          85   0.235   2.093  A[15]_GND_5_o_div_33/Mcompar_BUS_0043_INV_8790_o_cy<7> (A[15]_GND_5_o_div_33/Mcompar_BUS_0043_INV_8790_o_cy<7>)
     LUT3:I2->O            2   0.254   1.156  A[15]_GND_5_o_div_33/Mcompar_BUS_0043_INV_8790_o_cy<8> (A[15]_GND_5_o_div_33/Mcompar_BUS_0043_INV_8790_o_cy<8>)
     LUT5:I0->O            5   0.254   0.949  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_7347_o1411 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_7388_o)
     LUT5:I3->O            1   0.250   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0044_INV_8789_o_lut<0> (A[15]_GND_5_o_div_33/Mcompar_BUS_0044_INV_8789_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0044_INV_8789_o_cy<0> (A[15]_GND_5_o_div_33/Mcompar_BUS_0044_INV_8789_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0044_INV_8789_o_cy<1> (A[15]_GND_5_o_div_33/Mcompar_BUS_0044_INV_8789_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0044_INV_8789_o_cy<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0044_INV_8789_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0044_INV_8789_o_cy<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0044_INV_8789_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0044_INV_8789_o_cy<4> (A[15]_GND_5_o_div_33/Mcompar_BUS_0044_INV_8789_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0044_INV_8789_o_cy<5> (A[15]_GND_5_o_div_33/Mcompar_BUS_0044_INV_8789_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0044_INV_8789_o_cy<6> (A[15]_GND_5_o_div_33/Mcompar_BUS_0044_INV_8789_o_cy<6>)
     MUXCY:CI->O          87   0.235   2.108  A[15]_GND_5_o_div_33/Mcompar_BUS_0044_INV_8789_o_cy<7> (A[15]_GND_5_o_div_33/Mcompar_BUS_0044_INV_8789_o_cy<7>)
     LUT4:I3->O           44   0.254   2.151  A[15]_GND_5_o_div_33/Mcompar_BUS_0044_INV_8789_o_cy<8> (A[15]_GND_5_o_div_33/Mcompar_BUS_0044_INV_8789_o_cy<8>)
     LUT5:I0->O            5   0.254   0.949  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_7411_o1421 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_7453_o)
     LUT5:I3->O            1   0.250   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0045_INV_8788_o_lut<0> (A[15]_GND_5_o_div_33/Mcompar_BUS_0045_INV_8788_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0045_INV_8788_o_cy<0> (A[15]_GND_5_o_div_33/Mcompar_BUS_0045_INV_8788_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0045_INV_8788_o_cy<1> (A[15]_GND_5_o_div_33/Mcompar_BUS_0045_INV_8788_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0045_INV_8788_o_cy<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0045_INV_8788_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0045_INV_8788_o_cy<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0045_INV_8788_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0045_INV_8788_o_cy<4> (A[15]_GND_5_o_div_33/Mcompar_BUS_0045_INV_8788_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0045_INV_8788_o_cy<5> (A[15]_GND_5_o_div_33/Mcompar_BUS_0045_INV_8788_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0045_INV_8788_o_cy<6> (A[15]_GND_5_o_div_33/Mcompar_BUS_0045_INV_8788_o_cy<6>)
     MUXCY:CI->O           2   0.235   0.726  A[15]_GND_5_o_div_33/Mcompar_BUS_0045_INV_8788_o_cy<7> (A[15]_GND_5_o_div_33/Mcompar_BUS_0045_INV_8788_o_cy<7>)
     LUT5:I4->O          134   0.254   2.744  A[15]_GND_5_o_div_33/Mcompar_BUS_0045_INV_8788_o_cy<8> (A[15]_GND_5_o_div_33/Mcompar_BUS_0045_INV_8788_o_cy<8>)
     LUT5:I0->O            6   0.254   1.306  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_7475_o1341 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_7509_o)
     LUT5:I0->O            1   0.254   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0046_INV_8787_o_lut<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0046_INV_8787_o_lut<2>)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0046_INV_8787_o_cy<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0046_INV_8787_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0046_INV_8787_o_cy<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0046_INV_8787_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0046_INV_8787_o_cy<4> (A[15]_GND_5_o_div_33/Mcompar_BUS_0046_INV_8787_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0046_INV_8787_o_cy<5> (A[15]_GND_5_o_div_33/Mcompar_BUS_0046_INV_8787_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0046_INV_8787_o_cy<6> (A[15]_GND_5_o_div_33/Mcompar_BUS_0046_INV_8787_o_cy<6>)
     MUXCY:CI->O           2   0.235   0.726  A[15]_GND_5_o_div_33/Mcompar_BUS_0046_INV_8787_o_cy<7> (A[15]_GND_5_o_div_33/Mcompar_BUS_0046_INV_8787_o_cy<7>)
     LUT6:I5->O          144   0.254   2.775  A[15]_GND_5_o_div_33/Mcompar_BUS_0046_INV_8787_o_cy<8> (A[15]_GND_5_o_div_33/Mcompar_BUS_0046_INV_8787_o_cy<8>)
     LUT5:I0->O            4   0.254   1.234  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_7539_o1351 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_7574_o)
     LUT5:I0->O            1   0.254   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0047_INV_8786_o_lut<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0047_INV_8786_o_lut<2>)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0047_INV_8786_o_cy<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0047_INV_8786_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0047_INV_8786_o_cy<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0047_INV_8786_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0047_INV_8786_o_cy<4> (A[15]_GND_5_o_div_33/Mcompar_BUS_0047_INV_8786_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0047_INV_8786_o_cy<5> (A[15]_GND_5_o_div_33/Mcompar_BUS_0047_INV_8786_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0047_INV_8786_o_cy<6> (A[15]_GND_5_o_div_33/Mcompar_BUS_0047_INV_8786_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0047_INV_8786_o_cy<7> (A[15]_GND_5_o_div_33/Mcompar_BUS_0047_INV_8786_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0047_INV_8786_o_cy<8> (A[15]_GND_5_o_div_33/Mcompar_BUS_0047_INV_8786_o_cy<8>)
     MUXCY:CI->O          98   0.235   2.623  A[15]_GND_5_o_div_33/Mcompar_BUS_0047_INV_8786_o_cy<9> (A[15]_GND_5_o_div_33/Mcompar_BUS_0047_INV_8786_o_cy<9>)
     LUT5:I0->O            4   0.254   1.234  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_7603_o1411 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_7644_o)
     LUT5:I0->O            1   0.254   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0048_INV_8785_o_lut<1> (A[15]_GND_5_o_div_33/Mcompar_BUS_0048_INV_8785_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0048_INV_8785_o_cy<1> (A[15]_GND_5_o_div_33/Mcompar_BUS_0048_INV_8785_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0048_INV_8785_o_cy<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0048_INV_8785_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0048_INV_8785_o_cy<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0048_INV_8785_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0048_INV_8785_o_cy<4> (A[15]_GND_5_o_div_33/Mcompar_BUS_0048_INV_8785_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0048_INV_8785_o_cy<5> (A[15]_GND_5_o_div_33/Mcompar_BUS_0048_INV_8785_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0048_INV_8785_o_cy<6> (A[15]_GND_5_o_div_33/Mcompar_BUS_0048_INV_8785_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0048_INV_8785_o_cy<7> (A[15]_GND_5_o_div_33/Mcompar_BUS_0048_INV_8785_o_cy<7>)
     MUXCY:CI->O          95   0.235   2.170  A[15]_GND_5_o_div_33/Mcompar_BUS_0048_INV_8785_o_cy<8> (A[15]_GND_5_o_div_33/Mcompar_BUS_0048_INV_8785_o_cy<8>)
     LUT3:I2->O            2   0.254   1.156  A[15]_GND_5_o_div_33/Mcompar_BUS_0048_INV_8785_o_cy<9> (A[15]_GND_5_o_div_33/Mcompar_BUS_0048_INV_8785_o_cy<9>)
     LUT5:I0->O            5   0.254   0.949  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_7667_o1461 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_7713_o)
     LUT5:I3->O            1   0.250   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0049_INV_8784_o_lut<0> (A[15]_GND_5_o_div_33/Mcompar_BUS_0049_INV_8784_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0049_INV_8784_o_cy<0> (A[15]_GND_5_o_div_33/Mcompar_BUS_0049_INV_8784_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0049_INV_8784_o_cy<1> (A[15]_GND_5_o_div_33/Mcompar_BUS_0049_INV_8784_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0049_INV_8784_o_cy<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0049_INV_8784_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0049_INV_8784_o_cy<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0049_INV_8784_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0049_INV_8784_o_cy<4> (A[15]_GND_5_o_div_33/Mcompar_BUS_0049_INV_8784_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0049_INV_8784_o_cy<5> (A[15]_GND_5_o_div_33/Mcompar_BUS_0049_INV_8784_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0049_INV_8784_o_cy<6> (A[15]_GND_5_o_div_33/Mcompar_BUS_0049_INV_8784_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0049_INV_8784_o_cy<7> (A[15]_GND_5_o_div_33/Mcompar_BUS_0049_INV_8784_o_cy<7>)
     MUXCY:CI->O          97   0.235   2.186  A[15]_GND_5_o_div_33/Mcompar_BUS_0049_INV_8784_o_cy<8> (A[15]_GND_5_o_div_33/Mcompar_BUS_0049_INV_8784_o_cy<8>)
     LUT4:I3->O           28   0.254   1.883  A[15]_GND_5_o_div_33/Mcompar_BUS_0049_INV_8784_o_cy<9> (A[15]_GND_5_o_div_33/Mcompar_BUS_0049_INV_8784_o_cy<9>)
     LUT5:I0->O            5   0.254   0.949  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_7731_o1471 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_7778_o)
     LUT5:I3->O            1   0.250   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0050_INV_8783_o_lut<0> (A[15]_GND_5_o_div_33/Mcompar_BUS_0050_INV_8783_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0050_INV_8783_o_cy<0> (A[15]_GND_5_o_div_33/Mcompar_BUS_0050_INV_8783_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0050_INV_8783_o_cy<1> (A[15]_GND_5_o_div_33/Mcompar_BUS_0050_INV_8783_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0050_INV_8783_o_cy<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0050_INV_8783_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0050_INV_8783_o_cy<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0050_INV_8783_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0050_INV_8783_o_cy<4> (A[15]_GND_5_o_div_33/Mcompar_BUS_0050_INV_8783_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0050_INV_8783_o_cy<5> (A[15]_GND_5_o_div_33/Mcompar_BUS_0050_INV_8783_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0050_INV_8783_o_cy<6> (A[15]_GND_5_o_div_33/Mcompar_BUS_0050_INV_8783_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0050_INV_8783_o_cy<7> (A[15]_GND_5_o_div_33/Mcompar_BUS_0050_INV_8783_o_cy<7>)
     MUXCY:CI->O           2   0.235   0.726  A[15]_GND_5_o_div_33/Mcompar_BUS_0050_INV_8783_o_cy<8> (A[15]_GND_5_o_div_33/Mcompar_BUS_0050_INV_8783_o_cy<8>)
     LUT5:I4->O          170   0.254   2.814  A[15]_GND_5_o_div_33/Mcompar_BUS_0050_INV_8783_o_cy<9> (A[15]_GND_5_o_div_33/Mcompar_BUS_0050_INV_8783_o_cy<9>)
     LUT5:I0->O            6   0.254   1.306  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_7795_o1441 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_7839_o)
     LUT5:I0->O            1   0.254   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0051_INV_8782_o_lut<1> (A[15]_GND_5_o_div_33/Mcompar_BUS_0051_INV_8782_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0051_INV_8782_o_cy<1> (A[15]_GND_5_o_div_33/Mcompar_BUS_0051_INV_8782_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0051_INV_8782_o_cy<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0051_INV_8782_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0051_INV_8782_o_cy<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0051_INV_8782_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0051_INV_8782_o_cy<4> (A[15]_GND_5_o_div_33/Mcompar_BUS_0051_INV_8782_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0051_INV_8782_o_cy<5> (A[15]_GND_5_o_div_33/Mcompar_BUS_0051_INV_8782_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0051_INV_8782_o_cy<6> (A[15]_GND_5_o_div_33/Mcompar_BUS_0051_INV_8782_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0051_INV_8782_o_cy<7> (A[15]_GND_5_o_div_33/Mcompar_BUS_0051_INV_8782_o_cy<7>)
     MUXCY:CI->O           2   0.235   0.726  A[15]_GND_5_o_div_33/Mcompar_BUS_0051_INV_8782_o_cy<8> (A[15]_GND_5_o_div_33/Mcompar_BUS_0051_INV_8782_o_cy<8>)
     LUT6:I5->O          152   0.254   2.795  A[15]_GND_5_o_div_33/Mcompar_BUS_0051_INV_8782_o_cy<9> (A[15]_GND_5_o_div_33/Mcompar_BUS_0051_INV_8782_o_cy<9>)
     LUT5:I0->O            4   0.254   1.234  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_7859_o1451 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_7904_o)
     LUT5:I0->O            1   0.254   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0052_INV_8781_o_lut<1> (A[15]_GND_5_o_div_33/Mcompar_BUS_0052_INV_8781_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0052_INV_8781_o_cy<1> (A[15]_GND_5_o_div_33/Mcompar_BUS_0052_INV_8781_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0052_INV_8781_o_cy<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0052_INV_8781_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0052_INV_8781_o_cy<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0052_INV_8781_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0052_INV_8781_o_cy<4> (A[15]_GND_5_o_div_33/Mcompar_BUS_0052_INV_8781_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0052_INV_8781_o_cy<5> (A[15]_GND_5_o_div_33/Mcompar_BUS_0052_INV_8781_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0052_INV_8781_o_cy<6> (A[15]_GND_5_o_div_33/Mcompar_BUS_0052_INV_8781_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0052_INV_8781_o_cy<7> (A[15]_GND_5_o_div_33/Mcompar_BUS_0052_INV_8781_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0052_INV_8781_o_cy<8> (A[15]_GND_5_o_div_33/Mcompar_BUS_0052_INV_8781_o_cy<8>)
     MUXCY:CI->O           2   0.235   0.834  A[15]_GND_5_o_div_33/Mcompar_BUS_0052_INV_8781_o_cy<9> (A[15]_GND_5_o_div_33/Mcompar_BUS_0052_INV_8781_o_cy<9>)
     LUT6:I4->O          107   0.250   2.661  A[15]_GND_5_o_div_33/Mcompar_BUS_0052_INV_8781_o_cy<10> (A[15]_GND_5_o_div_33/Mcompar_BUS_0052_INV_8781_o_cy<10>)
     LUT5:I0->O            4   0.254   1.234  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_7923_o1461 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_7969_o)
     LUT5:I0->O            1   0.254   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0053_INV_8780_o_lut<1> (A[15]_GND_5_o_div_33/Mcompar_BUS_0053_INV_8780_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0053_INV_8780_o_cy<1> (A[15]_GND_5_o_div_33/Mcompar_BUS_0053_INV_8780_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0053_INV_8780_o_cy<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0053_INV_8780_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0053_INV_8780_o_cy<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0053_INV_8780_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0053_INV_8780_o_cy<4> (A[15]_GND_5_o_div_33/Mcompar_BUS_0053_INV_8780_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0053_INV_8780_o_cy<5> (A[15]_GND_5_o_div_33/Mcompar_BUS_0053_INV_8780_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0053_INV_8780_o_cy<6> (A[15]_GND_5_o_div_33/Mcompar_BUS_0053_INV_8780_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0053_INV_8780_o_cy<7> (A[15]_GND_5_o_div_33/Mcompar_BUS_0053_INV_8780_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0053_INV_8780_o_cy<8> (A[15]_GND_5_o_div_33/Mcompar_BUS_0053_INV_8780_o_cy<8>)
     MUXCY:CI->O         105   0.235   2.224  A[15]_GND_5_o_div_33/Mcompar_BUS_0053_INV_8780_o_cy<9> (A[15]_GND_5_o_div_33/Mcompar_BUS_0053_INV_8780_o_cy<9>)
     LUT3:I2->O            2   0.254   1.156  A[15]_GND_5_o_div_33/Mcompar_BUS_0053_INV_8780_o_cy<10> (A[15]_GND_5_o_div_33/Mcompar_BUS_0053_INV_8780_o_cy<10>)
     LUT5:I0->O            3   0.254   0.874  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_7987_o1511 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_8038_o)
     LUT5:I3->O            1   0.250   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0054_INV_8779_o_lut<0> (A[15]_GND_5_o_div_33/Mcompar_BUS_0054_INV_8779_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0054_INV_8779_o_cy<0> (A[15]_GND_5_o_div_33/Mcompar_BUS_0054_INV_8779_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0054_INV_8779_o_cy<1> (A[15]_GND_5_o_div_33/Mcompar_BUS_0054_INV_8779_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0054_INV_8779_o_cy<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0054_INV_8779_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0054_INV_8779_o_cy<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0054_INV_8779_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0054_INV_8779_o_cy<4> (A[15]_GND_5_o_div_33/Mcompar_BUS_0054_INV_8779_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0054_INV_8779_o_cy<5> (A[15]_GND_5_o_div_33/Mcompar_BUS_0054_INV_8779_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0054_INV_8779_o_cy<6> (A[15]_GND_5_o_div_33/Mcompar_BUS_0054_INV_8779_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0054_INV_8779_o_cy<7> (A[15]_GND_5_o_div_33/Mcompar_BUS_0054_INV_8779_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0054_INV_8779_o_cy<8> (A[15]_GND_5_o_div_33/Mcompar_BUS_0054_INV_8779_o_cy<8>)
     MUXCY:CI->O         107   0.235   2.231  A[15]_GND_5_o_div_33/Mcompar_BUS_0054_INV_8779_o_cy<9> (A[15]_GND_5_o_div_33/Mcompar_BUS_0054_INV_8779_o_cy<9>)
     LUT4:I3->O           30   0.254   1.917  A[15]_GND_5_o_div_33/Mcompar_BUS_0054_INV_8779_o_cy<10> (A[15]_GND_5_o_div_33/Mcompar_BUS_0054_INV_8779_o_cy<10>)
     LUT5:I0->O            5   0.254   0.949  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_8051_o1521 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_8103_o)
     LUT5:I3->O            1   0.250   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0055_INV_8778_o_lut<0> (A[15]_GND_5_o_div_33/Mcompar_BUS_0055_INV_8778_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0055_INV_8778_o_cy<0> (A[15]_GND_5_o_div_33/Mcompar_BUS_0055_INV_8778_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0055_INV_8778_o_cy<1> (A[15]_GND_5_o_div_33/Mcompar_BUS_0055_INV_8778_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0055_INV_8778_o_cy<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0055_INV_8778_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0055_INV_8778_o_cy<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0055_INV_8778_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0055_INV_8778_o_cy<4> (A[15]_GND_5_o_div_33/Mcompar_BUS_0055_INV_8778_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0055_INV_8778_o_cy<5> (A[15]_GND_5_o_div_33/Mcompar_BUS_0055_INV_8778_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0055_INV_8778_o_cy<6> (A[15]_GND_5_o_div_33/Mcompar_BUS_0055_INV_8778_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0055_INV_8778_o_cy<7> (A[15]_GND_5_o_div_33/Mcompar_BUS_0055_INV_8778_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0055_INV_8778_o_cy<8> (A[15]_GND_5_o_div_33/Mcompar_BUS_0055_INV_8778_o_cy<8>)
     MUXCY:CI->O           2   0.235   0.726  A[15]_GND_5_o_div_33/Mcompar_BUS_0055_INV_8778_o_cy<9> (A[15]_GND_5_o_div_33/Mcompar_BUS_0055_INV_8778_o_cy<9>)
     LUT5:I4->O          188   0.254   2.833  A[15]_GND_5_o_div_33/Mcompar_BUS_0055_INV_8778_o_cy<10> (A[15]_GND_5_o_div_33/Mcompar_BUS_0055_INV_8778_o_cy<10>)
     LUT5:I0->O            6   0.254   1.306  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_8115_o1441 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_8159_o)
     LUT5:I0->O            1   0.254   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0056_INV_8777_o_lut<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0056_INV_8777_o_lut<2>)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0056_INV_8777_o_cy<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0056_INV_8777_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0056_INV_8777_o_cy<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0056_INV_8777_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0056_INV_8777_o_cy<4> (A[15]_GND_5_o_div_33/Mcompar_BUS_0056_INV_8777_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0056_INV_8777_o_cy<5> (A[15]_GND_5_o_div_33/Mcompar_BUS_0056_INV_8777_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0056_INV_8777_o_cy<6> (A[15]_GND_5_o_div_33/Mcompar_BUS_0056_INV_8777_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0056_INV_8777_o_cy<7> (A[15]_GND_5_o_div_33/Mcompar_BUS_0056_INV_8777_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0056_INV_8777_o_cy<8> (A[15]_GND_5_o_div_33/Mcompar_BUS_0056_INV_8777_o_cy<8>)
     MUXCY:CI->O           2   0.235   0.726  A[15]_GND_5_o_div_33/Mcompar_BUS_0056_INV_8777_o_cy<9> (A[15]_GND_5_o_div_33/Mcompar_BUS_0056_INV_8777_o_cy<9>)
     LUT6:I5->O          186   0.254   2.831  A[15]_GND_5_o_div_33/Mcompar_BUS_0056_INV_8777_o_cy<10> (A[15]_GND_5_o_div_33/Mcompar_BUS_0056_INV_8777_o_cy<10>)
     LUT5:I0->O            4   0.254   1.234  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_8179_o1451 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_8224_o)
     LUT5:I0->O            1   0.254   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0057_INV_8776_o_lut<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0057_INV_8776_o_lut<2>)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0057_INV_8776_o_cy<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0057_INV_8776_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0057_INV_8776_o_cy<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0057_INV_8776_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0057_INV_8776_o_cy<4> (A[15]_GND_5_o_div_33/Mcompar_BUS_0057_INV_8776_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0057_INV_8776_o_cy<5> (A[15]_GND_5_o_div_33/Mcompar_BUS_0057_INV_8776_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0057_INV_8776_o_cy<6> (A[15]_GND_5_o_div_33/Mcompar_BUS_0057_INV_8776_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0057_INV_8776_o_cy<7> (A[15]_GND_5_o_div_33/Mcompar_BUS_0057_INV_8776_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0057_INV_8776_o_cy<8> (A[15]_GND_5_o_div_33/Mcompar_BUS_0057_INV_8776_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0057_INV_8776_o_cy<9> (A[15]_GND_5_o_div_33/Mcompar_BUS_0057_INV_8776_o_cy<9>)
     MUXCY:CI->O           2   0.235   0.834  A[15]_GND_5_o_div_33/Mcompar_BUS_0057_INV_8776_o_cy<10> (A[15]_GND_5_o_div_33/Mcompar_BUS_0057_INV_8776_o_cy<10>)
     LUT6:I4->O          113   0.250   2.679  A[15]_GND_5_o_div_33/Mcompar_BUS_0057_INV_8776_o_cy<11> (A[15]_GND_5_o_div_33/Mcompar_BUS_0057_INV_8776_o_cy<11>)
     LUT5:I0->O            4   0.254   1.234  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_8243_o1471 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_8290_o)
     LUT5:I0->O            0   0.254   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0058_INV_8775_o_lutdi1 (A[15]_GND_5_o_div_33/Mcompar_BUS_0058_INV_8775_o_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0058_INV_8775_o_cy<1> (A[15]_GND_5_o_div_33/Mcompar_BUS_0058_INV_8775_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0058_INV_8775_o_cy<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0058_INV_8775_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0058_INV_8775_o_cy<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0058_INV_8775_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0058_INV_8775_o_cy<4> (A[15]_GND_5_o_div_33/Mcompar_BUS_0058_INV_8775_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0058_INV_8775_o_cy<5> (A[15]_GND_5_o_div_33/Mcompar_BUS_0058_INV_8775_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0058_INV_8775_o_cy<6> (A[15]_GND_5_o_div_33/Mcompar_BUS_0058_INV_8775_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0058_INV_8775_o_cy<7> (A[15]_GND_5_o_div_33/Mcompar_BUS_0058_INV_8775_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0058_INV_8775_o_cy<8> (A[15]_GND_5_o_div_33/Mcompar_BUS_0058_INV_8775_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0058_INV_8775_o_cy<9> (A[15]_GND_5_o_div_33/Mcompar_BUS_0058_INV_8775_o_cy<9>)
     MUXCY:CI->O         115   0.235   2.255  A[15]_GND_5_o_div_33/Mcompar_BUS_0058_INV_8775_o_cy<10> (A[15]_GND_5_o_div_33/Mcompar_BUS_0058_INV_8775_o_cy<10>)
     LUT3:I2->O            2   0.254   1.156  A[15]_GND_5_o_div_33/Mcompar_BUS_0058_INV_8775_o_cy<11> (A[15]_GND_5_o_div_33/Mcompar_BUS_0058_INV_8775_o_cy<11>)
     LUT5:I0->O            3   0.254   0.874  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_8307_o1561 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_8363_o)
     LUT5:I3->O            1   0.250   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0059_INV_8774_o_lut<0> (A[15]_GND_5_o_div_33/Mcompar_BUS_0059_INV_8774_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0059_INV_8774_o_cy<0> (A[15]_GND_5_o_div_33/Mcompar_BUS_0059_INV_8774_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0059_INV_8774_o_cy<1> (A[15]_GND_5_o_div_33/Mcompar_BUS_0059_INV_8774_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0059_INV_8774_o_cy<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0059_INV_8774_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0059_INV_8774_o_cy<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0059_INV_8774_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0059_INV_8774_o_cy<4> (A[15]_GND_5_o_div_33/Mcompar_BUS_0059_INV_8774_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0059_INV_8774_o_cy<5> (A[15]_GND_5_o_div_33/Mcompar_BUS_0059_INV_8774_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0059_INV_8774_o_cy<6> (A[15]_GND_5_o_div_33/Mcompar_BUS_0059_INV_8774_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0059_INV_8774_o_cy<7> (A[15]_GND_5_o_div_33/Mcompar_BUS_0059_INV_8774_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0059_INV_8774_o_cy<8> (A[15]_GND_5_o_div_33/Mcompar_BUS_0059_INV_8774_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0059_INV_8774_o_cy<9> (A[15]_GND_5_o_div_33/Mcompar_BUS_0059_INV_8774_o_cy<9>)
     MUXCY:CI->O         117   0.235   2.261  A[15]_GND_5_o_div_33/Mcompar_BUS_0059_INV_8774_o_cy<10> (A[15]_GND_5_o_div_33/Mcompar_BUS_0059_INV_8774_o_cy<10>)
     LUT4:I3->O           68   0.254   2.391  A[15]_GND_5_o_div_33/Mcompar_BUS_0059_INV_8774_o_cy<11> (A[15]_GND_5_o_div_33/Mcompar_BUS_0059_INV_8774_o_cy<11>)
     LUT5:I0->O            5   0.254   0.949  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_8371_o1571 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_8428_o)
     LUT5:I3->O            1   0.250   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0060_INV_8773_o_lut<0> (A[15]_GND_5_o_div_33/Mcompar_BUS_0060_INV_8773_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0060_INV_8773_o_cy<0> (A[15]_GND_5_o_div_33/Mcompar_BUS_0060_INV_8773_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0060_INV_8773_o_cy<1> (A[15]_GND_5_o_div_33/Mcompar_BUS_0060_INV_8773_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0060_INV_8773_o_cy<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0060_INV_8773_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0060_INV_8773_o_cy<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0060_INV_8773_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0060_INV_8773_o_cy<4> (A[15]_GND_5_o_div_33/Mcompar_BUS_0060_INV_8773_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0060_INV_8773_o_cy<5> (A[15]_GND_5_o_div_33/Mcompar_BUS_0060_INV_8773_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0060_INV_8773_o_cy<6> (A[15]_GND_5_o_div_33/Mcompar_BUS_0060_INV_8773_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0060_INV_8773_o_cy<7> (A[15]_GND_5_o_div_33/Mcompar_BUS_0060_INV_8773_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0060_INV_8773_o_cy<8> (A[15]_GND_5_o_div_33/Mcompar_BUS_0060_INV_8773_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0060_INV_8773_o_cy<9> (A[15]_GND_5_o_div_33/Mcompar_BUS_0060_INV_8773_o_cy<9>)
     MUXCY:CI->O           2   0.235   0.726  A[15]_GND_5_o_div_33/Mcompar_BUS_0060_INV_8773_o_cy<10> (A[15]_GND_5_o_div_33/Mcompar_BUS_0060_INV_8773_o_cy<10>)
     LUT5:I4->O          170   0.254   2.814  A[15]_GND_5_o_div_33/Mcompar_BUS_0060_INV_8773_o_cy<11> (A[15]_GND_5_o_div_33/Mcompar_BUS_0060_INV_8773_o_cy<11>)
     LUT5:I0->O            6   0.254   1.306  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_8435_o1541 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_8489_o)
     LUT5:I0->O            1   0.254   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0061_INV_8772_o_lut<1> (A[15]_GND_5_o_div_33/Mcompar_BUS_0061_INV_8772_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0061_INV_8772_o_cy<1> (A[15]_GND_5_o_div_33/Mcompar_BUS_0061_INV_8772_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0061_INV_8772_o_cy<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0061_INV_8772_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0061_INV_8772_o_cy<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0061_INV_8772_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0061_INV_8772_o_cy<4> (A[15]_GND_5_o_div_33/Mcompar_BUS_0061_INV_8772_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0061_INV_8772_o_cy<5> (A[15]_GND_5_o_div_33/Mcompar_BUS_0061_INV_8772_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0061_INV_8772_o_cy<6> (A[15]_GND_5_o_div_33/Mcompar_BUS_0061_INV_8772_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0061_INV_8772_o_cy<7> (A[15]_GND_5_o_div_33/Mcompar_BUS_0061_INV_8772_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0061_INV_8772_o_cy<8> (A[15]_GND_5_o_div_33/Mcompar_BUS_0061_INV_8772_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0061_INV_8772_o_cy<9> (A[15]_GND_5_o_div_33/Mcompar_BUS_0061_INV_8772_o_cy<9>)
     MUXCY:CI->O           2   0.235   0.726  A[15]_GND_5_o_div_33/Mcompar_BUS_0061_INV_8772_o_cy<10> (A[15]_GND_5_o_div_33/Mcompar_BUS_0061_INV_8772_o_cy<10>)
     LUT6:I5->O          214   0.254   2.850  A[15]_GND_5_o_div_33/Mcompar_BUS_0061_INV_8772_o_cy<11> (A[15]_GND_5_o_div_33/Mcompar_BUS_0061_INV_8772_o_cy<11>)
     LUT5:I0->O            4   0.254   1.234  A[15]_GND_5_o_div_33/Mmux_a[63]_a[63]_MUX_8499_o1551 (A[15]_GND_5_o_div_33/a[63]_a[63]_MUX_8554_o)
     LUT5:I0->O            1   0.254   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0062_INV_8771_o_lut<1> (A[15]_GND_5_o_div_33/Mcompar_BUS_0062_INV_8771_o_lut<1>)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0062_INV_8771_o_cy<1> (A[15]_GND_5_o_div_33/Mcompar_BUS_0062_INV_8771_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0062_INV_8771_o_cy<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0062_INV_8771_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0062_INV_8771_o_cy<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0062_INV_8771_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0062_INV_8771_o_cy<4> (A[15]_GND_5_o_div_33/Mcompar_BUS_0062_INV_8771_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0062_INV_8771_o_cy<5> (A[15]_GND_5_o_div_33/Mcompar_BUS_0062_INV_8771_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0062_INV_8771_o_cy<6> (A[15]_GND_5_o_div_33/Mcompar_BUS_0062_INV_8771_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0062_INV_8771_o_cy<7> (A[15]_GND_5_o_div_33/Mcompar_BUS_0062_INV_8771_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0062_INV_8771_o_cy<8> (A[15]_GND_5_o_div_33/Mcompar_BUS_0062_INV_8771_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0062_INV_8771_o_cy<9> (A[15]_GND_5_o_div_33/Mcompar_BUS_0062_INV_8771_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0062_INV_8771_o_cy<10> (A[15]_GND_5_o_div_33/Mcompar_BUS_0062_INV_8771_o_cy<10>)
     MUXCY:CI->O           2   0.235   0.834  A[15]_GND_5_o_div_33/Mcompar_BUS_0062_INV_8771_o_cy<11> (A[15]_GND_5_o_div_33/Mcompar_BUS_0062_INV_8771_o_cy<11>)
     LUT6:I4->O          123   0.250   2.710  A[15]_GND_5_o_div_33/Mcompar_BUS_0062_INV_8771_o_cy<12> (A[15]_GND_5_o_div_33/Mcompar_BUS_0062_INV_8771_o_cy<12>)
     LUT5:I0->O            5   0.254   1.271  A[15]_GND_5_o_div_33/Mmux_n9245410 (A[15]_GND_5_o_div_33/n9245<12>)
     LUT5:I0->O            1   0.254   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0063_INV_8770_o_lut<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0063_INV_8770_o_lut<2>)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0063_INV_8770_o_cy<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0063_INV_8770_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0063_INV_8770_o_cy<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0063_INV_8770_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0063_INV_8770_o_cy<4> (A[15]_GND_5_o_div_33/Mcompar_BUS_0063_INV_8770_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0063_INV_8770_o_cy<5> (A[15]_GND_5_o_div_33/Mcompar_BUS_0063_INV_8770_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0063_INV_8770_o_cy<6> (A[15]_GND_5_o_div_33/Mcompar_BUS_0063_INV_8770_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0063_INV_8770_o_cy<7> (A[15]_GND_5_o_div_33/Mcompar_BUS_0063_INV_8770_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0063_INV_8770_o_cy<8> (A[15]_GND_5_o_div_33/Mcompar_BUS_0063_INV_8770_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0063_INV_8770_o_cy<9> (A[15]_GND_5_o_div_33/Mcompar_BUS_0063_INV_8770_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0063_INV_8770_o_cy<10> (A[15]_GND_5_o_div_33/Mcompar_BUS_0063_INV_8770_o_cy<10>)
     MUXCY:CI->O         126   0.235   2.397  A[15]_GND_5_o_div_33/Mcompar_BUS_0063_INV_8770_o_cy<11> (A[15]_GND_5_o_div_33/Mcompar_BUS_0063_INV_8770_o_cy<11>)
     LUT5:I3->O            2   0.250   1.156  A[15]_GND_5_o_div_33/Mmux_n9249341 (A[15]_GND_5_o_div_33/n9249<3>)
     LUT5:I0->O            1   0.254   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0064_INV_8769_o_lut<0> (A[15]_GND_5_o_div_33/Mcompar_BUS_0064_INV_8769_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0064_INV_8769_o_cy<0> (A[15]_GND_5_o_div_33/Mcompar_BUS_0064_INV_8769_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0064_INV_8769_o_cy<1> (A[15]_GND_5_o_div_33/Mcompar_BUS_0064_INV_8769_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0064_INV_8769_o_cy<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0064_INV_8769_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0064_INV_8769_o_cy<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0064_INV_8769_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0064_INV_8769_o_cy<4> (A[15]_GND_5_o_div_33/Mcompar_BUS_0064_INV_8769_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0064_INV_8769_o_cy<5> (A[15]_GND_5_o_div_33/Mcompar_BUS_0064_INV_8769_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0064_INV_8769_o_cy<6> (A[15]_GND_5_o_div_33/Mcompar_BUS_0064_INV_8769_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0064_INV_8769_o_cy<7> (A[15]_GND_5_o_div_33/Mcompar_BUS_0064_INV_8769_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0064_INV_8769_o_cy<8> (A[15]_GND_5_o_div_33/Mcompar_BUS_0064_INV_8769_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0064_INV_8769_o_cy<9> (A[15]_GND_5_o_div_33/Mcompar_BUS_0064_INV_8769_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0064_INV_8769_o_cy<10> (A[15]_GND_5_o_div_33/Mcompar_BUS_0064_INV_8769_o_cy<10>)
     MUXCY:CI->O           3   0.235   0.766  A[15]_GND_5_o_div_33/Mcompar_BUS_0064_INV_8769_o_cy<11> (A[15]_GND_5_o_div_33/Mcompar_BUS_0064_INV_8769_o_cy<11>)
     LUT4:I3->O           63   0.254   2.352  A[15]_GND_5_o_div_33/Mcompar_BUS_0064_INV_8769_o_cy<12> (A[15]_GND_5_o_div_33/Mcompar_BUS_0064_INV_8769_o_cy<12>)
     LUT5:I0->O            2   0.254   1.156  A[15]_GND_5_o_div_33/Mmux_n8991231 (A[15]_GND_5_o_div_33/n8991<2>)
     LUT5:I0->O            1   0.254   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0065_INV_8768_o_lut<0> (A[15]_GND_5_o_div_33/Mcompar_BUS_0065_INV_8768_o_lut<0>)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0065_INV_8768_o_cy<0> (A[15]_GND_5_o_div_33/Mcompar_BUS_0065_INV_8768_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0065_INV_8768_o_cy<1> (A[15]_GND_5_o_div_33/Mcompar_BUS_0065_INV_8768_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0065_INV_8768_o_cy<2> (A[15]_GND_5_o_div_33/Mcompar_BUS_0065_INV_8768_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0065_INV_8768_o_cy<3> (A[15]_GND_5_o_div_33/Mcompar_BUS_0065_INV_8768_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0065_INV_8768_o_cy<4> (A[15]_GND_5_o_div_33/Mcompar_BUS_0065_INV_8768_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0065_INV_8768_o_cy<5> (A[15]_GND_5_o_div_33/Mcompar_BUS_0065_INV_8768_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0065_INV_8768_o_cy<6> (A[15]_GND_5_o_div_33/Mcompar_BUS_0065_INV_8768_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0065_INV_8768_o_cy<7> (A[15]_GND_5_o_div_33/Mcompar_BUS_0065_INV_8768_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0065_INV_8768_o_cy<8> (A[15]_GND_5_o_div_33/Mcompar_BUS_0065_INV_8768_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0065_INV_8768_o_cy<9> (A[15]_GND_5_o_div_33/Mcompar_BUS_0065_INV_8768_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0065_INV_8768_o_cy<10> (A[15]_GND_5_o_div_33/Mcompar_BUS_0065_INV_8768_o_cy<10>)
     MUXCY:CI->O           2   0.235   0.726  A[15]_GND_5_o_div_33/Mcompar_BUS_0065_INV_8768_o_cy<11> (A[15]_GND_5_o_div_33/Mcompar_BUS_0065_INV_8768_o_cy<11>)
     LUT5:I4->O            1   0.254   0.000  A[15]_GND_5_o_div_33/Mcompar_BUS_0065_INV_8768_o_cy<12>1 (A[15]_GND_5_o_div_33/Mcompar_BUS_0065_INV_8768_o_cy<12>1)
     MUXCY:S->O            1   0.215   0.000  A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<0> (A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<1> (A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<2> (A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<3> (A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<4> (A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<5> (A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<6> (A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<7> (A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<8> (A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<9> (A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<10> (A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<11> (A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<12> (A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<13> (A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<14> (A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<15> (A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<16> (A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<17> (A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<18> (A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<19> (A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<20> (A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<21> (A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<22> (A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<23> (A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<24> (A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<25> (A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<26> (A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<27> (A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<28> (A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_cy<28>)
     XORCY:CI->O           1   0.206   0.682  A[15]_GND_5_o_div_33/Madd_GND_11_o_BUS_0001_add_134_OUT[64:0]_xor<29> (A[15]_GND_5_o_div_33/GND_11_o_BUS_0001_add_134_OUT[64:0]<29>)
     LUT3:I2->O            2   0.254   0.726  A[15]_GND_5_o_div_33/Mmux_o221 (n0079<29>)
     LUT3:I2->O            1   0.254   0.682  Madd_n008229 (Madd_n008229)
     LUT4:I3->O            1   0.254   0.000  Madd_n0082_lut<0>30 (Madd_n0082_lut<0>30)
     MUXCY:S->O            0   0.215   0.000  Madd_n0082_cy<0>_29 (Madd_n0082_cy<0>30)
     XORCY:CI->O           2   0.206   0.834  Madd_n0082_xor<0>_30 (n0082<31>)
     LUT6:I4->O            1   0.250   0.682  Mmux_D1221 (Mmux_D1221)
     LUT6:I5->O           15   0.254   1.155  Mmux_D1222 (Mmux_D122)
     LUT5:I4->O            2   0.254   1.181  Mmux_D488 (D_6_OBUF)
     LUT6:I0->O            1   0.254   1.137  FLAGS<3><2>2 (FLAGS<3><2>1)
     LUT6:I0->O            1   0.254   0.681  FLAGS<3><2>3 (FLAGS_3_OBUF)
     OBUF:I->O                 2.912          FLAGS_3_OBUF (FLAGS<3>)
    ----------------------------------------
    Total                    326.364ns (83.757ns logic, 242.607ns route)
                                       (25.7% logic, 74.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 89.00 secs
Total CPU time to Xst completion: 88.16 secs
 
--> 

Total memory usage is 862712 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

