Release 10.1.03 Map K.39 (nt)
Xilinx Mapping Report File for Design 'ddr2_sdram'

Design Information
------------------
Command Line   : map -intstyle ise -detail -p xc5vlx110tff1136-1 -w -logic_opt off -ol high -xe n -t 1 -cm area -k 6 -o
ddr2_sdram_map.ncd ddr2_sdram.ngd ddr2_sdram.pcf 
Target Device  : xc5vlx110t
Target Package : ff1136
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.46.12.2 $
Mapped Date    : Fri Oct 24 11:33:23 2008

Design Summary
--------------
Number of errors:      0
Number of warnings:   50
Slice Logic Utilization:
  Number of Slice Registers:                 3,132 out of  69,120    4%
    Number used as Flip Flops:               3,132
  Number of Slice LUTs:                      2,227 out of  69,120    3%
    Number used as logic:                    2,037 out of  69,120    2%
      Number using O6 output only:           1,948
      Number using O5 output only:              68
      Number using O5 and O6:                   21
    Number used as Memory:                     164 out of  17,920    1%
      Number used as Shift Register:           164
        Number using O6 output only:           163
        Number using O5 and O6:                  1
    Number used as exclusive route-thru:        26
  Number of route-thrus:                        99 out of 138,240    1%
    Number using O6 output only:                91
    Number using O5 output only:                 5
    Number using O5 and O6:                      3

Slice Logic Distribution:
  Number of occupied Slices:                 1,504 out of  17,280    8%
  Number of LUT Flip Flop pairs used:        3,839
    Number with an unused Flip Flop:           707 out of   3,839   18%
    Number with an unused LUT:               1,612 out of   3,839   41%
    Number of fully used LUT-FF pairs:       1,520 out of   3,839   39%
    Number of unique control sets:             359
    Number of slice register sites lost
      to control set restrictions:             859 out of  69,120    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       120 out of     640   18%
    IOB Flip Flops:                            265

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                       7 out of     148    4%
    Number using BlockRAM only:                  4
    Number using FIFO only:                      3
    Total primitives used:
      Number of 36k BlockRAM used:               3
      Number of 18k BlockRAM used:               1
      Number of 36k FIFO used:                   3
    Total Memory used (KB):                    234 out of   5,328    4%
  Number of BUFG/BUFGCTRLs:                      5 out of      32   15%
    Number used as BUFGs:                        5
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFIOs:                              8 out of      80   10%
  Number of DCM_ADVs:                            1 out of      12    8%

  Number of RPM macros:           73
Peak Memory Usage:  555 MB
Total REAL time to MAP completion:  2 mins 22 secs 
Total CPU time to MAP completion:   2 mins 22 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Modular Design Summary
Section 11 - Timing Report
Section 12 - Configuration String Information
Section 13 - Control Set Information
Section 14 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:LIT:243 - Logical network N396 has no load.
WARNING:LIT:243 - Logical network N397 has no load.
WARNING:LIT:243 - Logical network N398 has no load.
WARNING:LIT:243 - Logical network N399 has no load.
WARNING:LIT:243 - Logical network N400 has no load.
WARNING:LIT:243 - Logical network N401 has no load.
WARNING:LIT:243 - Logical network N402 has no load.
WARNING:LIT:243 - Logical network N403 has no load.
WARNING:Pack:231 - trimming timing constraints from pin
   u_ddr2_tb_top_0/u_tb_test_gen/u_addr_gen/u_wr_rd_addr_lookup of frag REGCLKBU
   connected to power/ground net
   u_ddr2_tb_top_0/u_tb_test_gen/u_addr_gen/u_wr_rd_addr_lookup_REGCLKBU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   u_ddr2_tb_top_0/u_tb_test_gen/u_addr_gen/u_wr_rd_addr_lookup of frag REGCLKBL
   connected to power/ground net
   u_ddr2_tb_top_0/u_tb_test_gen/u_addr_gen/u_wr_rd_addr_lookup_REGCLKBL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPT
   H_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 of frag REGCLKAU
   connected to power/ground net
   i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPT
   H_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPT
   H_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 of frag REGCLKAL
   connected to power/ground net
   i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPT
   H_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPT
   H_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 of frag REGCLKBU
   connected to power/ground net
   i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPT
   H_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPT
   H_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 of frag REGCLKBL
   connected to power/ground net
   i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPT
   H_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPT
   H_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 of frag REGCLKAU
   connected to power/ground net
   i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPT
   H_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKAU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPT
   H_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 of frag REGCLKAL
   connected to power/ground net
   i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPT
   H_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKAL_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPT
   H_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 of frag REGCLKBU
   connected to power/ground net
   i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPT
   H_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKBU_tiesig
WARNING:Pack:231 - trimming timing constraints from pin
   i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPT
   H_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 of frag REGCLKBL
   connected to power/ground net
   i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPT
   H_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36_REGCLKBL_tiesig
WARNING:Pack:2410 - The I/O component clk200_n has conflicting IOSTANDARD 
   property values.  The symbol clk200_n has property value LVDS_25.  The symbol
   u_ddr2_infrastructure/DIFF_ENDED_CLKS_INST.IDLY_CLK_INST/SLAVEBUF.DIFFIN has
   property value LVPECL_25.  The system will use the property value attached to
   symbol clk200_n.
WARNING:Pack:2410 - The I/O component clk200_p has conflicting IOSTANDARD 
   property values.  The symbol clk200_p has property value LVDS_25.  The symbol
   u_ddr2_infrastructure/DIFF_ENDED_CLKS_INST.IDLY_CLK_INST/IBUFDS has property
   value LVPECL_25.  The system will use the property value attached to symbol
   clk200_p.
WARNING:Pack:2410 - The I/O component sys_clk_n has conflicting IOSTANDARD 
   property values.  The symbol sys_clk_n has property value LVDS_25.  The
   symbol
   u_ddr2_infrastructure/DIFF_ENDED_CLKS_INST.SYS_CLK_INST/SLAVEBUF.DIFFIN has
   property value LVPECL_25.  The system will use the property value attached to
   symbol sys_clk_n.
WARNING:Pack:2410 - The I/O component sys_clk_p has conflicting IOSTANDARD 
   property values.  The symbol sys_clk_p has property value LVDS_25.  The
   symbol u_ddr2_infrastructure/DIFF_ENDED_CLKS_INST.SYS_CLK_INST/IBUFDS has
   property value LVPECL_25.  The system will use the property value attached to
   symbol sys_clk_p.
WARNING:Pack:2574 - The F7 multiplexer symbol
   "i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U
   _MUX16B/U_MUX8A/YES_LUT6.U_MUXF7" and its I1 input driver
   "i_ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT<11>289" were implemented suboptimally in
   the same slice component. The function generator could not be placed directly
   driving the F7 multiplexer. The design will exhibit suboptimal timing.
WARNING:Pack:2573 - The F7 multiplexer symbol
   "i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U
   _MUX16B/U_MUX8A/YES_LUT6.U_MUXF7" and its I0 input driver
   "i_ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT<11>289" were implemented suboptimally in
   the same slice component. The function generator could not be placed directly
   driving the F7 multiplexer. The design will exhibit suboptimal timing.
WARNING:Pack:2574 - The F7 multiplexer symbol
   "i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U
   _MUX16B/U_MUX8A/YES_LUT6.U_MUXF7" and its I1 input driver
   "i_ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT<11>289" were implemented suboptimally in
   the same slice component. The function generator could not be placed directly
   driving the F7 multiplexer. The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator
   "i_ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT<11>289" failed to merge with F7
   multiplexer
   "i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U
   _MUX16C/U_MUX8A/YES_LUT6.U_MUXF7".  There are more than two MUXF7 wide
   function muxes.  The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator
   "i_ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT<11>289" failed to merge with F7
   multiplexer
   "i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U
   _MUX16B/U_MUX8B/YES_LUT6.U_MUXF7".  There are more than two MUXF7 wide
   function muxes.  The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator
   "i_ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT<11>289" failed to merge with F7
   multiplexer
   "i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U
   _MUX16D/U_MUX8A/YES_LUT6.U_MUXF7".  There are more than two MUXF7 wide
   function muxes.  The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator
   "i_ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT<11>289" failed to merge with F7
   multiplexer
   "i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U
   _MUX16C/U_MUX8B/YES_LUT6.U_MUXF7".  There are more than two MUXF7 wide
   function muxes.  The design will exhibit suboptimal timing.
WARNING:Pack:2143 - The function generator
   "i_ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT<11>289" failed to merge with F7
   multiplexer
   "i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U
   _MUX16D/U_MUX8B/YES_LUT6.U_MUXF7".  There are more than two MUXF7 wide
   function muxes.  The design will exhibit suboptimal timing.
WARNING:Pack:2145 - The F7 mux
   "i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U
   _MUX16B/U_MUX8A/YES_LUT6.U_MUXF7" failed to merge with F8 mux
   "i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U
   _MUX16B/YES_LUT6.U_MUXF8".  The top reasons for failure were:
   	-> A legal placement was never found for LUT symbol
   "i_ila/U0/I_YES_D.U_ILA/U_STAT/iSTAT<11>289".
   	-> F8MUX
   i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_
   MUX16B/YES_LUT6.U_MUXF8 can not be placed in the F8MUX site because its I0
   signal
   i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_
   MUX16B/MUXAB<0> can not use the output of the F7BMUX. The signal
   i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_
   MUX16A/MUXAB<1> already uses the F7BMUX.
   	-> F8MUX
   i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_
   MUX16B/YES_LUT6.U_MUXF8 can not be placed in the F8MUX site because its I1
   signal
   i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_
   MUX16B/MUXAB<1> can not use the output of the F7AMUX. The signal
   i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_
   MUX16A/MUXAB<1> already uses the F7AMUX.
   	-> The F7AMUX
   i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_
   MUX16A/U_MUX8B/YES_LUT6.U_MUXF7 needs to use a route-through LUT but the O6
   output of the B LUT is not available.
   	-> The F7AMUX
   i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_
   MUX16B/U_MUX8A/YES_LUT6.U_MUXF7 needs to use a route-through LUT but the O6
   output of the A LUT is not available.
   	-> The F7AMUX
   i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_
   MUX16B/U_MUX8A/YES_LUT6.U_MUXF7 needs to use a route-through LUT but the O6
   output of the B LUT is not available.
   	-> A legal placement was never found for LUT symbol
   "i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U
   _MUX16A/U_MUX8B/U_MUX4A/YES_LUT6.U_LUT6".
   	-> The F7AMUX
   i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_
   MUX16A/U_MUX8B/YES_LUT6.U_MUXF7 needs to use a route-through LUT but the O6
   output of the A LUT is not available.
   	-> The F7BMUX
   i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_
   MUX16A/U_MUX8B/YES_LUT6.U_MUXF7 needs to use a route-through LUT but the O6
   output of the C LUT is not available.
   	-> The F7BMUX
   i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_
   MUX16B/U_MUX8A/YES_LUT6.U_MUXF7 needs to use a route-through LUT but the O6
   output of the C LUT is not available.
     The design will exhibit suboptimal timing.
WARNING:Pack:2145 - The F7 mux
   "i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U
   _MUX16A/U_MUX8B/YES_LUT6.U_MUXF7" failed to merge with F8 mux
   "i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U
   _MUX16A/YES_LUT6.U_MUXF8".  There are more than two MUXF7 wide function
   muxes.  The design will exhibit suboptimal timing.
WARNING:Timing:3223 - Timing constraint TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY
   FROM TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO TIMEGRP "RAMS" TS_SYS_CLK * 4 ignored
   during timing analysis.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output
   pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is
   used for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output
   pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is
   used for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output
   pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is
   used for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output
   pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is
   used for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output
   pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is
   used for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output
   pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is
   used for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output
   pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is
   used for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.
WARNING:PhysDesignRules:1269 - Dangling pins on
   block:<u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The Q1 output
   pin of IFF is not used.
WARNING:PhysDesignRules:1273 - Dangling pins on
   block:<u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_iddr_dq_ce>:<ILOGIC_IFF>.  The SR pin is
   used for the IFF Flip-flop but the SRVAL_Q1 set/reset value is not configured.

Section 3 - Informational
-------------------------
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Timing:3377 - Intersecting Constraints found and resolved.  For more
   information see the TSI report.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 167 block(s) removed
  88 block(s) optimized away
 145 signal(s) removed
 175 Block(s) redundant

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

Loadless block "i_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[10].U_LUT" (ROM)
removed.
Loadless block "i_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[11].U_LUT" (ROM)
removed.
Loadless block "i_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[12].U_LUT" (ROM)
removed.
Loadless block "i_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[13].U_LUT" (ROM)
removed.
Loadless block "i_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[14].U_LUT" (ROM)
removed.
Loadless block "i_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT" (ROM)
removed.
Loadless block "i_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[2].U_LUT" (ROM)
removed.
Loadless block "i_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[3].U_LUT" (ROM)
removed.
Loadless block "i_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[4].U_LUT" (ROM)
removed.
Loadless block "i_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[5].U_LUT" (ROM)
removed.
Loadless block "i_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[6].U_LUT" (ROM)
removed.
Loadless block "i_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[7].U_LUT" (ROM)
removed.
Loadless block "i_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[8].U_LUT" (ROM)
removed.
Loadless block "i_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[9].U_LUT" (ROM)
removed.
Loadless block "i_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSR" (ROM) removed.
Loadless block "i_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_CAP_B" (ROM)
removed.
Loadless block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[1].u_calib_rd
en_r" (SFF) removed.
 The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_srl_out<1>" is
loadless and has been removed.
Loadless block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[2].u_calib_rd
en_r" (SFF) removed.
 The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_srl_out<2>" is
loadless and has been removed.
Loadless block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[3].u_calib_rd
en_r" (SFF) removed.
 The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_srl_out<3>" is
loadless and has been removed.
Loadless block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[4].u_calib_rd
en_r" (SFF) removed.
 The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_srl_out<4>" is
loadless and has been removed.
Loadless block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[5].u_calib_rd
en_r" (SFF) removed.
 The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_srl_out<5>" is
loadless and has been removed.
Loadless block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[6].u_calib_rd
en_r" (SFF) removed.
 The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_srl_out<6>" is
loadless and has been removed.
Loadless block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[7].u_calib_rd
en_r" (SFF) removed.
 The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_srl_out<7>" is
loadless and has been removed.
The signal "i_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY/VCC" is sourceless and has
been removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "N107" is unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_16_mux0000_SW
0" (ROM) removed.
  The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly<16>" is
unused and has been removed.
   Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_16" (SFF)
removed.
    The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_16_mux0000"
is unused and has been removed.
     Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_16_mux0000"
(ROM) removed.
      The signal "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N28" is
unused and has been removed.
       Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_32_mux000011"
(ROM) removed.
The signal "N161" is unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_11_mux00001_S
W0" (ROM) removed.
The signal "N167" is unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_24_mux00001_S
W0" (ROM) removed.
The signal "N171" is unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_34_mux0000_SW
0" (ROM) removed.
  The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly<34>" is
unused and has been removed.
   Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_34" (SFF)
removed.
    The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_34_mux0000"
is unused and has been removed.
     Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_34_mux0000"
(ROM) removed.
The signal "N175" is unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_35_mux0000_SW
0" (ROM) removed.
  The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly<35>" is
unused and has been removed.
   Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_35" (SFF)
removed.
    The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_35_mux0000"
is unused and has been removed.
     Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_35_mux0000"
(ROM) removed.
      The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_dly<4>" is
unused and has been removed.
       Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/Msub_cal3_rden_dly_xor
<4>11" (ROM) removed.
  The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal3_rden_dly<3>" is
unused and has been removed.
   Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/Msub_cal3_rden_dly_xor
<3>11" (ROM) removed.
The signal "N340" is unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_25_mux00001_S
W1" (ROM) removed.
The signal "N353" is unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_33_mux000097_
SW0" (ROM) removed.
The signal "u_ddr2_infrastructure/rstdiv0_sync_r_11_4" is unused and has been
removed.
 Unused block "u_ddr2_infrastructure/rstdiv0_sync_r_11_4" (FF) removed.
The signal "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N103" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_13_mux0000211
" (ROM) removed.
The signal "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N17" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_11_mux00001"
(ROM) removed.
The signal "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N18" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_10_mux0000153
" (ROM) removed.
  The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_10_mux0000140
" is unused and has been removed.
   Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_10_mux0000140
" (ROM) removed.
The signal "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N19" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_25_mux00001"
(ROM) removed.
The signal "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N20" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_24_mux00001"
(ROM) removed.
The signal "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N55" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_13_mux000021"
(ROM) removed.
The signal "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N56" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_14_mux000011"
(ROM) removed.
The signal "u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N57" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_15_mux000011"
(ROM) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly<10>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_10" (SFF)
removed.
  The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_10_mux0000"
is unused and has been removed.
   Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_10_mux00002"
(ROM) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly<11>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_11" (SFF)
removed.
  The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_11_mux0000"
is unused and has been removed.
   Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_11_mux00002"
(ROM) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly<12>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_12" (SFF)
removed.
  The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_12_mux0000"
is unused and has been removed.
   Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_12_mux00001"
(ROM) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly<13>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_13" (SFF)
removed.
  The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_13_mux0000"
is unused and has been removed.
   Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_13_mux00001"
(ROM) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly<14>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_14" (SFF)
removed.
  The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_14_mux0000"
is unused and has been removed.
   Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_14_mux00001"
(ROM) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly<15>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_15" (SFF)
removed.
  The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_15_mux0000"
is unused and has been removed.
   Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_15_mux00001"
(ROM) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly<17>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_17" (SFF)
removed.
  The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_17_mux0000"
is unused and has been removed.
   Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_17_mux0000101
" (ROM) removed.
    The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_17_mux000067"
is unused and has been removed.
     Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_17_mux000067"
(ROM) removed.
    The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_17_mux000045"
is unused and has been removed.
     Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_17_mux000045"
(ROM) removed.
    The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_17_mux00004"
is unused and has been removed.
     Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_17_mux00004"
(ROM) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly<18>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_18" (SFF)
removed.
  The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_18_mux0000"
is unused and has been removed.
   Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_18_mux000078"
(ROM) removed.
    The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_18_mux000065"
is unused and has been removed.
     Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_18_mux000065"
(ROM) removed.
    The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_18_mux000037"
is unused and has been removed.
     Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_18_mux000037"
(ROM) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly<19>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_19" (SFF)
removed.
  The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_19_mux0000"
is unused and has been removed.
   Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_19_mux000086"
(ROM) removed.
    The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_19_mux000042"
is unused and has been removed.
     Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_19_mux000042_
f7" (MUX) removed.
      The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_19_mux0000422
" is unused and has been removed.
       Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_19_mux0000422
" (ROM) removed.
      The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_19_mux0000421
" is unused and has been removed.
       Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_19_mux0000421
" (ROM) removed.
    The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_19_mux000068"
is unused and has been removed.
     Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_19_mux000068"
(ROM) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly<20>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_20" (SFF)
removed.
  The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_20_mux0000"
is unused and has been removed.
   Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_20_mux00001"
(ROM) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly<21>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_21" (SFF)
removed.
  The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_21_mux0000"
is unused and has been removed.
   Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_21_mux00001"
(ROM) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly<22>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_22" (SFF)
removed.
  The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_22_mux0000"
is unused and has been removed.
   Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_22_mux00001"
(ROM) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly<23>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_23" (SFF)
removed.
  The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_23_mux0000"
is unused and has been removed.
   Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_23_mux00001"
(ROM) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly<24>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_24" (SFF)
removed.
  The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_24_mux0000"
is unused and has been removed.
   Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_24_mux00002"
(ROM) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly<25>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_25" (SFF)
removed.
  The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_25_mux0000"
is unused and has been removed.
   Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_25_mux00002"
(ROM) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly<26>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_26" (SFF)
removed.
  The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_26_mux0000"
is unused and has been removed.
   Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_26_mux00001"
(ROM) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly<27>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_27" (SFF)
removed.
  The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_27_mux0000"
is unused and has been removed.
   Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_27_mux00001"
(ROM) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly<28>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_28" (SFF)
removed.
  The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_28_mux0000"
is unused and has been removed.
   Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_28_mux00001"
(ROM) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly<29>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_29" (SFF)
removed.
  The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_29_mux0000"
is unused and has been removed.
   Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_29_mux00001"
(ROM) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly<30>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_30" (SFF)
removed.
  The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_30_mux0000"
is unused and has been removed.
   Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_30_mux00001"
(ROM) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly<31>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_31" (SFF)
removed.
  The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_31_mux0000"
is unused and has been removed.
   Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_31_mux00001"
(ROM) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly<32>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_32" (SFF)
removed.
  The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_32_mux0000"
is unused and has been removed.
   Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_32_mux000057"
(ROM) removed.
    The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_32_mux000029"
is unused and has been removed.
     Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_32_mux000029"
(ROM) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly<33>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_33" (SFF)
removed.
  The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_33_mux0000"
is unused and has been removed.
   Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_33_mux0000129
" (ROM) removed.
    The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_33_mux000027"
is unused and has been removed.
     Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_33_mux000027"
(ROM) removed.
    The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_33_mux000097"
is unused and has been removed.
     Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_33_mux000097"
(ROM) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly<36>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_36" (SFF)
removed.
  The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_36_mux0000"
is unused and has been removed.
   Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_36_mux00001"
(ROM) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly<37>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_37" (SFF)
removed.
  The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_37_mux0000"
is unused and has been removed.
   Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_37_mux00001"
(ROM) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly<38>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_38" (SFF)
removed.
  The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_38_mux0000"
is unused and has been removed.
   Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_38_mux00001"
(ROM) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly<39>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_39" (SFF)
removed.
  The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_39_mux0000"
is unused and has been removed.
   Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_39_mux00001"
(ROM) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly<5>" is unused
and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_5" (SFF)
removed.
  The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_5_mux0000" is
unused and has been removed.
   Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_5_mux00001"
(ROM) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly<6>" is unused
and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_6" (SFF)
removed.
  The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_6_mux0000" is
unused and has been removed.
   Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_6_mux00001"
(ROM) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly<7>" is unused
and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_7" (SFF)
removed.
  The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_7_mux0000" is
unused and has been removed.
   Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_7_mux00001"
(ROM) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly<8>" is unused
and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_8" (SFF)
removed.
  The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_8_mux0000" is
unused and has been removed.
   Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_8_mux00001"
(ROM) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly<9>" is unused
and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_9" (SFF)
removed.
  The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_9_mux0000" is
unused and has been removed.
   Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_9_mux00001"
(ROM) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<10>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[10].u_ff_
rden_dly" (SFF) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<11>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[11].u_ff_
rden_dly" (SFF) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<12>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[12].u_ff_
rden_dly" (SFF) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<13>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[13].u_ff_
rden_dly" (SFF) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<14>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[14].u_ff_
rden_dly" (SFF) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<15>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[15].u_ff_
rden_dly" (SFF) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<16>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[16].u_ff_
rden_dly" (SFF) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<17>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[17].u_ff_
rden_dly" (SFF) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<18>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[18].u_ff_
rden_dly" (SFF) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<19>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[19].u_ff_
rden_dly" (SFF) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<20>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[20].u_ff_
rden_dly" (SFF) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<21>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[21].u_ff_
rden_dly" (SFF) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<22>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[22].u_ff_
rden_dly" (SFF) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<23>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[23].u_ff_
rden_dly" (SFF) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<24>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[24].u_ff_
rden_dly" (SFF) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<25>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[25].u_ff_
rden_dly" (SFF) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<26>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[26].u_ff_
rden_dly" (SFF) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<27>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[27].u_ff_
rden_dly" (SFF) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<28>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[28].u_ff_
rden_dly" (SFF) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<29>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[29].u_ff_
rden_dly" (SFF) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<30>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[30].u_ff_
rden_dly" (SFF) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<31>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[31].u_ff_
rden_dly" (SFF) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<32>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[32].u_ff_
rden_dly" (SFF) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<33>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[33].u_ff_
rden_dly" (SFF) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<34>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[34].u_ff_
rden_dly" (SFF) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<35>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[35].u_ff_
rden_dly" (SFF) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<36>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[36].u_ff_
rden_dly" (SFF) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<37>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[37].u_ff_
rden_dly" (SFF) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<38>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[38].u_ff_
rden_dly" (SFF) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<39>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[39].u_ff_
rden_dly" (SFF) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<5>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[5].u_ff_r
den_dly" (SFF) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<6>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[6].u_ff_r
den_dly" (SFF) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<7>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[7].u_ff_r
den_dly" (SFF) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<8>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[8].u_ff_r
den_dly" (SFF) removed.
The signal
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_r<9>" is
unused and has been removed.
 Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden_dly[9].u_ff_r
den_dly" (SFF) removed.
Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[1].u_rden_srl
" () removed.
Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[2].u_rden_srl
" () removed.
Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[3].u_rden_srl
" () removed.
Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[4].u_rden_srl
" () removed.
Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[5].u_rden_srl
" () removed.
Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[6].u_rden_srl
" () removed.
Unused block
"u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gen_rden[7].u_rden_srl
" () removed.

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC
LUT6
		i_icon/U0/U_ICON/U_TDO_MUX/YES_LUT6.U_CS_MUX/I4.U_MUX16/U_MUX8A/U_MUX4B/YES_LU
T6.U_LUT6
LUT6
		i_icon/U0/U_ICON/U_TDO_MUX/YES_LUT6.U_CS_MUX/I4.U_MUX16/U_MUX8B/U_MUX4A/YES_LU
T6.U_LUT6
GND 		i_icon/XST_GND
VCC 		i_icon/XST_VCC
LUT6
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/
I6.U_MUX64/YES_LUT6.U_MUX16D/U_MUX8A/U_MUX4A/YES_LUT6.U_LUT6
LUT6
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/
I6.U_MUX64/YES_LUT6.U_MUX16D/U_MUX8A/U_MUX4B/YES_LUT6.U_LUT6
LUT6
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/
I6.U_MUX64/YES_LUT6.U_MUX16D/U_MUX8B/U_MUX4A/YES_LUT6.U_LUT6
LUT6
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/
I6.U_MUX64/YES_LUT6.U_MUX16D/U_MUX8B/U_MUX4B/YES_LUT6.U_LUT6
LUT4 		i_ila/U0/I_YES_D.U_ILA/U_STAT/F_SSTAT[6].I_STAT.U_STAT
LUT6
		i_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX1/YES_LUT6.U_CS_MUX/I3.U_MUX8/U_MUX4B/YES_
LUT6.U_LUT6
LUT6
		i_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX5/YES_LUT6.U_CS_MUX/I3.U_MUX8/U_MUX4B/YES_
LUT6.U_LUT6
GND 		i_ila/XST_GND
VCC 		i_ila/XST_VCC

Redundant Block(s):
TYPE 		BLOCK
LOCALBUF 		i_icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF 		i_icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF 		i_icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF 		i_icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF 		i_icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF 		i_ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF 		i_ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF 		i_ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF 		i_ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF 		i_ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF 		i_ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF 		i_ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF 		i_ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF 		i_ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U
_SCNT/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U
_SCNT/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U
_SCNT/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U
_SCNT/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U
_SCNT/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U
_SCNT/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U
_SCNT/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U
_SCNT/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U
_SCNT/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8]
.GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7]
.GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6]
.GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5]
.GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4]
.GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3]
.GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2]
.GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1]
.GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0]
.GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_SRL32.U_GA
ND_SRL32/I_TWMOD8_NE0.I_YES_RPM.I_NO_OREG.U_MUXF/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_SRL32.U_GA
ND_SRL32/I_TWMOD8_NE0.I_YES_RPM.U_MUXA/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_SRL32.U_GA
ND_SRL32/I_TWMOD8_NE0.I_YES_RPM.U_MUXB/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_SRL32.U_GA
ND_SRL32/I_TWMOD8_NE0.I_YES_RPM.U_MUXC/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_SRL32.U_GA
ND_SRL32/I_TWMOD8_NE0.I_YES_RPM.U_MUXD/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_SRL32.U_G
AND_SRL32/I_TWMOD8_NE0.I_YES_RPM.I_NO_OREG.U_MUXF/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_SRL32.U_G
AND_SRL32/I_TWMOD8_NE0.I_YES_RPM.U_MUXA/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_SRL32.U_G
AND_SRL32/I_TWMOD8_NE0.I_YES_RPM.U_MUXB/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_SRL32.U_G
AND_SRL32/I_TWMOD8_NE0.I_YES_RPM.U_MUXC/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_SRL32.U_G
AND_SRL32/I_TWMOD8_NE0.I_YES_RPM.U_MUXD/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_SRL32.U_G
AND_SRL32/I_TWMOD8_NE0.I_YES_RPM.I_NO_OREG.U_MUXF/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_SRL32.U_G
AND_SRL32/I_TWMOD8_NE0.I_YES_RPM.U_MUXA/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_SRL32.U_G
AND_SRL32/I_TWMOD8_NE0.I_YES_RPM.U_MUXB/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_SRL32.U_G
AND_SRL32/I_TWMOD8_NE0.I_YES_RPM.U_MUXC/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_SRL32.U_G
AND_SRL32/I_TWMOD8_NE0.I_YES_RPM.U_MUXD/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_
RD_COL_ADDR_B/u_cnt/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_
RD_COL_ADDR_B/u_cnt/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_
RD_COL_ADDR_B/u_cnt/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_
RD_COL_ADDR_B/u_cnt/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_
RD_COL_ADDR_B/u_cnt/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_
RD_COL_ADDR_A/u_cnt/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_
RD_COL_ADDR_A/u_cnt/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_
RD_COL_ADDR_A/u_cnt/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_
RD_COL_ADDR_A/u_cnt/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_
RD_COL_ADDR_A/u_cnt/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_
RD_COL_ADDR_A/u_cnt/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR
/G[9].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR
/G[8].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR
/G[7].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR
/G[6].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR
/G[5].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR
/G[4].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR
/G[3].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR
/G[2].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR
/G[1].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR
/G[0].GnH.U_MUXCY/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_SRL3
2.U_GAND_SRL32/I_TWMOD8_NE0.I_YES_RPM.U_MUXD/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_SRL3
2.U_GAND_SRL32/I_TWMOD8_NE0.I_YES_RPM.U_MUXC/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_SRL3
2.U_GAND_SRL32/I_TWMOD8_NE0.I_YES_RPM.U_MUXB/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_SRL3
2.U_GAND_SRL32/I_TWMOD8_NE0.I_YES_RPM.U_MUXA/MUXCY_L_BUF
LOCALBUF
		i_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_SRL3
2.U_GAND_SRL32/I_TWMOD8_NE0.I_YES_RPM.I_OREG.U_MUXF/MUXCY_L_BUF
LUT1 		u_ddr2_top_0/u_mem_if_top/u_ctrl/Mcount_rfc_cnt_r_cy<0>_rt
LUT1 		u_ddr2_top_0/u_mem_if_top/u_ctrl/Mcount_refi_cnt_r_cy<10>_rt
LUT1 		u_ddr2_top_0/u_mem_if_top/u_ctrl/Mcount_refi_cnt_r_cy<9>_rt
LUT1 		u_ddr2_top_0/u_mem_if_top/u_ctrl/Mcount_refi_cnt_r_cy<8>_rt
LUT1 		u_ddr2_top_0/u_mem_if_top/u_ctrl/Mcount_refi_cnt_r_cy<7>_rt
LUT1 		u_ddr2_top_0/u_mem_if_top/u_ctrl/Mcount_refi_cnt_r_cy<6>_rt
LUT1 		u_ddr2_top_0/u_mem_if_top/u_ctrl/Mcount_refi_cnt_r_cy<5>_rt
LUT1 		u_ddr2_top_0/u_mem_if_top/u_ctrl/Mcount_refi_cnt_r_cy<4>_rt
LUT1 		u_ddr2_top_0/u_mem_if_top/u_ctrl/Mcount_refi_cnt_r_cy<3>_rt
LUT1 		u_ddr2_top_0/u_mem_if_top/u_ctrl/Mcount_refi_cnt_r_cy<2>_rt
LUT1 		u_ddr2_top_0/u_mem_if_top/u_ctrl/Mcount_refi_cnt_r_cy<1>_rt
LUT1
		u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/Mmult__COND_23_Madd_c
y<3>_rt
LUT1
		u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/Mmult__COND_23_Madd_c
y<4>_rt
LUT1
		u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/Mmult__COND_32_Madd_c
y<3>_rt
LUT1
		u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/Mmult__COND_32_Madd_c
y<4>_rt
LUT1 		u_ddr2_top_0/u_mem_if_top/u_ctrl/Mcount_refi_cnt_r_xor<11>_rt
INV
		u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/clk1801_INV_
0
INV 		u_ddr2_infrastructure/sys_rst1_INV_0
INV
		u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq/dq_iddr_clk1_
INV_0
INV
		u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq/dq_iddr_clk1_
INV_0
INV
		u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq/dq_iddr_clk1_
INV_0
INV
		u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq/dq_iddr_clk1_
INV_0
INV
		u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq/dq_iddr_clk1_
INV_0
INV
		u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq/dq_iddr_clk1_
INV_0
INV
		u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq/dq_iddr_clk1_
INV_0
INV
		u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq/dq_iddr_clk1_I
NV_0
LUT1 		i_icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_LUT
LUT1 		i_icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[4].U_LUT
LUT1 		i_icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[3].U_LUT
LUT1 		i_icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_LUT
LUT1 		i_icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_LUT
LUT1 		i_icon/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].U_LUT
INV 		i_icon/U0/U_ICON/U_STAT/U_STATCMD_n
INV 		i_ila/U0/I_YES_D.U_ILA/U_STAT/U_STATCMD_n
LUT6
		i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_M
UX16A/U_MUX8B/U_MUX4B/YES_LUT6.U_LUT6
LUT6
		i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_M
UX16B/U_MUX8B/U_MUX4A/YES_LUT6.U_LUT6
LUT6
		i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_M
UX16B/U_MUX8B/U_MUX4B/YES_LUT6.U_LUT6
LUT6
		i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_M
UX16B/U_MUX8A/U_MUX4A/YES_LUT6.U_LUT6
LUT6
		i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_M
UX16B/U_MUX8A/U_MUX4B/YES_LUT6.U_LUT6
LUT6
		i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_M
UX16C/U_MUX8B/U_MUX4A/YES_LUT6.U_LUT6
LUT6
		i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_M
UX16C/U_MUX8B/U_MUX4B/YES_LUT6.U_LUT6
LUT6
		i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_M
UX16C/U_MUX8A/U_MUX4A/YES_LUT6.U_LUT6
LUT6
		i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_M
UX16C/U_MUX8A/U_MUX4B/YES_LUT6.U_LUT6
LUT6
		i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_M
UX16D/U_MUX8B/U_MUX4A/YES_LUT6.U_LUT6
LUT6
		i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_M
UX16D/U_MUX8B/U_MUX4B/YES_LUT6.U_LUT6
LUT6
		i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_M
UX16D/U_MUX8A/U_MUX4A/YES_LUT6.U_LUT6
LUT6
		i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_M
UX16D/U_MUX8A/U_MUX4B/YES_LUT6.U_LUT6
LUT1 		i_ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_LUT
LUT1 		i_ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_LUT
LUT1 		i_ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_LUT
LUT1 		i_ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_LUT
LUT1 		i_ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_LUT
LUT1 		i_ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_LUT
LUT1 		i_ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_LUT
LUT1 		i_ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_LUT
LUT1 		i_ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_LUT
LUT1 		i_ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U
_SCNT/G[9].U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U
_SCNT/G[8].U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U
_SCNT/G[7].U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U
_SCNT/G[6].U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U
_SCNT/G[5].U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U
_SCNT/G[4].U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U
_SCNT/G[3].U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U
_SCNT/G[2].U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U
_SCNT/G[1].U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U
_SCNT/G[0].U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[9]
.U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[8]
.U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[7]
.U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[6]
.U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[5]
.U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[4]
.U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[3]
.U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[2]
.U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[1]
.U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT/G[0]
.U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_
RD_COL_ADDR_B/u_cnt/G[5].U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_
RD_COL_ADDR_B/u_cnt/G[4].U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_
RD_COL_ADDR_B/u_cnt/G[3].U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_
RD_COL_ADDR_B/u_cnt/G[2].U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_
RD_COL_ADDR_B/u_cnt/G[1].U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_
RD_COL_ADDR_B/u_cnt/G[0].U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_
RD_COL_ADDR_A/u_cnt/G[6].U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_
RD_COL_ADDR_A/I_WIDTH_7.u_tc_1
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_
RD_COL_ADDR_A/u_cnt/G[5].U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_
RD_COL_ADDR_A/u_cnt/G[4].U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_
RD_COL_ADDR_A/u_cnt/G[3].U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_
RD_COL_ADDR_A/u_cnt/G[2].U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_
RD_COL_ADDR_A/u_cnt/G[1].U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_
RD_COL_ADDR_A/u_cnt/G[0].U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR
/G[10].U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR
/G[9].U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR
/G[8].U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR
/G[7].U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR
/G[6].U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR
/G[5].U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR
/G[4].U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR
/G[3].U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR
/G[2].U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR
/G[1].U_LUT
LUT1
		i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR
/G[0].U_LUT

Section 6 - IOB Properties
--------------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Strength | Rate |              |          | Delay    |
+-------------------------------------------------------------------------------------------------------------------------------------------------+
| clk200_n                           | IOB              | INPUT     | See master           |          |      |              |          |          |
| clk200_p                           | IOB              | INPUT     | LVDS_25              |          |      |              |          |          |
| ddr2_a<0>                          | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| ddr2_a<1>                          | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| ddr2_a<2>                          | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| ddr2_a<3>                          | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| ddr2_a<4>                          | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| ddr2_a<5>                          | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| ddr2_a<6>                          | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| ddr2_a<7>                          | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| ddr2_a<8>                          | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| ddr2_a<9>                          | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| ddr2_a<10>                         | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| ddr2_a<11>                         | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| ddr2_a<12>                         | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| ddr2_ba<0>                         | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| ddr2_ba<1>                         | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| ddr2_cas_n                         | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| ddr2_ck<0>                         | IOB              | OUTPUT    | DIFF_SSTL18_II       |          |      | ODDR         |          |          |
| ddr2_ck<1>                         | IOB              | OUTPUT    | DIFF_SSTL18_II       |          |      | ODDR         |          |          |
| ddr2_ck_n<0>                       | IOB              | OUTPUT    | DIFF_SSTL18_II       |          |      | ODDR         |          |          |
| ddr2_ck_n<1>                       | IOB              | OUTPUT    | DIFF_SSTL18_II       |          |      | ODDR         |          |          |
| ddr2_cke<0>                        | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| ddr2_cs_n<0>                       | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| ddr2_dm<0>                         | IOB              | OUTPUT    | SSTL18_II            |          |      | ODDR         |          |          |
| ddr2_dm<1>                         | IOB              | OUTPUT    | SSTL18_II            |          |      | ODDR         |          |          |
| ddr2_dm<2>                         | IOB              | OUTPUT    | SSTL18_II            |          |      | ODDR         |          |          |
| ddr2_dm<3>                         | IOB              | OUTPUT    | SSTL18_II            |          |      | ODDR         |          |          |
| ddr2_dm<4>                         | IOB              | OUTPUT    | SSTL18_II            |          |      | ODDR         |          |          |
| ddr2_dm<5>                         | IOB              | OUTPUT    | SSTL18_II            |          |      | ODDR         |          |          |
| ddr2_dm<6>                         | IOB              | OUTPUT    | SSTL18_II            |          |      | ODDR         |          |          |
| ddr2_dm<7>                         | IOB              | OUTPUT    | SSTL18_II            |          |      | ODDR         |          |          |
| ddr2_dq<0>                         | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<1>                         | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<2>                         | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<3>                         | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<4>                         | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<5>                         | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<6>                         | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<7>                         | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<8>                         | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<9>                         | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<10>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<11>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<12>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<13>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<14>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<15>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<16>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<17>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<18>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<19>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<20>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<21>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<22>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<23>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<24>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<25>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<26>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<27>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<28>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<29>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<30>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<31>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<32>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<33>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<34>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<35>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<36>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<37>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<38>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<39>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<40>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<41>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<42>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<43>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<44>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<45>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<46>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<47>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<48>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<49>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<50>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<51>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<52>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<53>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<54>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<55>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<56>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<57>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<58>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<59>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<60>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<61>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<62>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dq<63>                        | IOB              | BIDIR     | SSTL18_II_DCI        |          |      | IDDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TDDR         |          |          |
| ddr2_dqs<0>                        | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | TFF          |          |          |
| ddr2_dqs<1>                        | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | TFF          |          |          |
| ddr2_dqs<2>                        | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | TFF          |          |          |
| ddr2_dqs<3>                        | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | TFF          |          |          |
| ddr2_dqs<4>                        | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | TFF          |          |          |
| ddr2_dqs<5>                        | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | TFF          |          |          |
| ddr2_dqs<6>                        | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | TFF          |          |          |
| ddr2_dqs<7>                        | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |          |      | ODDR         |          | VARIABLE |
|                                    |                  |           |                      |          |      | TFF          |          |          |
| ddr2_dqs_n<0>                      | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TFF          |          |          |
| ddr2_dqs_n<1>                      | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TFF          |          |          |
| ddr2_dqs_n<2>                      | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TFF          |          |          |
| ddr2_dqs_n<3>                      | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TFF          |          |          |
| ddr2_dqs_n<4>                      | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TFF          |          |          |
| ddr2_dqs_n<5>                      | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TFF          |          |          |
| ddr2_dqs_n<6>                      | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TFF          |          |          |
| ddr2_dqs_n<7>                      | IOB              | BIDIR     | DIFF_SSTL18_II_DCI   |          |      | ODDR         |          |          |
|                                    |                  |           |                      |          |      | TFF          |          |          |
| ddr2_odt<0>                        | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| ddr2_ras_n                         | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| ddr2_we_n                          | IOB              | OUTPUT    | SSTL18_II            |          |      | OFF          |          |          |
| error                              | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| phy_init_done                      | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| sys_clk_n                          | IOB              | INPUT     | See master           |          |      |              |          |          |
| sys_clk_p                          | IOB              | INPUT     | LVDS_25              |          |      |              |          |          |
| sys_rst_n                          | IOB              | INPUT     | LVCMOS18             |          |      |              |          |          |
+-------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
i_ila/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_CDONE_MSET
i_ila/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_CMPRESET_MSET
i_ila/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_NS0_MSET
i_ila/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_NS1_MSET
i_ila/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_SCRST_MSET
i_ila/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_U_CAP_ADDRGEN_U_SCNT_CMP_I_SRL32.U_GAND
_SRL32_MSET
i_ila/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_HCMP_I_SRL32.U_GAN
D_SRL32_MSET
i_ila/U0_I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL_U_CAP_ADDRGEN_U_WCNT_LCMP_I_SRL32.U_GAN
D_SRL32_MSET
i_ila/U0_I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_SRL32.
U_GAND_SRL32_MSET
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[0].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[10].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[11].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[12].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[13].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[14].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[15].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[16].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[17].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[18].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[19].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[1].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[20].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[21].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[22].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[23].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[24].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[25].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[26].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[27].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[28].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[29].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[2].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[30].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[31].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[32].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[33].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[34].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[35].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[36].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[37].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[38].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[39].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[3].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[40].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[41].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[42].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[43].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[44].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[45].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[46].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[47].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[48].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[49].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[4].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[50].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[51].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[52].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[53].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[54].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[55].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[56].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[57].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[58].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[59].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[5].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[60].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[61].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[62].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[63].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[6].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[7].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[8].u_iob_dq_stg2_capture
u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io_gen_dq[9].u_iob_dq_stg2_capture

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------


Section 10 - Modular Design Summary
-----------------------------------
Modular Design not used for this design.

Section 11 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Development System Reference Guide "TRACE" chapter.

Section 12 - Configuration String Details
-----------------------------------------
DCM_ADV "u_ddr2_infrastructure/u_dcm_base":
CLKDV_DIVIDE:2.0
CLKFX_DIVIDE:1
CLKFX_MULTIPLY:4
CLKIN_DIVIDE_BY_2:FALSE
CLKOUT_PHASE_SHIFT:NONE
CLK_FEEDBACK:1X
DCM_CLKDV_CLKFX_ALIGNMENT:TRUE
DCM_CLKFB_IODLY_MUXINSEL:PASS
DCM_CLKFB_IODLY_MUXOUT_SEL:PASS
DCM_CLKIN_IODLY_MUXINSEL:PASS
DCM_CLKIN_IODLY_MUXOUT_SEL:PASS
DCM_CLKLOST_EN:DISABLE
DCM_COM_PWC_FB_EN:FALSE
DCM_COM_PWC_REF_EN:FALSE
DCM_EXT_FB_EN:FALSE
DCM_INPUTMUX_EN:FALSE
DCM_LOCK_HIGH_B:FALSE
DCM_OPTINV_PSEN:FALSE
DCM_OPTINV_PSINCDEC:FALSE
DCM_OPTINV_RST:FALSE
DCM_OPTINV_SKEW_IN:FALSE
DCM_OPTINV_SKEW_RST:FALSE
DCM_PERFORMANCE_MODE:MAX_SPEED
DCM_PLL_RST_DCM:FALSE
DCM_POWERDOWN_COMMON_EN_B:TRUE
DCM_REG_PWRD_CFG:FALSE
DCM_SCANMODE:FALSE
DCM_UNUSED_TAPS_POWERDOWN:TRUE
DCM_USE_REG_READY:TRUE
DCM_VREF_SOURCE:VBG_DLL
DCM_VREG_ENABLE:TRUE
DCM_WAIT_PLL:FALSE
DESKEW_ADJUST:17
DFS_AVE_FREQ_GAIN:2.0
DFS_AVE_FREQ_SAMPLE_INTERVAL:2
DFS_CFG_BYPASS:FALSE
DFS_EARLY_LOCK:FALSE
DFS_EN:FALSE
DFS_EN_RELRST_B:FALSE
DFS_FAST_UPDATE:FALSE
DFS_FREQUENCY_MODE:LOW
DFS_MPW_HIGH:TRUE
DFS_MPW_LOW:TRUE
DFS_OSCILLATOR_MODE:PHASE_FREQ_LOCK
DFS_OSC_ON_FX:FALSE
DFS_OUTPUT_PSDLY_ON_CONCUR:FALSE
DFS_PWRD_CLKIN_STOP_B:TRUE
DFS_PWRD_CLKIN_STOP_STICKY_B:TRUE
DFS_PWRD_REPLY_TIMES_OUT_B:TRUE
DFS_REF_ON_FX:FALSE
DFS_SYNC_TO_DLL:FALSE
DLL_CLKFB_STOPPED_PWRD_EN_B:TRUE
DLL_CLKIN_STOPPED_PWRD_EN_B:TRUE
DLL_DESKEW_LOCK_BY1:FALSE
DLL_ETPP_HOLD:FALSE
DLL_FDBKLOST_EN:FALSE
DLL_FREQUENCY_MODE:HIGH
DLL_PERIOD_LOCK_BY1:FALSE
DLL_PHASE_SHIFT_CALIBRATION:AUTO_DPS
DLL_PHASE_SHIFT_LOCK_BY1:FALSE
DLL_PWRD_ON_SCANMODE_B:TRUE
DLL_PWRD_STICKY_B:TRUE
DLL_SYNTH_CLOCK_SPEED:HALF
DLL_ZD1_EN:FALSE
DLL_ZD1_JF_OVERFLOW_HOLD:FALSE
DLL_ZD1_PWC_EN:FALSE
DLL_ZD2_EN:FALSE
DLL_ZD2_JF_OVERFLOW_HOLD:FALSE
DLL_ZD2_PWC_EN:FALSE
DUTY_CYCLE_CORRECTION:TRUE
MUX_INV_PLL_CLK:FALSE
MUX_INV_TEST_CLK:FALSE
STARTUP_WAIT:FALSE
CLKIN_PERIOD = 3.7500000000000000
FACTORY_JF = F0F0
PHASE_SHIFT = 0



Section 13 - Control Set Information
------------------------------------

CLOCK NET: clk0
   LOAD COUNT: 507 Slices (1435 BELs)

CLOCK NET: clk0
   ENABLE NET: GLOBAL_LOGIC1
   LOAD COUNT: 64 Slices (119 BELs)

CLOCK NET: clk0
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/af_valid_r1_or0000
   LOAD COUNT: 8 Slices (28 BELs)

CLOCK NET: clk0
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/af_valid_r2_or0000
   LOAD COUNT: 14 Slices (37 BELs)

CLOCK NET: clk0
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd7
   LOAD COUNT: 4 Slices (15 BELs)

CLOCK NET: clk0
       SR NET: GLOBAL_LOGIC1
      REV NET: i_ila/U0/I_YES_D.U_ILA/iARM
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd7
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: N192
      REV NET: i_ila/U0/I_YES_D.U_ILA/iARM
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd7
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: control<20>
      REV NET: i_ila/U0/I_YES_D.U_ILA/iARM
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd7
   LOAD COUNT: 2 Slices (8 BELs)

CLOCK NET: clk0
       SR NET: i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
      REV NET: i_ila/U0/I_YES_D.U_ILA/iARM
   ENABLE NET: i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_CE
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
      REV NET: i_ila/U0/I_YES_D.U_ILA/iARM
   ENABLE NET: i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_CE
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
      REV NET: i_ila/U0/I_YES_D.U_ILA/iARM
   ENABLE NET: i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_CE
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
      REV NET: i_ila/U0/I_YES_D.U_ILA/iARM
   ENABLE NET: i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
   LOAD COUNT: 3 Slices (10 BELs)

CLOCK NET: clk0
       SR NET: i_ila/U0/I_YES_D.U_ILA/U_RST/PRE_RESET0
      REV NET: i_ila/U0/I_YES_D.U_ILA/iARM
   ENABLE NET: i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
   LOAD COUNT: 4 Slices (8 BELs)

CLOCK NET: clk0
       SR NET: i_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR
      REV NET: i_ila/U0/I_YES_D.U_ILA/iARM
   ENABLE NET: i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE
   LOAD COUNT: 1 Slice (2 BELs)

CLOCK NET: clk0
       SR NET: i_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR
      REV NET: i_ila/U0/I_YES_D.U_ILA/iARM
   ENABLE NET: i_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: i_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>
      REV NET: i_ila/U0/I_YES_D.U_ILA/iARM
   ENABLE NET: i_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: i_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iCLR
      REV NET: i_ila/U0/I_YES_D.U_ILA/iARM
   ENABLE NET: i_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT
   LOAD COUNT: 1 Slice (2 BELs)

CLOCK NET: clk0
       SR NET: i_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iCLR
      REV NET: i_ila/U0/I_YES_D.U_ILA/iARM
   ENABLE NET: i_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: i_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
      REV NET: i_ila/U0/I_YES_D.U_ILA/iARM
   ENABLE NET: i_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: i_ila/U0/I_YES_D.U_ILA/U_STAT/ACTRESET_pulse
      REV NET: i_ila/U0/I_YES_D.U_ILA/iARM
   ENABLE NET: i_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: i_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR
      REV NET: i_ila/U0/I_YES_D.U_ILA/iARM
   ENABLE NET: i_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iDOUT
   LOAD COUNT: 1 Slice (2 BELs)

CLOCK NET: clk0
       SR NET: i_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR
      REV NET: i_ila/U0/I_YES_D.U_ILA/iARM
   ENABLE NET: i_ila/U0/I_YES_D.U_ILA/U_STAT/DSTAT_en_dly1
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: i_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
      REV NET: i_ila/U0/I_YES_D.U_ILA/iARM
   ENABLE NET: i_ila/U0/I_YES_D.U_ILA/U_STAT/DSTAT_en_dly1
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: i_ila/U0/I_YES_D.U_ILA/iARM
      REV NET: i_ila/U0/I_YES_D.U_ILA/iARM
   ENABLE NET: i_ila/U0/I_YES_D.U_ILA/U_STAT/DSTAT_en_dly1
   LOAD COUNT: 2 Slices (2 BELs)

CLOCK NET: clk0
       SR NET: i_ila/U0/I_YES_D.U_ILA/iARM
      REV NET: i_ila/U0/I_YES_D.U_ILA/iARM
   ENABLE NET: i_ila/U0/I_YES_D.U_ILA/U_STAT/DSTAT_load
   LOAD COUNT: 1 Slice (2 BELs)

CLOCK NET: clk0
       SR NET: i_ila/U0/I_YES_D.U_ILA/iARM
      REV NET: i_ila/U0/I_YES_D.U_ILA/iARM
   ENABLE NET: i_ila/U0/I_YES_D.U_ILA/U_STAT/NS_load
   LOAD COUNT: 4 Slices (10 BELs)

CLOCK NET: clk0
       SR NET: i_ila/U0/I_YES_D.U_ILA/iARM
      REV NET: i_ila/U0/I_YES_D.U_ILA/iRESET<0>
   ENABLE NET: i_ila/U0/I_YES_D.U_ILA/U_STAT/NS_load
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: i_ila/U0/I_YES_D.U_ILA/iCAP_DONE
      REV NET: i_ila/U0/I_YES_D.U_ILA/iARM
   ENABLE NET: i_ila/U0/I_YES_D.U_ILA/U_STAT/NS_load
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: i_ila/U0/I_YES_D.U_ILA/iCAP_TRIGGER_OUT
      REV NET: i_ila/U0/I_YES_D.U_ILA/iRESET<0>
   ENABLE NET: i_ila/U0/I_YES_D.U_ILA/U_STAT/NS_load
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: i_ila/U0/I_YES_D.U_ILA/iRESET<0>
      REV NET: i_ila/U0/I_YES_D.U_ILA/iRESET<0>
   ENABLE NET: i_ila/U0/I_YES_D.U_ILA/U_STAT/NS_load
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: i_ila/U0/I_YES_D.U_ILA/iRESET<1>
      REV NET: i_ila/U0/I_YES_D.U_ILA/iRESET<0>
   ENABLE NET: i_ila/U0/I_YES_D.U_ILA/U_STAT/NS_load
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: i_ila/U0/I_YES_D.U_ILA/iRESET<2>
      REV NET: i_ila/U0/I_YES_D.U_ILA/iRESET<0>
   ENABLE NET: i_ila/U0/I_YES_D.U_ILA/U_STAT/NS_load
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: i_ila/U0/I_YES_D.U_ILA/iRESET<3>
      REV NET: i_ila/U0/I_YES_D.U_ILA/iRESET<0>
   ENABLE NET: i_ila/U0/I_YES_D.U_ILA/U_STAT/NS_load
   LOAD COUNT: 2 Slices (3 BELs)

CLOCK NET: clk0
       SR NET: i_ila/U0/I_YES_D.U_ILA/iRESET<4>
      REV NET: i_ila/U0/I_YES_D.U_ILA/iRESET<0>
   ENABLE NET: i_ila/U0/I_YES_D.U_ILA/U_STAT/NS_load
   LOAD COUNT: 1 Slice (2 BELs)

CLOCK NET: clk0
       SR NET: i_ila/U0/I_YES_D.U_ILA/iRESET<5>
      REV NET: i_ila/U0/I_YES_D.U_ILA/iRESET<0>
   ENABLE NET: i_ila/U0/I_YES_D.U_ILA/U_STAT/NS_load
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: i_ila/U0/I_YES_D.U_ILA/iRESET<6>
      REV NET: i_ila/U0/I_YES_D.U_ILA/iRESET<0>
   ENABLE NET: i_ila/U0/I_YES_D.U_ILA/U_STAT/NS_load
   LOAD COUNT: 10 Slices (24 BELs)

CLOCK NET: clk0
       SR NET: i_ila/U0/I_YES_D.U_ILA/iRESET<6>
      REV NET: i_ila/U0/I_YES_D.U_ILA/iRESET<0>
   ENABLE NET: i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE
   LOAD COUNT: 3 Slices (10 BELs)

CLOCK NET: clk0
       SR NET: i_ila/U0/I_YES_D.U_ILA/iRESET<7>
      REV NET: i_ila/U0/I_YES_D.U_ILA/iRESET<0>
   ENABLE NET: i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE
   LOAD COUNT: 2 Slices (2 BELs)

CLOCK NET: clk0
       SR NET: u_ddr2_infrastructure/rst_tmp
      REV NET: i_ila/U0/I_YES_D.U_ILA/iRESET<0>
   ENABLE NET: i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE
   LOAD COUNT: 8 Slices (27 BELs)

CLOCK NET: clk0
       SR NET: u_ddr2_tb_top_0/app_af_afull_r2
      REV NET: i_ila/U0/I_YES_D.U_ILA/iRESET<0>
   ENABLE NET: i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_tb_top_0/app_wdf_afull_r2
      REV NET: i_ila/U0/I_YES_D.U_ILA/iRESET<0>
   ENABLE NET: i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_tb_top_0/rst_r1
      REV NET: i_ila/U0/I_YES_D.U_ILA/iRESET<0>
   ENABLE NET: i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE
   LOAD COUNT: 1 Slice (2 BELs)

CLOCK NET: clk0
       SR NET: u_ddr2_tb_top_0/state_FSM_FFd1
      REV NET: i_ila/U0/I_YES_D.U_ILA/iRESET<0>
   ENABLE NET: i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_tb_top_0/u_tb_test_cmp/byte_err_fall_r<5>
      REV NET: i_ila/U0/I_YES_D.U_ILA/iRESET<0>
   ENABLE NET: i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_tb_top_0/u_tb_test_cmp/byte_err_rise_r<5>
      REV NET: i_ila/U0/I_YES_D.U_ILA/iRESET<0>
   ENABLE NET: i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_tb_top_0/u_tb_test_cmp/rst_r1
      REV NET: i_ila/U0/I_YES_D.U_ILA/iRESET<0>
   ENABLE NET: i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_tb_top_0/u_tb_test_cmp/rst_r1
      REV NET: i_ila/U0/I_YES_D.U_ILA/iRESET<0>
   ENABLE NET: u_ddr2_tb_top_0/u_tb_test_cmp/error_tmp_r_and0000
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_tb_top_0/u_tb_test_cmp/rst_r1
      REV NET: i_ila/U0/I_YES_D.U_ILA/iRESET<0>
   ENABLE NET: u_ddr2_tb_top_0/u_tb_test_cmp/rd_data_valid_r2
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_tb_top_0/u_tb_test_gen/u_addr_gen/rst_r1
      REV NET: i_ila/U0/I_YES_D.U_ILA/iRESET<0>
   ENABLE NET: u_ddr2_tb_top_0/u_tb_test_cmp/rd_data_valid_r2
   LOAD COUNT: 2 Slices (4 BELs)

CLOCK NET: clk0
       SR NET: u_ddr2_tb_top_0/u_tb_test_gen/u_addr_gen/rst_r1
      REV NET: i_ila/U0/I_YES_D.U_ILA/iRESET<0>
   ENABLE NET: u_ddr2_tb_top_0/wr_addr_en
   LOAD COUNT: 2 Slices (6 BELs)

CLOCK NET: clk0
       SR NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/N6
      REV NET: i_ila/U0/I_YES_D.U_ILA/iRESET<0>
   ENABLE NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_valid_r
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/N7
      REV NET: i_ila/U0/I_YES_D.U_ILA/iRESET<0>
   ENABLE NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_valid_r
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/N8
      REV NET: i_ila/U0/I_YES_D.U_ILA/iRESET<0>
   ENABLE NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_valid_r
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/N9
      REV NET: i_ila/U0/I_YES_D.U_ILA/iRESET<0>
   ENABLE NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_valid_r
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/N10
      REV NET: i_ila/U0/I_YES_D.U_ILA/iRESET<0>
   ENABLE NET: u_ddr2_tb_top_0/wr_data_en
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/N11
      REV NET: i_ila/U0/I_YES_D.U_ILA/iRESET<0>
   ENABLE NET: u_ddr2_tb_top_0/wr_data_en
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/N12
      REV NET: i_ila/U0/I_YES_D.U_ILA/iRESET<0>
   ENABLE NET: u_ddr2_tb_top_0/wr_data_en
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/N13
      REV NET: i_ila/U0/I_YES_D.U_ILA/iRESET<0>
   ENABLE NET: u_ddr2_tb_top_0/wr_data_en
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/N14
      REV NET: i_ila/U0/I_YES_D.U_ILA/iRESET<0>
   ENABLE NET: u_ddr2_tb_top_0/wr_data_en
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/N15
      REV NET: i_ila/U0/I_YES_D.U_ILA/iRESET<0>
   ENABLE NET: u_ddr2_tb_top_0/wr_data_en
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/N16
      REV NET: i_ila/U0/I_YES_D.U_ILA/iRESET<0>
   ENABLE NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_valid_r
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/N17
      REV NET: i_ila/U0/I_YES_D.U_ILA/iRESET<0>
   ENABLE NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_valid_r
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/N18
      REV NET: i_ila/U0/I_YES_D.U_ILA/iRESET<0>
   ENABLE NET: u_ddr2_tb_top_0/wr_data_en
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/N18
      REV NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rst_r1
   ENABLE NET: u_ddr2_tb_top_0/wr_data_en
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/N19
      REV NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rst_r1
   ENABLE NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_valid_r
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/N19
      REV NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rst_r1
   ENABLE NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_valid_r
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/N20
      REV NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rst_r1
   ENABLE NET: u_ddr2_tb_top_0/wr_data_en
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/N21
      REV NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rst_r1
   ENABLE NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_valid_r
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rst_r1
      REV NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rst_r1
   ENABLE NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_valid_r
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rst_r1
      REV NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rst_r1
   ENABLE NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rd_data_valid_r
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rst_r1
      REV NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rst_r1
   ENABLE NET: u_ddr2_tb_top_0/wr_data_en
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_tb_top_0/wr_data_en_or0000
      REV NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rst_r1
   ENABLE NET: u_ddr2_tb_top_0/wr_data_en
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/af_empty
      REV NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rst_r1
   ENABLE NET: u_ddr2_tb_top_0/wr_data_en
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/Mcount_rd_to_wr_cnt_r_val
      REV NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rst_r1
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_cnt_r_not0000
   LOAD COUNT: 2 Slices (3 BELs)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/Mcount_wr_to_rd_cnt_r_val
      REV NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rst_r1
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_cnt_r_not0000
   LOAD COUNT: 2 Slices (4 BELs)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/af_cmd_r2<0>
      REV NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rst_r1
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_cnt_r_not0000
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/auto_cnt_r_or0000
      REV NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rst_r1
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1<3>
   LOAD COUNT: 1 Slice (2 BELs)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/ctrl_rden
      REV NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rst_r1
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1<3>
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/ddr_ras_n_r_or0000
      REV NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rst_r1
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1<3>
   LOAD COUNT: 1 Slice (2 BELs)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/precharge_ok_r_or0000
      REV NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rst_r1
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/precharge_ok_r_cmp_le0000
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_af_flag_r_or0000
      REV NET: u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen/rst_r1
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_af_flag_r_not0001_inv
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_cnt_r_cst
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_3
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_cnt_r_not0000
   LOAD COUNT: 1 Slice (2 BELs)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_rden_ok_r_not0001
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_3
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_cnt_r_not0000
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/ref_flag_r
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_3
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd11
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_ok_r_inv
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_3
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd11
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_ok_r_not0001
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_3
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd11
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/refi_cnt_r_or0000
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_3
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd11
   LOAD COUNT: 3 Slices (12 BELs)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_3
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/af_valid_r_or0000
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_3
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/af_valid_r_or0000
   LOAD COUNT: 3 Slices (3 BELs)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_2
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_3
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/af_valid_r_or0000
   LOAD COUNT: 5 Slices (5 BELs)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_2
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_3
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_3
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_3
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/phy_init_done_r
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_3
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_3
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/af_valid_r1_or0000
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_3
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_3
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/af_valid_r2_or0000
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_inv
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_3
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/af_valid_r2_or0000
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1<5>
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_3
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r1<3>
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_3
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rd_to_wr_ok_r_cmp_le0000
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_3
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_cmp_ge0000
   LOAD COUNT: 1 Slice (3 BELs)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_2
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_cnt_r_cmp_ge0000
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd3
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_3
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rdburst_rden_ok_r
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_3
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_ok_r_cmp_le0000
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_3
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_cmp_ge0000
   LOAD COUNT: 1 Slice (3 BELs)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_2
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_cnt_r_cmp_ge0000
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd4
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_3
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_wren_ok_r
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd7
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_3
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_wren_ok_r
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd7
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_3
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rcd_cnt_ok_r_cmp_le0000
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd7
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_3
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rcd_cnt_r_not0000
   LOAD COUNT: 1 Slice (4 BELs)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd7
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_3
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/trrd_cnt_ok_r_cmp_le0000
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd7
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_3
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/trrd_cnt_r_not0000
   LOAD COUNT: 1 Slice (3 BELs)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd7
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/trrd_cnt_r_not0000
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd8
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rp_cnt_ok_r_cmp_le0000
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd8
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rp_cnt_r_not0000
   LOAD COUNT: 1 Slice (4 BELs)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd11
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_cnt_r_not0000
   LOAD COUNT: 2 Slices (8 BELs)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd11
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_ok_r_cmp_le0000
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd11
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_ok_r_cmp_le0000
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_FSM_FFd8-In25
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rfc_ok_r_cmp_le0000
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/state_r_cmp_eq00011
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_cnt_r_not0000
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r1_0_and0000_inv
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_cnt_r_not0000
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r_1_or0000
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_cnt_r_not0000
   LOAD COUNT: 2 Slices (2 BELs)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/two_t_enable_r_2_or0000
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_cnt_r_not0000
   LOAD COUNT: 2 Slices (2 BELs)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/wrburst_wren_ok_r_not0001
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_cnt_r_not0000
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_disable_r_0_or0000
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_cnt_r_not0000
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/phy_init_rden_r1
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_cnt_r_not0000
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<0>
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_cnt_r_not0000
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk90
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<0>
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/wr_to_rd_cnt_r_not0000
   LOAD COUNT: 50 Slices (154 BELs)

CLOCK NET: clk90
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<0>
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1
   ENABLE NET: GLOBAL_LOGIC1
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk90
       SR NET: u_ddr2_infrastructure/rst_tmp
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1
   ENABLE NET: GLOBAL_LOGIC1
   LOAD COUNT: 9 Slices (31 BELs)

CLOCK NET: clk90
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270<0>
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1
   ENABLE NET: GLOBAL_LOGIC1
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk90
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270<1>
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1
   ENABLE NET: GLOBAL_LOGIC1
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk90
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/init_wdf_cnt_r<0>
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1
   ENABLE NET: GLOBAL_LOGIC1
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk90
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/rst90_r
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/calib_rden_90_r
   LOAD COUNT: 1 Slice (4 BELs)

CLOCK NET: clk200
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/rst90_r
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/calib_rden_90_r
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk200
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/rst90_r
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1
   ENABLE NET: GLOBAL_LOGIC1
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clk200
       SR NET: u_ddr2_infrastructure/dcm_lock_inv
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1
   ENABLE NET: GLOBAL_LOGIC1
   LOAD COUNT: 7 Slices (25 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/dcm_lock_inv
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1
   ENABLE NET: GLOBAL_LOGIC1
   LOAD COUNT: 115 Slices (289 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/dcm_lock_inv
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1
   ENABLE NET: GLOBAL_LOGIC1
   LOAD COUNT: 6 Slices (6 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/dcm_lock_inv
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_bit_time_tap_cnt_not0001
   LOAD COUNT: 2 Slices (6 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/dcm_lock_inv
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_first_edge_tap_cnt_not0001
   LOAD COUNT: 2 Slices (6 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/dcm_lock_inv
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_found_window_not0001
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/dcm_lock_inv
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_rise_last_neg_not0001
   LOAD COUNT: 2 Slices (2 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/dcm_lock_inv
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_rd_data_rise_last_pos_not0001
   LOAD COUNT: 1 Slice (2 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/dcm_lock_inv
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_adj_inc_not0001
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/dcm_lock_inv
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_seek_left_not0001
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/dcm_lock_inv
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd3
   LOAD COUNT: 4 Slices (5 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/dcm_lock_inv
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done<2>
   LOAD COUNT: 2 Slices (8 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/dcm_lock_inv
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_0_not0001
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/dcm_lock_inv
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_dly_1_not0001
   LOAD COUNT: 17 Slices (39 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/dcm_lock_inv
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_0_ren_not0000
   LOAD COUNT: 2 Slices (5 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/dcm_lock_inv
      REV NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/rst_r1_1
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rstdiv_inv
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: N01
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_32
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rstdiv_inv
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: N12
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_33
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rstdiv_inv
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: N14
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_33
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rstdiv_inv
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: N120
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rstdiv_inv
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: N126
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rstdiv_inv
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rst_tmp
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rstdiv_inv
   LOAD COUNT: 20 Slices (52 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_1
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_0_ren_not0000
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_1
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_mux_1_not0001
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_1
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_mux_2_not0001
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_1
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_mux_3_not0001
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_1
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_mux_4_not0001
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_1
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_mux_5_not0001
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_1
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_mux_6_not0001
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_1
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_mux_7_not0001
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_2
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_39_not0001
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_2
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_inc_not0001
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_3
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_39_not0001
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_5
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_39_not0001
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_6
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_39_not0001
   LOAD COUNT: 5 Slices (5 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_6
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_0_not0002
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_6
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_39_not0001
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_39_not0001
   LOAD COUNT: 5 Slices (9 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_8
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_39_not0001
   LOAD COUNT: 3 Slices (7 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_9
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_39_not0001
   LOAD COUNT: 4 Slices (9 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_10
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_39_not0001
   LOAD COUNT: 3 Slices (6 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_11
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_39_not0001
   LOAD COUNT: 5 Slices (10 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_12
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_39_not0001
   LOAD COUNT: 4 Slices (9 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_13
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_39_not0001
   LOAD COUNT: 3 Slices (7 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_14
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_39_not0001
   LOAD COUNT: 5 Slices (5 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_15
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_39_not0001
   LOAD COUNT: 5 Slices (9 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_16
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_39_not0001
   LOAD COUNT: 3 Slices (9 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_17
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_39_not0001
   LOAD COUNT: 2 Slices (3 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_18
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_39_not0001
   LOAD COUNT: 5 Slices (7 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_19
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_39_not0001
   LOAD COUNT: 2 Slices (2 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_20
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_39_not0001
   LOAD COUNT: 2 Slices (3 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_21
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_39_not0001
   LOAD COUNT: 2 Slices (3 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_22
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_39_not0001
   LOAD COUNT: 2 Slices (8 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_23
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_39_not0001
   LOAD COUNT: 2 Slices (2 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_24
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_39_not0001
   LOAD COUNT: 2 Slices (2 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_25
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_39_not0001
   LOAD COUNT: 3 Slices (7 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_26
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_39_not0001
   LOAD COUNT: 4 Slices (8 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_26
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_3_not0001
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_27
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_3_not0001
   LOAD COUNT: 6 Slices (8 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_28
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_3_not0001
   LOAD COUNT: 6 Slices (7 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_29
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_3_not0001
   LOAD COUNT: 8 Slices (10 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_30
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_done_tmp_3_not0001
   LOAD COUNT: 2 Slices (2 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_30
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_max_tap_and0000
   LOAD COUNT: 1 Slice (4 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_31
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_max_tap_and0000
   LOAD COUNT: 2 Slices (6 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_31
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_max_tap_and0000
   LOAD COUNT: 1 Slice (2 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_32
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_max_tap_and0000
   LOAD COUNT: 3 Slices (5 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_33
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_max_tap_and0000
   LOAD COUNT: 3 Slices (5 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_34
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_max_tap_and0000
   LOAD COUNT: 6 Slices (10 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_35
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_max_tap_and0000
   LOAD COUNT: 2 Slices (2 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_35
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r
   LOAD COUNT: 1 Slice (3 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_35
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/done_200us_r_inv
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_35
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_cnt_r_or0001
   LOAD COUNT: 1 Slice (4 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_36
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_cnt_r_or0001
   LOAD COUNT: 4 Slices (6 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_36
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start<1>
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_36
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start<3>
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_36
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cke_200us_cnt_en_r
   LOAD COUNT: 1 Slice (2 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_37
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start<0>
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_ctrl/ref_flag_r
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start<0>
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/burst_cnt_r_not0001_inv
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start<0>
   LOAD COUNT: 1 Slice (2 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cal1_started_r
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start<0>
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cal2_started_r
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start<0>
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cal4_started_r
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start<0>
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cal_write_read_inv
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start<0>
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start_shift3_r<15>
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_start<0>
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_200_cycle_done_r_or0000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_200_cycle_done_r_not0001
   LOAD COUNT: 2 Slices (8 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_200_cycle_done_r_or0000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_200_cycle_done_r_not0001_inv
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_cmd_ok_r_cmp_eq0000_inv
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_200_cycle_done_r_not0001_inv
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_cmd_r_not0001
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_200_cycle_done_r_not0001_inv
   LOAD COUNT: 3 Slices (7 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_rd_ok_r_cmp_eq0000_inv
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_200_cycle_done_r_not0001_inv
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_rd_r_not0001
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_200_cycle_done_r_not0001_inv
   LOAD COUNT: 1 Slice (4 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_addr_r_7_mux0000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_200_cycle_done_r_not0001_inv
   LOAD COUNT: 2 Slices (2 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cas_n_r_or0000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_200_cycle_done_r_not0001_inv
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_cs_n_r_0_or0000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_200_cycle_done_r_not0001_inv
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_ras_n_r_or0000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_200_cycle_done_r_not0001_inv
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/ddr_we_n_r_or0000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_200_cycle_done_r_not0001_inv
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_cnt_r<3>
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_200_cycle_done_r_not0001_inv
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_done_r_not0001
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_200_cycle_done_r_not0001_inv
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r2<0>
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_200_cycle_done_r_not0001_inv
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r2<1>
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_200_cycle_done_r_not0001_inv
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd3
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_7
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_200_cycle_done_r_not0001_inv
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd21
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_33
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_cmd_ok_r
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd22
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_33
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_cmd_ok_r
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd23
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_33
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_cmd_ok_r
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd24
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_33
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_cmd_ok_r
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd24
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_32
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_cmd_ok_r
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd25
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_32
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_200_cycle_done_r
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd22-In42
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_32
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_200_cycle_done_r
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/init_state_r_FSM_FFd24-In8
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_32
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_200_cycle_done_r
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/phy_init_done_r_not0001
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_32
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/cnt_200_cycle_done_r
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/refresh_req_or0000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_32
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_ref_req_posedge
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N64
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_32
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_ref_req_posedge
   LOAD COUNT: 2 Slices (3 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N74
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_32
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_ref_req_posedge
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N74
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_31
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_ref_req_posedge
   LOAD COUNT: 2 Slices (2 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N143
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_19
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_ref_req_posedge
   LOAD COUNT: 2 Slices (2 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N143
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_20
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_ref_req_posedge
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N143
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_21
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_ref_req_posedge
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N143
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_22
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_ref_req_posedge
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N143
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_24
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_ref_req_posedge
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N143
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_25
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_ref_req_posedge
   LOAD COUNT: 1 Slice (2 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N146
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_17
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_ref_req_posedge
   LOAD COUNT: 2 Slices (6 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N149
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_13
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_ref_req_posedge
   LOAD COUNT: 1 Slice (2 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N149
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_14
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_ref_req_posedge
   LOAD COUNT: 1 Slice (4 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N151
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_12
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_ref_req_posedge
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N151
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_13
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_ref_req_posedge
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N151
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_14
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_ref_req_posedge
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N151
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_15
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_ref_req_posedge
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N151
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_16
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_ref_req_posedge
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N151
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_17
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_ref_req_posedge
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N151
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_18
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_ref_req_posedge
   LOAD COUNT: 2 Slices (2 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N659
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_20
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_ref_req_posedge
   LOAD COUNT: 3 Slices (6 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N660
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_23
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_ref_req_posedge
   LOAD COUNT: 1 Slice (3 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N660
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_24
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_ref_req_posedge
   LOAD COUNT: 1 Slice (3 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N662
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_19
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_ref_req_posedge
   LOAD COUNT: 2 Slices (6 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N663
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_18
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_ref_req_posedge
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N663
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_24
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_ref_req_posedge
   LOAD COUNT: 1 Slice (4 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N663
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_25
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_ref_req_posedge
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N664
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_22
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_ref_req_posedge
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N664
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_23
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_ref_req_posedge
   LOAD COUNT: 2 Slices (5 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/N6611
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_21
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_ref_req_posedge
   LOAD COUNT: 2 Slices (6 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_first_edge_tap_cnt<0>
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_21
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_ref_req_posedge
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_first_edge_tap_cnt<1>
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_21
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_ref_req_posedge
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_first_edge_tap_cnt<4>
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_21
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init/calib_ref_req_posedge
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_found_window_or0000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_21
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_found_window_not0001
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_max_tap<0>
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_21
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_found_window_not0001
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_max_tap<1>
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_21
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_found_window_not0001
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_max_tap<2>
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_21
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_found_window_not0001
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_max_tap<3>
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_21
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_found_window_not0001
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_max_tap<4>
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_21
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_found_window_not0001
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_idel_max_tap<5>
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_21
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_found_window_not0001
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_ref_req_or0000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_21
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_found_window_not0001
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_state_FSM_FFd1-In63
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_30
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_found_window_not0001
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_state_FSM_FFd3-In37
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_30
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_found_window_not0001
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_state_FSM_FFd4-In43
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_30
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_found_window_not0001
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_state_cmp_eq0003
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_30
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_dlyce_dq
   LOAD COUNT: 4 Slices (7 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_window_cnt_or0000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_30
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_window_cnt_and0000
   LOAD COUNT: 1 Slice (4 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_dlyinc_dqs_mux0000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_30
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_window_cnt_and0000
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_dlyinc_dqs_mux0000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_30
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_window_cnt_and0000
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_ref_req
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_26
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_window_cnt_and0000
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_ref_req_or0000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_26
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_window_cnt_and0000
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state_FSM_FFd4-In15
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_28
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal1_window_cnt_and0000
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_state_cmp_eq0005
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_28
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_dlyce_dqs
   LOAD COUNT: 3 Slices (7 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_dlyrst_gate_or0000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_28
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_dlyce_dqs
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_adj_cnt_mux0000<0>41
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_28
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal2_dlyce_dqs
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_idel_max_tap_or0000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_28
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_dlyce_gate
   LOAD COUNT: 3 Slices (8 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_ref_req_or0000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_28
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_dlyce_gate
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd3
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_28
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_stable_window_not0001
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd3
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_27
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_stable_window_not0001
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_state_FSM_FFd7-In27
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_27
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_stable_window_not0001
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_window_cnt_or0000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_27
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_window_cnt_not0001
   LOAD COUNT: 1 Slice (4 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/calib_rden_pipe_cnt_and0000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_27
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_window_cnt_not0001
   LOAD COUNT: 5 Slices (5 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs_0_or0000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_27
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_window_cnt_not0001
   LOAD COUNT: 1 Slice (2 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs_1_or0000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_27
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_window_cnt_not0001
   LOAD COUNT: 2 Slices (2 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs_2_or0000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_27
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_window_cnt_not0001
   LOAD COUNT: 2 Slices (2 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs_3_or0000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_27
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_window_cnt_not0001
   LOAD COUNT: 2 Slices (2 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs_4_or0000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_27
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_window_cnt_not0001
   LOAD COUNT: 2 Slices (2 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs_5_or0000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_27
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_window_cnt_not0001
   LOAD COUNT: 2 Slices (2 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs_6_or0000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_27
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_window_cnt_not0001
   LOAD COUNT: 2 Slices (2 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_dqs_7_or0000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_27
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_window_cnt_not0001
   LOAD COUNT: 2 Slices (2 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate_0_or0000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_27
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_window_cnt_not0001
   LOAD COUNT: 2 Slices (2 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate_1_or0000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_27
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_window_cnt_not0001
   LOAD COUNT: 1 Slice (2 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate_2_or0000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_27
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_window_cnt_not0001
   LOAD COUNT: 1 Slice (2 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate_3_or0000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_27
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_window_cnt_not0001
   LOAD COUNT: 1 Slice (2 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate_4_or0000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_27
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_window_cnt_not0001
   LOAD COUNT: 2 Slices (2 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate_5_or0000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_27
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_window_cnt_not0001
   LOAD COUNT: 2 Slices (2 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate_6_or0000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_27
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_window_cnt_not0001
   LOAD COUNT: 2 Slices (2 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/dlyce_gate_7_or0000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_27
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_window_cnt_not0001
   LOAD COUNT: 1 Slice (2 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_16_mux00000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_10
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_window_cnt_not0001
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_17_mux00000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_10
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_window_cnt_not0001
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_18_mux00000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_10
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_window_cnt_not0001
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_19_mux00000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_10
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_window_cnt_not0001
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_32_mux00000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_9
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_window_cnt_not0001
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_33_mux00000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_8
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_window_cnt_not0001
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_34_mux00000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_8
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_window_cnt_not0001
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/gate_dly_35_mux00000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_8
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/cal4_window_cnt_not0001
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_cnt_or0000
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_8
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_wait_and0000_inv
   LOAD COUNT: 1 Slice (3 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q1
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_8
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_wait_and0000_inv
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_fall_q2
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_8
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_wait_and0000_inv
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q1
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_8
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_wait_and0000_inv
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rdd_rise_q2
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_8
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_wait_and0000_inv
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rden_dly_39_not0001
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_28
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_wait_and0000_inv
   LOAD COUNT: 1 Slice (2 BELs)

CLOCK NET: clkdiv0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rstdiv_inv
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_28
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_wait_and0000_inv
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: control<0>
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rstdiv_inv
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_28
   ENABLE NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/idel_set_wait_and0000_inv
   LOAD COUNT: 5 Slices (6 BELs)

CLOCK NET: control<0>
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rstdiv_inv
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_28
   ENABLE NET: control<8>
   LOAD COUNT: 1 Slice (2 BELs)

CLOCK NET: control<0>
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rstdiv_inv
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_28
   ENABLE NET: control<9>
   LOAD COUNT: 15 Slices (48 BELs)

CLOCK NET: control<0>
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib/rstdiv_inv
      REV NET: u_ddr2_infrastructure/rstdiv0_sync_r_11_28
   ENABLE NET: control<20>
   LOAD COUNT: 1 Slice (4 BELs)

CLOCK NET: control<0>
       SR NET: control<13>
      REV NET: i_ila/U0/I_YES_D.U_ILA/iARM
   ENABLE NET: control<20>
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: control<0>
       SR NET: control<14>
      REV NET: i_ila/U0/I_YES_D.U_ILA/iARM
   ENABLE NET: control<6>
   LOAD COUNT: 2 Slices (6 BELs)

CLOCK NET: control<0>
       SR NET: control<14>
      REV NET: i_ila/U0/I_YES_D.U_ILA/iARM
   ENABLE NET: i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_en
   LOAD COUNT: 3 Slices (11 BELs)

CLOCK NET: control<0>
       SR NET: i_icon/U0/U_ICON/U_CMD/iSEL_n
      REV NET: i_ila/U0/I_YES_D.U_ILA/iARM
   ENABLE NET: i_icon/U0/U_ICON/U_CMD/iTARGET_CE
   LOAD COUNT: 4 Slices (10 BELs)

CLOCK NET: control<0>
       SR NET: i_icon/U0/U_ICON/U_STAT/iSTATCMD_CE_n
      REV NET: i_ila/U0/I_YES_D.U_ILA/iARM
   ENABLE NET: i_icon/U0/U_ICON/U_CMD/iTARGET_CE
   LOAD COUNT: 2 Slices (6 BELs)

CLOCK NET: control<0>
       SR NET: i_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
      REV NET: i_ila/U0/I_YES_D.U_ILA/iARM
   ENABLE NET: i_icon/U0/U_ICON/U_CMD/iTARGET_CE
   LOAD COUNT: 2 Slices (7 BELs)

CLOCK NET: control<0>
       SR NET: i_icon/U0/U_ICON/U_SYNC/iDATA_CMD_n
      REV NET: i_ila/U0/I_YES_D.U_ILA/iARM
   ENABLE NET: i_icon/U0/U_ICON/U_SYNC/iGOT_SYNC
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: control<0>
       SR NET: i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/rst
      REV NET: i_ila/U0/I_YES_D.U_ILA/iARM
   ENABLE NET: control<6>
   LOAD COUNT: 2 Slices (7 BELs)

CLOCK NET: control<0>
       SR NET: i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst
      REV NET: i_ila/U0/I_YES_D.U_ILA/iARM
   ENABLE NET: control<6>
   LOAD COUNT: 2 Slices (6 BELs)

CLOCK NET: control<0>
       SR NET: i_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR
      REV NET: i_ila/U0/I_YES_D.U_ILA/iARM
   ENABLE NET: control<12>
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: control<0>
       SR NET: i_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/iCLR
      REV NET: i_ila/U0/I_YES_D.U_ILA/iARM
   ENABLE NET: control<13>
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: control<0>
       SR NET: i_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR
      REV NET: i_ila/U0/I_YES_D.U_ILA/iARM
   ENABLE NET: control<5>
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: control<0>
       SR NET: i_ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
      REV NET: i_ila/U0/I_YES_D.U_ILA/iARM
   ENABLE NET: control<5>
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: control<0>
       SR NET: i_ila/U0/I_YES_D.U_ILA/U_STAT/iSTATCMD_CE_n
      REV NET: i_ila/U0/I_YES_D.U_ILA/iARM
   ENABLE NET: control<5>
   LOAD COUNT: 3 Slices (10 BELs)

CLOCK NET: i_icon/U0/iUPDATE_OUT
       SR NET: i_icon/U0/U_ICON/iSEL_n
      REV NET: i_ila/U0/I_YES_D.U_ILA/iARM
   ENABLE NET: control<5>
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: ~clk0
       SR NET: i_icon/U0/U_ICON/iSEL_n
      REV NET: i_ila/U0/I_YES_D.U_ILA/iARM
   ENABLE NET: control<5>
   LOAD COUNT: 74 Slices (138 BELs)

CLOCK NET: ~clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dq_oe_270<1>
      REV NET: i_ila/U0/I_YES_D.U_ILA/iARM
   ENABLE NET: control<5>
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: ~clk0
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_rst_270
      REV NET: i_ila/U0/I_YES_D.U_ILA/iARM
   ENABLE NET: control<5>
   LOAD COUNT: 1 Slice (1 BEL)

CLOCK NET: ~clk90
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/dqs_rst_270
      REV NET: i_ila/U0/I_YES_D.U_ILA/iARM
   ENABLE NET: control<5>
   LOAD COUNT: 10 Slices (10 BELs)

CLOCK NET: ~clk90
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<1>
      REV NET: i_ila/U0/I_YES_D.U_ILA/iARM
   ENABLE NET: control<5>
   LOAD COUNT: 2 Slices (2 BELs)

CLOCK NET: ~clk90
       SR NET: u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write/wr_stages<2>
      REV NET: i_ila/U0/I_YES_D.U_ILA/iARM
   ENABLE NET: control<5>
   LOAD COUNT: 1 Slice (2 BELs)

Section 14 - Utilization by Hierarchy
-------------------------------------
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module                                | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48E  | BUFG  | BUFIO | BUFR  | DCM   | PLL   | Full Hierarchical Name                                                                                                                      |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ddr2_sdram/                           |           | 71/1882       | 0/3132        | 117/2227      | 0/164         | 0/7       | 0/0     | 0/5   | 0/8   | 0/0   | 0/1   | 0/0   | ddr2_sdram                                                                                                                                  |
| +i_icon                               |           | 0/66          | 0/28          | 0/65          | 0/0           | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_icon                                                                                                                           |
| ++U0                                  |           | 0/66          | 0/28          | 0/65          | 0/0           | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_icon/U0                                                                                                                        |
| +++U_ICON                             |           | 4/66          | 3/28          | 2/65          | 0/0           | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_icon/U0/U_ICON                                                                                                                 |
| ++++I_YES_BSCAN.U_BS                  |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 1/1   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_icon/U0/U_ICON/I_YES_BSCAN.U_BS                                                                                                |
| ++++U_CMD                             |           | 6/22          | 10/10         | 2/20          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_icon/U0/U_ICON/U_CMD                                                                                                           |
| +++++U_COMMAND_SEL                    |           | 14/14         | 0/0           | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL                                                                                             |
| +++++U_CORE_ID_SEL                    |           | 2/2           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL                                                                                             |
| ++++U_CTRL_OUT                        |           | 26/26         | 0/0           | 35/35         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_icon/U0/U_ICON/U_CTRL_OUT                                                                                                      |
| ++++U_STAT                            |           | 3/5           | 1/7           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_icon/U0/U_ICON/U_STAT                                                                                                          |
| +++++U_STAT_CNT                       |           | 2/2           | 6/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_icon/U0/U_ICON/U_STAT/U_STAT_CNT                                                                                               |
| ++++U_SYNC                            |           | 4/4           | 8/8           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_icon/U0/U_ICON/U_SYNC                                                                                                          |
| ++++U_TDO_MUX                         |           | 0/5           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_icon/U0/U_ICON/U_TDO_MUX                                                                                                       |
| +++++YES_LUT6.U_CS_MUX                |           | 0/5           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_icon/U0/U_ICON/U_TDO_MUX/YES_LUT6.U_CS_MUX                                                                                     |
| ++++++I4.U_MUX16                      |           | 1/5           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_icon/U0/U_ICON/U_TDO_MUX/YES_LUT6.U_CS_MUX/I4.U_MUX16                                                                          |
| +++++++U_MUX8A                        |           | 1/2           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_icon/U0/U_ICON/U_TDO_MUX/YES_LUT6.U_CS_MUX/I4.U_MUX16/U_MUX8A                                                                  |
| ++++++++U_MUX4A                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_icon/U0/U_ICON/U_TDO_MUX/YES_LUT6.U_CS_MUX/I4.U_MUX16/U_MUX8A/U_MUX4A                                                          |
| +++++++U_MUX8B                        |           | 1/2           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_icon/U0/U_ICON/U_TDO_MUX/YES_LUT6.U_CS_MUX/I4.U_MUX16/U_MUX8B                                                                  |
| ++++++++U_MUX4B                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_icon/U0/U_ICON/U_TDO_MUX/YES_LUT6.U_CS_MUX/I4.U_MUX16/U_MUX8B/U_MUX4B                                                          |
| +i_ila                                |           | 0/264         | 0/333         | 0/170         | 0/109         | 0/3       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila                                                                                                                            |
| ++U0                                  |           | 44/264        | 80/333        | 0/170         | 0/109         | 0/3       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0                                                                                                                         |
| +++I_YES_D.U_ILA                      |           | 0/220         | 0/253         | 0/170         | 0/109         | 0/3       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA                                                                                                           |
| ++++I_DQ.U_DQQ                        |           | 42/42         | 72/72         | 72/72         | 72/72         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/I_DQ.U_DQQ                                                                                                |
| ++++U_CAPSTOR                         |           | 0/40          | 0/30          | 0/19          | 0/0           | 0/3       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR                                                                                                 |
| +++++I_CASE1.I_YES_TB.U_TRACE_BUFFER  |           | 1/40          | 0/30          | 1/19          | 0/0           | 0/3       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER                                                                 |
| ++++++I_MULT_ROW.U_RD_COL_ADDR_A      |           | 2/5           | 0/7           | 2/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A                                      |
| +++++++I_WIDTH_7.u_tc_0               |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/I_WIDTH_7.u_tc_0                     |
| +++++++u_cnt                          |           | 2/2           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_A/u_cnt                                |
| ++++++I_MULT_ROW.U_RD_COL_ADDR_B      |           | 1/4           | 0/6           | 1/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B                                      |
| +++++++I_WIDTH_6.u_tc                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/I_WIDTH_6.u_tc                       |
| +++++++u_cnt                          |           | 2/2           | 6/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt                                |
| ++++++I_MULT_ROW.U_RD_COL_ADDR_DLY    |           | 2/2           | 6/6           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY                                    |
| ++++++U_RAM                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/3       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM                                                           |
| +++++++I_DEPTH_LTEQ_32K.U_SBRAM_0     |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/3       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ_32K.U_SBRAM_0                                |
| ++++++++I_B18KGT0.u_ramb16            |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16             |
| ++++++++I_B36KGT0.G_RAMB36[0].u_ramb3 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36 |
| ++++++++I_B36KGT0.G_RAMB36[1].u_ramb3 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36 |
| ++++++U_RD_COL_MUX                    |           | 0/25          | 0/0           | 0/13          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX                                                    |
| +++++++I6.U_MUX64                     |           | 0/25          | 0/0           | 0/13          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64                                         |
| ++++++++YES_LUT6.U_MUX16A             |           | 1/7           | 0/0           | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/YES_LUT6.U_MUX16A                       |
| +++++++++U_MUX8A                      |           | 1/3           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/YES_LUT6.U_MUX16A/U_MUX8A               |
| ++++++++++U_MUX4A                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/YES_LUT6.U_MUX16A/U_MUX8A/U_MUX4A       |
| ++++++++++U_MUX4B                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/YES_LUT6.U_MUX16A/U_MUX8A/U_MUX4B       |
| +++++++++U_MUX8B                      |           | 1/3           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/YES_LUT6.U_MUX16A/U_MUX8B               |
| ++++++++++U_MUX4A                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/YES_LUT6.U_MUX16A/U_MUX8B/U_MUX4A       |
| ++++++++++U_MUX4B                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/YES_LUT6.U_MUX16A/U_MUX8B/U_MUX4B       |
| ++++++++YES_LUT6.U_MUX16B             |           | 1/7           | 0/0           | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/YES_LUT6.U_MUX16B                       |
| +++++++++U_MUX8A                      |           | 1/3           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/YES_LUT6.U_MUX16B/U_MUX8A               |
| ++++++++++U_MUX4A                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/YES_LUT6.U_MUX16B/U_MUX8A/U_MUX4A       |
| ++++++++++U_MUX4B                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/YES_LUT6.U_MUX16B/U_MUX8A/U_MUX4B       |
| +++++++++U_MUX8B                      |           | 1/3           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/YES_LUT6.U_MUX16B/U_MUX8B               |
| ++++++++++U_MUX4A                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/YES_LUT6.U_MUX16B/U_MUX8B/U_MUX4A       |
| ++++++++++U_MUX4B                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/YES_LUT6.U_MUX16B/U_MUX8B/U_MUX4B       |
| ++++++++YES_LUT6.U_MUX16C             |           | 1/7           | 0/0           | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/YES_LUT6.U_MUX16C                       |
| +++++++++U_MUX8A                      |           | 1/3           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/YES_LUT6.U_MUX16C/U_MUX8A               |
| ++++++++++U_MUX4A                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/YES_LUT6.U_MUX16C/U_MUX8A/U_MUX4A       |
| ++++++++++U_MUX4B                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/YES_LUT6.U_MUX16C/U_MUX8A/U_MUX4B       |
| +++++++++U_MUX8B                      |           | 1/3           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/YES_LUT6.U_MUX16C/U_MUX8B               |
| ++++++++++U_MUX4A                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/YES_LUT6.U_MUX16C/U_MUX8B/U_MUX4A       |
| ++++++++++U_MUX4B                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/YES_LUT6.U_MUX16C/U_MUX8B/U_MUX4B       |
| ++++++++YES_LUT6.U_MUX16D             |           | 1/3           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/YES_LUT6.U_MUX16D                       |
| +++++++++U_MUX8A                      |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/YES_LUT6.U_MUX16D/U_MUX8A               |
| +++++++++U_MUX8B                      |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/YES_LUT6.U_MUX16D/U_MUX8B               |
| ++++++++YES_LUT6.U_MUX2               |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/YES_LUT6.U_MUX2                         |
| ++++++U_RD_ROW_ADDR                   |           | 3/3           | 11/11         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR                                                   |
| ++++U_G2_SQ.U_CAPCTRL                 |           | 7/42          | 7/66          | 1/45          | 0/32          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL                                                                                         |
| +++++I_SRLT_NE_1.U_CDONE              |           | 2/2           | 1/1           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE                                                                     |
| +++++I_SRLT_NE_1.U_CMPRESET           |           | 1/1           | 0/0           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET                                                                  |
| +++++I_SRLT_NE_1.U_NS0                |           | 2/2           | 1/1           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0                                                                       |
| +++++I_SRLT_NE_1.U_NS1                |           | 2/2           | 1/1           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1                                                                       |
| +++++I_SRLT_NE_1.U_SCE                |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE                                                                       |
| +++++I_SRLT_NE_1.U_SCMPCE             |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE                                                                    |
| +++++I_SRLT_NE_1.U_SCRST              |           | 1/1           | 0/0           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST                                                                     |
| +++++I_SRLT_NE_1.U_WCE                |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE                                                                       |
| +++++I_SRLT_NE_1.U_WHCMPCE            |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE                                                                   |
| +++++I_SRLT_NE_1.U_WLCMPCE            |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE                                                                   |
| +++++U_CAP_ADDRGEN                    |           | 13/22         | 36/56         | 13/25         | 1/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN                                                                           |
| ++++++I_NO_TSEQ.I_SRLT_NE_1.U_SCNT    |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT                                              |
| ++++++I_SRLT_NE_1.U_WCNT              |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT                                                        |
| ++++++U_SCNT_CMP                      |           | 0/1           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP                                                                |
| +++++++I_SRL32.U_GAND_SRL32           |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_SRL32.U_GAND_SRL32                                           |
| ++++++U_WCNT_HCMP                     |           | 0/1           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP                                                               |
| +++++++I_SRL32.U_GAND_SRL32           |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_SRL32.U_GAND_SRL32                                          |
| ++++++U_WCNT_LCMP                     |           | 0/1           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP                                                               |
| +++++++I_SRL32.U_GAND_SRL32           |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_SRL32.U_GAND_SRL32                                          |
| ++++U_RST                             |           | 5/17          | 9/25          | 2/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_RST                                                                                                     |
| +++++U_ARM_XFER                       |           | 6/6           | 9/9           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER                                                                                          |
| +++++U_HALT_XFER                      |           | 6/6           | 7/7           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER                                                                                         |
| ++++U_STAT                            |           | 25/65         | 24/43         | 11/25         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT                                                                                                    |
| +++++U_DMUX                           |           | 0/3           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX                                                                                             |
| ++++++YES_LUT6.U_CS_MUX               |           | 0/3           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/YES_LUT6.U_CS_MUX                                                                           |
| +++++++I3.U_MUX8                      |           | 1/3           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/YES_LUT6.U_CS_MUX/I3.U_MUX8                                                                 |
| ++++++++U_MUX4A                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/YES_LUT6.U_CS_MUX/I3.U_MUX8/U_MUX4A                                                         |
| ++++++++U_MUX4B                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/YES_LUT6.U_CS_MUX/I3.U_MUX8/U_MUX4B                                                         |
| +++++U_DMUX0                          |           | 0/3           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX0                                                                                            |
| ++++++YES_LUT6.U_CS_MUX               |           | 0/3           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX0/YES_LUT6.U_CS_MUX                                                                          |
| +++++++I3.U_MUX8                      |           | 1/3           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX0/YES_LUT6.U_CS_MUX/I3.U_MUX8                                                                |
| ++++++++U_MUX4A                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX0/YES_LUT6.U_CS_MUX/I3.U_MUX8/U_MUX4A                                                        |
| ++++++++U_MUX4B                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX0/YES_LUT6.U_CS_MUX/I3.U_MUX8/U_MUX4B                                                        |
| +++++U_DMUX1                          |           | 0/2           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX1                                                                                            |
| ++++++YES_LUT6.U_CS_MUX               |           | 0/2           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX1/YES_LUT6.U_CS_MUX                                                                          |
| +++++++I3.U_MUX8                      |           | 1/2           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX1/YES_LUT6.U_CS_MUX/I3.U_MUX8                                                                |
| ++++++++U_MUX4A                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX1/YES_LUT6.U_CS_MUX/I3.U_MUX8/U_MUX4A                                                        |
| +++++U_DMUX4                          |           | 0/3           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4                                                                                            |
| ++++++YES_LUT6.U_CS_MUX               |           | 0/3           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/YES_LUT6.U_CS_MUX                                                                          |
| +++++++I3.U_MUX8                      |           | 1/3           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/YES_LUT6.U_CS_MUX/I3.U_MUX8                                                                |
| ++++++++U_MUX4A                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/YES_LUT6.U_CS_MUX/I3.U_MUX8/U_MUX4A                                                        |
| ++++++++U_MUX4B                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX4/YES_LUT6.U_CS_MUX/I3.U_MUX8/U_MUX4B                                                        |
| +++++U_DMUX5                          |           | 0/2           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX5                                                                                            |
| ++++++YES_LUT6.U_CS_MUX               |           | 0/2           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX5/YES_LUT6.U_CS_MUX                                                                          |
| +++++++I3.U_MUX8                      |           | 1/2           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX5/YES_LUT6.U_CS_MUX/I3.U_MUX8                                                                |
| ++++++++U_MUX4A                       |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX5/YES_LUT6.U_CS_MUX/I3.U_MUX8/U_MUX4A                                                        |
| +++++U_DSL1                           |           | 5/5           | 6/6           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1                                                                                             |
| +++++U_MUX                            |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX                                                                                              |
| ++++++YES_LUT6.U_CS_MUX               |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/YES_LUT6.U_CS_MUX                                                                            |
| +++++++I1.U_MUX2                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/YES_LUT6.U_CS_MUX/I1.U_MUX2                                                                  |
| +++++U_RESET_EDGE                     |           | 2/2           | 3/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE                                                                                       |
| +++++U_SMUX                           |           | 0/16          | 0/0           | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX                                                                                             |
| ++++++YES_LUT6.U_CS_MUX               |           | 0/16          | 0/0           | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX                                                                           |
| +++++++I6.U_MUX64                     |           | 0/16          | 0/0           | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64                                                                |
| ++++++++YES_LUT6.U_MUX16A             |           | 1/6           | 0/0           | 0/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16A                                              |
| +++++++++U_MUX8A                      |           | 1/3           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16A/U_MUX8A                                      |
| ++++++++++U_MUX4A                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16A/U_MUX8A/U_MUX4A                              |
| ++++++++++U_MUX4B                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16A/U_MUX8A/U_MUX4B                              |
| +++++++++U_MUX8B                      |           | 1/2           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16A/U_MUX8B                                      |
| ++++++++++U_MUX4A                     |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16A/U_MUX8B/U_MUX4A                              |
| ++++++++YES_LUT6.U_MUX16B             |           | 1/3           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16B                                              |
| +++++++++U_MUX8A                      |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16B/U_MUX8A                                      |
| +++++++++U_MUX8B                      |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16B/U_MUX8B                                      |
| ++++++++YES_LUT6.U_MUX16C             |           | 1/3           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16C                                              |
| +++++++++U_MUX8A                      |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16C/U_MUX8A                                      |
| +++++++++U_MUX8B                      |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16C/U_MUX8B                                      |
| ++++++++YES_LUT6.U_MUX16D             |           | 1/3           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16D                                              |
| +++++++++U_MUX8A                      |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16D/U_MUX8A                                      |
| +++++++++U_MUX8B                      |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX16D/U_MUX8B                                      |
| ++++++++YES_LUT6.U_MUX2               |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/YES_LUT6.U_CS_MUX/I6.U_MUX64/YES_LUT6.U_MUX2                                                |
| +++++U_STAT_CNT                       |           | 3/3           | 10/10         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_STAT/U_STAT_CNT                                                                                         |
| ++++U_TRIG                            |           | 1/14          | 1/17          | 0/5           | 0/5           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_TRIG                                                                                                    |
| +++++U_TC                             |           | 1/7           | 1/5           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TC                                                                                               |
| ++++++I_STORAGE_QUAL.U_STORAGE_QUAL   |           | 1/3           | 1/2           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL                                                                 |
| +++++++I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL |           | 1/2           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                  |
| ++++++++I_NMU_EQ1.U_iDOUT             |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT                |
| ++++++I_TSEQ_NEQ2.U_TC_EQUATION       |           | 1/3           | 1/2           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION                                                                     |
| +++++++I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL |           | 1/2           | 1/1           | 0/1           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                      |
| ++++++++I_NMU_EQ1.U_iDOUT             |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ1.U_iDOUT                    |
| +++++U_TM                             |           | 0/6           | 0/11          | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM                                                                                               |
| ++++++G_NMU[0].U_M                    |           | 1/6           | 1/11          | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M                                                                                  |
| +++++++U_MU                           |           | 1/5           | 1/10          | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU                                                                             |
| ++++++++I_MUT_GAND.U_match            |           | 0/4           | 0/9           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match                                                          |
| +++++++++I_SRL32.U_GAND_SRL32         |           | 4/4           | 9/9           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/i_ila/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND.U_match/I_SRL32.U_GAND_SRL32                                     |
| +u_ddr2_idelay_ctrl                   |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_idelay_ctrl                                                                                                               |
| +u_ddr2_infrastructure                |           | 49/49         | 138/138       | 8/8           | 3/3           | 0/0       | 0/0     | 4/4   | 0/0   | 0/0   | 1/1   | 0/0   | ddr2_sdram/u_ddr2_infrastructure                                                                                                            |
| +u_ddr2_tb_top_0                      |           | 15/243        | 20/635        | 13/158        | 0/37          | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_tb_top_0                                                                                                                  |
| ++u_tb_test_cmp                       |           | 181/181       | 540/540       | 85/85         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_tb_top_0/u_tb_test_cmp                                                                                                    |
| ++u_tb_test_gen                       |           | 0/47          | 0/75          | 0/60          | 0/37          | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_tb_top_0/u_tb_test_gen                                                                                                    |
| +++u_addr_gen                         |           | 16/16         | 41/41         | 36/36         | 29/29         | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_tb_top_0/u_tb_test_gen/u_addr_gen                                                                                         |
| +++u_data_gen                         |           | 31/31         | 34/34         | 24/24         | 8/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_tb_top_0/u_tb_test_gen/u_data_gen                                                                                         |
| +u_ddr2_top_0                         |           | 0/1188        | 0/1998        | 0/1708        | 0/15          | 0/3       | 0/0     | 0/0   | 0/8   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0                                                                                                                     |
| ++u_mem_if_top                        |           | 0/1188        | 0/1998        | 0/1708        | 0/15          | 0/3       | 0/0     | 0/0   | 0/8   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top                                                                                                        |
| +++u_ctrl                             |           | 152/152       | 297/297       | 234/234       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_ctrl                                                                                                 |
| +++u_phy_top                          |           | 0/944         | 0/1433        | 0/1345        | 0/15          | 0/0       | 0/0     | 0/0   | 0/8   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top                                                                                              |
| ++++u_phy_ctl_io                      |           | 15/15         | 0/0           | 19/19         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_ctl_io                                                                                 |
| ++++u_phy_init                        |           | 96/96         | 119/119       | 111/111       | 5/5           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_init                                                                                   |
| ++++u_phy_io                          |           | 0/767         | 0/1140        | 0/1059        | 0/10          | 0/0       | 0/0     | 0/0   | 0/8   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io                                                                                     |
| +++++gen_dm_inst.gen_dm[0].u_iob_dm   |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[0].u_iob_dm                                                      |
| +++++gen_dm_inst.gen_dm[1].u_iob_dm   |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[1].u_iob_dm                                                      |
| +++++gen_dm_inst.gen_dm[2].u_iob_dm   |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[2].u_iob_dm                                                      |
| +++++gen_dm_inst.gen_dm[3].u_iob_dm   |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[3].u_iob_dm                                                      |
| +++++gen_dm_inst.gen_dm[4].u_iob_dm   |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[4].u_iob_dm                                                      |
| +++++gen_dm_inst.gen_dm[5].u_iob_dm   |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[5].u_iob_dm                                                      |
| +++++gen_dm_inst.gen_dm[6].u_iob_dm   |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[6].u_iob_dm                                                      |
| +++++gen_dm_inst.gen_dm[7].u_iob_dm   |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dm_inst.gen_dm[7].u_iob_dm                                                      |
| +++++gen_dq[0].u_iob_dq               |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[0].u_iob_dq                                                                  |
| +++++gen_dq[10].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[10].u_iob_dq                                                                 |
| +++++gen_dq[11].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[11].u_iob_dq                                                                 |
| +++++gen_dq[12].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[12].u_iob_dq                                                                 |
| +++++gen_dq[13].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[13].u_iob_dq                                                                 |
| +++++gen_dq[14].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[14].u_iob_dq                                                                 |
| +++++gen_dq[15].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[15].u_iob_dq                                                                 |
| +++++gen_dq[16].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[16].u_iob_dq                                                                 |
| +++++gen_dq[17].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[17].u_iob_dq                                                                 |
| +++++gen_dq[18].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[18].u_iob_dq                                                                 |
| +++++gen_dq[19].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[19].u_iob_dq                                                                 |
| +++++gen_dq[1].u_iob_dq               |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[1].u_iob_dq                                                                  |
| +++++gen_dq[20].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[20].u_iob_dq                                                                 |
| +++++gen_dq[21].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[21].u_iob_dq                                                                 |
| +++++gen_dq[22].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[22].u_iob_dq                                                                 |
| +++++gen_dq[23].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[23].u_iob_dq                                                                 |
| +++++gen_dq[24].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[24].u_iob_dq                                                                 |
| +++++gen_dq[25].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[25].u_iob_dq                                                                 |
| +++++gen_dq[26].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[26].u_iob_dq                                                                 |
| +++++gen_dq[27].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[27].u_iob_dq                                                                 |
| +++++gen_dq[28].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[28].u_iob_dq                                                                 |
| +++++gen_dq[29].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[29].u_iob_dq                                                                 |
| +++++gen_dq[2].u_iob_dq               |           | 3/3           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[2].u_iob_dq                                                                  |
| +++++gen_dq[30].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[30].u_iob_dq                                                                 |
| +++++gen_dq[31].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[31].u_iob_dq                                                                 |
| +++++gen_dq[32].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[32].u_iob_dq                                                                 |
| +++++gen_dq[33].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[33].u_iob_dq                                                                 |
| +++++gen_dq[34].u_iob_dq              |           | 3/3           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[34].u_iob_dq                                                                 |
| +++++gen_dq[35].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[35].u_iob_dq                                                                 |
| +++++gen_dq[36].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[36].u_iob_dq                                                                 |
| +++++gen_dq[37].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[37].u_iob_dq                                                                 |
| +++++gen_dq[38].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[38].u_iob_dq                                                                 |
| +++++gen_dq[39].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[39].u_iob_dq                                                                 |
| +++++gen_dq[3].u_iob_dq               |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[3].u_iob_dq                                                                  |
| +++++gen_dq[40].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[40].u_iob_dq                                                                 |
| +++++gen_dq[41].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[41].u_iob_dq                                                                 |
| +++++gen_dq[42].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[42].u_iob_dq                                                                 |
| +++++gen_dq[43].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[43].u_iob_dq                                                                 |
| +++++gen_dq[44].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[44].u_iob_dq                                                                 |
| +++++gen_dq[45].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[45].u_iob_dq                                                                 |
| +++++gen_dq[46].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[46].u_iob_dq                                                                 |
| +++++gen_dq[47].u_iob_dq              |           | 3/3           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[47].u_iob_dq                                                                 |
| +++++gen_dq[48].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[48].u_iob_dq                                                                 |
| +++++gen_dq[49].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[49].u_iob_dq                                                                 |
| +++++gen_dq[4].u_iob_dq               |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[4].u_iob_dq                                                                  |
| +++++gen_dq[50].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[50].u_iob_dq                                                                 |
| +++++gen_dq[51].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[51].u_iob_dq                                                                 |
| +++++gen_dq[52].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[52].u_iob_dq                                                                 |
| +++++gen_dq[53].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[53].u_iob_dq                                                                 |
| +++++gen_dq[54].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[54].u_iob_dq                                                                 |
| +++++gen_dq[55].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[55].u_iob_dq                                                                 |
| +++++gen_dq[56].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[56].u_iob_dq                                                                 |
| +++++gen_dq[57].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[57].u_iob_dq                                                                 |
| +++++gen_dq[58].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[58].u_iob_dq                                                                 |
| +++++gen_dq[59].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[59].u_iob_dq                                                                 |
| +++++gen_dq[5].u_iob_dq               |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[5].u_iob_dq                                                                  |
| +++++gen_dq[60].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[60].u_iob_dq                                                                 |
| +++++gen_dq[61].u_iob_dq              |           | 3/3           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[61].u_iob_dq                                                                 |
| +++++gen_dq[62].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[62].u_iob_dq                                                                 |
| +++++gen_dq[63].u_iob_dq              |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[63].u_iob_dq                                                                 |
| +++++gen_dq[6].u_iob_dq               |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[6].u_iob_dq                                                                  |
| +++++gen_dq[7].u_iob_dq               |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[7].u_iob_dq                                                                  |
| +++++gen_dq[8].u_iob_dq               |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[8].u_iob_dq                                                                  |
| +++++gen_dq[9].u_iob_dq               |           | 4/4           | 6/6           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dq[9].u_iob_dq                                                                  |
| +++++gen_dqs[0].u_iob_dqs             |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 1/1   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs                                                                |
| +++++gen_dqs[1].u_iob_dqs             |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 1/1   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs                                                                |
| +++++gen_dqs[2].u_iob_dqs             |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 1/1   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs                                                                |
| +++++gen_dqs[3].u_iob_dqs             |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 1/1   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs                                                                |
| +++++gen_dqs[4].u_iob_dqs             |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 1/1   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs                                                                |
| +++++gen_dqs[5].u_iob_dqs             |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 1/1   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs                                                                |
| +++++gen_dqs[6].u_iob_dqs             |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 1/1   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs                                                                |
| +++++gen_dqs[7].u_iob_dqs             |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 1/1   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs                                                                |
| +++++u_phy_calib                      |           | 499/499       | 740/740       | 931/931       | 10/10         | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib                                                                         |
| ++++u_phy_write                       |           | 66/66         | 174/174       | 156/156       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_phy_top/u_phy_write                                                                                  |
| +++u_usr_top                          |           | 0/92          | 0/268         | 0/129         | 0/0           | 0/3       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top                                                                                              |
| ++++u_usr_addr_fifo                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_addr_fifo                                                                              |
| ++++u_usr_rd                          |           | 91/91         | 267/267       | 129/129       | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_rd                                                                                     |
| ++++u_usr_wr                          |           | 1/1           | 1/1           | 0/0           | 0/0           | 2/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0   | ddr2_sdram/u_ddr2_top_0/u_mem_if_top/u_usr_top/u_usr_wr                                                                                     |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
