{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1623627529168 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1623627529169 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 13 20:38:48 2021 " "Processing started: Sun Jun 13 20:38:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1623627529169 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623627529169 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bcd2bin -c bcd2bin " "Command: quartus_map --read_settings_files=on --write_settings_files=off bcd2bin -c bcd2bin" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623627529169 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1623627529431 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1623627529432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2bin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd2bin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd2bin-a " "Found design unit 1: bcd2bin-a" {  } { { "bcd2bin.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_3/codigo/bcd2bin.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623627544040 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd2bin " "Found entity 1: bcd2bin" {  } { { "bcd2bin.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_3/codigo/bcd2bin.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1623627544040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1623627544040 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bcd2bin " "Elaborating entity \"bcd2bin\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1623627544121 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bcd bcd2bin.vhd(25) " "VHDL Process Statement warning at bcd2bin.vhd(25): signal \"bcd\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bcd2bin.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_3/codigo/bcd2bin.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1623627544124 "|bcd2bin"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datobcd\[0\] datobcd\[0\]~_emulated datobcd\[0\]~1 " "Register \"datobcd\[0\]\" is converted into an equivalent circuit using register \"datobcd\[0\]~_emulated\" and latch \"datobcd\[0\]~1\"" {  } { { "bcd2bin.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_3/codigo/bcd2bin.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623627544905 "|bcd2bin|datobcd[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datobcd\[1\] datobcd\[1\]~_emulated datobcd\[1\]~5 " "Register \"datobcd\[1\]\" is converted into an equivalent circuit using register \"datobcd\[1\]~_emulated\" and latch \"datobcd\[1\]~5\"" {  } { { "bcd2bin.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_3/codigo/bcd2bin.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623627544905 "|bcd2bin|datobcd[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datobcd\[4\] datobcd\[4\]~_emulated datobcd\[4\]~9 " "Register \"datobcd\[4\]\" is converted into an equivalent circuit using register \"datobcd\[4\]~_emulated\" and latch \"datobcd\[4\]~9\"" {  } { { "bcd2bin.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_3/codigo/bcd2bin.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623627544905 "|bcd2bin|datobcd[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datobcd\[3\] datobcd\[3\]~_emulated datobcd\[3\]~13 " "Register \"datobcd\[3\]\" is converted into an equivalent circuit using register \"datobcd\[3\]~_emulated\" and latch \"datobcd\[3\]~13\"" {  } { { "bcd2bin.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_3/codigo/bcd2bin.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623627544905 "|bcd2bin|datobcd[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datobcd\[2\] datobcd\[2\]~_emulated datobcd\[2\]~17 " "Register \"datobcd\[2\]\" is converted into an equivalent circuit using register \"datobcd\[2\]~_emulated\" and latch \"datobcd\[2\]~17\"" {  } { { "bcd2bin.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_3/codigo/bcd2bin.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623627544905 "|bcd2bin|datobcd[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datobcd\[5\] datobcd\[5\]~_emulated datobcd\[5\]~21 " "Register \"datobcd\[5\]\" is converted into an equivalent circuit using register \"datobcd\[5\]~_emulated\" and latch \"datobcd\[5\]~21\"" {  } { { "bcd2bin.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_3/codigo/bcd2bin.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623627544905 "|bcd2bin|datobcd[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datobcd\[8\] datobcd\[8\]~_emulated datobcd\[8\]~25 " "Register \"datobcd\[8\]\" is converted into an equivalent circuit using register \"datobcd\[8\]~_emulated\" and latch \"datobcd\[8\]~25\"" {  } { { "bcd2bin.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_3/codigo/bcd2bin.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623627544905 "|bcd2bin|datobcd[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datobcd\[7\] datobcd\[7\]~_emulated datobcd\[7\]~29 " "Register \"datobcd\[7\]\" is converted into an equivalent circuit using register \"datobcd\[7\]~_emulated\" and latch \"datobcd\[7\]~29\"" {  } { { "bcd2bin.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_3/codigo/bcd2bin.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623627544905 "|bcd2bin|datobcd[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datobcd\[6\] datobcd\[6\]~_emulated datobcd\[6\]~33 " "Register \"datobcd\[6\]\" is converted into an equivalent circuit using register \"datobcd\[6\]~_emulated\" and latch \"datobcd\[6\]~33\"" {  } { { "bcd2bin.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_3/codigo/bcd2bin.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623627544905 "|bcd2bin|datobcd[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datobcd\[9\] datobcd\[9\]~_emulated datobcd\[9\]~37 " "Register \"datobcd\[9\]\" is converted into an equivalent circuit using register \"datobcd\[9\]~_emulated\" and latch \"datobcd\[9\]~37\"" {  } { { "bcd2bin.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_3/codigo/bcd2bin.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623627544905 "|bcd2bin|datobcd[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datobcd\[11\] datobcd\[11\]~_emulated datobcd\[11\]~41 " "Register \"datobcd\[11\]\" is converted into an equivalent circuit using register \"datobcd\[11\]~_emulated\" and latch \"datobcd\[11\]~41\"" {  } { { "bcd2bin.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_3/codigo/bcd2bin.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623627544905 "|bcd2bin|datobcd[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "datobcd\[10\] datobcd\[10\]~_emulated datobcd\[10\]~45 " "Register \"datobcd\[10\]\" is converted into an equivalent circuit using register \"datobcd\[10\]~_emulated\" and latch \"datobcd\[10\]~45\"" {  } { { "bcd2bin.vhd" "" { Text "/home/agustinsilva447/Escritorio/Github/FPGA/VHDL/Proyecto_3/codigo/bcd2bin.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1623627544905 "|bcd2bin|datobcd[10]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1623627544905 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1623627545096 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1623627545848 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1623627545848 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1623627545901 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1623627545901 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1623627545901 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1623627545901 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "420 " "Peak virtual memory: 420 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1623627545910 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 13 20:39:05 2021 " "Processing ended: Sun Jun 13 20:39:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1623627545910 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1623627545910 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1623627545910 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1623627545910 ""}
