Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu May 14 15:28:32 2020
| Host         : DESKTOP-LVJ56DR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 56 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 55 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.967        0.000                      0                  661        0.132        0.000                      0                  661        4.500        0.000                       0                   313  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              4.967        0.000                      0                  661        0.132        0.000                      0                  661        4.500        0.000                       0                   313  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.967ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 0.854ns (18.803%)  route 3.688ns (81.197%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X15Y37         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/Q
                         net (fo=35, routed)          0.982     2.411    bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]_0[0]
    SLICE_X16Y36         LUT6 (Prop_lut6_I2_O)        0.124     2.535 r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg[32]_i_5/O
                         net (fo=4, routed)           0.599     3.135    bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/idx_0_reg_115_reg[0]
    SLICE_X15Y36         LUT6 (Prop_lut6_I2_O)        0.124     3.259 f  bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/idx_0_reg_115[9]_i_2/O
                         net (fo=36, routed)          1.535     4.793    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/obuf_inst/ack_out
    SLICE_X21Y31         LUT3 (Prop_lut3_I0_O)        0.150     4.943 r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/obuf_inst/ireg[5]_i_2/O
                         net (fo=6, routed)           0.572     5.515    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/E[0]
    SLICE_X21Y31         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ap_clk
    SLICE_X21Y31         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X21Y31         FDRE (Setup_fdre_C_CE)      -0.407    10.482    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.482    
                         arrival time                          -5.515    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 0.854ns (18.803%)  route 3.688ns (81.197%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X15Y37         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/Q
                         net (fo=35, routed)          0.982     2.411    bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]_0[0]
    SLICE_X16Y36         LUT6 (Prop_lut6_I2_O)        0.124     2.535 r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg[32]_i_5/O
                         net (fo=4, routed)           0.599     3.135    bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/idx_0_reg_115_reg[0]
    SLICE_X15Y36         LUT6 (Prop_lut6_I2_O)        0.124     3.259 f  bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/idx_0_reg_115[9]_i_2/O
                         net (fo=36, routed)          1.535     4.793    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/obuf_inst/ack_out
    SLICE_X21Y31         LUT3 (Prop_lut3_I0_O)        0.150     4.943 r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/obuf_inst/ireg[5]_i_2/O
                         net (fo=6, routed)           0.572     5.515    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/E[0]
    SLICE_X21Y31         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ap_clk
    SLICE_X21Y31         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X21Y31         FDRE (Setup_fdre_C_CE)      -0.407    10.482    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.482    
                         arrival time                          -5.515    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 0.854ns (18.803%)  route 3.688ns (81.197%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X15Y37         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/Q
                         net (fo=35, routed)          0.982     2.411    bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]_0[0]
    SLICE_X16Y36         LUT6 (Prop_lut6_I2_O)        0.124     2.535 r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg[32]_i_5/O
                         net (fo=4, routed)           0.599     3.135    bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/idx_0_reg_115_reg[0]
    SLICE_X15Y36         LUT6 (Prop_lut6_I2_O)        0.124     3.259 f  bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/idx_0_reg_115[9]_i_2/O
                         net (fo=36, routed)          1.535     4.793    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/obuf_inst/ack_out
    SLICE_X21Y31         LUT3 (Prop_lut3_I0_O)        0.150     4.943 r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/obuf_inst/ireg[5]_i_2/O
                         net (fo=6, routed)           0.572     5.515    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/E[0]
    SLICE_X21Y31         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ap_clk
    SLICE_X21Y31         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X21Y31         FDRE (Setup_fdre_C_CE)      -0.407    10.482    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.482    
                         arrival time                          -5.515    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 0.854ns (18.803%)  route 3.688ns (81.197%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X15Y37         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/Q
                         net (fo=35, routed)          0.982     2.411    bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]_0[0]
    SLICE_X16Y36         LUT6 (Prop_lut6_I2_O)        0.124     2.535 r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg[32]_i_5/O
                         net (fo=4, routed)           0.599     3.135    bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/idx_0_reg_115_reg[0]
    SLICE_X15Y36         LUT6 (Prop_lut6_I2_O)        0.124     3.259 f  bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/idx_0_reg_115[9]_i_2/O
                         net (fo=36, routed)          1.535     4.793    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/obuf_inst/ack_out
    SLICE_X21Y31         LUT3 (Prop_lut3_I0_O)        0.150     4.943 r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/obuf_inst/ireg[5]_i_2/O
                         net (fo=6, routed)           0.572     5.515    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/E[0]
    SLICE_X21Y31         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ap_clk
    SLICE_X21Y31         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X21Y31         FDRE (Setup_fdre_C_CE)      -0.407    10.482    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.482    
                         arrival time                          -5.515    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 0.854ns (18.803%)  route 3.688ns (81.197%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X15Y37         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/Q
                         net (fo=35, routed)          0.982     2.411    bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]_0[0]
    SLICE_X16Y36         LUT6 (Prop_lut6_I2_O)        0.124     2.535 r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg[32]_i_5/O
                         net (fo=4, routed)           0.599     3.135    bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/idx_0_reg_115_reg[0]
    SLICE_X15Y36         LUT6 (Prop_lut6_I2_O)        0.124     3.259 f  bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/idx_0_reg_115[9]_i_2/O
                         net (fo=36, routed)          1.535     4.793    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/obuf_inst/ack_out
    SLICE_X21Y31         LUT3 (Prop_lut3_I0_O)        0.150     4.943 r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/obuf_inst/ireg[5]_i_2/O
                         net (fo=6, routed)           0.572     5.515    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/E[0]
    SLICE_X21Y31         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ap_clk
    SLICE_X21Y31         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X21Y31         FDRE (Setup_fdre_C_CE)      -0.407    10.482    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[4]
  -------------------------------------------------------------------
                         required time                         10.482    
                         arrival time                          -5.515    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             4.967ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.542ns  (logic 0.854ns (18.803%)  route 3.688ns (81.197%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X15Y37         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/Q
                         net (fo=35, routed)          0.982     2.411    bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]_0[0]
    SLICE_X16Y36         LUT6 (Prop_lut6_I2_O)        0.124     2.535 r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg[32]_i_5/O
                         net (fo=4, routed)           0.599     3.135    bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/idx_0_reg_115_reg[0]
    SLICE_X15Y36         LUT6 (Prop_lut6_I2_O)        0.124     3.259 f  bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/idx_0_reg_115[9]_i_2/O
                         net (fo=36, routed)          1.535     4.793    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/obuf_inst/ack_out
    SLICE_X21Y31         LUT3 (Prop_lut3_I0_O)        0.150     4.943 r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/obuf_inst/ireg[5]_i_2/O
                         net (fo=6, routed)           0.572     5.515    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/E[0]
    SLICE_X21Y31         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ap_clk
    SLICE_X21Y31         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[5]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X21Y31         FDRE (Setup_fdre_C_CE)      -0.407    10.482    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[5]
  -------------------------------------------------------------------
                         required time                         10.482    
                         arrival time                          -5.515    
  -------------------------------------------------------------------
                         slack                                  4.967    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 0.828ns (18.517%)  route 3.644ns (81.483%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X15Y37         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/Q
                         net (fo=35, routed)          0.982     2.411    bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]_0[0]
    SLICE_X16Y36         LUT6 (Prop_lut6_I2_O)        0.124     2.535 f  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg[32]_i_5/O
                         net (fo=4, routed)           0.599     3.135    bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/idx_0_reg_115_reg[0]
    SLICE_X15Y36         LUT6 (Prop_lut6_I2_O)        0.124     3.259 r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/idx_0_reg_115[9]_i_2/O
                         net (fo=36, routed)          1.535     4.793    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ack_out
    SLICE_X21Y31         LUT4 (Prop_lut4_I1_O)        0.124     4.917 r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg[5]_i_1/O
                         net (fo=6, routed)           0.528     5.445    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg[5]_i_1_n_0
    SLICE_X21Y31         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ap_clk
    SLICE_X21Y31         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X21Y31         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -5.445    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 0.828ns (18.517%)  route 3.644ns (81.483%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X15Y37         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/Q
                         net (fo=35, routed)          0.982     2.411    bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]_0[0]
    SLICE_X16Y36         LUT6 (Prop_lut6_I2_O)        0.124     2.535 f  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg[32]_i_5/O
                         net (fo=4, routed)           0.599     3.135    bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/idx_0_reg_115_reg[0]
    SLICE_X15Y36         LUT6 (Prop_lut6_I2_O)        0.124     3.259 r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/idx_0_reg_115[9]_i_2/O
                         net (fo=36, routed)          1.535     4.793    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ack_out
    SLICE_X21Y31         LUT4 (Prop_lut4_I1_O)        0.124     4.917 r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg[5]_i_1/O
                         net (fo=6, routed)           0.528     5.445    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg[5]_i_1_n_0
    SLICE_X21Y31         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ap_clk
    SLICE_X21Y31         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X21Y31         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -5.445    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 0.828ns (18.517%)  route 3.644ns (81.483%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X15Y37         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/Q
                         net (fo=35, routed)          0.982     2.411    bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]_0[0]
    SLICE_X16Y36         LUT6 (Prop_lut6_I2_O)        0.124     2.535 f  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg[32]_i_5/O
                         net (fo=4, routed)           0.599     3.135    bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/idx_0_reg_115_reg[0]
    SLICE_X15Y36         LUT6 (Prop_lut6_I2_O)        0.124     3.259 r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/idx_0_reg_115[9]_i_2/O
                         net (fo=36, routed)          1.535     4.793    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ack_out
    SLICE_X21Y31         LUT4 (Prop_lut4_I1_O)        0.124     4.917 r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg[5]_i_1/O
                         net (fo=6, routed)           0.528     5.445    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg[5]_i_1_n_0
    SLICE_X21Y31         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ap_clk
    SLICE_X21Y31         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X21Y31         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -5.445    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.472ns  (logic 0.828ns (18.517%)  route 3.644ns (81.483%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ap_clk
    SLICE_X15Y37         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]/Q
                         net (fo=35, routed)          0.982     2.411    bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg_reg[32]_0[0]
    SLICE_X16Y36         LUT6 (Prop_lut6_I2_O)        0.124     2.535 f  bd_0_i/hls_inst/U0/regslice_both_outStream_V_data_V_U/ibuf_inst/ireg[32]_i_5/O
                         net (fo=4, routed)           0.599     3.135    bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/idx_0_reg_115_reg[0]
    SLICE_X15Y36         LUT6 (Prop_lut6_I2_O)        0.124     3.259 r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/idx_0_reg_115[9]_i_2/O
                         net (fo=36, routed)          1.535     4.793    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ack_out
    SLICE_X21Y31         LUT4 (Prop_lut4_I1_O)        0.124     4.917 r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg[5]_i_1/O
                         net (fo=6, routed)           0.528     5.445    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg[5]_i_1_n_0
    SLICE_X21Y31         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ap_clk
    SLICE_X21Y31         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X21Y31         FDRE (Setup_fdre_C_R)       -0.429    10.460    bd_0_i/hls_inst/U0/regslice_both_inStream_V_id_V_U/ibuf_inst/ireg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -5.445    
  -------------------------------------------------------------------
                         slack                                  5.015    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_outStream_V_strb_V_U/ibuf_inst/ireg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_outStream_V_strb_V_U/obuf_inst/odata_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.410     0.410    bd_0_i/hls_inst/U0/regslice_both_outStream_V_strb_V_U/ibuf_inst/ap_clk
    SLICE_X13Y33         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_strb_V_U/ibuf_inst/ireg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_strb_V_U/ibuf_inst/ireg_reg[0]/Q
                         net (fo=1, routed)           0.087     0.638    bd_0_i/hls_inst/U0/regslice_both_outStream_V_strb_V_U/ibuf_inst/ireg_reg_n_0_[0]
    SLICE_X12Y33         LUT3 (Prop_lut3_I0_O)        0.045     0.683 r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_strb_V_U/ibuf_inst/odata_int[0]_i_1__5/O
                         net (fo=1, routed)           0.000     0.683    bd_0_i/hls_inst/U0/regslice_both_outStream_V_strb_V_U/obuf_inst/D[0]
    SLICE_X12Y33         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_strb_V_U/obuf_inst/odata_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_outStream_V_strb_V_U/obuf_inst/ap_clk
    SLICE_X12Y33         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_strb_V_U/obuf_inst/odata_int_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X12Y33         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/U0/regslice_both_outStream_V_strb_V_U/obuf_inst/odata_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_outStream_V_id_V_U/ibuf_inst/ireg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_outStream_V_id_V_U/obuf_inst/odata_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.410     0.410    bd_0_i/hls_inst/U0/regslice_both_outStream_V_id_V_U/ibuf_inst/ap_clk
    SLICE_X21Y33         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_id_V_U/ibuf_inst/ireg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y33         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_id_V_U/ibuf_inst/ireg_reg[3]/Q
                         net (fo=1, routed)           0.089     0.640    bd_0_i/hls_inst/U0/regslice_both_outStream_V_id_V_U/ibuf_inst/ireg_reg_n_0_[3]
    SLICE_X20Y33         LUT3 (Prop_lut3_I0_O)        0.045     0.685 r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_id_V_U/ibuf_inst/odata_int[3]_i_1__5/O
                         net (fo=1, routed)           0.000     0.685    bd_0_i/hls_inst/U0/regslice_both_outStream_V_id_V_U/obuf_inst/D[3]
    SLICE_X20Y33         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_id_V_U/obuf_inst/odata_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_outStream_V_id_V_U/obuf_inst/ap_clk
    SLICE_X20Y33         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_id_V_U/obuf_inst/odata_int_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X20Y33         FDRE (Hold_fdre_C_D)         0.121     0.553    bd_0_i/hls_inst/U0/regslice_both_outStream_V_id_V_U/obuf_inst/odata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.685    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/odata_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/tmp_data_V_reg_181_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (57.984%)  route 0.102ns (42.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.410     0.410    bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/ap_clk
    SLICE_X13Y40         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/odata_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/obuf_inst/odata_int_reg[0]/Q
                         net (fo=1, routed)           0.102     0.653    bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U_n_35
    SLICE_X14Y40         FDRE                                         r  bd_0_i/hls_inst/U0/tmp_data_V_reg_181_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X14Y40         FDRE                                         r  bd_0_i/hls_inst/U0/tmp_data_V_reg_181_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X14Y40         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/U0/tmp_data_V_reg_181_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.653    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/tmp_keep_V_reg_186_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_outStream_V_keep_V_U/ibuf_inst/ireg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.906%)  route 0.111ns (44.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X17Y33         FDRE                                         r  bd_0_i/hls_inst/U0/tmp_keep_V_reg_186_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y33         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/tmp_keep_V_reg_186_reg[0]/Q
                         net (fo=2, routed)           0.111     0.662    bd_0_i/hls_inst/U0/regslice_both_outStream_V_keep_V_U/ibuf_inst/ireg_reg[4]_0[0]
    SLICE_X18Y33         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_keep_V_U/ibuf_inst/ireg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_outStream_V_keep_V_U/ibuf_inst/ap_clk
    SLICE_X18Y33         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_keep_V_U/ibuf_inst/ireg_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X18Y33         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/U0/regslice_both_outStream_V_keep_V_U/ibuf_inst/ireg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.662    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/tmp_strb_V_reg_191_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_outStream_V_strb_V_U/ibuf_inst/ireg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X13Y34         FDRE                                         r  bd_0_i/hls_inst/U0/tmp_strb_V_reg_191_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/tmp_strb_V_reg_191_reg[2]/Q
                         net (fo=2, routed)           0.110     0.661    bd_0_i/hls_inst/U0/regslice_both_outStream_V_strb_V_U/ibuf_inst/ireg_reg[4]_0[2]
    SLICE_X13Y33         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_strb_V_U/ibuf_inst/ireg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_outStream_V_strb_V_U/ibuf_inst/ap_clk
    SLICE_X13Y33         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_strb_V_U/ibuf_inst/ireg_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X13Y33         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/U0/regslice_both_outStream_V_strb_V_U/ibuf_inst/ireg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/tmp_id_V_reg_206_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_outStream_V_id_V_U/ibuf_inst/ireg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X21Y32         FDRE                                         r  bd_0_i/hls_inst/U0/tmp_id_V_reg_206_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y32         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/tmp_id_V_reg_206_reg[0]/Q
                         net (fo=2, routed)           0.112     0.663    bd_0_i/hls_inst/U0/regslice_both_outStream_V_id_V_U/ibuf_inst/ireg_reg[5]_0[0]
    SLICE_X21Y33         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_id_V_U/ibuf_inst/ireg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_outStream_V_id_V_U/ibuf_inst/ap_clk
    SLICE_X21Y33         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_id_V_U/ibuf_inst/ireg_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X21Y33         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/U0/regslice_both_outStream_V_id_V_U/ibuf_inst/ireg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/tmp_last_V_reg_201_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_outStream_V_last_V_U/ibuf_inst/ireg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.545%)  route 0.121ns (39.455%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X21Y35         FDRE                                         r  bd_0_i/hls_inst/U0/tmp_last_V_reg_201_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y35         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/tmp_last_V_reg_201_reg[0]/Q
                         net (fo=2, routed)           0.121     0.672    bd_0_i/hls_inst/U0/regslice_both_outStream_V_last_V_U/ibuf_inst/tmp_last_V_reg_201
    SLICE_X20Y34         LUT6 (Prop_lut6_I1_O)        0.045     0.717 r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_last_V_U/ibuf_inst/ireg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.717    bd_0_i/hls_inst/U0/regslice_both_outStream_V_last_V_U/ibuf_inst/ireg[0]_i_1_n_0
    SLICE_X20Y34         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_last_V_U/ibuf_inst/ireg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_outStream_V_last_V_U/ibuf_inst/ap_clk
    SLICE_X20Y34         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_last_V_U/ibuf_inst/ireg_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X20Y34         FDRE (Hold_fdre_C_D)         0.120     0.552    bd_0_i/hls_inst/U0/regslice_both_outStream_V_last_V_U/ibuf_inst/ireg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.717    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/tmp_strb_V_reg_191_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_outStream_V_strb_V_U/ibuf_inst/ireg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X13Y34         FDRE                                         r  bd_0_i/hls_inst/U0/tmp_strb_V_reg_191_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/tmp_strb_V_reg_191_reg[3]/Q
                         net (fo=2, routed)           0.119     0.670    bd_0_i/hls_inst/U0/regslice_both_outStream_V_strb_V_U/ibuf_inst/ireg_reg[4]_0[3]
    SLICE_X13Y33         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_strb_V_U/ibuf_inst/ireg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_outStream_V_strb_V_U/ibuf_inst/ap_clk
    SLICE_X13Y33         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_strb_V_U/ibuf_inst/ireg_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X13Y33         FDRE (Hold_fdre_C_D)         0.072     0.504    bd_0_i/hls_inst/U0/regslice_both_outStream_V_strb_V_U/ibuf_inst/ireg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/tmp_strb_V_reg_191_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_outStream_V_strb_V_U/ibuf_inst/ireg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.410     0.410    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X13Y34         FDRE                                         r  bd_0_i/hls_inst/U0/tmp_strb_V_reg_191_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/tmp_strb_V_reg_191_reg[0]/Q
                         net (fo=2, routed)           0.119     0.670    bd_0_i/hls_inst/U0/regslice_both_outStream_V_strb_V_U/ibuf_inst/ireg_reg[4]_0[0]
    SLICE_X13Y33         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_strb_V_U/ibuf_inst/ireg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.432     0.432    bd_0_i/hls_inst/U0/regslice_both_outStream_V_strb_V_U/ibuf_inst/ap_clk
    SLICE_X13Y33         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_outStream_V_strb_V_U/ibuf_inst/ireg_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X13Y33         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/U0/regslice_both_outStream_V_strb_V_U/ibuf_inst/ireg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_inStream_V_last_V_U/obuf_inst/odata_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/tmp_last_V_reg_201_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.410     0.410    bd_0_i/hls_inst/U0/regslice_both_inStream_V_last_V_U/obuf_inst/ap_clk
    SLICE_X21Y36         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_last_V_U/obuf_inst/odata_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y36         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/regslice_both_inStream_V_last_V_U/obuf_inst/odata_int_reg[0]/Q
                         net (fo=2, routed)           0.121     0.672    bd_0_i/hls_inst/U0/regslice_both_inStream_V_last_V_U_n_0
    SLICE_X21Y35         FDRE                                         r  bd_0_i/hls_inst/U0/tmp_last_V_reg_201_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=312, unset)          0.432     0.432    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X21Y35         FDRE                                         r  bd_0_i/hls_inst/U0/tmp_last_V_reg_201_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X21Y35         FDRE (Hold_fdre_C_D)         0.070     0.502    bd_0_i/hls_inst/U0/tmp_last_V_reg_201_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  0.171    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X14Y36  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y36  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y36  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X16Y35  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X16Y35  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X16Y35  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X17Y36  bd_0_i/hls_inst/U0/icmp_ln13_reg_172_pp0_iter1_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X17Y36  bd_0_i/hls_inst/U0/icmp_ln13_reg_172_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y38  bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/ibuf_inst/ireg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X19Y39  bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/ibuf_inst/ireg_reg[11]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X14Y36  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y36  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y36  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y35  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y35  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y35  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter2_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y36  bd_0_i/hls_inst/U0/icmp_ln13_reg_172_pp0_iter1_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X17Y36  bd_0_i/hls_inst/U0/icmp_ln13_reg_172_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y38  bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/ibuf_inst/ireg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X19Y39  bd_0_i/hls_inst/U0/regslice_both_inStream_V_data_V_U/ibuf_inst/ireg_reg[11]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X14Y36  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X14Y36  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y36  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y36  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y36  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y36  bd_0_i/hls_inst/U0/ap_CS_fsm_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y35  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y35  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y35  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X16Y35  bd_0_i/hls_inst/U0/ap_enable_reg_pp0_iter1_reg/C



