# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../CPU.srcs/sources_1/imports/src/common/block_ram/block_ram.v" \
"../../../../CPU.srcs/sources_1/imports/src/cpu.v" \
"../../../../CPU.srcs/sources_1/imports/src/common/fifo/fifo.v" \
"../../../../CPU.srcs/sources_1/imports/src/hci.v" \
"../../../../CPU.srcs/sources_1/imports/src/ram.v" \
"../../../../CPU.srcs/sources_1/imports/src/riscv_top.v" \
"../../../../CPU.srcs/sources_1/imports/src/common/uart/uart.v" \
"../../../../CPU.srcs/sources_1/imports/src/common/uart/uart_baud_clk.v" \
"../../../../CPU.srcs/sources_1/imports/src/common/uart/uart_rx.v" \
"../../../../CPU.srcs/sources_1/imports/src/common/uart/uart_tx.v" \
"../../../../CPU.srcs/sim_1/imports/sim/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
