#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x13cef40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x139d320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x13a4a90 .functor NOT 1, L_0x13facc0, C4<0>, C4<0>, C4<0>;
L_0x13faaa0 .functor XOR 2, L_0x13fa940, L_0x13faa00, C4<00>, C4<00>;
L_0x13fabb0 .functor XOR 2, L_0x13faaa0, L_0x13fab10, C4<00>, C4<00>;
v0x13f73a0_0 .net *"_ivl_10", 1 0, L_0x13fab10;  1 drivers
v0x13f74a0_0 .net *"_ivl_12", 1 0, L_0x13fabb0;  1 drivers
v0x13f7580_0 .net *"_ivl_2", 1 0, L_0x13fa880;  1 drivers
v0x13f7640_0 .net *"_ivl_4", 1 0, L_0x13fa940;  1 drivers
v0x13f7720_0 .net *"_ivl_6", 1 0, L_0x13faa00;  1 drivers
v0x13f7850_0 .net *"_ivl_8", 1 0, L_0x13faaa0;  1 drivers
v0x13f7930_0 .net "a", 0 0, v0x13f52e0_0;  1 drivers
v0x13f79d0_0 .net "b", 0 0, v0x13f5380_0;  1 drivers
v0x13f7a70_0 .net "c", 0 0, v0x13f5420_0;  1 drivers
v0x13f7b10_0 .var "clk", 0 0;
v0x13f7bb0_0 .net "d", 0 0, v0x13f5560_0;  1 drivers
v0x13f7c50_0 .net "out_pos_dut", 0 0, L_0x13fa6f0;  1 drivers
v0x13f7cf0_0 .net "out_pos_ref", 0 0, L_0x13f9330;  1 drivers
v0x13f7d90_0 .net "out_sop_dut", 0 0, L_0x13f9ba0;  1 drivers
v0x13f7e30_0 .net "out_sop_ref", 0 0, L_0x13d0450;  1 drivers
v0x13f7ed0_0 .var/2u "stats1", 223 0;
v0x13f7f70_0 .var/2u "strobe", 0 0;
v0x13f8120_0 .net "tb_match", 0 0, L_0x13facc0;  1 drivers
v0x13f81f0_0 .net "tb_mismatch", 0 0, L_0x13a4a90;  1 drivers
v0x13f8290_0 .net "wavedrom_enable", 0 0, v0x13f5830_0;  1 drivers
v0x13f8360_0 .net "wavedrom_title", 511 0, v0x13f58d0_0;  1 drivers
L_0x13fa880 .concat [ 1 1 0 0], L_0x13f9330, L_0x13d0450;
L_0x13fa940 .concat [ 1 1 0 0], L_0x13f9330, L_0x13d0450;
L_0x13faa00 .concat [ 1 1 0 0], L_0x13fa6f0, L_0x13f9ba0;
L_0x13fab10 .concat [ 1 1 0 0], L_0x13f9330, L_0x13d0450;
L_0x13facc0 .cmp/eeq 2, L_0x13fa880, L_0x13fabb0;
S_0x13a17c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x139d320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x13a4e70 .functor AND 1, v0x13f5420_0, v0x13f5560_0, C4<1>, C4<1>;
L_0x13a5250 .functor NOT 1, v0x13f52e0_0, C4<0>, C4<0>, C4<0>;
L_0x13a5630 .functor NOT 1, v0x13f5380_0, C4<0>, C4<0>, C4<0>;
L_0x13a58b0 .functor AND 1, L_0x13a5250, L_0x13a5630, C4<1>, C4<1>;
L_0x13bc990 .functor AND 1, L_0x13a58b0, v0x13f5420_0, C4<1>, C4<1>;
L_0x13d0450 .functor OR 1, L_0x13a4e70, L_0x13bc990, C4<0>, C4<0>;
L_0x13f87b0 .functor NOT 1, v0x13f5380_0, C4<0>, C4<0>, C4<0>;
L_0x13f8820 .functor OR 1, L_0x13f87b0, v0x13f5560_0, C4<0>, C4<0>;
L_0x13f8930 .functor AND 1, v0x13f5420_0, L_0x13f8820, C4<1>, C4<1>;
L_0x13f89f0 .functor NOT 1, v0x13f52e0_0, C4<0>, C4<0>, C4<0>;
L_0x13f8ac0 .functor OR 1, L_0x13f89f0, v0x13f5380_0, C4<0>, C4<0>;
L_0x13f8b30 .functor AND 1, L_0x13f8930, L_0x13f8ac0, C4<1>, C4<1>;
L_0x13f8cb0 .functor NOT 1, v0x13f5380_0, C4<0>, C4<0>, C4<0>;
L_0x13f8d20 .functor OR 1, L_0x13f8cb0, v0x13f5560_0, C4<0>, C4<0>;
L_0x13f8c40 .functor AND 1, v0x13f5420_0, L_0x13f8d20, C4<1>, C4<1>;
L_0x13f8eb0 .functor NOT 1, v0x13f52e0_0, C4<0>, C4<0>, C4<0>;
L_0x13f8fb0 .functor OR 1, L_0x13f8eb0, v0x13f5560_0, C4<0>, C4<0>;
L_0x13f9070 .functor AND 1, L_0x13f8c40, L_0x13f8fb0, C4<1>, C4<1>;
L_0x13f9220 .functor XNOR 1, L_0x13f8b30, L_0x13f9070, C4<0>, C4<0>;
v0x13a43c0_0 .net *"_ivl_0", 0 0, L_0x13a4e70;  1 drivers
v0x13a47c0_0 .net *"_ivl_12", 0 0, L_0x13f87b0;  1 drivers
v0x13a4ba0_0 .net *"_ivl_14", 0 0, L_0x13f8820;  1 drivers
v0x13a4f80_0 .net *"_ivl_16", 0 0, L_0x13f8930;  1 drivers
v0x13a5360_0 .net *"_ivl_18", 0 0, L_0x13f89f0;  1 drivers
v0x13a5740_0 .net *"_ivl_2", 0 0, L_0x13a5250;  1 drivers
v0x13a59c0_0 .net *"_ivl_20", 0 0, L_0x13f8ac0;  1 drivers
v0x13f3850_0 .net *"_ivl_24", 0 0, L_0x13f8cb0;  1 drivers
v0x13f3930_0 .net *"_ivl_26", 0 0, L_0x13f8d20;  1 drivers
v0x13f3a10_0 .net *"_ivl_28", 0 0, L_0x13f8c40;  1 drivers
v0x13f3af0_0 .net *"_ivl_30", 0 0, L_0x13f8eb0;  1 drivers
v0x13f3bd0_0 .net *"_ivl_32", 0 0, L_0x13f8fb0;  1 drivers
v0x13f3cb0_0 .net *"_ivl_36", 0 0, L_0x13f9220;  1 drivers
L_0x7f8528cb0018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x13f3d70_0 .net *"_ivl_38", 0 0, L_0x7f8528cb0018;  1 drivers
v0x13f3e50_0 .net *"_ivl_4", 0 0, L_0x13a5630;  1 drivers
v0x13f3f30_0 .net *"_ivl_6", 0 0, L_0x13a58b0;  1 drivers
v0x13f4010_0 .net *"_ivl_8", 0 0, L_0x13bc990;  1 drivers
v0x13f40f0_0 .net "a", 0 0, v0x13f52e0_0;  alias, 1 drivers
v0x13f41b0_0 .net "b", 0 0, v0x13f5380_0;  alias, 1 drivers
v0x13f4270_0 .net "c", 0 0, v0x13f5420_0;  alias, 1 drivers
v0x13f4330_0 .net "d", 0 0, v0x13f5560_0;  alias, 1 drivers
v0x13f43f0_0 .net "out_pos", 0 0, L_0x13f9330;  alias, 1 drivers
v0x13f44b0_0 .net "out_sop", 0 0, L_0x13d0450;  alias, 1 drivers
v0x13f4570_0 .net "pos0", 0 0, L_0x13f8b30;  1 drivers
v0x13f4630_0 .net "pos1", 0 0, L_0x13f9070;  1 drivers
L_0x13f9330 .functor MUXZ 1, L_0x7f8528cb0018, L_0x13f8b30, L_0x13f9220, C4<>;
S_0x13f47b0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x139d320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x13f52e0_0 .var "a", 0 0;
v0x13f5380_0 .var "b", 0 0;
v0x13f5420_0 .var "c", 0 0;
v0x13f54c0_0 .net "clk", 0 0, v0x13f7b10_0;  1 drivers
v0x13f5560_0 .var "d", 0 0;
v0x13f5650_0 .var/2u "fail", 0 0;
v0x13f56f0_0 .var/2u "fail1", 0 0;
v0x13f5790_0 .net "tb_match", 0 0, L_0x13facc0;  alias, 1 drivers
v0x13f5830_0 .var "wavedrom_enable", 0 0;
v0x13f58d0_0 .var "wavedrom_title", 511 0;
E_0x13b0350/0 .event negedge, v0x13f54c0_0;
E_0x13b0350/1 .event posedge, v0x13f54c0_0;
E_0x13b0350 .event/or E_0x13b0350/0, E_0x13b0350/1;
S_0x13f4ae0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x13f47b0;
 .timescale -12 -12;
v0x13f4d20_0 .var/2s "i", 31 0;
E_0x13b01f0 .event posedge, v0x13f54c0_0;
S_0x13f4e20 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x13f47b0;
 .timescale -12 -12;
v0x13f5020_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x13f5100 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x13f47b0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x13f5ab0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x139d320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x13f94e0 .functor AND 1, v0x13f5420_0, v0x13f5560_0, C4<1>, C4<1>;
L_0x13f9790 .functor NOT 1, v0x13f52e0_0, C4<0>, C4<0>, C4<0>;
L_0x13f9820 .functor NOT 1, v0x13f5380_0, C4<0>, C4<0>, C4<0>;
L_0x13f99a0 .functor AND 1, L_0x13f9790, L_0x13f9820, C4<1>, C4<1>;
L_0x13f9ae0 .functor AND 1, L_0x13f99a0, v0x13f5420_0, C4<1>, C4<1>;
L_0x13f9ba0 .functor OR 1, L_0x13f94e0, L_0x13f9ae0, C4<0>, C4<0>;
L_0x13f9d40 .functor NOT 1, v0x13f5380_0, C4<0>, C4<0>, C4<0>;
L_0x13f9db0 .functor OR 1, L_0x13f9d40, v0x13f5560_0, C4<0>, C4<0>;
L_0x13f9ec0 .functor AND 1, v0x13f5420_0, L_0x13f9db0, C4<1>, C4<1>;
L_0x13f9f80 .functor NOT 1, v0x13f52e0_0, C4<0>, C4<0>, C4<0>;
L_0x13fa160 .functor OR 1, L_0x13f9f80, v0x13f5380_0, C4<0>, C4<0>;
L_0x13fa1d0 .functor AND 1, L_0x13f9ec0, L_0x13fa160, C4<1>, C4<1>;
L_0x13fa350 .functor NOT 1, v0x13f52e0_0, C4<0>, C4<0>, C4<0>;
L_0x13fa3c0 .functor OR 1, L_0x13fa350, v0x13f5560_0, C4<0>, C4<0>;
L_0x13fa2e0 .functor AND 1, v0x13f5420_0, L_0x13fa3c0, C4<1>, C4<1>;
L_0x13fa550 .functor XNOR 1, L_0x13fa1d0, L_0x13fa2e0, C4<0>, C4<0>;
v0x13f5c70_0 .net *"_ivl_12", 0 0, L_0x13f9d40;  1 drivers
v0x13f5d50_0 .net *"_ivl_14", 0 0, L_0x13f9db0;  1 drivers
v0x13f5e30_0 .net *"_ivl_16", 0 0, L_0x13f9ec0;  1 drivers
v0x13f5f20_0 .net *"_ivl_18", 0 0, L_0x13f9f80;  1 drivers
v0x13f6000_0 .net *"_ivl_2", 0 0, L_0x13f9790;  1 drivers
v0x13f6130_0 .net *"_ivl_20", 0 0, L_0x13fa160;  1 drivers
v0x13f6210_0 .net *"_ivl_24", 0 0, L_0x13fa350;  1 drivers
v0x13f62f0_0 .net *"_ivl_26", 0 0, L_0x13fa3c0;  1 drivers
v0x13f63d0_0 .net *"_ivl_30", 0 0, L_0x13fa550;  1 drivers
L_0x7f8528cb0060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x13f6520_0 .net *"_ivl_32", 0 0, L_0x7f8528cb0060;  1 drivers
v0x13f6600_0 .net *"_ivl_4", 0 0, L_0x13f9820;  1 drivers
v0x13f66e0_0 .net *"_ivl_6", 0 0, L_0x13f99a0;  1 drivers
v0x13f67c0_0 .net "a", 0 0, v0x13f52e0_0;  alias, 1 drivers
v0x13f6860_0 .net "b", 0 0, v0x13f5380_0;  alias, 1 drivers
v0x13f6950_0 .net "c", 0 0, v0x13f5420_0;  alias, 1 drivers
v0x13f6a40_0 .net "d", 0 0, v0x13f5560_0;  alias, 1 drivers
v0x13f6b30_0 .net "out_pos", 0 0, L_0x13fa6f0;  alias, 1 drivers
v0x13f6d00_0 .net "out_sop", 0 0, L_0x13f9ba0;  alias, 1 drivers
v0x13f6dc0_0 .net "pos0", 0 0, L_0x13fa1d0;  1 drivers
v0x13f6e80_0 .net "pos1", 0 0, L_0x13fa2e0;  1 drivers
v0x13f6f40_0 .net "sop_term1", 0 0, L_0x13f94e0;  1 drivers
v0x13f7000_0 .net "sop_term2", 0 0, L_0x13f9ae0;  1 drivers
L_0x13fa6f0 .functor MUXZ 1, L_0x7f8528cb0060, L_0x13fa1d0, L_0x13fa550, C4<>;
S_0x13f7180 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x139d320;
 .timescale -12 -12;
E_0x13999f0 .event anyedge, v0x13f7f70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x13f7f70_0;
    %nor/r;
    %assign/vec4 v0x13f7f70_0, 0;
    %wait E_0x13999f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x13f47b0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f5650_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f56f0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x13f47b0;
T_4 ;
    %wait E_0x13b0350;
    %load/vec4 v0x13f5790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13f5650_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13f47b0;
T_5 ;
    %wait E_0x13b01f0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f5560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f5420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f5380_0, 0;
    %assign/vec4 v0x13f52e0_0, 0;
    %wait E_0x13b01f0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f5560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f5420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f5380_0, 0;
    %assign/vec4 v0x13f52e0_0, 0;
    %wait E_0x13b01f0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f5560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f5420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f5380_0, 0;
    %assign/vec4 v0x13f52e0_0, 0;
    %wait E_0x13b01f0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f5560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f5420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f5380_0, 0;
    %assign/vec4 v0x13f52e0_0, 0;
    %wait E_0x13b01f0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f5560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f5420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f5380_0, 0;
    %assign/vec4 v0x13f52e0_0, 0;
    %wait E_0x13b01f0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f5560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f5420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f5380_0, 0;
    %assign/vec4 v0x13f52e0_0, 0;
    %wait E_0x13b01f0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f5560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f5420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f5380_0, 0;
    %assign/vec4 v0x13f52e0_0, 0;
    %wait E_0x13b01f0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f5560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f5420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f5380_0, 0;
    %assign/vec4 v0x13f52e0_0, 0;
    %wait E_0x13b01f0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f5560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f5420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f5380_0, 0;
    %assign/vec4 v0x13f52e0_0, 0;
    %wait E_0x13b01f0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f5560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f5420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f5380_0, 0;
    %assign/vec4 v0x13f52e0_0, 0;
    %wait E_0x13b01f0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f5560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f5420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f5380_0, 0;
    %assign/vec4 v0x13f52e0_0, 0;
    %wait E_0x13b01f0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x13f5560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f5420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f5380_0, 0;
    %assign/vec4 v0x13f52e0_0, 0;
    %wait E_0x13b01f0;
    %load/vec4 v0x13f5650_0;
    %store/vec4 v0x13f56f0_0, 0, 1;
    %fork t_1, S_0x13f4ae0;
    %jmp t_0;
    .scope S_0x13f4ae0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13f4d20_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x13f4d20_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x13b01f0;
    %load/vec4 v0x13f4d20_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x13f5560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f5420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f5380_0, 0;
    %assign/vec4 v0x13f52e0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13f4d20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x13f4d20_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x13f47b0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x13b0350;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x13f5560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f5420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x13f5380_0, 0;
    %assign/vec4 v0x13f52e0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x13f5650_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x13f56f0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x139d320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f7b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13f7f70_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x139d320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x13f7b10_0;
    %inv;
    %store/vec4 v0x13f7b10_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x139d320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x13f54c0_0, v0x13f81f0_0, v0x13f7930_0, v0x13f79d0_0, v0x13f7a70_0, v0x13f7bb0_0, v0x13f7e30_0, v0x13f7d90_0, v0x13f7cf0_0, v0x13f7c50_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x139d320;
T_9 ;
    %load/vec4 v0x13f7ed0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x13f7ed0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x13f7ed0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x13f7ed0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x13f7ed0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x13f7ed0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x13f7ed0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x13f7ed0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x13f7ed0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x13f7ed0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x139d320;
T_10 ;
    %wait E_0x13b0350;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13f7ed0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13f7ed0_0, 4, 32;
    %load/vec4 v0x13f8120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x13f7ed0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13f7ed0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x13f7ed0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13f7ed0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x13f7e30_0;
    %load/vec4 v0x13f7e30_0;
    %load/vec4 v0x13f7d90_0;
    %xor;
    %load/vec4 v0x13f7e30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x13f7ed0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13f7ed0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x13f7ed0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13f7ed0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x13f7cf0_0;
    %load/vec4 v0x13f7cf0_0;
    %load/vec4 v0x13f7c50_0;
    %xor;
    %load/vec4 v0x13f7cf0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x13f7ed0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13f7ed0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x13f7ed0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x13f7ed0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth1/machine/ece241_2013_q2/iter0/response4/top_module.sv";
