{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1703858357574 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1703858357574 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 29 19:29:17 2023 " "Processing started: Fri Dec 29 19:29:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1703858357574 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1703858357574 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P1 -c P1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off P1 -c P1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1703858357574 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1703858357814 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1703858357814 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rs1 RS1 RISC_V_Processor.sv(48) " "Verilog HDL Declaration information at RISC_V_Processor.sv(48): object \"rs1\" differs only in case from object \"RS1\" in the same scope" {  } { { "RISC_V_Processor.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1703858364388 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rs2 RS2 RISC_V_Processor.sv(48) " "Verilog HDL Declaration information at RISC_V_Processor.sv(48): object \"rs2\" differs only in case from object \"RS2\" in the same scope" {  } { { "RISC_V_Processor.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1703858364388 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd RD RISC_V_Processor.sv(48) " "Verilog HDL Declaration information at RISC_V_Processor.sv(48): object \"rd\" differs only in case from object \"RD\" in the same scope" {  } { { "RISC_V_Processor.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1703858364388 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "branch Branch RISC_V_Processor.sv(20) " "Verilog HDL Declaration information at RISC_V_Processor.sv(20): object \"branch\" differs only in case from object \"Branch\" in the same scope" {  } { { "RISC_V_Processor.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1703858364388 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "memread Memread RISC_V_Processor.sv(21) " "Verilog HDL Declaration information at RISC_V_Processor.sv(21): object \"memread\" differs only in case from object \"Memread\" in the same scope" {  } { { "RISC_V_Processor.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1703858364388 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "memtoreg Memtoreg RISC_V_Processor.sv(22) " "Verilog HDL Declaration information at RISC_V_Processor.sv(22): object \"memtoreg\" differs only in case from object \"Memtoreg\" in the same scope" {  } { { "RISC_V_Processor.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1703858364388 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "memwrite Memwrite RISC_V_Processor.sv(23) " "Verilog HDL Declaration information at RISC_V_Processor.sv(23): object \"memwrite\" differs only in case from object \"Memwrite\" in the same scope" {  } { { "RISC_V_Processor.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1703858364388 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "regwrite Regwrite RISC_V_Processor.sv(25) " "Verilog HDL Declaration information at RISC_V_Processor.sv(25): object \"regwrite\" differs only in case from object \"Regwrite\" in the same scope" {  } { { "RISC_V_Processor.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1703858364388 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALUsrc Alusrc RISC_V_Processor.sv(24) " "Verilog HDL Declaration information at RISC_V_Processor.sv(24): object \"ALUsrc\" differs only in case from object \"Alusrc\" in the same scope" {  } { { "RISC_V_Processor.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1703858364388 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ALUop aluop RISC_V_Processor.sv(26) " "Verilog HDL Declaration information at RISC_V_Processor.sv(26): object \"ALUop\" differs only in case from object \"aluop\" in the same scope" {  } { { "RISC_V_Processor.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1703858364388 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "write_data write_Data RISC_V_Processor.sv(32) " "Verilog HDL Declaration information at RISC_V_Processor.sv(32): object \"write_data\" differs only in case from object \"write_Data\" in the same scope" {  } { { "RISC_V_Processor.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1703858364388 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "branch BRANCH RISC_V_Processor.sv(20) " "Verilog HDL Declaration information at RISC_V_Processor.sv(20): object \"branch\" differs only in case from object \"BRANCH\" in the same scope" {  } { { "RISC_V_Processor.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1703858364388 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Branch BRANCH RISC_V_Processor.sv(67) " "Verilog HDL Declaration information at RISC_V_Processor.sv(67): object \"Branch\" differs only in case from object \"BRANCH\" in the same scope" {  } { { "RISC_V_Processor.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1703858364388 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "memread MEMREAD RISC_V_Processor.sv(21) " "Verilog HDL Declaration information at RISC_V_Processor.sv(21): object \"memread\" differs only in case from object \"MEMREAD\" in the same scope" {  } { { "RISC_V_Processor.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1703858364388 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Memread MEMREAD RISC_V_Processor.sv(68) " "Verilog HDL Declaration information at RISC_V_Processor.sv(68): object \"Memread\" differs only in case from object \"MEMREAD\" in the same scope" {  } { { "RISC_V_Processor.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1703858364388 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "memtoreg MEMTOREG RISC_V_Processor.sv(22) " "Verilog HDL Declaration information at RISC_V_Processor.sv(22): object \"memtoreg\" differs only in case from object \"MEMTOREG\" in the same scope" {  } { { "RISC_V_Processor.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1703858364388 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Memtoreg MEMTOREG RISC_V_Processor.sv(69) " "Verilog HDL Declaration information at RISC_V_Processor.sv(69): object \"Memtoreg\" differs only in case from object \"MEMTOREG\" in the same scope" {  } { { "RISC_V_Processor.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1703858364388 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "regwrite REGWRITE RISC_V_Processor.sv(25) " "Verilog HDL Declaration information at RISC_V_Processor.sv(25): object \"regwrite\" differs only in case from object \"REGWRITE\" in the same scope" {  } { { "RISC_V_Processor.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1703858364388 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Regwrite REGWRITE RISC_V_Processor.sv(71) " "Verilog HDL Declaration information at RISC_V_Processor.sv(71): object \"Regwrite\" differs only in case from object \"REGWRITE\" in the same scope" {  } { { "RISC_V_Processor.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1703858364388 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M1 m1 RISC_V_Processor.sv(66) " "Verilog HDL Declaration information at RISC_V_Processor.sv(66): object \"M1\" differs only in case from object \"m1\" in the same scope" {  } { { "RISC_V_Processor.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1703858364388 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "M2 m2 RISC_V_Processor.sv(66) " "Verilog HDL Declaration information at RISC_V_Processor.sv(66): object \"M2\" differs only in case from object \"m2\" in the same scope" {  } { { "RISC_V_Processor.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1703858364388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risc_v_processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file risc_v_processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_Processor " "Found entity 1: RISC_V_Processor" {  } { { "RISC_V_Processor.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703858364388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703858364388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twobyonemux.sv 1 1 " "Found 1 design units, including 1 entities, in source file twobyonemux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TwobyOneMux " "Found entity 1: TwobyOneMux" {  } { { "TwobyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/TwobyOneMux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703858364403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703858364403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "threebyonemux.sv 1 1 " "Found 1 design units, including 1 entities, in source file threebyonemux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ThreebyOneMux " "Found entity 1: ThreebyOneMux" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703858364403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703858364403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703858364403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703858364403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "reg_file.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/reg_file.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703858364403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703858364403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/program_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703858364403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703858364403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_flush.sv 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_flush.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_flush " "Found entity 1: pipeline_flush" {  } { { "pipeline_flush.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/pipeline_flush.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703858364403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703858364403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memwb.sv 1 1 " "Found 1 design units, including 1 entities, in source file memwb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MEMWB " "Found entity 1: MEMWB" {  } { { "MEMWB.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/MEMWB.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703858364403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703858364403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_parser.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_parser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_parser " "Found entity 1: instruction_parser" {  } { { "instruction_parser.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/instruction_parser.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703858364403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703858364403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/instruction_memory.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703858364403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703858364403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imm_data_extractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file imm_data_extractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imm_data_extractor " "Found entity 1: imm_data_extractor" {  } { { "imm_data_extractor.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/imm_data_extractor.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703858364403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703858364403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifid.sv 1 1 " "Found 1 design units, including 1 entities, in source file ifid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IFID " "Found entity 1: IFID" {  } { { "IFID.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/IFID.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703858364403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703858364403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idex.sv 1 1 " "Found 1 design units, including 1 entities, in source file idex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IDEX " "Found entity 1: IDEX" {  } { { "IDEX.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/IDEX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703858364403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703858364403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_detection_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hazard_detection_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection_unit " "Found entity 1: hazard_detection_unit" {  } { { "hazard_detection_unit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/hazard_detection_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703858364403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703858364403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwardingunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file forwardingunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "ForwardingUnit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ForwardingUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703858364403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703858364403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file exmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EXMEM " "Found entity 1: EXMEM" {  } { { "EXMEM.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/EXMEM.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703858364403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703858364403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703858364403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703858364403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CU " "Found entity 1: CU" {  } { { "control_unit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703858364419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703858364419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branching_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file branching_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branching_unit " "Found entity 1: branching_unit" {  } { { "branching_unit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/branching_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703858364419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703858364419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_control " "Found entity 1: alu_control" {  } { { "alu_control.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703858364419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703858364419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_64bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_64bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Alu64 " "Found entity 1: Alu64" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703858364419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703858364419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1703858364419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1703858364419 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1703858364439 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk testbench.sv(29) " "Verilog HDL warning at testbench.sv(29): assignments to clk create a combinational loop" {  } { { "testbench.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/testbench.sv" 29 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1703858364447 "|testbench"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.sv(35) " "Verilog HDL warning at testbench.sv(35): ignoring unsupported system task" {  } { { "testbench.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/testbench.sv" 35 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1703858364447 "|testbench"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.sv(36) " "Verilog HDL warning at testbench.sv(36): ignoring unsupported system task" {  } { { "testbench.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/testbench.sv" 36 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1703858364447 "|testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RISC_V_Processor RISC_V_Processor:dut " "Elaborating entity \"RISC_V_Processor\" for hierarchy \"RISC_V_Processor:dut\"" {  } { { "testbench.sv" "dut" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/testbench.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1703858364447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_flush RISC_V_Processor:dut\|pipeline_flush:p_flush " "Elaborating entity \"pipeline_flush\" for hierarchy \"RISC_V_Processor:dut\|pipeline_flush:p_flush\"" {  } { { "RISC_V_Processor.sv" "p_flush" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1703858364457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detection_unit RISC_V_Processor:dut\|hazard_detection_unit:hu " "Elaborating entity \"hazard_detection_unit\" for hierarchy \"RISC_V_Processor:dut\|hazard_detection_unit:hu\"" {  } { { "RISC_V_Processor.sv" "hu" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1703858364457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter RISC_V_Processor:dut\|program_counter:pc " "Elaborating entity \"program_counter\" for hierarchy \"RISC_V_Processor:dut\|program_counter:pc\"" {  } { { "RISC_V_Processor.sv" "pc" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1703858364457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory RISC_V_Processor:dut\|instruction_memory:im " "Elaborating entity \"instruction_memory\" for hierarchy \"RISC_V_Processor:dut\|instruction_memory:im\"" {  } { { "RISC_V_Processor.sv" "im" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1703858364457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder RISC_V_Processor:dut\|adder:adder1 " "Elaborating entity \"adder\" for hierarchy \"RISC_V_Processor:dut\|adder:adder1\"" {  } { { "RISC_V_Processor.sv" "adder1" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1703858364457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFID RISC_V_Processor:dut\|IFID:i1 " "Elaborating entity \"IFID\" for hierarchy \"RISC_V_Processor:dut\|IFID:i1\"" {  } { { "RISC_V_Processor.sv" "i1" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1703858364457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_parser RISC_V_Processor:dut\|instruction_parser:ip " "Elaborating entity \"instruction_parser\" for hierarchy \"RISC_V_Processor:dut\|instruction_parser:ip\"" {  } { { "RISC_V_Processor.sv" "ip" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1703858364457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU RISC_V_Processor:dut\|CU:cu " "Elaborating entity \"CU\" for hierarchy \"RISC_V_Processor:dut\|CU:cu\"" {  } { { "RISC_V_Processor.sv" "cu" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1703858364457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_data_extractor RISC_V_Processor:dut\|imm_data_extractor:immextr " "Elaborating entity \"imm_data_extractor\" for hierarchy \"RISC_V_Processor:dut\|imm_data_extractor:immextr\"" {  } { { "RISC_V_Processor.sv" "immextr" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1703858364457 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "imm_data_extractor.sv(10) " "Verilog HDL Case Statement warning at imm_data_extractor.sv(10): incomplete case statement has no default case item" {  } { { "imm_data_extractor.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/imm_data_extractor.sv" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1703858364457 "|RISC_V_Processor|imm_data_extractor:immextr"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imm_data imm_data_extractor.sv(10) " "Verilog HDL Always Construct warning at imm_data_extractor.sv(10): inferring latch(es) for variable \"imm_data\", which holds its previous value in one or more paths through the always construct" {  } { { "imm_data_extractor.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/imm_data_extractor.sv" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703858364457 "|RISC_V_Processor|imm_data_extractor:immextr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_data\[0\] imm_data_extractor.sv(10) " "Inferred latch for \"imm_data\[0\]\" at imm_data_extractor.sv(10)" {  } { { "imm_data_extractor.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/imm_data_extractor.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364457 "|RISC_V_Processor|imm_data_extractor:immextr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_data\[1\] imm_data_extractor.sv(10) " "Inferred latch for \"imm_data\[1\]\" at imm_data_extractor.sv(10)" {  } { { "imm_data_extractor.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/imm_data_extractor.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364457 "|RISC_V_Processor|imm_data_extractor:immextr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_data\[2\] imm_data_extractor.sv(10) " "Inferred latch for \"imm_data\[2\]\" at imm_data_extractor.sv(10)" {  } { { "imm_data_extractor.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/imm_data_extractor.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364457 "|RISC_V_Processor|imm_data_extractor:immextr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_data\[3\] imm_data_extractor.sv(10) " "Inferred latch for \"imm_data\[3\]\" at imm_data_extractor.sv(10)" {  } { { "imm_data_extractor.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/imm_data_extractor.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364457 "|RISC_V_Processor|imm_data_extractor:immextr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_data\[4\] imm_data_extractor.sv(10) " "Inferred latch for \"imm_data\[4\]\" at imm_data_extractor.sv(10)" {  } { { "imm_data_extractor.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/imm_data_extractor.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364457 "|RISC_V_Processor|imm_data_extractor:immextr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_data\[5\] imm_data_extractor.sv(10) " "Inferred latch for \"imm_data\[5\]\" at imm_data_extractor.sv(10)" {  } { { "imm_data_extractor.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/imm_data_extractor.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364457 "|RISC_V_Processor|imm_data_extractor:immextr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_data\[6\] imm_data_extractor.sv(10) " "Inferred latch for \"imm_data\[6\]\" at imm_data_extractor.sv(10)" {  } { { "imm_data_extractor.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/imm_data_extractor.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364457 "|RISC_V_Processor|imm_data_extractor:immextr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_data\[7\] imm_data_extractor.sv(10) " "Inferred latch for \"imm_data\[7\]\" at imm_data_extractor.sv(10)" {  } { { "imm_data_extractor.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/imm_data_extractor.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364457 "|RISC_V_Processor|imm_data_extractor:immextr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_data\[8\] imm_data_extractor.sv(10) " "Inferred latch for \"imm_data\[8\]\" at imm_data_extractor.sv(10)" {  } { { "imm_data_extractor.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/imm_data_extractor.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364457 "|RISC_V_Processor|imm_data_extractor:immextr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_data\[9\] imm_data_extractor.sv(10) " "Inferred latch for \"imm_data\[9\]\" at imm_data_extractor.sv(10)" {  } { { "imm_data_extractor.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/imm_data_extractor.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364457 "|RISC_V_Processor|imm_data_extractor:immextr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_data\[10\] imm_data_extractor.sv(10) " "Inferred latch for \"imm_data\[10\]\" at imm_data_extractor.sv(10)" {  } { { "imm_data_extractor.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/imm_data_extractor.sv" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364457 "|RISC_V_Processor|imm_data_extractor:immextr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile RISC_V_Processor:dut\|registerFile:regfile " "Elaborating entity \"registerFile\" for hierarchy \"RISC_V_Processor:dut\|registerFile:regfile\"" {  } { { "RISC_V_Processor.sv" "regfile" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1703858364457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDEX RISC_V_Processor:dut\|IDEX:i2 " "Elaborating entity \"IDEX\" for hierarchy \"RISC_V_Processor:dut\|IDEX:i2\"" {  } { { "RISC_V_Processor.sv" "i2" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1703858364473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ThreebyOneMux RISC_V_Processor:dut\|ThreebyOneMux:m1 " "Elaborating entity \"ThreebyOneMux\" for hierarchy \"RISC_V_Processor:dut\|ThreebyOneMux:m1\"" {  } { { "RISC_V_Processor.sv" "m1" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1703858364473 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ThreebyOneMux.sv(12) " "Verilog HDL Case Statement warning at ThreebyOneMux.sv(12): incomplete case statement has no default case item" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out ThreebyOneMux.sv(12) " "Verilog HDL Always Construct warning at ThreebyOneMux.sv(12): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[0\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[1\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[2\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[3\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[4\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[5\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[6\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[7\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[8\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[9\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[10\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[11\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[12\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[13\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[14\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[15\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[16\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[17\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[18\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[18\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[19\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[19\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[20\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[20\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[21\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[21\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[22\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[22\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[23\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[23\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[24\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[24\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[25\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[25\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[26\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[26\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[27\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[27\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[28\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[28\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[29\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[29\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[30\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[30\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[31\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[31\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[32\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[32\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[33\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[33\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[34\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[34\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[35\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[35\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[36\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[36\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[37\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[37\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[38\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[38\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[39\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[39\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[40\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[40\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[41\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[41\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[42\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[42\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[43\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[43\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[44\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[44\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[45\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[45\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[46\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[46\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[47\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[47\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[48\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[48\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[49\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[49\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[50\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[50\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[51\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[51\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[52\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[52\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[53\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[53\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[54\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[54\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[55\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[55\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[56\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[56\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[57\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[57\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[58\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[58\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[59\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[59\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[60\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[60\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[61\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[61\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[62\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[62\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[63\] ThreebyOneMux.sv(12) " "Inferred latch for \"out\[63\]\" at ThreebyOneMux.sv(12)" {  } { { "ThreebyOneMux.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/ThreebyOneMux.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364473 "|RISC_V_Processor|ThreebyOneMux:m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwobyOneMux RISC_V_Processor:dut\|TwobyOneMux:mux1 " "Elaborating entity \"TwobyOneMux\" for hierarchy \"RISC_V_Processor:dut\|TwobyOneMux:mux1\"" {  } { { "RISC_V_Processor.sv" "mux1" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1703858364488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu64 RISC_V_Processor:dut\|Alu64:alu " "Elaborating entity \"Alu64\" for hierarchy \"RISC_V_Processor:dut\|Alu64:alu\"" {  } { { "RISC_V_Processor.sv" "alu" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1703858364488 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_64bit.sv(12) " "Verilog HDL Case Statement warning at alu_64bit.sv(12): incomplete case statement has no default case item" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Result alu_64bit.sv(12) " "Verilog HDL Always Construct warning at alu_64bit.sv(12): inferring latch(es) for variable \"Result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[0\] alu_64bit.sv(12) " "Inferred latch for \"Result\[0\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[1\] alu_64bit.sv(12) " "Inferred latch for \"Result\[1\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[2\] alu_64bit.sv(12) " "Inferred latch for \"Result\[2\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[3\] alu_64bit.sv(12) " "Inferred latch for \"Result\[3\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[4\] alu_64bit.sv(12) " "Inferred latch for \"Result\[4\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[5\] alu_64bit.sv(12) " "Inferred latch for \"Result\[5\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[6\] alu_64bit.sv(12) " "Inferred latch for \"Result\[6\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[7\] alu_64bit.sv(12) " "Inferred latch for \"Result\[7\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[8\] alu_64bit.sv(12) " "Inferred latch for \"Result\[8\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[9\] alu_64bit.sv(12) " "Inferred latch for \"Result\[9\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[10\] alu_64bit.sv(12) " "Inferred latch for \"Result\[10\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[11\] alu_64bit.sv(12) " "Inferred latch for \"Result\[11\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[12\] alu_64bit.sv(12) " "Inferred latch for \"Result\[12\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[13\] alu_64bit.sv(12) " "Inferred latch for \"Result\[13\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[14\] alu_64bit.sv(12) " "Inferred latch for \"Result\[14\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[15\] alu_64bit.sv(12) " "Inferred latch for \"Result\[15\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[16\] alu_64bit.sv(12) " "Inferred latch for \"Result\[16\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[17\] alu_64bit.sv(12) " "Inferred latch for \"Result\[17\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[18\] alu_64bit.sv(12) " "Inferred latch for \"Result\[18\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[19\] alu_64bit.sv(12) " "Inferred latch for \"Result\[19\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[20\] alu_64bit.sv(12) " "Inferred latch for \"Result\[20\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[21\] alu_64bit.sv(12) " "Inferred latch for \"Result\[21\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[22\] alu_64bit.sv(12) " "Inferred latch for \"Result\[22\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[23\] alu_64bit.sv(12) " "Inferred latch for \"Result\[23\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[24\] alu_64bit.sv(12) " "Inferred latch for \"Result\[24\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[25\] alu_64bit.sv(12) " "Inferred latch for \"Result\[25\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[26\] alu_64bit.sv(12) " "Inferred latch for \"Result\[26\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[27\] alu_64bit.sv(12) " "Inferred latch for \"Result\[27\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[28\] alu_64bit.sv(12) " "Inferred latch for \"Result\[28\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[29\] alu_64bit.sv(12) " "Inferred latch for \"Result\[29\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[30\] alu_64bit.sv(12) " "Inferred latch for \"Result\[30\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[31\] alu_64bit.sv(12) " "Inferred latch for \"Result\[31\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[32\] alu_64bit.sv(12) " "Inferred latch for \"Result\[32\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[33\] alu_64bit.sv(12) " "Inferred latch for \"Result\[33\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[34\] alu_64bit.sv(12) " "Inferred latch for \"Result\[34\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[35\] alu_64bit.sv(12) " "Inferred latch for \"Result\[35\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[36\] alu_64bit.sv(12) " "Inferred latch for \"Result\[36\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[37\] alu_64bit.sv(12) " "Inferred latch for \"Result\[37\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[38\] alu_64bit.sv(12) " "Inferred latch for \"Result\[38\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[39\] alu_64bit.sv(12) " "Inferred latch for \"Result\[39\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[40\] alu_64bit.sv(12) " "Inferred latch for \"Result\[40\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[41\] alu_64bit.sv(12) " "Inferred latch for \"Result\[41\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[42\] alu_64bit.sv(12) " "Inferred latch for \"Result\[42\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[43\] alu_64bit.sv(12) " "Inferred latch for \"Result\[43\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[44\] alu_64bit.sv(12) " "Inferred latch for \"Result\[44\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[45\] alu_64bit.sv(12) " "Inferred latch for \"Result\[45\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[46\] alu_64bit.sv(12) " "Inferred latch for \"Result\[46\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[47\] alu_64bit.sv(12) " "Inferred latch for \"Result\[47\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[48\] alu_64bit.sv(12) " "Inferred latch for \"Result\[48\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[49\] alu_64bit.sv(12) " "Inferred latch for \"Result\[49\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[50\] alu_64bit.sv(12) " "Inferred latch for \"Result\[50\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[51\] alu_64bit.sv(12) " "Inferred latch for \"Result\[51\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[52\] alu_64bit.sv(12) " "Inferred latch for \"Result\[52\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[53\] alu_64bit.sv(12) " "Inferred latch for \"Result\[53\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[54\] alu_64bit.sv(12) " "Inferred latch for \"Result\[54\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[55\] alu_64bit.sv(12) " "Inferred latch for \"Result\[55\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[56\] alu_64bit.sv(12) " "Inferred latch for \"Result\[56\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[57\] alu_64bit.sv(12) " "Inferred latch for \"Result\[57\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[58\] alu_64bit.sv(12) " "Inferred latch for \"Result\[58\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[59\] alu_64bit.sv(12) " "Inferred latch for \"Result\[59\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[60\] alu_64bit.sv(12) " "Inferred latch for \"Result\[60\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[61\] alu_64bit.sv(12) " "Inferred latch for \"Result\[61\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[62\] alu_64bit.sv(12) " "Inferred latch for \"Result\[62\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[63\] alu_64bit.sv(12) " "Inferred latch for \"Result\[63\]\" at alu_64bit.sv(12)" {  } { { "alu_64bit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_64bit.sv" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|Alu64:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_control RISC_V_Processor:dut\|alu_control:ac " "Elaborating entity \"alu_control\" for hierarchy \"RISC_V_Processor:dut\|alu_control:ac\"" {  } { { "RISC_V_Processor.sv" "ac" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1703858364488 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "operation alu_control.sv(8) " "Verilog HDL Always Construct warning at alu_control.sv(8): inferring latch(es) for variable \"operation\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_control.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_control.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|alu_control:ac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation\[0\] alu_control.sv(16) " "Inferred latch for \"operation\[0\]\" at alu_control.sv(16)" {  } { { "alu_control.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_control.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|alu_control:ac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation\[1\] alu_control.sv(16) " "Inferred latch for \"operation\[1\]\" at alu_control.sv(16)" {  } { { "alu_control.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_control.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|alu_control:ac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation\[2\] alu_control.sv(16) " "Inferred latch for \"operation\[2\]\" at alu_control.sv(16)" {  } { { "alu_control.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_control.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|alu_control:ac"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "operation\[3\] alu_control.sv(16) " "Inferred latch for \"operation\[3\]\" at alu_control.sv(16)" {  } { { "alu_control.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/alu_control.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364488 "|RISC_V_Processor|alu_control:ac"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMEM RISC_V_Processor:dut\|EXMEM:i3 " "Elaborating entity \"EXMEM\" for hierarchy \"RISC_V_Processor:dut\|EXMEM:i3\"" {  } { { "RISC_V_Processor.sv" "i3" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1703858364488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory RISC_V_Processor:dut\|data_memory:datamem " "Elaborating entity \"data_memory\" for hierarchy \"RISC_V_Processor:dut\|data_memory:datamem\"" {  } { { "RISC_V_Processor.sv" "datamem" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1703858364488 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data data_memory.sv(47) " "Verilog HDL Always Construct warning at data_memory.sv(47): inferring latch(es) for variable \"read_data\", which holds its previous value in one or more paths through the always construct" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[0\] data_memory.sv(47) " "Inferred latch for \"read_data\[0\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[1\] data_memory.sv(47) " "Inferred latch for \"read_data\[1\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[2\] data_memory.sv(47) " "Inferred latch for \"read_data\[2\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[3\] data_memory.sv(47) " "Inferred latch for \"read_data\[3\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[4\] data_memory.sv(47) " "Inferred latch for \"read_data\[4\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[5\] data_memory.sv(47) " "Inferred latch for \"read_data\[5\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[6\] data_memory.sv(47) " "Inferred latch for \"read_data\[6\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[7\] data_memory.sv(47) " "Inferred latch for \"read_data\[7\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[8\] data_memory.sv(47) " "Inferred latch for \"read_data\[8\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[9\] data_memory.sv(47) " "Inferred latch for \"read_data\[9\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[10\] data_memory.sv(47) " "Inferred latch for \"read_data\[10\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[11\] data_memory.sv(47) " "Inferred latch for \"read_data\[11\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[12\] data_memory.sv(47) " "Inferred latch for \"read_data\[12\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[13\] data_memory.sv(47) " "Inferred latch for \"read_data\[13\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[14\] data_memory.sv(47) " "Inferred latch for \"read_data\[14\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[15\] data_memory.sv(47) " "Inferred latch for \"read_data\[15\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[16\] data_memory.sv(47) " "Inferred latch for \"read_data\[16\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[17\] data_memory.sv(47) " "Inferred latch for \"read_data\[17\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[18\] data_memory.sv(47) " "Inferred latch for \"read_data\[18\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[19\] data_memory.sv(47) " "Inferred latch for \"read_data\[19\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[20\] data_memory.sv(47) " "Inferred latch for \"read_data\[20\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[21\] data_memory.sv(47) " "Inferred latch for \"read_data\[21\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[22\] data_memory.sv(47) " "Inferred latch for \"read_data\[22\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[23\] data_memory.sv(47) " "Inferred latch for \"read_data\[23\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[24\] data_memory.sv(47) " "Inferred latch for \"read_data\[24\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[25\] data_memory.sv(47) " "Inferred latch for \"read_data\[25\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[26\] data_memory.sv(47) " "Inferred latch for \"read_data\[26\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[27\] data_memory.sv(47) " "Inferred latch for \"read_data\[27\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[28\] data_memory.sv(47) " "Inferred latch for \"read_data\[28\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[29\] data_memory.sv(47) " "Inferred latch for \"read_data\[29\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[30\] data_memory.sv(47) " "Inferred latch for \"read_data\[30\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[31\] data_memory.sv(47) " "Inferred latch for \"read_data\[31\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[32\] data_memory.sv(47) " "Inferred latch for \"read_data\[32\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[33\] data_memory.sv(47) " "Inferred latch for \"read_data\[33\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[34\] data_memory.sv(47) " "Inferred latch for \"read_data\[34\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[35\] data_memory.sv(47) " "Inferred latch for \"read_data\[35\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[36\] data_memory.sv(47) " "Inferred latch for \"read_data\[36\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[37\] data_memory.sv(47) " "Inferred latch for \"read_data\[37\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[38\] data_memory.sv(47) " "Inferred latch for \"read_data\[38\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[39\] data_memory.sv(47) " "Inferred latch for \"read_data\[39\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[40\] data_memory.sv(47) " "Inferred latch for \"read_data\[40\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[41\] data_memory.sv(47) " "Inferred latch for \"read_data\[41\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[42\] data_memory.sv(47) " "Inferred latch for \"read_data\[42\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[43\] data_memory.sv(47) " "Inferred latch for \"read_data\[43\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[44\] data_memory.sv(47) " "Inferred latch for \"read_data\[44\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[45\] data_memory.sv(47) " "Inferred latch for \"read_data\[45\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[46\] data_memory.sv(47) " "Inferred latch for \"read_data\[46\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[47\] data_memory.sv(47) " "Inferred latch for \"read_data\[47\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[48\] data_memory.sv(47) " "Inferred latch for \"read_data\[48\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[49\] data_memory.sv(47) " "Inferred latch for \"read_data\[49\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[50\] data_memory.sv(47) " "Inferred latch for \"read_data\[50\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[51\] data_memory.sv(47) " "Inferred latch for \"read_data\[51\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[52\] data_memory.sv(47) " "Inferred latch for \"read_data\[52\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[53\] data_memory.sv(47) " "Inferred latch for \"read_data\[53\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[54\] data_memory.sv(47) " "Inferred latch for \"read_data\[54\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[55\] data_memory.sv(47) " "Inferred latch for \"read_data\[55\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[56\] data_memory.sv(47) " "Inferred latch for \"read_data\[56\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[57\] data_memory.sv(47) " "Inferred latch for \"read_data\[57\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[58\] data_memory.sv(47) " "Inferred latch for \"read_data\[58\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[59\] data_memory.sv(47) " "Inferred latch for \"read_data\[59\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[60\] data_memory.sv(47) " "Inferred latch for \"read_data\[60\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[61\] data_memory.sv(47) " "Inferred latch for \"read_data\[61\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[62\] data_memory.sv(47) " "Inferred latch for \"read_data\[62\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data\[63\] data_memory.sv(47) " "Inferred latch for \"read_data\[63\]\" at data_memory.sv(47)" {  } { { "data_memory.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/data_memory.sv" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1703858364504 "|testbench|RISC_V_Processor:dut|data_memory:datamem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMWB RISC_V_Processor:dut\|MEMWB:i4 " "Elaborating entity \"MEMWB\" for hierarchy \"RISC_V_Processor:dut\|MEMWB:i4\"" {  } { { "RISC_V_Processor.sv" "i4" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1703858364504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit RISC_V_Processor:dut\|ForwardingUnit:f1 " "Elaborating entity \"ForwardingUnit\" for hierarchy \"RISC_V_Processor:dut\|ForwardingUnit:f1\"" {  } { { "RISC_V_Processor.sv" "f1" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1703858364504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branching_unit RISC_V_Processor:dut\|branching_unit:branc " "Elaborating entity \"branching_unit\" for hierarchy \"RISC_V_Processor:dut\|branching_unit:branc\"" {  } { { "RISC_V_Processor.sv" "branc" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/RISC_V_Processor.sv" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1703858364504 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "branching_unit.sv(16) " "Verilog HDL Case Statement warning at branching_unit.sv(16): incomplete case statement has no default case item" {  } { { "branching_unit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/branching_unit.sv" 16 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1703858364504 "|RISC_V_Processor|branching_unit:branc"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addermuxselect branching_unit.sv(16) " "Verilog HDL Always Construct warning at branching_unit.sv(16): inferring latch(es) for variable \"addermuxselect\", which holds its previous value in one or more paths through the always construct" {  } { { "branching_unit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/branching_unit.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1703858364504 "|RISC_V_Processor|branching_unit:branc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addermuxselect branching_unit.sv(16) " "Inferred latch for \"addermuxselect\" at branching_unit.sv(16)" {  } { { "branching_unit.sv" "" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/branching_unit.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1703858364504 "|RISC_V_Processor|branching_unit:branc"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "testbench.sv" "clk" { Text "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/testbench.sv" 3 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1703858364705 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1703858364705 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/output_files/P1.map.smsg " "Generated suppressed messages file C:/Users/DELL/Desktop/My Sem 5/DSD/Processor/FPGA_Tries/PipelinedProcessor/RISC-V-Pipelined-Processor-main/RISC-V Pipelined Processor/RISC-V/output_files/P1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1703858364874 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1703858364890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 29 19:29:24 2023 " "Processing ended: Fri Dec 29 19:29:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1703858364890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1703858364890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1703858364890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1703858364890 ""}
