<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html dir="ltr" lang="en-gb">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta http-equiv="Content-Style-Type" content="text/css">
<meta http-equiv="Content-Language" content="en-gb">
<title>nesdev.com :: View topic - Breaking NES apart (WARNING: traffic)</title>

<style type="text/css">
<!--

body {
	font-family: Verdana,serif;
	font-size: 10pt;
}

img {
	border: 0;
}

td {
	font-family: Verdana,serif;
	font-size: 10pt;
	line-height: 150%;
}

.code, .codecontent, 
.quote, .quotecontent {
	margin: 0 5px 0 5px;
	padding: 5px;
	font-size: smaller;
	border: black solid 1px;
}

.quotetitle {
	color: black;
	display : block;
	font-weight: bold;
}

.forum {
	font-family: Arial,Helvetica,sans-serif;
	font-weight: bold;
	font-size: 18pt;
}

.topic {
	font-family: Arial,Helvetica,sans-serif;
	font-size: 14pt;
	font-weight: bold;
}

.gensmall {
	font-size: 8pt;
}

hr {
	color: #888;
	height: 3px;
	border-style: solid;
}

hr.sep {
	color: #aaa;
	height: 1px;
	border-style: dashed;
}
//-->
</style>

</head>
<body>

<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
<tr>
	<td colspan="2" align="center"><span class="Forum">nesdev.com</span><br /><span class="gensmall"><a href="http://forums.nesdev.com/">http://forums.nesdev.com/</a></span></td>
</tr>
<tr>
	<td colspan="2"><br /></td>
</tr>
<tr>
	<td><span class="topic">Breaking NES apart (WARNING: traffic)</span><br /><span class="gensmall"><a href="http://forums.nesdev.com/viewtopic.php?f=9&amp;t=9197">http://forums.nesdev.com/viewtopic.php?f=9&amp;t=9197</a></span></td>
	<td align="right" valign="bottom"><span class="gensmall">Page <strong>1</strong> of <strong>2</strong></span></td>
</tr>
</table>



	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>org</b> [ Tue Aug 07, 2012 12:42 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Breaking NES apart (WARNING: traffic)</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />Hi.<br /><br />I'm going to reverse engineer NES chips, including 2A03 (CPU) and 2C02 (PPU), both revision G and write its truly cycle-accurate emulator.<br /><br />Die photos are available around (visual6502, quietust site). I do chip tracing by my own.<br /><br />You can find my 6502-related topic on 6502.org board: <!-- m --><a class="postlink" href="http://forum.6502.org/viewtopic.php?f=8&amp;t=2208">http://forum.6502.org/viewtopic.php?f=8&amp;t=2208</a><!-- m --><br /><br />My current progress on APU:<br /><img src="http://ogamespec.com/imgstore/whc5020309c35546.jpg" alt="Image" /><br /><br />PPU:<br /><img src="http://ogamespec.com/imgstore/whc50216ed934a71.jpg" alt="Image" />

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>cpow</b> [ Tue Aug 07, 2012 12:48 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: Breaking NES apart (WARNING: traffic)</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />Yay.  There'll finally be an emulator with worse performance than mine!   <img src="./images/smilies/icon_eek.gif" alt=":shock:" title="Shocked" />

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>org</b> [ Tue Aug 07, 2012 12:48 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: Breaking NES apart (WARNING: traffic)</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />Todays speccy: APU address pin<br /><br /><img src="http://ogamespec.com/imgstore/whc5021678eddd76.jpg" alt="Image" /><br /><br />Address pin use tri-state logic to disconnect address bus, while NC/A line is high.<br /><br />Note: I will use 6502-like bus and control lines notation. For example, &quot;1/A0&quot; mean &quot;put 1 on A0 line&quot;. And A0 mean simply &quot;bit 0 of address bus&quot;.<br /><br /><strong>cpow</strong>, performance doesn't matter on modern PC's   <img src="./images/smilies/icon_mrgreen.gif" alt=":mrgreen:" title="Mr. Green" />

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>lidnariq</b> [ Tue Aug 07, 2012 3:56 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: Breaking NES apart (WARNING: traffic)</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />You might consider trying to get a hold of Quietust, who's done a lot of <a href="http://wiki.nesdev.com/w/index.php?title=User:Quietust" class="postlink">inspecting the CPU's die</a> before, and took the visual6502 code to make <a href="http://www.qmtpro.com/~nes/chipimages/visual2a03/" class="postlink">visual2a03</a>. He's apparently also been responsible for some back-end changes in Visual6502 to make setting up simulations of non-cpus like the 2c02 easier and more sensical.

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>rainwarrior</b> [ Tue Aug 07, 2012 4:04 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: Breaking NES apart (WARNING: traffic)</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />Also one page up, he has a nice collection of layer and label images: <a href="http://www.qmtpro.com/~nes/chipimages/" class="postlink">http://www.qmtpro.com/~nes/chipimages/</a>

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>kyuusaku</b> [ Tue Aug 07, 2012 5:37 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: Breaking NES apart (WARNING: traffic)</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />I seriously need to work on my skills... How do you determine anything from the plain layered die photo? Is image processing being employed? (Or are you actually compositing the layers?)

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>org</b> [ Tue Aug 07, 2012 10:14 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: Breaking NES apart (WARNING: traffic)</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />rainwarrior, I've seen those layers and images but when I tried to compose them in photoshop, it doesn't look suitable. So I do by my own.<br /><br />kyuusaku, search on youtube &quot;Tracing 6502&quot;. I captured real-time video, while tracing 6502. This is quite simple <img src="./images/smilies/icon_smile.gif" alt=":)" title="Smile" />

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>kyuusaku</b> [ Wed Aug 08, 2012 12:48 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: Breaking NES apart (WARNING: traffic)</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />Ahh, I thought you were working only from the die photo... Still impressive!<br /><br />I took the easy way out and extracted the node and transistor list.

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>org</b> [ Wed Aug 08, 2012 5:27 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: Breaking NES apart (WARNING: traffic)</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />Todays speccy: PPU OAM row decoder.<br /><br /><img src="http://ogamespec.com/imgstore/resized_whc50225695296b8.jpg" alt="Image" /><br /><br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">&nbsp;1 2 3 4&nbsp; &nbsp;abcdefghi<br />--------------------<br />&nbsp;0 0 0 0 | 000000010 <br />&nbsp;0 0 0 1 | 000000100<br />&nbsp;0 0 1 0 | 000001000<br />&nbsp;0 0 1 1 | 000010000<br />&nbsp;0 1 0 0 | 000100000<br />&nbsp;0 1 0 1 | 001000000<br />&nbsp;0 1 1 0 | 010000000<br />&nbsp;0 1 1 1 | 100000000<br />&nbsp;1 x x x | 000000001<br /></div><br />Input: row group number. Output selects one of 9 OAM row groups.<br /><br />OAM layout (see attached pic):<br />Top part: 34 rows by 32 cells<br />Bottom part: 32 rows by 32 cells<br />Rows are aranged in groups, 9 groups total.<br />Number of rows in each group : 8, 8, 5, 8, 8, 8, 5, 8, 8<br />This gives 1792 + 320 = 2112 bits (264 bytes)

		
			<br clear="all" /><br />

			<table class="tablebg" width="100%" cellspacing="1">
			<tr>
				<td><b class="genmed">Attachments: </b></td>
			</tr>
			
				<tr>
					<td>
			<a href="./download/file.php?id=3&amp;mode=view"><img src="./download/file.php?id=3&amp;t=1" alt="OAM_overview.png" /></a><br />
			<span class="gensmall">OAM_overview.png [ 516.56 KiB | Viewed 2182 times ]</span>
		

		<br />
	</td>
				</tr>
			
			</table>
		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>org</b> [ Thu Aug 09, 2012 5:50 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: Breaking NES apart (WARNING: traffic)</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />Todays speccy: PPU data bus (D0...D7)<br /><br />This is CPU-side data pin.<br /><br />Each pin has 3 connects: RD, WR and DBn.<br /><br />RD and WR controls read and write tri-state logic.<br />When RD is high write logic goes to &quot;not connected&quot; state and otherwise.<br />RD and WR cannot be in combinations 0/0. Both RD and WR are high, when /CE = 1 (&quot;chip not enabled&quot;)<br /><br />DBn wire transfers actual data in both directions.

		
			<br clear="all" /><br />

			<table class="tablebg" width="100%" cellspacing="1">
			<tr>
				<td><b class="genmed">Attachments: </b></td>
			</tr>
			
				<tr>
					<td>
			<a href="./download/file.php?id=4&amp;mode=view"><img src="./download/file.php?id=4&amp;t=1" alt="DATA_trans.png" /></a><br />
			<span class="gensmall">DATA_trans.png [ 852.67 KiB | Viewed 2110 times ]</span>
		

		<br />
	</td>
				</tr>
			
			</table>
		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>org</b> [ Thu Aug 09, 2012 6:47 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: Breaking NES apart (WARNING: traffic)</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />Bonus: PPU R/W decode logic<br /><br /><img src="http://ogamespec.com/imgstore/whc5023be161d7dc.jpg" alt="Image" /><br /><br />Output RD and WR, based on R/W and /CE lines:<br /><br />RD = ~R/W<br />WR = R/W<br /><br />RD = WR = 1, when /CE = 1.<br /><br />From Brad Taylor's &quot;NTSC 2C02 technical reference&quot;:<br /><div class="quotetitle"><b>Quote:</b></div><div class="quotecontent">R/W, D0-D7, A2-A0, /CS: these are the PPU's control bus signals responsible <br />for programming the 2C02's internal registers. R/W controls data direction <br />(write data into PPU reg on zero), A0-A2 selects the internal PPU register <br />to read/write, and while /CS is set to zero, D0-D7 is used to transfer the <br />data bits to/from the selected register (if /CS=1, D0-D7 float).<br /></div><br /><br />/CS is mentioned as /DBE (NOT data bus enabled) in PPU US patent 4824106.

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>org</b> [ Thu Aug 09, 2012 12:36 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: Breaking NES apart (WARNING: traffic)</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />APU reset pin<br /><br />Simply inverted /RST input, no any latches or something.<br /><br />RST is connected to NC/A address bus input. This mean address bus is float during reset.

		
			<br clear="all" /><br />

			<table class="tablebg" width="100%" cellspacing="1">
			<tr>
				<td><b class="genmed">Attachments: </b></td>
			</tr>
			
				<tr>
					<td>
			<a href="./download/file.php?id=7&amp;mode=view"><img src="./download/file.php?id=7&amp;t=1" alt="RST_trans.png" /></a><br />
			<span class="gensmall">RST_trans.png [ 744.34 KiB | Viewed 2067 times ]</span>
		

		<br />
	</td>
				</tr>
			
			</table>
		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>org</b> [ Fri Aug 10, 2012 6:05 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: Breaking NES apart (WARNING: traffic)</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />Todays speccy: PPU register select PLA.<br /><br />I partially decoded obscured area of register select PLA :<br /><br /><img src="http://ogamespec.com/imgstore/whc5025032a0993a.jpg" alt="Image" /><br /><br />As you can see diffusion layer is totally hidden under metall crosspassings.<br /><br />I took original picture, maxed contrast and removed saturation:<br /><img src="http://ogamespec.com/imgstore/whc502504456103c.jpg" alt="Image" /><br /><br />Noticed the difference between red and green circles?  <img src="./images/smilies/icon_mrgreen.gif" alt=":mrgreen:" title="Mr. Green" /> Humain brain is a miracle  <img src="./images/smilies/icon_biggrin.gif" alt=":D" title="Very Happy" /><br /><br />Although I didn't managed to recover top 3 lines of PLA, I still happy <img src="./images/smilies/icon_smile.gif" alt=":)" title="Smile" /> Now I can find PPU registers.<br /><br /><img src="http://ogamespec.com/imgstore/whc5025057346bed.jpg" alt="Image" /><br /><br />PLA feeds A0-A3 and R/W lines and connect specific register with data bus (D0...D7), when condition met (actually it output &quot;disconnect&quot; drive signals, leaving only single register to be connected)<br />If condition is not met, then neither register is not connected to the data bus.<br /><br />A0-A2 lines are mentioned as RS0-2 (register select) in PPU US patent 4824106.<br /><br />Enjoy)

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>org</b> [ Sat Aug 11, 2012 8:05 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: Breaking NES apart (WARNING: traffic)</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />Todays speccy: APU register decode<br /><br />First take a look on oveview:<br /><img src="http://ogamespec.com/imgstore/whc50266d04adb5c.jpg" alt="Image" /><br /><br />Register address decode is done in 3 steps:<br />- predecode: determine whenever address is belongs to register memory area (4000 ... 401F)<br />- R/W decode: determine what we gonna do - read or write<br />- PLA: connects appropriate register with data bus<br /><br />Predecode:<br /><img src="http://ogamespec.com/imgstore/whc50266b8060fa5.jpg" alt="Image" /><br />It simply grounds output, if address is not &quot;0x00 0000 000x xxxx&quot; (where &quot;x&quot; mean any bit)<br />Two PDSEL outpus are identical to each other.<br />Ricoh missed two pullups here, so PDSEL is just &quot;not connected&quot;, instead of high level, if address is match.<br /><br />R/W decode:<br /><img src="http://ogamespec.com/imgstore/whc5026730eb288e.jpg" alt="Image" /><br />Feeds R/W line from CPU and PDSEL (which is grounded or just not-connected)<br />2 outputs goes to PLA. <br />Register write is performed when R/W is low and PDSEL is not connected.<br />Register read is performed when R/W is high and PDSEL is not connected.<br /><br />PLA:<br /><img src="http://ogamespec.com/imgstore/whc502674280e9c6.jpg" alt="Image" /><br />Most interesting part.<br />This scheme has a lot of output control wires, which connect different registers with data bus.<br />Write PLA outputs are grounded during 6502 PHI1 phase.<br /><br />I found undocumented registers : 4018, 4019 (both read only) and 401A (read/write).<br />Access to these registers is controlled by yet unkown (UNK) control line.<br /><br />EDIT: UNK line is actually DEBUG input (pin 30). And 4018-401A are debug readback registers.<br /><br />Some links from Quietust:<br /><!-- m --><a class="postlink" href="http://wiki.nesdev.com/w/index.php/Talk:CPU_pin_out_and_signal_description">http://wiki.nesdev.com/w/index.php/Talk ... escription</a><!-- m --><br /><!-- m --><a class="postlink" href="http://wiki.nesdev.com/w/index.php/File:Apu_address.jpg">http://wiki.nesdev.com/w/index.php/File:Apu_address.jpg</a><!-- m -->

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>org</b> [ Sun Aug 12, 2012 2:42 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: Breaking NES apart (WARNING: traffic)</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />Todays LSD trip: Master clock divider.<br /><br />CLK input pin:<br /><img src="http://ogamespec.com/imgstore/resized_whc50281e704aad4.jpg" alt="Image" /><br />Not sure if output is inverted or not  <img src="./images/smilies/icon_razz.gif" alt=":P" title="Razz" /> I do not understand how does it work, when diffusion cross poly  <img src="./images/smilies/icon_question.gif" alt=":?:" title="Question" /> <br />So I assume its not inverted.<br /><br />6-stage Johnson counter:<br /><img src="http://ogamespec.com/imgstore/whc50283190c33e8.jpg" alt="Image" /> <img src="http://ogamespec.com/imgstore/whc502831974a6a3.jpg" alt="Image" /><br /><br />I placed two images: one for color and another is just trans-level.<br />You can find some artifacts on color schematics, I believe this is parts of PAL-version of 2A03.<br /><br />Input CLK is divided by 12.<br />Additional duty compensation is need to make high level of PHI2 more wider. Without such compensation output PHI2 would be only 50% duty.<br /><br />Also I wrote small program on C, to test Johnson counter:<br />[spoiler]<br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">// 2A03 master clock divider simulation.<br />#include &lt;stdio.h&gt;<br /><br />int CounterOut;<br />int InLatch&#91;6&#93;, OutLatch&#91;6&#93;;<br />int DutyOut;<br /><br />void step_count (int CLK)<br />{<br />&nbsp; &nbsp; int i;<br />&nbsp; &nbsp; CounterOut = OutLatch&#91;5&#93;;<br />&nbsp; &nbsp; for (i=0; i&lt;6; i++) {<br />&nbsp; &nbsp; &nbsp; &nbsp; if ((CLK &amp; 1) == 0) InLatch&#91;i&#93; = CounterOut &amp; 1;<br />&nbsp; &nbsp; &nbsp; &nbsp; if ((CLK &amp; 1) == 1) OutLatch&#91;i&#93; = ~InLatch&#91;i&#93; &amp; 1;<br />&nbsp; &nbsp; &nbsp; &nbsp; if ( i &lt; 4) CounterOut = ~OutLatch&#91;i&#93; &amp; ~(~OutLatch&#91;5&#93; &amp; OutLatch&#91;4&#93;);<br />&nbsp; &nbsp; &nbsp; &nbsp; else CounterOut = ~OutLatch&#91;i&#93;;<br />&nbsp; &nbsp; }<br />&nbsp; &nbsp; CounterOut &amp;= 1;<br />&nbsp; &nbsp; DutyOut = ~InLatch&#91;4&#93; &amp; 1;<br /><br />&nbsp; &nbsp; // Dump counter<br />#if 0<br />&nbsp; &nbsp; printf ( &quot;Counter (CLK: %i): &quot;, CLK);<br />&nbsp; &nbsp; for (i=0; i&lt;6; i++) printf ( &quot; %i&quot;, ~OutLatch&#91;i&#93; &amp; 1 );<br />&nbsp; &nbsp; printf ( &quot;\n&quot; );<br />#endif<br />}<br /><br />main ()<br />{<br />&nbsp; &nbsp; int i, CLK;<br /><br />&nbsp; &nbsp; // initial conditions<br />&nbsp; &nbsp; CounterOut = 0;<br />&nbsp; &nbsp; for (i=0; i&lt;6; i++) InLatch&#91;i&#93; = OutLatch&#91;i&#93; = 0;<br /><br />&nbsp; &nbsp; // Display master CLK steps<br />&nbsp; &nbsp; CLK = 0;<br />&nbsp; &nbsp; printf ( &quot;CLK : &quot; );<br />&nbsp; &nbsp; for (i=0; i&lt;50; i++) {<br />&nbsp; &nbsp; &nbsp; &nbsp; printf (&quot;%i&quot;, CLK );<br />&nbsp; &nbsp; &nbsp; &nbsp; CLK ^= 1;<br />&nbsp; &nbsp; }<br />&nbsp; &nbsp; printf ( &quot;\n&quot; );<br /><br />&nbsp; &nbsp; // Display iterations of PHI2 output<br />&nbsp; &nbsp; CLK = 0;<br />&nbsp; &nbsp; printf ( &quot;PHI2: &quot; );<br />&nbsp; &nbsp; for (i=0; i&lt;50; i++) {<br />&nbsp; &nbsp; &nbsp; &nbsp; step_count (CLK);<br />&nbsp; &nbsp; &nbsp; &nbsp; printf (&quot;%i&quot;, ~(CounterOut &amp; ~DutyOut) &amp; 1 );<br />&nbsp; &nbsp; &nbsp; &nbsp; CLK ^= 1;<br />&nbsp; &nbsp; }<br />&nbsp; &nbsp; printf ( &quot;\n&quot; );<br />}<br /><br />CLK : 01010101010101010101010101010101010101010101010101<br />PHI2: 00000000111111111111111000000000111111111111111000<br /></div><br />[/spoiler]<br /><br />Admins: please allow to attach txt/c files, or add spoiler bb-code.<br /><br />EDIT: found some errors, now fixed )

		

		</td>
	</tr>
	</table>


<hr width="85%" />

<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
<tr>
	<td><span class="gensmall">Page <strong>1</strong> of <strong>2</strong></span></td>
	<td align="right"><span class="gensmall">All times are UTC - 7 hours </span></td>
</tr>
<tr>
	<td colspan="2" align="center"><span class="gensmall">Powered by phpBB&reg; Forum Software &copy; phpBB Group<br />http://www.phpbb.com/</span></td>
</tr>
</table>

</body>
</html>