# Design: Design compar already active.
# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: Flow Manager: Not Defined
acom -reorder -work compar $DSN/src/compar.vhd
# Compile with File Reorder...
# File: c:\My_Designs\pb4\compar\src\compar.vhd
# Compile Entity "compar"
# Compile Entity "poarta_sau"
# Compile Architecture "arh_sau" of Entity "poarta_sau"
# Compile Entity "poarta_si"
# Compile Architecture "arh_sau" of Entity "poarta_si"
# Error: COMP96_0111: compar.vhd : (30, 5): Labels do not match.
# Compile Entity "inversor"
# Compile Architecture "arh_inv" of Entity "inversor"
# Compile Entity "coincidenta"
# Compile Architecture "arh_coincidenta" of Entity "coincidenta"
# Compile Architecture "arhcompar" of Entity "compar"
# Error: COMP96_0019: compar.vhd : (58, 5): Keyword "component" expected.
# Error: COMP96_0019: compar.vhd : (59, 25): Keyword "end" expected.
# Error: COMP96_0019: compar.vhd : (64, 5): Keyword "component" expected.
# Error: COMP96_0019: compar.vhd : (65, 24): Keyword "end" expected.
# Error: COMP96_0019: compar.vhd : (70, 5): Keyword "component" expected.
# Error: COMP96_0019: compar.vhd : (71, 23): Keyword "end" expected.
# Error: COMP96_0019: compar.vhd : (76, 5): Keyword "component" expected.
# Error: COMP96_0019: compar.vhd : (77, 26): Keyword "end" expected.
# Error: COMP96_0015: compar.vhd : (80, 46): ':' expected.
# Error: COMP96_0018: compar.vhd : (81, 1): Identifier expected.
# Error: COMP96_0111: compar.vhd : (107, 5): Labels do not match.
# Top-level unit(s) detected:
# Entity  =>   inversor
# Entity  =>   poarta_sau
# Entity  =>   coincidenta
# Compile failure 12 Errors 0 Warnings  Analysis time :  0.3 [s]
acom -work compar $DSN/src/compar.vhd
# Compile...
# File: c:\My_Designs\pb4\compar\src\compar.vhd
# Compile Entity "compar"
# Compile Entity "poarta_sau"
# Compile Architecture "arh_sau" of Entity "poarta_sau"
# Compile Entity "poarta_si"
# Compile Architecture "arh_si" of Entity "poarta_si"
# Compile Entity "inversor"
# Compile Architecture "arh_inv" of Entity "inversor"
# Compile Entity "coincidenta"
# Compile Architecture "arh_coincidenta" of Entity "coincidenta"
# Compile Architecture "arhcompar" of Entity "compar"
# Error: COMP96_0019: compar.vhd : (58, 5): Keyword "component" expected.
# Error: COMP96_0019: compar.vhd : (59, 25): Keyword "end" expected.
# Error: COMP96_0019: compar.vhd : (64, 5): Keyword "component" expected.
# Error: COMP96_0019: compar.vhd : (65, 24): Keyword "end" expected.
# Error: COMP96_0019: compar.vhd : (70, 5): Keyword "component" expected.
# Error: COMP96_0019: compar.vhd : (71, 23): Keyword "end" expected.
# Error: COMP96_0019: compar.vhd : (76, 5): Keyword "component" expected.
# Error: COMP96_0019: compar.vhd : (77, 26): Keyword "end" expected.
# Error: COMP96_0015: compar.vhd : (80, 46): ':' expected.
# Error: COMP96_0018: compar.vhd : (81, 1): Identifier expected.
# Error: COMP96_0111: compar.vhd : (107, 5): Labels do not match.
# Compile failure 11 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -work compar $DSN/src/compar.vhd
# Compile...
# File: c:\My_Designs\pb4\compar\src\compar.vhd
# Compile Entity "compar"
# Compile Entity "poarta_sau"
# Compile Architecture "arh_sau" of Entity "poarta_sau"
# Compile Entity "poarta_si"
# Compile Architecture "arh_si" of Entity "poarta_si"
# Compile Entity "inversor"
# Compile Architecture "arh_inv" of Entity "inversor"
# Compile Entity "coincidenta"
# Compile Architecture "arh_coincidenta" of Entity "coincidenta"
# Compile Architecture "arhcompar" of Entity "compar"
# Error: COMP96_0019: compar.vhd : (63, 5): Keyword "component" expected.
# Error: COMP96_0019: compar.vhd : (64, 24): Keyword "end" expected.
# Error: COMP96_0019: compar.vhd : (69, 5): Keyword "component" expected.
# Error: COMP96_0019: compar.vhd : (70, 23): Keyword "end" expected.
# Error: COMP96_0019: compar.vhd : (75, 5): Keyword "component" expected.
# Error: COMP96_0019: compar.vhd : (76, 26): Keyword "end" expected.
# Error: COMP96_0015: compar.vhd : (79, 46): ':' expected.
# Error: COMP96_0018: compar.vhd : (80, 1): Identifier expected.
# Error: COMP96_0111: compar.vhd : (106, 5): Labels do not match.
# Compile failure 9 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -work compar $DSN/src/compar.vhd
# Compile...
# File: c:\My_Designs\pb4\compar\src\compar.vhd
# Compile Entity "compar"
# Compile Entity "poarta_sau"
# Compile Architecture "arh_sau" of Entity "poarta_sau"
# Compile Entity "poarta_si"
# Compile Architecture "arh_si" of Entity "poarta_si"
# Compile Entity "inversor"
# Compile Architecture "arh_inv" of Entity "inversor"
# Compile Entity "coincidenta"
# Compile Architecture "arh_coincidenta" of Entity "coincidenta"
# Compile Architecture "arhcompar" of Entity "compar"
# Error: COMP96_0019: compar.vhd : (73, 5): Keyword "component" expected.
# Error: COMP96_0019: compar.vhd : (74, 26): Keyword "end" expected.
# Error: COMP96_0015: compar.vhd : (77, 46): ':' expected.
# Error: COMP96_0018: compar.vhd : (78, 1): Identifier expected.
# Error: COMP96_0111: compar.vhd : (104, 5): Labels do not match.
# Compile failure 5 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -work compar $DSN/src/compar.vhd
# Compile...
# File: c:\My_Designs\pb4\compar\src\compar.vhd
# Compile Entity "compar"
# Compile Entity "poarta_sau"
# Compile Architecture "arh_sau" of Entity "poarta_sau"
# Compile Entity "poarta_si"
# Compile Architecture "arh_si" of Entity "poarta_si"
# Compile Entity "inversor"
# Compile Architecture "arh_inv" of Entity "inversor"
# Compile Entity "coincidenta"
# Compile Architecture "arh_coincidenta" of Entity "coincidenta"
# Compile Architecture "arhcompar" of Entity "compar"
# Error: COMP96_0111: compar.vhd : (103, 5): Labels do not match.
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -work compar $DSN/src/compar.vhd
# Compile...
# File: c:\My_Designs\pb4\compar\src\compar.vhd
# Compile Entity "compar"
# Compile Entity "poarta_sau"
# Compile Architecture "arh_sau" of Entity "poarta_sau"
# Compile Entity "poarta_si"
# Compile Architecture "arh_si" of Entity "poarta_si"
# Compile Entity "inversor"
# Compile Architecture "arh_inv" of Entity "inversor"
# Compile Entity "coincidenta"
# Compile Architecture "arh_coincidenta" of Entity "coincidenta"
# Compile Architecture "arhcompar" of Entity "compar"
# Error: COMP96_0122: compar.vhd : (87, 2): Symbol "u8" has already been declared in this region.
# Error: COMP96_0122: compar.vhd : (95, 2): Symbol "u11" has already been declared in this region.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -work compar $DSN/src/compar.vhd
# Compile...
# File: c:\My_Designs\pb4\compar\src\compar.vhd
# Compile Entity "compar"
# Compile Entity "poarta_sau"
# Compile Architecture "arh_sau" of Entity "poarta_sau"
# Compile Entity "poarta_si"
# Compile Architecture "arh_si" of Entity "poarta_si"
# Compile Entity "inversor"
# Compile Architecture "arh_inv" of Entity "inversor"
# Compile Entity "coincidenta"
# Compile Architecture "arh_coincidenta" of Entity "coincidenta"
# Compile Architecture "arhcompar" of Entity "compar"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# Design: Design compar already active.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim compar arhcompar
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# asim: Stack memory: 32MB
# asim: Retval memory: 32MB
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using a Student Edition of Active-HDL. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: To receive an unrestricted version contact sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 1616 kB (elbread=1032 elab2=302 kernel=281 sdf=0)
#  11:57 PM, Saturday, May 07, 2011
#  Simulation has been initialized
#  Selected Top-Level: compar (arhcompar)
run 10 ns
# KERNEL: stopped at time: 10 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 10 ns
# KERNEL: stopped at time: 20 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run 10 ns
# KERNEL: stopped at time: 30 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
#  Simulation has been stopped
