<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a35tcpg236-1" LaunchTime="1457014192">
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="RDI-RDI" Name="Wrapper.vdi"/>
  <File Type="BG-DRC" Name="Wrapper.drc"/>
  <File Type="BG-BGN" Name="Wrapper.bgn"/>
  <File Type="BITSTR-SYSDEF" Name="Wrapper.sysdef"/>
  <File Type="BITSTR-MMI" Name="Wrapper.mmi"/>
  <File Type="BITSTR-BMM" Name="Wrapper_bd.bmm"/>
  <File Type="BITSTR-NKY" Name="Wrapper.nky"/>
  <File Type="BITSTR-RBT" Name="Wrapper.rbt"/>
  <File Type="BITSTR-MSK" Name="Wrapper.msk"/>
  <File Type="BG-BIN" Name="Wrapper.bin"/>
  <File Type="BG-BIT" Name="Wrapper.bit"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="Wrapper_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="Wrapper_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="Wrapper_postroute_physopt.dcp"/>
  <File Type="ROUTE-CLK" Name="Wrapper_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-SIMILARITY" Name="Wrapper_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-TIMING-RPX" Name="Wrapper_timing_summary_routed.rpx"/>
  <File Type="ROUTE-TIMING-PB" Name="Wrapper_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="Wrapper_timing_summary_routed.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="Wrapper_route_status.pb"/>
  <File Type="ROUTE-STATUS" Name="Wrapper_route_status.rpt"/>
  <File Type="ROUTE-PWR-SUM" Name="Wrapper_power_summary_routed.pb"/>
  <File Type="ROUTE-PWR" Name="Wrapper_power_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="Wrapper_drc_routed.pb"/>
  <File Type="ROUTE-DRC" Name="Wrapper_drc_routed.rpt"/>
  <File Type="ROUTE-DCP" Name="Wrapper_routed.dcp"/>
  <File Type="PHYSOPT-DRC" Name="Wrapper_drc_physopted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="Wrapper_physopt.dcp"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="Wrapper_postplace_pwropt.dcp"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="Wrapper_incremental_reuse_pre_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="Wrapper_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-CTRL" Name="Wrapper_control_sets_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="Wrapper_utilization_placed.pb"/>
  <File Type="PLACE-UTIL" Name="Wrapper_utilization_placed.rpt"/>
  <File Type="PLACE-CLK" Name="Wrapper_clock_utilization_placed.rpt"/>
  <File Type="PLACE-IO" Name="Wrapper_io_placed.rpt"/>
  <File Type="PLACE-DCP" Name="Wrapper_placed.dcp"/>
  <File Type="PWROPT-DRC" Name="Wrapper_drc_pwropted.rpt"/>
  <File Type="PWROPT-DCP" Name="Wrapper_pwropt.dcp"/>
  <File Type="OPT-HWDEF" Name="Wrapper.hwdef"/>
  <File Type="OPT-DRC" Name="Wrapper_drc_opted.rpt"/>
  <File Type="OPT-DCP" Name="Wrapper_opt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="Wrapper_timing_summary_postroute_physopted.pb"/>
  <File Type="PA-TCL" Name="Wrapper.tcl"/>
  <File Type="RUN-STRAT" Name="$PDATADIR/runs/impl_1/impl_1.psg"/>
  <File Type="RUN-SRCS" Name="$PDATADIR/runs/impl_1/sources.xml"/>
  <File Type="RUN-CONSTRS" Name="$PDATADIR/runs/impl_1/constrs_in.xml"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/TimeInDecimal/CounterModule.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../digital system lab/work1_helloworld/Synchronous Logic/TimeInDecimal/CounterModule.v"/>
        <Attr Name="ImportTime" Val="1416407274"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/ALU.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/VGA_Sig_Gen.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../DSL4/week6/VGA/VGA.srcs/sources_1/imports/new/VGA_Sig_Gen.v"/>
        <Attr Name="ImportTime" Val="1455645003"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/Frame_Buffer.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../DSL4/week6/VGA/VGA.srcs/sources_1/imports/new/Frame_Buffer.v"/>
        <Attr Name="ImportTime" Val="1455644128"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Timer.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/ROM.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/RAM.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Processor.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/TopModule.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../DSL4/week6/VGA/VGA.srcs/sources_1/imports/new/TopModule.v"/>
        <Attr Name="ImportTime" Val="1455711050"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/TimeInDecimal/Multi4Way.v">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../digital system lab/work1_helloworld/Synchronous Logic/TimeInDecimal/Multi4Way.v"/>
        <Attr Name="ImportTime" Val="1413551624"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/DecodeTheWorld/Decode.v">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../digital system lab/work1_helloworld/Synchronous Logic/DecodeTheWorld/Decode.v"/>
        <Attr Name="ImportTime" Val="1415365262"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/TimeInDecimal/MainFunction.v">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../digital system lab/work1_helloworld/Synchronous Logic/TimeInDecimal/MainFunction.v"/>
        <Attr Name="ImportTime" Val="1413800457"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="Wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/new/DSL_VGA.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../DSL4/week6/VGA/VGA.srcs/constrs_1/imports/new/DSL_VGA.xdc"/>
        <Attr Name="ImportTime" Val="1455639455"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2015"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
