
Loading design for application trce from file pico_i2c_i2c_interface.ncd.
Design name: top_module
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-1200ZE
Package:     TQFP144
Performance: 1
Loading device for application trce from file 'xo2c1200.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.3.144
Thu Sep 19 14:02:45 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o pico_i2c_i2c_interface.twr -gui -msgset D:/WorkingDir/Fpga/pico_dev_test/promote.xml pico_i2c_i2c_interface.ncd pico_i2c_i2c_interface.prf 
Design file:     pico_i2c_i2c_interface.ncd
Preference file: pico_i2c_i2c_interface.prf
Device,speed:    LCMXO2-1200ZE,1
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "sys_clk" 133.000000 MHz ;
            464 items scored, 139 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 12.007ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              wb_manager_inst/nState[3]  (from wb_manager_inst/nState_1_sqmuxa_4_i +)
   Destination:    FF         Data in        wb_manager_inst/cState[3]  (to sys_clk +)

   Delay:               3.235ns  (29.5% logic, 70.5% route), 1 logic levels.

 Constraint Details:

      3.235ns physical path delay SLICE_37 to wb_manager_inst/SLICE_32 exceeds
      7.519ns delay constraint less
     15.489ns skew and
      0.802ns M_SET requirement (totaling -8.772ns) by 12.007ns

 Physical Path Details:

      Data path SLICE_37 to wb_manager_inst/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955      R2C4C.CLK to       R2C4C.Q1 SLICE_37 (from wb_manager_inst/nState_1_sqmuxa_4_i)
ROUTE         1     2.280       R2C4C.Q1 to       R3C4A.M0 wb_manager_inst/nState[3] (to sys_clk)
                  --------
                    3.235   (29.5% logic, 70.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     8.152        OSC.OSC to     EFB.WBCLKI sys_clk
WCLKI2WBAC  ---     2.343     EFB.WBCLKI to     EFB.WBACKO wb_manager_inst/efb_i2c_Inst0/EFBInst_0
ROUTE         2     3.702     EFB.WBACKO to       R3C3C.D0 wb_manager_inst/wb_ack_o
CTOF_DEL    ---     0.923       R3C3C.D0 to       R3C3C.F0 wb_manager_inst/SLICE_36
ROUTE         2     0.806       R3C3C.F0 to       R3C3D.D1 wb_manager_inst/nState_1_sqmuxa_2
CTOF_DEL    ---     0.923       R3C3D.D1 to       R3C3D.F1 SLICE_39
ROUTE         1     2.215       R3C3D.F1 to       R3C3A.A0 wb_manager_inst/nState_1_sqmuxa_4_2
CTOF_DEL    ---     0.923       R3C3A.A0 to       R3C3A.F0 SLICE_41
ROUTE         3     3.380       R3C3A.F0 to      R2C4C.CLK wb_manager_inst/nState_1_sqmuxa_4_i
                  --------
                   23.367   (21.9% logic, 78.1% route), 4 logic levels.

      Destination Clock Path OSCInst0 to wb_manager_inst/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     7.878        OSC.OSC to      R3C4A.CLK sys_clk
                  --------
                    7.878   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 12.007ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              wb_manager_inst/nState[2]  (from wb_manager_inst/nState_1_sqmuxa_4_i +)
   Destination:    FF         Data in        wb_manager_inst/cState[2]  (to sys_clk +)

   Delay:               3.235ns  (29.5% logic, 70.5% route), 1 logic levels.

 Constraint Details:

      3.235ns physical path delay SLICE_37 to wb_manager_inst/SLICE_32 exceeds
      7.519ns delay constraint less
     15.489ns skew and
      0.802ns M_SET requirement (totaling -8.772ns) by 12.007ns

 Physical Path Details:

      Data path SLICE_37 to wb_manager_inst/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955      R2C4C.CLK to       R2C4C.Q0 SLICE_37 (from wb_manager_inst/nState_1_sqmuxa_4_i)
ROUTE         1     2.280       R2C4C.Q0 to       R3C4A.M1 wb_manager_inst/nState[2] (to sys_clk)
                  --------
                    3.235   (29.5% logic, 70.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     8.152        OSC.OSC to     EFB.WBCLKI sys_clk
WCLKI2WBAC  ---     2.343     EFB.WBCLKI to     EFB.WBACKO wb_manager_inst/efb_i2c_Inst0/EFBInst_0
ROUTE         2     3.702     EFB.WBACKO to       R3C3C.D0 wb_manager_inst/wb_ack_o
CTOF_DEL    ---     0.923       R3C3C.D0 to       R3C3C.F0 wb_manager_inst/SLICE_36
ROUTE         2     0.806       R3C3C.F0 to       R3C3D.D1 wb_manager_inst/nState_1_sqmuxa_2
CTOF_DEL    ---     0.923       R3C3D.D1 to       R3C3D.F1 SLICE_39
ROUTE         1     2.215       R3C3D.F1 to       R3C3A.A0 wb_manager_inst/nState_1_sqmuxa_4_2
CTOF_DEL    ---     0.923       R3C3A.A0 to       R3C3A.F0 SLICE_41
ROUTE         3     3.380       R3C3A.F0 to      R2C4C.CLK wb_manager_inst/nState_1_sqmuxa_4_i
                  --------
                   23.367   (21.9% logic, 78.1% route), 4 logic levels.

      Destination Clock Path OSCInst0 to wb_manager_inst/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     7.878        OSC.OSC to      R3C4A.CLK sys_clk
                  --------
                    7.878   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 10.110ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              wb_manager_inst/nState[4]  (from wb_manager_inst/nState_1_sqmuxa_4_i +)
   Destination:    FF         Data in        wb_manager_inst/cState[4]  (to sys_clk +)

   Delay:               2.302ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      2.302ns physical path delay wb_manager_inst/SLICE_38 to wb_manager_inst/SLICE_33 exceeds
      7.519ns delay constraint less
     14.525ns skew and
      0.802ns M_SET requirement (totaling -7.808ns) by 10.110ns

 Physical Path Details:

      Data path wb_manager_inst/SLICE_38 to wb_manager_inst/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955      R2C3A.CLK to       R2C3A.Q0 wb_manager_inst/SLICE_38 (from wb_manager_inst/nState_1_sqmuxa_4_i)
ROUTE         1     1.347       R2C3A.Q0 to       R2C3B.M1 wb_manager_inst/nState[4] (to sys_clk)
                  --------
                    2.302   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to wb_manager_inst/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     8.152        OSC.OSC to     EFB.WBCLKI sys_clk
WCLKI2WBAC  ---     2.343     EFB.WBCLKI to     EFB.WBACKO wb_manager_inst/efb_i2c_Inst0/EFBInst_0
ROUTE         2     3.702     EFB.WBACKO to       R3C3C.D0 wb_manager_inst/wb_ack_o
CTOF_DEL    ---     0.923       R3C3C.D0 to       R3C3C.F0 wb_manager_inst/SLICE_36
ROUTE         2     0.806       R3C3C.F0 to       R3C3D.D1 wb_manager_inst/nState_1_sqmuxa_2
CTOF_DEL    ---     0.923       R3C3D.D1 to       R3C3D.F1 SLICE_39
ROUTE         1     2.215       R3C3D.F1 to       R3C3A.A0 wb_manager_inst/nState_1_sqmuxa_4_2
CTOF_DEL    ---     0.923       R3C3A.A0 to       R3C3A.F0 SLICE_41
ROUTE         3     2.416       R3C3A.F0 to      R2C3A.CLK wb_manager_inst/nState_1_sqmuxa_4_i
                  --------
                   22.403   (22.8% logic, 77.2% route), 4 logic levels.

      Destination Clock Path OSCInst0 to wb_manager_inst/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     7.878        OSC.OSC to      R2C3B.CLK sys_clk
                  --------
                    7.878   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 10.110ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              wb_manager_inst/nState[5]  (from wb_manager_inst/nState_1_sqmuxa_4_i +)
   Destination:    FF         Data in        wb_manager_inst/cState[5]  (to sys_clk +)

   Delay:               2.302ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      2.302ns physical path delay wb_manager_inst/SLICE_38 to wb_manager_inst/SLICE_33 exceeds
      7.519ns delay constraint less
     14.525ns skew and
      0.802ns M_SET requirement (totaling -7.808ns) by 10.110ns

 Physical Path Details:

      Data path wb_manager_inst/SLICE_38 to wb_manager_inst/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955      R2C3A.CLK to       R2C3A.Q1 wb_manager_inst/SLICE_38 (from wb_manager_inst/nState_1_sqmuxa_4_i)
ROUTE         1     1.347       R2C3A.Q1 to       R2C3B.M0 wb_manager_inst/nState[5] (to sys_clk)
                  --------
                    2.302   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to wb_manager_inst/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     8.152        OSC.OSC to     EFB.WBCLKI sys_clk
WCLKI2WBAC  ---     2.343     EFB.WBCLKI to     EFB.WBACKO wb_manager_inst/efb_i2c_Inst0/EFBInst_0
ROUTE         2     3.702     EFB.WBACKO to       R3C3C.D0 wb_manager_inst/wb_ack_o
CTOF_DEL    ---     0.923       R3C3C.D0 to       R3C3C.F0 wb_manager_inst/SLICE_36
ROUTE         2     0.806       R3C3C.F0 to       R3C3D.D1 wb_manager_inst/nState_1_sqmuxa_2
CTOF_DEL    ---     0.923       R3C3D.D1 to       R3C3D.F1 SLICE_39
ROUTE         1     2.215       R3C3D.F1 to       R3C3A.A0 wb_manager_inst/nState_1_sqmuxa_4_2
CTOF_DEL    ---     0.923       R3C3A.A0 to       R3C3A.F0 SLICE_41
ROUTE         3     2.416       R3C3A.F0 to      R2C3A.CLK wb_manager_inst/nState_1_sqmuxa_4_i
                  --------
                   22.403   (22.8% logic, 77.2% route), 4 logic levels.

      Destination Clock Path OSCInst0 to wb_manager_inst/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     7.878        OSC.OSC to      R2C3B.CLK sys_clk
                  --------
                    7.878   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 10.071ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              wb_manager_inst/nState[1]  (from wb_manager_inst/nState_1_sqmuxa_4_i +)
   Destination:    FF         Data in        wb_manager_inst/cState[1]  (to sys_clk +)

   Delay:               3.235ns  (29.5% logic, 70.5% route), 1 logic levels.

 Constraint Details:

      3.235ns physical path delay wb_manager_inst/SLICE_36 to SLICE_9 exceeds
      7.519ns delay constraint less
     13.553ns skew and
      0.802ns M_SET requirement (totaling -6.836ns) by 10.071ns

 Physical Path Details:

      Data path wb_manager_inst/SLICE_36 to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955      R3C3C.CLK to       R3C3C.Q1 wb_manager_inst/SLICE_36 (from wb_manager_inst/nState_1_sqmuxa_4_i)
ROUTE         1     2.280       R3C3C.Q1 to       R3C5A.M0 wb_manager_inst/nState[1] (to sys_clk)
                  --------
                    3.235   (29.5% logic, 70.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to wb_manager_inst/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     8.152        OSC.OSC to     EFB.WBCLKI sys_clk
WCLKI2WBAC  ---     2.343     EFB.WBCLKI to     EFB.WBACKO wb_manager_inst/efb_i2c_Inst0/EFBInst_0
ROUTE         2     3.702     EFB.WBACKO to       R3C3C.D0 wb_manager_inst/wb_ack_o
CTOF_DEL    ---     0.923       R3C3C.D0 to       R3C3C.F0 wb_manager_inst/SLICE_36
ROUTE         2     0.806       R3C3C.F0 to       R3C3D.D1 wb_manager_inst/nState_1_sqmuxa_2
CTOF_DEL    ---     0.923       R3C3D.D1 to       R3C3D.F1 SLICE_39
ROUTE         1     2.215       R3C3D.F1 to       R3C3A.A0 wb_manager_inst/nState_1_sqmuxa_4_2
CTOF_DEL    ---     0.923       R3C3A.A0 to       R3C3A.F0 SLICE_41
ROUTE         3     1.444       R3C3A.F0 to      R3C3C.CLK wb_manager_inst/nState_1_sqmuxa_4_i
                  --------
                   21.431   (23.9% logic, 76.1% route), 4 logic levels.

      Destination Clock Path OSCInst0 to SLICE_9:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     7.878        OSC.OSC to      R3C5A.CLK sys_clk
                  --------
                    7.878   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 9.138ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              wb_manager_inst/nState[0]  (from wb_manager_inst/nState_1_sqmuxa_4_i +)
   Destination:    FF         Data in        wb_manager_inst/cState[0]  (to sys_clk +)

   Delay:               2.302ns  (41.5% logic, 58.5% route), 1 logic levels.

 Constraint Details:

      2.302ns physical path delay wb_manager_inst/SLICE_36 to SLICE_39 exceeds
      7.519ns delay constraint less
     13.553ns skew and
      0.802ns M_SET requirement (totaling -6.836ns) by 9.138ns

 Physical Path Details:

      Data path wb_manager_inst/SLICE_36 to SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955      R3C3C.CLK to       R3C3C.Q0 wb_manager_inst/SLICE_36 (from wb_manager_inst/nState_1_sqmuxa_4_i)
ROUTE         1     1.347       R3C3C.Q0 to       R3C3D.M1 wb_manager_inst/nState[0] (to sys_clk)
                  --------
                    2.302   (41.5% logic, 58.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to wb_manager_inst/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     8.152        OSC.OSC to     EFB.WBCLKI sys_clk
WCLKI2WBAC  ---     2.343     EFB.WBCLKI to     EFB.WBACKO wb_manager_inst/efb_i2c_Inst0/EFBInst_0
ROUTE         2     3.702     EFB.WBACKO to       R3C3C.D0 wb_manager_inst/wb_ack_o
CTOF_DEL    ---     0.923       R3C3C.D0 to       R3C3C.F0 wb_manager_inst/SLICE_36
ROUTE         2     0.806       R3C3C.F0 to       R3C3D.D1 wb_manager_inst/nState_1_sqmuxa_2
CTOF_DEL    ---     0.923       R3C3D.D1 to       R3C3D.F1 SLICE_39
ROUTE         1     2.215       R3C3D.F1 to       R3C3A.A0 wb_manager_inst/nState_1_sqmuxa_4_2
CTOF_DEL    ---     0.923       R3C3A.A0 to       R3C3A.F0 SLICE_41
ROUTE         3     1.444       R3C3A.F0 to      R3C3C.CLK wb_manager_inst/nState_1_sqmuxa_4_i
                  --------
                   21.431   (23.9% logic, 76.1% route), 4 logic levels.

      Destination Clock Path OSCInst0 to SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     7.878        OSC.OSC to      R3C3D.CLK sys_clk
                  --------
                    7.878   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.994ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_controller_inst/cState[6]  (from sys_clk +)
   Destination:    EFB        Port           wb_manager_inst/efb_i2c_Inst0/EFBInst_0(ASIC)  (to sys_clk +)

   Delay:              10.190ns  (27.5% logic, 72.5% route), 3 logic levels.

 Constraint Details:

     10.190ns physical path delay i2c_controller_inst/SLICE_29 to wb_manager_inst/efb_i2c_Inst0/EFBInst_0 exceeds
      7.519ns delay constraint less
     -0.274ns skew and
      2.597ns WBADRI_SET requirement (totaling 5.196ns) by 4.994ns

 Physical Path Details:

      Data path i2c_controller_inst/SLICE_29 to wb_manager_inst/efb_i2c_Inst0/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955      R2C4A.CLK to       R2C4A.Q1 i2c_controller_inst/SLICE_29 (from sys_clk)
ROUTE         8     2.503       R2C4A.Q1 to       R2C4D.B1 i2c_controller_inst.cState[6]
CTOF_DEL    ---     0.923       R2C4D.B1 to       R2C4D.F1 SLICE_40
ROUTE         4     2.436       R2C4D.F1 to       R2C4B.B0 wb_manager_inst/N_28
CTOF_DEL    ---     0.923       R2C4B.B0 to       R2C4B.F0 SLICE_44
ROUTE         1     2.450       R2C4B.F0 to    EFB.WBADRI6 wb_manager_inst/efb_i2c_Inst0/N_12_i (to sys_clk)
                  --------
                   10.190   (27.5% logic, 72.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to i2c_controller_inst/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     7.878        OSC.OSC to      R2C4A.CLK sys_clk
                  --------
                    7.878   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to wb_manager_inst/efb_i2c_Inst0/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     8.152        OSC.OSC to     EFB.WBCLKI sys_clk
                  --------
                    8.152   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.758ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              wb_manager_inst/cState[4]  (from sys_clk +)
   Destination:    EFB        Port           wb_manager_inst/efb_i2c_Inst0/EFBInst_0(ASIC)  (to sys_clk +)

   Delay:               9.954ns  (28.1% logic, 71.9% route), 3 logic levels.

 Constraint Details:

      9.954ns physical path delay wb_manager_inst/SLICE_33 to wb_manager_inst/efb_i2c_Inst0/EFBInst_0 exceeds
      7.519ns delay constraint less
     -0.274ns skew and
      2.597ns WBADRI_SET requirement (totaling 5.196ns) by 4.758ns

 Physical Path Details:

      Data path wb_manager_inst/SLICE_33 to wb_manager_inst/efb_i2c_Inst0/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955      R2C3B.CLK to       R2C3B.Q1 wb_manager_inst/SLICE_33 (from sys_clk)
ROUTE         3     2.267       R2C3B.Q1 to       R2C4D.A1 wb_manager_inst/cState[4]
CTOF_DEL    ---     0.923       R2C4D.A1 to       R2C4D.F1 SLICE_40
ROUTE         4     2.436       R2C4D.F1 to       R2C4B.B0 wb_manager_inst/N_28
CTOF_DEL    ---     0.923       R2C4B.B0 to       R2C4B.F0 SLICE_44
ROUTE         1     2.450       R2C4B.F0 to    EFB.WBADRI6 wb_manager_inst/efb_i2c_Inst0/N_12_i (to sys_clk)
                  --------
                    9.954   (28.1% logic, 71.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to wb_manager_inst/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     7.878        OSC.OSC to      R2C3B.CLK sys_clk
                  --------
                    7.878   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to wb_manager_inst/efb_i2c_Inst0/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     8.152        OSC.OSC to     EFB.WBCLKI sys_clk
                  --------
                    8.152   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.527ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              i2c_controller_inst/cState[6]  (from sys_clk +)
   Destination:    EFB        Port           wb_manager_inst/efb_i2c_Inst0/EFBInst_0(ASIC)  (to sys_clk +)

   Delay:              10.190ns  (27.5% logic, 72.5% route), 3 logic levels.

 Constraint Details:

     10.190ns physical path delay i2c_controller_inst/SLICE_29 to wb_manager_inst/efb_i2c_Inst0/EFBInst_0 exceeds
      7.519ns delay constraint less
     -0.274ns skew and
      2.130ns WBADRI_SET requirement (totaling 5.663ns) by 4.527ns

 Physical Path Details:

      Data path i2c_controller_inst/SLICE_29 to wb_manager_inst/efb_i2c_Inst0/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955      R2C4A.CLK to       R2C4A.Q1 i2c_controller_inst/SLICE_29 (from sys_clk)
ROUTE         8     2.503       R2C4A.Q1 to       R2C4D.B1 i2c_controller_inst.cState[6]
CTOF_DEL    ---     0.923       R2C4D.B1 to       R2C4D.F1 SLICE_40
ROUTE         4     2.436       R2C4D.F1 to       R2C4B.B1 wb_manager_inst/N_28
CTOF_DEL    ---     0.923       R2C4B.B1 to       R2C4B.F1 SLICE_44
ROUTE         1     2.450       R2C4B.F1 to    EFB.WBADRI4 wb_manager_inst/efb_i2c_Inst0/N_19_i (to sys_clk)
                  --------
                   10.190   (27.5% logic, 72.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to i2c_controller_inst/SLICE_29:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     7.878        OSC.OSC to      R2C4A.CLK sys_clk
                  --------
                    7.878   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to wb_manager_inst/efb_i2c_Inst0/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     8.152        OSC.OSC to     EFB.WBCLKI sys_clk
                  --------
                    8.152   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 4.361ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              wb_manager_inst/cState[2]  (from sys_clk +)
   Destination:    EFB        Port           wb_manager_inst/efb_i2c_Inst0/EFBInst_0(ASIC)  (to sys_clk +)

   Delay:               9.557ns  (29.3% logic, 70.7% route), 3 logic levels.

 Constraint Details:

      9.557ns physical path delay wb_manager_inst/SLICE_32 to wb_manager_inst/efb_i2c_Inst0/EFBInst_0 exceeds
      7.519ns delay constraint less
     -0.274ns skew and
      2.597ns WBADRI_SET requirement (totaling 5.196ns) by 4.361ns

 Physical Path Details:

      Data path wb_manager_inst/SLICE_32 to wb_manager_inst/efb_i2c_Inst0/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955      R3C4A.CLK to       R3C4A.Q1 wb_manager_inst/SLICE_32 (from sys_clk)
ROUTE         6     1.870       R3C4A.Q1 to       R2C4D.C1 wb_manager_inst/cState[2]
CTOF_DEL    ---     0.923       R2C4D.C1 to       R2C4D.F1 SLICE_40
ROUTE         4     2.436       R2C4D.F1 to       R2C4B.B0 wb_manager_inst/N_28
CTOF_DEL    ---     0.923       R2C4B.B0 to       R2C4B.F0 SLICE_44
ROUTE         1     2.450       R2C4B.F0 to    EFB.WBADRI6 wb_manager_inst/efb_i2c_Inst0/N_12_i (to sys_clk)
                  --------
                    9.557   (29.3% logic, 70.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to wb_manager_inst/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     7.878        OSC.OSC to      R3C4A.CLK sys_clk
                  --------
                    7.878   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to wb_manager_inst/efb_i2c_Inst0/EFBInst_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     8.152        OSC.OSC to     EFB.WBCLKI sys_clk
                  --------
                    8.152   (0.0% logic, 100.0% route), 0 logic levels.

Warning:  51.214MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "sys_clk" 133.000000 MHz  |             |             |
;                                       |  133.000 MHz|   51.214 MHz|   1 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
HeartBeatInst0/iCounter_cry[8]          |       1|      45|     32.37%
                                        |        |        |
HeartBeatInst0/iCounter_cry[10]         |       1|      45|     32.37%
                                        |        |        |
HeartBeatInst0/iCounter_cry[12]         |       1|      44|     31.65%
                                        |        |        |
HeartBeatInst0/iCounter_cry[6]          |       1|      42|     30.22%
                                        |        |        |
HeartBeatInst0/iCounter_cry[14]         |       1|      39|     28.06%
                                        |        |        |
HeartBeatInst0/iCounter_cry[4]          |       1|      35|     25.18%
                                        |        |        |
HeartBeatInst0/iCounter_cry[16]         |       1|      30|     21.58%
                                        |        |        |
wb_manager_inst/cState[3]               |       6|      25|     17.99%
                                        |        |        |
HeartBeatInst0/iCounter_cry[2]          |       1|      24|     17.27%
                                        |        |        |
wb_manager_inst/cState[2]               |       6|      24|     17.27%
                                        |        |        |
wb_manager_inst/N_47_1_i                |      11|      20|     14.39%
                                        |        |        |
wb_manager_inst/N_47_1                  |       9|      18|     12.95%
                                        |        |        |
HeartBeatInst0/iCounter_cry[18]         |       1|      17|     12.23%
                                        |        |        |
wb_manager_inst/N_28                    |       4|      16|     11.51%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 3 clocks:

Clock Domain: i2c_controller_inst/un1_nState_1_sqmuxa_i_0   Source: i2c_controller_inst/SLICE_29.Q0   Loads: 4
   No transfer within this clock domain is found

Clock Domain: wb_manager_inst/nState_1_sqmuxa_4_i   Source: SLICE_41.F0   Loads: 3
   No transfer within this clock domain is found

Clock Domain: sys_clk   Source: OSCInst0.OSC   Loads: 30
   Covered under: FREQUENCY NET "sys_clk" 133.000000 MHz ;

   Data transfers from:
   Clock Domain: i2c_controller_inst/un1_nState_1_sqmuxa_i_0   Source: i2c_controller_inst/SLICE_29.Q0
      Covered under: FREQUENCY NET "sys_clk" 133.000000 MHz ;   Transfers: 4

   Clock Domain: wb_manager_inst/nState_1_sqmuxa_4_i   Source: SLICE_41.F0
      Covered under: FREQUENCY NET "sys_clk" 133.000000 MHz ;   Transfers: 2

   Clock Domain: i2c_controller_inst/un1_nState_1_sqmuxa_i_0   Source: i2c_controller_inst/SLICE_29.Q0
      Covered under: FREQUENCY NET "sys_clk" 133.000000 MHz ;   Transfers: 3

   Clock Domain: wb_manager_inst/nState_1_sqmuxa_4_i   Source: SLICE_41.F0
      Covered under: FREQUENCY NET "sys_clk" 133.000000 MHz ;   Transfers: 4


Timing summary (Setup):
---------------

Timing errors: 139  Score: 238385
Cumulative negative slack: 238385

Constraints cover 464 paths, 1 nets, and 263 connections (97.77% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.3.144
Thu Sep 19 14:02:45 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o pico_i2c_i2c_interface.twr -gui -msgset D:/WorkingDir/Fpga/pico_dev_test/promote.xml pico_i2c_i2c_interface.ncd pico_i2c_i2c_interface.prf 
Design file:     pico_i2c_i2c_interface.ncd
Preference file: pico_i2c_i2c_interface.prf
Device,speed:    LCMXO2-1200ZE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "sys_clk" 133.000000 MHz ;
            464 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.855ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HeartBeatInst0/iCounter[11]  (from sys_clk +)
   Destination:    FF         Data in        HeartBeatInst0/iCounter[11]  (to sys_clk +)

   Delay:               0.823ns  (55.4% logic, 44.6% route), 2 logic levels.

 Constraint Details:

      0.823ns physical path delay HeartBeatInst0/SLICE_14 to HeartBeatInst0/SLICE_14 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.855ns

 Physical Path Details:

      Data path HeartBeatInst0/SLICE_14 to HeartBeatInst0/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257      R3C6C.CLK to       R3C6C.Q0 HeartBeatInst0/SLICE_14 (from sys_clk)
ROUTE         1     0.367       R3C6C.Q0 to       R3C6C.A0 HeartBeatInst0/iCounter[11]
CTOF_DEL    ---     0.199       R3C6C.A0 to       R3C6C.F0 HeartBeatInst0/SLICE_14
ROUTE         1     0.000       R3C6C.F0 to      R3C6C.DI0 HeartBeatInst0/iCounter_s[11] (to sys_clk)
                  --------
                    0.823   (55.4% logic, 44.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to HeartBeatInst0/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     2.481        OSC.OSC to      R3C6C.CLK sys_clk
                  --------
                    2.481   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to HeartBeatInst0/SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     2.481        OSC.OSC to      R3C6C.CLK sys_clk
                  --------
                    2.481   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.855ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HeartBeatInst0/iCounter[7]  (from sys_clk +)
   Destination:    FF         Data in        HeartBeatInst0/iCounter[7]  (to sys_clk +)

   Delay:               0.823ns  (55.4% logic, 44.6% route), 2 logic levels.

 Constraint Details:

      0.823ns physical path delay HeartBeatInst0/SLICE_16 to HeartBeatInst0/SLICE_16 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.855ns

 Physical Path Details:

      Data path HeartBeatInst0/SLICE_16 to HeartBeatInst0/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257      R3C6A.CLK to       R3C6A.Q0 HeartBeatInst0/SLICE_16 (from sys_clk)
ROUTE         1     0.367       R3C6A.Q0 to       R3C6A.A0 HeartBeatInst0/iCounter[7]
CTOF_DEL    ---     0.199       R3C6A.A0 to       R3C6A.F0 HeartBeatInst0/SLICE_16
ROUTE         1     0.000       R3C6A.F0 to      R3C6A.DI0 HeartBeatInst0/iCounter_s[7] (to sys_clk)
                  --------
                    0.823   (55.4% logic, 44.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to HeartBeatInst0/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     2.481        OSC.OSC to      R3C6A.CLK sys_clk
                  --------
                    2.481   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to HeartBeatInst0/SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     2.481        OSC.OSC to      R3C6A.CLK sys_clk
                  --------
                    2.481   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.855ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HeartBeatInst0/iCounter[19]  (from sys_clk +)
   Destination:    FF         Data in        HeartBeatInst0/iCounter[19]  (to sys_clk +)

   Delay:               0.823ns  (55.4% logic, 44.6% route), 2 logic levels.

 Constraint Details:

      0.823ns physical path delay HeartBeatInst0/SLICE_10 to HeartBeatInst0/SLICE_10 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.855ns

 Physical Path Details:

      Data path HeartBeatInst0/SLICE_10 to HeartBeatInst0/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257      R3C7C.CLK to       R3C7C.Q0 HeartBeatInst0/SLICE_10 (from sys_clk)
ROUTE         1     0.367       R3C7C.Q0 to       R3C7C.A0 HeartBeatInst0/iCounter[19]
CTOF_DEL    ---     0.199       R3C7C.A0 to       R3C7C.F0 HeartBeatInst0/SLICE_10
ROUTE         1     0.000       R3C7C.F0 to      R3C7C.DI0 HeartBeatInst0/iCounter_s[19] (to sys_clk)
                  --------
                    0.823   (55.4% logic, 44.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to HeartBeatInst0/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     2.481        OSC.OSC to      R3C7C.CLK sys_clk
                  --------
                    2.481   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to HeartBeatInst0/SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     2.481        OSC.OSC to      R3C7C.CLK sys_clk
                  --------
                    2.481   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.855ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HeartBeatInst0/iCounter[15]  (from sys_clk +)
   Destination:    FF         Data in        HeartBeatInst0/iCounter[15]  (to sys_clk +)

   Delay:               0.823ns  (55.4% logic, 44.6% route), 2 logic levels.

 Constraint Details:

      0.823ns physical path delay HeartBeatInst0/SLICE_12 to HeartBeatInst0/SLICE_12 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.855ns

 Physical Path Details:

      Data path HeartBeatInst0/SLICE_12 to HeartBeatInst0/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257      R3C7A.CLK to       R3C7A.Q0 HeartBeatInst0/SLICE_12 (from sys_clk)
ROUTE         1     0.367       R3C7A.Q0 to       R3C7A.A0 HeartBeatInst0/iCounter[15]
CTOF_DEL    ---     0.199       R3C7A.A0 to       R3C7A.F0 HeartBeatInst0/SLICE_12
ROUTE         1     0.000       R3C7A.F0 to      R3C7A.DI0 HeartBeatInst0/iCounter_s[15] (to sys_clk)
                  --------
                    0.823   (55.4% logic, 44.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to HeartBeatInst0/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     2.481        OSC.OSC to      R3C7A.CLK sys_clk
                  --------
                    2.481   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to HeartBeatInst0/SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     2.481        OSC.OSC to      R3C7A.CLK sys_clk
                  --------
                    2.481   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.855ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HeartBeatInst0/iCounter[3]  (from sys_clk +)
   Destination:    FF         Data in        HeartBeatInst0/iCounter[3]  (to sys_clk +)

   Delay:               0.823ns  (55.4% logic, 44.6% route), 2 logic levels.

 Constraint Details:

      0.823ns physical path delay HeartBeatInst0/SLICE_18 to HeartBeatInst0/SLICE_18 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.855ns

 Physical Path Details:

      Data path HeartBeatInst0/SLICE_18 to HeartBeatInst0/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257      R3C5C.CLK to       R3C5C.Q0 HeartBeatInst0/SLICE_18 (from sys_clk)
ROUTE         1     0.367       R3C5C.Q0 to       R3C5C.A0 HeartBeatInst0/iCounter[3]
CTOF_DEL    ---     0.199       R3C5C.A0 to       R3C5C.F0 HeartBeatInst0/SLICE_18
ROUTE         1     0.000       R3C5C.F0 to      R3C5C.DI0 HeartBeatInst0/iCounter_s[3] (to sys_clk)
                  --------
                    0.823   (55.4% logic, 44.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to HeartBeatInst0/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     2.481        OSC.OSC to      R3C5C.CLK sys_clk
                  --------
                    2.481   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to HeartBeatInst0/SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     2.481        OSC.OSC to      R3C5C.CLK sys_clk
                  --------
                    2.481   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.855ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HeartBeatInst0/iCounter[9]  (from sys_clk +)
   Destination:    FF         Data in        HeartBeatInst0/iCounter[9]  (to sys_clk +)

   Delay:               0.823ns  (55.4% logic, 44.6% route), 2 logic levels.

 Constraint Details:

      0.823ns physical path delay HeartBeatInst0/SLICE_15 to HeartBeatInst0/SLICE_15 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.855ns

 Physical Path Details:

      Data path HeartBeatInst0/SLICE_15 to HeartBeatInst0/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257      R3C6B.CLK to       R3C6B.Q0 HeartBeatInst0/SLICE_15 (from sys_clk)
ROUTE         1     0.367       R3C6B.Q0 to       R3C6B.A0 HeartBeatInst0/iCounter[9]
CTOF_DEL    ---     0.199       R3C6B.A0 to       R3C6B.F0 HeartBeatInst0/SLICE_15
ROUTE         1     0.000       R3C6B.F0 to      R3C6B.DI0 HeartBeatInst0/iCounter_s[9] (to sys_clk)
                  --------
                    0.823   (55.4% logic, 44.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to HeartBeatInst0/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     2.481        OSC.OSC to      R3C6B.CLK sys_clk
                  --------
                    2.481   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to HeartBeatInst0/SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     2.481        OSC.OSC to      R3C6B.CLK sys_clk
                  --------
                    2.481   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.855ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HeartBeatInst0/iCounter[13]  (from sys_clk +)
   Destination:    FF         Data in        HeartBeatInst0/iCounter[13]  (to sys_clk +)

   Delay:               0.823ns  (55.4% logic, 44.6% route), 2 logic levels.

 Constraint Details:

      0.823ns physical path delay HeartBeatInst0/SLICE_13 to HeartBeatInst0/SLICE_13 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.855ns

 Physical Path Details:

      Data path HeartBeatInst0/SLICE_13 to HeartBeatInst0/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257      R3C6D.CLK to       R3C6D.Q0 HeartBeatInst0/SLICE_13 (from sys_clk)
ROUTE         1     0.367       R3C6D.Q0 to       R3C6D.A0 HeartBeatInst0/iCounter[13]
CTOF_DEL    ---     0.199       R3C6D.A0 to       R3C6D.F0 HeartBeatInst0/SLICE_13
ROUTE         1     0.000       R3C6D.F0 to      R3C6D.DI0 HeartBeatInst0/iCounter_s[13] (to sys_clk)
                  --------
                    0.823   (55.4% logic, 44.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to HeartBeatInst0/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     2.481        OSC.OSC to      R3C6D.CLK sys_clk
                  --------
                    2.481   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to HeartBeatInst0/SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     2.481        OSC.OSC to      R3C6D.CLK sys_clk
                  --------
                    2.481   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.855ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HeartBeatInst0/iCounter[5]  (from sys_clk +)
   Destination:    FF         Data in        HeartBeatInst0/iCounter[5]  (to sys_clk +)

   Delay:               0.823ns  (55.4% logic, 44.6% route), 2 logic levels.

 Constraint Details:

      0.823ns physical path delay HeartBeatInst0/SLICE_17 to HeartBeatInst0/SLICE_17 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.855ns

 Physical Path Details:

      Data path HeartBeatInst0/SLICE_17 to HeartBeatInst0/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257      R3C5D.CLK to       R3C5D.Q0 HeartBeatInst0/SLICE_17 (from sys_clk)
ROUTE         1     0.367       R3C5D.Q0 to       R3C5D.A0 HeartBeatInst0/iCounter[5]
CTOF_DEL    ---     0.199       R3C5D.A0 to       R3C5D.F0 HeartBeatInst0/SLICE_17
ROUTE         1     0.000       R3C5D.F0 to      R3C5D.DI0 HeartBeatInst0/iCounter_s[5] (to sys_clk)
                  --------
                    0.823   (55.4% logic, 44.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to HeartBeatInst0/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     2.481        OSC.OSC to      R3C5D.CLK sys_clk
                  --------
                    2.481   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to HeartBeatInst0/SLICE_17:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     2.481        OSC.OSC to      R3C5D.CLK sys_clk
                  --------
                    2.481   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.855ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HeartBeatInst0/iCounter[17]  (from sys_clk +)
   Destination:    FF         Data in        HeartBeatInst0/iCounter[17]  (to sys_clk +)

   Delay:               0.823ns  (55.4% logic, 44.6% route), 2 logic levels.

 Constraint Details:

      0.823ns physical path delay HeartBeatInst0/SLICE_11 to HeartBeatInst0/SLICE_11 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.855ns

 Physical Path Details:

      Data path HeartBeatInst0/SLICE_11 to HeartBeatInst0/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257      R3C7B.CLK to       R3C7B.Q0 HeartBeatInst0/SLICE_11 (from sys_clk)
ROUTE         1     0.367       R3C7B.Q0 to       R3C7B.A0 HeartBeatInst0/iCounter[17]
CTOF_DEL    ---     0.199       R3C7B.A0 to       R3C7B.F0 HeartBeatInst0/SLICE_11
ROUTE         1     0.000       R3C7B.F0 to      R3C7B.DI0 HeartBeatInst0/iCounter_s[17] (to sys_clk)
                  --------
                    0.823   (55.4% logic, 44.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to HeartBeatInst0/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     2.481        OSC.OSC to      R3C7B.CLK sys_clk
                  --------
                    2.481   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to HeartBeatInst0/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     2.481        OSC.OSC to      R3C7B.CLK sys_clk
                  --------
                    2.481   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.855ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              HeartBeatInst0/iCounter[18]  (from sys_clk +)
   Destination:    FF         Data in        HeartBeatInst0/iCounter[18]  (to sys_clk +)

   Delay:               0.823ns  (55.4% logic, 44.6% route), 2 logic levels.

 Constraint Details:

      0.823ns physical path delay HeartBeatInst0/SLICE_11 to HeartBeatInst0/SLICE_11 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.855ns

 Physical Path Details:

      Data path HeartBeatInst0/SLICE_11 to HeartBeatInst0/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257      R3C7B.CLK to       R3C7B.Q1 HeartBeatInst0/SLICE_11 (from sys_clk)
ROUTE         1     0.367       R3C7B.Q1 to       R3C7B.A1 HeartBeatInst0/iCounter[18]
CTOF_DEL    ---     0.199       R3C7B.A1 to       R3C7B.F1 HeartBeatInst0/SLICE_11
ROUTE         1     0.000       R3C7B.F1 to      R3C7B.DI1 HeartBeatInst0/iCounter_s[18] (to sys_clk)
                  --------
                    0.823   (55.4% logic, 44.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path OSCInst0 to HeartBeatInst0/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     2.481        OSC.OSC to      R3C7B.CLK sys_clk
                  --------
                    2.481   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path OSCInst0 to HeartBeatInst0/SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        30     2.481        OSC.OSC to      R3C7B.CLK sys_clk
                  --------
                    2.481   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "sys_clk" 133.000000 MHz  |             |             |
;                                       |     0.000 ns|     0.855 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 3 clocks:

Clock Domain: i2c_controller_inst/un1_nState_1_sqmuxa_i_0   Source: i2c_controller_inst/SLICE_29.Q0   Loads: 4
   No transfer within this clock domain is found

Clock Domain: wb_manager_inst/efb_i2c_Inst0/i2c1_sclo   Source: wb_manager_inst/efb_i2c_Inst0/EFBInst_0.I2C1SCLO   Loads: 1
   No transfer within this clock domain is found

Clock Domain: sys_clk   Source: OSCInst0.OSC   Loads: 30
   Covered under: FREQUENCY NET "sys_clk" 133.000000 MHz ;

   Data transfers from:
   Clock Domain: i2c_controller_inst/un1_nState_1_sqmuxa_i_0   Source: i2c_controller_inst/SLICE_29.Q0
      Covered under: FREQUENCY NET "sys_clk" 133.000000 MHz ;   Transfers: 2

   Clock Domain: i2c_controller_inst/un1_nState_1_sqmuxa_i_0   Source: i2c_controller_inst/SLICE_29.Q0
      Covered under: FREQUENCY NET "sys_clk" 133.000000 MHz ;   Transfers: 1

   Clock Domain: i2c_controller_inst/un1_nState_1_sqmuxa_i_0   Source: i2c_controller_inst/SLICE_29.Q0
      Covered under: FREQUENCY NET "sys_clk" 133.000000 MHz ;   Transfers: 10


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 464 paths, 1 nets, and 263 connections (97.77% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 139 (setup), 0 (hold)
Score: 238385 (setup), 0 (hold)
Cumulative negative slack: 238385 (238385+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

