lithographi hotspot detect mitig nanomet vlsi jhih rong gao bei duo ding david pan dept ece univers texa austin austin email dpan abstract continu featur size scale state art semiconductor manufactur process will layout poor printabl yield identi lithographi hotspot physic verif earli physic design stage detail lithographi simul accur comput expens full chip scale physic design inner loop pattern match machin learn base hotspot detect method provid accept qualiti fast turn time full chip scale physic verif design paper discuss key issu lithographi hotspot detect mitig nanomet vlsi introduct continu shrink featur size manufactur prone lithographi hotspot layout poor printabl yield address challeng resolut enhanc techniqu ret optic proxim correct opc sourc mask optim propos improv pattern printabl lithographi hotspot remain key challeng issu design deep wavelength process current lithographi wavelength stuck bigger featur size convent design flow lithographi simul identifi problemat pattern lithographi simul accur extrem putat intens vii integr process design manufactur design spie proc flow verif physic design rout compliant pattern doubl align gao integr process design manufactur design spie proc correct detect pattern hotspot lithographi elimin automat router drcplus yang jun dac detect hotspot learn data ret post base router detail friend lithographi generic aeneid pan yuan gao ding dac simul lithographi fast rout detail awar ret radar pan mitra iccad lithographi pattern tripl placement detail complianc cell dard stan methodolog pan gao spie proc placement ing consid librari cell standard configur friend pattern doubl align pan huang gao iccad lithographi pattern doubl perturb placement detail reassign color awar yield time kahng jeong gupta spie proc nolog tech pattern doubl enabl flow design cell standard awar decomposit graf pietromonaco liebmann dac classif hotspot lithograph accur metric distanc base space gent tan improv zeng chiang sinha yang guo iii integr process design manufactur design spie proc 