// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See VmkTbSoc.h for the primary calling header

#include "VmkTbSoc.h"
#include "VmkTbSoc__Syms.h"

void VmkTbSoc::_settle__TOP__45(VmkTbSoc__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    VmkTbSoc::_settle__TOP__45\n"); );
    VmkTbSoc* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Variables
    // Begin mtask footprint all: 
    WData/*95:0*/ __Vtemp4399[3];
    WData/*95:0*/ __Vtemp4409[3];
    WData/*95:0*/ __Vtemp4410[3];
    WData/*95:0*/ __Vtemp4411[3];
    WData/*95:0*/ __Vtemp4412[3];
    WData/*95:0*/ __Vtemp4414[3];
    WData/*127:0*/ __Vtemp4417[4];
    WData/*127:0*/ __Vtemp4418[4];
    WData/*127:0*/ __Vtemp4431[4];
    WData/*127:0*/ __Vtemp4433[4];
    WData/*127:0*/ __Vtemp4435[4];
    WData/*127:0*/ __Vtemp4438[4];
    WData/*127:0*/ __Vtemp4447[4];
    WData/*127:0*/ __Vtemp4448[4];
    WData/*127:0*/ __Vtemp4459[4];
    WData/*191:0*/ __Vtemp4463[6];
    WData/*223:0*/ __Vtemp4466[7];
    WData/*95:0*/ __Vtemp4467[3];
    WData/*95:0*/ __Vtemp4468[3];
    WData/*127:0*/ __Vtemp4469[4];
    // Body
    vlTOPp->mkTbSoc__DOT__soc__DOT__IF_aesbuf_aes_aes_b_blockaes_mode___05F8306_EQ_0_8_ETC___05F_d78561 
        = ((4U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__aesbuf_aes_aes_b_blockaes_mode_))
            ? vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1771149
            : ((2U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__aesbuf_aes_aes_b_blockaes_mode_))
                ? vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1759673
                : ((1U & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__aesbuf_aes_aes_b_blockaes_mode_))
                    ? vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1753930
                    : vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1777347 
        = ((0x80U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
            ? ((0x40U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                ? ((0x20U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                    ? ((0x10U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                        ? ((8U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                            ? ((4U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                ? ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x16U : 0xbbU)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x54U : 0xb0U))
                                : ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xfU : 0x2dU)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x99U : 0x41U)))
                            : ((4U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                ? ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x68U : 0x42U)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xe6U : 0xbfU))
                                : ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xdU : 0x89U)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xa1U : 0x8cU))))
                        : ((8U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                            ? ((4U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                ? ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xdfU : 0x28U)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x55U : 0xceU))
                                : ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xe9U : 0x87U)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x1eU : 0x9bU)))
                            : ((4U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                ? ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x94U : 0x8eU)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xd9U : 0x69U))
                                : ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x11U : 0x98U)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xf8U : 0xe1U)))))
                    : ((0x10U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                        ? ((8U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                            ? ((4U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                ? ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x9eU : 0x1dU)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xc1U : 0x86U))
                                : ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xb9U : 0x57U)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x35U : 0x61U)))
                            : ((4U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                ? ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xeU : 0xf6U)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 3U : 0x48U))
                                : ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x66U : 0xb5U)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x3eU : 0x70U))))
                        : ((8U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                            ? ((4U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                ? ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x8aU : 0x8bU)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xbdU : 0x4bU))
                                : ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x1fU : 0x74U)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xddU : 0xe8U)))
                            : ((4U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                ? ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xc6U : 0xb4U)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xa6U : 0x1cU))
                                : ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x2eU : 0x25U)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x78U : 0xbaU))))))
                : ((0x20U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                    ? ((0x10U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                        ? ((8U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                            ? ((4U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                ? ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 8U : 0xaeU)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x7aU : 0x65U))
                                : ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xeaU : 0xf4U)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x56U : 0x6cU)))
                            : ((4U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                ? ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xa9U : 0x4eU)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xd5U : 0x8dU))
                                : ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x6dU : 0x37U)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xc8U : 0xe7U))))
                        : ((8U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                            ? ((4U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                ? ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x79U : 0xe4U)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x95U : 0x91U))
                                : ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x62U : 0xacU)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xd3U : 0xc2U)))
                            : ((4U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                ? ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x5cU : 0x24U)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 6U : 0x49U))
                                : ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xaU : 0x3aU)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x32U : 0xe0U)))))
                    : ((0x10U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                        ? ((8U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                            ? ((4U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                ? ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xdbU : 0xbU)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x5eU : 0xdeU))
                                : ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x14U : 0xb8U)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xeeU : 0x46U)))
                            : ((4U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                ? ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x88U : 0x90U)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x2aU : 0x22U))
                                : ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xdcU : 0x4fU)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x81U : 0x60U))))
                        : ((8U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                            ? ((4U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                ? ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x73U : 0x19U)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x5dU : 0x64U))
                                : ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x3dU : 0x7eU)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xa7U : 0xc4U)))
                            : ((4U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                ? ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x17U : 0x44U)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x97U : 0x5fU))
                                : ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xecU : 0x13U)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xcU : 0xcdU)))))))
            : ((0x40U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                ? ((0x20U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                    ? ((0x10U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                        ? ((8U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                            ? ((4U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                ? ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xd2U : 0xf3U)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xffU : 0x10U))
                                : ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x21U : 0xdaU)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xb6U : 0xbcU)))
                            : ((4U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                ? ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xf5U : 0x38U)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x9dU : 0x92U))
                                : ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x8fU : 0x40U)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xa3U : 0x51U))))
                        : ((8U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                            ? ((4U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                ? ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xa8U : 0x9fU)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x3cU : 0x50U))
                                : ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x7fU : 2U)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xf9U : 0x45U)))
                            : ((4U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                ? ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x85U : 0x33U)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x4dU : 0x43U))
                                : ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xfbU : 0xaaU)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xefU : 0xd0U)))))
                    : ((0x10U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                        ? ((8U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                            ? ((4U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                ? ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xcfU : 0x58U)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x4cU : 0x4aU))
                                : ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x39U : 0xbeU)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xcbU : 0x6aU)))
                            : ((4U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                ? ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x5bU : 0xb1U)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xfcU : 0x20U))
                                : ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xedU : 0U)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xd1U : 0x53U))))
                        : ((8U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                            ? ((4U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                ? ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x84U : 0x2fU)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xe3U : 0x29U))
                                : ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xb3U : 0xd6U)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x3bU : 0x52U)))
                            : ((4U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                ? ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xa0U : 0x5aU)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x6eU : 0x1bU))
                                : ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x1aU : 0x2cU)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x83U : 9U))))))
                : ((0x20U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                    ? ((0x10U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                        ? ((8U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                            ? ((4U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                ? ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x75U : 0xb2U)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x27U : 0xebU))
                                : ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xe2U : 0x80U)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x12U : 7U)))
                            : ((4U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                ? ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x9aU : 5U)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x96U : 0x18U))
                                : ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xc3U : 0x23U)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xc7U : 4U))))
                        : ((8U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                            ? ((4U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                ? ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x15U : 0x31U)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xd8U : 0x71U))
                                : ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xf1U : 0xe5U)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xa5U : 0x34U)))
                            : ((4U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                ? ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xccU : 0xf7U)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x3fU : 0x36U))
                                : ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x26U : 0x93U)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xfdU : 0xb7U)))))
                    : ((0x10U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                        ? ((8U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                            ? ((4U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                ? ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xc0U : 0x72U)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xa4U : 0x9cU))
                                : ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xafU : 0xa2U)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xd4U : 0xadU)))
                            : ((4U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                ? ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xf0U : 0x47U)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x59U : 0xfaU))
                                : ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x7dU : 0xc9U)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x82U : 0xcaU))))
                        : ((8U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                            ? ((4U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                ? ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x76U : 0xabU)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xd7U : 0xfeU))
                                : ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x2bU : 0x67U)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 1U : 0x30U)))
                            : ((4U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                ? ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0xc5U : 0x6fU)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x6bU : 0xf2U))
                                : ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                    ? ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x7bU : 0x77U)
                                    : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1776980)
                                        ? 0x7cU : 0x63U))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___theResult___05F___05F_2___05Fh1886333 
        = (0xffU & (((3U != (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__lv_tsize___05Fh1886329)) 
                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_dma_dma_dma_ccr_0_read___05F2731_BIT_4_3186_THE_ETC___05F_d83250))
                     ? ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__write_strobe___05Fh1886332) 
                        << (7U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__dma_dma_destAddrFs_0__DOT__data0_reg 
                                          >> 2U))))
                     : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__write_strobe___05Fh1886332)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__v___05Fh801206 
        = ((0x80000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
            ? ((0x40000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                ? ((0x20000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                    ? ((0x10000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                        ? ((0x8000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                            ? ((0x4000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                ? ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x16U : 0xbbU)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x54U : 0xb0U))
                                : ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xfU : 0x2dU)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x99U : 0x41U)))
                            : ((0x4000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                ? ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x68U : 0x42U)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xe6U : 0xbfU))
                                : ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xdU : 0x89U)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xa1U : 0x8cU))))
                        : ((0x8000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                            ? ((0x4000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                ? ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xdfU : 0x28U)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x55U : 0xceU))
                                : ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xe9U : 0x87U)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x1eU : 0x9bU)))
                            : ((0x4000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                ? ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x94U : 0x8eU)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xd9U : 0x69U))
                                : ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x11U : 0x98U)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xf8U : 0xe1U)))))
                    : ((0x10000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                        ? ((0x8000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                            ? ((0x4000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                ? ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x9eU : 0x1dU)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xc1U : 0x86U))
                                : ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xb9U : 0x57U)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x35U : 0x61U)))
                            : ((0x4000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                ? ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xeU : 0xf6U)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 3U : 0x48U))
                                : ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x66U : 0xb5U)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x3eU : 0x70U))))
                        : ((0x8000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                            ? ((0x4000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                ? ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x8aU : 0x8bU)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xbdU : 0x4bU))
                                : ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x1fU : 0x74U)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xddU : 0xe8U)))
                            : ((0x4000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                ? ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xc6U : 0xb4U)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xa6U : 0x1cU))
                                : ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x2eU : 0x25U)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x78U : 0xbaU))))))
                : ((0x20000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                    ? ((0x10000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                        ? ((0x8000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                            ? ((0x4000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                ? ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 8U : 0xaeU)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x7aU : 0x65U))
                                : ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xeaU : 0xf4U)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x56U : 0x6cU)))
                            : ((0x4000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                ? ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xa9U : 0x4eU)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xd5U : 0x8dU))
                                : ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x6dU : 0x37U)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xc8U : 0xe7U))))
                        : ((0x8000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                            ? ((0x4000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                ? ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x79U : 0xe4U)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x95U : 0x91U))
                                : ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x62U : 0xacU)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xd3U : 0xc2U)))
                            : ((0x4000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                ? ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x5cU : 0x24U)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 6U : 0x49U))
                                : ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xaU : 0x3aU)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x32U : 0xe0U)))))
                    : ((0x10000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                        ? ((0x8000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                            ? ((0x4000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                ? ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xdbU : 0xbU)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x5eU : 0xdeU))
                                : ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x14U : 0xb8U)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xeeU : 0x46U)))
                            : ((0x4000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                ? ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x88U : 0x90U)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x2aU : 0x22U))
                                : ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xdcU : 0x4fU)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x81U : 0x60U))))
                        : ((0x8000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                            ? ((0x4000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                ? ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x73U : 0x19U)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x5dU : 0x64U))
                                : ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x3dU : 0x7eU)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xa7U : 0xc4U)))
                            : ((0x4000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                ? ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x17U : 0x44U)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x97U : 0x5fU))
                                : ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xecU : 0x13U)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xcU : 0xcdU)))))))
            : ((0x40000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                ? ((0x20000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                    ? ((0x10000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                        ? ((0x8000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                            ? ((0x4000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                ? ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xd2U : 0xf3U)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xffU : 0x10U))
                                : ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x21U : 0xdaU)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xb6U : 0xbcU)))
                            : ((0x4000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                ? ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xf5U : 0x38U)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x9dU : 0x92U))
                                : ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x8fU : 0x40U)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xa3U : 0x51U))))
                        : ((0x8000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                            ? ((0x4000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                ? ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xa8U : 0x9fU)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x3cU : 0x50U))
                                : ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x7fU : 2U)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xf9U : 0x45U)))
                            : ((0x4000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                ? ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x85U : 0x33U)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x4dU : 0x43U))
                                : ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xfbU : 0xaaU)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xefU : 0xd0U)))))
                    : ((0x10000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                        ? ((0x8000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                            ? ((0x4000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                ? ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xcfU : 0x58U)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x4cU : 0x4aU))
                                : ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x39U : 0xbeU)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xcbU : 0x6aU)))
                            : ((0x4000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                ? ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x5bU : 0xb1U)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xfcU : 0x20U))
                                : ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xedU : 0U)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xd1U : 0x53U))))
                        : ((0x8000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                            ? ((0x4000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                ? ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x84U : 0x2fU)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xe3U : 0x29U))
                                : ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xb3U : 0xd6U)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x3bU : 0x52U)))
                            : ((0x4000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                ? ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xa0U : 0x5aU)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x6eU : 0x1bU))
                                : ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x1aU : 0x2cU)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x83U : 9U))))))
                : ((0x20000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                    ? ((0x10000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                        ? ((0x8000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                            ? ((0x4000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                ? ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x75U : 0xb2U)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x27U : 0xebU))
                                : ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xe2U : 0x80U)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x12U : 7U)))
                            : ((0x4000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                ? ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x9aU : 5U)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x96U : 0x18U))
                                : ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xc3U : 0x23U)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xc7U : 4U))))
                        : ((0x8000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                            ? ((0x4000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                ? ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x15U : 0x31U)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xd8U : 0x71U))
                                : ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xf1U : 0xe5U)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xa5U : 0x34U)))
                            : ((0x4000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                ? ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xccU : 0xf7U)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x3fU : 0x36U))
                                : ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x26U : 0x93U)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xfdU : 0xb7U)))))
                    : ((0x10000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                        ? ((0x8000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                            ? ((0x4000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                ? ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xc0U : 0x72U)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xa4U : 0x9cU))
                                : ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xafU : 0xa2U)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xd4U : 0xadU)))
                            : ((0x4000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                ? ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xf0U : 0x47U)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x59U : 0xfaU))
                                : ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x7dU : 0xc9U)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x82U : 0xcaU))))
                        : ((0x8000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                            ? ((0x4000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                ? ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x76U : 0xabU)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xd7U : 0xfeU))
                                : ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x2bU : 0x67U)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 1U : 0x30U)))
                            : ((0x4000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                ? ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0xc5U : 0x6fU)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x6bU : 0xf2U))
                                : ((0x2000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                    ? ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x7bU : 0x77U)
                                    : ((0x1000000U 
                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202)
                                        ? 0x7cU : 0x63U))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__aes_aes_aes___05Fkg_aes256_subcol4_D_IN 
        = (((((2U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__aes_aes_aes___05Fkg_rg_state)) 
              & (3U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__aes_aes_aes___05Fkg_counter))) 
             & (2U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__aes_aes_aes___05Fkg_key_length))) 
            & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__aes_aes_aes___05Fkg_round_number_0970_EQ_aes_aes_a_ETC___05F_d20972)))
            ? vlTOPp->mkTbSoc__DOT__soc__DOT__temp_col___05Fh801202
            : ((4U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__aes_aes_aes___05Fkg_counter))
                ? (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__aes_aes_aes___05Fkg_sbox_out) 
                    << 0x18U) | (0xffffffU & vlTOPp->mkTbSoc__DOT__soc__DOT__aes_aes_aes___05Fkg_aes256_subcol4))
                : ((5U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__aes_aes_aes___05Fkg_counter))
                    ? ((0xff000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__aes_aes_aes___05Fkg_aes256_subcol4) 
                       | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__aes_aes_aes___05Fkg_sbox_out) 
                           << 0x10U) | (0xffffU & vlTOPp->mkTbSoc__DOT__soc__DOT__aes_aes_aes___05Fkg_aes256_subcol4)))
                    : ((6U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__aes_aes_aes___05Fkg_counter))
                        ? ((0xffff0000U & vlTOPp->mkTbSoc__DOT__soc__DOT__aes_aes_aes___05Fkg_aes256_subcol4) 
                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__aes_aes_aes___05Fkg_sbox_out) 
                               << 8U) | (0xffU & vlTOPp->mkTbSoc__DOT__soc__DOT__aes_aes_aes___05Fkg_aes256_subcol4)))
                        : ((0xffffff00U & vlTOPp->mkTbSoc__DOT__soc__DOT__aes_aes_aes___05Fkg_aes256_subcol4) 
                           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__aes_aes_aes___05Fkg_sbox_out))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__key2___05Fh807444 
        = (vlTOPp->mkTbSoc__DOT__soc__DOT__aes_aes_aes___05Fkg_prev_key2 
           ^ vlTOPp->mkTbSoc__DOT__soc__DOT__key1___05Fh807443);
    vlTOPp->mkTbSoc__DOT__soc__DOT___theResult___05F___05F_2___05Fh1891843 
        = (0xffU & (((3U != (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__lv_tsize___05Fh1891839)) 
                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_dma_dma_dma_ccr_1_read___05F2766_BIT_4_3359_THE_ETC___05F_d83406))
                     ? ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__write_strobe___05Fh1891842) 
                        << (7U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__dma_dma_destAddrFs_1__DOT__data0_reg 
                                          >> 2U))))
                     : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__write_strobe___05Fh1891842)));
    vlTOPp->mkTbSoc__DOT__soc__DOT___theResult___05F___05F_2___05Fh1897325 
        = (0xffU & (((3U != (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__lv_tsize___05Fh1897321)) 
                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_dma_dma_dma_ccr_2_read___05F2801_BIT_4_3476_THE_ETC___05F_d83522))
                     ? ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__write_strobe___05Fh1897324) 
                        << (7U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__dma_dma_destAddrFs_2__DOT__data0_reg 
                                          >> 2U))))
                     : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__write_strobe___05Fh1897324)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_dma_burst_write_resp 
        = ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__dma_s_xactor_f_wr_data__DOT__empty_reg) 
             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__dma_s_xactor_f_wr_resp__DOT__full_reg)) 
            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__dma_rg_is_wrburst_port1___05Fread)) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_dma_write_req)));
    if (vlTOPp->mkTbSoc__DOT__soc__DOT__MUX_dma_rg_wrburst_count_write_1___05FSEL_1) {
        vlTOPp->mkTbSoc__DOT__soc__DOT__dma_rg_wrburst_count_D_IN 
            = (0xffU & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__dma_s_xactor_f_wr_addr__DOT__data0_reg 
                                >> 9U)));
        vlTOPp->mkTbSoc__DOT__soc__DOT__dma_rg_awid_port1___05Fread 
            = (0xfU & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__dma_s_xactor_f_wr_addr__DOT__data0_reg));
        vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_dma_dma_writeConfig 
            = ((~ ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__dma_dma_ff_write_resp_rv) 
                   >> 1U)) & 1U);
    } else {
        vlTOPp->mkTbSoc__DOT__soc__DOT__dma_rg_wrburst_count_D_IN 
            = (0xffU & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__dma_rg_wrburst_count) 
                        - (IData)(1U)));
        vlTOPp->mkTbSoc__DOT__soc__DOT__dma_rg_awid_port1___05Fread 
            = (0xfU & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__dma_rg_awid));
        vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_dma_dma_writeConfig = 0U;
    }
    vlTOPp->mkTbSoc__DOT__soc__DOT__plic_plic_rg_ip_24_port2___05Fread 
        = (1U & (((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_plic_rl_config_plic_reg_read) 
                      & (0x18U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__plic_plic_rg_interrupt_id))) 
                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_s_xactor_f_rd_addr_first___05F7257_BITS_5_ETC___05F_d17273)) 
                    | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_plic_rl_config_plic_reg_read_burst) 
                        & (0x18U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__plic_plic_rg_interrupt_id))) 
                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_rdpacket_7493_BITS_51_TO_20_7494_U_ETC___05F_d17504))) 
                   | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_plic_rl_config_plic_reg_write) 
                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2251))) 
                  | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_plic_rl_config_plic_reg_write_burst) 
                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo4551)))
                  ? (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_plic_rl_config_plic_reg_write) 
                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2251))
                      ? ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_addr_first___05F2561_BITS_24_TO_ETC___05F_d12679)
                          ? (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                             >> 0xdU) : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_addr_first___05F2561_BITS_24_TO_ETC___05F_d12731)
                                          ? (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                             >> 0xeU)
                                          : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_addr_first___05F2561_BITS_24_TO_ETC___05F_d12783)
                                              ? (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                 >> 0xfU)
                                              : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_addr_first___05F2561_BITS_24_TO_ETC___05F_d12835)
                                                  ? 
                                                 (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                  >> 0x10U)
                                                  : 
                                                 ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_addr_first___05F2561_BITS_24_TO_ETC___05F_d12887)
                                                   ? 
                                                  (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                   >> 0x11U)
                                                   : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2002))))))
                      : (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_plic_rl_config_plic_reg_write_burst) 
                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo4551)) 
                         & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket_4917_BITS_24_TO_20_4972_EQ_24_ETC___05F_d15028)
                             ? (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                >> 0xdU) : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket_4917_BITS_24_TO_20_4972_PLUS___05FETC___05F_d15079)
                                             ? (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                >> 0xeU)
                                             : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket_4917_BITS_24_TO_20_4972_PLUS___05FETC___05F_d15130)
                                                 ? 
                                                (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                 >> 0xfU)
                                                 : 
                                                ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket_4917_BITS_24_TO_20_4972_PLUS___05FETC___05F_d15181)
                                                  ? 
                                                 (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                  >> 0x10U)
                                                  : 
                                                 ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket_4917_BITS_24_TO_20_4972_PLUS___05FETC___05F_d15232)
                                                   ? 
                                                  (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                   >> 0x11U)
                                                   : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo4302))))))))
                  : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__plic_plic_rg_ip_24)));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo3351 = (((
                                                   (0x18U 
                                                    == 
                                                    (1U 
                                                     | (0x18U 
                                                        & ((IData)(
                                                                   (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                    >> 0x14U)) 
                                                           << 3U)))) 
                                                   | (0x18U 
                                                      == 
                                                      (2U 
                                                       | (0x18U 
                                                          & ((IData)(
                                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                      >> 0x14U)) 
                                                             << 3U))))) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                 | ((((0x18U 
                                                       == 
                                                       (3U 
                                                        | (0x18U 
                                                           & ((IData)(
                                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                       >> 0x14U)) 
                                                              << 3U)))) 
                                                      | (0x18U 
                                                         == 
                                                         (4U 
                                                          | (0x18U 
                                                             & ((IData)(
                                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                         >> 0x14U)) 
                                                                << 3U))))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                    | ((((0x18U 
                                                          == 
                                                          (5U 
                                                           | (0x18U 
                                                              & ((IData)(
                                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                          >> 0x14U)) 
                                                                 << 3U)))) 
                                                         | (0x18U 
                                                            == 
                                                            (6U 
                                                             | (0x18U 
                                                                & ((IData)(
                                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                            >> 0x14U)) 
                                                                   << 3U))))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                       | ((((0x18U 
                                                             == 
                                                             (7U 
                                                              | (0x18U 
                                                                 & ((IData)(
                                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                             >> 0x14U)) 
                                                                    << 3U)))) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                           | ((0x18U 
                                                               == 
                                                               (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))) 
                                                          | ((((0x18U 
                                                                == 
                                                                (1U 
                                                                 | (0x10U 
                                                                    & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                       << 4U)))) 
                                                               | (0x18U 
                                                                  == 
                                                                  (2U 
                                                                   | (0x10U 
                                                                      & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                         << 4U))))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417)) 
                                                             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2851))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo3353 = (((
                                                   (0x17U 
                                                    == 
                                                    (1U 
                                                     | (0x18U 
                                                        & ((IData)(
                                                                   (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                    >> 0x14U)) 
                                                           << 3U)))) 
                                                   | (0x17U 
                                                      == 
                                                      (2U 
                                                       | (0x18U 
                                                          & ((IData)(
                                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                      >> 0x14U)) 
                                                             << 3U))))) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                 | ((((0x17U 
                                                       == 
                                                       (3U 
                                                        | (0x18U 
                                                           & ((IData)(
                                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                       >> 0x14U)) 
                                                              << 3U)))) 
                                                      | (0x17U 
                                                         == 
                                                         (4U 
                                                          | (0x18U 
                                                             & ((IData)(
                                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                         >> 0x14U)) 
                                                                << 3U))))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                    | ((((0x17U 
                                                          == 
                                                          (5U 
                                                           | (0x18U 
                                                              & ((IData)(
                                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                          >> 0x14U)) 
                                                                 << 3U)))) 
                                                         | (0x17U 
                                                            == 
                                                            (6U 
                                                             | (0x18U 
                                                                & ((IData)(
                                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                            >> 0x14U)) 
                                                                   << 3U))))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                       | ((((0x17U 
                                                             == 
                                                             (7U 
                                                              | (0x18U 
                                                                 & ((IData)(
                                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                             >> 0x14U)) 
                                                                    << 3U)))) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                           | ((0x17U 
                                                               == 
                                                               (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))) 
                                                          | ((((0x17U 
                                                                == 
                                                                (1U 
                                                                 | (0x10U 
                                                                    & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                       << 4U)))) 
                                                               | (0x17U 
                                                                  == 
                                                                  (2U 
                                                                   | (0x10U 
                                                                      & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                         << 4U))))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417)) 
                                                             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2853))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo3355 = (((
                                                   (0x16U 
                                                    == 
                                                    (1U 
                                                     | (0x18U 
                                                        & ((IData)(
                                                                   (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                    >> 0x14U)) 
                                                           << 3U)))) 
                                                   | (0x16U 
                                                      == 
                                                      (2U 
                                                       | (0x18U 
                                                          & ((IData)(
                                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                      >> 0x14U)) 
                                                             << 3U))))) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                 | ((((0x16U 
                                                       == 
                                                       (3U 
                                                        | (0x18U 
                                                           & ((IData)(
                                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                       >> 0x14U)) 
                                                              << 3U)))) 
                                                      | (0x16U 
                                                         == 
                                                         (4U 
                                                          | (0x18U 
                                                             & ((IData)(
                                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                         >> 0x14U)) 
                                                                << 3U))))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                    | ((((0x16U 
                                                          == 
                                                          (5U 
                                                           | (0x18U 
                                                              & ((IData)(
                                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                          >> 0x14U)) 
                                                                 << 3U)))) 
                                                         | (0x16U 
                                                            == 
                                                            (6U 
                                                             | (0x18U 
                                                                & ((IData)(
                                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                            >> 0x14U)) 
                                                                   << 3U))))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                       | ((((0x16U 
                                                             == 
                                                             (7U 
                                                              | (0x18U 
                                                                 & ((IData)(
                                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                             >> 0x14U)) 
                                                                    << 3U)))) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                           | ((0x16U 
                                                               == 
                                                               (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))) 
                                                          | ((((0x16U 
                                                                == 
                                                                (1U 
                                                                 | (0x10U 
                                                                    & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                       << 4U)))) 
                                                               | (0x16U 
                                                                  == 
                                                                  (2U 
                                                                   | (0x10U 
                                                                      & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                         << 4U))))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417)) 
                                                             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2855))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo3357 = (((
                                                   (0x15U 
                                                    == 
                                                    (1U 
                                                     | (0x18U 
                                                        & ((IData)(
                                                                   (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                    >> 0x14U)) 
                                                           << 3U)))) 
                                                   | (0x15U 
                                                      == 
                                                      (2U 
                                                       | (0x18U 
                                                          & ((IData)(
                                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                      >> 0x14U)) 
                                                             << 3U))))) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                 | ((((0x15U 
                                                       == 
                                                       (3U 
                                                        | (0x18U 
                                                           & ((IData)(
                                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                       >> 0x14U)) 
                                                              << 3U)))) 
                                                      | (0x15U 
                                                         == 
                                                         (4U 
                                                          | (0x18U 
                                                             & ((IData)(
                                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                         >> 0x14U)) 
                                                                << 3U))))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                    | ((((0x15U 
                                                          == 
                                                          (5U 
                                                           | (0x18U 
                                                              & ((IData)(
                                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                          >> 0x14U)) 
                                                                 << 3U)))) 
                                                         | (0x15U 
                                                            == 
                                                            (6U 
                                                             | (0x18U 
                                                                & ((IData)(
                                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                            >> 0x14U)) 
                                                                   << 3U))))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                       | ((((0x15U 
                                                             == 
                                                             (7U 
                                                              | (0x18U 
                                                                 & ((IData)(
                                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                             >> 0x14U)) 
                                                                    << 3U)))) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                           | ((0x15U 
                                                               == 
                                                               (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))) 
                                                          | ((((0x15U 
                                                                == 
                                                                (1U 
                                                                 | (0x10U 
                                                                    & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                       << 4U)))) 
                                                               | (0x15U 
                                                                  == 
                                                                  (2U 
                                                                   | (0x10U 
                                                                      & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                         << 4U))))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417)) 
                                                             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2857))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo3359 = (((
                                                   (0x14U 
                                                    == 
                                                    (1U 
                                                     | (0x18U 
                                                        & ((IData)(
                                                                   (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                    >> 0x14U)) 
                                                           << 3U)))) 
                                                   | (0x14U 
                                                      == 
                                                      (2U 
                                                       | (0x18U 
                                                          & ((IData)(
                                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                      >> 0x14U)) 
                                                             << 3U))))) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                 | ((((0x14U 
                                                       == 
                                                       (3U 
                                                        | (0x18U 
                                                           & ((IData)(
                                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                       >> 0x14U)) 
                                                              << 3U)))) 
                                                      | (0x14U 
                                                         == 
                                                         (4U 
                                                          | (0x18U 
                                                             & ((IData)(
                                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                         >> 0x14U)) 
                                                                << 3U))))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                    | ((((0x14U 
                                                          == 
                                                          (5U 
                                                           | (0x18U 
                                                              & ((IData)(
                                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                          >> 0x14U)) 
                                                                 << 3U)))) 
                                                         | (0x14U 
                                                            == 
                                                            (6U 
                                                             | (0x18U 
                                                                & ((IData)(
                                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                            >> 0x14U)) 
                                                                   << 3U))))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                       | ((((0x14U 
                                                             == 
                                                             (7U 
                                                              | (0x18U 
                                                                 & ((IData)(
                                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                             >> 0x14U)) 
                                                                    << 3U)))) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                           | ((0x14U 
                                                               == 
                                                               (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))) 
                                                          | ((((0x14U 
                                                                == 
                                                                (1U 
                                                                 | (0x10U 
                                                                    & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                       << 4U)))) 
                                                               | (0x14U 
                                                                  == 
                                                                  (2U 
                                                                   | (0x10U 
                                                                      & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                         << 4U))))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417)) 
                                                             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2859))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo3361 = (((
                                                   (0x13U 
                                                    == 
                                                    (1U 
                                                     | (0x18U 
                                                        & ((IData)(
                                                                   (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                    >> 0x14U)) 
                                                           << 3U)))) 
                                                   | (0x13U 
                                                      == 
                                                      (2U 
                                                       | (0x18U 
                                                          & ((IData)(
                                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                      >> 0x14U)) 
                                                             << 3U))))) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                 | ((((0x13U 
                                                       == 
                                                       (3U 
                                                        | (0x18U 
                                                           & ((IData)(
                                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                       >> 0x14U)) 
                                                              << 3U)))) 
                                                      | (0x13U 
                                                         == 
                                                         (4U 
                                                          | (0x18U 
                                                             & ((IData)(
                                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                         >> 0x14U)) 
                                                                << 3U))))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                    | ((((0x13U 
                                                          == 
                                                          (5U 
                                                           | (0x18U 
                                                              & ((IData)(
                                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                          >> 0x14U)) 
                                                                 << 3U)))) 
                                                         | (0x13U 
                                                            == 
                                                            (6U 
                                                             | (0x18U 
                                                                & ((IData)(
                                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                            >> 0x14U)) 
                                                                   << 3U))))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                       | ((((0x13U 
                                                             == 
                                                             (7U 
                                                              | (0x18U 
                                                                 & ((IData)(
                                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                             >> 0x14U)) 
                                                                    << 3U)))) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                           | ((0x13U 
                                                               == 
                                                               (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))) 
                                                          | ((((0x13U 
                                                                == 
                                                                (1U 
                                                                 | (0x10U 
                                                                    & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                       << 4U)))) 
                                                               | (0x13U 
                                                                  == 
                                                                  (2U 
                                                                   | (0x10U 
                                                                      & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                         << 4U))))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417)) 
                                                             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2861))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo3363 = (((
                                                   (0x12U 
                                                    == 
                                                    (1U 
                                                     | (0x18U 
                                                        & ((IData)(
                                                                   (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                    >> 0x14U)) 
                                                           << 3U)))) 
                                                   | (0x12U 
                                                      == 
                                                      (2U 
                                                       | (0x18U 
                                                          & ((IData)(
                                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                      >> 0x14U)) 
                                                             << 3U))))) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                 | ((((0x12U 
                                                       == 
                                                       (3U 
                                                        | (0x18U 
                                                           & ((IData)(
                                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                       >> 0x14U)) 
                                                              << 3U)))) 
                                                      | (0x12U 
                                                         == 
                                                         (4U 
                                                          | (0x18U 
                                                             & ((IData)(
                                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                         >> 0x14U)) 
                                                                << 3U))))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                    | ((((0x12U 
                                                          == 
                                                          (5U 
                                                           | (0x18U 
                                                              & ((IData)(
                                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                          >> 0x14U)) 
                                                                 << 3U)))) 
                                                         | (0x12U 
                                                            == 
                                                            (6U 
                                                             | (0x18U 
                                                                & ((IData)(
                                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                            >> 0x14U)) 
                                                                   << 3U))))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                       | ((((0x12U 
                                                             == 
                                                             (7U 
                                                              | (0x18U 
                                                                 & ((IData)(
                                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                             >> 0x14U)) 
                                                                    << 3U)))) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                           | ((0x12U 
                                                               == 
                                                               (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))) 
                                                          | ((((0x12U 
                                                                == 
                                                                (1U 
                                                                 | (0x10U 
                                                                    & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                       << 4U)))) 
                                                               | (0x12U 
                                                                  == 
                                                                  (2U 
                                                                   | (0x10U 
                                                                      & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                         << 4U))))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417)) 
                                                             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2863))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo3365 = (((
                                                   (0x11U 
                                                    == 
                                                    (1U 
                                                     | (0x18U 
                                                        & ((IData)(
                                                                   (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                    >> 0x14U)) 
                                                           << 3U)))) 
                                                   | (0x11U 
                                                      == 
                                                      (2U 
                                                       | (0x18U 
                                                          & ((IData)(
                                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                      >> 0x14U)) 
                                                             << 3U))))) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                 | ((((0x11U 
                                                       == 
                                                       (3U 
                                                        | (0x18U 
                                                           & ((IData)(
                                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                       >> 0x14U)) 
                                                              << 3U)))) 
                                                      | (0x11U 
                                                         == 
                                                         (4U 
                                                          | (0x18U 
                                                             & ((IData)(
                                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                         >> 0x14U)) 
                                                                << 3U))))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                    | ((((0x11U 
                                                          == 
                                                          (5U 
                                                           | (0x18U 
                                                              & ((IData)(
                                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                          >> 0x14U)) 
                                                                 << 3U)))) 
                                                         | (0x11U 
                                                            == 
                                                            (6U 
                                                             | (0x18U 
                                                                & ((IData)(
                                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                            >> 0x14U)) 
                                                                   << 3U))))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                       | ((((0x11U 
                                                             == 
                                                             (7U 
                                                              | (0x18U 
                                                                 & ((IData)(
                                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                             >> 0x14U)) 
                                                                    << 3U)))) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                           | ((0x11U 
                                                               == 
                                                               (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))) 
                                                          | ((((0x11U 
                                                                == 
                                                                (1U 
                                                                 | (0x10U 
                                                                    & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                       << 4U)))) 
                                                               | (0x11U 
                                                                  == 
                                                                  (2U 
                                                                   | (0x10U 
                                                                      & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                         << 4U))))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417)) 
                                                             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2865))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo3367 = (((
                                                   (0x10U 
                                                    == 
                                                    (1U 
                                                     | (0x18U 
                                                        & ((IData)(
                                                                   (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                    >> 0x14U)) 
                                                           << 3U)))) 
                                                   | (0x10U 
                                                      == 
                                                      (2U 
                                                       | (0x18U 
                                                          & ((IData)(
                                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                      >> 0x14U)) 
                                                             << 3U))))) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                 | ((((0x10U 
                                                       == 
                                                       (3U 
                                                        | (0x18U 
                                                           & ((IData)(
                                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                       >> 0x14U)) 
                                                              << 3U)))) 
                                                      | (0x10U 
                                                         == 
                                                         (4U 
                                                          | (0x18U 
                                                             & ((IData)(
                                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                         >> 0x14U)) 
                                                                << 3U))))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                    | ((((0x10U 
                                                          == 
                                                          (5U 
                                                           | (0x18U 
                                                              & ((IData)(
                                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                          >> 0x14U)) 
                                                                 << 3U)))) 
                                                         | (0x10U 
                                                            == 
                                                            (6U 
                                                             | (0x18U 
                                                                & ((IData)(
                                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                            >> 0x14U)) 
                                                                   << 3U))))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                       | ((((0x10U 
                                                             == 
                                                             (7U 
                                                              | (0x18U 
                                                                 & ((IData)(
                                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                             >> 0x14U)) 
                                                                    << 3U)))) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                           | ((0x10U 
                                                               == 
                                                               (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))) 
                                                          | ((((0x10U 
                                                                == 
                                                                (1U 
                                                                 | (0x10U 
                                                                    & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                       << 4U)))) 
                                                               | (0x10U 
                                                                  == 
                                                                  (2U 
                                                                   | (0x10U 
                                                                      & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                         << 4U))))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417)) 
                                                             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2867))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo3369 = (((
                                                   (0xfU 
                                                    == 
                                                    (1U 
                                                     | (0x18U 
                                                        & ((IData)(
                                                                   (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                    >> 0x14U)) 
                                                           << 3U)))) 
                                                   | (0xfU 
                                                      == 
                                                      (2U 
                                                       | (0x18U 
                                                          & ((IData)(
                                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                      >> 0x14U)) 
                                                             << 3U))))) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                 | ((((0xfU 
                                                       == 
                                                       (3U 
                                                        | (0x18U 
                                                           & ((IData)(
                                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                       >> 0x14U)) 
                                                              << 3U)))) 
                                                      | (0xfU 
                                                         == 
                                                         (4U 
                                                          | (0x18U 
                                                             & ((IData)(
                                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                         >> 0x14U)) 
                                                                << 3U))))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                    | ((((0xfU 
                                                          == 
                                                          (5U 
                                                           | (0x18U 
                                                              & ((IData)(
                                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                          >> 0x14U)) 
                                                                 << 3U)))) 
                                                         | (0xfU 
                                                            == 
                                                            (6U 
                                                             | (0x18U 
                                                                & ((IData)(
                                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                            >> 0x14U)) 
                                                                   << 3U))))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                       | ((((0xfU 
                                                             == 
                                                             (7U 
                                                              | (0x18U 
                                                                 & ((IData)(
                                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                             >> 0x14U)) 
                                                                    << 3U)))) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                           | ((0xfU 
                                                               == 
                                                               (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))) 
                                                          | ((((0xfU 
                                                                == 
                                                                (1U 
                                                                 | (0x10U 
                                                                    & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                       << 4U)))) 
                                                               | (0xfU 
                                                                  == 
                                                                  (2U 
                                                                   | (0x10U 
                                                                      & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                         << 4U))))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417)) 
                                                             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2869))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo3371 = (((
                                                   (0xeU 
                                                    == 
                                                    (1U 
                                                     | (0x18U 
                                                        & ((IData)(
                                                                   (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                    >> 0x14U)) 
                                                           << 3U)))) 
                                                   | (0xeU 
                                                      == 
                                                      (2U 
                                                       | (0x18U 
                                                          & ((IData)(
                                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                      >> 0x14U)) 
                                                             << 3U))))) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                 | ((((0xeU 
                                                       == 
                                                       (3U 
                                                        | (0x18U 
                                                           & ((IData)(
                                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                       >> 0x14U)) 
                                                              << 3U)))) 
                                                      | (0xeU 
                                                         == 
                                                         (4U 
                                                          | (0x18U 
                                                             & ((IData)(
                                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                         >> 0x14U)) 
                                                                << 3U))))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                    | ((((0xeU 
                                                          == 
                                                          (5U 
                                                           | (0x18U 
                                                              & ((IData)(
                                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                          >> 0x14U)) 
                                                                 << 3U)))) 
                                                         | (0xeU 
                                                            == 
                                                            (6U 
                                                             | (0x18U 
                                                                & ((IData)(
                                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                            >> 0x14U)) 
                                                                   << 3U))))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                       | ((((0xeU 
                                                             == 
                                                             (7U 
                                                              | (0x18U 
                                                                 & ((IData)(
                                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                             >> 0x14U)) 
                                                                    << 3U)))) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                           | ((0xeU 
                                                               == 
                                                               (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))) 
                                                          | ((((0xeU 
                                                                == 
                                                                (1U 
                                                                 | (0x10U 
                                                                    & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                       << 4U)))) 
                                                               | (0xeU 
                                                                  == 
                                                                  (2U 
                                                                   | (0x10U 
                                                                      & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                         << 4U))))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417)) 
                                                             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2871))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo3373 = (((
                                                   (0xdU 
                                                    == 
                                                    (1U 
                                                     | (0x18U 
                                                        & ((IData)(
                                                                   (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                    >> 0x14U)) 
                                                           << 3U)))) 
                                                   | (0xdU 
                                                      == 
                                                      (2U 
                                                       | (0x18U 
                                                          & ((IData)(
                                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                      >> 0x14U)) 
                                                             << 3U))))) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                 | ((((0xdU 
                                                       == 
                                                       (3U 
                                                        | (0x18U 
                                                           & ((IData)(
                                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                       >> 0x14U)) 
                                                              << 3U)))) 
                                                      | (0xdU 
                                                         == 
                                                         (4U 
                                                          | (0x18U 
                                                             & ((IData)(
                                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                         >> 0x14U)) 
                                                                << 3U))))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                    | ((((0xdU 
                                                          == 
                                                          (5U 
                                                           | (0x18U 
                                                              & ((IData)(
                                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                          >> 0x14U)) 
                                                                 << 3U)))) 
                                                         | (0xdU 
                                                            == 
                                                            (6U 
                                                             | (0x18U 
                                                                & ((IData)(
                                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                            >> 0x14U)) 
                                                                   << 3U))))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                       | ((((0xdU 
                                                             == 
                                                             (7U 
                                                              | (0x18U 
                                                                 & ((IData)(
                                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                             >> 0x14U)) 
                                                                    << 3U)))) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                           | ((0xdU 
                                                               == 
                                                               (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))) 
                                                          | ((((0xdU 
                                                                == 
                                                                (1U 
                                                                 | (0x10U 
                                                                    & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                       << 4U)))) 
                                                               | (0xdU 
                                                                  == 
                                                                  (2U 
                                                                   | (0x10U 
                                                                      & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                         << 4U))))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417)) 
                                                             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2873))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo3375 = (((
                                                   (0xcU 
                                                    == 
                                                    (1U 
                                                     | (0x18U 
                                                        & ((IData)(
                                                                   (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                    >> 0x14U)) 
                                                           << 3U)))) 
                                                   | (0xcU 
                                                      == 
                                                      (2U 
                                                       | (0x18U 
                                                          & ((IData)(
                                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                      >> 0x14U)) 
                                                             << 3U))))) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                 | ((((0xcU 
                                                       == 
                                                       (3U 
                                                        | (0x18U 
                                                           & ((IData)(
                                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                       >> 0x14U)) 
                                                              << 3U)))) 
                                                      | (0xcU 
                                                         == 
                                                         (4U 
                                                          | (0x18U 
                                                             & ((IData)(
                                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                         >> 0x14U)) 
                                                                << 3U))))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                    | ((((0xcU 
                                                          == 
                                                          (5U 
                                                           | (0x18U 
                                                              & ((IData)(
                                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                          >> 0x14U)) 
                                                                 << 3U)))) 
                                                         | (0xcU 
                                                            == 
                                                            (6U 
                                                             | (0x18U 
                                                                & ((IData)(
                                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                            >> 0x14U)) 
                                                                   << 3U))))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                       | ((((0xcU 
                                                             == 
                                                             (7U 
                                                              | (0x18U 
                                                                 & ((IData)(
                                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                             >> 0x14U)) 
                                                                    << 3U)))) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                           | ((0xcU 
                                                               == 
                                                               (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))) 
                                                          | ((((0xcU 
                                                                == 
                                                                (1U 
                                                                 | (0x10U 
                                                                    & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                       << 4U)))) 
                                                               | (0xcU 
                                                                  == 
                                                                  (2U 
                                                                   | (0x10U 
                                                                      & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                         << 4U))))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417)) 
                                                             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2875))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo3377 = (((
                                                   (0xbU 
                                                    == 
                                                    (1U 
                                                     | (0x18U 
                                                        & ((IData)(
                                                                   (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                    >> 0x14U)) 
                                                           << 3U)))) 
                                                   | (0xbU 
                                                      == 
                                                      (2U 
                                                       | (0x18U 
                                                          & ((IData)(
                                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                      >> 0x14U)) 
                                                             << 3U))))) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                 | ((((0xbU 
                                                       == 
                                                       (3U 
                                                        | (0x18U 
                                                           & ((IData)(
                                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                       >> 0x14U)) 
                                                              << 3U)))) 
                                                      | (0xbU 
                                                         == 
                                                         (4U 
                                                          | (0x18U 
                                                             & ((IData)(
                                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                         >> 0x14U)) 
                                                                << 3U))))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                    | ((((0xbU 
                                                          == 
                                                          (5U 
                                                           | (0x18U 
                                                              & ((IData)(
                                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                          >> 0x14U)) 
                                                                 << 3U)))) 
                                                         | (0xbU 
                                                            == 
                                                            (6U 
                                                             | (0x18U 
                                                                & ((IData)(
                                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                            >> 0x14U)) 
                                                                   << 3U))))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                       | ((((0xbU 
                                                             == 
                                                             (7U 
                                                              | (0x18U 
                                                                 & ((IData)(
                                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                             >> 0x14U)) 
                                                                    << 3U)))) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                           | ((0xbU 
                                                               == 
                                                               (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))) 
                                                          | ((((0xbU 
                                                                == 
                                                                (1U 
                                                                 | (0x10U 
                                                                    & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                       << 4U)))) 
                                                               | (0xbU 
                                                                  == 
                                                                  (2U 
                                                                   | (0x10U 
                                                                      & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                         << 4U))))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417)) 
                                                             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2877))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo3379 = (((
                                                   (0xaU 
                                                    == 
                                                    (1U 
                                                     | (0x18U 
                                                        & ((IData)(
                                                                   (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                    >> 0x14U)) 
                                                           << 3U)))) 
                                                   | (0xaU 
                                                      == 
                                                      (2U 
                                                       | (0x18U 
                                                          & ((IData)(
                                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                      >> 0x14U)) 
                                                             << 3U))))) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                 | ((((0xaU 
                                                       == 
                                                       (3U 
                                                        | (0x18U 
                                                           & ((IData)(
                                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                       >> 0x14U)) 
                                                              << 3U)))) 
                                                      | (0xaU 
                                                         == 
                                                         (4U 
                                                          | (0x18U 
                                                             & ((IData)(
                                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                         >> 0x14U)) 
                                                                << 3U))))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                    | ((((0xaU 
                                                          == 
                                                          (5U 
                                                           | (0x18U 
                                                              & ((IData)(
                                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                          >> 0x14U)) 
                                                                 << 3U)))) 
                                                         | (0xaU 
                                                            == 
                                                            (6U 
                                                             | (0x18U 
                                                                & ((IData)(
                                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                            >> 0x14U)) 
                                                                   << 3U))))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                       | ((((0xaU 
                                                             == 
                                                             (7U 
                                                              | (0x18U 
                                                                 & ((IData)(
                                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                             >> 0x14U)) 
                                                                    << 3U)))) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                           | ((0xaU 
                                                               == 
                                                               (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))) 
                                                          | ((((0xaU 
                                                                == 
                                                                (1U 
                                                                 | (0x10U 
                                                                    & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                       << 4U)))) 
                                                               | (0xaU 
                                                                  == 
                                                                  (2U 
                                                                   | (0x10U 
                                                                      & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                         << 4U))))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417)) 
                                                             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2879))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo3381 = (((
                                                   (9U 
                                                    == 
                                                    (1U 
                                                     | (0x18U 
                                                        & ((IData)(
                                                                   (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                    >> 0x14U)) 
                                                           << 3U)))) 
                                                   | (9U 
                                                      == 
                                                      (2U 
                                                       | (0x18U 
                                                          & ((IData)(
                                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                      >> 0x14U)) 
                                                             << 3U))))) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                 | ((((9U 
                                                       == 
                                                       (3U 
                                                        | (0x18U 
                                                           & ((IData)(
                                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                       >> 0x14U)) 
                                                              << 3U)))) 
                                                      | (9U 
                                                         == 
                                                         (4U 
                                                          | (0x18U 
                                                             & ((IData)(
                                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                         >> 0x14U)) 
                                                                << 3U))))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                    | ((((9U 
                                                          == 
                                                          (5U 
                                                           | (0x18U 
                                                              & ((IData)(
                                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                          >> 0x14U)) 
                                                                 << 3U)))) 
                                                         | (9U 
                                                            == 
                                                            (6U 
                                                             | (0x18U 
                                                                & ((IData)(
                                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                            >> 0x14U)) 
                                                                   << 3U))))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                       | ((((9U 
                                                             == 
                                                             (7U 
                                                              | (0x18U 
                                                                 & ((IData)(
                                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                             >> 0x14U)) 
                                                                    << 3U)))) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                           | ((9U 
                                                               == 
                                                               (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))) 
                                                          | ((((9U 
                                                                == 
                                                                (1U 
                                                                 | (0x10U 
                                                                    & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                       << 4U)))) 
                                                               | (9U 
                                                                  == 
                                                                  (2U 
                                                                   | (0x10U 
                                                                      & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                         << 4U))))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417)) 
                                                             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2881))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo3383 = (((
                                                   (8U 
                                                    == 
                                                    (1U 
                                                     | (0x18U 
                                                        & ((IData)(
                                                                   (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                    >> 0x14U)) 
                                                           << 3U)))) 
                                                   | (8U 
                                                      == 
                                                      (2U 
                                                       | (0x18U 
                                                          & ((IData)(
                                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                      >> 0x14U)) 
                                                             << 3U))))) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                 | ((((8U 
                                                       == 
                                                       (3U 
                                                        | (0x18U 
                                                           & ((IData)(
                                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                       >> 0x14U)) 
                                                              << 3U)))) 
                                                      | (8U 
                                                         == 
                                                         (4U 
                                                          | (0x18U 
                                                             & ((IData)(
                                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                         >> 0x14U)) 
                                                                << 3U))))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                    | ((((8U 
                                                          == 
                                                          (5U 
                                                           | (0x18U 
                                                              & ((IData)(
                                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                          >> 0x14U)) 
                                                                 << 3U)))) 
                                                         | (8U 
                                                            == 
                                                            (6U 
                                                             | (0x18U 
                                                                & ((IData)(
                                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                            >> 0x14U)) 
                                                                   << 3U))))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                       | ((((8U 
                                                             == 
                                                             (7U 
                                                              | (0x18U 
                                                                 & ((IData)(
                                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                             >> 0x14U)) 
                                                                    << 3U)))) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                           | ((8U 
                                                               == 
                                                               (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))) 
                                                          | ((((8U 
                                                                == 
                                                                (1U 
                                                                 | (0x10U 
                                                                    & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                       << 4U)))) 
                                                               | (8U 
                                                                  == 
                                                                  (2U 
                                                                   | (0x10U 
                                                                      & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                         << 4U))))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417)) 
                                                             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2883))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo3385 = (((
                                                   (7U 
                                                    == 
                                                    (1U 
                                                     | (0x18U 
                                                        & ((IData)(
                                                                   (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                    >> 0x14U)) 
                                                           << 3U)))) 
                                                   | (7U 
                                                      == 
                                                      (2U 
                                                       | (0x18U 
                                                          & ((IData)(
                                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                      >> 0x14U)) 
                                                             << 3U))))) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                 | ((((7U 
                                                       == 
                                                       (3U 
                                                        | (0x18U 
                                                           & ((IData)(
                                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                       >> 0x14U)) 
                                                              << 3U)))) 
                                                      | (7U 
                                                         == 
                                                         (4U 
                                                          | (0x18U 
                                                             & ((IData)(
                                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                         >> 0x14U)) 
                                                                << 3U))))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                    | ((((7U 
                                                          == 
                                                          (5U 
                                                           | (0x18U 
                                                              & ((IData)(
                                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                          >> 0x14U)) 
                                                                 << 3U)))) 
                                                         | (7U 
                                                            == 
                                                            (6U 
                                                             | (0x18U 
                                                                & ((IData)(
                                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                            >> 0x14U)) 
                                                                   << 3U))))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                       | ((((7U 
                                                             == 
                                                             (7U 
                                                              | (0x18U 
                                                                 & ((IData)(
                                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                             >> 0x14U)) 
                                                                    << 3U)))) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                           | ((7U 
                                                               == 
                                                               (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))) 
                                                          | ((((7U 
                                                                == 
                                                                (1U 
                                                                 | (0x10U 
                                                                    & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                       << 4U)))) 
                                                               | (7U 
                                                                  == 
                                                                  (2U 
                                                                   | (0x10U 
                                                                      & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                         << 4U))))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417)) 
                                                             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2885))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo3387 = (((
                                                   (6U 
                                                    == 
                                                    (1U 
                                                     | (0x18U 
                                                        & ((IData)(
                                                                   (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                    >> 0x14U)) 
                                                           << 3U)))) 
                                                   | (6U 
                                                      == 
                                                      (2U 
                                                       | (0x18U 
                                                          & ((IData)(
                                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                      >> 0x14U)) 
                                                             << 3U))))) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                 | ((((6U 
                                                       == 
                                                       (3U 
                                                        | (0x18U 
                                                           & ((IData)(
                                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                       >> 0x14U)) 
                                                              << 3U)))) 
                                                      | (6U 
                                                         == 
                                                         (4U 
                                                          | (0x18U 
                                                             & ((IData)(
                                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                         >> 0x14U)) 
                                                                << 3U))))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                    | ((((6U 
                                                          == 
                                                          (5U 
                                                           | (0x18U 
                                                              & ((IData)(
                                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                          >> 0x14U)) 
                                                                 << 3U)))) 
                                                         | (6U 
                                                            == 
                                                            (6U 
                                                             | (0x18U 
                                                                & ((IData)(
                                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                            >> 0x14U)) 
                                                                   << 3U))))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                       | ((((6U 
                                                             == 
                                                             (7U 
                                                              | (0x18U 
                                                                 & ((IData)(
                                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                             >> 0x14U)) 
                                                                    << 3U)))) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                           | ((6U 
                                                               == 
                                                               (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))) 
                                                          | ((((6U 
                                                                == 
                                                                (1U 
                                                                 | (0x10U 
                                                                    & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                       << 4U)))) 
                                                               | (6U 
                                                                  == 
                                                                  (2U 
                                                                   | (0x10U 
                                                                      & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                         << 4U))))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417)) 
                                                             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2887))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo3389 = (((
                                                   (5U 
                                                    == 
                                                    (1U 
                                                     | (0x18U 
                                                        & ((IData)(
                                                                   (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                    >> 0x14U)) 
                                                           << 3U)))) 
                                                   | (5U 
                                                      == 
                                                      (2U 
                                                       | (0x18U 
                                                          & ((IData)(
                                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                      >> 0x14U)) 
                                                             << 3U))))) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                 | ((((5U 
                                                       == 
                                                       (3U 
                                                        | (0x18U 
                                                           & ((IData)(
                                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                       >> 0x14U)) 
                                                              << 3U)))) 
                                                      | (5U 
                                                         == 
                                                         (4U 
                                                          | (0x18U 
                                                             & ((IData)(
                                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                         >> 0x14U)) 
                                                                << 3U))))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                    | ((((5U 
                                                          == 
                                                          (5U 
                                                           | (0x18U 
                                                              & ((IData)(
                                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                          >> 0x14U)) 
                                                                 << 3U)))) 
                                                         | (5U 
                                                            == 
                                                            (6U 
                                                             | (0x18U 
                                                                & ((IData)(
                                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                            >> 0x14U)) 
                                                                   << 3U))))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                       | ((((5U 
                                                             == 
                                                             (7U 
                                                              | (0x18U 
                                                                 & ((IData)(
                                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                             >> 0x14U)) 
                                                                    << 3U)))) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                           | ((5U 
                                                               == 
                                                               (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))) 
                                                          | ((((5U 
                                                                == 
                                                                (1U 
                                                                 | (0x10U 
                                                                    & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                       << 4U)))) 
                                                               | (5U 
                                                                  == 
                                                                  (2U 
                                                                   | (0x10U 
                                                                      & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                         << 4U))))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417)) 
                                                             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2889))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo3391 = (((
                                                   (4U 
                                                    == 
                                                    (1U 
                                                     | (0x18U 
                                                        & ((IData)(
                                                                   (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                    >> 0x14U)) 
                                                           << 3U)))) 
                                                   | (4U 
                                                      == 
                                                      (2U 
                                                       | (0x18U 
                                                          & ((IData)(
                                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                      >> 0x14U)) 
                                                             << 3U))))) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                 | ((((4U 
                                                       == 
                                                       (3U 
                                                        | (0x18U 
                                                           & ((IData)(
                                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                       >> 0x14U)) 
                                                              << 3U)))) 
                                                      | (4U 
                                                         == 
                                                         (4U 
                                                          | (0x18U 
                                                             & ((IData)(
                                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                         >> 0x14U)) 
                                                                << 3U))))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                    | ((((4U 
                                                          == 
                                                          (5U 
                                                           | (0x18U 
                                                              & ((IData)(
                                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                          >> 0x14U)) 
                                                                 << 3U)))) 
                                                         | (4U 
                                                            == 
                                                            (6U 
                                                             | (0x18U 
                                                                & ((IData)(
                                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                            >> 0x14U)) 
                                                                   << 3U))))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                       | ((((4U 
                                                             == 
                                                             (7U 
                                                              | (0x18U 
                                                                 & ((IData)(
                                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                             >> 0x14U)) 
                                                                    << 3U)))) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                           | ((4U 
                                                               == 
                                                               (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))) 
                                                          | ((((4U 
                                                                == 
                                                                (1U 
                                                                 | (0x10U 
                                                                    & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                       << 4U)))) 
                                                               | (4U 
                                                                  == 
                                                                  (2U 
                                                                   | (0x10U 
                                                                      & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                         << 4U))))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417)) 
                                                             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2891))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo3393 = (((
                                                   (3U 
                                                    == 
                                                    (1U 
                                                     | (0x18U 
                                                        & ((IData)(
                                                                   (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                    >> 0x14U)) 
                                                           << 3U)))) 
                                                   | (3U 
                                                      == 
                                                      (2U 
                                                       | (0x18U 
                                                          & ((IData)(
                                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                      >> 0x14U)) 
                                                             << 3U))))) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                 | ((((3U 
                                                       == 
                                                       (3U 
                                                        | (0x18U 
                                                           & ((IData)(
                                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                       >> 0x14U)) 
                                                              << 3U)))) 
                                                      | (3U 
                                                         == 
                                                         (4U 
                                                          | (0x18U 
                                                             & ((IData)(
                                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                         >> 0x14U)) 
                                                                << 3U))))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                    | ((((3U 
                                                          == 
                                                          (5U 
                                                           | (0x18U 
                                                              & ((IData)(
                                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                          >> 0x14U)) 
                                                                 << 3U)))) 
                                                         | (3U 
                                                            == 
                                                            (6U 
                                                             | (0x18U 
                                                                & ((IData)(
                                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                            >> 0x14U)) 
                                                                   << 3U))))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                       | ((((3U 
                                                             == 
                                                             (7U 
                                                              | (0x18U 
                                                                 & ((IData)(
                                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                             >> 0x14U)) 
                                                                    << 3U)))) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                           | ((3U 
                                                               == 
                                                               (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))) 
                                                          | ((((3U 
                                                                == 
                                                                (1U 
                                                                 | (0x10U 
                                                                    & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                       << 4U)))) 
                                                               | (3U 
                                                                  == 
                                                                  (2U 
                                                                   | (0x10U 
                                                                      & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                         << 4U))))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417)) 
                                                             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2893))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo3395 = (((
                                                   (2U 
                                                    == 
                                                    (1U 
                                                     | (0x18U 
                                                        & ((IData)(
                                                                   (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                    >> 0x14U)) 
                                                           << 3U)))) 
                                                   | (2U 
                                                      == 
                                                      (2U 
                                                       | (0x18U 
                                                          & ((IData)(
                                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                      >> 0x14U)) 
                                                             << 3U))))) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                 | ((((2U 
                                                       == 
                                                       (3U 
                                                        | (0x18U 
                                                           & ((IData)(
                                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                       >> 0x14U)) 
                                                              << 3U)))) 
                                                      | (2U 
                                                         == 
                                                         (4U 
                                                          | (0x18U 
                                                             & ((IData)(
                                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                         >> 0x14U)) 
                                                                << 3U))))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                    | ((((2U 
                                                          == 
                                                          (5U 
                                                           | (0x18U 
                                                              & ((IData)(
                                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                          >> 0x14U)) 
                                                                 << 3U)))) 
                                                         | (2U 
                                                            == 
                                                            (6U 
                                                             | (0x18U 
                                                                & ((IData)(
                                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                            >> 0x14U)) 
                                                                   << 3U))))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                       | ((((2U 
                                                             == 
                                                             (7U 
                                                              | (0x18U 
                                                                 & ((IData)(
                                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                             >> 0x14U)) 
                                                                    << 3U)))) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                           | ((2U 
                                                               == 
                                                               (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))) 
                                                          | ((((2U 
                                                                == 
                                                                (1U 
                                                                 | (0x10U 
                                                                    & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                       << 4U)))) 
                                                               | (2U 
                                                                  == 
                                                                  (2U 
                                                                   | (0x10U 
                                                                      & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                         << 4U))))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417)) 
                                                             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2895))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo3397 = (((
                                                   (1U 
                                                    == 
                                                    (1U 
                                                     | (0x18U 
                                                        & ((IData)(
                                                                   (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                    >> 0x14U)) 
                                                           << 3U)))) 
                                                   | (1U 
                                                      == 
                                                      (2U 
                                                       | (0x18U 
                                                          & ((IData)(
                                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                      >> 0x14U)) 
                                                             << 3U))))) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                 | ((((1U 
                                                       == 
                                                       (3U 
                                                        | (0x18U 
                                                           & ((IData)(
                                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                       >> 0x14U)) 
                                                              << 3U)))) 
                                                      | (1U 
                                                         == 
                                                         (4U 
                                                          | (0x18U 
                                                             & ((IData)(
                                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                         >> 0x14U)) 
                                                                << 3U))))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                    | ((((1U 
                                                          == 
                                                          (5U 
                                                           | (0x18U 
                                                              & ((IData)(
                                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                          >> 0x14U)) 
                                                                 << 3U)))) 
                                                         | (1U 
                                                            == 
                                                            (6U 
                                                             | (0x18U 
                                                                & ((IData)(
                                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                            >> 0x14U)) 
                                                                   << 3U))))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                       | ((((1U 
                                                             == 
                                                             (7U 
                                                              | (0x18U 
                                                                 & ((IData)(
                                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                             >> 0x14U)) 
                                                                    << 3U)))) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                           | ((1U 
                                                               == 
                                                               (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))) 
                                                          | ((((1U 
                                                                == 
                                                                (1U 
                                                                 | (0x10U 
                                                                    & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                       << 4U)))) 
                                                               | (1U 
                                                                  == 
                                                                  (2U 
                                                                   | (0x10U 
                                                                      & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                         << 4U))))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417)) 
                                                             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2897))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo3399 = (((
                                                   (0U 
                                                    == 
                                                    (1U 
                                                     | (0x18U 
                                                        & ((IData)(
                                                                   (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                    >> 0x14U)) 
                                                           << 3U)))) 
                                                   | (0U 
                                                      == 
                                                      (2U 
                                                       | (0x18U 
                                                          & ((IData)(
                                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                      >> 0x14U)) 
                                                             << 3U))))) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                 | ((((0U 
                                                       == 
                                                       (3U 
                                                        | (0x18U 
                                                           & ((IData)(
                                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                       >> 0x14U)) 
                                                              << 3U)))) 
                                                      | (0U 
                                                         == 
                                                         (4U 
                                                          | (0x18U 
                                                             & ((IData)(
                                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                         >> 0x14U)) 
                                                                << 3U))))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                    | ((((0U 
                                                          == 
                                                          (5U 
                                                           | (0x18U 
                                                              & ((IData)(
                                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                          >> 0x14U)) 
                                                                 << 3U)))) 
                                                         | (0U 
                                                            == 
                                                            (6U 
                                                             | (0x18U 
                                                                & ((IData)(
                                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                            >> 0x14U)) 
                                                                   << 3U))))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                       | ((((0U 
                                                             == 
                                                             (7U 
                                                              | (0x18U 
                                                                 & ((IData)(
                                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_wrpacket 
                                                                             >> 0x14U)) 
                                                                    << 3U)))) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16004)) 
                                                           | ((0U 
                                                               == 
                                                               (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))) 
                                                          | ((((0U 
                                                                == 
                                                                (1U 
                                                                 | (0x10U 
                                                                    & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                       << 4U)))) 
                                                               | (0U 
                                                                  == 
                                                                  (2U 
                                                                   | (0x10U 
                                                                      & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                         << 4U))))) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417)) 
                                                             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2899))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2952 = (1U 
                                                 & (((0x18U 
                                                      == 
                                                      (1U 
                                                       | (0x10U 
                                                          & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                             << 4U)))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                     ? 
                                                    (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                     >> 0xeU)
                                                     : 
                                                    (((0x18U 
                                                       == 
                                                       (2U 
                                                        | (0x10U 
                                                           & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                              << 4U)))) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                      ? 
                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                      >> 0xfU)
                                                      : 
                                                     (((0x18U 
                                                        == 
                                                        (3U 
                                                         | (0x10U 
                                                            & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                               << 4U)))) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                       ? 
                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                       >> 0x10U)
                                                       : 
                                                      (((0x18U 
                                                         == 
                                                         (4U 
                                                          | (0x10U 
                                                             & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                << 4U)))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                        ? 
                                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                        >> 0x11U)
                                                        : 
                                                       (((0x18U 
                                                          == 
                                                          (5U 
                                                           | (0x10U 
                                                              & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                 << 4U)))) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                         ? 
                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                         >> 0x12U)
                                                         : 
                                                        (((0x18U 
                                                           == 
                                                           (6U 
                                                            | (0x10U 
                                                               & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                  << 4U)))) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                          ? 
                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                          >> 0x13U)
                                                          : 
                                                         (((0x18U 
                                                            == 
                                                            (7U 
                                                             | (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U)))) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                           ? 
                                                          (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                           >> 0x14U)
                                                           : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2602)))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2954 = (1U 
                                                 & (((0x17U 
                                                      == 
                                                      (1U 
                                                       | (0x10U 
                                                          & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                             << 4U)))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                     ? 
                                                    (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                     >> 0xeU)
                                                     : 
                                                    (((0x17U 
                                                       == 
                                                       (2U 
                                                        | (0x10U 
                                                           & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                              << 4U)))) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                      ? 
                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                      >> 0xfU)
                                                      : 
                                                     (((0x17U 
                                                        == 
                                                        (3U 
                                                         | (0x10U 
                                                            & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                               << 4U)))) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                       ? 
                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                       >> 0x10U)
                                                       : 
                                                      (((0x17U 
                                                         == 
                                                         (4U 
                                                          | (0x10U 
                                                             & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                << 4U)))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                        ? 
                                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                        >> 0x11U)
                                                        : 
                                                       (((0x17U 
                                                          == 
                                                          (5U 
                                                           | (0x10U 
                                                              & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                 << 4U)))) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                         ? 
                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                         >> 0x12U)
                                                         : 
                                                        (((0x17U 
                                                           == 
                                                           (6U 
                                                            | (0x10U 
                                                               & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                  << 4U)))) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                          ? 
                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                          >> 0x13U)
                                                          : 
                                                         (((0x17U 
                                                            == 
                                                            (7U 
                                                             | (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U)))) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                           ? 
                                                          (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                           >> 0x14U)
                                                           : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2604)))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2956 = (1U 
                                                 & (((0x16U 
                                                      == 
                                                      (1U 
                                                       | (0x10U 
                                                          & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                             << 4U)))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                     ? 
                                                    (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                     >> 0xeU)
                                                     : 
                                                    (((0x16U 
                                                       == 
                                                       (2U 
                                                        | (0x10U 
                                                           & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                              << 4U)))) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                      ? 
                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                      >> 0xfU)
                                                      : 
                                                     (((0x16U 
                                                        == 
                                                        (3U 
                                                         | (0x10U 
                                                            & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                               << 4U)))) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                       ? 
                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                       >> 0x10U)
                                                       : 
                                                      (((0x16U 
                                                         == 
                                                         (4U 
                                                          | (0x10U 
                                                             & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                << 4U)))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                        ? 
                                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                        >> 0x11U)
                                                        : 
                                                       (((0x16U 
                                                          == 
                                                          (5U 
                                                           | (0x10U 
                                                              & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                 << 4U)))) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                         ? 
                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                         >> 0x12U)
                                                         : 
                                                        (((0x16U 
                                                           == 
                                                           (6U 
                                                            | (0x10U 
                                                               & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                  << 4U)))) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                          ? 
                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                          >> 0x13U)
                                                          : 
                                                         (((0x16U 
                                                            == 
                                                            (7U 
                                                             | (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U)))) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                           ? 
                                                          (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                           >> 0x14U)
                                                           : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2606)))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2958 = (1U 
                                                 & (((0x15U 
                                                      == 
                                                      (1U 
                                                       | (0x10U 
                                                          & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                             << 4U)))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                     ? 
                                                    (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                     >> 0xeU)
                                                     : 
                                                    (((0x15U 
                                                       == 
                                                       (2U 
                                                        | (0x10U 
                                                           & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                              << 4U)))) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                      ? 
                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                      >> 0xfU)
                                                      : 
                                                     (((0x15U 
                                                        == 
                                                        (3U 
                                                         | (0x10U 
                                                            & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                               << 4U)))) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                       ? 
                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                       >> 0x10U)
                                                       : 
                                                      (((0x15U 
                                                         == 
                                                         (4U 
                                                          | (0x10U 
                                                             & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                << 4U)))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                        ? 
                                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                        >> 0x11U)
                                                        : 
                                                       (((0x15U 
                                                          == 
                                                          (5U 
                                                           | (0x10U 
                                                              & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                 << 4U)))) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                         ? 
                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                         >> 0x12U)
                                                         : 
                                                        (((0x15U 
                                                           == 
                                                           (6U 
                                                            | (0x10U 
                                                               & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                  << 4U)))) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                          ? 
                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                          >> 0x13U)
                                                          : 
                                                         (((0x15U 
                                                            == 
                                                            (7U 
                                                             | (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U)))) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                           ? 
                                                          (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                           >> 0x14U)
                                                           : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2608)))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2960 = (1U 
                                                 & (((0x14U 
                                                      == 
                                                      (1U 
                                                       | (0x10U 
                                                          & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                             << 4U)))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                     ? 
                                                    (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                     >> 0xeU)
                                                     : 
                                                    (((0x14U 
                                                       == 
                                                       (2U 
                                                        | (0x10U 
                                                           & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                              << 4U)))) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                      ? 
                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                      >> 0xfU)
                                                      : 
                                                     (((0x14U 
                                                        == 
                                                        (3U 
                                                         | (0x10U 
                                                            & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                               << 4U)))) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                       ? 
                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                       >> 0x10U)
                                                       : 
                                                      (((0x14U 
                                                         == 
                                                         (4U 
                                                          | (0x10U 
                                                             & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                << 4U)))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                        ? 
                                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                        >> 0x11U)
                                                        : 
                                                       (((0x14U 
                                                          == 
                                                          (5U 
                                                           | (0x10U 
                                                              & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                 << 4U)))) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                         ? 
                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                         >> 0x12U)
                                                         : 
                                                        (((0x14U 
                                                           == 
                                                           (6U 
                                                            | (0x10U 
                                                               & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                  << 4U)))) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                          ? 
                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                          >> 0x13U)
                                                          : 
                                                         (((0x14U 
                                                            == 
                                                            (7U 
                                                             | (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U)))) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                           ? 
                                                          (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                           >> 0x14U)
                                                           : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2610)))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2962 = (1U 
                                                 & (((0x13U 
                                                      == 
                                                      (1U 
                                                       | (0x10U 
                                                          & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                             << 4U)))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                     ? 
                                                    (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                     >> 0xeU)
                                                     : 
                                                    (((0x13U 
                                                       == 
                                                       (2U 
                                                        | (0x10U 
                                                           & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                              << 4U)))) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                      ? 
                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                      >> 0xfU)
                                                      : 
                                                     (((0x13U 
                                                        == 
                                                        (3U 
                                                         | (0x10U 
                                                            & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                               << 4U)))) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                       ? 
                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                       >> 0x10U)
                                                       : 
                                                      (((0x13U 
                                                         == 
                                                         (4U 
                                                          | (0x10U 
                                                             & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                << 4U)))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                        ? 
                                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                        >> 0x11U)
                                                        : 
                                                       (((0x13U 
                                                          == 
                                                          (5U 
                                                           | (0x10U 
                                                              & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                 << 4U)))) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                         ? 
                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                         >> 0x12U)
                                                         : 
                                                        (((0x13U 
                                                           == 
                                                           (6U 
                                                            | (0x10U 
                                                               & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                  << 4U)))) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                          ? 
                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                          >> 0x13U)
                                                          : 
                                                         (((0x13U 
                                                            == 
                                                            (7U 
                                                             | (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U)))) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                           ? 
                                                          (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                           >> 0x14U)
                                                           : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2612)))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2964 = (1U 
                                                 & (((0x12U 
                                                      == 
                                                      (1U 
                                                       | (0x10U 
                                                          & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                             << 4U)))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                     ? 
                                                    (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                     >> 0xeU)
                                                     : 
                                                    (((0x12U 
                                                       == 
                                                       (2U 
                                                        | (0x10U 
                                                           & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                              << 4U)))) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                      ? 
                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                      >> 0xfU)
                                                      : 
                                                     (((0x12U 
                                                        == 
                                                        (3U 
                                                         | (0x10U 
                                                            & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                               << 4U)))) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                       ? 
                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                       >> 0x10U)
                                                       : 
                                                      (((0x12U 
                                                         == 
                                                         (4U 
                                                          | (0x10U 
                                                             & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                << 4U)))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                        ? 
                                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                        >> 0x11U)
                                                        : 
                                                       (((0x12U 
                                                          == 
                                                          (5U 
                                                           | (0x10U 
                                                              & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                 << 4U)))) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                         ? 
                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                         >> 0x12U)
                                                         : 
                                                        (((0x12U 
                                                           == 
                                                           (6U 
                                                            | (0x10U 
                                                               & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                  << 4U)))) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                          ? 
                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                          >> 0x13U)
                                                          : 
                                                         (((0x12U 
                                                            == 
                                                            (7U 
                                                             | (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U)))) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                           ? 
                                                          (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                           >> 0x14U)
                                                           : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2614)))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2966 = (1U 
                                                 & (((0x11U 
                                                      == 
                                                      (1U 
                                                       | (0x10U 
                                                          & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                             << 4U)))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                     ? 
                                                    (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                     >> 0xeU)
                                                     : 
                                                    (((0x11U 
                                                       == 
                                                       (2U 
                                                        | (0x10U 
                                                           & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                              << 4U)))) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                      ? 
                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                      >> 0xfU)
                                                      : 
                                                     (((0x11U 
                                                        == 
                                                        (3U 
                                                         | (0x10U 
                                                            & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                               << 4U)))) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                       ? 
                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                       >> 0x10U)
                                                       : 
                                                      (((0x11U 
                                                         == 
                                                         (4U 
                                                          | (0x10U 
                                                             & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                << 4U)))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                        ? 
                                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                        >> 0x11U)
                                                        : 
                                                       (((0x11U 
                                                          == 
                                                          (5U 
                                                           | (0x10U 
                                                              & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                 << 4U)))) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                         ? 
                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                         >> 0x12U)
                                                         : 
                                                        (((0x11U 
                                                           == 
                                                           (6U 
                                                            | (0x10U 
                                                               & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                  << 4U)))) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                          ? 
                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                          >> 0x13U)
                                                          : 
                                                         (((0x11U 
                                                            == 
                                                            (7U 
                                                             | (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U)))) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                           ? 
                                                          (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                           >> 0x14U)
                                                           : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2616)))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2968 = (1U 
                                                 & (((0x10U 
                                                      == 
                                                      (1U 
                                                       | (0x10U 
                                                          & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                             << 4U)))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                     ? 
                                                    (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                     >> 0xeU)
                                                     : 
                                                    (((0x10U 
                                                       == 
                                                       (2U 
                                                        | (0x10U 
                                                           & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                              << 4U)))) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                      ? 
                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                      >> 0xfU)
                                                      : 
                                                     (((0x10U 
                                                        == 
                                                        (3U 
                                                         | (0x10U 
                                                            & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                               << 4U)))) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                       ? 
                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                       >> 0x10U)
                                                       : 
                                                      (((0x10U 
                                                         == 
                                                         (4U 
                                                          | (0x10U 
                                                             & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                << 4U)))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                        ? 
                                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                        >> 0x11U)
                                                        : 
                                                       (((0x10U 
                                                          == 
                                                          (5U 
                                                           | (0x10U 
                                                              & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                 << 4U)))) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                         ? 
                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                         >> 0x12U)
                                                         : 
                                                        (((0x10U 
                                                           == 
                                                           (6U 
                                                            | (0x10U 
                                                               & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                  << 4U)))) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                          ? 
                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                          >> 0x13U)
                                                          : 
                                                         (((0x10U 
                                                            == 
                                                            (7U 
                                                             | (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U)))) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                           ? 
                                                          (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                           >> 0x14U)
                                                           : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2618)))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2970 = (1U 
                                                 & (((0xfU 
                                                      == 
                                                      (1U 
                                                       | (0x10U 
                                                          & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                             << 4U)))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                     ? 
                                                    (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                     >> 0xeU)
                                                     : 
                                                    (((0xfU 
                                                       == 
                                                       (2U 
                                                        | (0x10U 
                                                           & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                              << 4U)))) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                      ? 
                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                      >> 0xfU)
                                                      : 
                                                     (((0xfU 
                                                        == 
                                                        (3U 
                                                         | (0x10U 
                                                            & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                               << 4U)))) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                       ? 
                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                       >> 0x10U)
                                                       : 
                                                      (((0xfU 
                                                         == 
                                                         (4U 
                                                          | (0x10U 
                                                             & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                << 4U)))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                        ? 
                                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                        >> 0x11U)
                                                        : 
                                                       (((0xfU 
                                                          == 
                                                          (5U 
                                                           | (0x10U 
                                                              & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                 << 4U)))) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                         ? 
                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                         >> 0x12U)
                                                         : 
                                                        (((0xfU 
                                                           == 
                                                           (6U 
                                                            | (0x10U 
                                                               & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                  << 4U)))) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                          ? 
                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                          >> 0x13U)
                                                          : 
                                                         (((0xfU 
                                                            == 
                                                            (7U 
                                                             | (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U)))) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                           ? 
                                                          (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                           >> 0x14U)
                                                           : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2620)))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2972 = (1U 
                                                 & (((0xeU 
                                                      == 
                                                      (1U 
                                                       | (0x10U 
                                                          & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                             << 4U)))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                     ? 
                                                    (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                     >> 0xeU)
                                                     : 
                                                    (((0xeU 
                                                       == 
                                                       (2U 
                                                        | (0x10U 
                                                           & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                              << 4U)))) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                      ? 
                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                      >> 0xfU)
                                                      : 
                                                     (((0xeU 
                                                        == 
                                                        (3U 
                                                         | (0x10U 
                                                            & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                               << 4U)))) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                       ? 
                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                       >> 0x10U)
                                                       : 
                                                      (((0xeU 
                                                         == 
                                                         (4U 
                                                          | (0x10U 
                                                             & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                << 4U)))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                        ? 
                                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                        >> 0x11U)
                                                        : 
                                                       (((0xeU 
                                                          == 
                                                          (5U 
                                                           | (0x10U 
                                                              & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                 << 4U)))) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                         ? 
                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                         >> 0x12U)
                                                         : 
                                                        (((0xeU 
                                                           == 
                                                           (6U 
                                                            | (0x10U 
                                                               & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                  << 4U)))) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                          ? 
                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                          >> 0x13U)
                                                          : 
                                                         (((0xeU 
                                                            == 
                                                            (7U 
                                                             | (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U)))) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                           ? 
                                                          (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                           >> 0x14U)
                                                           : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2622)))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2974 = (1U 
                                                 & (((0xdU 
                                                      == 
                                                      (1U 
                                                       | (0x10U 
                                                          & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                             << 4U)))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                     ? 
                                                    (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                     >> 0xeU)
                                                     : 
                                                    (((0xdU 
                                                       == 
                                                       (2U 
                                                        | (0x10U 
                                                           & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                              << 4U)))) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                      ? 
                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                      >> 0xfU)
                                                      : 
                                                     (((0xdU 
                                                        == 
                                                        (3U 
                                                         | (0x10U 
                                                            & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                               << 4U)))) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                       ? 
                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                       >> 0x10U)
                                                       : 
                                                      (((0xdU 
                                                         == 
                                                         (4U 
                                                          | (0x10U 
                                                             & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                << 4U)))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                        ? 
                                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                        >> 0x11U)
                                                        : 
                                                       (((0xdU 
                                                          == 
                                                          (5U 
                                                           | (0x10U 
                                                              & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                 << 4U)))) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                         ? 
                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                         >> 0x12U)
                                                         : 
                                                        (((0xdU 
                                                           == 
                                                           (6U 
                                                            | (0x10U 
                                                               & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                  << 4U)))) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                          ? 
                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                          >> 0x13U)
                                                          : 
                                                         (((0xdU 
                                                            == 
                                                            (7U 
                                                             | (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U)))) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                           ? 
                                                          (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                           >> 0x14U)
                                                           : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2624)))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2976 = (1U 
                                                 & (((0xcU 
                                                      == 
                                                      (1U 
                                                       | (0x10U 
                                                          & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                             << 4U)))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                     ? 
                                                    (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                     >> 0xeU)
                                                     : 
                                                    (((0xcU 
                                                       == 
                                                       (2U 
                                                        | (0x10U 
                                                           & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                              << 4U)))) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                      ? 
                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                      >> 0xfU)
                                                      : 
                                                     (((0xcU 
                                                        == 
                                                        (3U 
                                                         | (0x10U 
                                                            & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                               << 4U)))) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                       ? 
                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                       >> 0x10U)
                                                       : 
                                                      (((0xcU 
                                                         == 
                                                         (4U 
                                                          | (0x10U 
                                                             & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                << 4U)))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                        ? 
                                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                        >> 0x11U)
                                                        : 
                                                       (((0xcU 
                                                          == 
                                                          (5U 
                                                           | (0x10U 
                                                              & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                 << 4U)))) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                         ? 
                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                         >> 0x12U)
                                                         : 
                                                        (((0xcU 
                                                           == 
                                                           (6U 
                                                            | (0x10U 
                                                               & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                  << 4U)))) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                          ? 
                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                          >> 0x13U)
                                                          : 
                                                         (((0xcU 
                                                            == 
                                                            (7U 
                                                             | (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U)))) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                           ? 
                                                          (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                           >> 0x14U)
                                                           : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2626)))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2978 = (1U 
                                                 & (((0xbU 
                                                      == 
                                                      (1U 
                                                       | (0x10U 
                                                          & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                             << 4U)))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                     ? 
                                                    (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                     >> 0xeU)
                                                     : 
                                                    (((0xbU 
                                                       == 
                                                       (2U 
                                                        | (0x10U 
                                                           & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                              << 4U)))) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                      ? 
                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                      >> 0xfU)
                                                      : 
                                                     (((0xbU 
                                                        == 
                                                        (3U 
                                                         | (0x10U 
                                                            & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                               << 4U)))) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                       ? 
                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                       >> 0x10U)
                                                       : 
                                                      (((0xbU 
                                                         == 
                                                         (4U 
                                                          | (0x10U 
                                                             & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                << 4U)))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                        ? 
                                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                        >> 0x11U)
                                                        : 
                                                       (((0xbU 
                                                          == 
                                                          (5U 
                                                           | (0x10U 
                                                              & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                 << 4U)))) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                         ? 
                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                         >> 0x12U)
                                                         : 
                                                        (((0xbU 
                                                           == 
                                                           (6U 
                                                            | (0x10U 
                                                               & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                  << 4U)))) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                          ? 
                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                          >> 0x13U)
                                                          : 
                                                         (((0xbU 
                                                            == 
                                                            (7U 
                                                             | (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U)))) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                           ? 
                                                          (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                           >> 0x14U)
                                                           : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2628)))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2980 = (1U 
                                                 & (((0xaU 
                                                      == 
                                                      (1U 
                                                       | (0x10U 
                                                          & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                             << 4U)))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                     ? 
                                                    (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                     >> 0xeU)
                                                     : 
                                                    (((0xaU 
                                                       == 
                                                       (2U 
                                                        | (0x10U 
                                                           & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                              << 4U)))) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                      ? 
                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                      >> 0xfU)
                                                      : 
                                                     (((0xaU 
                                                        == 
                                                        (3U 
                                                         | (0x10U 
                                                            & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                               << 4U)))) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                       ? 
                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                       >> 0x10U)
                                                       : 
                                                      (((0xaU 
                                                         == 
                                                         (4U 
                                                          | (0x10U 
                                                             & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                << 4U)))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                        ? 
                                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                        >> 0x11U)
                                                        : 
                                                       (((0xaU 
                                                          == 
                                                          (5U 
                                                           | (0x10U 
                                                              & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                 << 4U)))) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                         ? 
                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                         >> 0x12U)
                                                         : 
                                                        (((0xaU 
                                                           == 
                                                           (6U 
                                                            | (0x10U 
                                                               & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                  << 4U)))) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                          ? 
                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                          >> 0x13U)
                                                          : 
                                                         (((0xaU 
                                                            == 
                                                            (7U 
                                                             | (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U)))) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                           ? 
                                                          (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                           >> 0x14U)
                                                           : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2630)))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2982 = (1U 
                                                 & (((9U 
                                                      == 
                                                      (1U 
                                                       | (0x10U 
                                                          & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                             << 4U)))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                     ? 
                                                    (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                     >> 0xeU)
                                                     : 
                                                    (((9U 
                                                       == 
                                                       (2U 
                                                        | (0x10U 
                                                           & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                              << 4U)))) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                      ? 
                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                      >> 0xfU)
                                                      : 
                                                     (((9U 
                                                        == 
                                                        (3U 
                                                         | (0x10U 
                                                            & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                               << 4U)))) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                       ? 
                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                       >> 0x10U)
                                                       : 
                                                      (((9U 
                                                         == 
                                                         (4U 
                                                          | (0x10U 
                                                             & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                << 4U)))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                        ? 
                                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                        >> 0x11U)
                                                        : 
                                                       (((9U 
                                                          == 
                                                          (5U 
                                                           | (0x10U 
                                                              & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                 << 4U)))) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                         ? 
                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                         >> 0x12U)
                                                         : 
                                                        (((9U 
                                                           == 
                                                           (6U 
                                                            | (0x10U 
                                                               & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                  << 4U)))) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                          ? 
                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                          >> 0x13U)
                                                          : 
                                                         (((9U 
                                                            == 
                                                            (7U 
                                                             | (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U)))) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                           ? 
                                                          (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                           >> 0x14U)
                                                           : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2632)))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2984 = (1U 
                                                 & (((8U 
                                                      == 
                                                      (1U 
                                                       | (0x10U 
                                                          & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                             << 4U)))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                     ? 
                                                    (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                     >> 0xeU)
                                                     : 
                                                    (((8U 
                                                       == 
                                                       (2U 
                                                        | (0x10U 
                                                           & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                              << 4U)))) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                      ? 
                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                      >> 0xfU)
                                                      : 
                                                     (((8U 
                                                        == 
                                                        (3U 
                                                         | (0x10U 
                                                            & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                               << 4U)))) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                       ? 
                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                       >> 0x10U)
                                                       : 
                                                      (((8U 
                                                         == 
                                                         (4U 
                                                          | (0x10U 
                                                             & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                << 4U)))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                        ? 
                                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                        >> 0x11U)
                                                        : 
                                                       (((8U 
                                                          == 
                                                          (5U 
                                                           | (0x10U 
                                                              & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                 << 4U)))) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                         ? 
                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                         >> 0x12U)
                                                         : 
                                                        (((8U 
                                                           == 
                                                           (6U 
                                                            | (0x10U 
                                                               & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                  << 4U)))) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                          ? 
                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                          >> 0x13U)
                                                          : 
                                                         (((8U 
                                                            == 
                                                            (7U 
                                                             | (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U)))) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                           ? 
                                                          (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                           >> 0x14U)
                                                           : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2634)))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2986 = (1U 
                                                 & (((7U 
                                                      == 
                                                      (1U 
                                                       | (0x10U 
                                                          & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                             << 4U)))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                     ? 
                                                    (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                     >> 0xeU)
                                                     : 
                                                    (((7U 
                                                       == 
                                                       (2U 
                                                        | (0x10U 
                                                           & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                              << 4U)))) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                      ? 
                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                      >> 0xfU)
                                                      : 
                                                     (((7U 
                                                        == 
                                                        (3U 
                                                         | (0x10U 
                                                            & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                               << 4U)))) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                       ? 
                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                       >> 0x10U)
                                                       : 
                                                      (((7U 
                                                         == 
                                                         (4U 
                                                          | (0x10U 
                                                             & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                << 4U)))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                        ? 
                                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                        >> 0x11U)
                                                        : 
                                                       (((7U 
                                                          == 
                                                          (5U 
                                                           | (0x10U 
                                                              & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                 << 4U)))) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                         ? 
                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                         >> 0x12U)
                                                         : 
                                                        (((7U 
                                                           == 
                                                           (6U 
                                                            | (0x10U 
                                                               & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                  << 4U)))) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                          ? 
                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                          >> 0x13U)
                                                          : 
                                                         (((7U 
                                                            == 
                                                            (7U 
                                                             | (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U)))) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                           ? 
                                                          (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                           >> 0x14U)
                                                           : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2636)))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2988 = (1U 
                                                 & (((6U 
                                                      == 
                                                      (1U 
                                                       | (0x10U 
                                                          & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                             << 4U)))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                     ? 
                                                    (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                     >> 0xeU)
                                                     : 
                                                    (((6U 
                                                       == 
                                                       (2U 
                                                        | (0x10U 
                                                           & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                              << 4U)))) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                      ? 
                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                      >> 0xfU)
                                                      : 
                                                     (((6U 
                                                        == 
                                                        (3U 
                                                         | (0x10U 
                                                            & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                               << 4U)))) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                       ? 
                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                       >> 0x10U)
                                                       : 
                                                      (((6U 
                                                         == 
                                                         (4U 
                                                          | (0x10U 
                                                             & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                << 4U)))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                        ? 
                                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                        >> 0x11U)
                                                        : 
                                                       (((6U 
                                                          == 
                                                          (5U 
                                                           | (0x10U 
                                                              & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                 << 4U)))) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                         ? 
                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                         >> 0x12U)
                                                         : 
                                                        (((6U 
                                                           == 
                                                           (6U 
                                                            | (0x10U 
                                                               & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                  << 4U)))) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                          ? 
                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                          >> 0x13U)
                                                          : 
                                                         (((6U 
                                                            == 
                                                            (7U 
                                                             | (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U)))) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                           ? 
                                                          (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                           >> 0x14U)
                                                           : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2638)))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2990 = (1U 
                                                 & (((5U 
                                                      == 
                                                      (1U 
                                                       | (0x10U 
                                                          & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                             << 4U)))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                     ? 
                                                    (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                     >> 0xeU)
                                                     : 
                                                    (((5U 
                                                       == 
                                                       (2U 
                                                        | (0x10U 
                                                           & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                              << 4U)))) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                      ? 
                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                      >> 0xfU)
                                                      : 
                                                     (((5U 
                                                        == 
                                                        (3U 
                                                         | (0x10U 
                                                            & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                               << 4U)))) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                       ? 
                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                       >> 0x10U)
                                                       : 
                                                      (((5U 
                                                         == 
                                                         (4U 
                                                          | (0x10U 
                                                             & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                << 4U)))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                        ? 
                                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                        >> 0x11U)
                                                        : 
                                                       (((5U 
                                                          == 
                                                          (5U 
                                                           | (0x10U 
                                                              & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                 << 4U)))) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                         ? 
                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                         >> 0x12U)
                                                         : 
                                                        (((5U 
                                                           == 
                                                           (6U 
                                                            | (0x10U 
                                                               & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                  << 4U)))) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                          ? 
                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                          >> 0x13U)
                                                          : 
                                                         (((5U 
                                                            == 
                                                            (7U 
                                                             | (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U)))) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                           ? 
                                                          (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                           >> 0x14U)
                                                           : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2640)))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2992 = (1U 
                                                 & (((4U 
                                                      == 
                                                      (1U 
                                                       | (0x10U 
                                                          & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                             << 4U)))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                     ? 
                                                    (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                     >> 0xeU)
                                                     : 
                                                    (((4U 
                                                       == 
                                                       (2U 
                                                        | (0x10U 
                                                           & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                              << 4U)))) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                      ? 
                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                      >> 0xfU)
                                                      : 
                                                     (((4U 
                                                        == 
                                                        (3U 
                                                         | (0x10U 
                                                            & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                               << 4U)))) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                       ? 
                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                       >> 0x10U)
                                                       : 
                                                      (((4U 
                                                         == 
                                                         (4U 
                                                          | (0x10U 
                                                             & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                << 4U)))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                        ? 
                                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                        >> 0x11U)
                                                        : 
                                                       (((4U 
                                                          == 
                                                          (5U 
                                                           | (0x10U 
                                                              & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                 << 4U)))) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                         ? 
                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                         >> 0x12U)
                                                         : 
                                                        (((4U 
                                                           == 
                                                           (6U 
                                                            | (0x10U 
                                                               & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                  << 4U)))) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                          ? 
                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                          >> 0x13U)
                                                          : 
                                                         (((4U 
                                                            == 
                                                            (7U 
                                                             | (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U)))) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                           ? 
                                                          (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                           >> 0x14U)
                                                           : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2642)))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2994 = (1U 
                                                 & (((3U 
                                                      == 
                                                      (1U 
                                                       | (0x10U 
                                                          & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                             << 4U)))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                     ? 
                                                    (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                     >> 0xeU)
                                                     : 
                                                    (((3U 
                                                       == 
                                                       (2U 
                                                        | (0x10U 
                                                           & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                              << 4U)))) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                      ? 
                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                      >> 0xfU)
                                                      : 
                                                     (((3U 
                                                        == 
                                                        (3U 
                                                         | (0x10U 
                                                            & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                               << 4U)))) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                       ? 
                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                       >> 0x10U)
                                                       : 
                                                      (((3U 
                                                         == 
                                                         (4U 
                                                          | (0x10U 
                                                             & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                << 4U)))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                        ? 
                                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                        >> 0x11U)
                                                        : 
                                                       (((3U 
                                                          == 
                                                          (5U 
                                                           | (0x10U 
                                                              & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                 << 4U)))) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                         ? 
                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                         >> 0x12U)
                                                         : 
                                                        (((3U 
                                                           == 
                                                           (6U 
                                                            | (0x10U 
                                                               & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                  << 4U)))) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                          ? 
                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                          >> 0x13U)
                                                          : 
                                                         (((3U 
                                                            == 
                                                            (7U 
                                                             | (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U)))) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                           ? 
                                                          (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                           >> 0x14U)
                                                           : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2644)))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2996 = (1U 
                                                 & (((2U 
                                                      == 
                                                      (1U 
                                                       | (0x10U 
                                                          & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                             << 4U)))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                     ? 
                                                    (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                     >> 0xeU)
                                                     : 
                                                    (((2U 
                                                       == 
                                                       (2U 
                                                        | (0x10U 
                                                           & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                              << 4U)))) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                      ? 
                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                      >> 0xfU)
                                                      : 
                                                     (((2U 
                                                        == 
                                                        (3U 
                                                         | (0x10U 
                                                            & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                               << 4U)))) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                       ? 
                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                       >> 0x10U)
                                                       : 
                                                      (((2U 
                                                         == 
                                                         (4U 
                                                          | (0x10U 
                                                             & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                << 4U)))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                        ? 
                                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                        >> 0x11U)
                                                        : 
                                                       (((2U 
                                                          == 
                                                          (5U 
                                                           | (0x10U 
                                                              & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                 << 4U)))) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                         ? 
                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                         >> 0x12U)
                                                         : 
                                                        (((2U 
                                                           == 
                                                           (6U 
                                                            | (0x10U 
                                                               & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                  << 4U)))) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                          ? 
                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                          >> 0x13U)
                                                          : 
                                                         (((2U 
                                                            == 
                                                            (7U 
                                                             | (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U)))) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                           ? 
                                                          (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                           >> 0x14U)
                                                           : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2646)))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2998 = (1U 
                                                 & (((1U 
                                                      == 
                                                      (1U 
                                                       | (0x10U 
                                                          & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                             << 4U)))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                     ? 
                                                    (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                     >> 0xeU)
                                                     : 
                                                    (((1U 
                                                       == 
                                                       (2U 
                                                        | (0x10U 
                                                           & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                              << 4U)))) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                      ? 
                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                      >> 0xfU)
                                                      : 
                                                     (((1U 
                                                        == 
                                                        (3U 
                                                         | (0x10U 
                                                            & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                               << 4U)))) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                       ? 
                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                       >> 0x10U)
                                                       : 
                                                      (((1U 
                                                         == 
                                                         (4U 
                                                          | (0x10U 
                                                             & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                << 4U)))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                        ? 
                                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                        >> 0x11U)
                                                        : 
                                                       (((1U 
                                                          == 
                                                          (5U 
                                                           | (0x10U 
                                                              & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                 << 4U)))) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                         ? 
                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                         >> 0x12U)
                                                         : 
                                                        (((1U 
                                                           == 
                                                           (6U 
                                                            | (0x10U 
                                                               & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                  << 4U)))) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                          ? 
                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                          >> 0x13U)
                                                          : 
                                                         (((1U 
                                                            == 
                                                            (7U 
                                                             | (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U)))) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                           ? 
                                                          (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                           >> 0x14U)
                                                           : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2648)))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo3000 = (1U 
                                                 & (((0U 
                                                      == 
                                                      (1U 
                                                       | (0x10U 
                                                          & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                             << 4U)))) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                     ? 
                                                    (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                     >> 0xeU)
                                                     : 
                                                    (((0U 
                                                       == 
                                                       (2U 
                                                        | (0x10U 
                                                           & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                              << 4U)))) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                      ? 
                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                      >> 0xfU)
                                                      : 
                                                     (((0U 
                                                        == 
                                                        (3U 
                                                         | (0x10U 
                                                            & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                               << 4U)))) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                       ? 
                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                       >> 0x10U)
                                                       : 
                                                      (((0U 
                                                         == 
                                                         (4U 
                                                          | (0x10U 
                                                             & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                << 4U)))) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                        ? 
                                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                        >> 0x11U)
                                                        : 
                                                       (((0U 
                                                          == 
                                                          (5U 
                                                           | (0x10U 
                                                              & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                 << 4U)))) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                         ? 
                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                         >> 0x12U)
                                                         : 
                                                        (((0U 
                                                           == 
                                                           (6U 
                                                            | (0x10U 
                                                               & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                  << 4U)))) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                          ? 
                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                          >> 0x13U)
                                                          : 
                                                         (((0U 
                                                            == 
                                                            (7U 
                                                             | (0x10U 
                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_rg_wrpacket_BITS_7_TO_6_EQ_0_THEN_v347_ETC___05Fq4) 
                                                                   << 4U)))) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_plic_rg_wrpacket_4917_BITS_51_TO_20_4918_U_ETC___05F_d16417))
                                                           ? 
                                                          (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_wr_data__DOT__data0_reg[0U] 
                                                           >> 0x14U)
                                                           : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT___dfoo2650)))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_aes_aes_aes___05Finitial_xor 
        = (((0U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__aes_aes_aes___05Fdr_rg_state)) 
            & (3U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__aes_aes_aes___05Frg_state))) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_aes_aes_aes___05Fkg_round_start)));
    __Vtemp4399[0U] = (IData)(((1U & ((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__dma_s_xactor_f_rd_addr__DOT__data0_reg 
                                               >> 0x11U)) 
                                      | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_IF_dma_dma_wr_read_addr_whas___05F2834_THEN_dma_ETC___05F_d82872)))
                                ? ((1U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__dma_s_xactor_f_rd_addr__DOT__data0_reg 
                                                  >> 0xfU)))
                                    ? ((1U & (IData)(
                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__dma_s_xactor_f_rd_addr__DOT__data0_reg 
                                                      >> 0xeU)))
                                        ? (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_IF_dma_dma_wr_read_addr_whas___05F2834_THEN_dma_ETC___05F_d82921)) 
                                            << 0x20U) 
                                           | (QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_IF_dma_dma_wr_read_addr_whas___05F2834_THEN_dma_ETC___05F_d82921)))
                                        : vlTOPp->mkTbSoc__DOT__soc__DOT__IF_IF_dma_dma_wr_read_addr_whas___05F2834_THEN_dma_ETC___05F_d82921)
                                    : ((1U & (IData)(
                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__dma_s_xactor_f_rd_addr__DOT__data0_reg 
                                                      >> 0xeU)))
                                        ? (((QData)((IData)(
                                                            (0xffffU 
                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_IF_dma_dma_wr_read_addr_whas___05F2834_THEN_dma_ETC___05F_d82921)))) 
                                            << 0x30U) 
                                           | (((QData)((IData)(
                                                               (0xffffU 
                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_IF_dma_dma_wr_read_addr_whas___05F2834_THEN_dma_ETC___05F_d82921)))) 
                                               << 0x20U) 
                                              | (((QData)((IData)(
                                                                  (0xffffU 
                                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_IF_dma_dma_wr_read_addr_whas___05F2834_THEN_dma_ETC___05F_d82921)))) 
                                                  << 0x10U) 
                                                 | (QData)((IData)(
                                                                   (0xffffU 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_IF_dma_dma_wr_read_addr_whas___05F2834_THEN_dma_ETC___05F_d82921)))))))
                                        : (((QData)((IData)(
                                                            (0xffU 
                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_IF_dma_dma_wr_read_addr_whas___05F2834_THEN_dma_ETC___05F_d82921)))) 
                                            << 0x38U) 
                                           | (((QData)((IData)(
                                                               (0xffU 
                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_IF_dma_dma_wr_read_addr_whas___05F2834_THEN_dma_ETC___05F_d82921)))) 
                                               << 0x30U) 
                                              | (((QData)((IData)(
                                                                  (0xffU 
                                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_IF_dma_dma_wr_read_addr_whas___05F2834_THEN_dma_ETC___05F_d82921)))) 
                                                  << 0x28U) 
                                                 | (((QData)((IData)(
                                                                     (0xffU 
                                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_IF_dma_dma_wr_read_addr_whas___05F2834_THEN_dma_ETC___05F_d82921)))) 
                                                     << 0x20U) 
                                                    | (((QData)((IData)(
                                                                        (0xffU 
                                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_IF_dma_dma_wr_read_addr_whas___05F2834_THEN_dma_ETC___05F_d82921)))) 
                                                        << 0x18U) 
                                                       | (((QData)((IData)(
                                                                           (0xffU 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_IF_dma_dma_wr_read_addr_whas___05F2834_THEN_dma_ETC___05F_d82921)))) 
                                                           << 0x10U) 
                                                          | (((QData)((IData)(
                                                                              (0xffU 
                                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_IF_dma_dma_wr_read_addr_whas___05F2834_THEN_dma_ETC___05F_d82921)))) 
                                                              << 8U) 
                                                             | (QData)((IData)(
                                                                               (0xffU 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_IF_dma_dma_wr_read_addr_whas___05F2834_THEN_dma_ETC___05F_d82921)))))))))))))
                                : 0ULL));
    __Vtemp4399[1U] = (IData)((((1U & ((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__dma_s_xactor_f_rd_addr__DOT__data0_reg 
                                                >> 0x11U)) 
                                       | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_IF_dma_dma_wr_read_addr_whas___05F2834_THEN_dma_ETC___05F_d82872)))
                                 ? ((1U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__dma_s_xactor_f_rd_addr__DOT__data0_reg 
                                                   >> 0xfU)))
                                     ? ((1U & (IData)(
                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__dma_s_xactor_f_rd_addr__DOT__data0_reg 
                                                       >> 0xeU)))
                                         ? (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_IF_dma_dma_wr_read_addr_whas___05F2834_THEN_dma_ETC___05F_d82921)) 
                                             << 0x20U) 
                                            | (QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_IF_dma_dma_wr_read_addr_whas___05F2834_THEN_dma_ETC___05F_d82921)))
                                         : vlTOPp->mkTbSoc__DOT__soc__DOT__IF_IF_dma_dma_wr_read_addr_whas___05F2834_THEN_dma_ETC___05F_d82921)
                                     : ((1U & (IData)(
                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__dma_s_xactor_f_rd_addr__DOT__data0_reg 
                                                       >> 0xeU)))
                                         ? (((QData)((IData)(
                                                             (0xffffU 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_IF_dma_dma_wr_read_addr_whas___05F2834_THEN_dma_ETC___05F_d82921)))) 
                                             << 0x30U) 
                                            | (((QData)((IData)(
                                                                (0xffffU 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_IF_dma_dma_wr_read_addr_whas___05F2834_THEN_dma_ETC___05F_d82921)))) 
                                                << 0x20U) 
                                               | (((QData)((IData)(
                                                                   (0xffffU 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_IF_dma_dma_wr_read_addr_whas___05F2834_THEN_dma_ETC___05F_d82921)))) 
                                                   << 0x10U) 
                                                  | (QData)((IData)(
                                                                    (0xffffU 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_IF_dma_dma_wr_read_addr_whas___05F2834_THEN_dma_ETC___05F_d82921)))))))
                                         : (((QData)((IData)(
                                                             (0xffU 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_IF_dma_dma_wr_read_addr_whas___05F2834_THEN_dma_ETC___05F_d82921)))) 
                                             << 0x38U) 
                                            | (((QData)((IData)(
                                                                (0xffU 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_IF_dma_dma_wr_read_addr_whas___05F2834_THEN_dma_ETC___05F_d82921)))) 
                                                << 0x30U) 
                                               | (((QData)((IData)(
                                                                   (0xffU 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_IF_dma_dma_wr_read_addr_whas___05F2834_THEN_dma_ETC___05F_d82921)))) 
                                                   << 0x28U) 
                                                  | (((QData)((IData)(
                                                                      (0xffU 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_IF_dma_dma_wr_read_addr_whas___05F2834_THEN_dma_ETC___05F_d82921)))) 
                                                      << 0x20U) 
                                                     | (((QData)((IData)(
                                                                         (0xffU 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_IF_dma_dma_wr_read_addr_whas___05F2834_THEN_dma_ETC___05F_d82921)))) 
                                                         << 0x18U) 
                                                        | (((QData)((IData)(
                                                                            (0xffU 
                                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_IF_dma_dma_wr_read_addr_whas___05F2834_THEN_dma_ETC___05F_d82921)))) 
                                                            << 0x10U) 
                                                           | (((QData)((IData)(
                                                                               (0xffU 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_IF_dma_dma_wr_read_addr_whas___05F2834_THEN_dma_ETC___05F_d82921)))) 
                                                               << 8U) 
                                                              | (QData)((IData)(
                                                                                (0xffU 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_IF_dma_dma_wr_read_addr_whas___05F2834_THEN_dma_ETC___05F_d82921)))))))))))))
                                 : 0ULL) >> 0x20U));
    if (((((~ (vlTOPp->mkTbSoc__DOT__soc__DOT__dma_dma_ff_read_resp_rv[2U] 
               >> 1U)) & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__MUX_dma_rg_rdburst_count_write_1___05FSEL_1)) 
          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__MUX_dma_rg_rdburst_count_write_1___05FSEL_1)) 
         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__MUX_dma_rg_rdburst_count_write_1___05FSEL_1))) {
        vlTOPp->mkTbSoc__DOT__soc__DOT__dma_dma_ff_read_resp_rv_port1___05Fread[0U] 
            = __Vtemp4399[0U];
        vlTOPp->mkTbSoc__DOT__soc__DOT__dma_dma_ff_read_resp_rv_port1___05Fread[1U] 
            = __Vtemp4399[1U];
        vlTOPp->mkTbSoc__DOT__soc__DOT__dma_dma_ff_read_resp_rv_port1___05Fread[2U] 
            = (2U | (1U & ((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__dma_s_xactor_f_rd_addr__DOT__data0_reg 
                                    >> 0x11U)) | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_IF_dma_dma_wr_read_addr_whas___05F2834_THEN_dma_ETC___05F_d82872))));
    } else {
        vlTOPp->mkTbSoc__DOT__soc__DOT__dma_dma_ff_read_resp_rv_port1___05Fread[0U] 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__dma_dma_ff_read_resp_rv[0U];
        vlTOPp->mkTbSoc__DOT__soc__DOT__dma_dma_ff_read_resp_rv_port1___05Fread[1U] 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__dma_dma_ff_read_resp_rv[1U];
        vlTOPp->mkTbSoc__DOT__soc__DOT__dma_dma_ff_read_resp_rv_port1___05Fread[2U] 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__dma_dma_ff_read_resp_rv[2U];
    }
    vlTOPp->mkTbSoc__DOT__soc__DOT__data___05Fh1880124 
        = ((vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh1880397 
            & (~ vlTOPp->mkTbSoc__DOT__soc__DOT__mask___05Fh1880121)) 
           | ((((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__dma_s_xactor_f_wr_data__DOT__data0_reg[2U])) 
                << 0x33U) | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__dma_s_xactor_f_wr_data__DOT__data0_reg[1U])) 
                              << 0x13U) | ((QData)((IData)(
                                                           vlTOPp->mkTbSoc__DOT__soc__DOT__dma_s_xactor_f_wr_data__DOT__data0_reg[0U])) 
                                           >> 0xdU))) 
              & vlTOPp->mkTbSoc__DOT__soc__DOT__mask___05Fh1880121));
    vlTOPp->mkTbSoc__DOT__soc__DOT__op5___05Fh497541 
        = (1U & (((((vlTOPp->mkTbSoc__DOT__soc__DOT__plic_plic_rg_total_priority 
                     >> 0x18U) | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__plic_plic_rg_total_priority_2459_BIT_23_2461_O_ETC___05F_d12467)) 
                   | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__plic_plic_rg_total_priority_2459_BIT_19_2468_O_ETC___05F_d12470)) 
                  | (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_plic_rg_total_priority 
                     >> 0x11U)) | (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_plic_rg_total_priority 
                                   >> 0x10U)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_dma_dma_rl_startWrite 
        = (((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__dma_dma_destAddrFs_0__DOT__empty_reg) 
                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__dma_dma_m_xactor_f_wr_data__DOT__full_reg)) 
               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__dma_dma_responseDataFs_0__DOT__empty_reg)) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__dma_dma_m_xactor_f_wr_addr__DOT__full_reg)) 
             & ((~ (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__dma_dma_destAddrFs_0__DOT__data0_reg 
                            >> 1U))) | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CASE_dma_dma_destAddrFs_0D_OUT_BIT_0_0_dma_dm_ETC___05Fq64))) 
            & (0U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__dma_dma_rg_burst_count))) 
           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__dma_dma_rg_finish_write_0_port1___05Fread));
    vlTOPp->mkTbSoc__DOT__soc__DOT__SEL_ARR_dma_dma_wr_peripheral_interrupt_whas___05F_ETC___05F_d83129 
        = (1U & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CASE_dma_dma_dma1_cselr_0_BIT_0_0_dma_dma_wr_p_ETC___05Fq63) 
                 | (vlTOPp->mkTbSoc__DOT__soc__DOT__dma_dma_dma_ccr_0 
                    >> 0xeU)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__SEL_ARR_dma_dma_wr_peripheral_interrupt_whas___05F_ETC___05F_d83138 
        = (1U & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CASE_dma_dma_dma1_cselr_1_BIT_0_0_dma_dma_wr_p_ETC___05Fq62) 
                 | (vlTOPp->mkTbSoc__DOT__soc__DOT__dma_dma_dma_ccr_1 
                    >> 0xeU)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__NOT_dma_dma_dma_ccr_2_read___05F2801_BIT_0_2802_31_ETC___05F_d83196 
        = (1U & ((((~ vlTOPp->mkTbSoc__DOT__soc__DOT__dma_dma_dma_ccr_2) 
                   | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__dma_dma_dma_isr_2) 
                      >> 1U)) | ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__SEL_ARR_dma_dma_wr_peripheral_interrupt_whas___05F_ETC___05F_d83145)) 
                                 & (~ (vlTOPp->mkTbSoc__DOT__soc__DOT__dma_dma_dma_ccr_2 
                                       >> 0xeU)))) 
                 | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__dma_dma_dma1_cselr_2)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__IF_dma_dma_dma_ccr_2_read___05F2801_BIT_0_2802_AND_ETC___05F_d83150 
        = ((1U & ((vlTOPp->mkTbSoc__DOT__soc__DOT__dma_dma_dma_ccr_2 
                   & (~ ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__dma_dma_dma_isr_2) 
                         >> 1U))) & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__SEL_ARR_dma_dma_wr_peripheral_interrupt_whas___05F_ETC___05F_d83145) 
                                     | (vlTOPp->mkTbSoc__DOT__soc__DOT__dma_dma_dma_ccr_2 
                                        >> 0xeU))))
            ? (3U & (vlTOPp->mkTbSoc__DOT__soc__DOT__dma_dma_dma_ccr_2 
                     >> 0xcU)) : 0U);
    if (vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_cclass_handle_dmem_nc_read_response) {
        vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_dmem__DOT__dcache__DOT__ff_nc_read_response_rv_port1___05Fread[0U] 
            = ((0xfffffffeU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_wr_io_read_response_wget[1U] 
                                << 0x1dU) | (0x1ffffffeU 
                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_wr_io_read_response_wget[0U] 
                                                >> 3U)))) 
               | (0U != (3U & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_wr_io_read_response_wget[2U] 
                               >> 5U))));
        vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_dmem__DOT__dcache__DOT__ff_nc_read_response_rv_port1___05Fread[1U] 
            = ((1U & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_wr_io_read_response_wget[1U] 
                      >> 3U)) | (0xfffffffeU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_wr_io_read_response_wget[2U] 
                                                 << 0x1dU) 
                                                | (0x1ffffffeU 
                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_wr_io_read_response_wget[1U] 
                                                      >> 3U)))));
        vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_dmem__DOT__dcache__DOT__ff_nc_read_response_rv_port1___05Fread[2U] 
            = (4U | ((1U & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_wr_io_read_response_wget[2U] 
                            >> 3U)) | (2U & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_wr_io_read_response_wget[2U] 
                                             >> 3U))));
    } else {
        vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_dmem__DOT__dcache__DOT__ff_nc_read_response_rv_port1___05Fread[0U] 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_dmem__DOT__dcache__DOT__ff_nc_read_response_rv[0U];
        vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_dmem__DOT__dcache__DOT__ff_nc_read_response_rv_port1___05Fread[1U] 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_dmem__DOT__dcache__DOT__ff_nc_read_response_rv[1U];
        vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_dmem__DOT__dcache__DOT__ff_nc_read_response_rv_port1___05Fread[2U] 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_dmem__DOT__dcache__DOT__ff_nc_read_response_rv[2U];
    }
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_imem__DOT__icache__DOT__ff_nc_read_response_rv_port1___05Fread 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_cclass_handle_imem_nc_read_response)
            ? (0x400000000ULL | ((0x3fffffffeULL & 
                                  (((QData)((IData)(
                                                    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_wr_io_read_response_wget[2U])) 
                                    << 0x3dU) | (((QData)((IData)(
                                                                  vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_wr_io_read_response_wget[1U])) 
                                                  << 0x1dU) 
                                                 | (0x1ffffffffffffffeULL 
                                                    & ((QData)((IData)(
                                                                       vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_wr_io_read_response_wget[0U])) 
                                                       >> 3U))))) 
                                 | (QData)((IData)(
                                                   (0U 
                                                    != 
                                                    (3U 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_wr_io_read_response_wget[2U] 
                                                        >> 5U)))))))
            : vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_imem__DOT__icache__DOT__ff_nc_read_response_rv);
    vlTOPp->mkTbSoc__DOT__soc__DOT__temp___05Fh762941 
        = ((0x20d1000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_rd_addr__DOT__data0_reg 
                                  >> 0x14U))) ? (QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh763931))
            : ((0x20d2000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_rd_addr__DOT__data0_reg 
                                      >> 0x14U))) ? 
               ((0U == (3U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_rd_addr__DOT__data0_reg 
                                      >> 0xeU)))) ? vlTOPp->mkTbSoc__DOT__soc__DOT___theResult___05F___05F_3_fst___05Fh764016
                 : ((1U == (3U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_rd_addr__DOT__data0_reg 
                                          >> 0xeU))))
                     ? vlTOPp->mkTbSoc__DOT__soc__DOT___theResult___05F___05F_3_fst___05Fh765437
                     : 0ULL)) : ((0x20d3000U > (IData)(
                                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_rd_addr__DOT__data0_reg 
                                                        >> 0x14U)))
                                  ? ((0U == (3U & (IData)(
                                                          (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_rd_addr__DOT__data0_reg 
                                                           >> 0xeU))))
                                      ? vlTOPp->mkTbSoc__DOT__soc__DOT___theResult___05F___05F_3_fst___05Fh768543
                                      : ((1U == (3U 
                                                 & (IData)(
                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_rd_addr__DOT__data0_reg 
                                                            >> 0xeU))))
                                          ? vlTOPp->mkTbSoc__DOT__soc__DOT___theResult___05F___05F_2_fst___05Fh768256
                                          : 0ULL)) : 
                                 ((0x20e0000U == (IData)(
                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_rd_addr__DOT__data0_reg 
                                                          >> 0x14U)))
                                   ? (QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__plic_plic_rg_priority_threshold))
                                   : ((0x20e0010U == (IData)(
                                                             (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_s_xactor_f_rd_addr__DOT__data0_reg 
                                                              >> 0x14U)))
                                       ? (QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__plic_plic_rg_interrupt_id))
                                       : 0ULL)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__temp___05Fh773223 
        = ((0x20d1000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_rdpacket 
                                  >> 0x14U))) ? (QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__x___05Fh774268))
            : ((0x20d2000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_rdpacket 
                                      >> 0x14U))) ? 
               ((0U == (3U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_rdpacket 
                                      >> 0xeU)))) ? vlTOPp->mkTbSoc__DOT__soc__DOT___theResult___05F___05F_3_fst___05Fh774350
                 : ((1U == (3U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_rdpacket 
                                          >> 0xeU))))
                     ? vlTOPp->mkTbSoc__DOT__soc__DOT___theResult___05F___05F_3_fst___05Fh775768
                     : 0ULL)) : ((0x20d3000U > (IData)(
                                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_rdpacket 
                                                        >> 0x14U)))
                                  ? ((0U == (3U & (IData)(
                                                          (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_rdpacket 
                                                           >> 0xeU))))
                                      ? vlTOPp->mkTbSoc__DOT__soc__DOT___theResult___05F___05F_3_fst___05Fh778862
                                      : ((1U == (3U 
                                                 & (IData)(
                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_rdpacket 
                                                            >> 0xeU))))
                                          ? vlTOPp->mkTbSoc__DOT__soc__DOT___theResult___05F___05F_2_fst___05Fh778578
                                          : 0ULL)) : 
                                 ((0x20e0000U == (IData)(
                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_rdpacket 
                                                          >> 0x14U)))
                                   ? (QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__plic_plic_rg_priority_threshold))
                                   : ((0x20e0010U == (IData)(
                                                             (vlTOPp->mkTbSoc__DOT__soc__DOT__plic_rg_rdpacket 
                                                              >> 0x14U)))
                                       ? (QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__plic_plic_rg_interrupt_id))
                                       : 0ULL)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_plic_rg_ip_1_port1___05Fread___05F2177_AND_pli_ETC___05F_d12187 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__plic_plic_rg_ip_1_port1___05Fread) 
            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__plic_plic_rg_ie_1))
            ? ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_plic_rg_ip_0_port1___05Fread___05F2180_AND_pli_ETC___05F_d12184) 
               | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__plic_plic_rg_priority_low_1))
            : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__IF_plic_plic_rg_ip_0_port1___05Fread___05F2180_AND_pli_ETC___05F_d12184));
    __Vtemp4409[0U] = ((0xffffffe0U & ((IData)(((8U 
                                                 == 
                                                 (0xfU 
                                                  & (IData)(
                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__uart_s_xactor_f_rd_addr__DOT__data0_reg 
                                                             >> 0x14U))))
                                                 ? vlTOPp->mkTbSoc__DOT__soc__DOT__a___05Fh296224
                                                 : 
                                                ((0xcU 
                                                  == 
                                                  (0xfU 
                                                   & (IData)(
                                                             (vlTOPp->mkTbSoc__DOT__soc__DOT__uart_s_xactor_f_rd_addr__DOT__data0_reg 
                                                              >> 0x14U))))
                                                  ? vlTOPp->mkTbSoc__DOT__soc__DOT__a___05Fh296218
                                                  : 
                                                 (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__uart_user_ifc_baud_value)) 
                                                   << 0x30U) 
                                                  | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__uart_user_ifc_baud_value)) 
                                                      << 0x20U) 
                                                     | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__uart_user_ifc_baud_value)) 
                                                         << 0x10U) 
                                                        | (QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__uart_user_ifc_baud_value)))))))) 
                                       << 5U)) | ((
                                                   (0U 
                                                    == 
                                                    (0xffU 
                                                     & (IData)(
                                                               (vlTOPp->mkTbSoc__DOT__soc__DOT__uart_s_xactor_f_rd_addr__DOT__data0_reg 
                                                                >> 6U)))) 
                                                   << 4U) 
                                                  | (0xfU 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__uart_s_xactor_f_rd_addr__DOT__data0_reg))));
    __Vtemp4409[1U] = ((0x1fU & ((IData)(((8U == (0xfU 
                                                  & (IData)(
                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__uart_s_xactor_f_rd_addr__DOT__data0_reg 
                                                             >> 0x14U))))
                                           ? vlTOPp->mkTbSoc__DOT__soc__DOT__a___05Fh296224
                                           : ((0xcU 
                                               == (0xfU 
                                                   & (IData)(
                                                             (vlTOPp->mkTbSoc__DOT__soc__DOT__uart_s_xactor_f_rd_addr__DOT__data0_reg 
                                                              >> 0x14U))))
                                               ? vlTOPp->mkTbSoc__DOT__soc__DOT__a___05Fh296218
                                               : (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__uart_user_ifc_baud_value)) 
                                                   << 0x30U) 
                                                  | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__uart_user_ifc_baud_value)) 
                                                      << 0x20U) 
                                                     | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__uart_user_ifc_baud_value)) 
                                                         << 0x10U) 
                                                        | (QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__uart_user_ifc_baud_value)))))))) 
                                 >> 0x1bU)) | (0xffffffe0U 
                                               & ((IData)(
                                                          (((8U 
                                                             == 
                                                             (0xfU 
                                                              & (IData)(
                                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__uart_s_xactor_f_rd_addr__DOT__data0_reg 
                                                                         >> 0x14U))))
                                                             ? vlTOPp->mkTbSoc__DOT__soc__DOT__a___05Fh296224
                                                             : 
                                                            ((0xcU 
                                                              == 
                                                              (0xfU 
                                                               & (IData)(
                                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__uart_s_xactor_f_rd_addr__DOT__data0_reg 
                                                                          >> 0x14U))))
                                                              ? vlTOPp->mkTbSoc__DOT__soc__DOT__a___05Fh296218
                                                              : 
                                                             (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__uart_user_ifc_baud_value)) 
                                                               << 0x30U) 
                                                              | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__uart_user_ifc_baud_value)) 
                                                                  << 0x20U) 
                                                                 | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__uart_user_ifc_baud_value)) 
                                                                     << 0x10U) 
                                                                    | (QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__uart_user_ifc_baud_value))))))) 
                                                           >> 0x20U)) 
                                                  << 5U)));
    __Vtemp4410[2U] = ((0xffffffe0U & (((((0U == (0xfU 
                                                  & (IData)(
                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__uart_s_xactor_f_rd_addr__DOT__data0_reg 
                                                             >> 0x14U)))) 
                                          | (8U == 
                                             (0xfU 
                                              & (IData)(
                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__uart_s_xactor_f_rd_addr__DOT__data0_reg 
                                                         >> 0x14U))))) 
                                         | (0xcU == 
                                            (0xfU & (IData)(
                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__uart_s_xactor_f_rd_addr__DOT__data0_reg 
                                                             >> 0x14U)))))
                                         ? 0U : 2U) 
                                       << 5U)) | (0x1fU 
                                                  & ((IData)(
                                                             (((8U 
                                                                == 
                                                                (0xfU 
                                                                 & (IData)(
                                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__uart_s_xactor_f_rd_addr__DOT__data0_reg 
                                                                            >> 0x14U))))
                                                                ? vlTOPp->mkTbSoc__DOT__soc__DOT__a___05Fh296224
                                                                : 
                                                               ((0xcU 
                                                                 == 
                                                                 (0xfU 
                                                                  & (IData)(
                                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__uart_s_xactor_f_rd_addr__DOT__data0_reg 
                                                                             >> 0x14U))))
                                                                 ? vlTOPp->mkTbSoc__DOT__soc__DOT__a___05Fh296218
                                                                 : 
                                                                (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__uart_user_ifc_baud_value)) 
                                                                  << 0x30U) 
                                                                 | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__uart_user_ifc_baud_value)) 
                                                                     << 0x20U) 
                                                                    | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__uart_user_ifc_baud_value)) 
                                                                        << 0x10U) 
                                                                       | (QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__uart_user_ifc_baud_value))))))) 
                                                              >> 0x20U)) 
                                                     >> 0x1bU)));
    __Vtemp4411[0U] = ((0xffffffe0U & ((IData)(((8U 
                                                 == 
                                                 (0xfU 
                                                  & (IData)(
                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__uart_rg_rdpacket 
                                                             >> 0x14U))))
                                                 ? vlTOPp->mkTbSoc__DOT__soc__DOT__a___05Fh296224
                                                 : 
                                                ((0xcU 
                                                  == 
                                                  (0xfU 
                                                   & (IData)(
                                                             (vlTOPp->mkTbSoc__DOT__soc__DOT__uart_rg_rdpacket 
                                                              >> 0x14U))))
                                                  ? vlTOPp->mkTbSoc__DOT__soc__DOT__a___05Fh296218
                                                  : 
                                                 (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__uart_user_ifc_baud_value)) 
                                                   << 0x30U) 
                                                  | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__uart_user_ifc_baud_value)) 
                                                      << 0x20U) 
                                                     | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__uart_user_ifc_baud_value)) 
                                                         << 0x10U) 
                                                        | (QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__uart_user_ifc_baud_value)))))))) 
                                       << 5U)) | ((
                                                   ((0xffU 
                                                     & (IData)(
                                                               (vlTOPp->mkTbSoc__DOT__soc__DOT__uart_rg_rdpacket 
                                                                >> 6U))) 
                                                    == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__uart_rg_rdburst_count)) 
                                                   << 4U) 
                                                  | (0xfU 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__uart_rg_rdpacket))));
    __Vtemp4411[1U] = ((0x1fU & ((IData)(((8U == (0xfU 
                                                  & (IData)(
                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__uart_rg_rdpacket 
                                                             >> 0x14U))))
                                           ? vlTOPp->mkTbSoc__DOT__soc__DOT__a___05Fh296224
                                           : ((0xcU 
                                               == (0xfU 
                                                   & (IData)(
                                                             (vlTOPp->mkTbSoc__DOT__soc__DOT__uart_rg_rdpacket 
                                                              >> 0x14U))))
                                               ? vlTOPp->mkTbSoc__DOT__soc__DOT__a___05Fh296218
                                               : (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__uart_user_ifc_baud_value)) 
                                                   << 0x30U) 
                                                  | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__uart_user_ifc_baud_value)) 
                                                      << 0x20U) 
                                                     | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__uart_user_ifc_baud_value)) 
                                                         << 0x10U) 
                                                        | (QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__uart_user_ifc_baud_value)))))))) 
                                 >> 0x1bU)) | (0xffffffe0U 
                                               & ((IData)(
                                                          (((8U 
                                                             == 
                                                             (0xfU 
                                                              & (IData)(
                                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__uart_rg_rdpacket 
                                                                         >> 0x14U))))
                                                             ? vlTOPp->mkTbSoc__DOT__soc__DOT__a___05Fh296224
                                                             : 
                                                            ((0xcU 
                                                              == 
                                                              (0xfU 
                                                               & (IData)(
                                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__uart_rg_rdpacket 
                                                                          >> 0x14U))))
                                                              ? vlTOPp->mkTbSoc__DOT__soc__DOT__a___05Fh296218
                                                              : 
                                                             (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__uart_user_ifc_baud_value)) 
                                                               << 0x30U) 
                                                              | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__uart_user_ifc_baud_value)) 
                                                                  << 0x20U) 
                                                                 | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__uart_user_ifc_baud_value)) 
                                                                     << 0x10U) 
                                                                    | (QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__uart_user_ifc_baud_value))))))) 
                                                           >> 0x20U)) 
                                                  << 5U)));
    __Vtemp4412[2U] = ((0xffffffe0U & (((((8U == (0xfU 
                                                  & (IData)(
                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__uart_rg_rdpacket 
                                                             >> 0x14U)))) 
                                          & (0U == 
                                             (3U & (IData)(
                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__uart_rg_rdpacket 
                                                            >> 0xeU))))) 
                                         & (0U == (3U 
                                                   & (IData)(
                                                             (vlTOPp->mkTbSoc__DOT__soc__DOT__uart_rg_rdpacket 
                                                              >> 4U)))))
                                         ? 0U : 2U) 
                                       << 5U)) | (0x1fU 
                                                  & ((IData)(
                                                             (((8U 
                                                                == 
                                                                (0xfU 
                                                                 & (IData)(
                                                                           (vlTOPp->mkTbSoc__DOT__soc__DOT__uart_rg_rdpacket 
                                                                            >> 0x14U))))
                                                                ? vlTOPp->mkTbSoc__DOT__soc__DOT__a___05Fh296224
                                                                : 
                                                               ((0xcU 
                                                                 == 
                                                                 (0xfU 
                                                                  & (IData)(
                                                                            (vlTOPp->mkTbSoc__DOT__soc__DOT__uart_rg_rdpacket 
                                                                             >> 0x14U))))
                                                                 ? vlTOPp->mkTbSoc__DOT__soc__DOT__a___05Fh296218
                                                                 : 
                                                                (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__uart_user_ifc_baud_value)) 
                                                                  << 0x30U) 
                                                                 | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__uart_user_ifc_baud_value)) 
                                                                     << 0x20U) 
                                                                    | (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__uart_user_ifc_baud_value)) 
                                                                        << 0x10U) 
                                                                       | (QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__uart_user_ifc_baud_value))))))) 
                                                              >> 0x20U)) 
                                                     >> 0x1bU)));
    if (vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_uart_capture_read_request) {
        vlTOPp->mkTbSoc__DOT__soc__DOT__uart_s_xactor_f_rd_data_D_IN[0U] 
            = __Vtemp4409[0U];
        vlTOPp->mkTbSoc__DOT__soc__DOT__uart_s_xactor_f_rd_data_D_IN[1U] 
            = __Vtemp4409[1U];
        vlTOPp->mkTbSoc__DOT__soc__DOT__uart_s_xactor_f_rd_data_D_IN[2U] 
            = __Vtemp4410[2U];
    } else {
        vlTOPp->mkTbSoc__DOT__soc__DOT__uart_s_xactor_f_rd_data_D_IN[0U] 
            = __Vtemp4411[0U];
        vlTOPp->mkTbSoc__DOT__soc__DOT__uart_s_xactor_f_rd_data_D_IN[1U] 
            = __Vtemp4411[1U];
        vlTOPp->mkTbSoc__DOT__soc__DOT__uart_s_xactor_f_rd_data_D_IN[2U] 
            = __Vtemp4412[2U];
    }
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d6858 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                >> 1U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                              >> 1U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                               >> 1U)) 
                                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                 >> 1U))) 
                                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                  >> 1U)) 
                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                    >> 1U))) 
                                             | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                     >> 1U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                       >> 1U))) 
                                                | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d6850)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__hit_entry_target___05Fh42437 
        = (((QData)((IData)((((0x80000000U & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                << 0x1fU) 
                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[2U] 
                                                  << 0x1cU)) 
                                              | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                  << 0x1fU) 
                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[2U] 
                                                    << 0x1cU)))) 
                              | ((0x80000000U & (((
                                                   ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                   << 0x1fU) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[2U] 
                                                     << 0x1cU)) 
                                                 | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                     << 0x1fU) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[2U] 
                                                       << 0x1cU)))) 
                                 | ((0x80000000U & 
                                     (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                        << 0x1fU) & 
                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[2U] 
                                        << 0x1cU)) 
                                      | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                          << 0x1fU) 
                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[2U] 
                                            << 0x1cU)))) 
                                    | ((0x80000000U 
                                        & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                             << 0x1fU) 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[2U] 
                                               << 0x1cU)) 
                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                               << 0x1fU) 
                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[2U] 
                                                 << 0x1cU)))) 
                                       | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d333) 
                                          << 0x1fU))))) 
                             | (((0xc0000000U & (((
                                                   ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                   << 0x1eU) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[2U] 
                                                     << 0x1cU)) 
                                                 | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                     << 0x1eU) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[2U] 
                                                       << 0x1cU)))) 
                                 | ((0xc0000000U & 
                                     (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                        << 0x1eU) & 
                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[2U] 
                                        << 0x1cU)) 
                                      | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                          << 0x1eU) 
                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[2U] 
                                            << 0x1cU)))) 
                                    | ((0xc0000000U 
                                        & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                             << 0x1eU) 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[2U] 
                                               << 0x1cU)) 
                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                               << 0x1eU) 
                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[2U] 
                                                 << 0x1cU)))) 
                                       | ((0xc0000000U 
                                           & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                << 0x1eU) 
                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[2U] 
                                                  << 0x1cU)) 
                                              | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                  << 0x1eU) 
                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[2U] 
                                                    << 0x1cU)))) 
                                          | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d428) 
                                             << 0x1eU))))) 
                                | (((0xe0000000U & 
                                     (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                        << 0x1dU) & 
                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[2U] 
                                        << 0x1cU)) 
                                      | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                          << 0x1dU) 
                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[2U] 
                                            << 0x1cU)))) 
                                    | ((0xe0000000U 
                                        & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                             << 0x1dU) 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[2U] 
                                               << 0x1cU)) 
                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                               << 0x1dU) 
                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[2U] 
                                                 << 0x1cU)))) 
                                       | ((0xe0000000U 
                                           & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                << 0x1dU) 
                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[2U] 
                                                  << 0x1cU)) 
                                              | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                  << 0x1dU) 
                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[2U] 
                                                    << 0x1cU)))) 
                                          | ((0xe0000000U 
                                              & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                   << 0x1dU) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[2U] 
                                                     << 0x1cU)) 
                                                 | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                     << 0x1dU) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[2U] 
                                                       << 0x1cU)))) 
                                             | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d524) 
                                                << 0x1dU))))) 
                                   | (((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                          & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[2U]) 
                                         | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                            & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[2U])) 
                                        | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                             & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[2U]) 
                                            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                               & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[2U])) 
                                           | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[2U]) 
                                               | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                  & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[2U])) 
                                              | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                   & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[2U]) 
                                                  | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                     & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[2U])) 
                                                 | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d619))))) 
                                       << 0x1cU) | 
                                      (((0x8000000U 
                                         & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                              << 0x1bU) 
                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                >> 4U)) 
                                            | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                << 0x1bU) 
                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                  >> 4U)))) 
                                        | ((0x8000000U 
                                            & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                 << 0x1bU) 
                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                   >> 4U)) 
                                               | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                   << 0x1bU) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                     >> 4U)))) 
                                           | ((0x8000000U 
                                               & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                    << 0x1bU) 
                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                      >> 4U)) 
                                                  | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                      << 0x1bU) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                        >> 4U)))) 
                                              | ((0x8000000U 
                                                  & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                       << 0x1bU) 
                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                         >> 4U)) 
                                                     | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                         << 0x1bU) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                           >> 4U)))) 
                                                 | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d715) 
                                                    << 0x1bU))))) 
                                       | (((0xc000000U 
                                            & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                 << 0x1aU) 
                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                   >> 4U)) 
                                               | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                   << 0x1aU) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                     >> 4U)))) 
                                           | ((0xc000000U 
                                               & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                    << 0x1aU) 
                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                      >> 4U)) 
                                                  | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                      << 0x1aU) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                        >> 4U)))) 
                                              | ((0xc000000U 
                                                  & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                       << 0x1aU) 
                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                         >> 4U)) 
                                                     | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                         << 0x1aU) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                           >> 4U)))) 
                                                 | ((0xc000000U 
                                                     & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                          << 0x1aU) 
                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                            >> 4U)) 
                                                        | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                            << 0x1aU) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                              >> 4U)))) 
                                                    | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d810) 
                                                       << 0x1aU))))) 
                                          | (((0xe000000U 
                                               & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                    << 0x19U) 
                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                      >> 4U)) 
                                                  | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                      << 0x19U) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                        >> 4U)))) 
                                              | ((0xe000000U 
                                                  & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                       << 0x19U) 
                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                         >> 4U)) 
                                                     | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                         << 0x19U) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                           >> 4U)))) 
                                                 | ((0xe000000U 
                                                     & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                          << 0x19U) 
                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                            >> 4U)) 
                                                        | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                            << 0x19U) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                              >> 4U)))) 
                                                    | ((0xe000000U 
                                                        & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                             << 0x19U) 
                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                               >> 4U)) 
                                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                               << 0x19U) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                 >> 4U)))) 
                                                       | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d906) 
                                                          << 0x19U))))) 
                                             | (((0xf000000U 
                                                  & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                       << 0x18U) 
                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                         >> 4U)) 
                                                     | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                         << 0x18U) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                           >> 4U)))) 
                                                 | ((0xf000000U 
                                                     & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                          << 0x18U) 
                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                            >> 4U)) 
                                                        | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                            << 0x18U) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                              >> 4U)))) 
                                                    | ((0xf000000U 
                                                        & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                             << 0x18U) 
                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                               >> 4U)) 
                                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                               << 0x18U) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                 >> 4U)))) 
                                                       | ((0xf000000U 
                                                           & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                << 0x18U) 
                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                  >> 4U)) 
                                                              | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                  << 0x18U) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                    >> 4U)))) 
                                                          | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d1001) 
                                                             << 0x18U))))) 
                                                | (((0xf800000U 
                                                     & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                          << 0x17U) 
                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                            >> 4U)) 
                                                        | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                            << 0x17U) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                              >> 4U)))) 
                                                    | ((0xf800000U 
                                                        & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                             << 0x17U) 
                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                               >> 4U)) 
                                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                               << 0x17U) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                 >> 4U)))) 
                                                       | ((0xf800000U 
                                                           & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                << 0x17U) 
                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                  >> 4U)) 
                                                              | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                  << 0x17U) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                    >> 4U)))) 
                                                          | ((0xf800000U 
                                                              & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                   << 0x17U) 
                                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                     >> 4U)) 
                                                                 | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                     << 0x17U) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                       >> 4U)))) 
                                                             | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d1097) 
                                                                << 0x17U))))) 
                                                   | (((0xfc00000U 
                                                        & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                             << 0x16U) 
                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                               >> 4U)) 
                                                           | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                               << 0x16U) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                 >> 4U)))) 
                                                       | ((0xfc00000U 
                                                           & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                << 0x16U) 
                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                  >> 4U)) 
                                                              | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                  << 0x16U) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                    >> 4U)))) 
                                                          | ((0xfc00000U 
                                                              & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                   << 0x16U) 
                                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                     >> 4U)) 
                                                                 | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                     << 0x16U) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                       >> 4U)))) 
                                                             | ((0xfc00000U 
                                                                 & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                      << 0x16U) 
                                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                        >> 4U)) 
                                                                    | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                        << 0x16U) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                          >> 4U)))) 
                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d1192) 
                                                                   << 0x16U))))) 
                                                      | (((0xfe00000U 
                                                           & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                << 0x15U) 
                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                  >> 4U)) 
                                                              | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                  << 0x15U) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                    >> 4U)))) 
                                                          | ((0xfe00000U 
                                                              & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                   << 0x15U) 
                                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                     >> 4U)) 
                                                                 | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                     << 0x15U) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                       >> 4U)))) 
                                                             | ((0xfe00000U 
                                                                 & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                      << 0x15U) 
                                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                        >> 4U)) 
                                                                    | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                        << 0x15U) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                          >> 4U)))) 
                                                                | ((0xfe00000U 
                                                                    & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                         << 0x15U) 
                                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                           >> 4U)) 
                                                                       | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                           << 0x15U) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                             >> 4U)))) 
                                                                   | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d1288) 
                                                                      << 0x15U))))) 
                                                         | (((0xff00000U 
                                                              & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                   << 0x14U) 
                                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                     >> 4U)) 
                                                                 | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                     << 0x14U) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                       >> 4U)))) 
                                                             | ((0xff00000U 
                                                                 & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                      << 0x14U) 
                                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                        >> 4U)) 
                                                                    | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                        << 0x14U) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                          >> 4U)))) 
                                                                | ((0xff00000U 
                                                                    & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                         << 0x14U) 
                                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                           >> 4U)) 
                                                                       | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                           << 0x14U) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                             >> 4U)))) 
                                                                   | ((0xff00000U 
                                                                       & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                            << 0x14U) 
                                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                              >> 4U)) 
                                                                          | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                              << 0x14U) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                                >> 4U)))) 
                                                                      | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d1383) 
                                                                         << 0x14U))))) 
                                                            | (((0xff80000U 
                                                                 & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                      << 0x13U) 
                                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                        >> 4U)) 
                                                                    | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                        << 0x13U) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                          >> 4U)))) 
                                                                | ((0xff80000U 
                                                                    & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                         << 0x13U) 
                                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                           >> 4U)) 
                                                                       | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                           << 0x13U) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                             >> 4U)))) 
                                                                   | ((0xff80000U 
                                                                       & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                            << 0x13U) 
                                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                              >> 4U)) 
                                                                          | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                              << 0x13U) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                                >> 4U)))) 
                                                                      | ((0xff80000U 
                                                                          & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                               << 0x13U) 
                                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                                >> 4U)) 
                                                                             | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0x13U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                                >> 4U)))) 
                                                                         | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d1479) 
                                                                            << 0x13U))))) 
                                                               | (((0xffc0000U 
                                                                    & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                         << 0x12U) 
                                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                           >> 4U)) 
                                                                       | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                           << 0x12U) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                             >> 4U)))) 
                                                                   | ((0xffc0000U 
                                                                       & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                            << 0x12U) 
                                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                              >> 4U)) 
                                                                          | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                              << 0x12U) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                                >> 4U)))) 
                                                                      | ((0xffc0000U 
                                                                          & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                               << 0x12U) 
                                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                                >> 4U)) 
                                                                             | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0x12U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                                >> 4U)))) 
                                                                         | ((0xffc0000U 
                                                                             & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0x12U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0x12U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                                >> 4U)))) 
                                                                            | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d1574) 
                                                                               << 0x12U))))) 
                                                                  | (((0xffe0000U 
                                                                       & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                            << 0x11U) 
                                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                              >> 4U)) 
                                                                          | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                              << 0x11U) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                                >> 4U)))) 
                                                                      | ((0xffe0000U 
                                                                          & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                               << 0x11U) 
                                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                                >> 4U)) 
                                                                             | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 0x11U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                                >> 4U)))) 
                                                                         | ((0xffe0000U 
                                                                             & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 0x11U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0x11U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                                >> 4U)))) 
                                                                            | ((0xffe0000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0x11U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0x11U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                                >> 4U)))) 
                                                                               | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d1670) 
                                                                                << 0x11U))))) 
                                                                     | (((0xfff0000U 
                                                                          & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                               << 0x10U) 
                                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                                >> 4U)) 
                                                                             | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 0x10U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                                >> 4U)))) 
                                                                         | ((0xfff0000U 
                                                                             & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 0x10U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 0x10U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                                >> 4U)))) 
                                                                            | ((0xfff0000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 0x10U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0x10U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                                >> 4U)))) 
                                                                               | ((0xfff0000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0x10U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0x10U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d1765) 
                                                                                << 0x10U))))) 
                                                                        | (((0xfff8000U 
                                                                             & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 0xfU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 0xfU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                                >> 4U)))) 
                                                                            | ((0xfff8000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 0xfU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 0xfU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                                >> 4U)))) 
                                                                               | ((0xfff8000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 0xfU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0xfU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfff8000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0xfU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0xfU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d1861) 
                                                                                << 0xfU))))) 
                                                                           | (((0xfffc000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 0xeU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 0xeU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                                >> 4U)))) 
                                                                               | ((0xfffc000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 0xeU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 0xeU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffc000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 0xeU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0xeU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffc000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0xeU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0xeU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d1956) 
                                                                                << 0xeU))))) 
                                                                              | (((0xfffe000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 0xdU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 0xdU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffe000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 0xdU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 0xdU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffe000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 0xdU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0xdU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffe000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0xdU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0xdU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d2052) 
                                                                                << 0xdU))))) 
                                                                                | (((0xffff000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 0xcU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 0xcU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffff000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 0xcU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 0xcU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffff000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 0xcU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0xcU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffff000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0xcU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0xcU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d2147) 
                                                                                << 0xcU))))) 
                                                                                | (((0xffff800U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 0xbU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 0xbU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffff800U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 0xbU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 0xbU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffff800U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 0xbU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0xbU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffff800U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0xbU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0xbU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d2243) 
                                                                                << 0xbU))))) 
                                                                                | (((0xffffc00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 0xaU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 0xaU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffc00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 0xaU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 0xaU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffc00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 0xaU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0xaU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffc00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0xaU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0xaU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d2338) 
                                                                                << 0xaU))))) 
                                                                                | (((0xffffe00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 9U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 9U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffe00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 9U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 9U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffe00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 9U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 9U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffe00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 9U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 9U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d2434) 
                                                                                << 9U))))) 
                                                                                | (((0xfffff00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 8U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 8U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffff00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 8U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 8U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffff00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 8U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 8U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffff00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 8U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 8U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d2529) 
                                                                                << 8U))))) 
                                                                                | (((0xfffff80U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 7U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 7U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffff80U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 7U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 7U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffff80U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 7U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 7U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffff80U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 7U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 7U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d2625) 
                                                                                << 7U))))) 
                                                                                | (((0xfffffc0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 6U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 6U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffffc0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 6U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 6U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffffc0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 6U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 6U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffffc0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 6U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 6U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d2720) 
                                                                                << 6U))))) 
                                                                                | (((0xfffffe0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 5U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 5U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffffe0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 5U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 5U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffffe0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 5U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 5U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffffe0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 5U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 5U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d2816) 
                                                                                << 5U))))) 
                                                                                | (((0xffffff0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 4U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 4U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffff0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 4U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 4U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffff0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 4U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 4U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffff0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 4U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 4U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d2911) 
                                                                                << 4U))))) 
                                                                                | (((0xffffff8U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 3U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 3U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffff8U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 3U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 3U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffff8U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 3U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 3U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffff8U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 3U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 3U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d3007) 
                                                                                << 3U))))) 
                                                                                | (((0xffffffcU 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 2U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 2U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffffcU 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 2U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 2U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffffcU 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 2U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 2U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffffcU 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 2U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 2U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d3102) 
                                                                                << 2U))))) 
                                                                                | (((0xffffffeU 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 1U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 1U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffffeU 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 1U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 1U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffffeU 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 1U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 1U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffffeU 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 1U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 1U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d3198) 
                                                                                << 1U))))) 
                                                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                                                >> 4U)) 
                                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                                                >> 4U))) 
                                                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                                                >> 4U)) 
                                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                                                >> 4U))) 
                                                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                                                >> 4U)) 
                                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                                >> 4U))) 
                                                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                                >> 4U)) 
                                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                                >> 4U))) 
                                                                                | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d3293)))))))))))))))))))))))))))))))))))))) 
            << 0x20U) | (QData)((IData)((((0x80000000U 
                                           & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                << 0x1fU) 
                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                  << 0x1cU)) 
                                              | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                  << 0x1fU) 
                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                    << 0x1cU)))) 
                                          | ((0x80000000U 
                                              & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                   << 0x1fU) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                     << 0x1cU)) 
                                                 | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                     << 0x1fU) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                       << 0x1cU)))) 
                                             | ((0x80000000U 
                                                 & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                      << 0x1fU) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                        << 0x1cU)) 
                                                    | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                        << 0x1fU) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                          << 0x1cU)))) 
                                                | ((0x80000000U 
                                                    & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                         << 0x1fU) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                           << 0x1cU)) 
                                                       | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                           << 0x1fU) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                             << 0x1cU)))) 
                                                   | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d3389) 
                                                      << 0x1fU))))) 
                                         | (((0xc0000000U 
                                              & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                   << 0x1eU) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                     << 0x1cU)) 
                                                 | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                     << 0x1eU) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                       << 0x1cU)))) 
                                             | ((0xc0000000U 
                                                 & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                      << 0x1eU) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                        << 0x1cU)) 
                                                    | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                        << 0x1eU) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                          << 0x1cU)))) 
                                                | ((0xc0000000U 
                                                    & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                         << 0x1eU) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                           << 0x1cU)) 
                                                       | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                           << 0x1eU) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                             << 0x1cU)))) 
                                                   | ((0xc0000000U 
                                                       & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                            << 0x1eU) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                              << 0x1cU)) 
                                                          | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                              << 0x1eU) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                << 0x1cU)))) 
                                                      | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d3484) 
                                                         << 0x1eU))))) 
                                            | (((0xe0000000U 
                                                 & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                      << 0x1dU) 
                                                     & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U] 
                                                        << 0x1cU)) 
                                                    | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                        << 0x1dU) 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U] 
                                                          << 0x1cU)))) 
                                                | ((0xe0000000U 
                                                    & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                         << 0x1dU) 
                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U] 
                                                           << 0x1cU)) 
                                                       | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                           << 0x1dU) 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U] 
                                                             << 0x1cU)))) 
                                                   | ((0xe0000000U 
                                                       & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                            << 0x1dU) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U] 
                                                              << 0x1cU)) 
                                                          | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                              << 0x1dU) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U] 
                                                                << 0x1cU)))) 
                                                      | ((0xe0000000U 
                                                          & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                               << 0x1dU) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U] 
                                                                 << 0x1cU)) 
                                                             | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                 << 0x1dU) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U] 
                                                                   << 0x1cU)))) 
                                                         | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d3580) 
                                                            << 0x1dU))))) 
                                               | (((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                      & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[1U]) 
                                                     | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[1U])) 
                                                    | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                         & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[1U]) 
                                                        | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                           & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[1U])) 
                                                       | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                            & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[1U]) 
                                                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                              & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[1U])) 
                                                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                               & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[1U]) 
                                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                 & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[1U])) 
                                                             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d3675))))) 
                                                   << 0x1cU) 
                                                  | (((0x8000000U 
                                                       & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                            << 0x1bU) 
                                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                              >> 4U)) 
                                                          | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                              << 0x1bU) 
                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                >> 4U)))) 
                                                      | ((0x8000000U 
                                                          & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                               << 0x1bU) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                 >> 4U)) 
                                                             | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                 << 0x1bU) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                   >> 4U)))) 
                                                         | ((0x8000000U 
                                                             & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                  << 0x1bU) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                    >> 4U)) 
                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                    << 0x1bU) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                      >> 4U)))) 
                                                            | ((0x8000000U 
                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                     << 0x1bU) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                       >> 4U)) 
                                                                   | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                       << 0x1bU) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                         >> 4U)))) 
                                                               | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d3771) 
                                                                  << 0x1bU))))) 
                                                     | (((0xc000000U 
                                                          & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                               << 0x1aU) 
                                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                 >> 4U)) 
                                                             | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                 << 0x1aU) 
                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                   >> 4U)))) 
                                                         | ((0xc000000U 
                                                             & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                  << 0x1aU) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                    >> 4U)) 
                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                    << 0x1aU) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                      >> 4U)))) 
                                                            | ((0xc000000U 
                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                     << 0x1aU) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                       >> 4U)) 
                                                                   | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                       << 0x1aU) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                         >> 4U)))) 
                                                               | ((0xc000000U 
                                                                   & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                        << 0x1aU) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                          >> 4U)) 
                                                                      | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                          << 0x1aU) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                            >> 4U)))) 
                                                                  | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d3866) 
                                                                     << 0x1aU))))) 
                                                        | (((0xe000000U 
                                                             & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                  << 0x19U) 
                                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                    >> 4U)) 
                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                    << 0x19U) 
                                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                      >> 4U)))) 
                                                            | ((0xe000000U 
                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                     << 0x19U) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                       >> 4U)) 
                                                                   | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                       << 0x19U) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                         >> 4U)))) 
                                                               | ((0xe000000U 
                                                                   & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                        << 0x19U) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                          >> 4U)) 
                                                                      | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                          << 0x19U) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                            >> 4U)))) 
                                                                  | ((0xe000000U 
                                                                      & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                           << 0x19U) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                             >> 4U)) 
                                                                         | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                             << 0x19U) 
                                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                               >> 4U)))) 
                                                                     | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d3962) 
                                                                        << 0x19U))))) 
                                                           | (((0xf000000U 
                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                     << 0x18U) 
                                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                       >> 4U)) 
                                                                   | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                        & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                       << 0x18U) 
                                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                         >> 4U)))) 
                                                               | ((0xf000000U 
                                                                   & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                        << 0x18U) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                          >> 4U)) 
                                                                      | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                          << 0x18U) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                            >> 4U)))) 
                                                                  | ((0xf000000U 
                                                                      & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                           << 0x18U) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                             >> 4U)) 
                                                                         | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                             << 0x18U) 
                                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                               >> 4U)))) 
                                                                     | ((0xf000000U 
                                                                         & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                              << 0x18U) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                            | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0x18U) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                        | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d4057) 
                                                                           << 0x18U))))) 
                                                              | (((0xf800000U 
                                                                   & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                        << 0x17U) 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                          >> 4U)) 
                                                                      | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                          << 0x17U) 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                            >> 4U)))) 
                                                                  | ((0xf800000U 
                                                                      & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                           << 0x17U) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                             >> 4U)) 
                                                                         | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                             << 0x17U) 
                                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                               >> 4U)))) 
                                                                     | ((0xf800000U 
                                                                         & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                              << 0x17U) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                            | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0x17U) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                        | ((0xf800000U 
                                                                            & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0x17U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                               | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0x17U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                           | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d4153) 
                                                                              << 0x17U))))) 
                                                                 | (((0xfc00000U 
                                                                      & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                           << 0x16U) 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                             >> 4U)) 
                                                                         | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                             << 0x16U) 
                                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                               >> 4U)))) 
                                                                     | ((0xfc00000U 
                                                                         & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                              << 0x16U) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                            | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 0x16U) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                        | ((0xfc00000U 
                                                                            & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 0x16U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                               | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0x16U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                           | ((0xfc00000U 
                                                                               & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0x16U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0x16U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                              | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d4248) 
                                                                                << 0x16U))))) 
                                                                    | (((0xfe00000U 
                                                                         & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                              << 0x15U) 
                                                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                            | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 0x15U) 
                                                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U)))) 
                                                                        | ((0xfe00000U 
                                                                            & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 0x15U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                               | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 0x15U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                           | ((0xfe00000U 
                                                                               & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 0x15U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0x15U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                              | ((0xfe00000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0x15U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0x15U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d4344) 
                                                                                << 0x15U))))) 
                                                                       | (((0xff00000U 
                                                                            & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 0x14U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                               | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 0x14U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U)))) 
                                                                           | ((0xff00000U 
                                                                               & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 0x14U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 0x14U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                              | ((0xff00000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 0x14U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0x14U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xff00000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0x14U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0x14U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d4439) 
                                                                                << 0x14U))))) 
                                                                          | (((0xff80000U 
                                                                               & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 0x13U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 0x13U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U)))) 
                                                                              | ((0xff80000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 0x13U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 0x13U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xff80000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 0x13U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0x13U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xff80000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0x13U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0x13U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d4535) 
                                                                                << 0x13U))))) 
                                                                             | (((0xffc0000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 0x12U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 0x12U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffc0000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 0x12U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 0x12U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffc0000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 0x12U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0x12U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffc0000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0x12U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0x12U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d4630) 
                                                                                << 0x12U))))) 
                                                                                | (((0xffe0000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 0x11U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 0x11U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffe0000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 0x11U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 0x11U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffe0000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 0x11U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0x11U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffe0000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0x11U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0x11U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d4726) 
                                                                                << 0x11U))))) 
                                                                                | (((0xfff0000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 0x10U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 0x10U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfff0000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 0x10U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 0x10U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfff0000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 0x10U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0x10U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfff0000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0x10U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0x10U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d4821) 
                                                                                << 0x10U))))) 
                                                                                | (((0xfff8000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 0xfU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 0xfU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfff8000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 0xfU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 0xfU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfff8000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 0xfU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0xfU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfff8000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0xfU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0xfU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d4917) 
                                                                                << 0xfU))))) 
                                                                                | (((0xfffc000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 0xeU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 0xeU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffc000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 0xeU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 0xeU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffc000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 0xeU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0xeU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffc000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0xeU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0xeU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d5012) 
                                                                                << 0xeU))))) 
                                                                                | (((0xfffe000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 0xdU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 0xdU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffe000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 0xdU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 0xdU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffe000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 0xdU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0xdU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffe000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0xdU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0xdU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d5108) 
                                                                                << 0xdU))))) 
                                                                                | (((0xffff000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 0xcU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 0xcU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffff000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 0xcU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 0xcU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffff000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 0xcU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0xcU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffff000U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0xcU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0xcU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d5203) 
                                                                                << 0xcU))))) 
                                                                                | (((0xffff800U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 0xbU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 0xbU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffff800U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 0xbU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 0xbU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffff800U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 0xbU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0xbU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffff800U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0xbU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0xbU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d5299) 
                                                                                << 0xbU))))) 
                                                                                | (((0xffffc00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 0xaU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 0xaU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffc00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 0xaU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 0xaU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffc00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 0xaU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 0xaU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffc00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 0xaU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 0xaU) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d5394) 
                                                                                << 0xaU))))) 
                                                                                | (((0xffffe00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 9U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 9U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffe00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 9U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 9U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffe00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 9U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 9U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffe00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 9U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 9U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d5490) 
                                                                                << 9U))))) 
                                                                                | (((0xfffff00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 8U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 8U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffff00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 8U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 8U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffff00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 8U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 8U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffff00U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 8U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 8U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d5585) 
                                                                                << 8U))))) 
                                                                                | (((0xfffff80U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 7U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 7U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffff80U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 7U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 7U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffff80U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 7U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 7U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffff80U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 7U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 7U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d5681) 
                                                                                << 7U))))) 
                                                                                | (((0xfffffc0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 6U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 6U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffffc0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 6U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 6U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffffc0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 6U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 6U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffffc0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 6U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 6U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d5776) 
                                                                                << 6U))))) 
                                                                                | (((0xfffffe0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 5U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 5U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffffe0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 5U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 5U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffffe0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 5U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 5U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xfffffe0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 5U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 5U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d5872) 
                                                                                << 5U))))) 
                                                                                | (((0xffffff0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 4U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 4U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffff0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 4U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 4U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffff0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 4U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 4U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffff0U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 4U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 4U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d5967) 
                                                                                << 4U))))) 
                                                                                | (((0xffffff8U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 3U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 3U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffff8U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 3U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 3U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffff8U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 3U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 3U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffff8U 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 3U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 3U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d6063) 
                                                                                << 3U))))) 
                                                                                | (((0xffffffcU 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 2U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 2U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffffcU 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 2U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 2U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffffcU 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 2U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 2U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffffcU 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 2U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 2U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d6158) 
                                                                                << 2U))))) 
                                                                                | (((0xffffffeU 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                << 1U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                << 1U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffffeU 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                << 1U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                << 1U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffffeU 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                << 1U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                << 1U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U)))) 
                                                                                | ((0xffffffeU 
                                                                                & (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                << 1U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | ((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                << 1U) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U)))) 
                                                                                | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d6254) 
                                                                                << 1U))))) 
                                                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                                                                                >> 4U)) 
                                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                                                                                >> 4U))) 
                                                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                                                                >> 4U)) 
                                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                                                >> 4U))) 
                                                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                                                >> 4U)) 
                                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                                                >> 4U))) 
                                                                                | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                                                >> 4U)) 
                                                                                | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                                                >> 4U))) 
                                                                                | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d6349)))))))))))))))))))))))))))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d6453 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                >> 3U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                              >> 3U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                               >> 3U)) 
                                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                 >> 3U))) 
                                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                  >> 3U)) 
                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                    >> 3U))) 
                                             | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                     >> 3U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                       >> 3U))) 
                                                | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d6445)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d6548 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
             & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U] 
                >> 2U)) | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                            & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U] 
                              >> 2U))) | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                                             & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U] 
                                               >> 2U)) 
                                           | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                                              & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U] 
                                                 >> 2U))) 
                                          | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                                               & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U] 
                                                  >> 2U)) 
                                              | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                                                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U] 
                                                    >> 2U))) 
                                             | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                                                  & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U] 
                                                     >> 2U)) 
                                                 | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                                                     & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U] 
                                                       >> 2U))) 
                                                | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d6540)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d7054 
        = (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0_83_BITS_62_TO_1_84_EQ_mav_pred_ETC___05F_d185) 
              & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_0)) 
             & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_0[0U]) 
            | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1_78_BITS_62_TO_1_79_EQ_mav_pred_ETC___05F_d180) 
                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_1)) 
               & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_1[0U])) 
           | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2_73_BITS_62_TO_1_74_EQ_mav_pred_ETC___05F_d175) 
                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_2)) 
                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_2[0U]) 
               | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3_68_BITS_62_TO_1_69_EQ_mav_pred_ETC___05F_d170) 
                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_3)) 
                  & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_3[0U])) 
              | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4_63_BITS_62_TO_1_64_EQ_mav_pred_ETC___05F_d165) 
                    & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_4)) 
                   & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_4[0U]) 
                  | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5_58_BITS_62_TO_1_59_EQ_mav_pred_ETC___05F_d160) 
                      & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_5)) 
                     & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_5[0U])) 
                 | (((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6_53_BITS_62_TO_1_54_EQ_mav_pred_ETC___05F_d155) 
                       & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_6)) 
                      & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_6[0U]) 
                     | (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7_48_BITS_62_TO_1_49_EQ_mav_pred_ETC___05F_d150) 
                         & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_7)) 
                        & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_entry_7[0U])) 
                    | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage0__DOT__bpu__DOT__v_reg_btb_tag_8_43_BITS_62_TO_1_44_EQ_mav_pred_ETC___05F_d7046)))));
    __Vtemp4414[1U] = ((0x3fU & ((IData)(((0x20U & 
                                           vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__mbox__DOT__div___05Fmv_output[0U])
                                           ? (((QData)((IData)(
                                                               vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__mbox__DOT__div___05Fmv_output[2U])) 
                                               << 0x3aU) 
                                              | (((QData)((IData)(
                                                                  vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__mbox__DOT__div___05Fmv_output[1U])) 
                                                  << 0x1aU) 
                                                 | ((QData)((IData)(
                                                                    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__mbox__DOT__div___05Fmv_output[0U])) 
                                                    >> 6U)))
                                           : (((QData)((IData)(
                                                               vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__mbox__DOT__mul___05Fmv_output[2U])) 
                                               << 0x3aU) 
                                              | (((QData)((IData)(
                                                                  vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__mbox__DOT__mul___05Fmv_output[1U])) 
                                                  << 0x1aU) 
                                                 | ((QData)((IData)(
                                                                    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__mbox__DOT__mul___05Fmv_output[0U])) 
                                                    >> 6U))))) 
                                 >> 0x1aU)) | (0xffffffc0U 
                                               & ((IData)(
                                                          (((0x20U 
                                                             & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__mbox__DOT__div___05Fmv_output[0U])
                                                             ? 
                                                            (((QData)((IData)(
                                                                              vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__mbox__DOT__div___05Fmv_output[2U])) 
                                                              << 0x3aU) 
                                                             | (((QData)((IData)(
                                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__mbox__DOT__div___05Fmv_output[1U])) 
                                                                 << 0x1aU) 
                                                                | ((QData)((IData)(
                                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__mbox__DOT__div___05Fmv_output[0U])) 
                                                                   >> 6U)))
                                                             : 
                                                            (((QData)((IData)(
                                                                              vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__mbox__DOT__mul___05Fmv_output[2U])) 
                                                              << 0x3aU) 
                                                             | (((QData)((IData)(
                                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__mbox__DOT__mul___05Fmv_output[1U])) 
                                                                 << 0x1aU) 
                                                                | ((QData)((IData)(
                                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__mbox__DOT__mul___05Fmv_output[0U])) 
                                                                   >> 6U)))) 
                                                           >> 0x20U)) 
                                                  << 6U)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__mbox_mv_output[0U] 
        = ((0xffffffc0U & ((IData)(((0x20U & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__mbox__DOT__div___05Fmv_output[0U])
                                     ? (((QData)((IData)(
                                                         vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__mbox__DOT__div___05Fmv_output[2U])) 
                                         << 0x3aU) 
                                        | (((QData)((IData)(
                                                            vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__mbox__DOT__div___05Fmv_output[1U])) 
                                            << 0x1aU) 
                                           | ((QData)((IData)(
                                                              vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__mbox__DOT__div___05Fmv_output[0U])) 
                                              >> 6U)))
                                     : (((QData)((IData)(
                                                         vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__mbox__DOT__mul___05Fmv_output[2U])) 
                                         << 0x3aU) 
                                        | (((QData)((IData)(
                                                            vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__mbox__DOT__mul___05Fmv_output[1U])) 
                                            << 0x1aU) 
                                           | ((QData)((IData)(
                                                              vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__mbox__DOT__mul___05Fmv_output[0U])) 
                                              >> 6U))))) 
                           << 6U)) | ((0x20U & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__mbox__DOT__div___05Fmv_output[0U] 
                                                | vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__mbox__DOT__mul___05Fmv_output[0U])) 
                                      | (0x1fU & ((0x20U 
                                                   & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__mbox__DOT__div___05Fmv_output[0U])
                                                   ? 
                                                  vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__mbox__DOT__div___05Fmv_output[0U]
                                                   : 
                                                  vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__mbox__DOT__mul___05Fmv_output[0U]))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__mbox_mv_output[1U] 
        = __Vtemp4414[1U];
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__mbox_mv_output[2U] 
        = (0x3fU & ((IData)((((0x20U & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__mbox__DOT__div___05Fmv_output[0U])
                               ? (((QData)((IData)(
                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__mbox__DOT__div___05Fmv_output[2U])) 
                                   << 0x3aU) | (((QData)((IData)(
                                                                 vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__mbox__DOT__div___05Fmv_output[1U])) 
                                                 << 0x1aU) 
                                                | ((QData)((IData)(
                                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__mbox__DOT__div___05Fmv_output[0U])) 
                                                   >> 6U)))
                               : (((QData)((IData)(
                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__mbox__DOT__mul___05Fmv_output[2U])) 
                                   << 0x3aU) | (((QData)((IData)(
                                                                 vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__mbox__DOT__mul___05Fmv_output[1U])) 
                                                 << 0x1aU) 
                                                | ((QData)((IData)(
                                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__mbox__DOT__mul___05Fmv_output[0U])) 
                                                   >> 6U)))) 
                             >> 0x20U)) >> 0x1aU));
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_NOT_ff_input_first___05F309_BIT_1_534_548_AND_f_ETC___05F_d3682 
        = (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT___theResult___05F___05Fh220907 
           << (0x3fU & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__x___05Fh235203)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_IF_inst_fpu_int_to_fp_fcvt_s_wwu_arg_whas___05F_ETC___05F_d5110 
        = (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT___theResult___05F___05Fh203931 
           << (0x1fU & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__x___05Fh204223)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_IF_inst_fpu_int_to_fp_fcvt_s_llu_arg_whas___05F_ETC___05F_d4986 
        = (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT___theResult___05F___05Fh209803 
           << (0x3fU & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__x___05Fh210113)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_compare_result___05Fh225963 
        = ((0x80000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__setCanonicalNaN_res_wget[2U])
            ? ((0x80000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__setCanonicalNaN_res_wget[1U])
                ? ((2U & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT___theResult___05F___05Fh226256) 
                          << 1U)) | (1U & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT___theResult___05F___05Fh226256) 
                                           >> 1U)))
                : 1U) : ((0x80000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__setCanonicalNaN_res_wget[1U])
                          ? 2U : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT___theResult___05F___05Fh226256)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant32_res_wget[0U] 
        = (IData)((((QData)((IData)((0x7fffffU & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant32_arg_wget[1U]))) 
                    << 0x17U) | (QData)((IData)((0x7fffffU 
                                                 & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant32_arg_wget[0U])))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant32_res_wget[1U] 
        = ((0xffffc000U & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant32_arg_wget[2U] 
                           << 0xeU)) | (IData)(((((QData)((IData)(
                                                                  (0x7fffffU 
                                                                   & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant32_arg_wget[1U]))) 
                                                  << 0x17U) 
                                                 | (QData)((IData)(
                                                                   (0x7fffffU 
                                                                    & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant32_arg_wget[0U])))) 
                                                >> 0x20U)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant32_res_wget[2U] 
        = (0x1fU & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant32_arg_wget[2U] 
                    >> 0x12U));
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getExp32_res_wget 
        = ((0xff0000U & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant32_arg_wget[2U] 
                         >> 7U)) | ((0xff00U & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant32_arg_wget[2U] 
                                                 << 0x11U) 
                                                | (0x1ff00U 
                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant32_arg_wget[1U] 
                                                      >> 0xfU)))) 
                                    | (0xffU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant32_arg_wget[1U] 
                                                 << 9U) 
                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant32_arg_wget[0U] 
                                                   >> 0x17U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__expo___05Fh264580 
        = (((0x368U >= (0x7ffU & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getExp64_res_wget 
                                          >> 0x16U)))) 
            | (0x380U >= (0x7ffU & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getExp64_res_wget 
                                            >> 0x16U)))))
            ? 0U : (0xffU & ((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getExp64_res_wget 
                                      >> 0x16U)) - (IData)(0x80U))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__res___05Fh264578 
        = ((0x368U >= (0x7ffU & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getExp64_res_wget 
                                         >> 0x16U))))
            ? (((2U == (7U & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[1U] 
                               << 0x1dU) | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[0U] 
                                            >> 3U)))) 
                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[6U] 
                   >> 0x10U)) ? 0x80000001U : (((3U 
                                                 == 
                                                 (7U 
                                                  & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[1U] 
                                                      << 0x1dU) 
                                                     | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[0U] 
                                                        >> 3U)))) 
                                                & (~ 
                                                   (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[6U] 
                                                    >> 0x10U)))
                                                ? 1U
                                                : (0x80000000U 
                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[6U] 
                                                      << 0xfU))))
            : 0U);
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__man___05Fh264318 
        = ((0x30U >= (0x7ffU & ((IData)(0x380U) - (IData)(
                                                          (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getExp64_res_wget 
                                                           >> 0x16U)))))
            ? (0x1ffffffffffffULL & ((0x1000000000000ULL 
                                      | ((QData)((IData)(
                                                         (0x1ffffffU 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[4U] 
                                                             >> 3U)))) 
                                         << 0x17U)) 
                                     >> (0x7ffU & ((IData)(0x380U) 
                                                   - (IData)(
                                                             (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getExp64_res_wget 
                                                              >> 0x16U))))))
            : 0ULL);
    __Vtemp4417[0U] = (IData)((0xfffffffffffffULL & 
                               (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[4U])) 
                                 << 0x18U) | ((QData)((IData)(
                                                              vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[3U])) 
                                              >> 8U))));
    __Vtemp4417[1U] = (0x100000U | (IData)(((0xfffffffffffffULL 
                                             & (((QData)((IData)(
                                                                 vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[4U])) 
                                                 << 0x18U) 
                                                | ((QData)((IData)(
                                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[3U])) 
                                                   >> 8U))) 
                                            >> 0x20U)));
    __Vtemp4417[2U] = 0U;
    __Vtemp4417[3U] = 0U;
    VL_SHIFTL_WWI(116,116,11, __Vtemp4418, __Vtemp4417, 
                  (0x7ffU & ((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getExp64_res_wget 
                                      >> 0x16U)) - (IData)(0x3ffU))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT___1_CONCAT_getMant64_res_wget___05F019_BITS_155_TO_1_ETC___05F_d4025[0U] 
        = __Vtemp4418[0U];
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT___1_CONCAT_getMant64_res_wget___05F019_BITS_155_TO_1_ETC___05F_d4025[1U] 
        = __Vtemp4418[1U];
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT___1_CONCAT_getMant64_res_wget___05F019_BITS_155_TO_1_ETC___05F_d4025[2U] 
        = __Vtemp4418[2U];
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT___1_CONCAT_getMant64_res_wget___05F019_BITS_155_TO_1_ETC___05F_d4025[3U] 
        = (0xfffffU & __Vtemp4418[3U]);
    __Vtemp4431[3U] = (((0xbU == (0x1fU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[1U] 
                                            << 0x18U) 
                                           | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[0U] 
                                              >> 8U)))) 
                        & (4U == (0xfU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[1U] 
                                           << 0x13U) 
                                          | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[0U] 
                                             >> 0xdU)))))
                        ? 0U : ((0x3ffU & ((IData)(
                                                   (0xfffffffffffffULL 
                                                    & (((QData)((IData)(
                                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[3U])) 
                                                        << 0x2cU) 
                                                       | (((QData)((IData)(
                                                                           vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[2U])) 
                                                           << 0xcU) 
                                                          | ((QData)((IData)(
                                                                             vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[1U])) 
                                                             >> 0x14U))))) 
                                           >> 0x16U)) 
                                | (0xfffffc00U & ((IData)(
                                                          ((0xfffffffffffffULL 
                                                            & (((QData)((IData)(
                                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[3U])) 
                                                                << 0x2cU) 
                                                               | (((QData)((IData)(
                                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[2U])) 
                                                                   << 0xcU) 
                                                                  | ((QData)((IData)(
                                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[1U])) 
                                                                     >> 0x14U)))) 
                                                           >> 0x20U)) 
                                                  << 0xaU))));
    if (((3U == (0x1fU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[1U] 
                           << 0x18U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[0U] 
                                        >> 8U)))) & 
         (4U == (0xfU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[1U] 
                          << 0x13U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[0U] 
                                       >> 0xdU)))))) {
        __Vtemp4433[0U] = 0U;
        __Vtemp4433[1U] = (0x80000000U & ((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getExp64_res_wget 
                                                   >> 0xbU)) 
                                          << 0x1fU));
        __Vtemp4433[2U] = ((0xfffffc00U & ((IData)(
                                                   (0xfffffffffffffULL 
                                                    & (((QData)((IData)(
                                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[3U])) 
                                                        << 0x2cU) 
                                                       | (((QData)((IData)(
                                                                           vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[2U])) 
                                                           << 0xcU) 
                                                          | ((QData)((IData)(
                                                                             vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[1U])) 
                                                             >> 0x14U))))) 
                                           << 0xaU)) 
                           | (0x3ffU & ((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getExp64_res_wget 
                                                 >> 0xbU)) 
                                        >> 1U)));
        __Vtemp4433[3U] = ((0x3ffU & ((IData)((0xfffffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[3U])) 
                                                   << 0x2cU) 
                                                  | (((QData)((IData)(
                                                                      vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[2U])) 
                                                      << 0xcU) 
                                                     | ((QData)((IData)(
                                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[1U])) 
                                                        >> 0x14U))))) 
                                      >> 0x16U)) | 
                           (0xfffffc00U & ((IData)(
                                                   ((0xfffffffffffffULL 
                                                     & (((QData)((IData)(
                                                                         vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[3U])) 
                                                         << 0x2cU) 
                                                        | (((QData)((IData)(
                                                                            vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[2U])) 
                                                            << 0xcU) 
                                                           | ((QData)((IData)(
                                                                              vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[1U])) 
                                                              >> 0x14U)))) 
                                                    >> 0x20U)) 
                                           << 0xaU)));
    } else {
        __Vtemp4433[0U] = (((0xbU == (0x1fU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[1U] 
                                                << 0x18U) 
                                               | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[0U] 
                                                  >> 8U)))) 
                            & (4U == (0xfU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[1U] 
                                               << 0x13U) 
                                              | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[0U] 
                                                 >> 0xdU)))))
                            ? 0U : (IData)(((0x7ffffffffffff800ULL 
                                             & (((QData)((IData)(
                                                                 vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[1U])) 
                                                 << 0x2bU) 
                                                | ((QData)((IData)(
                                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[0U])) 
                                                   << 0xbU))) 
                                            | (QData)((IData)(
                                                              (0x7ffU 
                                                               & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getExp64_res_wget)))))));
        __Vtemp4433[1U] = (((0xbU == (0x1fU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[1U] 
                                                << 0x18U) 
                                               | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[0U] 
                                                  >> 8U)))) 
                            & (4U == (0xfU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[1U] 
                                               << 0x13U) 
                                              | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[0U] 
                                                 >> 0xdU)))))
                            ? 0U : ((0x80000000U & 
                                     ((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getExp64_res_wget 
                                               >> 0xbU)) 
                                      << 0x1fU)) | (IData)(
                                                           (((0x7ffffffffffff800ULL 
                                                              & (((QData)((IData)(
                                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[1U])) 
                                                                  << 0x2bU) 
                                                                 | ((QData)((IData)(
                                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[0U])) 
                                                                    << 0xbU))) 
                                                             | (QData)((IData)(
                                                                               (0x7ffU 
                                                                                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getExp64_res_wget))))) 
                                                            >> 0x20U))));
        __Vtemp4433[2U] = (((0xbU == (0x1fU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[1U] 
                                                << 0x18U) 
                                               | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[0U] 
                                                  >> 8U)))) 
                            & (4U == (0xfU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[1U] 
                                               << 0x13U) 
                                              | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[0U] 
                                                 >> 0xdU)))))
                            ? 0U : ((0xfffffc00U & 
                                     ((IData)((0xfffffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[3U])) 
                                                   << 0x2cU) 
                                                  | (((QData)((IData)(
                                                                      vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[2U])) 
                                                      << 0xcU) 
                                                     | ((QData)((IData)(
                                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[1U])) 
                                                        >> 0x14U))))) 
                                      << 0xaU)) | (0x3ffU 
                                                   & ((IData)(
                                                              (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getExp64_res_wget 
                                                               >> 0xbU)) 
                                                      >> 1U))));
        __Vtemp4433[3U] = __Vtemp4431[3U];
    }
    if ((((0U == (0x1fU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[1U] 
                            << 0x18U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[0U] 
                                         >> 8U)))) 
          | (1U == (0x1fU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[1U] 
                              << 0x18U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[0U] 
                                           >> 8U))))) 
         & (4U == (0xfU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[1U] 
                            << 0x13U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[0U] 
                                         >> 0xdU)))))) {
        __Vtemp4435[1U] = ((0x80000000U & ((IData)(
                                                   (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getExp64_res_wget 
                                                    >> 0xbU)) 
                                           << 0x1fU)) 
                           | (IData)((((0x7ffffffffffff800ULL 
                                        & (((QData)((IData)(
                                                            vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[1U])) 
                                            << 0x2bU) 
                                           | ((QData)((IData)(
                                                              vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[0U])) 
                                              << 0xbU))) 
                                       | (QData)((IData)(
                                                         (0x7ffU 
                                                          & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getExp64_res_wget))))) 
                                      >> 0x20U)));
        __Vtemp4435[2U] = ((0xfffffc00U & ((IData)(
                                                   (0xfffffffffffffULL 
                                                    & (((QData)((IData)(
                                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[3U])) 
                                                        << 0x2cU) 
                                                       | (((QData)((IData)(
                                                                           vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[2U])) 
                                                           << 0xcU) 
                                                          | ((QData)((IData)(
                                                                             vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[1U])) 
                                                             >> 0x14U))))) 
                                           << 0xaU)) 
                           | (0x3ffU & ((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getExp64_res_wget 
                                                 >> 0xbU)) 
                                        >> 1U)));
        __Vtemp4435[3U] = ((0x3ffU & ((IData)((0xfffffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[3U])) 
                                                   << 0x2cU) 
                                                  | (((QData)((IData)(
                                                                      vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[2U])) 
                                                      << 0xcU) 
                                                     | ((QData)((IData)(
                                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[1U])) 
                                                        >> 0x14U))))) 
                                      >> 0x16U)) | 
                           (0xfffffc00U & ((IData)(
                                                   ((0xfffffffffffffULL 
                                                     & (((QData)((IData)(
                                                                         vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[3U])) 
                                                         << 0x2cU) 
                                                        | (((QData)((IData)(
                                                                            vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[2U])) 
                                                            << 0xcU) 
                                                           | ((QData)((IData)(
                                                                              vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[1U])) 
                                                              >> 0x14U)))) 
                                                    >> 0x20U)) 
                                           << 0xaU)));
    } else {
        __Vtemp4435[1U] = __Vtemp4433[1U];
        __Vtemp4435[2U] = __Vtemp4433[2U];
        __Vtemp4435[3U] = __Vtemp4433[3U];
    }
    if ((((0x14U == (0x1fU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[1U] 
                               << 0x18U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[0U] 
                                            >> 8U)))) 
          | (5U == (0x1fU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[1U] 
                              << 0x18U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[0U] 
                                           >> 8U))))) 
         & (4U == (0xfU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[1U] 
                            << 0x13U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[0U] 
                                         >> 0xdU)))))) {
        __Vtemp4438[0U] = 0U;
        __Vtemp4438[2U] = ((0xfffffc00U & ((IData)(
                                                   (0xfffffffffffffULL 
                                                    & (((QData)((IData)(
                                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[3U])) 
                                                        << 0x2cU) 
                                                       | (((QData)((IData)(
                                                                           vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[2U])) 
                                                           << 0xcU) 
                                                          | ((QData)((IData)(
                                                                             vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[1U])) 
                                                             >> 0x14U))))) 
                                           << 0xaU)) 
                           | (0x3ffU & ((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getExp64_res_wget 
                                                 >> 0xbU)) 
                                        >> 1U)));
        __Vtemp4438[3U] = ((0x3ffU & ((IData)((0xfffffffffffffULL 
                                               & (((QData)((IData)(
                                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[3U])) 
                                                   << 0x2cU) 
                                                  | (((QData)((IData)(
                                                                      vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[2U])) 
                                                      << 0xcU) 
                                                     | ((QData)((IData)(
                                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[1U])) 
                                                        >> 0x14U))))) 
                                      >> 0x16U)) | 
                           (0xfffffc00U & ((IData)(
                                                   ((0xfffffffffffffULL 
                                                     & (((QData)((IData)(
                                                                         vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[3U])) 
                                                         << 0x2cU) 
                                                        | (((QData)((IData)(
                                                                            vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[2U])) 
                                                            << 0xcU) 
                                                           | ((QData)((IData)(
                                                                              vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[1U])) 
                                                              >> 0x14U)))) 
                                                    >> 0x20U)) 
                                           << 0xaU)));
    } else {
        __Vtemp4438[0U] = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_first___05F309_BITS_12_TO_8_310_EQ_0b1100_ETC___05F_d4597)
                            ? 0U : ((((0U == (0x1fU 
                                              & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[1U] 
                                                  << 0x18U) 
                                                 | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[0U] 
                                                    >> 8U)))) 
                                      | (1U == (0x1fU 
                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[1U] 
                                                    << 0x18U) 
                                                   | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[0U] 
                                                      >> 8U))))) 
                                     & (4U == (0xfU 
                                               & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[1U] 
                                                   << 0x13U) 
                                                  | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[0U] 
                                                     >> 0xdU)))))
                                     ? (IData)(((0x7ffffffffffff800ULL 
                                                 & (((QData)((IData)(
                                                                     vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[1U])) 
                                                     << 0x2bU) 
                                                    | ((QData)((IData)(
                                                                       vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[0U])) 
                                                       << 0xbU))) 
                                                | (QData)((IData)(
                                                                  (0x7ffU 
                                                                   & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getExp64_res_wget))))))
                                     : __Vtemp4433[0U]));
        __Vtemp4438[2U] = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_first___05F309_BITS_12_TO_8_310_EQ_0b1100_ETC___05F_d4597)
                            ? 0U : __Vtemp4435[2U]);
        __Vtemp4438[3U] = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_first___05F309_BITS_12_TO_8_310_EQ_0b1100_ETC___05F_d4597)
                            ? 0U : __Vtemp4435[3U]);
    }
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__condFlags64_arg_wget[0U] 
        = __Vtemp4438[0U];
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__condFlags64_arg_wget[1U] 
        = ((((0x14U == (0x1fU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[1U] 
                                  << 0x18U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[0U] 
                                               >> 8U)))) 
             | (5U == (0x1fU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[1U] 
                                 << 0x18U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[0U] 
                                              >> 8U))))) 
            & (4U == (0xfU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[1U] 
                               << 0x13U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_D_OUT[0U] 
                                            >> 0xdU)))))
            ? (0x80000000U & ((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getExp64_res_wget 
                                       >> 0xbU)) << 0x1fU))
            : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__ff_input_first___05F309_BITS_12_TO_8_310_EQ_0b1100_ETC___05F_d4597)
                ? 0U : __Vtemp4435[1U]));
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__condFlags64_arg_wget[2U] 
        = __Vtemp4438[2U];
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__condFlags64_arg_wget[3U] 
        = ((0xc0000000U & ((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getExp64_res_wget 
                                    >> 0x16U)) << 0x1eU)) 
           | __Vtemp4438[3U]);
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__condFlags64_arg_wget[4U] 
        = ((0xfffffe00U & ((IData)((0xfffffffffffffULL 
                                    & (((QData)((IData)(
                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[4U])) 
                                        << 0x18U) | 
                                       ((QData)((IData)(
                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[3U])) 
                                        >> 8U)))) << 9U)) 
           | (0x1ffU & ((IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getExp64_res_wget 
                                 >> 0x16U)) >> 2U)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__condFlags64_arg_wget[5U] 
        = ((0x1ffU & ((IData)((0xfffffffffffffULL & 
                               (((QData)((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[4U])) 
                                 << 0x18U) | ((QData)((IData)(
                                                              vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[3U])) 
                                              >> 8U)))) 
                      >> 0x17U)) | (0xfffffe00U & ((IData)(
                                                           ((0xfffffffffffffULL 
                                                             & (((QData)((IData)(
                                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[4U])) 
                                                                 << 0x18U) 
                                                                | ((QData)((IData)(
                                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__getMant64_res_wget[3U])) 
                                                                   >> 8U))) 
                                                            >> 0x20U)) 
                                                   << 9U)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp6_mv_core_resp[0U] 
        = (IData)(((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp6__DOT__rg_resp_to_core_whas)
                    ? vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp6__DOT__IF_ma_core_req_req_BITS_79_TO_68_25_EQ_0xB11_2_ETC___05F_d186
                    : 0ULL));
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp6_mv_core_resp[1U] 
        = (IData)((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp6__DOT__rg_resp_to_core_whas)
                     ? vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp6__DOT__IF_ma_core_req_req_BITS_79_TO_68_25_EQ_0xB11_2_ETC___05F_d186
                     : 0ULL) >> 0x20U));
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp6_mv_core_resp[2U] 
        = vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp6__DOT__rg_resp_to_core_whas;
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__CAN_FIRE_RL_mkConnectionAVtoAf_3 
        = ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp4__DOT__ff_fwd_request__DOT__empty_reg) 
           & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp5__DOT__ff_fwd_request_FULL_N));
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp6__DOT__mhpmcounter_1_EN 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__CAN_FIRE_RL_mkConnectionAVtoAf_4) 
            & (0xb12U == (0xfffU & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp5__DOT__ff_fwd_request_D_OUT[2U] 
                                    >> 4U)))) | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp6__DOT__WILL_FIRE_RL_increment_perfmonitors) 
                                                 & ((((0ULL 
                                                       == vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp6__DOT__mhpmevent_1) 
                                                      | (0ULL 
                                                         != vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp6__DOT__mhpmcounter_1)) 
                                                     | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp3__DOT__rg_hpm_enabler 
                                                        >> 0xfU)) 
                                                    | (~ 
                                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp3__DOT__rg_mhpminterrupten 
                                                        >> 0x12U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp6__DOT__mhpmcounter_2_EN 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__CAN_FIRE_RL_mkConnectionAVtoAf_4) 
            & (0xb13U == (0xfffU & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp5__DOT__ff_fwd_request_D_OUT[2U] 
                                    >> 4U)))) | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp6__DOT__WILL_FIRE_RL_increment_perfmonitors) 
                                                 & ((((0ULL 
                                                       == vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp6__DOT__mhpmevent_2) 
                                                      | (0ULL 
                                                         != vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp6__DOT__mhpmcounter_2)) 
                                                     | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp3__DOT__rg_hpm_enabler 
                                                        >> 0x10U)) 
                                                    | (~ 
                                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp3__DOT__rg_mhpminterrupten 
                                                        >> 0x13U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp6__DOT__mhpmcounter_3_EN 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__CAN_FIRE_RL_mkConnectionAVtoAf_4) 
            & (0xb14U == (0xfffU & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp5__DOT__ff_fwd_request_D_OUT[2U] 
                                    >> 4U)))) | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp6__DOT__WILL_FIRE_RL_increment_perfmonitors) 
                                                 & ((((0ULL 
                                                       == vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp6__DOT__mhpmevent_3) 
                                                      | (0ULL 
                                                         != vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp6__DOT__mhpmcounter_3)) 
                                                     | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp3__DOT__rg_hpm_enabler 
                                                        >> 0x11U)) 
                                                    | (~ 
                                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp3__DOT__rg_mhpminterrupten 
                                                        >> 0x14U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp6__DOT__mhpmcounter_4_EN 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__CAN_FIRE_RL_mkConnectionAVtoAf_4) 
            & (0xb15U == (0xfffU & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp5__DOT__ff_fwd_request_D_OUT[2U] 
                                    >> 4U)))) | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp6__DOT__WILL_FIRE_RL_increment_perfmonitors) 
                                                 & ((((0ULL 
                                                       == vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp6__DOT__mhpmevent_4) 
                                                      | (0ULL 
                                                         != vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp6__DOT__mhpmcounter_4)) 
                                                     | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp3__DOT__rg_hpm_enabler 
                                                        >> 0x12U)) 
                                                    | (~ 
                                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp3__DOT__rg_mhpminterrupten 
                                                        >> 0x15U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp6__DOT__mhpmcounter_5_EN 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__CAN_FIRE_RL_mkConnectionAVtoAf_4) 
            & (0xb16U == (0xfffU & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp5__DOT__ff_fwd_request_D_OUT[2U] 
                                    >> 4U)))) | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp6__DOT__WILL_FIRE_RL_increment_perfmonitors) 
                                                 & ((((0ULL 
                                                       == vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp6__DOT__mhpmevent_5) 
                                                      | (0ULL 
                                                         != vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp6__DOT__mhpmcounter_5)) 
                                                     | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp3__DOT__rg_hpm_enabler 
                                                        >> 0x13U)) 
                                                    | (~ 
                                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp3__DOT__rg_mhpminterrupten 
                                                        >> 0x16U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp6__DOT__mhpmcounter_6_EN 
        = (((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__CAN_FIRE_RL_mkConnectionAVtoAf_4) 
            & (0xb17U == (0xfffU & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp5__DOT__ff_fwd_request_D_OUT[2U] 
                                    >> 4U)))) | ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp6__DOT__WILL_FIRE_RL_increment_perfmonitors) 
                                                 & ((((0ULL 
                                                       == vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp6__DOT__mhpmevent_6) 
                                                      | (0ULL 
                                                         != vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp6__DOT__mhpmcounter_6)) 
                                                     | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp3__DOT__rg_hpm_enabler 
                                                        >> 0x14U)) 
                                                    | (~ 
                                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage5__DOT__csr__DOT__csrfile__DOT__mk_grp3__DOT__rg_mhpminterrupten 
                                                        >> 0x17U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__mbox__DOT__div___DOT__instance_fn_single_div_0__DOT__x___05Fh177 
        = ((0xfffffffffffffffcULL & (((QData)((IData)(
                                                      vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__mbox__DOT__div___DOT__partial[1U])) 
                                      << 0x22U) | ((QData)((IData)(
                                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__mbox__DOT__div___DOT__partial[0U])) 
                                                   << 2U))) 
           | (QData)((IData)(((2U & ((~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__mbox__DOT__div___DOT__instance_fn_single_div_0__DOT__fn_single_div_remainder_BITS_62_TO_0_CONCAT_fn_ETC___05F_d4)) 
                                     << 1U)) | (1U 
                                                & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__mbox__DOT__div___DOT__instance_fn_single_div_0__DOT__IF_fn_single_div_remainder_BITS_62_TO_0_CONCAT_ETC___05F_d15)))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_55 
        = (((((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_to_slaves_13_f_rd_addr__DOT__full_reg) 
                  & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_v_f_rd_mis_13__DOT__empty_reg))) 
                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__empty_reg)) 
                & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_v_f_rd_sjs_3__DOT__empty_reg))) 
               & ((0x80000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                          >> 0x14U))) 
                  | (0x87ffffffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                            >> 0x14U))))) 
              & ((((((0x11300U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                          >> 0x14U))) 
                     | (0x11340U < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                            >> 0x14U)))) 
                    & ((0x2000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                              >> 0x14U))) 
                       | (0x20bffffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                                >> 0x14U))))) 
                   & (0xfU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                      >> 0x14U)))) 
                  & ((0x2100000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                            >> 0x14U))) 
                     | (0x21000ffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                              >> 0x14U))))) 
                 & (((((0x20d0000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                              >> 0x14U))) 
                       | (0x20d00ffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                                >> 0x14U)))) 
                      & ((0x50000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                                 >> 0x14U))) 
                         | (0x5fffffffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                                   >> 0x14U))))) 
                     & (0x20000U <= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                             >> 0x14U)))) 
                    & (0x2000cU >= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                            >> 0x14U)))))) 
             & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_41))) 
            & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_27))) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_13)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_42 
        = (((((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_to_slaves_0_f_rd_addr__DOT__full_reg) 
                  & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_v_f_rd_mis_0__DOT__empty_reg))) 
                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__empty_reg)) 
                & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_v_f_rd_sjs_3__DOT__empty_reg))) 
               & (0x80000000U <= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                          >> 0x14U)))) 
              & (0x87ffffffU >= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                         >> 0x14U)))) 
             & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_28))) 
            & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_14))) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_43 
        = ((((((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_to_slaves_1_f_rd_addr__DOT__full_reg) 
                   & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_v_f_rd_mis_1__DOT__empty_reg))) 
                  & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__empty_reg)) 
                 & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_v_f_rd_sjs_3__DOT__empty_reg))) 
                & ((0x80000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                           >> 0x14U))) 
                   | (0x87ffffffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                             >> 0x14U))))) 
               & (0x11300U <= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                       >> 0x14U)))) 
              & (0x11340U >= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                      >> 0x14U)))) 
             & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_29))) 
            & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_15))) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_1)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_44 
        = ((((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_to_slaves_2_f_rd_addr__DOT__full_reg) 
                 & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_v_f_rd_mis_2__DOT__empty_reg))) 
                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__empty_reg)) 
               & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_v_f_rd_sjs_3__DOT__empty_reg))) 
              & (((((0x80000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                            >> 0x14U))) 
                    | (0x87ffffffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                              >> 0x14U)))) 
                   & ((0x11300U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                           >> 0x14U))) 
                      | (0x11340U < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                             >> 0x14U))))) 
                  & (0x2000000U <= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                            >> 0x14U)))) 
                 & (0x20bffffU >= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                           >> 0x14U))))) 
             & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_30))) 
            & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_16))) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_2)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_45 
        = (((((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_to_slaves_3_f_rd_addr__DOT__full_reg) 
                  & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_v_f_rd_mis_3__DOT__empty_reg))) 
                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__empty_reg)) 
                & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_v_f_rd_sjs_3__DOT__empty_reg))) 
               & ((0x80000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                          >> 0x14U))) 
                  | (0x87ffffffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                            >> 0x14U))))) 
              & ((((0x11300U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                        >> 0x14U))) 
                   | (0x11340U < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                          >> 0x14U)))) 
                  & ((0x2000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                            >> 0x14U))) 
                     | (0x20bffffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                              >> 0x14U))))) 
                 & (0xfU >= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                     >> 0x14U))))) 
             & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_31))) 
            & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_17))) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_3)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_46 
        = (((((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_to_slaves_4_f_rd_addr__DOT__full_reg) 
                  & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_v_f_rd_mis_4__DOT__empty_reg))) 
                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__empty_reg)) 
                & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_v_f_rd_sjs_3__DOT__empty_reg))) 
               & ((0x80000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                          >> 0x14U))) 
                  | (0x87ffffffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                            >> 0x14U))))) 
              & ((((0x11300U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                        >> 0x14U))) 
                   | (0x11340U < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                          >> 0x14U)))) 
                  & ((0x2000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                            >> 0x14U))) 
                     | (0x20bffffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                              >> 0x14U))))) 
                 & ((((0xfU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                       >> 0x14U))) 
                      & ((0x2100000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                                >> 0x14U))) 
                         | (0x21000ffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                                  >> 0x14U))))) 
                     & (0x20d0000U <= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                               >> 0x14U)))) 
                    & (0x20d00ffU >= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                              >> 0x14U)))))) 
             & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_32))) 
            & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_18))) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_4)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_47 
        = ((((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_to_slaves_5_f_rd_addr__DOT__full_reg) 
                 & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_v_f_rd_mis_5__DOT__empty_reg))) 
                & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__empty_reg)) 
               & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_v_f_rd_sjs_3__DOT__empty_reg))) 
              & ((((0x80000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                           >> 0x14U))) 
                   | (0x87ffffffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                             >> 0x14U)))) 
                  & ((0x11300U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                          >> 0x14U))) 
                     | (0x11340U < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                            >> 0x14U))))) 
                 & (((((0x2000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                              >> 0x14U))) 
                       | (0x20bffffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                                >> 0x14U)))) 
                      & (0xfU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                         >> 0x14U)))) 
                     & (0x2100000U <= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                               >> 0x14U)))) 
                    & (0x21000ffU >= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                              >> 0x14U)))))) 
             & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_33))) 
            & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_19))) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_5)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_48 
        = (((((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_to_slaves_6_f_rd_addr__DOT__full_reg) 
                  & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_v_f_rd_mis_6__DOT__empty_reg))) 
                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__empty_reg)) 
                & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_v_f_rd_sjs_3__DOT__empty_reg))) 
               & ((0x80000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                          >> 0x14U))) 
                  | (0x87ffffffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                            >> 0x14U))))) 
              & (((((0x11300U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                         >> 0x14U))) 
                    | (0x11340U < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                           >> 0x14U)))) 
                   & ((0x2000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                             >> 0x14U))) 
                      | (0x20bffffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                               >> 0x14U))))) 
                  & (0xfU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                     >> 0x14U)))) & 
                 (((((0x2100000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                            >> 0x14U))) 
                     | (0x21000ffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                              >> 0x14U)))) 
                    & ((0x20d0000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                              >> 0x14U))) 
                       | (0x20d00ffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                                >> 0x14U))))) 
                   & (0x50000000U <= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                              >> 0x14U)))) 
                  & (0x5fffffffU >= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                             >> 0x14U)))))) 
             & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_34))) 
            & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_20))) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_6)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_49 
        = (((((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_to_slaves_7_f_rd_addr__DOT__full_reg) 
                  & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_v_f_rd_mis_7__DOT__empty_reg))) 
                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__empty_reg)) 
                & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_v_f_rd_sjs_3__DOT__empty_reg))) 
               & ((0x80000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                          >> 0x14U))) 
                  | (0x87ffffffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                            >> 0x14U))))) 
              & (((((0x11300U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                         >> 0x14U))) 
                    | (0x11340U < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                           >> 0x14U)))) 
                   & ((0x2000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                             >> 0x14U))) 
                      | (0x20bffffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                               >> 0x14U))))) 
                  & (0xfU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                     >> 0x14U)))) & 
                 ((((0x2100000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                           >> 0x14U))) 
                    | (0x21000ffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                             >> 0x14U)))) 
                   & ((0x20d0000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                             >> 0x14U))) 
                      | (0x20d00ffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                               >> 0x14U))))) 
                  & ((((0x50000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                               >> 0x14U))) 
                       | (0x5fffffffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                                 >> 0x14U)))) 
                      & ((0x20000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                              >> 0x14U))) 
                         | (0x2000cU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                                >> 0x14U))))) 
                     & ((((0x21000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                               >> 0x14U))) 
                          | (0x210ffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                                 >> 0x14U)))) 
                         & ((0x21100U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                                 >> 0x14U))) 
                            | (0x211ffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                                   >> 0x14U))))) 
                        & ((0x21400U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                                >> 0x14U))) 
                           | (0x214ffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                                  >> 0x14U))))))))) 
             & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_35))) 
            & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_21))) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_7)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_50 
        = (((((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_to_slaves_8_f_rd_addr__DOT__full_reg) 
                  & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_v_f_rd_mis_8__DOT__empty_reg))) 
                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__empty_reg)) 
                & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_v_f_rd_sjs_3__DOT__empty_reg))) 
               & ((0x80000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                          >> 0x14U))) 
                  | (0x87ffffffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                            >> 0x14U))))) 
              & (((((0x11300U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                         >> 0x14U))) 
                    | (0x11340U < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                           >> 0x14U)))) 
                   & ((0x2000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                             >> 0x14U))) 
                      | (0x20bffffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                               >> 0x14U))))) 
                  & (0xfU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                     >> 0x14U)))) & 
                 ((((0x2100000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                           >> 0x14U))) 
                    | (0x21000ffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                             >> 0x14U)))) 
                   & ((0x20d0000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                             >> 0x14U))) 
                      | (0x20d00ffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                               >> 0x14U))))) 
                  & ((((0x50000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                               >> 0x14U))) 
                       | (0x5fffffffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                                 >> 0x14U)))) 
                      & ((0x20000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                              >> 0x14U))) 
                         | (0x2000cU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                                >> 0x14U))))) 
                     & (((((0x21000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                                >> 0x14U))) 
                           | (0x210ffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                                  >> 0x14U)))) 
                          & ((0x21100U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                                  >> 0x14U))) 
                             | (0x211ffU < (IData)(
                                                   (vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                                    >> 0x14U))))) 
                         & (0x21400U <= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                                 >> 0x14U)))) 
                        & (0x214ffU >= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                                >> 0x14U)))))))) 
             & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_36))) 
            & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_22))) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_8)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_51 
        = (((((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_to_slaves_9_f_rd_addr__DOT__full_reg) 
                  & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_v_f_rd_mis_9__DOT__empty_reg))) 
                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__empty_reg)) 
                & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_v_f_rd_sjs_3__DOT__empty_reg))) 
               & ((0x80000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                          >> 0x14U))) 
                  | (0x87ffffffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                            >> 0x14U))))) 
              & ((((((0x11300U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                          >> 0x14U))) 
                     | (0x11340U < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                            >> 0x14U)))) 
                    & ((0x2000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                              >> 0x14U))) 
                       | (0x20bffffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                                >> 0x14U))))) 
                   & (0xfU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                      >> 0x14U)))) 
                  & ((0x2100000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                            >> 0x14U))) 
                     | (0x21000ffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                              >> 0x14U))))) 
                 & ((((0x20d0000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                             >> 0x14U))) 
                      | (0x20d00ffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                               >> 0x14U)))) 
                     & ((0x50000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                                >> 0x14U))) 
                        | (0x5fffffffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                                  >> 0x14U))))) 
                    & (((((0x20000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                               >> 0x14U))) 
                          | (0x2000cU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                                 >> 0x14U)))) 
                         & ((0x21000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                                 >> 0x14U))) 
                            | (0x210ffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                                   >> 0x14U))))) 
                        & (0x21100U <= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                                >> 0x14U)))) 
                       & (0x211ffU >= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                               >> 0x14U))))))) 
             & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_37))) 
            & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_23))) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_9)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_v_f_rd_sjs_2_ENQ 
        = ((((((((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_28) 
                     | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_29)) 
                    | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_30)) 
                   | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_31)) 
                  | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_32)) 
                 | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_33)) 
                | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_34)) 
               | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_35)) 
              | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_36)) 
             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_37)) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_40)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_41));
    vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_2_f_rd_addr_DEQ 
        = ((((((((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_41) 
                     | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_40)) 
                    | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_37)) 
                   | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_36)) 
                  | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_35)) 
                 | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_34)) 
                | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_33)) 
               | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_32)) 
              | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_31)) 
             | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_30)) 
            | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_29)) 
           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_28));
    vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_54 
        = (((((((((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_to_slaves_12_f_rd_addr__DOT__full_reg) 
                  & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_v_f_rd_mis_12__DOT__empty_reg))) 
                 & (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__empty_reg)) 
                & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_v_f_rd_sjs_3__DOT__empty_reg))) 
               & ((0x80000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                          >> 0x14U))) 
                  | (0x87ffffffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                            >> 0x14U))))) 
              & (((((0x11300U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                         >> 0x14U))) 
                    | (0x11340U < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                           >> 0x14U)))) 
                   & ((0x2000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                             >> 0x14U))) 
                      | (0x20bffffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                               >> 0x14U))))) 
                  & (0xfU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                     >> 0x14U)))) & 
                 ((((0x2100000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                           >> 0x14U))) 
                    | (0x21000ffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                             >> 0x14U)))) 
                   & ((0x20d0000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                             >> 0x14U))) 
                      | (0x20d00ffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                               >> 0x14U))))) 
                  & (((((0x50000000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                                >> 0x14U))) 
                        | (0x5fffffffU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                                  >> 0x14U)))) 
                       & ((0x20000U > (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                               >> 0x14U))) 
                          | (0x2000cU < (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                                 >> 0x14U))))) 
                      & (0x21000U <= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                              >> 0x14U)))) 
                     & (0x210ffU >= (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__fabric_xactors_from_masters_3_f_rd_addr__DOT__data0_reg 
                                             >> 0x14U))))))) 
             & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_40))) 
            & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__WILL_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_26))) 
           & (~ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__CAN_FIRE_RL_fabric_rl_rd_xaction_master_to_slave_12)));
    VL_SHIFTL_WWI(107,107,13, __Vtemp4447, vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_mantissa___05Fh107941, 
                  (0x1fffU & ((IData)(1U) + (~ ((IData)(1U) 
                                                - (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_exponent___05Fh107939))))));
    VL_SHIFTL_WWI(107,107,7, __Vtemp4448, vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_mantissa___05Fh107941, 
                  (0x7fU & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__msb_zeros___05Fh107937) 
                            - (IData)(1U))));
    if (((0x13ffU < (0x1fffU & (0x1000U ^ (((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[3U] 
                                             << 0xeU) 
                                            | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[2U] 
                                               >> 0x12U)) 
                                           - (IData)(0x3ffU))))) 
         | ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[6U] 
             >> 8U) & (0x7feU == (0x1fffU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[3U] 
                                              << 0xeU) 
                                             | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[2U] 
                                                >> 0x12U))))))) {
        __Vtemp4459[0U] = (0xfffffffeU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[3U] 
                                           << 2U) | 
                                          (2U & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[2U] 
                                                 >> 0x1eU))));
        __Vtemp4459[1U] = ((1U & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[3U] 
                                  >> 0x1eU)) | (0xfffffffeU 
                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[4U] 
                                                    << 2U) 
                                                   | (2U 
                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[3U] 
                                                         >> 0x1eU)))));
        __Vtemp4459[2U] = ((1U & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[4U] 
                                  >> 0x1eU)) | (0xfffffffeU 
                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[5U] 
                                                    << 2U) 
                                                   | (2U 
                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[4U] 
                                                         >> 0x1eU)))));
        __Vtemp4459[3U] = ((1U & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[5U] 
                                  >> 0x1eU)) | (0x7feU 
                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[6U] 
                                                    << 2U) 
                                                   | (2U 
                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[5U] 
                                                         >> 0x1eU)))));
    } else {
        __Vtemp4459[0U] = ((0x1000U >= (0x1fffU & (0x1000U 
                                                   ^ 
                                                   ((IData)(1U) 
                                                    - (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_exponent___05Fh107939)))))
                            ? ((1U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__msb_zeros___05Fh107937))
                                ? vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_mantissa___05Fh107941[0U]
                                : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__INV_1_MINUS_IF_inst_dpfm_add_sub_ff_input_regi_ETC___05F_d2091)
                                    ? __Vtemp4447[0U]
                                    : __Vtemp4448[0U]))
                            : ((0xfffffffeU & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_inst_dpfm_add_sub_ff_input_register_read___05F8_ETC___05F_d2109[0U]) 
                               | (1U & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_inst_dpfm_add_sub_ff_input_register_read___05F8_ETC___05F_d2109[0U] 
                                        | (((0x1fffU 
                                             & (0x1000U 
                                                ^ ((IData)(1U) 
                                                   - (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_exponent___05Fh107939)))) 
                                            > (0x1000U 
                                               ^ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lsb_zeros___05Fh107943))) 
                                           | vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_mantissa___05Fh107941[0U])))));
        __Vtemp4459[1U] = ((0x1000U >= (0x1fffU & (0x1000U 
                                                   ^ 
                                                   ((IData)(1U) 
                                                    - (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_exponent___05Fh107939)))))
                            ? ((1U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__msb_zeros___05Fh107937))
                                ? vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_mantissa___05Fh107941[1U]
                                : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__INV_1_MINUS_IF_inst_dpfm_add_sub_ff_input_regi_ETC___05F_d2091)
                                    ? __Vtemp4447[1U]
                                    : __Vtemp4448[1U]))
                            : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_inst_dpfm_add_sub_ff_input_register_read___05F8_ETC___05F_d2109[1U]) 
                               | (0xfffffffeU & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_inst_dpfm_add_sub_ff_input_register_read___05F8_ETC___05F_d2109[1U])));
        __Vtemp4459[2U] = ((0x1000U >= (0x1fffU & (0x1000U 
                                                   ^ 
                                                   ((IData)(1U) 
                                                    - (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_exponent___05Fh107939)))))
                            ? ((1U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__msb_zeros___05Fh107937))
                                ? vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_mantissa___05Fh107941[2U]
                                : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__INV_1_MINUS_IF_inst_dpfm_add_sub_ff_input_regi_ETC___05F_d2091)
                                    ? __Vtemp4447[2U]
                                    : __Vtemp4448[2U]))
                            : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_inst_dpfm_add_sub_ff_input_register_read___05F8_ETC___05F_d2109[2U]) 
                               | (0xfffffffeU & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_inst_dpfm_add_sub_ff_input_register_read___05F8_ETC___05F_d2109[2U])));
        __Vtemp4459[3U] = ((0x1000U >= (0x1fffU & (0x1000U 
                                                   ^ 
                                                   ((IData)(1U) 
                                                    - (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_exponent___05Fh107939)))))
                            ? ((1U == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__msb_zeros___05Fh107937))
                                ? vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_mantissa___05Fh107941[3U]
                                : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__INV_1_MINUS_IF_inst_dpfm_add_sub_ff_input_regi_ETC___05F_d2091)
                                    ? __Vtemp4447[3U]
                                    : __Vtemp4448[3U]))
                            : ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_inst_dpfm_add_sub_ff_input_register_read___05F8_ETC___05F_d2109[3U]) 
                               | (0x7feU & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_inst_dpfm_add_sub_ff_input_register_read___05F8_ETC___05F_d2109[3U])));
    }
    __Vtemp4463[5U] = ((0x3ffe0000U & ((((0x13ffU < 
                                          (0x1fffU 
                                           & (0x1000U 
                                              ^ (((
                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[3U] 
                                                   << 0xeU) 
                                                  | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[2U] 
                                                     >> 0x12U)) 
                                                 - (IData)(0x3ffU))))) 
                                         | ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[6U] 
                                             >> 8U) 
                                            & (0x7feU 
                                               == (0x1fffU 
                                                   & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[3U] 
                                                       << 0xeU) 
                                                      | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[2U] 
                                                         >> 0x12U))))))
                                         ? ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[3U] 
                                             << 0xeU) 
                                            | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[2U] 
                                               >> 0x12U))
                                         : ((0x1000U 
                                             >= (0x1fffU 
                                                 & (0x1000U 
                                                    ^ 
                                                    ((IData)(1U) 
                                                     - (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_exponent___05Fh107939)))))
                                             ? ((1U 
                                                 == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__msb_zeros___05Fh107937))
                                                 ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_exponent___05Fh107939)
                                                 : 
                                                ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__INV_1_MINUS_IF_inst_dpfm_add_sub_ff_input_regi_ETC___05F_d2091)
                                                  ? 
                                                 ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_exponent___05Fh107939) 
                                                  - 
                                                  ((IData)(1U) 
                                                   + 
                                                   (~ 
                                                    ((IData)(1U) 
                                                     - (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_exponent___05Fh107939)))))
                                                  : 
                                                 ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_exponent___05Fh107939) 
                                                  - 
                                                  ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__msb_zeros___05Fh107937) 
                                                   - (IData)(1U)))))
                                             : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_exponent___05Fh107939) 
                                                + ((IData)(1U) 
                                                   - (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_exponent___05Fh107939))))) 
                                       << 0x11U)) | 
                       ((0x3fU & (__Vtemp4459[2U] >> 0x1aU)) 
                        | (0x1ffc0U & (__Vtemp4459[3U] 
                                       << 6U))));
    __Vtemp4466[0U] = ((0xfffff000U & ((0xfffc0000U 
                                        & ((IData)(
                                                   (((QData)((IData)(
                                                                     vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[2U])) 
                                                     << 0x2fU) 
                                                    | (((QData)((IData)(
                                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[1U])) 
                                                        << 0xfU) 
                                                       | ((QData)((IData)(
                                                                          vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[0U])) 
                                                          >> 0x11U)))) 
                                           << 0x12U)) 
                                       | ((0x3e000U 
                                           & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[0U] 
                                              << 4U)) 
                                          | (0x1000U 
                                             & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[0U] 
                                                << 7U))))) 
                       | ((0xc00U & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[0U] 
                                     << 8U)) | ((0x380U 
                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[0U] 
                                                    << 1U)) 
                                                | ((0x40U 
                                                    & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[0U] 
                                                       >> 0xaU)) 
                                                   | ((0x20U 
                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[0U] 
                                                          >> 9U)) 
                                                      | ((0x10U 
                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[0U] 
                                                             >> 0xbU)) 
                                                         | (((((0x13ffU 
                                                                < 
                                                                (0x1fffU 
                                                                 & (0x1000U 
                                                                    ^ 
                                                                    (((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[3U] 
                                                                       << 0xeU) 
                                                                      | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[2U] 
                                                                         >> 0x12U)) 
                                                                     - (IData)(0x3ffU))))) 
                                                               << 3U) 
                                                              | (0x7fffff8U 
                                                                 & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[6U] 
                                                                     >> 5U) 
                                                                    & ((0x7feU 
                                                                        == 
                                                                        (0x1fffU 
                                                                         & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[3U] 
                                                                             << 0xeU) 
                                                                            | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[2U] 
                                                                               >> 0x12U)))) 
                                                                       << 3U)))) 
                                                             & (((~ 
                                                                  (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[0U] 
                                                                   >> 2U)) 
                                                                 | (~ 
                                                                    (((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[2U] 
                                                                       >> 0x11U) 
                                                                      ^ 
                                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[2U] 
                                                                       >> 0x10U)) 
                                                                     ^ 
                                                                     (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[0U] 
                                                                      >> 5U)))) 
                                                                << 3U)) 
                                                            | (((((((0x13ffU 
                                                                     >= 
                                                                     (0x1fffU 
                                                                      & (0x1000U 
                                                                         ^ 
                                                                         (((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[3U] 
                                                                            << 0xeU) 
                                                                           | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[2U] 
                                                                              >> 0x12U)) 
                                                                          - (IData)(0x3ffU))))) 
                                                                    & ((~ 
                                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[6U] 
                                                                         >> 8U)) 
                                                                       | (0x7feU 
                                                                          != 
                                                                          (0x1fffU 
                                                                           & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[3U] 
                                                                               << 0xeU) 
                                                                              | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[2U] 
                                                                                >> 0x12U)))))) 
                                                                   & (0xbccU 
                                                                      > 
                                                                      (0x1fffU 
                                                                       & (0x1000U 
                                                                          ^ 
                                                                          (((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[3U] 
                                                                             << 0xeU) 
                                                                            | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[2U] 
                                                                               >> 0x12U)) 
                                                                           - (IData)(0x3ffU)))))) 
                                                                  << 2U) 
                                                                 & ((((~ 
                                                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[0U] 
                                                                        >> 2U)) 
                                                                      << 2U) 
                                                                     | (0x3ffffcU 
                                                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[0U] 
                                                                           >> 0xaU))) 
                                                                    | (0x1ffffcU 
                                                                       & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[0U] 
                                                                          >> 0xbU)))) 
                                                                & ((~ 
                                                                    (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[0U] 
                                                                     >> 0xeU)) 
                                                                   << 2U)) 
                                                               | (3U 
                                                                  & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[0U])))))))));
    __Vtemp4466[1U] = ((0xfffU & ((IData)((((QData)((IData)(
                                                            vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[2U])) 
                                            << 0x2fU) 
                                           | (((QData)((IData)(
                                                               vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[1U])) 
                                               << 0xfU) 
                                              | ((QData)((IData)(
                                                                 vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[0U])) 
                                                 >> 0x11U)))) 
                                  >> 0xeU)) | (0xfffff000U 
                                               & ((0x3f000U 
                                                   & ((IData)(
                                                              (((QData)((IData)(
                                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[2U])) 
                                                                << 0x2fU) 
                                                               | (((QData)((IData)(
                                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[1U])) 
                                                                   << 0xfU) 
                                                                  | ((QData)((IData)(
                                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[0U])) 
                                                                     >> 0x11U)))) 
                                                      >> 0xeU)) 
                                                  | (0xfffc0000U 
                                                     & ((IData)(
                                                                ((((QData)((IData)(
                                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[2U])) 
                                                                   << 0x2fU) 
                                                                  | (((QData)((IData)(
                                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[1U])) 
                                                                      << 0xfU) 
                                                                     | ((QData)((IData)(
                                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[0U])) 
                                                                        >> 0x11U))) 
                                                                 >> 0x20U)) 
                                                        << 0x12U)))));
    __Vtemp4466[2U] = ((0xfffU & ((IData)(((((QData)((IData)(
                                                             vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[2U])) 
                                             << 0x2fU) 
                                            | (((QData)((IData)(
                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[1U])) 
                                                << 0xfU) 
                                               | ((QData)((IData)(
                                                                  vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[0U])) 
                                                  >> 0x11U))) 
                                           >> 0x20U)) 
                                  >> 0xeU)) | (0xfffff000U 
                                               & ((0xfffc0000U 
                                                   & (__Vtemp4459[0U] 
                                                      << 0x12U)) 
                                                  | (0x3f000U 
                                                     & ((IData)(
                                                                ((((QData)((IData)(
                                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[2U])) 
                                                                   << 0x2fU) 
                                                                  | (((QData)((IData)(
                                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[1U])) 
                                                                      << 0xfU) 
                                                                     | ((QData)((IData)(
                                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[0U])) 
                                                                        >> 0x11U))) 
                                                                 >> 0x20U)) 
                                                        >> 0xeU)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_stage2_D_IN[0U] 
        = __Vtemp4466[0U];
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_stage2_D_IN[1U] 
        = __Vtemp4466[1U];
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_stage2_D_IN[2U] 
        = __Vtemp4466[2U];
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_stage2_D_IN[3U] 
        = ((0xfffU & (__Vtemp4459[0U] >> 0xeU)) | (0xfffff000U 
                                                   & ((0x3f000U 
                                                       & (__Vtemp4459[0U] 
                                                          >> 0xeU)) 
                                                      | (0xfffc0000U 
                                                         & (__Vtemp4459[1U] 
                                                            << 0x12U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_stage2_D_IN[4U] 
        = ((0xfffU & (__Vtemp4459[1U] >> 0xeU)) | (0xfffff000U 
                                                   & ((0x3f000U 
                                                       & (__Vtemp4459[1U] 
                                                          >> 0xeU)) 
                                                      | (0xfffc0000U 
                                                         & (__Vtemp4459[2U] 
                                                            << 0x12U)))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_stage2_D_IN[5U] 
        = ((0xfffU & (__Vtemp4459[2U] >> 0xeU)) | (0xfffff000U 
                                                   & (__Vtemp4463[5U] 
                                                      << 0xcU)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_stage2_D_IN[6U] 
        = (0xfffU & ((0x800U & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[2U] 
                                >> 6U)) | ((0x400U 
                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_input_register[0U] 
                                               << 6U)) 
                                           | (__Vtemp4463[5U] 
                                              >> 0x14U))));
    __Vtemp4467[1U] = ((0xffffffe0U & ((IData)((0x1ffffffffffffULL 
                                                & (((0x27fU 
                                                     < 
                                                     (0x3ffU 
                                                      & (0x200U 
                                                         ^ 
                                                         (((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[2U] 
                                                            << 0xeU) 
                                                           | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[1U] 
                                                              >> 0x12U)) 
                                                          - (IData)(0x7fU))))) 
                                                    | ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[3U] 
                                                        >> 0xbU) 
                                                       & (0xfeU 
                                                          == 
                                                          (0x3ffU 
                                                           & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[2U] 
                                                               << 0xeU) 
                                                              | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[1U] 
                                                                 >> 0x12U))))))
                                                    ? 
                                                   (0x1fffffffffffeULL 
                                                    & (((QData)((IData)(
                                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[3U])) 
                                                        << 0x25U) 
                                                       | (((QData)((IData)(
                                                                           vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[2U])) 
                                                           << 5U) 
                                                          | (0x1ffffffffeULL 
                                                             & ((QData)((IData)(
                                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[1U])) 
                                                                >> 0x1bU)))))
                                                    : 
                                                   ((0x200U 
                                                     >= 
                                                     (0x3ffU 
                                                      & (0x200U 
                                                         ^ 
                                                         ((IData)(1U) 
                                                          - (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_exponent___05Fh25348)))))
                                                     ? 
                                                    ((1U 
                                                      == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__msb_zeros___05Fh25346))
                                                      ? vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_mantissa___05Fh25350
                                                      : 
                                                     ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__INV_1_MINUS_IF_inst_spfm_add_sub_ff_input_regi_ETC___05F_d572)
                                                       ? 
                                                      ((0x30U 
                                                        >= 
                                                        (0x3ffU 
                                                         & ((IData)(1U) 
                                                            + 
                                                            (~ 
                                                             ((IData)(1U) 
                                                              - (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_exponent___05Fh25348))))))
                                                        ? 
                                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_mantissa___05Fh25350 
                                                        << 
                                                        (0x3ffU 
                                                         & ((IData)(1U) 
                                                            + 
                                                            (~ 
                                                             ((IData)(1U) 
                                                              - (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_exponent___05Fh25348))))))
                                                        : 0ULL)
                                                       : 
                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_mantissa___05Fh25350 
                                                       << 
                                                       (0x3fU 
                                                        & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__msb_zeros___05Fh25346) 
                                                           - (IData)(1U))))))
                                                     : 
                                                    ((0x1fffffffffffeULL 
                                                      & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_inst_spfm_add_sub_ff_input_register_read___05F5_ETC___05F_d590) 
                                                     | (QData)((IData)(
                                                                       (1U 
                                                                        & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_inst_spfm_add_sub_ff_input_register_read___05F5_ETC___05F_d590) 
                                                                           | (((0x3ffU 
                                                                                & (0x200U 
                                                                                ^ 
                                                                                ((IData)(1U) 
                                                                                - (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_exponent___05Fh25348)))) 
                                                                               > 
                                                                               (0x200U 
                                                                                ^ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lsb_zeros___05Fh25352))) 
                                                                              | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_mantissa___05Fh25350))))))))))) 
                                       << 5U)) | (IData)(
                                                         ((((QData)((IData)(
                                                                            ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[1U] 
                                                                              << 0xfU) 
                                                                             | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[0U] 
                                                                                >> 0x11U)))) 
                                                            << 5U) 
                                                           | (QData)((IData)(
                                                                             (0x1fU 
                                                                              & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[1U] 
                                                                                << 0x17U) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[0U] 
                                                                                >> 9U)))))) 
                                                          >> 0x20U)));
    __Vtemp4467[2U] = ((0x1fU & ((IData)((0x1ffffffffffffULL 
                                          & (((0x27fU 
                                               < (0x3ffU 
                                                  & (0x200U 
                                                     ^ 
                                                     (((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[2U] 
                                                        << 0xeU) 
                                                       | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[1U] 
                                                          >> 0x12U)) 
                                                      - (IData)(0x7fU))))) 
                                              | ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[3U] 
                                                  >> 0xbU) 
                                                 & (0xfeU 
                                                    == 
                                                    (0x3ffU 
                                                     & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[2U] 
                                                         << 0xeU) 
                                                        | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[1U] 
                                                           >> 0x12U))))))
                                              ? (0x1fffffffffffeULL 
                                                 & (((QData)((IData)(
                                                                     vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[3U])) 
                                                     << 0x25U) 
                                                    | (((QData)((IData)(
                                                                        vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[2U])) 
                                                        << 5U) 
                                                       | (0x1ffffffffeULL 
                                                          & ((QData)((IData)(
                                                                             vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[1U])) 
                                                             >> 0x1bU)))))
                                              : ((0x200U 
                                                  >= 
                                                  (0x3ffU 
                                                   & (0x200U 
                                                      ^ 
                                                      ((IData)(1U) 
                                                       - (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_exponent___05Fh25348)))))
                                                  ? 
                                                 ((1U 
                                                   == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__msb_zeros___05Fh25346))
                                                   ? vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_mantissa___05Fh25350
                                                   : 
                                                  ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__INV_1_MINUS_IF_inst_spfm_add_sub_ff_input_regi_ETC___05F_d572)
                                                    ? 
                                                   ((0x30U 
                                                     >= 
                                                     (0x3ffU 
                                                      & ((IData)(1U) 
                                                         + 
                                                         (~ 
                                                          ((IData)(1U) 
                                                           - (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_exponent___05Fh25348))))))
                                                     ? 
                                                    (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_mantissa___05Fh25350 
                                                     << 
                                                     (0x3ffU 
                                                      & ((IData)(1U) 
                                                         + 
                                                         (~ 
                                                          ((IData)(1U) 
                                                           - (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_exponent___05Fh25348))))))
                                                     : 0ULL)
                                                    : 
                                                   (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_mantissa___05Fh25350 
                                                    << 
                                                    (0x3fU 
                                                     & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__msb_zeros___05Fh25346) 
                                                        - (IData)(1U))))))
                                                  : 
                                                 ((0x1fffffffffffeULL 
                                                   & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_inst_spfm_add_sub_ff_input_register_read___05F5_ETC___05F_d590) 
                                                  | (QData)((IData)(
                                                                    (1U 
                                                                     & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_inst_spfm_add_sub_ff_input_register_read___05F5_ETC___05F_d590) 
                                                                        | (((0x3ffU 
                                                                             & (0x200U 
                                                                                ^ 
                                                                                ((IData)(1U) 
                                                                                - (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_exponent___05Fh25348)))) 
                                                                            > 
                                                                            (0x200U 
                                                                             ^ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lsb_zeros___05Fh25352))) 
                                                                           | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_mantissa___05Fh25350))))))))))) 
                                 >> 0x1bU)) | (0xffffffe0U 
                                               & ((IData)(
                                                          ((0x1ffffffffffffULL 
                                                            & (((0x27fU 
                                                                 < 
                                                                 (0x3ffU 
                                                                  & (0x200U 
                                                                     ^ 
                                                                     (((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[2U] 
                                                                        << 0xeU) 
                                                                       | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[1U] 
                                                                          >> 0x12U)) 
                                                                      - (IData)(0x7fU))))) 
                                                                | ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[3U] 
                                                                    >> 0xbU) 
                                                                   & (0xfeU 
                                                                      == 
                                                                      (0x3ffU 
                                                                       & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[2U] 
                                                                           << 0xeU) 
                                                                          | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[1U] 
                                                                             >> 0x12U))))))
                                                                ? 
                                                               (0x1fffffffffffeULL 
                                                                & (((QData)((IData)(
                                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[3U])) 
                                                                    << 0x25U) 
                                                                   | (((QData)((IData)(
                                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[2U])) 
                                                                       << 5U) 
                                                                      | (0x1ffffffffeULL 
                                                                         & ((QData)((IData)(
                                                                                vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[1U])) 
                                                                            >> 0x1bU)))))
                                                                : 
                                                               ((0x200U 
                                                                 >= 
                                                                 (0x3ffU 
                                                                  & (0x200U 
                                                                     ^ 
                                                                     ((IData)(1U) 
                                                                      - (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_exponent___05Fh25348)))))
                                                                 ? 
                                                                ((1U 
                                                                  == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__msb_zeros___05Fh25346))
                                                                  ? vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_mantissa___05Fh25350
                                                                  : 
                                                                 ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__INV_1_MINUS_IF_inst_spfm_add_sub_ff_input_regi_ETC___05F_d572)
                                                                   ? 
                                                                  ((0x30U 
                                                                    >= 
                                                                    (0x3ffU 
                                                                     & ((IData)(1U) 
                                                                        + 
                                                                        (~ 
                                                                         ((IData)(1U) 
                                                                          - (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_exponent___05Fh25348))))))
                                                                    ? 
                                                                   (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_mantissa___05Fh25350 
                                                                    << 
                                                                    (0x3ffU 
                                                                     & ((IData)(1U) 
                                                                        + 
                                                                        (~ 
                                                                         ((IData)(1U) 
                                                                          - (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_exponent___05Fh25348))))))
                                                                    : 0ULL)
                                                                   : 
                                                                  (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_mantissa___05Fh25350 
                                                                   << 
                                                                   (0x3fU 
                                                                    & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__msb_zeros___05Fh25346) 
                                                                       - (IData)(1U))))))
                                                                 : 
                                                                ((0x1fffffffffffeULL 
                                                                  & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_inst_spfm_add_sub_ff_input_register_read___05F5_ETC___05F_d590) 
                                                                 | (QData)((IData)(
                                                                                (1U 
                                                                                & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_inst_spfm_add_sub_ff_input_register_read___05F5_ETC___05F_d590) 
                                                                                | (((0x3ffU 
                                                                                & (0x200U 
                                                                                ^ 
                                                                                ((IData)(1U) 
                                                                                - (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_exponent___05Fh25348)))) 
                                                                                > 
                                                                                (0x200U 
                                                                                ^ (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lsb_zeros___05Fh25352))) 
                                                                                | (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_mantissa___05Fh25350)))))))))) 
                                                           >> 0x20U)) 
                                                  << 5U)));
    __Vtemp4468[2U] = ((0xffc00000U & ((((0x27fU < 
                                          (0x3ffU & 
                                           (0x200U 
                                            ^ (((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[2U] 
                                                 << 0xeU) 
                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[1U] 
                                                   >> 0x12U)) 
                                               - (IData)(0x7fU))))) 
                                         | ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[3U] 
                                             >> 0xbU) 
                                            & (0xfeU 
                                               == (0x3ffU 
                                                   & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[2U] 
                                                       << 0xeU) 
                                                      | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[1U] 
                                                         >> 0x12U))))))
                                         ? ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[2U] 
                                             << 0xeU) 
                                            | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[1U] 
                                               >> 0x12U))
                                         : ((0x200U 
                                             >= (0x3ffU 
                                                 & (0x200U 
                                                    ^ 
                                                    ((IData)(1U) 
                                                     - (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_exponent___05Fh25348)))))
                                             ? ((1U 
                                                 == (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__msb_zeros___05Fh25346))
                                                 ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_exponent___05Fh25348)
                                                 : 
                                                ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__INV_1_MINUS_IF_inst_spfm_add_sub_ff_input_regi_ETC___05F_d572)
                                                  ? 
                                                 ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_exponent___05Fh25348) 
                                                  - 
                                                  ((IData)(1U) 
                                                   + 
                                                   (~ 
                                                    ((IData)(1U) 
                                                     - (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_exponent___05Fh25348)))))
                                                  : 
                                                 ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_exponent___05Fh25348) 
                                                  - 
                                                  ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__msb_zeros___05Fh25346) 
                                                   - (IData)(1U)))))
                                             : ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_exponent___05Fh25348) 
                                                + ((IData)(1U) 
                                                   - (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_product_exponent___05Fh25348))))) 
                                       << 0x16U)) | 
                       __Vtemp4467[2U]);
    __Vtemp4469[0U] = ((0xffffe000U & ((IData)((((QData)((IData)(
                                                                 ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[1U] 
                                                                   << 0xfU) 
                                                                  | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[0U] 
                                                                     >> 0x11U)))) 
                                                 << 5U) 
                                                | (QData)((IData)(
                                                                  (0x1fU 
                                                                   & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[1U] 
                                                                       << 0x17U) 
                                                                      | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[0U] 
                                                                         >> 9U))))))) 
                                       << 0xdU)) | 
                       ((0x1000U & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[0U] 
                                    << 7U)) | ((0xc00U 
                                                & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[0U] 
                                                   << 8U)) 
                                               | ((0x380U 
                                                   & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[0U] 
                                                      << 1U)) 
                                                  | ((0x40U 
                                                      & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[0U] 
                                                         >> 0xaU)) 
                                                     | ((0x20U 
                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[0U] 
                                                            >> 9U)) 
                                                        | ((0x10U 
                                                            & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[0U] 
                                                               >> 0xbU)) 
                                                           | (((((0x27fU 
                                                                  < 
                                                                  (0x3ffU 
                                                                   & (0x200U 
                                                                      ^ 
                                                                      (((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[2U] 
                                                                         << 0xeU) 
                                                                        | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[1U] 
                                                                           >> 0x12U)) 
                                                                       - (IData)(0x7fU))))) 
                                                                 << 3U) 
                                                                | (0xfffff8U 
                                                                   & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[3U] 
                                                                       >> 8U) 
                                                                      & ((0xfeU 
                                                                          == 
                                                                          (0x3ffU 
                                                                           & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[2U] 
                                                                               << 0xeU) 
                                                                              | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[1U] 
                                                                                >> 0x12U)))) 
                                                                         << 3U)))) 
                                                               & (((~ 
                                                                    (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[0U] 
                                                                     >> 2U)) 
                                                                   | (~ 
                                                                      (((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[1U] 
                                                                         >> 0x11U) 
                                                                        ^ 
                                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[1U] 
                                                                         >> 0x10U)) 
                                                                       ^ 
                                                                       (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[0U] 
                                                                        >> 5U)))) 
                                                                  << 3U)) 
                                                              | (((((((0x27fU 
                                                                       >= 
                                                                       (0x3ffU 
                                                                        & (0x200U 
                                                                           ^ 
                                                                           (((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[2U] 
                                                                              << 0xeU) 
                                                                             | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[1U] 
                                                                                >> 0x12U)) 
                                                                            - (IData)(0x7fU))))) 
                                                                      & ((~ 
                                                                          (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[3U] 
                                                                           >> 0xbU)) 
                                                                         | (0xfeU 
                                                                            != 
                                                                            (0x3ffU 
                                                                             & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[2U] 
                                                                                << 0xeU) 
                                                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[1U] 
                                                                                >> 0x12U)))))) 
                                                                     & (0x169U 
                                                                        > 
                                                                        (0x3ffU 
                                                                         & (0x200U 
                                                                            ^ 
                                                                            (((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[2U] 
                                                                               << 0xeU) 
                                                                              | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[1U] 
                                                                                >> 0x12U)) 
                                                                             - (IData)(0x7fU)))))) 
                                                                    << 2U) 
                                                                   & ((((~ 
                                                                         (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[0U] 
                                                                          >> 2U)) 
                                                                        << 2U) 
                                                                       | (0x3ffffcU 
                                                                          & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[0U] 
                                                                             >> 0xaU))) 
                                                                      | (0x1ffffcU 
                                                                         & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[0U] 
                                                                            >> 0xbU)))) 
                                                                  & ((~ 
                                                                      (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[0U] 
                                                                       >> 0xeU)) 
                                                                     << 2U)) 
                                                                 | (3U 
                                                                    & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[0U]))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_stage2_D_IN[0U] 
        = __Vtemp4469[0U];
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_stage2_D_IN[1U] 
        = ((0x1fffU & ((IData)((((QData)((IData)(((
                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[1U] 
                                                   << 0xfU) 
                                                  | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[0U] 
                                                     >> 0x11U)))) 
                                 << 5U) | (QData)((IData)(
                                                          (0x1fU 
                                                           & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[1U] 
                                                               << 0x17U) 
                                                              | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[0U] 
                                                                 >> 9U))))))) 
                       >> 0x13U)) | (0xffffe000U & 
                                     (__Vtemp4467[1U] 
                                      << 0xdU)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_stage2_D_IN[2U] 
        = ((0x1fffU & (__Vtemp4467[1U] >> 0x13U)) | 
           (0xffffe000U & (__Vtemp4468[2U] << 0xdU)));
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_stage2_D_IN[3U] 
        = ((0x4000U & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[1U] 
                       >> 3U)) | ((0x2000U & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_input_register[0U] 
                                              << 9U)) 
                                  | (0x1fffU & (__Vtemp4468[2U] 
                                                >> 0x13U))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__x___05Fh89999 
        = (0x3ffffffffffffffULL & ((1U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT___theResult___05F___05Fh89251 
                                                  >> 0x39U)))
                                    ? (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT___theResult___05F___05Fh89251 
                                       + (1ULL | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__x___05Fh89560 
                                                  << 1U)))
                                    : vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT___theResult___05F___05Fh89251));
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__x___05Fh16742 
        = (0x1fffffffU & ((0x10000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT___theResult___05F___05Fh15994)
                           ? (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT___theResult___05F___05Fh15994 
                              + (1U | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__x___05Fh16303 
                                       << 1U))) : vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT___theResult___05F___05Fh15994));
    if ((1U & (IData)((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT___theResult___05F___05F_4___05Fh87416 
                       >> 0x35U)))) {
        vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_exponent___05Fh87418 
            = (0x1fffU & ((IData)(1U) + ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfpu_divider_rg_stage3[1U] 
                                          << 0x13U) 
                                         | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfpu_divider_rg_stage3[0U] 
                                            >> 0xdU))));
        vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_IF_IF_inst_dpfpu_divider_rg_stage3_675_BITS_ETC___05F_d1728 
            = (0x1fffffffffffffULL & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT___theResult___05F___05F_4___05Fh87416 
                                      >> 1U));
    } else {
        vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_exponent___05Fh87418 
            = (0x1fffU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfpu_divider_rg_stage3[1U] 
                           << 0x13U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfpu_divider_rg_stage3[0U] 
                                        >> 0xdU)));
        vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_IF_IF_inst_dpfpu_divider_rg_stage3_675_BITS_ETC___05F_d1728 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT___theResult___05F___05F_4___05Fh87416;
    }
    if ((0x1000000U & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT___theResult___05F___05F_4___05Fh14158)) {
        vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_exponent___05Fh14160 
            = (0x3ffU & ((IData)(1U) + ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfpu_divider_rg_stage3[1U] 
                                         << 0x13U) 
                                        | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfpu_divider_rg_stage3[0U] 
                                           >> 0xdU))));
        vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_IF_IF_inst_spfpu_divider_rg_stage3_72_BITS___05FETC___05F_d325 
            = (0xffffffU & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT___theResult___05F___05F_4___05Fh14158 
                            >> 1U));
    } else {
        vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_exponent___05Fh14160 
            = (0x3ffU & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfpu_divider_rg_stage3[1U] 
                          << 0x13U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfpu_divider_rg_stage3[0U] 
                                       >> 0xdU)));
        vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_IF_IF_inst_spfpu_divider_rg_stage3_72_BITS___05FETC___05F_d325 
            = vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT___theResult___05F___05F_4___05Fh14158;
    }
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT___theResult___05F___05F_5___05Fh193919 
        = (0x3fffffffffffffULL & ((1U & ((0U == (7U 
                                                 & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_stage5[1U] 
                                                     << 0xcU) 
                                                    | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_stage5[0U] 
                                                       >> 0x14U))))
                                          ? ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_inst_dpfm_add_sub_ff_stage5_read___05F156_BIT_1_ETC___05F_d3200[3U] 
                                              >> 9U) 
                                             & (((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_inst_dpfm_add_sub_ff_stage5_read___05F156_BIT_1_ETC___05F_d3200[3U] 
                                                  >> 0xaU) 
                                                 | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_inst_dpfm_add_sub_ff_stage5_read___05F156_BIT_1_ETC___05F_d3200[3U] 
                                                    >> 8U)) 
                                                | (0U 
                                                   != 
                                                   (((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_inst_dpfm_add_sub_ff_stage5_read___05F156_BIT_1_ETC___05F_d3200[0U] 
                                                      | vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_inst_dpfm_add_sub_ff_stage5_read___05F156_BIT_1_ETC___05F_d3200[1U]) 
                                                     | vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_inst_dpfm_add_sub_ff_stage5_read___05F156_BIT_1_ETC___05F_d3200[2U]) 
                                                    | (0xffU 
                                                       & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_inst_dpfm_add_sub_ff_stage5_read___05F156_BIT_1_ETC___05F_d3200[3U])))))
                                          : ((2U == 
                                              (7U & 
                                               ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_stage5[1U] 
                                                 << 0xcU) 
                                                | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_stage5[0U] 
                                                   >> 0x14U))))
                                              ? ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_inexact___05Fh193917) 
                                                 & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_stage5[0U] 
                                                    >> 0x17U))
                                              : ((4U 
                                                  == 
                                                  (7U 
                                                   & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_stage5[1U] 
                                                       << 0xcU) 
                                                      | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_stage5[0U] 
                                                         >> 0x14U))))
                                                  ? 
                                                 (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_inst_dpfm_add_sub_ff_stage5_read___05F156_BIT_1_ETC___05F_d3200[3U] 
                                                  >> 9U)
                                                  : 
                                                 ((3U 
                                                   == 
                                                   (7U 
                                                    & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_stage5[1U] 
                                                        << 0xcU) 
                                                       | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_stage5[0U] 
                                                          >> 0x14U)))) 
                                                  & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_inexact___05Fh193917) 
                                                     & (~ 
                                                        (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_dpfm_add_sub_ff_stage5[0U] 
                                                         >> 0x17U))))))))
                                   ? (1ULL + (((QData)((IData)(
                                                               vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_inst_dpfm_add_sub_ff_stage5_read___05F156_BIT_1_ETC___05F_d3200[4U])) 
                                               << 0x16U) 
                                              | ((QData)((IData)(
                                                                 vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_inst_dpfm_add_sub_ff_stage5_read___05F156_BIT_1_ETC___05F_d3200[3U])) 
                                                 >> 0xaU)))
                                   : (((QData)((IData)(
                                                       vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_inst_dpfm_add_sub_ff_stage5_read___05F156_BIT_1_ETC___05F_d3200[4U])) 
                                       << 0x16U) | 
                                      ((QData)((IData)(
                                                       vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_inst_dpfm_add_sub_ff_stage5_read___05F156_BIT_1_ETC___05F_d3200[3U])) 
                                       >> 0xaU))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT___theResult___05F___05F_5___05Fh65537 
        = (0x1ffffffU & ((1U & ((0U == (7U & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_stage5[1U] 
                                               << 0xdU) 
                                              | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_stage5[0U] 
                                                 >> 0x13U))))
                                 ? ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_inst_spfm_add_sub_ff_stage5_read___05F173_BIT_9_ETC___05F_d1217[1U] 
                                     >> 0xfU) & (((
                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_inst_spfm_add_sub_ff_stage5_read___05F173_BIT_9_ETC___05F_d1217[1U] 
                                                   >> 0x10U) 
                                                  | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_inst_spfm_add_sub_ff_stage5_read___05F173_BIT_9_ETC___05F_d1217[1U] 
                                                     >> 0xeU)) 
                                                 | (0ULL 
                                                    != 
                                                    (0x3fffffffffffULL 
                                                     & (((QData)((IData)(
                                                                         vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_inst_spfm_add_sub_ff_stage5_read___05F173_BIT_9_ETC___05F_d1217[1U])) 
                                                         << 0x20U) 
                                                        | (QData)((IData)(
                                                                          vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_inst_spfm_add_sub_ff_stage5_read___05F173_BIT_9_ETC___05F_d1217[0U])))))))
                                 : ((2U == (7U & ((
                                                   vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_stage5[1U] 
                                                   << 0xdU) 
                                                  | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_stage5[0U] 
                                                     >> 0x13U))))
                                     ? ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_inexact___05Fh65535) 
                                        & (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_stage5[0U] 
                                           >> 0x16U))
                                     : ((4U == (7U 
                                                & ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_stage5[1U] 
                                                    << 0xdU) 
                                                   | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_stage5[0U] 
                                                      >> 0x13U))))
                                         ? (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_inst_spfm_add_sub_ff_stage5_read___05F173_BIT_9_ETC___05F_d1217[1U] 
                                            >> 0xfU)
                                         : ((3U == 
                                             (7U & 
                                              ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_stage5[1U] 
                                                << 0xdU) 
                                               | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_stage5[0U] 
                                                  >> 0x13U)))) 
                                            & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_inexact___05Fh65535) 
                                               & (~ 
                                                  (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__inst_spfm_add_sub_ff_stage5[0U] 
                                                   >> 0x16U))))))))
                          ? ((IData)(1U) + ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_inst_spfm_add_sub_ff_stage5_read___05F173_BIT_9_ETC___05F_d1217[2U] 
                                             << 0x10U) 
                                            | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_inst_spfm_add_sub_ff_stage5_read___05F173_BIT_9_ETC___05F_d1217[1U] 
                                               >> 0x10U)))
                          : ((vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_inst_spfm_add_sub_ff_stage5_read___05F173_BIT_9_ETC___05F_d1217[2U] 
                              << 0x10U) | (vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_inst_spfm_add_sub_ff_stage5_read___05F173_BIT_9_ETC___05F_d1217[1U] 
                                           >> 0x10U))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__x___05Fh153120 
        = ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[0U])
            ? 0U : ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[0U])
                     ? 1U : ((4U & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[0U])
                              ? 2U : ((8U & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[0U])
                                       ? 3U : ((0x10U 
                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[0U])
                                                ? 4U
                                                : (
                                                   (0x20U 
                                                    & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[0U])
                                                    ? 5U
                                                    : 
                                                   ((0x40U 
                                                     & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[0U])
                                                     ? 6U
                                                     : 
                                                    ((0x80U 
                                                      & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[0U])
                                                      ? 7U
                                                      : 
                                                     ((0x100U 
                                                       & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[0U])
                                                       ? 8U
                                                       : 
                                                      ((0x200U 
                                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[0U])
                                                        ? 9U
                                                        : 
                                                       ((0x400U 
                                                         & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[0U])
                                                         ? 0xaU
                                                         : 
                                                        ((0x800U 
                                                          & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[0U])
                                                          ? 0xbU
                                                          : 
                                                         ((0x1000U 
                                                           & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[0U])
                                                           ? 0xcU
                                                           : 
                                                          ((0x2000U 
                                                            & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[0U])
                                                            ? 0xdU
                                                            : 
                                                           ((0x4000U 
                                                             & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[0U])
                                                             ? 0xeU
                                                             : 
                                                            ((0x8000U 
                                                              & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[0U])
                                                              ? 0xfU
                                                              : 
                                                             ((0x10000U 
                                                               & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[0U])
                                                               ? 0x10U
                                                               : 
                                                              ((0x20000U 
                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[0U])
                                                                ? 0x11U
                                                                : 
                                                               ((0x40000U 
                                                                 & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[0U])
                                                                 ? 0x12U
                                                                 : 
                                                                ((0x80000U 
                                                                  & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[0U])
                                                                  ? 0x13U
                                                                  : 
                                                                 ((0x100000U 
                                                                   & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[0U])
                                                                   ? 0x14U
                                                                   : 
                                                                  ((0x200000U 
                                                                    & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[0U])
                                                                    ? 0x15U
                                                                    : 
                                                                   ((0x400000U 
                                                                     & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[0U])
                                                                     ? 0x16U
                                                                     : 
                                                                    ((0x800000U 
                                                                      & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[0U])
                                                                      ? 0x17U
                                                                      : 
                                                                     ((0x1000000U 
                                                                       & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[0U])
                                                                       ? 0x18U
                                                                       : 
                                                                      ((0x2000000U 
                                                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[0U])
                                                                        ? 0x19U
                                                                        : 
                                                                       ((0x4000000U 
                                                                         & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[0U])
                                                                         ? 0x1aU
                                                                         : 
                                                                        ((0x8000000U 
                                                                          & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[0U])
                                                                          ? 0x1bU
                                                                          : 
                                                                         ((0x10000000U 
                                                                           & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[0U])
                                                                           ? 0x1cU
                                                                           : 
                                                                          ((0x20000000U 
                                                                            & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[0U])
                                                                            ? 0x1dU
                                                                            : 
                                                                           ((0x40000000U 
                                                                             & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[0U])
                                                                             ? 0x1eU
                                                                             : 
                                                                            ((0x80000000U 
                                                                              & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[0U])
                                                                              ? 0x1fU
                                                                              : 
                                                                             ((1U 
                                                                               & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[1U])
                                                                               ? 0x20U
                                                                               : 
                                                                              ((2U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[1U])
                                                                                ? 0x21U
                                                                                : 
                                                                               ((4U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[1U])
                                                                                 ? 0x22U
                                                                                 : 
                                                                                ((8U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[1U])
                                                                                 ? 0x23U
                                                                                 : 
                                                                                ((0x10U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[1U])
                                                                                 ? 0x24U
                                                                                 : 
                                                                                ((0x20U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[1U])
                                                                                 ? 0x25U
                                                                                 : 
                                                                                ((0x40U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[1U])
                                                                                 ? 0x26U
                                                                                 : 
                                                                                ((0x80U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[1U])
                                                                                 ? 0x27U
                                                                                 : 
                                                                                ((0x100U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[1U])
                                                                                 ? 0x28U
                                                                                 : 
                                                                                ((0x200U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[1U])
                                                                                 ? 0x29U
                                                                                 : 
                                                                                ((0x400U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[1U])
                                                                                 ? 0x2aU
                                                                                 : 
                                                                                ((0x800U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[1U])
                                                                                 ? 0x2bU
                                                                                 : 
                                                                                ((0x1000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[1U])
                                                                                 ? 0x2cU
                                                                                 : 
                                                                                ((0x2000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[1U])
                                                                                 ? 0x2dU
                                                                                 : 
                                                                                ((0x4000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[1U])
                                                                                 ? 0x2eU
                                                                                 : 
                                                                                ((0x8000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[1U])
                                                                                 ? 0x2fU
                                                                                 : 
                                                                                ((0x10000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[1U])
                                                                                 ? 0x30U
                                                                                 : 
                                                                                ((0x20000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[1U])
                                                                                 ? 0x31U
                                                                                 : 
                                                                                ((0x40000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[1U])
                                                                                 ? 0x32U
                                                                                 : 
                                                                                ((0x80000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[1U])
                                                                                 ? 0x33U
                                                                                 : 
                                                                                ((0x100000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[1U])
                                                                                 ? 0x34U
                                                                                 : 
                                                                                ((0x200000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[1U])
                                                                                 ? 0x35U
                                                                                 : 
                                                                                ((0x400000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[1U])
                                                                                 ? 0x36U
                                                                                 : 
                                                                                ((0x800000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[1U])
                                                                                 ? 0x37U
                                                                                 : 
                                                                                ((0x1000000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[1U])
                                                                                 ? 0x38U
                                                                                 : 
                                                                                ((0x2000000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[1U])
                                                                                 ? 0x39U
                                                                                 : 
                                                                                ((0x4000000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[1U])
                                                                                 ? 0x3aU
                                                                                 : 
                                                                                ((0x8000000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[1U])
                                                                                 ? 0x3bU
                                                                                 : 
                                                                                ((0x10000000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[1U])
                                                                                 ? 0x3cU
                                                                                 : 
                                                                                ((0x20000000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[1U])
                                                                                 ? 0x3dU
                                                                                 : 
                                                                                ((0x40000000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[1U])
                                                                                 ? 0x3eU
                                                                                 : 
                                                                                ((0x80000000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[1U])
                                                                                 ? 0x3fU
                                                                                 : 
                                                                                ((1U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[2U])
                                                                                 ? 0x40U
                                                                                 : 
                                                                                ((2U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[2U])
                                                                                 ? 0x41U
                                                                                 : 
                                                                                ((4U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[2U])
                                                                                 ? 0x42U
                                                                                 : 
                                                                                ((8U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[2U])
                                                                                 ? 0x43U
                                                                                 : 
                                                                                ((0x10U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[2U])
                                                                                 ? 0x44U
                                                                                 : 
                                                                                ((0x20U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[2U])
                                                                                 ? 0x45U
                                                                                 : 
                                                                                ((0x40U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[2U])
                                                                                 ? 0x46U
                                                                                 : 
                                                                                ((0x80U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[2U])
                                                                                 ? 0x47U
                                                                                 : 
                                                                                ((0x100U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[2U])
                                                                                 ? 0x48U
                                                                                 : 
                                                                                ((0x200U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[2U])
                                                                                 ? 0x49U
                                                                                 : 
                                                                                ((0x400U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[2U])
                                                                                 ? 0x4aU
                                                                                 : 
                                                                                ((0x800U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[2U])
                                                                                 ? 0x4bU
                                                                                 : 
                                                                                ((0x1000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[2U])
                                                                                 ? 0x4cU
                                                                                 : 
                                                                                ((0x2000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[2U])
                                                                                 ? 0x4dU
                                                                                 : 
                                                                                ((0x4000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[2U])
                                                                                 ? 0x4eU
                                                                                 : 
                                                                                ((0x8000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[2U])
                                                                                 ? 0x4fU
                                                                                 : 
                                                                                ((0x10000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[2U])
                                                                                 ? 0x50U
                                                                                 : 
                                                                                ((0x20000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[2U])
                                                                                 ? 0x51U
                                                                                 : 
                                                                                ((0x40000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[2U])
                                                                                 ? 0x52U
                                                                                 : 
                                                                                ((0x80000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[2U])
                                                                                 ? 0x53U
                                                                                 : 
                                                                                ((0x100000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[2U])
                                                                                 ? 0x54U
                                                                                 : 
                                                                                ((0x200000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[2U])
                                                                                 ? 0x55U
                                                                                 : 
                                                                                ((0x400000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[2U])
                                                                                 ? 0x56U
                                                                                 : 
                                                                                ((0x800000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[2U])
                                                                                 ? 0x57U
                                                                                 : 
                                                                                ((0x1000000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[2U])
                                                                                 ? 0x58U
                                                                                 : 
                                                                                ((0x2000000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[2U])
                                                                                 ? 0x59U
                                                                                 : 
                                                                                ((0x4000000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[2U])
                                                                                 ? 0x5aU
                                                                                 : 
                                                                                ((0x8000000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[2U])
                                                                                 ? 0x5bU
                                                                                 : 
                                                                                ((0x10000000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[2U])
                                                                                 ? 0x5cU
                                                                                 : 
                                                                                ((0x20000000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[2U])
                                                                                 ? 0x5dU
                                                                                 : 
                                                                                ((0x40000000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[2U])
                                                                                 ? 0x5eU
                                                                                 : 
                                                                                ((0x80000000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[2U])
                                                                                 ? 0x5fU
                                                                                 : 
                                                                                ((1U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[3U])
                                                                                 ? 0x60U
                                                                                 : 
                                                                                ((2U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[3U])
                                                                                 ? 0x61U
                                                                                 : 
                                                                                ((4U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[3U])
                                                                                 ? 0x62U
                                                                                 : 
                                                                                ((8U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[3U])
                                                                                 ? 0x63U
                                                                                 : 
                                                                                ((0x10U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[3U])
                                                                                 ? 0x64U
                                                                                 : 
                                                                                ((0x20U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[3U])
                                                                                 ? 0x65U
                                                                                 : 
                                                                                ((0x40U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[3U])
                                                                                 ? 0x66U
                                                                                 : 
                                                                                ((0x80U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[3U])
                                                                                 ? 0x67U
                                                                                 : 
                                                                                ((0x100U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[3U])
                                                                                 ? 0x68U
                                                                                 : 
                                                                                ((0x200U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[3U])
                                                                                 ? 0x69U
                                                                                 : 
                                                                                ((0x400U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[3U])
                                                                                 ? 0x6aU
                                                                                 : 
                                                                                ((0x800U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[3U])
                                                                                 ? 0x6bU
                                                                                 : 
                                                                                ((0x1000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[3U])
                                                                                 ? 0x6cU
                                                                                 : 
                                                                                ((0x2000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[3U])
                                                                                 ? 0x6dU
                                                                                 : 
                                                                                ((0x4000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[3U])
                                                                                 ? 0x6eU
                                                                                 : 
                                                                                ((0x8000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[3U])
                                                                                 ? 0x6fU
                                                                                 : 
                                                                                ((0x10000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[3U])
                                                                                 ? 0x70U
                                                                                 : 
                                                                                ((0x20000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[3U])
                                                                                 ? 0x71U
                                                                                 : 
                                                                                ((0x40000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[3U])
                                                                                 ? 0x72U
                                                                                 : 
                                                                                ((0x80000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[3U])
                                                                                 ? 0x73U
                                                                                 : 
                                                                                ((0x100000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[3U])
                                                                                 ? 0x74U
                                                                                 : 
                                                                                ((0x200000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[3U])
                                                                                 ? 0x75U
                                                                                 : 
                                                                                ((0x400000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[3U])
                                                                                 ? 0x76U
                                                                                 : 
                                                                                ((0x800000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[3U])
                                                                                 ? 0x77U
                                                                                 : 
                                                                                ((0x1000000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[3U])
                                                                                 ? 0x78U
                                                                                 : 
                                                                                ((0x2000000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[3U])
                                                                                 ? 0x79U
                                                                                 : 
                                                                                ((0x4000000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[3U])
                                                                                 ? 0x7aU
                                                                                 : 
                                                                                ((0x8000000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[3U])
                                                                                 ? 0x7bU
                                                                                 : 
                                                                                ((0x10000000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[3U])
                                                                                 ? 0x7cU
                                                                                 : 
                                                                                ((0x20000000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[3U])
                                                                                 ? 0x7dU
                                                                                 : 
                                                                                ((0x40000000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[3U])
                                                                                 ? 0x7eU
                                                                                 : 
                                                                                ((0x80000000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[3U])
                                                                                 ? 0x7fU
                                                                                 : 
                                                                                ((1U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[4U])
                                                                                 ? 0x80U
                                                                                 : 
                                                                                ((2U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[4U])
                                                                                 ? 0x81U
                                                                                 : 
                                                                                ((4U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[4U])
                                                                                 ? 0x82U
                                                                                 : 
                                                                                ((8U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[4U])
                                                                                 ? 0x83U
                                                                                 : 
                                                                                ((0x10U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[4U])
                                                                                 ? 0x84U
                                                                                 : 
                                                                                ((0x20U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[4U])
                                                                                 ? 0x85U
                                                                                 : 
                                                                                ((0x40U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[4U])
                                                                                 ? 0x86U
                                                                                 : 
                                                                                ((0x80U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[4U])
                                                                                 ? 0x87U
                                                                                 : 
                                                                                ((0x100U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[4U])
                                                                                 ? 0x88U
                                                                                 : 
                                                                                ((0x200U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[4U])
                                                                                 ? 0x89U
                                                                                 : 
                                                                                ((0x400U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[4U])
                                                                                 ? 0x8aU
                                                                                 : 
                                                                                ((0x800U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[4U])
                                                                                 ? 0x8bU
                                                                                 : 
                                                                                ((0x1000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[4U])
                                                                                 ? 0x8cU
                                                                                 : 
                                                                                ((0x2000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[4U])
                                                                                 ? 0x8dU
                                                                                 : 
                                                                                ((0x4000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[4U])
                                                                                 ? 0x8eU
                                                                                 : 
                                                                                ((0x8000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[4U])
                                                                                 ? 0x8fU
                                                                                 : 
                                                                                ((0x10000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[4U])
                                                                                 ? 0x90U
                                                                                 : 
                                                                                ((0x20000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[4U])
                                                                                 ? 0x91U
                                                                                 : 
                                                                                ((0x40000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[4U])
                                                                                 ? 0x92U
                                                                                 : 
                                                                                ((0x80000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[4U])
                                                                                 ? 0x93U
                                                                                 : 
                                                                                ((0x100000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[4U])
                                                                                 ? 0x94U
                                                                                 : 
                                                                                ((0x200000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[4U])
                                                                                 ? 0x95U
                                                                                 : 
                                                                                ((0x400000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[4U])
                                                                                 ? 0x96U
                                                                                 : 
                                                                                ((0x800000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[4U])
                                                                                 ? 0x97U
                                                                                 : 
                                                                                ((0x1000000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[4U])
                                                                                 ? 0x98U
                                                                                 : 
                                                                                ((0x2000000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[4U])
                                                                                 ? 0x99U
                                                                                 : 
                                                                                ((0x4000000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[4U])
                                                                                 ? 0x9aU
                                                                                 : 
                                                                                ((0x8000000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[4U])
                                                                                 ? 0x9bU
                                                                                 : 
                                                                                ((0x10000000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[4U])
                                                                                 ? 0x9cU
                                                                                 : 
                                                                                ((0x20000000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[4U])
                                                                                 ? 0x9dU
                                                                                 : 
                                                                                ((0x40000000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[4U])
                                                                                 ? 0x9eU
                                                                                 : 
                                                                                ((0x80000000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh118047[4U])
                                                                                 ? 0x9fU
                                                                                 : 0xa0U))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__exponent_difference___05Fh118048 
        = (0x1fffU & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_minuend___05Fh118044) 
                      - ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_inst_dpfm_add_sub_ff_stage2_read___05F373_BIT_5_ETC___05F_d2390)
                          ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__exponent2___05Fh118034)
                          : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__exponent3___05Fh118025))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__x___05Fh46575 
        = ((1U & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[0U])
            ? 0U : ((2U & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[0U])
                     ? 1U : ((4U & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[0U])
                              ? 2U : ((8U & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[0U])
                                       ? 3U : ((0x10U 
                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[0U])
                                                ? 4U
                                                : (
                                                   (0x20U 
                                                    & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[0U])
                                                    ? 5U
                                                    : 
                                                   ((0x40U 
                                                     & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[0U])
                                                     ? 6U
                                                     : 
                                                    ((0x80U 
                                                      & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[0U])
                                                      ? 7U
                                                      : 
                                                     ((0x100U 
                                                       & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[0U])
                                                       ? 8U
                                                       : 
                                                      ((0x200U 
                                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[0U])
                                                        ? 9U
                                                        : 
                                                       ((0x400U 
                                                         & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[0U])
                                                         ? 0xaU
                                                         : 
                                                        ((0x800U 
                                                          & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[0U])
                                                          ? 0xbU
                                                          : 
                                                         ((0x1000U 
                                                           & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[0U])
                                                           ? 0xcU
                                                           : 
                                                          ((0x2000U 
                                                            & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[0U])
                                                            ? 0xdU
                                                            : 
                                                           ((0x4000U 
                                                             & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[0U])
                                                             ? 0xeU
                                                             : 
                                                            ((0x8000U 
                                                              & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[0U])
                                                              ? 0xfU
                                                              : 
                                                             ((0x10000U 
                                                               & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[0U])
                                                               ? 0x10U
                                                               : 
                                                              ((0x20000U 
                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[0U])
                                                                ? 0x11U
                                                                : 
                                                               ((0x40000U 
                                                                 & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[0U])
                                                                 ? 0x12U
                                                                 : 
                                                                ((0x80000U 
                                                                  & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[0U])
                                                                  ? 0x13U
                                                                  : 
                                                                 ((0x100000U 
                                                                   & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[0U])
                                                                   ? 0x14U
                                                                   : 
                                                                  ((0x200000U 
                                                                    & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[0U])
                                                                    ? 0x15U
                                                                    : 
                                                                   ((0x400000U 
                                                                     & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[0U])
                                                                     ? 0x16U
                                                                     : 
                                                                    ((0x800000U 
                                                                      & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[0U])
                                                                      ? 0x17U
                                                                      : 
                                                                     ((0x1000000U 
                                                                       & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[0U])
                                                                       ? 0x18U
                                                                       : 
                                                                      ((0x2000000U 
                                                                        & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[0U])
                                                                        ? 0x19U
                                                                        : 
                                                                       ((0x4000000U 
                                                                         & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[0U])
                                                                         ? 0x1aU
                                                                         : 
                                                                        ((0x8000000U 
                                                                          & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[0U])
                                                                          ? 0x1bU
                                                                          : 
                                                                         ((0x10000000U 
                                                                           & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[0U])
                                                                           ? 0x1cU
                                                                           : 
                                                                          ((0x20000000U 
                                                                            & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[0U])
                                                                            ? 0x1dU
                                                                            : 
                                                                           ((0x40000000U 
                                                                             & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[0U])
                                                                             ? 0x1eU
                                                                             : 
                                                                            ((0x80000000U 
                                                                              & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[0U])
                                                                              ? 0x1fU
                                                                              : 
                                                                             ((1U 
                                                                               & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[1U])
                                                                               ? 0x20U
                                                                               : 
                                                                              ((2U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[1U])
                                                                                ? 0x21U
                                                                                : 
                                                                               ((4U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[1U])
                                                                                 ? 0x22U
                                                                                 : 
                                                                                ((8U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[1U])
                                                                                 ? 0x23U
                                                                                 : 
                                                                                ((0x10U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[1U])
                                                                                 ? 0x24U
                                                                                 : 
                                                                                ((0x20U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[1U])
                                                                                 ? 0x25U
                                                                                 : 
                                                                                ((0x40U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[1U])
                                                                                 ? 0x26U
                                                                                 : 
                                                                                ((0x80U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[1U])
                                                                                 ? 0x27U
                                                                                 : 
                                                                                ((0x100U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[1U])
                                                                                 ? 0x28U
                                                                                 : 
                                                                                ((0x200U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[1U])
                                                                                 ? 0x29U
                                                                                 : 
                                                                                ((0x400U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[1U])
                                                                                 ? 0x2aU
                                                                                 : 
                                                                                ((0x800U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[1U])
                                                                                 ? 0x2bU
                                                                                 : 
                                                                                ((0x1000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[1U])
                                                                                 ? 0x2cU
                                                                                 : 
                                                                                ((0x2000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[1U])
                                                                                 ? 0x2dU
                                                                                 : 
                                                                                ((0x4000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[1U])
                                                                                 ? 0x2eU
                                                                                 : 
                                                                                ((0x8000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[1U])
                                                                                 ? 0x2fU
                                                                                 : 
                                                                                ((0x10000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[1U])
                                                                                 ? 0x30U
                                                                                 : 
                                                                                ((0x20000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[1U])
                                                                                 ? 0x31U
                                                                                 : 
                                                                                ((0x40000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[1U])
                                                                                 ? 0x32U
                                                                                 : 
                                                                                ((0x80000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[1U])
                                                                                 ? 0x33U
                                                                                 : 
                                                                                ((0x100000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[1U])
                                                                                 ? 0x34U
                                                                                 : 
                                                                                ((0x200000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[1U])
                                                                                 ? 0x35U
                                                                                 : 
                                                                                ((0x400000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[1U])
                                                                                 ? 0x36U
                                                                                 : 
                                                                                ((0x800000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[1U])
                                                                                 ? 0x37U
                                                                                 : 
                                                                                ((0x1000000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[1U])
                                                                                 ? 0x38U
                                                                                 : 
                                                                                ((0x2000000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[1U])
                                                                                 ? 0x39U
                                                                                 : 
                                                                                ((0x4000000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[1U])
                                                                                 ? 0x3aU
                                                                                 : 
                                                                                ((0x8000000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[1U])
                                                                                 ? 0x3bU
                                                                                 : 
                                                                                ((0x10000000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[1U])
                                                                                 ? 0x3cU
                                                                                 : 
                                                                                ((0x20000000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[1U])
                                                                                 ? 0x3dU
                                                                                 : 
                                                                                ((0x40000000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[1U])
                                                                                 ? 0x3eU
                                                                                 : 
                                                                                ((0x80000000U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[1U])
                                                                                 ? 0x3fU
                                                                                 : 
                                                                                ((1U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[2U])
                                                                                 ? 0x40U
                                                                                 : 
                                                                                ((2U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[2U])
                                                                                 ? 0x41U
                                                                                 : 
                                                                                ((4U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[2U])
                                                                                 ? 0x42U
                                                                                 : 
                                                                                ((8U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[2U])
                                                                                 ? 0x43U
                                                                                 : 
                                                                                ((0x10U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[2U])
                                                                                 ? 0x44U
                                                                                 : 
                                                                                ((0x20U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[2U])
                                                                                 ? 0x45U
                                                                                 : 
                                                                                ((0x40U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[2U])
                                                                                 ? 0x46U
                                                                                 : 
                                                                                ((0x80U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[2U])
                                                                                 ? 0x47U
                                                                                 : 
                                                                                ((0x100U 
                                                                                & vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__mantissa_to_shift___05Fh30294[2U])
                                                                                 ? 0x48U
                                                                                 : 0x49U)))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))))));
    vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__exponent_difference___05Fh30295 
        = (0x3ffU & ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__lv_minuend___05Fh30291) 
                     - ((IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__IF_inst_spfm_add_sub_ff_stage2_read___05F38_BIT_5___05FETC___05F_d755)
                         ? (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__exponent2___05Fh30281)
                         : (IData)(vlTOPp->mkTbSoc__DOT__soc__DOT__cclass_riscv__DOT__stage3__DOT__multicycle_alu__DOT__fpu__DOT__exponent3___05Fh30272))));
}
