// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _batch_align2D_region_HH_
#define _batch_align2D_region_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "gauss_newton_optim_r.h"
#include "batch_align2D_region_fadd_32ns_32ns_32_7_full_dsp_1.h"
#include "batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1.h"
#include "batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1.h"
#include "batch_align2D_region_fdiv_32ns_32ns_32_12_1.h"
#include "batch_align2D_region_sitofp_32s_32_6_1.h"
#include "batch_align2D_region_mux_245_8_1_1.h"
#include "batch_align2D_region_mux_486_32_1_1.h"
#include "batch_align2D_region_pyr_region_data_0.h"
#include "batch_align2D_region_ref_patch_with_borde_23.h"
#include "batch_align2D_region_ctrl_s_axi.h"
#include "batch_align2D_region_param_s_axi.h"
#include "batch_align2D_region_my_region_data_m_axi.h"
#include "batch_align2D_region_my_region_fcoord_m_axi.h"
#include "batch_align2D_region_my_patches_m_axi.h"
#include "batch_align2D_region_my_pos_m_axi.h"

namespace ap_rtl {

template<unsigned int C_M_AXI_MY_REGION_DATA_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_MY_REGION_DATA_ID_WIDTH = 1,
         unsigned int C_M_AXI_MY_REGION_DATA_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_MY_REGION_DATA_DATA_WIDTH = 32,
         unsigned int C_M_AXI_MY_REGION_DATA_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_MY_REGION_DATA_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_MY_REGION_DATA_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_MY_REGION_DATA_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_MY_REGION_FCOORD_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_MY_REGION_FCOORD_ID_WIDTH = 1,
         unsigned int C_M_AXI_MY_REGION_FCOORD_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_MY_REGION_FCOORD_DATA_WIDTH = 32,
         unsigned int C_M_AXI_MY_REGION_FCOORD_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_MY_REGION_FCOORD_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_MY_REGION_FCOORD_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_MY_REGION_FCOORD_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_MY_PATCHES_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_MY_PATCHES_ID_WIDTH = 1,
         unsigned int C_M_AXI_MY_PATCHES_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_MY_PATCHES_DATA_WIDTH = 32,
         unsigned int C_M_AXI_MY_PATCHES_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_MY_PATCHES_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_MY_PATCHES_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_MY_PATCHES_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_MY_POS_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_MY_POS_ID_WIDTH = 1,
         unsigned int C_M_AXI_MY_POS_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_MY_POS_DATA_WIDTH = 32,
         unsigned int C_M_AXI_MY_POS_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_MY_POS_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_MY_POS_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_MY_POS_BUSER_WIDTH = 1,
         unsigned int C_M_AXI_MY_DEBUG_ADDR_WIDTH = 32,
         unsigned int C_M_AXI_MY_DEBUG_ID_WIDTH = 1,
         unsigned int C_M_AXI_MY_DEBUG_AWUSER_WIDTH = 1,
         unsigned int C_M_AXI_MY_DEBUG_DATA_WIDTH = 32,
         unsigned int C_M_AXI_MY_DEBUG_WUSER_WIDTH = 1,
         unsigned int C_M_AXI_MY_DEBUG_ARUSER_WIDTH = 1,
         unsigned int C_M_AXI_MY_DEBUG_RUSER_WIDTH = 1,
         unsigned int C_M_AXI_MY_DEBUG_BUSER_WIDTH = 1,
         unsigned int C_S_AXI_CTRL_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_CTRL_DATA_WIDTH = 32,
         unsigned int C_S_AXI_PARAM_ADDR_WIDTH = 6,
         unsigned int C_S_AXI_PARAM_DATA_WIDTH = 32>
struct batch_align2D_region : public sc_module {
    // Port declarations 262
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_logic > m_axi_my_region_data_AWVALID;
    sc_in< sc_logic > m_axi_my_region_data_AWREADY;
    sc_out< sc_uint<C_M_AXI_MY_REGION_DATA_ADDR_WIDTH> > m_axi_my_region_data_AWADDR;
    sc_out< sc_uint<C_M_AXI_MY_REGION_DATA_ID_WIDTH> > m_axi_my_region_data_AWID;
    sc_out< sc_lv<8> > m_axi_my_region_data_AWLEN;
    sc_out< sc_lv<3> > m_axi_my_region_data_AWSIZE;
    sc_out< sc_lv<2> > m_axi_my_region_data_AWBURST;
    sc_out< sc_lv<2> > m_axi_my_region_data_AWLOCK;
    sc_out< sc_lv<4> > m_axi_my_region_data_AWCACHE;
    sc_out< sc_lv<3> > m_axi_my_region_data_AWPROT;
    sc_out< sc_lv<4> > m_axi_my_region_data_AWQOS;
    sc_out< sc_lv<4> > m_axi_my_region_data_AWREGION;
    sc_out< sc_uint<C_M_AXI_MY_REGION_DATA_AWUSER_WIDTH> > m_axi_my_region_data_AWUSER;
    sc_out< sc_logic > m_axi_my_region_data_WVALID;
    sc_in< sc_logic > m_axi_my_region_data_WREADY;
    sc_out< sc_uint<C_M_AXI_MY_REGION_DATA_DATA_WIDTH> > m_axi_my_region_data_WDATA;
    sc_out< sc_uint<C_M_AXI_MY_REGION_DATA_DATA_WIDTH/8> > m_axi_my_region_data_WSTRB;
    sc_out< sc_logic > m_axi_my_region_data_WLAST;
    sc_out< sc_uint<C_M_AXI_MY_REGION_DATA_ID_WIDTH> > m_axi_my_region_data_WID;
    sc_out< sc_uint<C_M_AXI_MY_REGION_DATA_WUSER_WIDTH> > m_axi_my_region_data_WUSER;
    sc_out< sc_logic > m_axi_my_region_data_ARVALID;
    sc_in< sc_logic > m_axi_my_region_data_ARREADY;
    sc_out< sc_uint<C_M_AXI_MY_REGION_DATA_ADDR_WIDTH> > m_axi_my_region_data_ARADDR;
    sc_out< sc_uint<C_M_AXI_MY_REGION_DATA_ID_WIDTH> > m_axi_my_region_data_ARID;
    sc_out< sc_lv<8> > m_axi_my_region_data_ARLEN;
    sc_out< sc_lv<3> > m_axi_my_region_data_ARSIZE;
    sc_out< sc_lv<2> > m_axi_my_region_data_ARBURST;
    sc_out< sc_lv<2> > m_axi_my_region_data_ARLOCK;
    sc_out< sc_lv<4> > m_axi_my_region_data_ARCACHE;
    sc_out< sc_lv<3> > m_axi_my_region_data_ARPROT;
    sc_out< sc_lv<4> > m_axi_my_region_data_ARQOS;
    sc_out< sc_lv<4> > m_axi_my_region_data_ARREGION;
    sc_out< sc_uint<C_M_AXI_MY_REGION_DATA_ARUSER_WIDTH> > m_axi_my_region_data_ARUSER;
    sc_in< sc_logic > m_axi_my_region_data_RVALID;
    sc_out< sc_logic > m_axi_my_region_data_RREADY;
    sc_in< sc_uint<C_M_AXI_MY_REGION_DATA_DATA_WIDTH> > m_axi_my_region_data_RDATA;
    sc_in< sc_logic > m_axi_my_region_data_RLAST;
    sc_in< sc_uint<C_M_AXI_MY_REGION_DATA_ID_WIDTH> > m_axi_my_region_data_RID;
    sc_in< sc_uint<C_M_AXI_MY_REGION_DATA_RUSER_WIDTH> > m_axi_my_region_data_RUSER;
    sc_in< sc_lv<2> > m_axi_my_region_data_RRESP;
    sc_in< sc_logic > m_axi_my_region_data_BVALID;
    sc_out< sc_logic > m_axi_my_region_data_BREADY;
    sc_in< sc_lv<2> > m_axi_my_region_data_BRESP;
    sc_in< sc_uint<C_M_AXI_MY_REGION_DATA_ID_WIDTH> > m_axi_my_region_data_BID;
    sc_in< sc_uint<C_M_AXI_MY_REGION_DATA_BUSER_WIDTH> > m_axi_my_region_data_BUSER;
    sc_out< sc_logic > m_axi_my_region_fcoord_AWVALID;
    sc_in< sc_logic > m_axi_my_region_fcoord_AWREADY;
    sc_out< sc_uint<C_M_AXI_MY_REGION_FCOORD_ADDR_WIDTH> > m_axi_my_region_fcoord_AWADDR;
    sc_out< sc_uint<C_M_AXI_MY_REGION_FCOORD_ID_WIDTH> > m_axi_my_region_fcoord_AWID;
    sc_out< sc_lv<8> > m_axi_my_region_fcoord_AWLEN;
    sc_out< sc_lv<3> > m_axi_my_region_fcoord_AWSIZE;
    sc_out< sc_lv<2> > m_axi_my_region_fcoord_AWBURST;
    sc_out< sc_lv<2> > m_axi_my_region_fcoord_AWLOCK;
    sc_out< sc_lv<4> > m_axi_my_region_fcoord_AWCACHE;
    sc_out< sc_lv<3> > m_axi_my_region_fcoord_AWPROT;
    sc_out< sc_lv<4> > m_axi_my_region_fcoord_AWQOS;
    sc_out< sc_lv<4> > m_axi_my_region_fcoord_AWREGION;
    sc_out< sc_uint<C_M_AXI_MY_REGION_FCOORD_AWUSER_WIDTH> > m_axi_my_region_fcoord_AWUSER;
    sc_out< sc_logic > m_axi_my_region_fcoord_WVALID;
    sc_in< sc_logic > m_axi_my_region_fcoord_WREADY;
    sc_out< sc_uint<C_M_AXI_MY_REGION_FCOORD_DATA_WIDTH> > m_axi_my_region_fcoord_WDATA;
    sc_out< sc_uint<C_M_AXI_MY_REGION_FCOORD_DATA_WIDTH/8> > m_axi_my_region_fcoord_WSTRB;
    sc_out< sc_logic > m_axi_my_region_fcoord_WLAST;
    sc_out< sc_uint<C_M_AXI_MY_REGION_FCOORD_ID_WIDTH> > m_axi_my_region_fcoord_WID;
    sc_out< sc_uint<C_M_AXI_MY_REGION_FCOORD_WUSER_WIDTH> > m_axi_my_region_fcoord_WUSER;
    sc_out< sc_logic > m_axi_my_region_fcoord_ARVALID;
    sc_in< sc_logic > m_axi_my_region_fcoord_ARREADY;
    sc_out< sc_uint<C_M_AXI_MY_REGION_FCOORD_ADDR_WIDTH> > m_axi_my_region_fcoord_ARADDR;
    sc_out< sc_uint<C_M_AXI_MY_REGION_FCOORD_ID_WIDTH> > m_axi_my_region_fcoord_ARID;
    sc_out< sc_lv<8> > m_axi_my_region_fcoord_ARLEN;
    sc_out< sc_lv<3> > m_axi_my_region_fcoord_ARSIZE;
    sc_out< sc_lv<2> > m_axi_my_region_fcoord_ARBURST;
    sc_out< sc_lv<2> > m_axi_my_region_fcoord_ARLOCK;
    sc_out< sc_lv<4> > m_axi_my_region_fcoord_ARCACHE;
    sc_out< sc_lv<3> > m_axi_my_region_fcoord_ARPROT;
    sc_out< sc_lv<4> > m_axi_my_region_fcoord_ARQOS;
    sc_out< sc_lv<4> > m_axi_my_region_fcoord_ARREGION;
    sc_out< sc_uint<C_M_AXI_MY_REGION_FCOORD_ARUSER_WIDTH> > m_axi_my_region_fcoord_ARUSER;
    sc_in< sc_logic > m_axi_my_region_fcoord_RVALID;
    sc_out< sc_logic > m_axi_my_region_fcoord_RREADY;
    sc_in< sc_uint<C_M_AXI_MY_REGION_FCOORD_DATA_WIDTH> > m_axi_my_region_fcoord_RDATA;
    sc_in< sc_logic > m_axi_my_region_fcoord_RLAST;
    sc_in< sc_uint<C_M_AXI_MY_REGION_FCOORD_ID_WIDTH> > m_axi_my_region_fcoord_RID;
    sc_in< sc_uint<C_M_AXI_MY_REGION_FCOORD_RUSER_WIDTH> > m_axi_my_region_fcoord_RUSER;
    sc_in< sc_lv<2> > m_axi_my_region_fcoord_RRESP;
    sc_in< sc_logic > m_axi_my_region_fcoord_BVALID;
    sc_out< sc_logic > m_axi_my_region_fcoord_BREADY;
    sc_in< sc_lv<2> > m_axi_my_region_fcoord_BRESP;
    sc_in< sc_uint<C_M_AXI_MY_REGION_FCOORD_ID_WIDTH> > m_axi_my_region_fcoord_BID;
    sc_in< sc_uint<C_M_AXI_MY_REGION_FCOORD_BUSER_WIDTH> > m_axi_my_region_fcoord_BUSER;
    sc_out< sc_logic > m_axi_my_patches_AWVALID;
    sc_in< sc_logic > m_axi_my_patches_AWREADY;
    sc_out< sc_uint<C_M_AXI_MY_PATCHES_ADDR_WIDTH> > m_axi_my_patches_AWADDR;
    sc_out< sc_uint<C_M_AXI_MY_PATCHES_ID_WIDTH> > m_axi_my_patches_AWID;
    sc_out< sc_lv<8> > m_axi_my_patches_AWLEN;
    sc_out< sc_lv<3> > m_axi_my_patches_AWSIZE;
    sc_out< sc_lv<2> > m_axi_my_patches_AWBURST;
    sc_out< sc_lv<2> > m_axi_my_patches_AWLOCK;
    sc_out< sc_lv<4> > m_axi_my_patches_AWCACHE;
    sc_out< sc_lv<3> > m_axi_my_patches_AWPROT;
    sc_out< sc_lv<4> > m_axi_my_patches_AWQOS;
    sc_out< sc_lv<4> > m_axi_my_patches_AWREGION;
    sc_out< sc_uint<C_M_AXI_MY_PATCHES_AWUSER_WIDTH> > m_axi_my_patches_AWUSER;
    sc_out< sc_logic > m_axi_my_patches_WVALID;
    sc_in< sc_logic > m_axi_my_patches_WREADY;
    sc_out< sc_uint<C_M_AXI_MY_PATCHES_DATA_WIDTH> > m_axi_my_patches_WDATA;
    sc_out< sc_uint<C_M_AXI_MY_PATCHES_DATA_WIDTH/8> > m_axi_my_patches_WSTRB;
    sc_out< sc_logic > m_axi_my_patches_WLAST;
    sc_out< sc_uint<C_M_AXI_MY_PATCHES_ID_WIDTH> > m_axi_my_patches_WID;
    sc_out< sc_uint<C_M_AXI_MY_PATCHES_WUSER_WIDTH> > m_axi_my_patches_WUSER;
    sc_out< sc_logic > m_axi_my_patches_ARVALID;
    sc_in< sc_logic > m_axi_my_patches_ARREADY;
    sc_out< sc_uint<C_M_AXI_MY_PATCHES_ADDR_WIDTH> > m_axi_my_patches_ARADDR;
    sc_out< sc_uint<C_M_AXI_MY_PATCHES_ID_WIDTH> > m_axi_my_patches_ARID;
    sc_out< sc_lv<8> > m_axi_my_patches_ARLEN;
    sc_out< sc_lv<3> > m_axi_my_patches_ARSIZE;
    sc_out< sc_lv<2> > m_axi_my_patches_ARBURST;
    sc_out< sc_lv<2> > m_axi_my_patches_ARLOCK;
    sc_out< sc_lv<4> > m_axi_my_patches_ARCACHE;
    sc_out< sc_lv<3> > m_axi_my_patches_ARPROT;
    sc_out< sc_lv<4> > m_axi_my_patches_ARQOS;
    sc_out< sc_lv<4> > m_axi_my_patches_ARREGION;
    sc_out< sc_uint<C_M_AXI_MY_PATCHES_ARUSER_WIDTH> > m_axi_my_patches_ARUSER;
    sc_in< sc_logic > m_axi_my_patches_RVALID;
    sc_out< sc_logic > m_axi_my_patches_RREADY;
    sc_in< sc_uint<C_M_AXI_MY_PATCHES_DATA_WIDTH> > m_axi_my_patches_RDATA;
    sc_in< sc_logic > m_axi_my_patches_RLAST;
    sc_in< sc_uint<C_M_AXI_MY_PATCHES_ID_WIDTH> > m_axi_my_patches_RID;
    sc_in< sc_uint<C_M_AXI_MY_PATCHES_RUSER_WIDTH> > m_axi_my_patches_RUSER;
    sc_in< sc_lv<2> > m_axi_my_patches_RRESP;
    sc_in< sc_logic > m_axi_my_patches_BVALID;
    sc_out< sc_logic > m_axi_my_patches_BREADY;
    sc_in< sc_lv<2> > m_axi_my_patches_BRESP;
    sc_in< sc_uint<C_M_AXI_MY_PATCHES_ID_WIDTH> > m_axi_my_patches_BID;
    sc_in< sc_uint<C_M_AXI_MY_PATCHES_BUSER_WIDTH> > m_axi_my_patches_BUSER;
    sc_out< sc_logic > m_axi_my_pos_AWVALID;
    sc_in< sc_logic > m_axi_my_pos_AWREADY;
    sc_out< sc_uint<C_M_AXI_MY_POS_ADDR_WIDTH> > m_axi_my_pos_AWADDR;
    sc_out< sc_uint<C_M_AXI_MY_POS_ID_WIDTH> > m_axi_my_pos_AWID;
    sc_out< sc_lv<8> > m_axi_my_pos_AWLEN;
    sc_out< sc_lv<3> > m_axi_my_pos_AWSIZE;
    sc_out< sc_lv<2> > m_axi_my_pos_AWBURST;
    sc_out< sc_lv<2> > m_axi_my_pos_AWLOCK;
    sc_out< sc_lv<4> > m_axi_my_pos_AWCACHE;
    sc_out< sc_lv<3> > m_axi_my_pos_AWPROT;
    sc_out< sc_lv<4> > m_axi_my_pos_AWQOS;
    sc_out< sc_lv<4> > m_axi_my_pos_AWREGION;
    sc_out< sc_uint<C_M_AXI_MY_POS_AWUSER_WIDTH> > m_axi_my_pos_AWUSER;
    sc_out< sc_logic > m_axi_my_pos_WVALID;
    sc_in< sc_logic > m_axi_my_pos_WREADY;
    sc_out< sc_uint<C_M_AXI_MY_POS_DATA_WIDTH> > m_axi_my_pos_WDATA;
    sc_out< sc_uint<C_M_AXI_MY_POS_DATA_WIDTH/8> > m_axi_my_pos_WSTRB;
    sc_out< sc_logic > m_axi_my_pos_WLAST;
    sc_out< sc_uint<C_M_AXI_MY_POS_ID_WIDTH> > m_axi_my_pos_WID;
    sc_out< sc_uint<C_M_AXI_MY_POS_WUSER_WIDTH> > m_axi_my_pos_WUSER;
    sc_out< sc_logic > m_axi_my_pos_ARVALID;
    sc_in< sc_logic > m_axi_my_pos_ARREADY;
    sc_out< sc_uint<C_M_AXI_MY_POS_ADDR_WIDTH> > m_axi_my_pos_ARADDR;
    sc_out< sc_uint<C_M_AXI_MY_POS_ID_WIDTH> > m_axi_my_pos_ARID;
    sc_out< sc_lv<8> > m_axi_my_pos_ARLEN;
    sc_out< sc_lv<3> > m_axi_my_pos_ARSIZE;
    sc_out< sc_lv<2> > m_axi_my_pos_ARBURST;
    sc_out< sc_lv<2> > m_axi_my_pos_ARLOCK;
    sc_out< sc_lv<4> > m_axi_my_pos_ARCACHE;
    sc_out< sc_lv<3> > m_axi_my_pos_ARPROT;
    sc_out< sc_lv<4> > m_axi_my_pos_ARQOS;
    sc_out< sc_lv<4> > m_axi_my_pos_ARREGION;
    sc_out< sc_uint<C_M_AXI_MY_POS_ARUSER_WIDTH> > m_axi_my_pos_ARUSER;
    sc_in< sc_logic > m_axi_my_pos_RVALID;
    sc_out< sc_logic > m_axi_my_pos_RREADY;
    sc_in< sc_uint<C_M_AXI_MY_POS_DATA_WIDTH> > m_axi_my_pos_RDATA;
    sc_in< sc_logic > m_axi_my_pos_RLAST;
    sc_in< sc_uint<C_M_AXI_MY_POS_ID_WIDTH> > m_axi_my_pos_RID;
    sc_in< sc_uint<C_M_AXI_MY_POS_RUSER_WIDTH> > m_axi_my_pos_RUSER;
    sc_in< sc_lv<2> > m_axi_my_pos_RRESP;
    sc_in< sc_logic > m_axi_my_pos_BVALID;
    sc_out< sc_logic > m_axi_my_pos_BREADY;
    sc_in< sc_lv<2> > m_axi_my_pos_BRESP;
    sc_in< sc_uint<C_M_AXI_MY_POS_ID_WIDTH> > m_axi_my_pos_BID;
    sc_in< sc_uint<C_M_AXI_MY_POS_BUSER_WIDTH> > m_axi_my_pos_BUSER;
    sc_out< sc_logic > m_axi_my_debug_AWVALID;
    sc_in< sc_logic > m_axi_my_debug_AWREADY;
    sc_out< sc_uint<C_M_AXI_MY_DEBUG_ADDR_WIDTH> > m_axi_my_debug_AWADDR;
    sc_out< sc_uint<C_M_AXI_MY_DEBUG_ID_WIDTH> > m_axi_my_debug_AWID;
    sc_out< sc_lv<8> > m_axi_my_debug_AWLEN;
    sc_out< sc_lv<3> > m_axi_my_debug_AWSIZE;
    sc_out< sc_lv<2> > m_axi_my_debug_AWBURST;
    sc_out< sc_lv<2> > m_axi_my_debug_AWLOCK;
    sc_out< sc_lv<4> > m_axi_my_debug_AWCACHE;
    sc_out< sc_lv<3> > m_axi_my_debug_AWPROT;
    sc_out< sc_lv<4> > m_axi_my_debug_AWQOS;
    sc_out< sc_lv<4> > m_axi_my_debug_AWREGION;
    sc_out< sc_uint<C_M_AXI_MY_DEBUG_AWUSER_WIDTH> > m_axi_my_debug_AWUSER;
    sc_out< sc_logic > m_axi_my_debug_WVALID;
    sc_in< sc_logic > m_axi_my_debug_WREADY;
    sc_out< sc_uint<C_M_AXI_MY_DEBUG_DATA_WIDTH> > m_axi_my_debug_WDATA;
    sc_out< sc_uint<C_M_AXI_MY_DEBUG_DATA_WIDTH/8> > m_axi_my_debug_WSTRB;
    sc_out< sc_logic > m_axi_my_debug_WLAST;
    sc_out< sc_uint<C_M_AXI_MY_DEBUG_ID_WIDTH> > m_axi_my_debug_WID;
    sc_out< sc_uint<C_M_AXI_MY_DEBUG_WUSER_WIDTH> > m_axi_my_debug_WUSER;
    sc_out< sc_logic > m_axi_my_debug_ARVALID;
    sc_in< sc_logic > m_axi_my_debug_ARREADY;
    sc_out< sc_uint<C_M_AXI_MY_DEBUG_ADDR_WIDTH> > m_axi_my_debug_ARADDR;
    sc_out< sc_uint<C_M_AXI_MY_DEBUG_ID_WIDTH> > m_axi_my_debug_ARID;
    sc_out< sc_lv<8> > m_axi_my_debug_ARLEN;
    sc_out< sc_lv<3> > m_axi_my_debug_ARSIZE;
    sc_out< sc_lv<2> > m_axi_my_debug_ARBURST;
    sc_out< sc_lv<2> > m_axi_my_debug_ARLOCK;
    sc_out< sc_lv<4> > m_axi_my_debug_ARCACHE;
    sc_out< sc_lv<3> > m_axi_my_debug_ARPROT;
    sc_out< sc_lv<4> > m_axi_my_debug_ARQOS;
    sc_out< sc_lv<4> > m_axi_my_debug_ARREGION;
    sc_out< sc_uint<C_M_AXI_MY_DEBUG_ARUSER_WIDTH> > m_axi_my_debug_ARUSER;
    sc_in< sc_logic > m_axi_my_debug_RVALID;
    sc_out< sc_logic > m_axi_my_debug_RREADY;
    sc_in< sc_uint<C_M_AXI_MY_DEBUG_DATA_WIDTH> > m_axi_my_debug_RDATA;
    sc_in< sc_logic > m_axi_my_debug_RLAST;
    sc_in< sc_uint<C_M_AXI_MY_DEBUG_ID_WIDTH> > m_axi_my_debug_RID;
    sc_in< sc_uint<C_M_AXI_MY_DEBUG_RUSER_WIDTH> > m_axi_my_debug_RUSER;
    sc_in< sc_lv<2> > m_axi_my_debug_RRESP;
    sc_in< sc_logic > m_axi_my_debug_BVALID;
    sc_out< sc_logic > m_axi_my_debug_BREADY;
    sc_in< sc_lv<2> > m_axi_my_debug_BRESP;
    sc_in< sc_uint<C_M_AXI_MY_DEBUG_ID_WIDTH> > m_axi_my_debug_BID;
    sc_in< sc_uint<C_M_AXI_MY_DEBUG_BUSER_WIDTH> > m_axi_my_debug_BUSER;
    sc_in< sc_logic > s_axi_ctrl_AWVALID;
    sc_out< sc_logic > s_axi_ctrl_AWREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_ctrl_AWADDR;
    sc_in< sc_logic > s_axi_ctrl_WVALID;
    sc_out< sc_logic > s_axi_ctrl_WREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_ctrl_WDATA;
    sc_in< sc_uint<C_S_AXI_CTRL_DATA_WIDTH/8> > s_axi_ctrl_WSTRB;
    sc_in< sc_logic > s_axi_ctrl_ARVALID;
    sc_out< sc_logic > s_axi_ctrl_ARREADY;
    sc_in< sc_uint<C_S_AXI_CTRL_ADDR_WIDTH> > s_axi_ctrl_ARADDR;
    sc_out< sc_logic > s_axi_ctrl_RVALID;
    sc_in< sc_logic > s_axi_ctrl_RREADY;
    sc_out< sc_uint<C_S_AXI_CTRL_DATA_WIDTH> > s_axi_ctrl_RDATA;
    sc_out< sc_lv<2> > s_axi_ctrl_RRESP;
    sc_out< sc_logic > s_axi_ctrl_BVALID;
    sc_in< sc_logic > s_axi_ctrl_BREADY;
    sc_out< sc_lv<2> > s_axi_ctrl_BRESP;
    sc_out< sc_logic > interrupt;
    sc_in< sc_logic > s_axi_param_AWVALID;
    sc_out< sc_logic > s_axi_param_AWREADY;
    sc_in< sc_uint<C_S_AXI_PARAM_ADDR_WIDTH> > s_axi_param_AWADDR;
    sc_in< sc_logic > s_axi_param_WVALID;
    sc_out< sc_logic > s_axi_param_WREADY;
    sc_in< sc_uint<C_S_AXI_PARAM_DATA_WIDTH> > s_axi_param_WDATA;
    sc_in< sc_uint<C_S_AXI_PARAM_DATA_WIDTH/8> > s_axi_param_WSTRB;
    sc_in< sc_logic > s_axi_param_ARVALID;
    sc_out< sc_logic > s_axi_param_ARREADY;
    sc_in< sc_uint<C_S_AXI_PARAM_ADDR_WIDTH> > s_axi_param_ARADDR;
    sc_out< sc_logic > s_axi_param_RVALID;
    sc_in< sc_logic > s_axi_param_RREADY;
    sc_out< sc_uint<C_S_AXI_PARAM_DATA_WIDTH> > s_axi_param_RDATA;
    sc_out< sc_lv<2> > s_axi_param_RRESP;
    sc_out< sc_logic > s_axi_param_BVALID;
    sc_in< sc_logic > s_axi_param_BREADY;
    sc_out< sc_lv<2> > s_axi_param_BRESP;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_logic > ap_var_for_const7;
    sc_signal< sc_lv<32> > ap_var_for_const8;
    sc_signal< sc_lv<8> > ap_var_for_const9;
    sc_signal< sc_lv<1> > ap_var_for_const2;
    sc_signal< sc_lv<32> > ap_var_for_const10;
    sc_signal< sc_lv<32> > ap_var_for_const3;
    sc_signal< sc_lv<3> > ap_var_for_const4;
    sc_signal< sc_lv<2> > ap_var_for_const5;
    sc_signal< sc_lv<4> > ap_var_for_const6;
    sc_signal< sc_lv<32> > ap_var_for_const11;
    sc_signal< sc_lv<4> > ap_var_for_const12;
    sc_signal< sc_lv<64> > ap_var_for_const1;


    // Module declarations
    batch_align2D_region(sc_module_name name);
    SC_HAS_PROCESS(batch_align2D_region);

    ~batch_align2D_region();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    batch_align2D_region_pyr_region_data_0* pyr_region_data_0_U;
    batch_align2D_region_ref_patch_with_borde_23* ref_patch_with_borde_23_U;
    batch_align2D_region_pyr_region_data_0* pyr_region_data_1_U;
    batch_align2D_region_ref_patch_with_borde_23* ref_patch_with_borde_22_U;
    batch_align2D_region_pyr_region_data_0* pyr_region_data_2_U;
    batch_align2D_region_ref_patch_with_borde_23* ref_patch_with_borde_11_U;
    batch_align2D_region_pyr_region_data_0* pyr_region_data_3_U;
    batch_align2D_region_ref_patch_with_borde_23* ref_patch_with_borde_6_U;
    batch_align2D_region_pyr_region_data_0* pyr_region_data_4_U;
    batch_align2D_region_ref_patch_with_borde_23* ref_patch_with_borde_5_U;
    batch_align2D_region_pyr_region_data_0* pyr_region_data_5_U;
    batch_align2D_region_ref_patch_with_borde_23* ref_patch_with_borde_4_U;
    batch_align2D_region_pyr_region_data_0* pyr_region_data_6_U;
    batch_align2D_region_ref_patch_with_borde_23* ref_patch_with_borde_3_U;
    batch_align2D_region_pyr_region_data_0* pyr_region_data_7_U;
    batch_align2D_region_ref_patch_with_borde_23* ref_patch_with_borde_2_U;
    batch_align2D_region_pyr_region_data_0* pyr_region_data_8_U;
    batch_align2D_region_ref_patch_with_borde_23* ref_patch_with_borde_1_U;
    batch_align2D_region_pyr_region_data_0* pyr_region_data_9_U;
    batch_align2D_region_ref_patch_with_borde_23* ref_patch_with_borde_U;
    batch_align2D_region_pyr_region_data_0* pyr_region_data_10_U;
    batch_align2D_region_ref_patch_with_borde_23* ref_patch_with_borde_21_U;
    batch_align2D_region_pyr_region_data_0* pyr_region_data_11_U;
    batch_align2D_region_ref_patch_with_borde_23* ref_patch_with_borde_20_U;
    batch_align2D_region_pyr_region_data_0* pyr_region_data_12_U;
    batch_align2D_region_ref_patch_with_borde_23* ref_patch_with_borde_19_U;
    batch_align2D_region_pyr_region_data_0* pyr_region_data_13_U;
    batch_align2D_region_ref_patch_with_borde_23* ref_patch_with_borde_18_U;
    batch_align2D_region_pyr_region_data_0* pyr_region_data_14_U;
    batch_align2D_region_ref_patch_with_borde_23* ref_patch_with_borde_17_U;
    batch_align2D_region_pyr_region_data_0* pyr_region_data_15_U;
    batch_align2D_region_ref_patch_with_borde_23* ref_patch_with_borde_16_U;
    batch_align2D_region_pyr_region_data_0* pyr_region_data_16_U;
    batch_align2D_region_ref_patch_with_borde_23* ref_patch_with_borde_15_U;
    batch_align2D_region_pyr_region_data_0* pyr_region_data_17_U;
    batch_align2D_region_ref_patch_with_borde_23* ref_patch_with_borde_14_U;
    batch_align2D_region_pyr_region_data_0* pyr_region_data_18_U;
    batch_align2D_region_ref_patch_with_borde_23* ref_patch_with_borde_13_U;
    batch_align2D_region_pyr_region_data_0* pyr_region_data_19_U;
    batch_align2D_region_ref_patch_with_borde_23* ref_patch_with_borde_12_U;
    batch_align2D_region_pyr_region_data_0* pyr_region_data_20_U;
    batch_align2D_region_ref_patch_with_borde_23* ref_patch_with_borde_10_U;
    batch_align2D_region_pyr_region_data_0* pyr_region_data_21_U;
    batch_align2D_region_ref_patch_with_borde_23* ref_patch_with_borde_9_U;
    batch_align2D_region_pyr_region_data_0* pyr_region_data_22_U;
    batch_align2D_region_ref_patch_with_borde_23* ref_patch_with_borde_8_U;
    batch_align2D_region_pyr_region_data_0* pyr_region_data_23_U;
    batch_align2D_region_ref_patch_with_borde_23* ref_patch_with_borde_7_U;
    batch_align2D_region_ctrl_s_axi<C_S_AXI_CTRL_ADDR_WIDTH,C_S_AXI_CTRL_DATA_WIDTH>* batch_align2D_region_ctrl_s_axi_U;
    batch_align2D_region_param_s_axi<C_S_AXI_PARAM_ADDR_WIDTH,C_S_AXI_PARAM_DATA_WIDTH>* batch_align2D_region_param_s_axi_U;
    batch_align2D_region_my_region_data_m_axi<0,8,32,5,16,0,16,16,C_M_AXI_MY_REGION_DATA_ID_WIDTH,C_M_AXI_MY_REGION_DATA_ADDR_WIDTH,C_M_AXI_MY_REGION_DATA_DATA_WIDTH,C_M_AXI_MY_REGION_DATA_AWUSER_WIDTH,C_M_AXI_MY_REGION_DATA_ARUSER_WIDTH,C_M_AXI_MY_REGION_DATA_WUSER_WIDTH,C_M_AXI_MY_REGION_DATA_RUSER_WIDTH,C_M_AXI_MY_REGION_DATA_BUSER_WIDTH,C_M_AXI_MY_REGION_DATA_USER_VALUE,C_M_AXI_MY_REGION_DATA_PROT_VALUE,C_M_AXI_MY_REGION_DATA_CACHE_VALUE>* batch_align2D_region_my_region_data_m_axi_U;
    batch_align2D_region_my_region_fcoord_m_axi<0,8,32,5,16,0,16,16,C_M_AXI_MY_REGION_FCOORD_ID_WIDTH,C_M_AXI_MY_REGION_FCOORD_ADDR_WIDTH,C_M_AXI_MY_REGION_FCOORD_DATA_WIDTH,C_M_AXI_MY_REGION_FCOORD_AWUSER_WIDTH,C_M_AXI_MY_REGION_FCOORD_ARUSER_WIDTH,C_M_AXI_MY_REGION_FCOORD_WUSER_WIDTH,C_M_AXI_MY_REGION_FCOORD_RUSER_WIDTH,C_M_AXI_MY_REGION_FCOORD_BUSER_WIDTH,C_M_AXI_MY_REGION_FCOORD_USER_VALUE,C_M_AXI_MY_REGION_FCOORD_PROT_VALUE,C_M_AXI_MY_REGION_FCOORD_CACHE_VALUE>* batch_align2D_region_my_region_fcoord_m_axi_U;
    batch_align2D_region_my_patches_m_axi<0,8,32,5,16,0,16,16,C_M_AXI_MY_PATCHES_ID_WIDTH,C_M_AXI_MY_PATCHES_ADDR_WIDTH,C_M_AXI_MY_PATCHES_DATA_WIDTH,C_M_AXI_MY_PATCHES_AWUSER_WIDTH,C_M_AXI_MY_PATCHES_ARUSER_WIDTH,C_M_AXI_MY_PATCHES_WUSER_WIDTH,C_M_AXI_MY_PATCHES_RUSER_WIDTH,C_M_AXI_MY_PATCHES_BUSER_WIDTH,C_M_AXI_MY_PATCHES_USER_VALUE,C_M_AXI_MY_PATCHES_PROT_VALUE,C_M_AXI_MY_PATCHES_CACHE_VALUE>* batch_align2D_region_my_patches_m_axi_U;
    batch_align2D_region_my_pos_m_axi<0,32,32,5,16,16,16,16,C_M_AXI_MY_POS_ID_WIDTH,C_M_AXI_MY_POS_ADDR_WIDTH,C_M_AXI_MY_POS_DATA_WIDTH,C_M_AXI_MY_POS_AWUSER_WIDTH,C_M_AXI_MY_POS_ARUSER_WIDTH,C_M_AXI_MY_POS_WUSER_WIDTH,C_M_AXI_MY_POS_RUSER_WIDTH,C_M_AXI_MY_POS_BUSER_WIDTH,C_M_AXI_MY_POS_USER_VALUE,C_M_AXI_MY_POS_PROT_VALUE,C_M_AXI_MY_POS_CACHE_VALUE>* batch_align2D_region_my_pos_m_axi_U;
    gauss_newton_optim_r* grp_gauss_newton_optim_r_fu_21504;
    gauss_newton_optim_r* grp_gauss_newton_optim_r_fu_21655;
    gauss_newton_optim_r* grp_gauss_newton_optim_r_fu_21806;
    gauss_newton_optim_r* grp_gauss_newton_optim_r_fu_21957;
    gauss_newton_optim_r* grp_gauss_newton_optim_r_fu_22108;
    gauss_newton_optim_r* grp_gauss_newton_optim_r_fu_22259;
    gauss_newton_optim_r* grp_gauss_newton_optim_r_fu_22410;
    gauss_newton_optim_r* grp_gauss_newton_optim_r_fu_22561;
    gauss_newton_optim_r* grp_gauss_newton_optim_r_fu_22712;
    gauss_newton_optim_r* grp_gauss_newton_optim_r_fu_22863;
    gauss_newton_optim_r* grp_gauss_newton_optim_r_fu_23014;
    gauss_newton_optim_r* grp_gauss_newton_optim_r_fu_23165;
    gauss_newton_optim_r* grp_gauss_newton_optim_r_fu_23316;
    gauss_newton_optim_r* grp_gauss_newton_optim_r_fu_23467;
    gauss_newton_optim_r* grp_gauss_newton_optim_r_fu_23618;
    gauss_newton_optim_r* grp_gauss_newton_optim_r_fu_23769;
    gauss_newton_optim_r* grp_gauss_newton_optim_r_fu_23920;
    gauss_newton_optim_r* grp_gauss_newton_optim_r_fu_24071;
    gauss_newton_optim_r* grp_gauss_newton_optim_r_fu_24222;
    gauss_newton_optim_r* grp_gauss_newton_optim_r_fu_24373;
    gauss_newton_optim_r* grp_gauss_newton_optim_r_fu_24524;
    gauss_newton_optim_r* grp_gauss_newton_optim_r_fu_24675;
    gauss_newton_optim_r* grp_gauss_newton_optim_r_fu_24826;
    gauss_newton_optim_r* grp_gauss_newton_optim_r_fu_24977;
    batch_align2D_region_fadd_32ns_32ns_32_7_full_dsp_1<1,7,32,32,32>* batch_align2D_region_fadd_32ns_32ns_32_7_full_dsp_1_U199;
    batch_align2D_region_fadd_32ns_32ns_32_7_full_dsp_1<1,7,32,32,32>* batch_align2D_region_fadd_32ns_32ns_32_7_full_dsp_1_U200;
    batch_align2D_region_fadd_32ns_32ns_32_7_full_dsp_1<1,7,32,32,32>* batch_align2D_region_fadd_32ns_32ns_32_7_full_dsp_1_U201;
    batch_align2D_region_fadd_32ns_32ns_32_7_full_dsp_1<1,7,32,32,32>* batch_align2D_region_fadd_32ns_32ns_32_7_full_dsp_1_U202;
    batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1<1,7,32,32,32>* batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U203;
    batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1<1,7,32,32,32>* batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U204;
    batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1<1,7,32,32,32>* batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U205;
    batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U206;
    batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U207;
    batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U208;
    batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U209;
    batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U210;
    batch_align2D_region_fdiv_32ns_32ns_32_12_1<1,12,32,32,32>* batch_align2D_region_fdiv_32ns_32ns_32_12_1_U211;
    batch_align2D_region_sitofp_32s_32_6_1<1,6,32,32>* batch_align2D_region_sitofp_32s_32_6_1_U212;
    batch_align2D_region_sitofp_32s_32_6_1<1,6,32,32>* batch_align2D_region_sitofp_32s_32_6_1_U213;
    batch_align2D_region_sitofp_32s_32_6_1<1,6,32,32>* batch_align2D_region_sitofp_32s_32_6_1_U214;
    batch_align2D_region_mux_245_8_1_1<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,5,8>* batch_align2D_region_mux_245_8_1_1_U215;
    batch_align2D_region_mux_245_8_1_1<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,5,8>* batch_align2D_region_mux_245_8_1_1_U216;
    batch_align2D_region_mux_486_32_1_1<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,6,32>* batch_align2D_region_mux_486_32_1_1_U217;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<91> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > myRegion_data_ptr;
    sc_signal< sc_lv<32> > myRegion_fcoord_ptr;
    sc_signal< sc_lv<32> > my_ref_patch_with_border_ptr;
    sc_signal< sc_lv<32> > my_cur_px_estimate_ptr;
    sc_signal< sc_logic > my_converged_ap_vld;
    sc_signal< sc_lv<32> > n_iter;
    sc_signal< sc_lv<32> > my_inv_out;
    sc_signal< sc_lv<8> > pyr_region_fcoord_0_s;
    sc_signal< sc_lv<8> > pyr_region_fcoord_0_1;
    sc_signal< sc_lv<32> > cur_px_estimate_0_0;
    sc_signal< sc_lv<32> > cur_px_estimate_0_1;
    sc_signal< sc_lv<12> > pyr_region_data_0_address0;
    sc_signal< sc_logic > pyr_region_data_0_ce0;
    sc_signal< sc_logic > pyr_region_data_0_we0;
    sc_signal< sc_lv<8> > pyr_region_data_0_q0;
    sc_signal< sc_logic > pyr_region_data_0_ce1;
    sc_signal< sc_lv<8> > pyr_region_data_0_q1;
    sc_signal< sc_lv<7> > ref_patch_with_borde_23_address0;
    sc_signal< sc_logic > ref_patch_with_borde_23_ce0;
    sc_signal< sc_logic > ref_patch_with_borde_23_we0;
    sc_signal< sc_lv<8> > ref_patch_with_borde_23_q0;
    sc_signal< sc_lv<7> > ref_patch_with_borde_23_address1;
    sc_signal< sc_logic > ref_patch_with_borde_23_ce1;
    sc_signal< sc_lv<8> > ref_patch_with_borde_23_q1;
    sc_signal< sc_lv<8> > pyr_region_fcoord_1_s;
    sc_signal< sc_lv<8> > pyr_region_fcoord_1_1;
    sc_signal< sc_lv<32> > cur_px_estimate_1_0;
    sc_signal< sc_lv<32> > cur_px_estimate_1_1;
    sc_signal< sc_lv<12> > pyr_region_data_1_address0;
    sc_signal< sc_logic > pyr_region_data_1_ce0;
    sc_signal< sc_logic > pyr_region_data_1_we0;
    sc_signal< sc_lv<8> > pyr_region_data_1_q0;
    sc_signal< sc_logic > pyr_region_data_1_ce1;
    sc_signal< sc_lv<8> > pyr_region_data_1_q1;
    sc_signal< sc_lv<7> > ref_patch_with_borde_22_address0;
    sc_signal< sc_logic > ref_patch_with_borde_22_ce0;
    sc_signal< sc_logic > ref_patch_with_borde_22_we0;
    sc_signal< sc_lv<8> > ref_patch_with_borde_22_q0;
    sc_signal< sc_lv<7> > ref_patch_with_borde_22_address1;
    sc_signal< sc_logic > ref_patch_with_borde_22_ce1;
    sc_signal< sc_lv<8> > ref_patch_with_borde_22_q1;
    sc_signal< sc_lv<8> > pyr_region_fcoord_2_s;
    sc_signal< sc_lv<8> > pyr_region_fcoord_2_1;
    sc_signal< sc_lv<32> > cur_px_estimate_2_0;
    sc_signal< sc_lv<32> > cur_px_estimate_2_1;
    sc_signal< sc_lv<12> > pyr_region_data_2_address0;
    sc_signal< sc_logic > pyr_region_data_2_ce0;
    sc_signal< sc_logic > pyr_region_data_2_we0;
    sc_signal< sc_lv<8> > pyr_region_data_2_q0;
    sc_signal< sc_logic > pyr_region_data_2_ce1;
    sc_signal< sc_lv<8> > pyr_region_data_2_q1;
    sc_signal< sc_lv<7> > ref_patch_with_borde_11_address0;
    sc_signal< sc_logic > ref_patch_with_borde_11_ce0;
    sc_signal< sc_logic > ref_patch_with_borde_11_we0;
    sc_signal< sc_lv<8> > ref_patch_with_borde_11_q0;
    sc_signal< sc_lv<7> > ref_patch_with_borde_11_address1;
    sc_signal< sc_logic > ref_patch_with_borde_11_ce1;
    sc_signal< sc_lv<8> > ref_patch_with_borde_11_q1;
    sc_signal< sc_lv<8> > pyr_region_fcoord_3_s;
    sc_signal< sc_lv<8> > pyr_region_fcoord_3_1;
    sc_signal< sc_lv<32> > cur_px_estimate_3_0;
    sc_signal< sc_lv<32> > cur_px_estimate_3_1;
    sc_signal< sc_lv<12> > pyr_region_data_3_address0;
    sc_signal< sc_logic > pyr_region_data_3_ce0;
    sc_signal< sc_logic > pyr_region_data_3_we0;
    sc_signal< sc_lv<8> > pyr_region_data_3_q0;
    sc_signal< sc_logic > pyr_region_data_3_ce1;
    sc_signal< sc_lv<8> > pyr_region_data_3_q1;
    sc_signal< sc_lv<7> > ref_patch_with_borde_6_address0;
    sc_signal< sc_logic > ref_patch_with_borde_6_ce0;
    sc_signal< sc_logic > ref_patch_with_borde_6_we0;
    sc_signal< sc_lv<8> > ref_patch_with_borde_6_q0;
    sc_signal< sc_lv<7> > ref_patch_with_borde_6_address1;
    sc_signal< sc_logic > ref_patch_with_borde_6_ce1;
    sc_signal< sc_lv<8> > ref_patch_with_borde_6_q1;
    sc_signal< sc_lv<8> > pyr_region_fcoord_4_s;
    sc_signal< sc_lv<8> > pyr_region_fcoord_4_1;
    sc_signal< sc_lv<32> > cur_px_estimate_4_0;
    sc_signal< sc_lv<32> > cur_px_estimate_4_1;
    sc_signal< sc_lv<12> > pyr_region_data_4_address0;
    sc_signal< sc_logic > pyr_region_data_4_ce0;
    sc_signal< sc_logic > pyr_region_data_4_we0;
    sc_signal< sc_lv<8> > pyr_region_data_4_q0;
    sc_signal< sc_logic > pyr_region_data_4_ce1;
    sc_signal< sc_lv<8> > pyr_region_data_4_q1;
    sc_signal< sc_lv<7> > ref_patch_with_borde_5_address0;
    sc_signal< sc_logic > ref_patch_with_borde_5_ce0;
    sc_signal< sc_logic > ref_patch_with_borde_5_we0;
    sc_signal< sc_lv<8> > ref_patch_with_borde_5_q0;
    sc_signal< sc_lv<7> > ref_patch_with_borde_5_address1;
    sc_signal< sc_logic > ref_patch_with_borde_5_ce1;
    sc_signal< sc_lv<8> > ref_patch_with_borde_5_q1;
    sc_signal< sc_lv<8> > pyr_region_fcoord_5_s;
    sc_signal< sc_lv<8> > pyr_region_fcoord_5_1;
    sc_signal< sc_lv<32> > cur_px_estimate_5_0;
    sc_signal< sc_lv<32> > cur_px_estimate_5_1;
    sc_signal< sc_lv<12> > pyr_region_data_5_address0;
    sc_signal< sc_logic > pyr_region_data_5_ce0;
    sc_signal< sc_logic > pyr_region_data_5_we0;
    sc_signal< sc_lv<8> > pyr_region_data_5_q0;
    sc_signal< sc_logic > pyr_region_data_5_ce1;
    sc_signal< sc_lv<8> > pyr_region_data_5_q1;
    sc_signal< sc_lv<7> > ref_patch_with_borde_4_address0;
    sc_signal< sc_logic > ref_patch_with_borde_4_ce0;
    sc_signal< sc_logic > ref_patch_with_borde_4_we0;
    sc_signal< sc_lv<8> > ref_patch_with_borde_4_q0;
    sc_signal< sc_lv<7> > ref_patch_with_borde_4_address1;
    sc_signal< sc_logic > ref_patch_with_borde_4_ce1;
    sc_signal< sc_lv<8> > ref_patch_with_borde_4_q1;
    sc_signal< sc_lv<8> > pyr_region_fcoord_6_s;
    sc_signal< sc_lv<8> > pyr_region_fcoord_6_1;
    sc_signal< sc_lv<32> > cur_px_estimate_6_0;
    sc_signal< sc_lv<32> > cur_px_estimate_6_1;
    sc_signal< sc_lv<12> > pyr_region_data_6_address0;
    sc_signal< sc_logic > pyr_region_data_6_ce0;
    sc_signal< sc_logic > pyr_region_data_6_we0;
    sc_signal< sc_lv<8> > pyr_region_data_6_q0;
    sc_signal< sc_logic > pyr_region_data_6_ce1;
    sc_signal< sc_lv<8> > pyr_region_data_6_q1;
    sc_signal< sc_lv<7> > ref_patch_with_borde_3_address0;
    sc_signal< sc_logic > ref_patch_with_borde_3_ce0;
    sc_signal< sc_logic > ref_patch_with_borde_3_we0;
    sc_signal< sc_lv<8> > ref_patch_with_borde_3_q0;
    sc_signal< sc_lv<7> > ref_patch_with_borde_3_address1;
    sc_signal< sc_logic > ref_patch_with_borde_3_ce1;
    sc_signal< sc_lv<8> > ref_patch_with_borde_3_q1;
    sc_signal< sc_lv<8> > pyr_region_fcoord_7_s;
    sc_signal< sc_lv<8> > pyr_region_fcoord_7_1;
    sc_signal< sc_lv<32> > cur_px_estimate_7_0;
    sc_signal< sc_lv<32> > cur_px_estimate_7_1;
    sc_signal< sc_lv<12> > pyr_region_data_7_address0;
    sc_signal< sc_logic > pyr_region_data_7_ce0;
    sc_signal< sc_logic > pyr_region_data_7_we0;
    sc_signal< sc_lv<8> > pyr_region_data_7_q0;
    sc_signal< sc_logic > pyr_region_data_7_ce1;
    sc_signal< sc_lv<8> > pyr_region_data_7_q1;
    sc_signal< sc_lv<7> > ref_patch_with_borde_2_address0;
    sc_signal< sc_logic > ref_patch_with_borde_2_ce0;
    sc_signal< sc_logic > ref_patch_with_borde_2_we0;
    sc_signal< sc_lv<8> > ref_patch_with_borde_2_q0;
    sc_signal< sc_lv<7> > ref_patch_with_borde_2_address1;
    sc_signal< sc_logic > ref_patch_with_borde_2_ce1;
    sc_signal< sc_lv<8> > ref_patch_with_borde_2_q1;
    sc_signal< sc_lv<8> > pyr_region_fcoord_8_s;
    sc_signal< sc_lv<8> > pyr_region_fcoord_8_1;
    sc_signal< sc_lv<32> > cur_px_estimate_8_0;
    sc_signal< sc_lv<32> > cur_px_estimate_8_1;
    sc_signal< sc_lv<12> > pyr_region_data_8_address0;
    sc_signal< sc_logic > pyr_region_data_8_ce0;
    sc_signal< sc_logic > pyr_region_data_8_we0;
    sc_signal< sc_lv<8> > pyr_region_data_8_q0;
    sc_signal< sc_logic > pyr_region_data_8_ce1;
    sc_signal< sc_lv<8> > pyr_region_data_8_q1;
    sc_signal< sc_lv<7> > ref_patch_with_borde_1_address0;
    sc_signal< sc_logic > ref_patch_with_borde_1_ce0;
    sc_signal< sc_logic > ref_patch_with_borde_1_we0;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1_q0;
    sc_signal< sc_lv<7> > ref_patch_with_borde_1_address1;
    sc_signal< sc_logic > ref_patch_with_borde_1_ce1;
    sc_signal< sc_lv<8> > ref_patch_with_borde_1_q1;
    sc_signal< sc_lv<8> > pyr_region_fcoord_9_s;
    sc_signal< sc_lv<8> > pyr_region_fcoord_9_1;
    sc_signal< sc_lv<32> > cur_px_estimate_9_0;
    sc_signal< sc_lv<32> > cur_px_estimate_9_1;
    sc_signal< sc_lv<12> > pyr_region_data_9_address0;
    sc_signal< sc_logic > pyr_region_data_9_ce0;
    sc_signal< sc_logic > pyr_region_data_9_we0;
    sc_signal< sc_lv<8> > pyr_region_data_9_q0;
    sc_signal< sc_logic > pyr_region_data_9_ce1;
    sc_signal< sc_lv<8> > pyr_region_data_9_q1;
    sc_signal< sc_lv<7> > ref_patch_with_borde_address0;
    sc_signal< sc_logic > ref_patch_with_borde_ce0;
    sc_signal< sc_logic > ref_patch_with_borde_we0;
    sc_signal< sc_lv<8> > ref_patch_with_borde_q0;
    sc_signal< sc_lv<7> > ref_patch_with_borde_address1;
    sc_signal< sc_logic > ref_patch_with_borde_ce1;
    sc_signal< sc_lv<8> > ref_patch_with_borde_q1;
    sc_signal< sc_lv<8> > pyr_region_fcoord_10;
    sc_signal< sc_lv<8> > pyr_region_fcoord_10_1;
    sc_signal< sc_lv<32> > cur_px_estimate_10_0;
    sc_signal< sc_lv<32> > cur_px_estimate_10_1;
    sc_signal< sc_lv<12> > pyr_region_data_10_address0;
    sc_signal< sc_logic > pyr_region_data_10_ce0;
    sc_signal< sc_logic > pyr_region_data_10_we0;
    sc_signal< sc_lv<8> > pyr_region_data_10_q0;
    sc_signal< sc_logic > pyr_region_data_10_ce1;
    sc_signal< sc_lv<8> > pyr_region_data_10_q1;
    sc_signal< sc_lv<7> > ref_patch_with_borde_21_address0;
    sc_signal< sc_logic > ref_patch_with_borde_21_ce0;
    sc_signal< sc_logic > ref_patch_with_borde_21_we0;
    sc_signal< sc_lv<8> > ref_patch_with_borde_21_q0;
    sc_signal< sc_lv<7> > ref_patch_with_borde_21_address1;
    sc_signal< sc_logic > ref_patch_with_borde_21_ce1;
    sc_signal< sc_lv<8> > ref_patch_with_borde_21_q1;
    sc_signal< sc_lv<8> > pyr_region_fcoord_11;
    sc_signal< sc_lv<8> > pyr_region_fcoord_11_1;
    sc_signal< sc_lv<32> > cur_px_estimate_11_0;
    sc_signal< sc_lv<32> > cur_px_estimate_11_1;
    sc_signal< sc_lv<12> > pyr_region_data_11_address0;
    sc_signal< sc_logic > pyr_region_data_11_ce0;
    sc_signal< sc_logic > pyr_region_data_11_we0;
    sc_signal< sc_lv<8> > pyr_region_data_11_q0;
    sc_signal< sc_logic > pyr_region_data_11_ce1;
    sc_signal< sc_lv<8> > pyr_region_data_11_q1;
    sc_signal< sc_lv<7> > ref_patch_with_borde_20_address0;
    sc_signal< sc_logic > ref_patch_with_borde_20_ce0;
    sc_signal< sc_logic > ref_patch_with_borde_20_we0;
    sc_signal< sc_lv<8> > ref_patch_with_borde_20_q0;
    sc_signal< sc_lv<7> > ref_patch_with_borde_20_address1;
    sc_signal< sc_logic > ref_patch_with_borde_20_ce1;
    sc_signal< sc_lv<8> > ref_patch_with_borde_20_q1;
    sc_signal< sc_lv<8> > pyr_region_fcoord_12;
    sc_signal< sc_lv<8> > pyr_region_fcoord_12_1;
    sc_signal< sc_lv<32> > cur_px_estimate_12_0;
    sc_signal< sc_lv<32> > cur_px_estimate_12_1;
    sc_signal< sc_lv<12> > pyr_region_data_12_address0;
    sc_signal< sc_logic > pyr_region_data_12_ce0;
    sc_signal< sc_logic > pyr_region_data_12_we0;
    sc_signal< sc_lv<8> > pyr_region_data_12_q0;
    sc_signal< sc_logic > pyr_region_data_12_ce1;
    sc_signal< sc_lv<8> > pyr_region_data_12_q1;
    sc_signal< sc_lv<7> > ref_patch_with_borde_19_address0;
    sc_signal< sc_logic > ref_patch_with_borde_19_ce0;
    sc_signal< sc_logic > ref_patch_with_borde_19_we0;
    sc_signal< sc_lv<8> > ref_patch_with_borde_19_q0;
    sc_signal< sc_lv<7> > ref_patch_with_borde_19_address1;
    sc_signal< sc_logic > ref_patch_with_borde_19_ce1;
    sc_signal< sc_lv<8> > ref_patch_with_borde_19_q1;
    sc_signal< sc_lv<8> > pyr_region_fcoord_13;
    sc_signal< sc_lv<8> > pyr_region_fcoord_13_1;
    sc_signal< sc_lv<32> > cur_px_estimate_13_0;
    sc_signal< sc_lv<32> > cur_px_estimate_13_1;
    sc_signal< sc_lv<12> > pyr_region_data_13_address0;
    sc_signal< sc_logic > pyr_region_data_13_ce0;
    sc_signal< sc_logic > pyr_region_data_13_we0;
    sc_signal< sc_lv<8> > pyr_region_data_13_q0;
    sc_signal< sc_logic > pyr_region_data_13_ce1;
    sc_signal< sc_lv<8> > pyr_region_data_13_q1;
    sc_signal< sc_lv<7> > ref_patch_with_borde_18_address0;
    sc_signal< sc_logic > ref_patch_with_borde_18_ce0;
    sc_signal< sc_logic > ref_patch_with_borde_18_we0;
    sc_signal< sc_lv<8> > ref_patch_with_borde_18_q0;
    sc_signal< sc_lv<7> > ref_patch_with_borde_18_address1;
    sc_signal< sc_logic > ref_patch_with_borde_18_ce1;
    sc_signal< sc_lv<8> > ref_patch_with_borde_18_q1;
    sc_signal< sc_lv<8> > pyr_region_fcoord_14;
    sc_signal< sc_lv<8> > pyr_region_fcoord_14_1;
    sc_signal< sc_lv<32> > cur_px_estimate_14_0;
    sc_signal< sc_lv<32> > cur_px_estimate_14_1;
    sc_signal< sc_lv<12> > pyr_region_data_14_address0;
    sc_signal< sc_logic > pyr_region_data_14_ce0;
    sc_signal< sc_logic > pyr_region_data_14_we0;
    sc_signal< sc_lv<8> > pyr_region_data_14_q0;
    sc_signal< sc_logic > pyr_region_data_14_ce1;
    sc_signal< sc_lv<8> > pyr_region_data_14_q1;
    sc_signal< sc_lv<7> > ref_patch_with_borde_17_address0;
    sc_signal< sc_logic > ref_patch_with_borde_17_ce0;
    sc_signal< sc_logic > ref_patch_with_borde_17_we0;
    sc_signal< sc_lv<8> > ref_patch_with_borde_17_q0;
    sc_signal< sc_lv<7> > ref_patch_with_borde_17_address1;
    sc_signal< sc_logic > ref_patch_with_borde_17_ce1;
    sc_signal< sc_lv<8> > ref_patch_with_borde_17_q1;
    sc_signal< sc_lv<8> > pyr_region_fcoord_15;
    sc_signal< sc_lv<8> > pyr_region_fcoord_15_1;
    sc_signal< sc_lv<32> > cur_px_estimate_15_0;
    sc_signal< sc_lv<32> > cur_px_estimate_15_1;
    sc_signal< sc_lv<12> > pyr_region_data_15_address0;
    sc_signal< sc_logic > pyr_region_data_15_ce0;
    sc_signal< sc_logic > pyr_region_data_15_we0;
    sc_signal< sc_lv<8> > pyr_region_data_15_q0;
    sc_signal< sc_logic > pyr_region_data_15_ce1;
    sc_signal< sc_lv<8> > pyr_region_data_15_q1;
    sc_signal< sc_lv<7> > ref_patch_with_borde_16_address0;
    sc_signal< sc_logic > ref_patch_with_borde_16_ce0;
    sc_signal< sc_logic > ref_patch_with_borde_16_we0;
    sc_signal< sc_lv<8> > ref_patch_with_borde_16_q0;
    sc_signal< sc_lv<7> > ref_patch_with_borde_16_address1;
    sc_signal< sc_logic > ref_patch_with_borde_16_ce1;
    sc_signal< sc_lv<8> > ref_patch_with_borde_16_q1;
    sc_signal< sc_lv<8> > pyr_region_fcoord_16;
    sc_signal< sc_lv<8> > pyr_region_fcoord_16_1;
    sc_signal< sc_lv<32> > cur_px_estimate_16_0;
    sc_signal< sc_lv<32> > cur_px_estimate_16_1;
    sc_signal< sc_lv<12> > pyr_region_data_16_address0;
    sc_signal< sc_logic > pyr_region_data_16_ce0;
    sc_signal< sc_logic > pyr_region_data_16_we0;
    sc_signal< sc_lv<8> > pyr_region_data_16_q0;
    sc_signal< sc_logic > pyr_region_data_16_ce1;
    sc_signal< sc_lv<8> > pyr_region_data_16_q1;
    sc_signal< sc_lv<7> > ref_patch_with_borde_15_address0;
    sc_signal< sc_logic > ref_patch_with_borde_15_ce0;
    sc_signal< sc_logic > ref_patch_with_borde_15_we0;
    sc_signal< sc_lv<8> > ref_patch_with_borde_15_q0;
    sc_signal< sc_lv<7> > ref_patch_with_borde_15_address1;
    sc_signal< sc_logic > ref_patch_with_borde_15_ce1;
    sc_signal< sc_lv<8> > ref_patch_with_borde_15_q1;
    sc_signal< sc_lv<8> > pyr_region_fcoord_17;
    sc_signal< sc_lv<8> > pyr_region_fcoord_17_1;
    sc_signal< sc_lv<32> > cur_px_estimate_17_0;
    sc_signal< sc_lv<32> > cur_px_estimate_17_1;
    sc_signal< sc_lv<12> > pyr_region_data_17_address0;
    sc_signal< sc_logic > pyr_region_data_17_ce0;
    sc_signal< sc_logic > pyr_region_data_17_we0;
    sc_signal< sc_lv<8> > pyr_region_data_17_q0;
    sc_signal< sc_logic > pyr_region_data_17_ce1;
    sc_signal< sc_lv<8> > pyr_region_data_17_q1;
    sc_signal< sc_lv<7> > ref_patch_with_borde_14_address0;
    sc_signal< sc_logic > ref_patch_with_borde_14_ce0;
    sc_signal< sc_logic > ref_patch_with_borde_14_we0;
    sc_signal< sc_lv<8> > ref_patch_with_borde_14_q0;
    sc_signal< sc_lv<7> > ref_patch_with_borde_14_address1;
    sc_signal< sc_logic > ref_patch_with_borde_14_ce1;
    sc_signal< sc_lv<8> > ref_patch_with_borde_14_q1;
    sc_signal< sc_lv<8> > pyr_region_fcoord_18;
    sc_signal< sc_lv<8> > pyr_region_fcoord_18_1;
    sc_signal< sc_lv<32> > cur_px_estimate_18_0;
    sc_signal< sc_lv<32> > cur_px_estimate_18_1;
    sc_signal< sc_lv<12> > pyr_region_data_18_address0;
    sc_signal< sc_logic > pyr_region_data_18_ce0;
    sc_signal< sc_logic > pyr_region_data_18_we0;
    sc_signal< sc_lv<8> > pyr_region_data_18_q0;
    sc_signal< sc_logic > pyr_region_data_18_ce1;
    sc_signal< sc_lv<8> > pyr_region_data_18_q1;
    sc_signal< sc_lv<7> > ref_patch_with_borde_13_address0;
    sc_signal< sc_logic > ref_patch_with_borde_13_ce0;
    sc_signal< sc_logic > ref_patch_with_borde_13_we0;
    sc_signal< sc_lv<8> > ref_patch_with_borde_13_q0;
    sc_signal< sc_lv<7> > ref_patch_with_borde_13_address1;
    sc_signal< sc_logic > ref_patch_with_borde_13_ce1;
    sc_signal< sc_lv<8> > ref_patch_with_borde_13_q1;
    sc_signal< sc_lv<8> > pyr_region_fcoord_19;
    sc_signal< sc_lv<8> > pyr_region_fcoord_19_1;
    sc_signal< sc_lv<32> > cur_px_estimate_19_0;
    sc_signal< sc_lv<32> > cur_px_estimate_19_1;
    sc_signal< sc_lv<12> > pyr_region_data_19_address0;
    sc_signal< sc_logic > pyr_region_data_19_ce0;
    sc_signal< sc_logic > pyr_region_data_19_we0;
    sc_signal< sc_lv<8> > pyr_region_data_19_q0;
    sc_signal< sc_logic > pyr_region_data_19_ce1;
    sc_signal< sc_lv<8> > pyr_region_data_19_q1;
    sc_signal< sc_lv<7> > ref_patch_with_borde_12_address0;
    sc_signal< sc_logic > ref_patch_with_borde_12_ce0;
    sc_signal< sc_logic > ref_patch_with_borde_12_we0;
    sc_signal< sc_lv<8> > ref_patch_with_borde_12_q0;
    sc_signal< sc_lv<7> > ref_patch_with_borde_12_address1;
    sc_signal< sc_logic > ref_patch_with_borde_12_ce1;
    sc_signal< sc_lv<8> > ref_patch_with_borde_12_q1;
    sc_signal< sc_lv<8> > pyr_region_fcoord_20;
    sc_signal< sc_lv<8> > pyr_region_fcoord_20_1;
    sc_signal< sc_lv<32> > cur_px_estimate_20_0;
    sc_signal< sc_lv<32> > cur_px_estimate_20_1;
    sc_signal< sc_lv<12> > pyr_region_data_20_address0;
    sc_signal< sc_logic > pyr_region_data_20_ce0;
    sc_signal< sc_logic > pyr_region_data_20_we0;
    sc_signal< sc_lv<8> > pyr_region_data_20_q0;
    sc_signal< sc_logic > pyr_region_data_20_ce1;
    sc_signal< sc_lv<8> > pyr_region_data_20_q1;
    sc_signal< sc_lv<7> > ref_patch_with_borde_10_address0;
    sc_signal< sc_logic > ref_patch_with_borde_10_ce0;
    sc_signal< sc_logic > ref_patch_with_borde_10_we0;
    sc_signal< sc_lv<8> > ref_patch_with_borde_10_q0;
    sc_signal< sc_lv<7> > ref_patch_with_borde_10_address1;
    sc_signal< sc_logic > ref_patch_with_borde_10_ce1;
    sc_signal< sc_lv<8> > ref_patch_with_borde_10_q1;
    sc_signal< sc_lv<8> > pyr_region_fcoord_21;
    sc_signal< sc_lv<8> > pyr_region_fcoord_21_1;
    sc_signal< sc_lv<32> > cur_px_estimate_21_0;
    sc_signal< sc_lv<32> > cur_px_estimate_21_1;
    sc_signal< sc_lv<12> > pyr_region_data_21_address0;
    sc_signal< sc_logic > pyr_region_data_21_ce0;
    sc_signal< sc_logic > pyr_region_data_21_we0;
    sc_signal< sc_lv<8> > pyr_region_data_21_q0;
    sc_signal< sc_logic > pyr_region_data_21_ce1;
    sc_signal< sc_lv<8> > pyr_region_data_21_q1;
    sc_signal< sc_lv<7> > ref_patch_with_borde_9_address0;
    sc_signal< sc_logic > ref_patch_with_borde_9_ce0;
    sc_signal< sc_logic > ref_patch_with_borde_9_we0;
    sc_signal< sc_lv<8> > ref_patch_with_borde_9_q0;
    sc_signal< sc_lv<7> > ref_patch_with_borde_9_address1;
    sc_signal< sc_logic > ref_patch_with_borde_9_ce1;
    sc_signal< sc_lv<8> > ref_patch_with_borde_9_q1;
    sc_signal< sc_lv<8> > pyr_region_fcoord_22;
    sc_signal< sc_lv<8> > pyr_region_fcoord_22_1;
    sc_signal< sc_lv<32> > cur_px_estimate_22_0;
    sc_signal< sc_lv<32> > cur_px_estimate_22_1;
    sc_signal< sc_lv<12> > pyr_region_data_22_address0;
    sc_signal< sc_logic > pyr_region_data_22_ce0;
    sc_signal< sc_logic > pyr_region_data_22_we0;
    sc_signal< sc_lv<8> > pyr_region_data_22_q0;
    sc_signal< sc_logic > pyr_region_data_22_ce1;
    sc_signal< sc_lv<8> > pyr_region_data_22_q1;
    sc_signal< sc_lv<7> > ref_patch_with_borde_8_address0;
    sc_signal< sc_logic > ref_patch_with_borde_8_ce0;
    sc_signal< sc_logic > ref_patch_with_borde_8_we0;
    sc_signal< sc_lv<8> > ref_patch_with_borde_8_q0;
    sc_signal< sc_lv<7> > ref_patch_with_borde_8_address1;
    sc_signal< sc_logic > ref_patch_with_borde_8_ce1;
    sc_signal< sc_lv<8> > ref_patch_with_borde_8_q1;
    sc_signal< sc_lv<8> > pyr_region_fcoord_23;
    sc_signal< sc_lv<8> > pyr_region_fcoord_23_1;
    sc_signal< sc_lv<32> > cur_px_estimate_23_0;
    sc_signal< sc_lv<32> > cur_px_estimate_23_1;
    sc_signal< sc_lv<12> > pyr_region_data_23_address0;
    sc_signal< sc_logic > pyr_region_data_23_ce0;
    sc_signal< sc_logic > pyr_region_data_23_we0;
    sc_signal< sc_lv<8> > pyr_region_data_23_q0;
    sc_signal< sc_logic > pyr_region_data_23_ce1;
    sc_signal< sc_lv<8> > pyr_region_data_23_q1;
    sc_signal< sc_lv<7> > ref_patch_with_borde_7_address0;
    sc_signal< sc_logic > ref_patch_with_borde_7_ce0;
    sc_signal< sc_logic > ref_patch_with_borde_7_we0;
    sc_signal< sc_lv<8> > ref_patch_with_borde_7_q0;
    sc_signal< sc_lv<7> > ref_patch_with_borde_7_address1;
    sc_signal< sc_logic > ref_patch_with_borde_7_ce1;
    sc_signal< sc_lv<8> > ref_patch_with_borde_7_q1;
    sc_signal< sc_logic > my_region_data_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > my_region_data_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > my_region_fcoord_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > my_region_fcoord_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_logic > my_patches_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_logic > my_patches_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<1> > exitcond3_reg_59647;
    sc_signal< sc_logic > my_pos_blk_n_AR;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_logic > my_pos_blk_n_R;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_logic > my_pos_blk_n_AW;
    sc_signal< sc_logic > ap_CS_fsm_state284;
    sc_signal< sc_logic > my_pos_blk_n_W;
    sc_signal< sc_logic > ap_CS_fsm_pp5_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter1;
    sc_signal< bool > ap_block_pp5_stage0;
    sc_signal< sc_lv<1> > exitcond6_reg_98056;
    sc_signal< sc_logic > my_pos_blk_n_B;
    sc_signal< sc_logic > ap_CS_fsm_state291;
    sc_signal< sc_logic > my_region_data_AWREADY;
    sc_signal< sc_logic > my_region_data_WREADY;
    sc_signal< sc_logic > my_region_data_ARVALID;
    sc_signal< sc_logic > my_region_data_ARREADY;
    sc_signal< sc_logic > my_region_data_RVALID;
    sc_signal< sc_logic > my_region_data_RREADY;
    sc_signal< sc_lv<8> > my_region_data_RDATA;
    sc_signal< sc_logic > my_region_data_RLAST;
    sc_signal< sc_lv<1> > my_region_data_RID;
    sc_signal< sc_lv<1> > my_region_data_RUSER;
    sc_signal< sc_lv<2> > my_region_data_RRESP;
    sc_signal< sc_logic > my_region_data_BVALID;
    sc_signal< sc_lv<2> > my_region_data_BRESP;
    sc_signal< sc_lv<1> > my_region_data_BID;
    sc_signal< sc_lv<1> > my_region_data_BUSER;
    sc_signal< sc_logic > my_region_fcoord_AWREADY;
    sc_signal< sc_logic > my_region_fcoord_WREADY;
    sc_signal< sc_logic > my_region_fcoord_ARVALID;
    sc_signal< sc_logic > my_region_fcoord_ARREADY;
    sc_signal< sc_logic > my_region_fcoord_RVALID;
    sc_signal< sc_logic > my_region_fcoord_RREADY;
    sc_signal< sc_lv<8> > my_region_fcoord_RDATA;
    sc_signal< sc_logic > my_region_fcoord_RLAST;
    sc_signal< sc_lv<1> > my_region_fcoord_RID;
    sc_signal< sc_lv<1> > my_region_fcoord_RUSER;
    sc_signal< sc_lv<2> > my_region_fcoord_RRESP;
    sc_signal< sc_logic > my_region_fcoord_BVALID;
    sc_signal< sc_lv<2> > my_region_fcoord_BRESP;
    sc_signal< sc_lv<1> > my_region_fcoord_BID;
    sc_signal< sc_lv<1> > my_region_fcoord_BUSER;
    sc_signal< sc_logic > my_patches_AWREADY;
    sc_signal< sc_logic > my_patches_WREADY;
    sc_signal< sc_logic > my_patches_ARVALID;
    sc_signal< sc_logic > my_patches_ARREADY;
    sc_signal< sc_logic > my_patches_RVALID;
    sc_signal< sc_logic > my_patches_RREADY;
    sc_signal< sc_lv<8> > my_patches_RDATA;
    sc_signal< sc_logic > my_patches_RLAST;
    sc_signal< sc_lv<1> > my_patches_RID;
    sc_signal< sc_lv<1> > my_patches_RUSER;
    sc_signal< sc_lv<2> > my_patches_RRESP;
    sc_signal< sc_logic > my_patches_BVALID;
    sc_signal< sc_lv<2> > my_patches_BRESP;
    sc_signal< sc_lv<1> > my_patches_BID;
    sc_signal< sc_lv<1> > my_patches_BUSER;
    sc_signal< sc_logic > my_pos_AWVALID;
    sc_signal< sc_logic > my_pos_AWREADY;
    sc_signal< sc_logic > my_pos_WVALID;
    sc_signal< sc_logic > my_pos_WREADY;
    sc_signal< sc_logic > my_pos_ARVALID;
    sc_signal< sc_logic > my_pos_ARREADY;
    sc_signal< sc_logic > my_pos_RVALID;
    sc_signal< sc_logic > my_pos_RREADY;
    sc_signal< sc_lv<32> > my_pos_RDATA;
    sc_signal< sc_logic > my_pos_RLAST;
    sc_signal< sc_lv<1> > my_pos_RID;
    sc_signal< sc_lv<1> > my_pos_RUSER;
    sc_signal< sc_lv<2> > my_pos_RRESP;
    sc_signal< sc_logic > my_pos_BVALID;
    sc_signal< sc_logic > my_pos_BREADY;
    sc_signal< sc_lv<2> > my_pos_BRESP;
    sc_signal< sc_lv<1> > my_pos_BID;
    sc_signal< sc_lv<1> > my_pos_BUSER;
    sc_signal< sc_lv<17> > indvar_reg_21414;
    sc_signal< sc_lv<6> > indvar1_reg_21425;
    sc_signal< sc_lv<12> > indvar3_reg_21436;
    sc_signal< sc_lv<24> > phi_mul_reg_21447;
    sc_signal< sc_lv<12> > phi_urem_reg_21458;
    sc_signal< sc_lv<6> > indvar6_reg_21470;
    sc_signal< sc_lv<5> > k_reg_21481;
    sc_signal< sc_lv<5> > k_reg_21481_pp4_iter1_reg;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage0;
    sc_signal< bool > ap_block_state42_pp4_stage0_iter0;
    sc_signal< bool > ap_block_state90_pp4_stage0_iter1;
    sc_signal< bool > ap_block_state138_pp4_stage0_iter2;
    sc_signal< bool > ap_block_state186_pp4_stage0_iter3;
    sc_signal< bool > ap_block_state234_pp4_stage0_iter4;
    sc_signal< bool > ap_block_pp4_stage0_11001;
    sc_signal< sc_lv<5> > k_reg_21481_pp4_iter2_reg;
    sc_signal< sc_lv<5> > k_reg_21481_pp4_iter3_reg;
    sc_signal< sc_lv<5> > k_reg_21481_pp4_iter4_reg;
    sc_signal< sc_lv<6> > indvar8_reg_21493;
    sc_signal< sc_lv<8> > grp_fu_25196_p26;
    sc_signal< sc_lv<8> > reg_25534;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter0;
    sc_signal< bool > ap_block_state43_pp4_stage1_iter0;
    sc_signal< bool > ap_block_state91_pp4_stage1_iter1;
    sc_signal< bool > ap_block_state139_pp4_stage1_iter2;
    sc_signal< bool > ap_block_state187_pp4_stage1_iter3;
    sc_signal< bool > ap_block_state235_pp4_stage1_iter4;
    sc_signal< bool > ap_block_pp4_stage1_11001;
    sc_signal< sc_lv<1> > exitcond1_reg_79495;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage2;
    sc_signal< bool > ap_block_state44_pp4_stage2_iter0;
    sc_signal< bool > ap_block_state92_pp4_stage2_iter1;
    sc_signal< bool > ap_block_state140_pp4_stage2_iter2;
    sc_signal< bool > ap_block_state188_pp4_stage2_iter3;
    sc_signal< bool > ap_block_state236_pp4_stage2_iter4;
    sc_signal< bool > ap_block_pp4_stage2_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage3;
    sc_signal< bool > ap_block_state45_pp4_stage3_iter0;
    sc_signal< bool > ap_block_state93_pp4_stage3_iter1;
    sc_signal< bool > ap_block_state141_pp4_stage3_iter2;
    sc_signal< bool > ap_block_state189_pp4_stage3_iter3;
    sc_signal< bool > ap_block_state237_pp4_stage3_iter4;
    sc_signal< bool > ap_block_pp4_stage3_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage4;
    sc_signal< bool > ap_block_state46_pp4_stage4_iter0;
    sc_signal< bool > ap_block_state94_pp4_stage4_iter1;
    sc_signal< bool > ap_block_state142_pp4_stage4_iter2;
    sc_signal< bool > ap_block_state190_pp4_stage4_iter3;
    sc_signal< bool > ap_block_state238_pp4_stage4_iter4;
    sc_signal< bool > ap_block_pp4_stage4_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage5;
    sc_signal< bool > ap_block_state47_pp4_stage5_iter0;
    sc_signal< bool > ap_block_state95_pp4_stage5_iter1;
    sc_signal< bool > ap_block_state143_pp4_stage5_iter2;
    sc_signal< bool > ap_block_state191_pp4_stage5_iter3;
    sc_signal< bool > ap_block_state239_pp4_stage5_iter4;
    sc_signal< bool > ap_block_pp4_stage5_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage6;
    sc_signal< bool > ap_block_state48_pp4_stage6_iter0;
    sc_signal< bool > ap_block_state96_pp4_stage6_iter1;
    sc_signal< bool > ap_block_state144_pp4_stage6_iter2;
    sc_signal< bool > ap_block_state192_pp4_stage6_iter3;
    sc_signal< bool > ap_block_state240_pp4_stage6_iter4;
    sc_signal< bool > ap_block_pp4_stage6_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage7;
    sc_signal< bool > ap_block_state49_pp4_stage7_iter0;
    sc_signal< bool > ap_block_state97_pp4_stage7_iter1;
    sc_signal< bool > ap_block_state145_pp4_stage7_iter2;
    sc_signal< bool > ap_block_state193_pp4_stage7_iter3;
    sc_signal< bool > ap_block_state241_pp4_stage7_iter4;
    sc_signal< bool > ap_block_pp4_stage7_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage8;
    sc_signal< bool > ap_block_state50_pp4_stage8_iter0;
    sc_signal< bool > ap_block_state98_pp4_stage8_iter1;
    sc_signal< bool > ap_block_state146_pp4_stage8_iter2;
    sc_signal< bool > ap_block_state194_pp4_stage8_iter3;
    sc_signal< bool > ap_block_state242_pp4_stage8_iter4;
    sc_signal< bool > ap_block_pp4_stage8_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage9;
    sc_signal< bool > ap_block_state51_pp4_stage9_iter0;
    sc_signal< bool > ap_block_state99_pp4_stage9_iter1;
    sc_signal< bool > ap_block_state147_pp4_stage9_iter2;
    sc_signal< bool > ap_block_state195_pp4_stage9_iter3;
    sc_signal< bool > ap_block_state243_pp4_stage9_iter4;
    sc_signal< bool > ap_block_pp4_stage9_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage10;
    sc_signal< bool > ap_block_state52_pp4_stage10_iter0;
    sc_signal< bool > ap_block_state100_pp4_stage10_iter1;
    sc_signal< bool > ap_block_state148_pp4_stage10_iter2;
    sc_signal< bool > ap_block_state196_pp4_stage10_iter3;
    sc_signal< bool > ap_block_state244_pp4_stage10_iter4;
    sc_signal< bool > ap_block_pp4_stage10_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage11;
    sc_signal< bool > ap_block_state53_pp4_stage11_iter0;
    sc_signal< bool > ap_block_state101_pp4_stage11_iter1;
    sc_signal< bool > ap_block_state149_pp4_stage11_iter2;
    sc_signal< bool > ap_block_state197_pp4_stage11_iter3;
    sc_signal< bool > ap_block_state245_pp4_stage11_iter4;
    sc_signal< bool > ap_block_pp4_stage11_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage12;
    sc_signal< bool > ap_block_state54_pp4_stage12_iter0;
    sc_signal< bool > ap_block_state102_pp4_stage12_iter1;
    sc_signal< bool > ap_block_state150_pp4_stage12_iter2;
    sc_signal< bool > ap_block_state198_pp4_stage12_iter3;
    sc_signal< bool > ap_block_state246_pp4_stage12_iter4;
    sc_signal< bool > ap_block_pp4_stage12_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage13;
    sc_signal< bool > ap_block_state55_pp4_stage13_iter0;
    sc_signal< bool > ap_block_state103_pp4_stage13_iter1;
    sc_signal< bool > ap_block_state151_pp4_stage13_iter2;
    sc_signal< bool > ap_block_state199_pp4_stage13_iter3;
    sc_signal< bool > ap_block_state247_pp4_stage13_iter4;
    sc_signal< bool > ap_block_pp4_stage13_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage14;
    sc_signal< bool > ap_block_state56_pp4_stage14_iter0;
    sc_signal< bool > ap_block_state104_pp4_stage14_iter1;
    sc_signal< bool > ap_block_state152_pp4_stage14_iter2;
    sc_signal< bool > ap_block_state200_pp4_stage14_iter3;
    sc_signal< bool > ap_block_state248_pp4_stage14_iter4;
    sc_signal< bool > ap_block_pp4_stage14_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage15;
    sc_signal< bool > ap_block_state57_pp4_stage15_iter0;
    sc_signal< bool > ap_block_state105_pp4_stage15_iter1;
    sc_signal< bool > ap_block_state153_pp4_stage15_iter2;
    sc_signal< bool > ap_block_state201_pp4_stage15_iter3;
    sc_signal< bool > ap_block_state249_pp4_stage15_iter4;
    sc_signal< bool > ap_block_pp4_stage15_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage16;
    sc_signal< bool > ap_block_state58_pp4_stage16_iter0;
    sc_signal< bool > ap_block_state106_pp4_stage16_iter1;
    sc_signal< bool > ap_block_state154_pp4_stage16_iter2;
    sc_signal< bool > ap_block_state202_pp4_stage16_iter3;
    sc_signal< bool > ap_block_state250_pp4_stage16_iter4;
    sc_signal< bool > ap_block_pp4_stage16_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage17;
    sc_signal< bool > ap_block_state59_pp4_stage17_iter0;
    sc_signal< bool > ap_block_state107_pp4_stage17_iter1;
    sc_signal< bool > ap_block_state155_pp4_stage17_iter2;
    sc_signal< bool > ap_block_state203_pp4_stage17_iter3;
    sc_signal< bool > ap_block_state251_pp4_stage17_iter4;
    sc_signal< bool > ap_block_pp4_stage17_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage18;
    sc_signal< bool > ap_block_state60_pp4_stage18_iter0;
    sc_signal< bool > ap_block_state108_pp4_stage18_iter1;
    sc_signal< bool > ap_block_state156_pp4_stage18_iter2;
    sc_signal< bool > ap_block_state204_pp4_stage18_iter3;
    sc_signal< bool > ap_block_state252_pp4_stage18_iter4;
    sc_signal< bool > ap_block_pp4_stage18_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage19;
    sc_signal< bool > ap_block_state61_pp4_stage19_iter0;
    sc_signal< bool > ap_block_state109_pp4_stage19_iter1;
    sc_signal< bool > ap_block_state157_pp4_stage19_iter2;
    sc_signal< bool > ap_block_state205_pp4_stage19_iter3;
    sc_signal< bool > ap_block_state253_pp4_stage19_iter4;
    sc_signal< bool > ap_block_pp4_stage19_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage20;
    sc_signal< bool > ap_block_state62_pp4_stage20_iter0;
    sc_signal< bool > ap_block_state110_pp4_stage20_iter1;
    sc_signal< bool > ap_block_state158_pp4_stage20_iter2;
    sc_signal< bool > ap_block_state206_pp4_stage20_iter3;
    sc_signal< bool > ap_block_state254_pp4_stage20_iter4;
    sc_signal< bool > ap_block_pp4_stage20_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage21;
    sc_signal< bool > ap_block_state63_pp4_stage21_iter0;
    sc_signal< bool > ap_block_state111_pp4_stage21_iter1;
    sc_signal< bool > ap_block_state159_pp4_stage21_iter2;
    sc_signal< bool > ap_block_state207_pp4_stage21_iter3;
    sc_signal< bool > ap_block_state255_pp4_stage21_iter4;
    sc_signal< bool > ap_block_pp4_stage21_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage22;
    sc_signal< bool > ap_block_state64_pp4_stage22_iter0;
    sc_signal< bool > ap_block_state112_pp4_stage22_iter1;
    sc_signal< bool > ap_block_state160_pp4_stage22_iter2;
    sc_signal< bool > ap_block_state208_pp4_stage22_iter3;
    sc_signal< bool > ap_block_state256_pp4_stage22_iter4;
    sc_signal< bool > ap_block_pp4_stage22_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage23;
    sc_signal< bool > ap_block_state65_pp4_stage23_iter0;
    sc_signal< bool > ap_block_state113_pp4_stage23_iter1;
    sc_signal< bool > ap_block_state161_pp4_stage23_iter2;
    sc_signal< bool > ap_block_state209_pp4_stage23_iter3;
    sc_signal< bool > ap_block_state257_pp4_stage23_iter4;
    sc_signal< bool > ap_block_pp4_stage23_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage24;
    sc_signal< bool > ap_block_state66_pp4_stage24_iter0;
    sc_signal< bool > ap_block_state114_pp4_stage24_iter1;
    sc_signal< bool > ap_block_state162_pp4_stage24_iter2;
    sc_signal< bool > ap_block_state210_pp4_stage24_iter3;
    sc_signal< bool > ap_block_state258_pp4_stage24_iter4;
    sc_signal< bool > ap_block_pp4_stage24_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage25;
    sc_signal< bool > ap_block_state67_pp4_stage25_iter0;
    sc_signal< bool > ap_block_state115_pp4_stage25_iter1;
    sc_signal< bool > ap_block_state163_pp4_stage25_iter2;
    sc_signal< bool > ap_block_state211_pp4_stage25_iter3;
    sc_signal< bool > ap_block_state259_pp4_stage25_iter4;
    sc_signal< bool > ap_block_pp4_stage25_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage26;
    sc_signal< bool > ap_block_state68_pp4_stage26_iter0;
    sc_signal< bool > ap_block_state116_pp4_stage26_iter1;
    sc_signal< bool > ap_block_state164_pp4_stage26_iter2;
    sc_signal< bool > ap_block_state212_pp4_stage26_iter3;
    sc_signal< bool > ap_block_state260_pp4_stage26_iter4;
    sc_signal< bool > ap_block_pp4_stage26_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage27;
    sc_signal< bool > ap_block_state69_pp4_stage27_iter0;
    sc_signal< bool > ap_block_state117_pp4_stage27_iter1;
    sc_signal< bool > ap_block_state165_pp4_stage27_iter2;
    sc_signal< bool > ap_block_state213_pp4_stage27_iter3;
    sc_signal< bool > ap_block_state261_pp4_stage27_iter4;
    sc_signal< bool > ap_block_pp4_stage27_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage28;
    sc_signal< bool > ap_block_state70_pp4_stage28_iter0;
    sc_signal< bool > ap_block_state118_pp4_stage28_iter1;
    sc_signal< bool > ap_block_state166_pp4_stage28_iter2;
    sc_signal< bool > ap_block_state214_pp4_stage28_iter3;
    sc_signal< bool > ap_block_state262_pp4_stage28_iter4;
    sc_signal< bool > ap_block_pp4_stage28_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage29;
    sc_signal< bool > ap_block_state71_pp4_stage29_iter0;
    sc_signal< bool > ap_block_state119_pp4_stage29_iter1;
    sc_signal< bool > ap_block_state167_pp4_stage29_iter2;
    sc_signal< bool > ap_block_state215_pp4_stage29_iter3;
    sc_signal< bool > ap_block_state263_pp4_stage29_iter4;
    sc_signal< bool > ap_block_pp4_stage29_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage30;
    sc_signal< bool > ap_block_state72_pp4_stage30_iter0;
    sc_signal< bool > ap_block_state120_pp4_stage30_iter1;
    sc_signal< bool > ap_block_state168_pp4_stage30_iter2;
    sc_signal< bool > ap_block_state216_pp4_stage30_iter3;
    sc_signal< bool > ap_block_state264_pp4_stage30_iter4;
    sc_signal< bool > ap_block_pp4_stage30_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage31;
    sc_signal< bool > ap_block_state73_pp4_stage31_iter0;
    sc_signal< bool > ap_block_state121_pp4_stage31_iter1;
    sc_signal< bool > ap_block_state169_pp4_stage31_iter2;
    sc_signal< bool > ap_block_state217_pp4_stage31_iter3;
    sc_signal< bool > ap_block_state265_pp4_stage31_iter4;
    sc_signal< bool > ap_block_pp4_stage31_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage32;
    sc_signal< bool > ap_block_state74_pp4_stage32_iter0;
    sc_signal< bool > ap_block_state122_pp4_stage32_iter1;
    sc_signal< bool > ap_block_state170_pp4_stage32_iter2;
    sc_signal< bool > ap_block_state218_pp4_stage32_iter3;
    sc_signal< bool > ap_block_state266_pp4_stage32_iter4;
    sc_signal< bool > ap_block_pp4_stage32_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage33;
    sc_signal< bool > ap_block_state75_pp4_stage33_iter0;
    sc_signal< bool > ap_block_state123_pp4_stage33_iter1;
    sc_signal< bool > ap_block_state171_pp4_stage33_iter2;
    sc_signal< bool > ap_block_state219_pp4_stage33_iter3;
    sc_signal< bool > ap_block_state267_pp4_stage33_iter4;
    sc_signal< bool > ap_block_pp4_stage33_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage34;
    sc_signal< bool > ap_block_state76_pp4_stage34_iter0;
    sc_signal< bool > ap_block_state124_pp4_stage34_iter1;
    sc_signal< bool > ap_block_state172_pp4_stage34_iter2;
    sc_signal< bool > ap_block_state220_pp4_stage34_iter3;
    sc_signal< bool > ap_block_state268_pp4_stage34_iter4;
    sc_signal< bool > ap_block_pp4_stage34_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage35;
    sc_signal< bool > ap_block_state77_pp4_stage35_iter0;
    sc_signal< bool > ap_block_state125_pp4_stage35_iter1;
    sc_signal< bool > ap_block_state173_pp4_stage35_iter2;
    sc_signal< bool > ap_block_state221_pp4_stage35_iter3;
    sc_signal< bool > ap_block_state269_pp4_stage35_iter4;
    sc_signal< bool > ap_block_pp4_stage35_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage36;
    sc_signal< bool > ap_block_state78_pp4_stage36_iter0;
    sc_signal< bool > ap_block_state126_pp4_stage36_iter1;
    sc_signal< bool > ap_block_state174_pp4_stage36_iter2;
    sc_signal< bool > ap_block_state222_pp4_stage36_iter3;
    sc_signal< bool > ap_block_state270_pp4_stage36_iter4;
    sc_signal< bool > ap_block_pp4_stage36_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage37;
    sc_signal< bool > ap_block_state79_pp4_stage37_iter0;
    sc_signal< bool > ap_block_state127_pp4_stage37_iter1;
    sc_signal< bool > ap_block_state175_pp4_stage37_iter2;
    sc_signal< bool > ap_block_state223_pp4_stage37_iter3;
    sc_signal< bool > ap_block_state271_pp4_stage37_iter4;
    sc_signal< bool > ap_block_pp4_stage37_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage39;
    sc_signal< bool > ap_block_state81_pp4_stage39_iter0;
    sc_signal< bool > ap_block_state129_pp4_stage39_iter1;
    sc_signal< bool > ap_block_state177_pp4_stage39_iter2;
    sc_signal< bool > ap_block_state225_pp4_stage39_iter3;
    sc_signal< bool > ap_block_state273_pp4_stage39_iter4;
    sc_signal< bool > ap_block_pp4_stage39_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage40;
    sc_signal< bool > ap_block_state82_pp4_stage40_iter0;
    sc_signal< bool > ap_block_state130_pp4_stage40_iter1;
    sc_signal< bool > ap_block_state178_pp4_stage40_iter2;
    sc_signal< bool > ap_block_state226_pp4_stage40_iter3;
    sc_signal< bool > ap_block_state274_pp4_stage40_iter4;
    sc_signal< bool > ap_block_pp4_stage40_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage41;
    sc_signal< bool > ap_block_state83_pp4_stage41_iter0;
    sc_signal< bool > ap_block_state131_pp4_stage41_iter1;
    sc_signal< bool > ap_block_state179_pp4_stage41_iter2;
    sc_signal< bool > ap_block_state227_pp4_stage41_iter3;
    sc_signal< bool > ap_block_state275_pp4_stage41_iter4;
    sc_signal< bool > ap_block_pp4_stage41_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage43;
    sc_signal< bool > ap_block_state85_pp4_stage43_iter0;
    sc_signal< bool > ap_block_state133_pp4_stage43_iter1;
    sc_signal< bool > ap_block_state181_pp4_stage43_iter2;
    sc_signal< bool > ap_block_state229_pp4_stage43_iter3;
    sc_signal< bool > ap_block_state277_pp4_stage43_iter4;
    sc_signal< bool > ap_block_pp4_stage43_11001;
    sc_signal< sc_lv<8> > grp_fu_25250_p26;
    sc_signal< sc_lv<8> > reg_25538;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage38;
    sc_signal< bool > ap_block_state80_pp4_stage38_iter0;
    sc_signal< bool > ap_block_state128_pp4_stage38_iter1;
    sc_signal< bool > ap_block_state176_pp4_stage38_iter2;
    sc_signal< bool > ap_block_state224_pp4_stage38_iter3;
    sc_signal< bool > ap_block_state272_pp4_stage38_iter4;
    sc_signal< bool > ap_block_pp4_stage38_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage42;
    sc_signal< bool > ap_block_state84_pp4_stage42_iter0;
    sc_signal< bool > ap_block_state132_pp4_stage42_iter1;
    sc_signal< bool > ap_block_state180_pp4_stage42_iter2;
    sc_signal< bool > ap_block_state228_pp4_stage42_iter3;
    sc_signal< bool > ap_block_state276_pp4_stage42_iter4;
    sc_signal< bool > ap_block_pp4_stage42_11001;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage44;
    sc_signal< bool > ap_block_state86_pp4_stage44_iter0;
    sc_signal< bool > ap_block_state134_pp4_stage44_iter1;
    sc_signal< bool > ap_block_state182_pp4_stage44_iter2;
    sc_signal< bool > ap_block_state230_pp4_stage44_iter3;
    sc_signal< bool > ap_block_state278_pp4_stage44_iter4;
    sc_signal< bool > ap_block_pp4_stage44_11001;
    sc_signal< sc_lv<32> > grp_fu_25187_p1;
    sc_signal< sc_lv<32> > reg_25542;
    sc_signal< sc_lv<32> > reg_25556;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage46;
    sc_signal< bool > ap_block_state88_pp4_stage46_iter0;
    sc_signal< bool > ap_block_state136_pp4_stage46_iter1;
    sc_signal< bool > ap_block_state184_pp4_stage46_iter2;
    sc_signal< bool > ap_block_state232_pp4_stage46_iter3;
    sc_signal< bool > ap_block_state280_pp4_stage46_iter4;
    sc_signal< bool > ap_block_pp4_stage46_11001;
    sc_signal< sc_lv<32> > reg_25570;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage47;
    sc_signal< bool > ap_block_state89_pp4_stage47_iter0;
    sc_signal< bool > ap_block_state137_pp4_stage47_iter1;
    sc_signal< bool > ap_block_state185_pp4_stage47_iter2;
    sc_signal< bool > ap_block_state233_pp4_stage47_iter3;
    sc_signal< bool > ap_block_state281_pp4_stage47_iter4;
    sc_signal< bool > ap_block_pp4_stage47_11001;
    sc_signal< sc_lv<32> > reg_25584;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter1;
    sc_signal< sc_lv<32> > grp_fu_25156_p2;
    sc_signal< sc_lv<32> > reg_25598;
    sc_signal< sc_lv<32> > reg_25606;
    sc_signal< sc_lv<32> > grp_fu_25190_p1;
    sc_signal< sc_lv<32> > reg_25620;
    sc_signal< sc_lv<32> > reg_25635;
    sc_signal< sc_lv<32> > grp_fu_25160_p2;
    sc_signal< sc_lv<32> > reg_25644;
    sc_signal< sc_lv<32> > reg_25653;
    sc_signal< sc_lv<32> > reg_25665;
    sc_signal< sc_lv<32> > reg_25679;
    sc_signal< sc_lv<32> > reg_25688;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage45;
    sc_signal< bool > ap_block_state87_pp4_stage45_iter0;
    sc_signal< bool > ap_block_state135_pp4_stage45_iter1;
    sc_signal< bool > ap_block_state183_pp4_stage45_iter2;
    sc_signal< bool > ap_block_state231_pp4_stage45_iter3;
    sc_signal< bool > ap_block_state279_pp4_stage45_iter4;
    sc_signal< bool > ap_block_pp4_stage45_11001;
    sc_signal< sc_lv<32> > reg_25700;
    sc_signal< sc_lv<32> > reg_25713;
    sc_signal< sc_lv<32> > reg_25721;
    sc_signal< sc_lv<32> > reg_25730;
    sc_signal< sc_lv<32> > reg_25740;
    sc_signal< sc_lv<32> > reg_25756;
    sc_signal< sc_lv<32> > reg_25764;
    sc_signal< sc_lv<32> > reg_25774;
    sc_signal< sc_lv<32> > reg_25789;
    sc_signal< sc_lv<32> > reg_25798;
    sc_signal< sc_lv<32> > reg_25806;
    sc_signal< sc_lv<32> > grp_fu_25164_p2;
    sc_signal< sc_lv<32> > reg_25814;
    sc_signal< sc_lv<32> > reg_25822;
    sc_signal< sc_lv<32> > grp_fu_25128_p2;
    sc_signal< sc_lv<32> > reg_25834;
    sc_signal< sc_lv<32> > reg_25841;
    sc_signal< sc_lv<32> > reg_25849;
    sc_signal< sc_lv<32> > reg_25858;
    sc_signal< sc_lv<32> > reg_25866;
    sc_signal< sc_lv<32> > reg_25880;
    sc_signal< sc_lv<32> > reg_25888;
    sc_signal< sc_lv<32> > reg_25895;
    sc_signal< sc_lv<32> > reg_25909;
    sc_signal< sc_lv<32> > reg_25918;
    sc_signal< sc_lv<32> > reg_25924;
    sc_signal< sc_lv<32> > reg_25932;
    sc_signal< sc_lv<32> > reg_25941;
    sc_signal< sc_lv<32> > reg_25948;
    sc_signal< sc_lv<32> > reg_25957;
    sc_signal< sc_lv<32> > reg_25966;
    sc_signal< sc_lv<32> > grp_fu_25132_p2;
    sc_signal< sc_lv<32> > reg_25972;
    sc_signal< sc_lv<32> > grp_fu_25193_p1;
    sc_signal< sc_lv<32> > reg_25980;
    sc_signal< sc_lv<32> > reg_25995;
    sc_signal< sc_lv<32> > reg_26003;
    sc_signal< sc_lv<32> > grp_fu_25136_p2;
    sc_signal< sc_lv<32> > reg_26010;
    sc_signal< sc_lv<32> > reg_26018;
    sc_signal< sc_lv<32> > reg_26026;
    sc_signal< sc_lv<32> > reg_26038;
    sc_signal< sc_lv<32> > reg_26045;
    sc_signal< sc_lv<32> > reg_26051;
    sc_signal< sc_lv<32> > reg_26063;
    sc_signal< sc_lv<32> > reg_26072;
    sc_signal< sc_lv<32> > reg_26081;
    sc_signal< sc_lv<32> > reg_26088;
    sc_signal< sc_lv<32> > reg_26101;
    sc_signal< sc_lv<32> > reg_26109;
    sc_signal< sc_lv<32> > reg_26117;
    sc_signal< sc_lv<32> > grp_fu_25168_p2;
    sc_signal< sc_lv<32> > reg_26126;
    sc_signal< sc_lv<32> > grp_fu_25172_p2;
    sc_signal< sc_lv<32> > reg_26135;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter3;
    sc_signal< sc_lv<32> > reg_26142;
    sc_signal< sc_lv<32> > reg_26154;
    sc_signal< sc_lv<32> > reg_26163;
    sc_signal< sc_lv<32> > reg_26170;
    sc_signal< sc_lv<32> > reg_26177;
    sc_signal< sc_lv<32> > reg_26185;
    sc_signal< sc_lv<32> > reg_26196;
    sc_signal< sc_lv<32> > reg_26205;
    sc_signal< sc_lv<32> > reg_26213;
    sc_signal< sc_lv<32> > reg_26219;
    sc_signal< sc_lv<32> > reg_26228;
    sc_signal< sc_lv<32> > reg_26234;
    sc_signal< sc_lv<32> > reg_26245;
    sc_signal< sc_lv<32> > grp_fu_25140_p2;
    sc_signal< sc_lv<32> > reg_26251;
    sc_signal< sc_lv<32> > reg_26259;
    sc_signal< sc_lv<32> > reg_26267;
    sc_signal< sc_lv<32> > reg_26280;
    sc_signal< sc_lv<32> > reg_26287;
    sc_signal< sc_lv<32> > reg_26295;
    sc_signal< sc_lv<32> > reg_26301;
    sc_signal< sc_lv<32> > reg_26310;
    sc_signal< sc_lv<32> > reg_26318;
    sc_signal< sc_lv<32> > reg_26325;
    sc_signal< sc_lv<32> > reg_26331;
    sc_signal< sc_lv<32> > reg_26339;
    sc_signal< sc_lv<32> > reg_26347;
    sc_signal< sc_lv<32> > grp_fu_25144_p2;
    sc_signal< sc_lv<32> > reg_26354;
    sc_signal< sc_lv<32> > reg_26361;
    sc_signal< sc_lv<32> > reg_26368;
    sc_signal< sc_lv<32> > reg_26375;
    sc_signal< sc_lv<32> > reg_26381;
    sc_signal< sc_lv<32> > reg_26387;
    sc_signal< sc_lv<32> > reg_26393;
    sc_signal< sc_lv<32> > reg_26400;
    sc_signal< sc_lv<32> > reg_26407;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter2;
    sc_signal< sc_lv<32> > reg_26415;
    sc_signal< sc_lv<32> > reg_26422;
    sc_signal< sc_lv<32> > reg_26431;
    sc_signal< sc_lv<32> > reg_26439;
    sc_signal< sc_lv<32> > reg_26447;
    sc_signal< sc_lv<32> > reg_26454;
    sc_signal< sc_lv<32> > reg_26461;
    sc_signal< sc_lv<32> > reg_26467;
    sc_signal< sc_lv<32> > reg_26476;
    sc_signal< sc_lv<32> > reg_26483;
    sc_signal< sc_lv<32> > reg_26491;
    sc_signal< sc_lv<32> > reg_26499;
    sc_signal< sc_lv<32> > grp_fu_25148_p2;
    sc_signal< sc_lv<32> > reg_26508;
    sc_signal< sc_lv<32> > grp_fu_25152_p2;
    sc_signal< sc_lv<32> > reg_26516;
    sc_signal< sc_lv<32> > reg_26523;
    sc_signal< sc_lv<8> > reg_26530;
    sc_signal< sc_lv<32> > reg_26534;
    sc_signal< sc_lv<32> > reg_26540;
    sc_signal< sc_lv<32> > reg_26547;
    sc_signal< sc_lv<32> > reg_26554;
    sc_signal< sc_lv<32> > reg_26560;
    sc_signal< sc_lv<32> > reg_26566;
    sc_signal< sc_lv<32> > reg_26573;
    sc_signal< sc_lv<32> > reg_26580;
    sc_signal< sc_lv<32> > reg_26587;
    sc_signal< sc_lv<32> > reg_26594;
    sc_signal< sc_lv<32> > reg_26602;
    sc_signal< sc_lv<32> > reg_26609;
    sc_signal< sc_lv<32> > reg_26617;
    sc_signal< sc_lv<32> > reg_26625;
    sc_signal< sc_lv<32> > reg_26633;
    sc_signal< sc_lv<32> > reg_26641;
    sc_signal< sc_lv<32> > reg_26648;
    sc_signal< sc_lv<32> > reg_26656;
    sc_signal< sc_lv<32> > reg_26662;
    sc_signal< sc_lv<32> > reg_26669;
    sc_signal< sc_lv<32> > reg_26675;
    sc_signal< sc_lv<32> > reg_26681;
    sc_signal< sc_lv<32> > reg_26688;
    sc_signal< sc_lv<32> > reg_26694;
    sc_signal< sc_lv<32> > reg_26701;
    sc_signal< sc_lv<32> > reg_26707;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter4;
    sc_signal< sc_lv<32> > reg_26714;
    sc_signal< sc_lv<32> > reg_26720;
    sc_signal< sc_lv<32> > reg_26726;
    sc_signal< sc_lv<32> > reg_26732;
    sc_signal< sc_lv<32> > reg_26738;
    sc_signal< sc_lv<30> > my_cur_px_estimate_p_reg_59554;
    sc_signal< sc_lv<32> > my_patches_addr_reg_59559;
    sc_signal< sc_lv<32> > my_region_fcoord_add_reg_59565;
    sc_signal< sc_lv<32> > my_region_data_addr_reg_59571;
    sc_signal< sc_lv<32> > my_pos_addr_reg_59577;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<1> > exitcond4_fu_26793_p2;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<17> > indvar_next_fu_26799_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<12> > tmp_159_fu_26805_p1;
    sc_signal< sc_lv<12> > tmp_159_reg_59593;
    sc_signal< sc_lv<12> > tmp_159_reg_59593_pp0_iter1_reg;
    sc_signal< sc_lv<5> > p_t_reg_59598;
    sc_signal< sc_lv<5> > p_t_reg_59598_pp0_iter1_reg;
    sc_signal< sc_lv<8> > my_region_data_addr_1_reg_59602;
    sc_signal< sc_lv<1> > exitcond2_fu_26846_p2;
    sc_signal< bool > ap_block_state19_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state20_pp1_stage0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<6> > indvar_next1_fu_26852_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<5> > p_t1_reg_59639;
    sc_signal< sc_lv<1> > tmp_230_fu_26868_p1;
    sc_signal< sc_lv<1> > tmp_230_reg_59643;
    sc_signal< sc_lv<1> > exitcond3_fu_27160_p2;
    sc_signal< bool > ap_block_state28_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state29_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state30_pp2_stage0_iter2;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<1> > exitcond3_reg_59647_pp2_iter1_reg;
    sc_signal< sc_lv<12> > indvar_next2_fu_27166_p2;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< sc_lv<24> > next_mul_fu_27172_p2;
    sc_signal< sc_lv<5> > div_t_reg_59661;
    sc_signal< sc_lv<5> > div_t_reg_59661_pp2_iter1_reg;
    sc_signal< sc_lv<8> > my_patches_addr_read_reg_59665;
    sc_signal< sc_lv<12> > idx_urem_fu_27228_p3;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter2;
    sc_signal< sc_lv<1> > exitcond5_fu_27236_p2;
    sc_signal< bool > ap_block_state38_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state39_pp3_stage0_iter1;
    sc_signal< bool > ap_block_state40_pp3_stage0_iter2;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<6> > indvar_next3_fu_27242_p2;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< sc_lv<5> > p_t2_reg_59707;
    sc_signal< sc_lv<5> > p_t2_reg_59707_pp3_iter1_reg;
    sc_signal< sc_lv<1> > tmp_231_fu_27258_p1;
    sc_signal< sc_lv<1> > tmp_231_reg_59711;
    sc_signal< sc_lv<1> > tmp_231_reg_59711_pp3_iter1_reg;
    sc_signal< sc_lv<32> > my_pos_addr_read_reg_59715;
    sc_signal< sc_lv<1> > exitcond1_fu_27502_p2;
    sc_signal< sc_lv<5> > k_1_fu_27508_p2;
    sc_signal< sc_lv<5> > k_1_reg_79499;
    sc_signal< sc_lv<9> > tmp_164_cast_fu_27514_p1;
    sc_signal< sc_lv<9> > tmp_164_cast_reg_79504;
    sc_signal< sc_lv<32> > ref_patch_dx_0_01_fu_27528_p1;
    sc_signal< sc_lv<9> > tmp_175_cast_fu_27533_p1;
    sc_signal< sc_lv<9> > tmp_175_cast_reg_79515;
    sc_signal< sc_lv<32> > ref_patch_dy_0_01_fu_27547_p1;
    sc_signal< sc_lv<9> > tmp_185_1_cast_fu_27552_p1;
    sc_signal< sc_lv<9> > tmp_185_1_cast_reg_79526;
    sc_signal< sc_lv<9> > tmp_189_1_cast_fu_27556_p1;
    sc_signal< sc_lv<9> > tmp_189_1_cast_reg_79532;
    sc_signal< sc_lv<32> > ref_patch_dx_0_11_fu_27566_p1;
    sc_signal< sc_lv<9> > tmp_196_1_cast_fu_27571_p1;
    sc_signal< sc_lv<9> > tmp_196_1_cast_reg_79542;
    sc_signal< sc_lv<32> > ref_patch_dy_0_11_fu_27585_p1;
    sc_signal< sc_lv<9> > tmp_185_2_cast_fu_27590_p1;
    sc_signal< sc_lv<9> > tmp_185_2_cast_reg_79554;
    sc_signal< sc_lv<32> > ref_patch_dx_0_21_fu_27599_p1;
    sc_signal< sc_lv<9> > tmp_196_2_cast_fu_27604_p1;
    sc_signal< sc_lv<9> > tmp_196_2_cast_reg_79565;
    sc_signal< sc_lv<32> > ref_patch_dx_0_91_fu_27613_p1;
    sc_signal< sc_lv<32> > ref_patch_dy_0_21_fu_27747_p1;
    sc_signal< sc_lv<9> > tmp_185_3_cast_fu_27752_p1;
    sc_signal< sc_lv<9> > tmp_185_3_cast_reg_79582;
    sc_signal< sc_lv<32> > ref_patch_dx_0_31_fu_27761_p1;
    sc_signal< sc_lv<9> > tmp_196_3_cast_fu_27886_p1;
    sc_signal< sc_lv<9> > tmp_196_3_cast_reg_79593;
    sc_signal< sc_lv<32> > ref_patch_dy_0_31_fu_27900_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_101_fu_27910_p1;
    sc_signal< sc_lv<9> > tmp_185_4_cast_fu_28035_p1;
    sc_signal< sc_lv<9> > tmp_185_4_cast_reg_79609;
    sc_signal< sc_lv<32> > ref_patch_dx_0_41_fu_28044_p1;
    sc_signal< sc_lv<9> > tmp_196_4_cast_fu_28049_p1;
    sc_signal< sc_lv<9> > tmp_196_4_cast_reg_79620;
    sc_signal< sc_lv<32> > ref_patch_dx_0_111_fu_28058_p1;
    sc_signal< sc_lv<32> > ref_patch_dy_0_41_fu_28192_p1;
    sc_signal< sc_lv<9> > tmp_185_5_cast_fu_28197_p1;
    sc_signal< sc_lv<9> > tmp_185_5_cast_reg_79637;
    sc_signal< sc_lv<32> > ref_patch_dx_0_51_fu_28206_p1;
    sc_signal< sc_lv<9> > tmp_196_5_cast_fu_28331_p1;
    sc_signal< sc_lv<9> > tmp_196_5_cast_reg_79648;
    sc_signal< sc_lv<32> > ref_patch_dy_0_51_fu_28345_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_121_fu_28475_p1;
    sc_signal< sc_lv<9> > tmp_185_6_cast_fu_28720_p1;
    sc_signal< sc_lv<9> > tmp_185_6_cast_reg_79664;
    sc_signal< sc_lv<32> > ref_patch_dx_0_61_fu_28729_p1;
    sc_signal< sc_lv<9> > tmp_196_6_cast_fu_28734_p1;
    sc_signal< sc_lv<9> > tmp_196_6_cast_reg_79674;
    sc_signal< sc_lv<32> > ref_patch_dx_0_131_fu_28743_p1;
    sc_signal< sc_lv<32> > ref_patch_dy_0_61_fu_28877_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_71_fu_28891_p1;
    sc_signal< sc_lv<9> > tmp_196_7_cast_fu_29136_p1;
    sc_signal< sc_lv<9> > tmp_196_7_cast_reg_79696;
    sc_signal< sc_lv<32> > ref_patch_dy_0_71_fu_29150_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_141_fu_29280_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_81_fu_29534_p1;
    sc_signal< sc_lv<9> > tmp_196_8_cast_fu_29539_p1;
    sc_signal< sc_lv<9> > tmp_196_8_cast_reg_79716;
    sc_signal< sc_lv<32> > ref_patch_dy_0_81_fu_29548_p1;
    sc_signal< sc_lv<9> > tmp_196_9_cast_fu_29673_p1;
    sc_signal< sc_lv<9> > tmp_196_9_cast_reg_79727;
    sc_signal< sc_lv<32> > ref_patch_dy_0_91_fu_29682_p1;
    sc_signal< sc_lv<9> > tmp_196_cast_fu_29687_p1;
    sc_signal< sc_lv<9> > tmp_196_cast_reg_79739;
    sc_signal< sc_lv<32> > ref_patch_dy_0_101_fu_29696_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_171_fu_29826_p1;
    sc_signal< sc_lv<9> > tmp_196_10_cast_fu_29951_p1;
    sc_signal< sc_lv<9> > tmp_196_10_cast_reg_79755;
    sc_signal< sc_lv<32> > ref_patch_dy_0_111_fu_29960_p1;
    sc_signal< sc_lv<9> > tmp_196_11_cast_fu_29965_p1;
    sc_signal< sc_lv<9> > tmp_196_11_cast_reg_79766;
    sc_signal< sc_lv<32> > ref_patch_dy_0_121_fu_29974_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_181_fu_30104_p1;
    sc_signal< sc_lv<9> > tmp_196_12_cast_fu_30349_p1;
    sc_signal< sc_lv<9> > tmp_196_12_cast_reg_79783;
    sc_signal< sc_lv<32> > ref_patch_dy_0_131_fu_30358_p1;
    sc_signal< sc_lv<9> > tmp_196_13_cast_fu_30363_p1;
    sc_signal< sc_lv<9> > tmp_196_13_cast_reg_79795;
    sc_signal< sc_lv<32> > ref_patch_dy_0_141_fu_30372_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_191_fu_30381_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_151_fu_30635_p1;
    sc_signal< sc_lv<9> > tmp_196_14_cast_fu_30640_p1;
    sc_signal< sc_lv<9> > tmp_196_14_cast_reg_79817;
    sc_signal< sc_lv<32> > ref_patch_dy_0_151_fu_30649_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_201_fu_30658_p1;
    sc_signal< sc_lv<32> > ref_patch_dy_0_8_reg_79833;
    sc_signal< sc_lv<32> > ref_patch_dx_0_161_fu_30912_p1;
    sc_signal< sc_lv<9> > tmp_196_15_cast_fu_30917_p1;
    sc_signal< sc_lv<9> > tmp_196_15_cast_reg_79846;
    sc_signal< sc_lv<32> > ref_patch_dy_0_161_fu_30926_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_211_fu_30935_p1;
    sc_signal< sc_lv<32> > ref_patch_dy_0_10_reg_79862;
    sc_signal< sc_lv<9> > tmp_196_16_cast_fu_31300_p1;
    sc_signal< sc_lv<9> > tmp_196_16_cast_reg_79870;
    sc_signal< sc_lv<32> > ref_patch_dy_0_171_fu_31309_p1;
    sc_signal< sc_lv<9> > tmp_196_17_cast_fu_31314_p1;
    sc_signal< sc_lv<9> > tmp_196_17_cast_reg_79882;
    sc_signal< sc_lv<32> > ref_patch_dy_0_181_fu_31323_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_221_fu_31332_p1;
    sc_signal< sc_lv<9> > tmp_196_18_cast_fu_31697_p1;
    sc_signal< sc_lv<9> > tmp_196_18_cast_reg_79899;
    sc_signal< sc_lv<32> > ref_patch_dy_0_191_fu_31706_p1;
    sc_signal< sc_lv<9> > tmp_196_19_cast_fu_31711_p1;
    sc_signal< sc_lv<9> > tmp_196_19_cast_reg_79911;
    sc_signal< sc_lv<32> > ref_patch_dy_0_201_fu_31720_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_251_fu_31729_p1;
    sc_signal< sc_lv<32> > ref_patch_dy_0_14_reg_79928;
    sc_signal< sc_lv<9> > tmp_196_20_cast_fu_32094_p1;
    sc_signal< sc_lv<9> > tmp_196_20_cast_reg_79936;
    sc_signal< sc_lv<32> > ref_patch_dy_0_211_fu_32103_p1;
    sc_signal< sc_lv<9> > tmp_196_21_cast_fu_32108_p1;
    sc_signal< sc_lv<9> > tmp_196_21_cast_reg_79948;
    sc_signal< sc_lv<32> > ref_patch_dy_0_221_fu_32117_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_261_fu_32126_p1;
    sc_signal< sc_lv<32> > ref_patch_dy_0_15_reg_79965;
    sc_signal< sc_lv<32> > ref_patch_dx_0_231_fu_32500_p1;
    sc_signal< sc_lv<9> > tmp_196_22_cast_fu_32505_p1;
    sc_signal< sc_lv<9> > tmp_196_22_cast_reg_79978;
    sc_signal< sc_lv<32> > ref_patch_dy_0_231_fu_32514_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_271_fu_32523_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_241_fu_32897_p1;
    sc_signal< sc_lv<9> > tmp_196_23_cast_fu_32902_p1;
    sc_signal< sc_lv<9> > tmp_196_23_cast_reg_79999;
    sc_signal< sc_lv<32> > ref_patch_dy_0_241_fu_32911_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_281_fu_32920_p1;
    sc_signal< sc_lv<9> > tmp_196_24_cast_fu_33285_p1;
    sc_signal< sc_lv<9> > tmp_196_24_cast_reg_80015;
    sc_signal< sc_lv<32> > ref_patch_dy_0_251_fu_33294_p1;
    sc_signal< sc_lv<9> > tmp_196_25_cast_fu_33299_p1;
    sc_signal< sc_lv<9> > tmp_196_25_cast_reg_80027;
    sc_signal< sc_lv<32> > ref_patch_dy_0_261_fu_33308_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_291_fu_33317_p1;
    sc_signal< sc_lv<9> > tmp_196_26_cast_fu_33682_p1;
    sc_signal< sc_lv<9> > tmp_196_26_cast_reg_80044;
    sc_signal< sc_lv<32> > ref_patch_dy_0_271_fu_33691_p1;
    sc_signal< sc_lv<9> > tmp_196_27_cast_fu_33696_p1;
    sc_signal< sc_lv<9> > tmp_196_27_cast_reg_80056;
    sc_signal< sc_lv<32> > ref_patch_dy_0_281_fu_33705_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_301_fu_33714_p1;
    sc_signal< sc_lv<9> > tmp_196_28_cast_fu_34079_p1;
    sc_signal< sc_lv<9> > tmp_196_28_cast_reg_80073;
    sc_signal< sc_lv<32> > ref_patch_dy_0_291_fu_34088_p1;
    sc_signal< sc_lv<9> > tmp_196_29_cast_fu_34093_p1;
    sc_signal< sc_lv<9> > tmp_196_29_cast_reg_80085;
    sc_signal< sc_lv<32> > ref_patch_dy_0_301_fu_34102_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_331_fu_34111_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_27_reg_80102;
    sc_signal< sc_lv<32> > ref_patch_dx_0_311_fu_34485_p1;
    sc_signal< sc_lv<9> > tmp_196_30_cast_fu_34490_p1;
    sc_signal< sc_lv<9> > tmp_196_30_cast_reg_80115;
    sc_signal< sc_lv<32> > ref_patch_dy_0_311_fu_34499_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_341_fu_34508_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_321_fu_34882_p1;
    sc_signal< sc_lv<9> > tmp_196_31_cast_fu_34887_p1;
    sc_signal< sc_lv<9> > tmp_196_31_cast_reg_80136;
    sc_signal< sc_lv<32> > ref_patch_dy_0_321_fu_34896_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_351_fu_34905_p1;
    sc_signal< sc_lv<9> > tmp_196_32_cast_fu_35270_p1;
    sc_signal< sc_lv<9> > tmp_196_32_cast_reg_80152;
    sc_signal< sc_lv<32> > ref_patch_dy_0_331_fu_35279_p1;
    sc_signal< sc_lv<9> > tmp_196_33_cast_fu_35284_p1;
    sc_signal< sc_lv<9> > tmp_196_33_cast_reg_80164;
    sc_signal< sc_lv<32> > ref_patch_dy_0_341_fu_35293_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_361_fu_35302_p1;
    sc_signal< sc_lv<9> > tmp_196_34_cast_fu_35667_p1;
    sc_signal< sc_lv<9> > tmp_196_34_cast_reg_80181;
    sc_signal< sc_lv<32> > ref_patch_dy_0_351_fu_35676_p1;
    sc_signal< sc_lv<9> > tmp_196_35_cast_fu_35681_p1;
    sc_signal< sc_lv<9> > tmp_196_35_cast_reg_80193;
    sc_signal< sc_lv<32> > ref_patch_dy_0_361_fu_35690_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_371_fu_35699_p1;
    sc_signal< sc_lv<9> > tmp_196_36_cast_fu_36064_p1;
    sc_signal< sc_lv<9> > tmp_196_36_cast_reg_80210;
    sc_signal< sc_lv<32> > ref_patch_dy_0_371_fu_36073_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_381_fu_36082_p1;
    sc_signal< sc_lv<9> > tmp_196_37_cast_fu_36087_p1;
    sc_signal< sc_lv<9> > tmp_196_37_cast_reg_80227;
    sc_signal< sc_lv<32> > ref_patch_dy_0_381_fu_36096_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_391_fu_36470_p1;
    sc_signal< sc_lv<9> > tmp_196_38_cast_fu_36475_p1;
    sc_signal< sc_lv<9> > tmp_196_38_cast_reg_80244;
    sc_signal< sc_lv<32> > ref_patch_dy_0_391_fu_36484_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_411_fu_36493_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_35_reg_80260;
    sc_signal< sc_lv<32> > ref_patch_dx_0_401_fu_36867_p1;
    sc_signal< sc_lv<9> > tmp_196_39_cast_fu_36872_p1;
    sc_signal< sc_lv<9> > tmp_196_39_cast_reg_80273;
    sc_signal< sc_lv<32> > ref_patch_dy_0_401_fu_36881_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_421_fu_36890_p1;
    sc_signal< sc_lv<9> > tmp_196_40_cast_fu_37255_p1;
    sc_signal< sc_lv<9> > tmp_196_40_cast_reg_80289;
    sc_signal< sc_lv<32> > ref_patch_dy_0_411_fu_37264_p1;
    sc_signal< sc_lv<9> > tmp_196_41_cast_fu_37269_p1;
    sc_signal< sc_lv<9> > tmp_196_41_cast_reg_80301;
    sc_signal< sc_lv<32> > ref_patch_dy_0_421_fu_37278_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_431_fu_37287_p1;
    sc_signal< sc_lv<9> > tmp_196_42_cast_fu_37652_p1;
    sc_signal< sc_lv<9> > tmp_196_42_cast_reg_80318;
    sc_signal< sc_lv<32> > ref_patch_dy_0_431_fu_37661_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_441_fu_37670_p1;
    sc_signal< sc_lv<9> > tmp_196_43_cast_fu_37675_p1;
    sc_signal< sc_lv<9> > tmp_196_43_cast_reg_80335;
    sc_signal< sc_lv<32> > ref_patch_dy_0_441_fu_37684_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_451_fu_38053_p1;
    sc_signal< sc_lv<9> > tmp_196_44_cast_fu_38058_p1;
    sc_signal< sc_lv<9> > tmp_196_44_cast_reg_80352;
    sc_signal< sc_lv<32> > ref_patch_dy_0_451_fu_38067_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_461_fu_38076_p1;
    sc_signal< sc_lv<9> > tmp_196_45_cast_fu_38441_p1;
    sc_signal< sc_lv<9> > tmp_196_45_cast_reg_80369;
    sc_signal< sc_lv<32> > ref_patch_dy_0_461_fu_38450_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_471_fu_38464_p1;
    sc_signal< sc_lv<9> > tmp_196_46_cast_fu_38469_p1;
    sc_signal< sc_lv<9> > tmp_196_46_cast_reg_80386;
    sc_signal< sc_lv<32> > ref_patch_dy_0_471_fu_38478_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_481_fu_38852_p1;
    sc_signal< sc_lv<9> > tmp_196_47_cast_fu_38857_p1;
    sc_signal< sc_lv<9> > tmp_196_47_cast_reg_80402;
    sc_signal< sc_lv<32> > ref_patch_dy_0_481_fu_38866_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_491_fu_38875_p1;
    sc_signal< sc_lv<9> > tmp_196_48_cast_fu_39240_p1;
    sc_signal< sc_lv<9> > tmp_196_48_cast_reg_80417;
    sc_signal< sc_lv<32> > ref_patch_dy_0_491_fu_39249_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_501_fu_39258_p1;
    sc_signal< sc_lv<9> > tmp_196_49_cast_fu_39263_p1;
    sc_signal< sc_lv<9> > tmp_196_49_cast_reg_80433;
    sc_signal< sc_lv<32> > ref_patch_dy_0_501_fu_39272_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_511_fu_39641_p1;
    sc_signal< sc_lv<9> > tmp_196_50_cast_fu_39646_p1;
    sc_signal< sc_lv<9> > tmp_196_50_cast_reg_80449;
    sc_signal< sc_lv<32> > ref_patch_dy_0_511_fu_39655_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_521_fu_39664_p1;
    sc_signal< sc_lv<9> > tmp_196_51_cast_fu_40029_p1;
    sc_signal< sc_lv<9> > tmp_196_51_cast_reg_80465;
    sc_signal< sc_lv<32> > ref_patch_dy_0_521_fu_40038_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_531_fu_40047_p1;
    sc_signal< sc_lv<9> > tmp_196_52_cast_fu_40052_p1;
    sc_signal< sc_lv<9> > tmp_196_52_cast_reg_80481;
    sc_signal< sc_lv<32> > ref_patch_dy_0_531_fu_40061_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_541_fu_40430_p1;
    sc_signal< sc_lv<9> > tmp_196_53_cast_fu_40435_p1;
    sc_signal< sc_lv<9> > tmp_196_53_cast_reg_80497;
    sc_signal< sc_lv<32> > ref_patch_dy_0_541_fu_40444_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_551_fu_40458_p1;
    sc_signal< sc_lv<9> > tmp_201_55_fu_40467_p2;
    sc_signal< sc_lv<9> > tmp_201_55_reg_80513;
    sc_signal< sc_lv<9> > tmp_196_54_cast_fu_40832_p1;
    sc_signal< sc_lv<9> > tmp_196_54_cast_reg_80518;
    sc_signal< sc_lv<32> > ref_patch_dy_0_551_fu_40841_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_561_fu_40855_p1;
    sc_signal< sc_lv<32> > ref_patch_dy_0_561_fu_40860_p1;
    sc_signal< sc_lv<9> > tmp_201_56_fu_40868_p2;
    sc_signal< sc_lv<9> > tmp_201_56_reg_80538;
    sc_signal< sc_lv<9> > tmp_201_57_fu_40877_p2;
    sc_signal< sc_lv<9> > tmp_201_57_reg_80543;
    sc_signal< sc_lv<32> > ref_patch_dx_0_571_fu_41246_p1;
    sc_signal< sc_lv<32> > ref_patch_dy_0_571_fu_41251_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_581_fu_41259_p1;
    sc_signal< sc_lv<9> > tmp_201_58_fu_41268_p2;
    sc_signal< sc_lv<9> > tmp_201_58_reg_80563;
    sc_signal< sc_lv<9> > tmp_201_59_fu_41277_p2;
    sc_signal< sc_lv<9> > tmp_201_59_reg_80568;
    sc_signal< sc_lv<32> > ref_patch_dy_0_581_fu_41642_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_591_fu_41650_p1;
    sc_signal< sc_lv<32> > ref_patch_dy_0_591_fu_41655_p1;
    sc_signal< sc_lv<9> > tmp_201_60_fu_41663_p2;
    sc_signal< sc_lv<9> > tmp_201_60_reg_80588;
    sc_signal< sc_lv<9> > tmp_201_61_fu_41672_p2;
    sc_signal< sc_lv<9> > tmp_201_61_reg_80593;
    sc_signal< sc_lv<32> > ref_patch_dx_0_601_fu_42041_p1;
    sc_signal< sc_lv<32> > ref_patch_dy_0_601_fu_42046_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_611_fu_42054_p1;
    sc_signal< sc_lv<9> > tmp_190_62_fu_42063_p2;
    sc_signal< sc_lv<9> > tmp_190_62_reg_80613;
    sc_signal< sc_lv<9> > tmp_201_62_fu_42072_p2;
    sc_signal< sc_lv<9> > tmp_201_62_reg_80618;
    sc_signal< sc_lv<32> > ref_patch_dy_0_611_fu_42437_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_621_fu_42445_p1;
    sc_signal< sc_lv<32> > ref_patch_dy_0_621_fu_42450_p1;
    sc_signal< sc_lv<32> > ref_patch_dx_0_631_fu_42814_p1;
    sc_signal< sc_lv<32> > ref_patch_dy_0_631_fu_42818_p1;
    sc_signal< sc_lv<32> > ref_patch_dy_0_61_47_reg_80648;
    sc_signal< sc_lv<32> > tmp_205_60_reg_80656;
    sc_signal< sc_lv<32> > tmp236_reg_80661;
    sc_signal< sc_lv<32> > tmp214_reg_80666;
    sc_signal< sc_lv<32> > tmp270_reg_80671;
    sc_signal< sc_lv<32> > tmp314_reg_80676;
    sc_signal< sc_lv<32> > tmp438_reg_80681;
    sc_signal< sc_lv<32> > tmp329_reg_80686;
    sc_signal< sc_lv<32> > tmp252_reg_80691;
    sc_signal< sc_lv<32> > tmp453_reg_80696;
    sc_signal< sc_lv<32> > tmp190_reg_80701;
    sc_signal< sc_lv<32> > tmp376_reg_80706;
    sc_signal< sc_lv<32> > tmp267_reg_80711;
    sc_signal< sc_lv<32> > tmp391_reg_80716;
    sc_signal< sc_lv<32> > tmp220_reg_80721;
    sc_signal< sc_lv<32> > tmp406_reg_80726;
    sc_signal< sc_lv<32> > tmp345_reg_80731;
    sc_signal< sc_lv<32> > tmp_98_reg_80736;
    sc_signal< sc_lv<32> > tmp_152_reg_80742;
    sc_signal< sc_lv<32> > tmp_209_s_reg_80747;
    sc_signal< sc_lv<32> > tmp_100_reg_80752;
    sc_signal< sc_lv<32> > tmp_97_reg_80761;
    sc_signal< sc_lv<32> > tmp_103_reg_80768;
    sc_signal< sc_lv<32> > tmp_105_reg_80774;
    sc_signal< sc_lv<32> > tmp_99_reg_80780;
    sc_signal< sc_lv<32> > tmp_104_reg_80786;
    sc_signal< sc_lv<32> > tmp_101_reg_80791;
    sc_signal< sc_lv<32> > tmp_108_reg_80797;
    sc_signal< sc_lv<32> > tmp_102_reg_80803;
    sc_signal< sc_lv<32> > tmp_109_reg_80808;
    sc_signal< sc_lv<32> > tmp_111_reg_80813;
    sc_signal< sc_lv<32> > tmp_142_reg_80819;
    sc_signal< sc_lv<32> > tmp_143_reg_80824;
    sc_signal< sc_lv<32> > tmp_112_reg_80829;
    sc_signal< sc_lv<32> > tmp_112_reg_80829_pp4_iter4_reg;
    sc_signal< sc_lv<32> > tmp_141_reg_80834;
    sc_signal< sc_lv<32> > tmp_141_reg_80834_pp4_iter4_reg;
    sc_signal< sc_lv<32> > tmp_147_reg_80839;
    sc_signal< sc_lv<32> > tmp_147_reg_80839_pp4_iter4_reg;
    sc_signal< sc_lv<32> > tmp_144_reg_80844;
    sc_signal< sc_lv<32> > tmp_144_reg_80844_pp4_iter4_reg;
    sc_signal< sc_lv<32> > tmp_150_reg_80849;
    sc_signal< sc_lv<32> > tmp_150_reg_80849_pp4_iter4_reg;
    sc_signal< sc_lv<32> > tmp_154_reg_80854;
    sc_signal< sc_lv<32> > tmp_154_reg_80854_pp4_iter4_reg;
    sc_signal< sc_lv<32> > tmp_153_reg_80859;
    sc_signal< sc_lv<32> > tmp_153_reg_80859_pp4_iter4_reg;
    sc_signal< sc_lv<32> > tmp_156_reg_80864;
    sc_signal< sc_lv<32> > tmp_156_reg_80864_pp4_iter4_reg;
    sc_signal< sc_lv<32> > tmp_110_reg_80869;
    sc_signal< sc_lv<32> > tmp_168_neg_fu_44505_p2;
    sc_signal< sc_lv<32> > tmp_168_neg_reg_80874;
    sc_signal< sc_lv<32> > tmp_148_fu_44511_p1;
    sc_signal< sc_lv<32> > tmp_177_neg_fu_44518_p2;
    sc_signal< sc_lv<32> > tmp_177_neg_reg_80884;
    sc_signal< sc_lv<32> > tmp_155_fu_44524_p1;
    sc_signal< sc_logic > ap_CS_fsm_state282;
    sc_signal< sc_lv<32> > cur_px_estimate_0_0_1_reg_97814;
    sc_signal< sc_logic > ap_CS_fsm_state283;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_21504_ap_ready;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_21504_ap_done;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_21655_ap_ready;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_21655_ap_done;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_21806_ap_ready;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_21806_ap_done;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_21957_ap_ready;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_21957_ap_done;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22108_ap_ready;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22108_ap_done;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22259_ap_ready;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22259_ap_done;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22410_ap_ready;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22410_ap_done;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22561_ap_ready;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22561_ap_done;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22712_ap_ready;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22712_ap_done;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22863_ap_ready;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22863_ap_done;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23014_ap_ready;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23014_ap_done;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23165_ap_ready;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23165_ap_done;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23316_ap_ready;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23316_ap_done;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23467_ap_ready;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23467_ap_done;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23618_ap_ready;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23618_ap_done;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23769_ap_ready;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23769_ap_done;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23920_ap_ready;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23920_ap_done;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24071_ap_ready;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24071_ap_done;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24222_ap_ready;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24222_ap_done;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24373_ap_ready;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24373_ap_done;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24524_ap_ready;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24524_ap_done;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24675_ap_ready;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24675_ap_done;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24826_ap_ready;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24826_ap_done;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24977_ap_ready;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24977_ap_done;
    sc_signal< bool > ap_block_state283_on_subcall_done;
    sc_signal< sc_lv<32> > cur_px_estimate_0_1_1_reg_97819;
    sc_signal< sc_lv<32> > cur_px_estimate_1_0_1_reg_97824;
    sc_signal< sc_lv<32> > cur_px_estimate_1_1_1_reg_97829;
    sc_signal< sc_lv<32> > cur_px_estimate_2_0_1_reg_97834;
    sc_signal< sc_lv<32> > cur_px_estimate_2_1_1_reg_97839;
    sc_signal< sc_lv<32> > cur_px_estimate_3_0_1_reg_97844;
    sc_signal< sc_lv<32> > cur_px_estimate_3_1_1_reg_97849;
    sc_signal< sc_lv<32> > cur_px_estimate_4_0_1_reg_97854;
    sc_signal< sc_lv<32> > cur_px_estimate_4_1_1_reg_97859;
    sc_signal< sc_lv<32> > cur_px_estimate_5_0_1_reg_97864;
    sc_signal< sc_lv<32> > cur_px_estimate_5_1_1_reg_97869;
    sc_signal< sc_lv<32> > cur_px_estimate_6_0_1_reg_97874;
    sc_signal< sc_lv<32> > cur_px_estimate_6_1_1_reg_97879;
    sc_signal< sc_lv<32> > cur_px_estimate_7_0_1_reg_97884;
    sc_signal< sc_lv<32> > cur_px_estimate_7_1_1_reg_97889;
    sc_signal< sc_lv<32> > cur_px_estimate_8_0_1_reg_97894;
    sc_signal< sc_lv<32> > cur_px_estimate_8_1_1_reg_97899;
    sc_signal< sc_lv<32> > cur_px_estimate_9_0_1_reg_97904;
    sc_signal< sc_lv<32> > cur_px_estimate_9_1_1_reg_97909;
    sc_signal< sc_lv<32> > cur_px_estimate_10_0_2_reg_97914;
    sc_signal< sc_lv<32> > cur_px_estimate_10_1_2_reg_97919;
    sc_signal< sc_lv<32> > cur_px_estimate_11_0_2_reg_97924;
    sc_signal< sc_lv<32> > cur_px_estimate_11_1_2_reg_97929;
    sc_signal< sc_lv<32> > cur_px_estimate_12_0_2_reg_97934;
    sc_signal< sc_lv<32> > cur_px_estimate_12_1_2_reg_97939;
    sc_signal< sc_lv<32> > cur_px_estimate_13_0_2_reg_97944;
    sc_signal< sc_lv<32> > cur_px_estimate_13_1_2_reg_97949;
    sc_signal< sc_lv<32> > cur_px_estimate_14_0_2_reg_97954;
    sc_signal< sc_lv<32> > cur_px_estimate_14_1_2_reg_97959;
    sc_signal< sc_lv<32> > cur_px_estimate_15_0_2_reg_97964;
    sc_signal< sc_lv<32> > cur_px_estimate_15_1_2_reg_97969;
    sc_signal< sc_lv<32> > cur_px_estimate_16_0_2_reg_97974;
    sc_signal< sc_lv<32> > cur_px_estimate_16_1_2_reg_97979;
    sc_signal< sc_lv<32> > cur_px_estimate_17_0_2_reg_97984;
    sc_signal< sc_lv<32> > cur_px_estimate_17_1_2_reg_97989;
    sc_signal< sc_lv<32> > cur_px_estimate_18_0_2_reg_97994;
    sc_signal< sc_lv<32> > cur_px_estimate_18_1_2_reg_97999;
    sc_signal< sc_lv<32> > cur_px_estimate_19_0_2_reg_98004;
    sc_signal< sc_lv<32> > cur_px_estimate_19_1_2_reg_98009;
    sc_signal< sc_lv<32> > cur_px_estimate_20_0_2_reg_98014;
    sc_signal< sc_lv<32> > cur_px_estimate_20_1_2_reg_98019;
    sc_signal< sc_lv<32> > cur_px_estimate_21_0_2_reg_98024;
    sc_signal< sc_lv<32> > cur_px_estimate_21_1_2_reg_98029;
    sc_signal< sc_lv<32> > cur_px_estimate_22_0_2_reg_98034;
    sc_signal< sc_lv<32> > cur_px_estimate_22_1_2_reg_98039;
    sc_signal< sc_lv<32> > cur_px_estimate_23_0_2_reg_98044;
    sc_signal< sc_lv<32> > cur_px_estimate_23_1_2_reg_98050;
    sc_signal< sc_lv<1> > exitcond6_fu_59442_p2;
    sc_signal< bool > ap_block_state285_pp5_stage0_iter0;
    sc_signal< bool > ap_block_state286_pp5_stage0_iter1;
    sc_signal< sc_logic > ap_sig_ioackin_my_pos_WREADY;
    sc_signal< bool > ap_block_state286_io;
    sc_signal< bool > ap_block_pp5_stage0_11001;
    sc_signal< sc_lv<6> > indvar_next4_fu_59448_p2;
    sc_signal< sc_logic > ap_enable_reg_pp5_iter0;
    sc_signal< sc_lv<32> > tmp_116_fu_59454_p50;
    sc_signal< sc_lv<32> > tmp_116_reg_98065;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state19;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state28;
    sc_signal< sc_logic > ap_CS_fsm_state37;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp3_exit_iter0_state38;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter2;
    sc_signal< sc_logic > ap_CS_fsm_state41;
    sc_signal< bool > ap_block_pp4_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp4_exit_iter0_state42;
    sc_signal< bool > ap_block_pp4_stage47_subdone;
    sc_signal< sc_logic > ap_sig_ioackin_my_pos_AWREADY;
    sc_signal< bool > ap_block_pp5_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp5_exit_iter0_state285;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_21504_ap_start;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_21504_ap_idle;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_21504_pyr_region_data_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_21504_pyr_region_data_ce0;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_21504_pyr_region_data_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_21504_pyr_region_data_ce1;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_21504_ref_patch_with_border_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_21504_ref_patch_with_border_ce0;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_21504_ref_patch_with_border_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_21504_ref_patch_with_border_ce1;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_21504_ap_return_0;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_21504_ap_return_1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_21655_ap_start;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_21655_ap_idle;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_21655_pyr_region_data_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_21655_pyr_region_data_ce0;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_21655_pyr_region_data_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_21655_pyr_region_data_ce1;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_21655_ref_patch_with_border_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_21655_ref_patch_with_border_ce0;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_21655_ref_patch_with_border_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_21655_ref_patch_with_border_ce1;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_21655_ap_return_0;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_21655_ap_return_1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_21806_ap_start;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_21806_ap_idle;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_21806_pyr_region_data_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_21806_pyr_region_data_ce0;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_21806_pyr_region_data_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_21806_pyr_region_data_ce1;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_21806_ref_patch_with_border_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_21806_ref_patch_with_border_ce0;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_21806_ref_patch_with_border_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_21806_ref_patch_with_border_ce1;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_21806_ap_return_0;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_21806_ap_return_1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_21957_ap_start;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_21957_ap_idle;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_21957_pyr_region_data_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_21957_pyr_region_data_ce0;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_21957_pyr_region_data_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_21957_pyr_region_data_ce1;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_21957_ref_patch_with_border_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_21957_ref_patch_with_border_ce0;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_21957_ref_patch_with_border_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_21957_ref_patch_with_border_ce1;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_21957_ap_return_0;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_21957_ap_return_1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22108_ap_start;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22108_ap_idle;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_22108_pyr_region_data_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22108_pyr_region_data_ce0;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_22108_pyr_region_data_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22108_pyr_region_data_ce1;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_22108_ref_patch_with_border_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22108_ref_patch_with_border_ce0;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_22108_ref_patch_with_border_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22108_ref_patch_with_border_ce1;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_22108_ap_return_0;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_22108_ap_return_1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22259_ap_start;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22259_ap_idle;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_22259_pyr_region_data_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22259_pyr_region_data_ce0;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_22259_pyr_region_data_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22259_pyr_region_data_ce1;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_22259_ref_patch_with_border_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22259_ref_patch_with_border_ce0;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_22259_ref_patch_with_border_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22259_ref_patch_with_border_ce1;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_22259_ap_return_0;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_22259_ap_return_1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22410_ap_start;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22410_ap_idle;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_22410_pyr_region_data_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22410_pyr_region_data_ce0;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_22410_pyr_region_data_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22410_pyr_region_data_ce1;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_22410_ref_patch_with_border_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22410_ref_patch_with_border_ce0;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_22410_ref_patch_with_border_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22410_ref_patch_with_border_ce1;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_22410_ap_return_0;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_22410_ap_return_1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22561_ap_start;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22561_ap_idle;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_22561_pyr_region_data_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22561_pyr_region_data_ce0;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_22561_pyr_region_data_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22561_pyr_region_data_ce1;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_22561_ref_patch_with_border_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22561_ref_patch_with_border_ce0;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_22561_ref_patch_with_border_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22561_ref_patch_with_border_ce1;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_22561_ap_return_0;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_22561_ap_return_1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22712_ap_start;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22712_ap_idle;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_22712_pyr_region_data_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22712_pyr_region_data_ce0;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_22712_pyr_region_data_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22712_pyr_region_data_ce1;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_22712_ref_patch_with_border_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22712_ref_patch_with_border_ce0;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_22712_ref_patch_with_border_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22712_ref_patch_with_border_ce1;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_22712_ap_return_0;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_22712_ap_return_1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22863_ap_start;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22863_ap_idle;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_22863_pyr_region_data_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22863_pyr_region_data_ce0;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_22863_pyr_region_data_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22863_pyr_region_data_ce1;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_22863_ref_patch_with_border_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22863_ref_patch_with_border_ce0;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_22863_ref_patch_with_border_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22863_ref_patch_with_border_ce1;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_22863_ap_return_0;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_22863_ap_return_1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23014_ap_start;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23014_ap_idle;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_23014_pyr_region_data_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23014_pyr_region_data_ce0;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_23014_pyr_region_data_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23014_pyr_region_data_ce1;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_23014_ref_patch_with_border_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23014_ref_patch_with_border_ce0;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_23014_ref_patch_with_border_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23014_ref_patch_with_border_ce1;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_23014_ap_return_0;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_23014_ap_return_1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23165_ap_start;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23165_ap_idle;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_23165_pyr_region_data_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23165_pyr_region_data_ce0;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_23165_pyr_region_data_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23165_pyr_region_data_ce1;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_23165_ref_patch_with_border_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23165_ref_patch_with_border_ce0;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_23165_ref_patch_with_border_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23165_ref_patch_with_border_ce1;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_23165_ap_return_0;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_23165_ap_return_1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23316_ap_start;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23316_ap_idle;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_23316_pyr_region_data_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23316_pyr_region_data_ce0;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_23316_pyr_region_data_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23316_pyr_region_data_ce1;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_23316_ref_patch_with_border_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23316_ref_patch_with_border_ce0;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_23316_ref_patch_with_border_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23316_ref_patch_with_border_ce1;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_23316_ap_return_0;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_23316_ap_return_1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23467_ap_start;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23467_ap_idle;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_23467_pyr_region_data_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23467_pyr_region_data_ce0;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_23467_pyr_region_data_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23467_pyr_region_data_ce1;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_23467_ref_patch_with_border_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23467_ref_patch_with_border_ce0;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_23467_ref_patch_with_border_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23467_ref_patch_with_border_ce1;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_23467_ap_return_0;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_23467_ap_return_1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23618_ap_start;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23618_ap_idle;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_23618_pyr_region_data_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23618_pyr_region_data_ce0;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_23618_pyr_region_data_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23618_pyr_region_data_ce1;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_23618_ref_patch_with_border_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23618_ref_patch_with_border_ce0;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_23618_ref_patch_with_border_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23618_ref_patch_with_border_ce1;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_23618_ap_return_0;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_23618_ap_return_1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23769_ap_start;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23769_ap_idle;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_23769_pyr_region_data_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23769_pyr_region_data_ce0;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_23769_pyr_region_data_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23769_pyr_region_data_ce1;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_23769_ref_patch_with_border_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23769_ref_patch_with_border_ce0;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_23769_ref_patch_with_border_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23769_ref_patch_with_border_ce1;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_23769_ap_return_0;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_23769_ap_return_1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23920_ap_start;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23920_ap_idle;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_23920_pyr_region_data_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23920_pyr_region_data_ce0;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_23920_pyr_region_data_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23920_pyr_region_data_ce1;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_23920_ref_patch_with_border_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23920_ref_patch_with_border_ce0;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_23920_ref_patch_with_border_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23920_ref_patch_with_border_ce1;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_23920_ap_return_0;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_23920_ap_return_1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24071_ap_start;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24071_ap_idle;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_24071_pyr_region_data_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24071_pyr_region_data_ce0;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_24071_pyr_region_data_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24071_pyr_region_data_ce1;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_24071_ref_patch_with_border_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24071_ref_patch_with_border_ce0;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_24071_ref_patch_with_border_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24071_ref_patch_with_border_ce1;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_24071_ap_return_0;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_24071_ap_return_1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24222_ap_start;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24222_ap_idle;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_24222_pyr_region_data_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24222_pyr_region_data_ce0;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_24222_pyr_region_data_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24222_pyr_region_data_ce1;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_24222_ref_patch_with_border_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24222_ref_patch_with_border_ce0;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_24222_ref_patch_with_border_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24222_ref_patch_with_border_ce1;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_24222_ap_return_0;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_24222_ap_return_1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24373_ap_start;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24373_ap_idle;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_24373_pyr_region_data_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24373_pyr_region_data_ce0;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_24373_pyr_region_data_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24373_pyr_region_data_ce1;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_24373_ref_patch_with_border_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24373_ref_patch_with_border_ce0;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_24373_ref_patch_with_border_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24373_ref_patch_with_border_ce1;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_24373_ap_return_0;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_24373_ap_return_1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24524_ap_start;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24524_ap_idle;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_24524_pyr_region_data_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24524_pyr_region_data_ce0;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_24524_pyr_region_data_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24524_pyr_region_data_ce1;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_24524_ref_patch_with_border_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24524_ref_patch_with_border_ce0;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_24524_ref_patch_with_border_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24524_ref_patch_with_border_ce1;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_24524_ap_return_0;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_24524_ap_return_1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24675_ap_start;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24675_ap_idle;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_24675_pyr_region_data_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24675_pyr_region_data_ce0;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_24675_pyr_region_data_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24675_pyr_region_data_ce1;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_24675_ref_patch_with_border_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24675_ref_patch_with_border_ce0;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_24675_ref_patch_with_border_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24675_ref_patch_with_border_ce1;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_24675_ap_return_0;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_24675_ap_return_1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24826_ap_start;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24826_ap_idle;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_24826_pyr_region_data_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24826_pyr_region_data_ce0;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_24826_pyr_region_data_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24826_pyr_region_data_ce1;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_24826_ref_patch_with_border_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24826_ref_patch_with_border_ce0;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_24826_ref_patch_with_border_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24826_ref_patch_with_border_ce1;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_24826_ap_return_0;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_24826_ap_return_1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24977_ap_start;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24977_ap_idle;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_24977_pyr_region_data_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24977_pyr_region_data_ce0;
    sc_signal< sc_lv<12> > grp_gauss_newton_optim_r_fu_24977_pyr_region_data_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24977_pyr_region_data_ce1;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_24977_ref_patch_with_border_address0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24977_ref_patch_with_border_ce0;
    sc_signal< sc_lv<7> > grp_gauss_newton_optim_r_fu_24977_ref_patch_with_border_address1;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24977_ref_patch_with_border_ce1;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_24977_ap_return_0;
    sc_signal< sc_lv<32> > grp_gauss_newton_optim_r_fu_24977_ap_return_1;
    sc_signal< sc_lv<5> > ap_phi_mux_k_phi_fu_21485_p4;
    sc_signal< bool > ap_block_pp4_stage0;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_21504_ap_start_reg;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_21655_ap_start_reg;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_21806_ap_start_reg;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_21957_ap_start_reg;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22108_ap_start_reg;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22259_ap_start_reg;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22410_ap_start_reg;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22561_ap_start_reg;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22712_ap_start_reg;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_22863_ap_start_reg;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23014_ap_start_reg;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23165_ap_start_reg;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23316_ap_start_reg;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23467_ap_start_reg;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23618_ap_start_reg;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23769_ap_start_reg;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_23920_ap_start_reg;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24071_ap_start_reg;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24222_ap_start_reg;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24373_ap_start_reg;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24524_ap_start_reg;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24675_ap_start_reg;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24826_ap_start_reg;
    sc_signal< sc_logic > grp_gauss_newton_optim_r_fu_24977_ap_start_reg;
    sc_signal< sc_lv<64> > tmp_cast_fu_26819_p1;
    sc_signal< sc_lv<64> > tmp_87_fu_27188_p1;
    sc_signal< sc_lv<64> > tmp_s_fu_26754_p1;
    sc_signal< sc_lv<64> > tmp_157_fu_26764_p1;
    sc_signal< sc_lv<64> > tmp_158_fu_26774_p1;
    sc_signal< sc_lv<64> > tmp_fu_26784_p1;
    sc_signal< sc_logic > ap_reg_ioackin_my_region_data_ARREADY;
    sc_signal< sc_logic > ap_sig_ioackin_my_region_data_ARREADY;
    sc_signal< sc_logic > ap_reg_ioackin_my_region_fcoord_ARREADY;
    sc_signal< sc_logic > ap_sig_ioackin_my_region_fcoord_ARREADY;
    sc_signal< sc_logic > ap_reg_ioackin_my_patches_ARREADY;
    sc_signal< sc_logic > ap_sig_ioackin_my_patches_ARREADY;
    sc_signal< sc_logic > ap_reg_ioackin_my_pos_ARREADY;
    sc_signal< sc_logic > ap_sig_ioackin_my_pos_ARREADY;
    sc_signal< sc_logic > ap_reg_ioackin_my_pos_AWREADY;
    sc_signal< sc_logic > ap_reg_ioackin_my_pos_WREADY;
    sc_signal< bool > ap_block_pp5_stage0_01001;
    sc_signal< sc_lv<32> > ref_patch_dx_23_0_fu_5148;
    sc_signal< sc_lv<32> > ref_patch_dx_23_1_fu_5152;
    sc_signal< sc_lv<32> > ref_patch_dx_23_2_fu_5156;
    sc_signal< sc_lv<32> > ref_patch_dx_23_3_fu_5160;
    sc_signal< sc_lv<32> > ref_patch_dx_23_4_fu_5164;
    sc_signal< sc_lv<32> > ref_patch_dx_23_5_fu_5168;
    sc_signal< sc_lv<32> > ref_patch_dx_23_6_fu_5172;
    sc_signal< sc_lv<32> > ref_patch_dx_23_7_fu_5176;
    sc_signal< sc_lv<32> > ref_patch_dx_23_8_fu_5180;
    sc_signal< sc_lv<32> > ref_patch_dx_23_9_fu_5184;
    sc_signal< sc_lv<32> > ref_patch_dx_23_10_1_fu_5188;
    sc_signal< sc_lv<32> > ref_patch_dx_23_11_1_fu_5192;
    sc_signal< sc_lv<32> > ref_patch_dx_23_12_1_fu_5196;
    sc_signal< sc_lv<32> > ref_patch_dx_23_13_1_fu_5200;
    sc_signal< sc_lv<32> > ref_patch_dx_23_14_1_fu_5204;
    sc_signal< sc_lv<32> > ref_patch_dx_23_15_1_fu_5208;
    sc_signal< sc_lv<32> > ref_patch_dx_23_16_1_fu_5212;
    sc_signal< sc_lv<32> > ref_patch_dx_23_17_1_fu_5216;
    sc_signal< sc_lv<32> > ref_patch_dx_23_18_1_fu_5220;
    sc_signal< sc_lv<32> > ref_patch_dx_23_19_1_fu_5224;
    sc_signal< sc_lv<32> > ref_patch_dx_23_20_1_fu_5228;
    sc_signal< sc_lv<32> > ref_patch_dx_23_21_1_fu_5232;
    sc_signal< sc_lv<32> > ref_patch_dx_23_22_1_fu_5236;
    sc_signal< sc_lv<32> > ref_patch_dx_23_23_1_fu_5240;
    sc_signal< sc_lv<32> > ref_patch_dx_23_24_1_fu_5244;
    sc_signal< sc_lv<32> > ref_patch_dx_23_25_1_fu_5248;
    sc_signal< sc_lv<32> > ref_patch_dx_23_26_1_fu_5252;
    sc_signal< sc_lv<32> > ref_patch_dx_23_27_1_fu_5256;
    sc_signal< sc_lv<32> > ref_patch_dx_23_28_1_fu_5260;
    sc_signal< sc_lv<32> > ref_patch_dx_23_29_1_fu_5264;
    sc_signal< sc_lv<32> > ref_patch_dx_23_30_1_fu_5268;
    sc_signal< sc_lv<32> > ref_patch_dx_23_31_1_fu_5272;
    sc_signal< sc_lv<32> > ref_patch_dx_23_32_1_fu_5276;
    sc_signal< sc_lv<32> > ref_patch_dx_23_33_1_fu_5280;
    sc_signal< sc_lv<32> > ref_patch_dx_23_34_1_fu_5284;
    sc_signal< sc_lv<32> > ref_patch_dx_23_35_1_fu_5288;
    sc_signal< sc_lv<32> > ref_patch_dx_23_36_1_fu_5292;
    sc_signal< sc_lv<32> > ref_patch_dx_23_37_1_fu_5296;
    sc_signal< sc_lv<32> > ref_patch_dx_23_38_1_fu_5300;
    sc_signal< sc_lv<32> > ref_patch_dx_23_39_1_fu_5304;
    sc_signal< sc_lv<32> > ref_patch_dx_23_40_1_fu_5308;
    sc_signal< sc_lv<32> > ref_patch_dx_23_41_1_fu_5312;
    sc_signal< sc_lv<32> > ref_patch_dx_23_42_1_fu_5316;
    sc_signal< sc_lv<32> > ref_patch_dx_23_43_1_fu_5320;
    sc_signal< sc_lv<32> > ref_patch_dx_23_44_1_fu_5324;
    sc_signal< sc_lv<32> > ref_patch_dx_23_45_1_fu_5328;
    sc_signal< sc_lv<32> > ref_patch_dx_23_46_1_fu_5332;
    sc_signal< sc_lv<32> > ref_patch_dx_23_47_1_fu_5336;
    sc_signal< sc_lv<32> > ref_patch_dx_23_48_1_fu_5340;
    sc_signal< sc_lv<32> > ref_patch_dx_23_49_1_fu_5344;
    sc_signal< sc_lv<32> > ref_patch_dx_23_50_1_fu_5348;
    sc_signal< sc_lv<32> > ref_patch_dx_23_51_1_fu_5352;
    sc_signal< sc_lv<32> > ref_patch_dx_23_52_1_fu_5356;
    sc_signal< sc_lv<32> > ref_patch_dx_23_53_1_fu_5360;
    sc_signal< sc_lv<32> > ref_patch_dx_23_54_1_fu_5364;
    sc_signal< sc_lv<32> > ref_patch_dx_23_55_1_fu_5368;
    sc_signal< sc_lv<32> > ref_patch_dx_23_56_1_fu_5372;
    sc_signal< sc_lv<32> > ref_patch_dx_23_57_1_fu_5376;
    sc_signal< sc_lv<32> > ref_patch_dx_23_58_1_fu_5380;
    sc_signal< sc_lv<32> > ref_patch_dx_23_59_1_fu_5384;
    sc_signal< sc_lv<32> > ref_patch_dx_23_60_1_fu_5388;
    sc_signal< sc_lv<32> > ref_patch_dx_23_61_1_fu_5392;
    sc_signal< sc_lv<32> > ref_patch_dx_23_62_1_fu_5396;
    sc_signal< sc_lv<32> > ref_patch_dx_23_63_1_fu_5400;
    sc_signal< sc_lv<32> > ref_patch_dx_23_0_1_fu_5404;
    sc_signal< sc_lv<32> > ref_patch_dx_23_1_1_fu_5408;
    sc_signal< sc_lv<32> > ref_patch_dx_23_2_1_fu_5412;
    sc_signal< sc_lv<32> > ref_patch_dx_23_3_1_fu_5416;
    sc_signal< sc_lv<32> > ref_patch_dx_23_4_1_fu_5420;
    sc_signal< sc_lv<32> > ref_patch_dx_23_5_1_fu_5424;
    sc_signal< sc_lv<32> > ref_patch_dx_23_6_1_fu_5428;
    sc_signal< sc_lv<32> > ref_patch_dx_23_7_1_fu_5432;
    sc_signal< sc_lv<32> > ref_patch_dx_23_8_1_fu_5436;
    sc_signal< sc_lv<32> > ref_patch_dx_23_9_1_fu_5440;
    sc_signal< sc_lv<32> > ref_patch_dx_23_10_2_fu_5444;
    sc_signal< sc_lv<32> > ref_patch_dx_23_11_2_fu_5448;
    sc_signal< sc_lv<32> > ref_patch_dx_23_12_2_fu_5452;
    sc_signal< sc_lv<32> > ref_patch_dx_23_13_2_fu_5456;
    sc_signal< sc_lv<32> > ref_patch_dx_23_14_2_fu_5460;
    sc_signal< sc_lv<32> > ref_patch_dx_23_15_2_fu_5464;
    sc_signal< sc_lv<32> > ref_patch_dx_23_16_2_fu_5468;
    sc_signal< sc_lv<32> > ref_patch_dx_23_17_2_fu_5472;
    sc_signal< sc_lv<32> > ref_patch_dx_23_18_2_fu_5476;
    sc_signal< sc_lv<32> > ref_patch_dx_23_19_2_fu_5480;
    sc_signal< sc_lv<32> > ref_patch_dx_23_20_2_fu_5484;
    sc_signal< sc_lv<32> > ref_patch_dx_23_21_2_fu_5488;
    sc_signal< sc_lv<32> > ref_patch_dx_23_22_2_fu_5492;
    sc_signal< sc_lv<32> > ref_patch_dx_23_23_2_fu_5496;
    sc_signal< sc_lv<32> > ref_patch_dx_23_24_2_fu_5500;
    sc_signal< sc_lv<32> > ref_patch_dx_23_25_2_fu_5504;
    sc_signal< sc_lv<32> > ref_patch_dx_23_26_2_fu_5508;
    sc_signal< sc_lv<32> > ref_patch_dx_23_27_2_fu_5512;
    sc_signal< sc_lv<32> > ref_patch_dx_23_28_2_fu_5516;
    sc_signal< sc_lv<32> > ref_patch_dx_23_29_2_fu_5520;
    sc_signal< sc_lv<32> > ref_patch_dx_23_30_2_fu_5524;
    sc_signal< sc_lv<32> > ref_patch_dx_23_31_2_fu_5528;
    sc_signal< sc_lv<32> > ref_patch_dx_23_32_2_fu_5532;
    sc_signal< sc_lv<32> > ref_patch_dx_23_33_2_fu_5536;
    sc_signal< sc_lv<32> > ref_patch_dx_23_34_2_fu_5540;
    sc_signal< sc_lv<32> > ref_patch_dx_23_35_2_fu_5544;
    sc_signal< sc_lv<32> > ref_patch_dx_23_36_2_fu_5548;
    sc_signal< sc_lv<32> > ref_patch_dx_23_37_2_fu_5552;
    sc_signal< sc_lv<32> > ref_patch_dx_23_38_2_fu_5556;
    sc_signal< sc_lv<32> > ref_patch_dx_23_39_2_fu_5560;
    sc_signal< sc_lv<32> > ref_patch_dx_23_40_2_fu_5564;
    sc_signal< sc_lv<32> > ref_patch_dx_23_41_2_fu_5568;
    sc_signal< sc_lv<32> > ref_patch_dx_23_42_2_fu_5572;
    sc_signal< sc_lv<32> > ref_patch_dx_23_43_2_fu_5576;
    sc_signal< sc_lv<32> > ref_patch_dx_23_44_2_fu_5580;
    sc_signal< sc_lv<32> > ref_patch_dx_23_45_2_fu_5584;
    sc_signal< sc_lv<32> > ref_patch_dx_23_46_2_fu_5588;
    sc_signal< sc_lv<32> > ref_patch_dx_23_47_2_fu_5592;
    sc_signal< sc_lv<32> > ref_patch_dx_23_48_2_fu_5596;
    sc_signal< sc_lv<32> > ref_patch_dx_23_49_2_fu_5600;
    sc_signal< sc_lv<32> > ref_patch_dx_23_50_2_fu_5604;
    sc_signal< sc_lv<32> > ref_patch_dx_23_51_2_fu_5608;
    sc_signal< sc_lv<32> > ref_patch_dx_23_52_2_fu_5612;
    sc_signal< sc_lv<32> > ref_patch_dx_23_53_2_fu_5616;
    sc_signal< sc_lv<32> > ref_patch_dx_23_54_2_fu_5620;
    sc_signal< sc_lv<32> > ref_patch_dx_23_55_2_fu_5624;
    sc_signal< sc_lv<32> > ref_patch_dx_23_56_2_fu_5628;
    sc_signal< sc_lv<32> > ref_patch_dx_23_57_2_fu_5632;
    sc_signal< sc_lv<32> > ref_patch_dx_23_58_2_fu_5636;
    sc_signal< sc_lv<32> > ref_patch_dx_23_59_2_fu_5640;
    sc_signal< sc_lv<32> > ref_patch_dx_23_60_2_fu_5644;
    sc_signal< sc_lv<32> > ref_patch_dx_23_61_2_fu_5648;
    sc_signal< sc_lv<32> > ref_patch_dx_23_62_2_fu_5652;
    sc_signal< sc_lv<32> > ref_patch_dx_23_63_2_fu_5656;
    sc_signal< sc_lv<32> > ref_patch_dx_23_0_2_fu_5660;
    sc_signal< sc_lv<32> > ref_patch_dx_23_1_2_fu_5664;
    sc_signal< sc_lv<32> > ref_patch_dx_23_2_2_fu_5668;
    sc_signal< sc_lv<32> > ref_patch_dx_23_3_2_fu_5672;
    sc_signal< sc_lv<32> > ref_patch_dx_23_4_2_fu_5676;
    sc_signal< sc_lv<32> > ref_patch_dx_23_5_2_fu_5680;
    sc_signal< sc_lv<32> > ref_patch_dx_23_6_2_fu_5684;
    sc_signal< sc_lv<32> > ref_patch_dx_23_7_2_fu_5688;
    sc_signal< sc_lv<32> > ref_patch_dx_23_8_2_fu_5692;
    sc_signal< sc_lv<32> > ref_patch_dx_23_9_2_fu_5696;
    sc_signal< sc_lv<32> > ref_patch_dx_23_10_3_fu_5700;
    sc_signal< sc_lv<32> > ref_patch_dx_23_11_3_fu_5704;
    sc_signal< sc_lv<32> > ref_patch_dx_23_12_3_fu_5708;
    sc_signal< sc_lv<32> > ref_patch_dx_23_13_3_fu_5712;
    sc_signal< sc_lv<32> > ref_patch_dx_23_14_3_fu_5716;
    sc_signal< sc_lv<32> > ref_patch_dx_23_15_3_fu_5720;
    sc_signal< sc_lv<32> > ref_patch_dx_23_16_3_fu_5724;
    sc_signal< sc_lv<32> > ref_patch_dx_23_17_3_fu_5728;
    sc_signal< sc_lv<32> > ref_patch_dx_23_18_3_fu_5732;
    sc_signal< sc_lv<32> > ref_patch_dx_23_19_3_fu_5736;
    sc_signal< sc_lv<32> > ref_patch_dx_23_20_3_fu_5740;
    sc_signal< sc_lv<32> > ref_patch_dx_23_21_3_fu_5744;
    sc_signal< sc_lv<32> > ref_patch_dx_23_22_3_fu_5748;
    sc_signal< sc_lv<32> > ref_patch_dx_23_23_3_fu_5752;
    sc_signal< sc_lv<32> > ref_patch_dx_23_24_3_fu_5756;
    sc_signal< sc_lv<32> > ref_patch_dx_23_25_3_fu_5760;
    sc_signal< sc_lv<32> > ref_patch_dx_23_26_3_fu_5764;
    sc_signal< sc_lv<32> > ref_patch_dx_23_27_3_fu_5768;
    sc_signal< sc_lv<32> > ref_patch_dx_23_28_3_fu_5772;
    sc_signal< sc_lv<32> > ref_patch_dx_23_29_3_fu_5776;
    sc_signal< sc_lv<32> > ref_patch_dx_23_30_3_fu_5780;
    sc_signal< sc_lv<32> > ref_patch_dx_23_31_3_fu_5784;
    sc_signal< sc_lv<32> > ref_patch_dx_23_32_3_fu_5788;
    sc_signal< sc_lv<32> > ref_patch_dx_23_33_3_fu_5792;
    sc_signal< sc_lv<32> > ref_patch_dx_23_34_3_fu_5796;
    sc_signal< sc_lv<32> > ref_patch_dx_23_35_3_fu_5800;
    sc_signal< sc_lv<32> > ref_patch_dx_23_36_3_fu_5804;
    sc_signal< sc_lv<32> > ref_patch_dx_23_37_3_fu_5808;
    sc_signal< sc_lv<32> > ref_patch_dx_23_38_3_fu_5812;
    sc_signal< sc_lv<32> > ref_patch_dx_23_39_3_fu_5816;
    sc_signal< sc_lv<32> > ref_patch_dx_23_40_3_fu_5820;
    sc_signal< sc_lv<32> > ref_patch_dx_23_41_3_fu_5824;
    sc_signal< sc_lv<32> > ref_patch_dx_23_42_3_fu_5828;
    sc_signal< sc_lv<32> > ref_patch_dx_23_43_3_fu_5832;
    sc_signal< sc_lv<32> > ref_patch_dx_23_44_3_fu_5836;
    sc_signal< sc_lv<32> > ref_patch_dx_23_45_3_fu_5840;
    sc_signal< sc_lv<32> > ref_patch_dx_23_46_3_fu_5844;
    sc_signal< sc_lv<32> > ref_patch_dx_23_47_3_fu_5848;
    sc_signal< sc_lv<32> > ref_patch_dx_23_48_3_fu_5852;
    sc_signal< sc_lv<32> > ref_patch_dx_23_49_3_fu_5856;
    sc_signal< sc_lv<32> > ref_patch_dx_23_50_3_fu_5860;
    sc_signal< sc_lv<32> > ref_patch_dx_23_51_3_fu_5864;
    sc_signal< sc_lv<32> > ref_patch_dx_23_52_3_fu_5868;
    sc_signal< sc_lv<32> > ref_patch_dx_23_53_3_fu_5872;
    sc_signal< sc_lv<32> > ref_patch_dx_23_54_3_fu_5876;
    sc_signal< sc_lv<32> > ref_patch_dx_23_55_3_fu_5880;
    sc_signal< sc_lv<32> > ref_patch_dx_23_56_3_fu_5884;
    sc_signal< sc_lv<32> > ref_patch_dx_23_57_3_fu_5888;
    sc_signal< sc_lv<32> > ref_patch_dx_23_58_3_fu_5892;
    sc_signal< sc_lv<32> > ref_patch_dx_23_59_3_fu_5896;
    sc_signal< sc_lv<32> > ref_patch_dx_23_60_3_fu_5900;
    sc_signal< sc_lv<32> > ref_patch_dx_23_61_3_fu_5904;
    sc_signal< sc_lv<32> > ref_patch_dx_23_62_3_fu_5908;
    sc_signal< sc_lv<32> > ref_patch_dx_23_63_3_fu_5912;
    sc_signal< sc_lv<32> > ref_patch_dx_23_0_3_fu_5916;
    sc_signal< sc_lv<32> > ref_patch_dx_23_1_3_fu_5920;
    sc_signal< sc_lv<32> > ref_patch_dx_23_2_3_fu_5924;
    sc_signal< sc_lv<32> > ref_patch_dx_23_3_3_fu_5928;
    sc_signal< sc_lv<32> > ref_patch_dx_23_4_3_fu_5932;
    sc_signal< sc_lv<32> > ref_patch_dx_23_5_3_fu_5936;
    sc_signal< sc_lv<32> > ref_patch_dx_23_6_3_fu_5940;
    sc_signal< sc_lv<32> > ref_patch_dx_23_7_3_fu_5944;
    sc_signal< sc_lv<32> > ref_patch_dx_23_8_3_fu_5948;
    sc_signal< sc_lv<32> > ref_patch_dx_23_9_3_fu_5952;
    sc_signal< sc_lv<32> > ref_patch_dx_23_10_4_fu_5956;
    sc_signal< sc_lv<32> > ref_patch_dx_23_11_4_fu_5960;
    sc_signal< sc_lv<32> > ref_patch_dx_23_12_4_fu_5964;
    sc_signal< sc_lv<32> > ref_patch_dx_23_13_4_fu_5968;
    sc_signal< sc_lv<32> > ref_patch_dx_23_14_4_fu_5972;
    sc_signal< sc_lv<32> > ref_patch_dx_23_15_4_fu_5976;
    sc_signal< sc_lv<32> > ref_patch_dx_23_16_4_fu_5980;
    sc_signal< sc_lv<32> > ref_patch_dx_23_17_4_fu_5984;
    sc_signal< sc_lv<32> > ref_patch_dx_23_18_4_fu_5988;
    sc_signal< sc_lv<32> > ref_patch_dx_23_19_4_fu_5992;
    sc_signal< sc_lv<32> > ref_patch_dx_23_20_4_fu_5996;
    sc_signal< sc_lv<32> > ref_patch_dx_23_21_4_fu_6000;
    sc_signal< sc_lv<32> > ref_patch_dx_23_22_4_fu_6004;
    sc_signal< sc_lv<32> > ref_patch_dx_23_23_4_fu_6008;
    sc_signal< sc_lv<32> > ref_patch_dx_23_24_4_fu_6012;
    sc_signal< sc_lv<32> > ref_patch_dx_23_25_4_fu_6016;
    sc_signal< sc_lv<32> > ref_patch_dx_23_26_4_fu_6020;
    sc_signal< sc_lv<32> > ref_patch_dx_23_27_4_fu_6024;
    sc_signal< sc_lv<32> > ref_patch_dx_23_28_4_fu_6028;
    sc_signal< sc_lv<32> > ref_patch_dx_23_29_4_fu_6032;
    sc_signal< sc_lv<32> > ref_patch_dx_23_30_4_fu_6036;
    sc_signal< sc_lv<32> > ref_patch_dx_23_31_4_fu_6040;
    sc_signal< sc_lv<32> > ref_patch_dx_23_32_4_fu_6044;
    sc_signal< sc_lv<32> > ref_patch_dx_23_33_4_fu_6048;
    sc_signal< sc_lv<32> > ref_patch_dx_23_34_4_fu_6052;
    sc_signal< sc_lv<32> > ref_patch_dx_23_35_4_fu_6056;
    sc_signal< sc_lv<32> > ref_patch_dx_23_36_4_fu_6060;
    sc_signal< sc_lv<32> > ref_patch_dx_23_37_4_fu_6064;
    sc_signal< sc_lv<32> > ref_patch_dx_23_38_4_fu_6068;
    sc_signal< sc_lv<32> > ref_patch_dx_23_39_4_fu_6072;
    sc_signal< sc_lv<32> > ref_patch_dx_23_40_4_fu_6076;
    sc_signal< sc_lv<32> > ref_patch_dx_23_41_4_fu_6080;
    sc_signal< sc_lv<32> > ref_patch_dx_23_42_4_fu_6084;
    sc_signal< sc_lv<32> > ref_patch_dx_23_43_4_fu_6088;
    sc_signal< sc_lv<32> > ref_patch_dx_23_44_4_fu_6092;
    sc_signal< sc_lv<32> > ref_patch_dx_23_45_4_fu_6096;
    sc_signal< sc_lv<32> > ref_patch_dx_23_46_4_fu_6100;
    sc_signal< sc_lv<32> > ref_patch_dx_23_47_4_fu_6104;
    sc_signal< sc_lv<32> > ref_patch_dx_23_48_4_fu_6108;
    sc_signal< sc_lv<32> > ref_patch_dx_23_49_4_fu_6112;
    sc_signal< sc_lv<32> > ref_patch_dx_23_50_4_fu_6116;
    sc_signal< sc_lv<32> > ref_patch_dx_23_51_4_fu_6120;
    sc_signal< sc_lv<32> > ref_patch_dx_23_52_4_fu_6124;
    sc_signal< sc_lv<32> > ref_patch_dx_23_53_4_fu_6128;
    sc_signal< sc_lv<32> > ref_patch_dx_23_54_4_fu_6132;
    sc_signal< sc_lv<32> > ref_patch_dx_23_55_4_fu_6136;
    sc_signal< sc_lv<32> > ref_patch_dx_23_56_4_fu_6140;
    sc_signal< sc_lv<32> > ref_patch_dx_23_57_4_fu_6144;
    sc_signal< sc_lv<32> > ref_patch_dx_23_58_4_fu_6148;
    sc_signal< sc_lv<32> > ref_patch_dx_23_59_4_fu_6152;
    sc_signal< sc_lv<32> > ref_patch_dx_23_60_4_fu_6156;
    sc_signal< sc_lv<32> > ref_patch_dx_23_61_4_fu_6160;
    sc_signal< sc_lv<32> > ref_patch_dx_23_62_4_fu_6164;
    sc_signal< sc_lv<32> > ref_patch_dx_23_63_4_fu_6168;
    sc_signal< sc_lv<32> > ref_patch_dx_23_0_4_fu_6172;
    sc_signal< sc_lv<32> > ref_patch_dx_23_1_4_fu_6176;
    sc_signal< sc_lv<32> > ref_patch_dx_23_2_4_fu_6180;
    sc_signal< sc_lv<32> > ref_patch_dx_23_3_4_fu_6184;
    sc_signal< sc_lv<32> > ref_patch_dx_23_4_4_fu_6188;
    sc_signal< sc_lv<32> > ref_patch_dx_23_5_4_fu_6192;
    sc_signal< sc_lv<32> > ref_patch_dx_23_6_4_fu_6196;
    sc_signal< sc_lv<32> > ref_patch_dx_23_7_4_fu_6200;
    sc_signal< sc_lv<32> > ref_patch_dx_23_8_4_fu_6204;
    sc_signal< sc_lv<32> > ref_patch_dx_23_9_4_fu_6208;
    sc_signal< sc_lv<32> > ref_patch_dx_23_10_5_fu_6212;
    sc_signal< sc_lv<32> > ref_patch_dx_23_11_5_fu_6216;
    sc_signal< sc_lv<32> > ref_patch_dx_23_12_5_fu_6220;
    sc_signal< sc_lv<32> > ref_patch_dx_23_13_5_fu_6224;
    sc_signal< sc_lv<32> > ref_patch_dx_23_14_5_fu_6228;
    sc_signal< sc_lv<32> > ref_patch_dx_23_15_5_fu_6232;
    sc_signal< sc_lv<32> > ref_patch_dx_23_16_5_fu_6236;
    sc_signal< sc_lv<32> > ref_patch_dx_23_17_5_fu_6240;
    sc_signal< sc_lv<32> > ref_patch_dx_23_18_5_fu_6244;
    sc_signal< sc_lv<32> > ref_patch_dx_23_19_5_fu_6248;
    sc_signal< sc_lv<32> > ref_patch_dx_23_20_5_fu_6252;
    sc_signal< sc_lv<32> > ref_patch_dx_23_21_5_fu_6256;
    sc_signal< sc_lv<32> > ref_patch_dx_23_22_5_fu_6260;
    sc_signal< sc_lv<32> > ref_patch_dx_23_23_5_fu_6264;
    sc_signal< sc_lv<32> > ref_patch_dx_23_24_5_fu_6268;
    sc_signal< sc_lv<32> > ref_patch_dx_23_25_5_fu_6272;
    sc_signal< sc_lv<32> > ref_patch_dx_23_26_5_fu_6276;
    sc_signal< sc_lv<32> > ref_patch_dx_23_27_5_fu_6280;
    sc_signal< sc_lv<32> > ref_patch_dx_23_28_5_fu_6284;
    sc_signal< sc_lv<32> > ref_patch_dx_23_29_5_fu_6288;
    sc_signal< sc_lv<32> > ref_patch_dx_23_30_5_fu_6292;
    sc_signal< sc_lv<32> > ref_patch_dx_23_31_5_fu_6296;
    sc_signal< sc_lv<32> > ref_patch_dx_23_32_5_fu_6300;
    sc_signal< sc_lv<32> > ref_patch_dx_23_33_5_fu_6304;
    sc_signal< sc_lv<32> > ref_patch_dx_23_34_5_fu_6308;
    sc_signal< sc_lv<32> > ref_patch_dx_23_35_5_fu_6312;
    sc_signal< sc_lv<32> > ref_patch_dx_23_36_5_fu_6316;
    sc_signal< sc_lv<32> > ref_patch_dx_23_37_5_fu_6320;
    sc_signal< sc_lv<32> > ref_patch_dx_23_38_5_fu_6324;
    sc_signal< sc_lv<32> > ref_patch_dx_23_39_5_fu_6328;
    sc_signal< sc_lv<32> > ref_patch_dx_23_40_5_fu_6332;
    sc_signal< sc_lv<32> > ref_patch_dx_23_41_5_fu_6336;
    sc_signal< sc_lv<32> > ref_patch_dx_23_42_5_fu_6340;
    sc_signal< sc_lv<32> > ref_patch_dx_23_43_5_fu_6344;
    sc_signal< sc_lv<32> > ref_patch_dx_23_44_5_fu_6348;
    sc_signal< sc_lv<32> > ref_patch_dx_23_45_5_fu_6352;
    sc_signal< sc_lv<32> > ref_patch_dx_23_46_5_fu_6356;
    sc_signal< sc_lv<32> > ref_patch_dx_23_47_5_fu_6360;
    sc_signal< sc_lv<32> > ref_patch_dx_23_48_5_fu_6364;
    sc_signal< sc_lv<32> > ref_patch_dx_23_49_5_fu_6368;
    sc_signal< sc_lv<32> > ref_patch_dx_23_50_5_fu_6372;
    sc_signal< sc_lv<32> > ref_patch_dx_23_51_5_fu_6376;
    sc_signal< sc_lv<32> > ref_patch_dx_23_52_5_fu_6380;
    sc_signal< sc_lv<32> > ref_patch_dx_23_53_5_fu_6384;
    sc_signal< sc_lv<32> > ref_patch_dx_23_54_5_fu_6388;
    sc_signal< sc_lv<32> > ref_patch_dx_23_55_5_fu_6392;
    sc_signal< sc_lv<32> > ref_patch_dx_23_56_5_fu_6396;
    sc_signal< sc_lv<32> > ref_patch_dx_23_57_5_fu_6400;
    sc_signal< sc_lv<32> > ref_patch_dx_23_58_5_fu_6404;
    sc_signal< sc_lv<32> > ref_patch_dx_23_59_5_fu_6408;
    sc_signal< sc_lv<32> > ref_patch_dx_23_60_5_fu_6412;
    sc_signal< sc_lv<32> > ref_patch_dx_23_61_5_fu_6416;
    sc_signal< sc_lv<32> > ref_patch_dx_23_62_5_fu_6420;
    sc_signal< sc_lv<32> > ref_patch_dx_23_63_5_fu_6424;
    sc_signal< sc_lv<32> > ref_patch_dx_23_0_5_fu_6428;
    sc_signal< sc_lv<32> > ref_patch_dx_23_1_5_fu_6432;
    sc_signal< sc_lv<32> > ref_patch_dx_23_2_5_fu_6436;
    sc_signal< sc_lv<32> > ref_patch_dx_23_3_5_fu_6440;
    sc_signal< sc_lv<32> > ref_patch_dx_23_4_5_fu_6444;
    sc_signal< sc_lv<32> > ref_patch_dx_23_5_5_fu_6448;
    sc_signal< sc_lv<32> > ref_patch_dx_23_6_5_fu_6452;
    sc_signal< sc_lv<32> > ref_patch_dx_23_7_5_fu_6456;
    sc_signal< sc_lv<32> > ref_patch_dx_23_8_5_fu_6460;
    sc_signal< sc_lv<32> > ref_patch_dx_23_9_5_fu_6464;
    sc_signal< sc_lv<32> > ref_patch_dx_23_10_6_fu_6468;
    sc_signal< sc_lv<32> > ref_patch_dx_23_11_6_fu_6472;
    sc_signal< sc_lv<32> > ref_patch_dx_23_12_6_fu_6476;
    sc_signal< sc_lv<32> > ref_patch_dx_23_13_6_fu_6480;
    sc_signal< sc_lv<32> > ref_patch_dx_23_14_6_fu_6484;
    sc_signal< sc_lv<32> > ref_patch_dx_23_15_6_fu_6488;
    sc_signal< sc_lv<32> > ref_patch_dx_23_16_6_fu_6492;
    sc_signal< sc_lv<32> > ref_patch_dx_23_17_6_fu_6496;
    sc_signal< sc_lv<32> > ref_patch_dx_23_18_6_fu_6500;
    sc_signal< sc_lv<32> > ref_patch_dx_23_19_6_fu_6504;
    sc_signal< sc_lv<32> > ref_patch_dx_23_20_6_fu_6508;
    sc_signal< sc_lv<32> > ref_patch_dx_23_21_6_fu_6512;
    sc_signal< sc_lv<32> > ref_patch_dx_23_22_6_fu_6516;
    sc_signal< sc_lv<32> > ref_patch_dx_23_23_6_fu_6520;
    sc_signal< sc_lv<32> > ref_patch_dx_23_24_6_fu_6524;
    sc_signal< sc_lv<32> > ref_patch_dx_23_25_6_fu_6528;
    sc_signal< sc_lv<32> > ref_patch_dx_23_26_6_fu_6532;
    sc_signal< sc_lv<32> > ref_patch_dx_23_27_6_fu_6536;
    sc_signal< sc_lv<32> > ref_patch_dx_23_28_6_fu_6540;
    sc_signal< sc_lv<32> > ref_patch_dx_23_29_6_fu_6544;
    sc_signal< sc_lv<32> > ref_patch_dx_23_30_6_fu_6548;
    sc_signal< sc_lv<32> > ref_patch_dx_23_31_6_fu_6552;
    sc_signal< sc_lv<32> > ref_patch_dx_23_32_6_fu_6556;
    sc_signal< sc_lv<32> > ref_patch_dx_23_33_6_fu_6560;
    sc_signal< sc_lv<32> > ref_patch_dx_23_34_6_fu_6564;
    sc_signal< sc_lv<32> > ref_patch_dx_23_35_6_fu_6568;
    sc_signal< sc_lv<32> > ref_patch_dx_23_36_6_fu_6572;
    sc_signal< sc_lv<32> > ref_patch_dx_23_37_6_fu_6576;
    sc_signal< sc_lv<32> > ref_patch_dx_23_38_6_fu_6580;
    sc_signal< sc_lv<32> > ref_patch_dx_23_39_6_fu_6584;
    sc_signal< sc_lv<32> > ref_patch_dx_23_40_6_fu_6588;
    sc_signal< sc_lv<32> > ref_patch_dx_23_41_6_fu_6592;
    sc_signal< sc_lv<32> > ref_patch_dx_23_42_6_fu_6596;
    sc_signal< sc_lv<32> > ref_patch_dx_23_43_6_fu_6600;
    sc_signal< sc_lv<32> > ref_patch_dx_23_44_6_fu_6604;
    sc_signal< sc_lv<32> > ref_patch_dx_23_45_6_fu_6608;
    sc_signal< sc_lv<32> > ref_patch_dx_23_46_6_fu_6612;
    sc_signal< sc_lv<32> > ref_patch_dx_23_47_6_fu_6616;
    sc_signal< sc_lv<32> > ref_patch_dx_23_48_6_fu_6620;
    sc_signal< sc_lv<32> > ref_patch_dx_23_49_6_fu_6624;
    sc_signal< sc_lv<32> > ref_patch_dx_23_50_6_fu_6628;
    sc_signal< sc_lv<32> > ref_patch_dx_23_51_6_fu_6632;
    sc_signal< sc_lv<32> > ref_patch_dx_23_52_6_fu_6636;
    sc_signal< sc_lv<32> > ref_patch_dx_23_53_6_fu_6640;
    sc_signal< sc_lv<32> > ref_patch_dx_23_54_6_fu_6644;
    sc_signal< sc_lv<32> > ref_patch_dx_23_55_6_fu_6648;
    sc_signal< sc_lv<32> > ref_patch_dx_23_56_6_fu_6652;
    sc_signal< sc_lv<32> > ref_patch_dx_23_57_6_fu_6656;
    sc_signal< sc_lv<32> > ref_patch_dx_23_58_6_fu_6660;
    sc_signal< sc_lv<32> > ref_patch_dx_23_59_6_fu_6664;
    sc_signal< sc_lv<32> > ref_patch_dx_23_60_6_fu_6668;
    sc_signal< sc_lv<32> > ref_patch_dx_23_61_6_fu_6672;
    sc_signal< sc_lv<32> > ref_patch_dx_23_62_6_fu_6676;
    sc_signal< sc_lv<32> > ref_patch_dx_23_63_6_fu_6680;
    sc_signal< sc_lv<32> > ref_patch_dx_23_0_6_fu_6684;
    sc_signal< sc_lv<32> > ref_patch_dx_23_1_6_fu_6688;
    sc_signal< sc_lv<32> > ref_patch_dx_23_2_6_fu_6692;
    sc_signal< sc_lv<32> > ref_patch_dx_23_3_6_fu_6696;
    sc_signal< sc_lv<32> > ref_patch_dx_23_4_6_fu_6700;
    sc_signal< sc_lv<32> > ref_patch_dx_23_5_6_fu_6704;
    sc_signal< sc_lv<32> > ref_patch_dx_23_6_6_fu_6708;
    sc_signal< sc_lv<32> > ref_patch_dx_23_7_6_fu_6712;
    sc_signal< sc_lv<32> > ref_patch_dx_23_8_6_fu_6716;
    sc_signal< sc_lv<32> > ref_patch_dx_23_9_6_fu_6720;
    sc_signal< sc_lv<32> > ref_patch_dx_23_10_7_fu_6724;
    sc_signal< sc_lv<32> > ref_patch_dx_23_11_7_fu_6728;
    sc_signal< sc_lv<32> > ref_patch_dx_23_12_7_fu_6732;
    sc_signal< sc_lv<32> > ref_patch_dx_23_13_7_fu_6736;
    sc_signal< sc_lv<32> > ref_patch_dx_23_14_7_fu_6740;
    sc_signal< sc_lv<32> > ref_patch_dx_23_15_7_fu_6744;
    sc_signal< sc_lv<32> > ref_patch_dx_23_16_7_fu_6748;
    sc_signal< sc_lv<32> > ref_patch_dx_23_17_7_fu_6752;
    sc_signal< sc_lv<32> > ref_patch_dx_23_18_7_fu_6756;
    sc_signal< sc_lv<32> > ref_patch_dx_23_19_7_fu_6760;
    sc_signal< sc_lv<32> > ref_patch_dx_23_20_7_fu_6764;
    sc_signal< sc_lv<32> > ref_patch_dx_23_21_7_fu_6768;
    sc_signal< sc_lv<32> > ref_patch_dx_23_22_7_fu_6772;
    sc_signal< sc_lv<32> > ref_patch_dx_23_23_7_fu_6776;
    sc_signal< sc_lv<32> > ref_patch_dx_23_24_7_fu_6780;
    sc_signal< sc_lv<32> > ref_patch_dx_23_25_7_fu_6784;
    sc_signal< sc_lv<32> > ref_patch_dx_23_26_7_fu_6788;
    sc_signal< sc_lv<32> > ref_patch_dx_23_27_7_fu_6792;
    sc_signal< sc_lv<32> > ref_patch_dx_23_28_7_fu_6796;
    sc_signal< sc_lv<32> > ref_patch_dx_23_29_7_fu_6800;
    sc_signal< sc_lv<32> > ref_patch_dx_23_30_7_fu_6804;
    sc_signal< sc_lv<32> > ref_patch_dx_23_31_7_fu_6808;
    sc_signal< sc_lv<32> > ref_patch_dx_23_32_7_fu_6812;
    sc_signal< sc_lv<32> > ref_patch_dx_23_33_7_fu_6816;
    sc_signal< sc_lv<32> > ref_patch_dx_23_34_7_fu_6820;
    sc_signal< sc_lv<32> > ref_patch_dx_23_35_7_fu_6824;
    sc_signal< sc_lv<32> > ref_patch_dx_23_36_7_fu_6828;
    sc_signal< sc_lv<32> > ref_patch_dx_23_37_7_fu_6832;
    sc_signal< sc_lv<32> > ref_patch_dx_23_38_7_fu_6836;
    sc_signal< sc_lv<32> > ref_patch_dx_23_39_7_fu_6840;
    sc_signal< sc_lv<32> > ref_patch_dx_23_40_7_fu_6844;
    sc_signal< sc_lv<32> > ref_patch_dx_23_41_7_fu_6848;
    sc_signal< sc_lv<32> > ref_patch_dx_23_42_7_fu_6852;
    sc_signal< sc_lv<32> > ref_patch_dx_23_43_7_fu_6856;
    sc_signal< sc_lv<32> > ref_patch_dx_23_44_7_fu_6860;
    sc_signal< sc_lv<32> > ref_patch_dx_23_45_7_fu_6864;
    sc_signal< sc_lv<32> > ref_patch_dx_23_46_7_fu_6868;
    sc_signal< sc_lv<32> > ref_patch_dx_23_47_7_fu_6872;
    sc_signal< sc_lv<32> > ref_patch_dx_23_48_7_fu_6876;
    sc_signal< sc_lv<32> > ref_patch_dx_23_49_7_fu_6880;
    sc_signal< sc_lv<32> > ref_patch_dx_23_50_7_fu_6884;
    sc_signal< sc_lv<32> > ref_patch_dx_23_51_7_fu_6888;
    sc_signal< sc_lv<32> > ref_patch_dx_23_52_7_fu_6892;
    sc_signal< sc_lv<32> > ref_patch_dx_23_53_7_fu_6896;
    sc_signal< sc_lv<32> > ref_patch_dx_23_54_7_fu_6900;
    sc_signal< sc_lv<32> > ref_patch_dx_23_55_7_fu_6904;
    sc_signal< sc_lv<32> > ref_patch_dx_23_56_7_fu_6908;
    sc_signal< sc_lv<32> > ref_patch_dx_23_57_7_fu_6912;
    sc_signal< sc_lv<32> > ref_patch_dx_23_58_7_fu_6916;
    sc_signal< sc_lv<32> > ref_patch_dx_23_59_7_fu_6920;
    sc_signal< sc_lv<32> > ref_patch_dx_23_60_7_fu_6924;
    sc_signal< sc_lv<32> > ref_patch_dx_23_61_7_fu_6928;
    sc_signal< sc_lv<32> > ref_patch_dx_23_62_7_fu_6932;
    sc_signal< sc_lv<32> > ref_patch_dx_23_63_7_fu_6936;
    sc_signal< sc_lv<32> > ref_patch_dx_23_0_7_fu_6940;
    sc_signal< sc_lv<32> > ref_patch_dx_23_1_7_fu_6944;
    sc_signal< sc_lv<32> > ref_patch_dx_23_2_7_fu_6948;
    sc_signal< sc_lv<32> > ref_patch_dx_23_3_7_fu_6952;
    sc_signal< sc_lv<32> > ref_patch_dx_23_4_7_fu_6956;
    sc_signal< sc_lv<32> > ref_patch_dx_23_5_7_fu_6960;
    sc_signal< sc_lv<32> > ref_patch_dx_23_6_7_fu_6964;
    sc_signal< sc_lv<32> > ref_patch_dx_23_7_7_fu_6968;
    sc_signal< sc_lv<32> > ref_patch_dx_23_8_7_fu_6972;
    sc_signal< sc_lv<32> > ref_patch_dx_23_9_7_fu_6976;
    sc_signal< sc_lv<32> > ref_patch_dx_23_10_8_fu_6980;
    sc_signal< sc_lv<32> > ref_patch_dx_23_11_8_fu_6984;
    sc_signal< sc_lv<32> > ref_patch_dx_23_12_8_fu_6988;
    sc_signal< sc_lv<32> > ref_patch_dx_23_13_8_fu_6992;
    sc_signal< sc_lv<32> > ref_patch_dx_23_14_8_fu_6996;
    sc_signal< sc_lv<32> > ref_patch_dx_23_15_8_fu_7000;
    sc_signal< sc_lv<32> > ref_patch_dx_23_16_8_fu_7004;
    sc_signal< sc_lv<32> > ref_patch_dx_23_17_8_fu_7008;
    sc_signal< sc_lv<32> > ref_patch_dx_23_18_8_fu_7012;
    sc_signal< sc_lv<32> > ref_patch_dx_23_19_8_fu_7016;
    sc_signal< sc_lv<32> > ref_patch_dx_23_20_8_fu_7020;
    sc_signal< sc_lv<32> > ref_patch_dx_23_21_8_fu_7024;
    sc_signal< sc_lv<32> > ref_patch_dx_23_22_8_fu_7028;
    sc_signal< sc_lv<32> > ref_patch_dx_23_23_8_fu_7032;
    sc_signal< sc_lv<32> > ref_patch_dx_23_24_8_fu_7036;
    sc_signal< sc_lv<32> > ref_patch_dx_23_25_8_fu_7040;
    sc_signal< sc_lv<32> > ref_patch_dx_23_26_8_fu_7044;
    sc_signal< sc_lv<32> > ref_patch_dx_23_27_8_fu_7048;
    sc_signal< sc_lv<32> > ref_patch_dx_23_28_8_fu_7052;
    sc_signal< sc_lv<32> > ref_patch_dx_23_29_8_fu_7056;
    sc_signal< sc_lv<32> > ref_patch_dx_23_30_8_fu_7060;
    sc_signal< sc_lv<32> > ref_patch_dx_23_31_8_fu_7064;
    sc_signal< sc_lv<32> > ref_patch_dx_23_32_8_fu_7068;
    sc_signal< sc_lv<32> > ref_patch_dx_23_33_8_fu_7072;
    sc_signal< sc_lv<32> > ref_patch_dx_23_34_8_fu_7076;
    sc_signal< sc_lv<32> > ref_patch_dx_23_35_8_fu_7080;
    sc_signal< sc_lv<32> > ref_patch_dx_23_36_8_fu_7084;
    sc_signal< sc_lv<32> > ref_patch_dx_23_37_8_fu_7088;
    sc_signal< sc_lv<32> > ref_patch_dx_23_38_8_fu_7092;
    sc_signal< sc_lv<32> > ref_patch_dx_23_39_8_fu_7096;
    sc_signal< sc_lv<32> > ref_patch_dx_23_40_8_fu_7100;
    sc_signal< sc_lv<32> > ref_patch_dx_23_41_8_fu_7104;
    sc_signal< sc_lv<32> > ref_patch_dx_23_42_8_fu_7108;
    sc_signal< sc_lv<32> > ref_patch_dx_23_43_8_fu_7112;
    sc_signal< sc_lv<32> > ref_patch_dx_23_44_8_fu_7116;
    sc_signal< sc_lv<32> > ref_patch_dx_23_45_8_fu_7120;
    sc_signal< sc_lv<32> > ref_patch_dx_23_46_8_fu_7124;
    sc_signal< sc_lv<32> > ref_patch_dx_23_47_8_fu_7128;
    sc_signal< sc_lv<32> > ref_patch_dx_23_48_8_fu_7132;
    sc_signal< sc_lv<32> > ref_patch_dx_23_49_8_fu_7136;
    sc_signal< sc_lv<32> > ref_patch_dx_23_50_8_fu_7140;
    sc_signal< sc_lv<32> > ref_patch_dx_23_51_8_fu_7144;
    sc_signal< sc_lv<32> > ref_patch_dx_23_52_8_fu_7148;
    sc_signal< sc_lv<32> > ref_patch_dx_23_53_8_fu_7152;
    sc_signal< sc_lv<32> > ref_patch_dx_23_54_8_fu_7156;
    sc_signal< sc_lv<32> > ref_patch_dx_23_55_8_fu_7160;
    sc_signal< sc_lv<32> > ref_patch_dx_23_56_8_fu_7164;
    sc_signal< sc_lv<32> > ref_patch_dx_23_57_8_fu_7168;
    sc_signal< sc_lv<32> > ref_patch_dx_23_58_8_fu_7172;
    sc_signal< sc_lv<32> > ref_patch_dx_23_59_8_fu_7176;
    sc_signal< sc_lv<32> > ref_patch_dx_23_60_8_fu_7180;
    sc_signal< sc_lv<32> > ref_patch_dx_23_61_8_fu_7184;
    sc_signal< sc_lv<32> > ref_patch_dx_23_62_8_fu_7188;
    sc_signal< sc_lv<32> > ref_patch_dx_23_63_8_fu_7192;
    sc_signal< sc_lv<32> > ref_patch_dx_23_0_8_fu_7196;
    sc_signal< sc_lv<32> > ref_patch_dx_23_1_8_fu_7200;
    sc_signal< sc_lv<32> > ref_patch_dx_23_2_8_fu_7204;
    sc_signal< sc_lv<32> > ref_patch_dx_23_3_8_fu_7208;
    sc_signal< sc_lv<32> > ref_patch_dx_23_4_8_fu_7212;
    sc_signal< sc_lv<32> > ref_patch_dx_23_5_8_fu_7216;
    sc_signal< sc_lv<32> > ref_patch_dx_23_6_8_fu_7220;
    sc_signal< sc_lv<32> > ref_patch_dx_23_7_8_fu_7224;
    sc_signal< sc_lv<32> > ref_patch_dx_23_8_8_fu_7228;
    sc_signal< sc_lv<32> > ref_patch_dx_23_9_8_fu_7232;
    sc_signal< sc_lv<32> > ref_patch_dx_23_10_9_fu_7236;
    sc_signal< sc_lv<32> > ref_patch_dx_23_11_9_fu_7240;
    sc_signal< sc_lv<32> > ref_patch_dx_23_12_9_fu_7244;
    sc_signal< sc_lv<32> > ref_patch_dx_23_13_9_fu_7248;
    sc_signal< sc_lv<32> > ref_patch_dx_23_14_9_fu_7252;
    sc_signal< sc_lv<32> > ref_patch_dx_23_15_9_fu_7256;
    sc_signal< sc_lv<32> > ref_patch_dx_23_16_9_fu_7260;
    sc_signal< sc_lv<32> > ref_patch_dx_23_17_9_fu_7264;
    sc_signal< sc_lv<32> > ref_patch_dx_23_18_9_fu_7268;
    sc_signal< sc_lv<32> > ref_patch_dx_23_19_9_fu_7272;
    sc_signal< sc_lv<32> > ref_patch_dx_23_20_9_fu_7276;
    sc_signal< sc_lv<32> > ref_patch_dx_23_21_9_fu_7280;
    sc_signal< sc_lv<32> > ref_patch_dx_23_22_9_fu_7284;
    sc_signal< sc_lv<32> > ref_patch_dx_23_23_9_fu_7288;
    sc_signal< sc_lv<32> > ref_patch_dx_23_24_9_fu_7292;
    sc_signal< sc_lv<32> > ref_patch_dx_23_25_9_fu_7296;
    sc_signal< sc_lv<32> > ref_patch_dx_23_26_9_fu_7300;
    sc_signal< sc_lv<32> > ref_patch_dx_23_27_9_fu_7304;
    sc_signal< sc_lv<32> > ref_patch_dx_23_28_9_fu_7308;
    sc_signal< sc_lv<32> > ref_patch_dx_23_29_9_fu_7312;
    sc_signal< sc_lv<32> > ref_patch_dx_23_30_9_fu_7316;
    sc_signal< sc_lv<32> > ref_patch_dx_23_31_9_fu_7320;
    sc_signal< sc_lv<32> > ref_patch_dx_23_32_9_fu_7324;
    sc_signal< sc_lv<32> > ref_patch_dx_23_33_9_fu_7328;
    sc_signal< sc_lv<32> > ref_patch_dx_23_34_9_fu_7332;
    sc_signal< sc_lv<32> > ref_patch_dx_23_35_9_fu_7336;
    sc_signal< sc_lv<32> > ref_patch_dx_23_36_9_fu_7340;
    sc_signal< sc_lv<32> > ref_patch_dx_23_37_9_fu_7344;
    sc_signal< sc_lv<32> > ref_patch_dx_23_38_9_fu_7348;
    sc_signal< sc_lv<32> > ref_patch_dx_23_39_9_fu_7352;
    sc_signal< sc_lv<32> > ref_patch_dx_23_40_9_fu_7356;
    sc_signal< sc_lv<32> > ref_patch_dx_23_41_9_fu_7360;
    sc_signal< sc_lv<32> > ref_patch_dx_23_42_9_fu_7364;
    sc_signal< sc_lv<32> > ref_patch_dx_23_43_9_fu_7368;
    sc_signal< sc_lv<32> > ref_patch_dx_23_44_9_fu_7372;
    sc_signal< sc_lv<32> > ref_patch_dx_23_45_9_fu_7376;
    sc_signal< sc_lv<32> > ref_patch_dx_23_46_9_fu_7380;
    sc_signal< sc_lv<32> > ref_patch_dx_23_47_9_fu_7384;
    sc_signal< sc_lv<32> > ref_patch_dx_23_48_9_fu_7388;
    sc_signal< sc_lv<32> > ref_patch_dx_23_49_9_fu_7392;
    sc_signal< sc_lv<32> > ref_patch_dx_23_50_9_fu_7396;
    sc_signal< sc_lv<32> > ref_patch_dx_23_51_9_fu_7400;
    sc_signal< sc_lv<32> > ref_patch_dx_23_52_9_fu_7404;
    sc_signal< sc_lv<32> > ref_patch_dx_23_53_9_fu_7408;
    sc_signal< sc_lv<32> > ref_patch_dx_23_54_9_fu_7412;
    sc_signal< sc_lv<32> > ref_patch_dx_23_55_9_fu_7416;
    sc_signal< sc_lv<32> > ref_patch_dx_23_56_9_fu_7420;
    sc_signal< sc_lv<32> > ref_patch_dx_23_57_9_fu_7424;
    sc_signal< sc_lv<32> > ref_patch_dx_23_58_9_fu_7428;
    sc_signal< sc_lv<32> > ref_patch_dx_23_59_9_fu_7432;
    sc_signal< sc_lv<32> > ref_patch_dx_23_60_9_fu_7436;
    sc_signal< sc_lv<32> > ref_patch_dx_23_61_9_fu_7440;
    sc_signal< sc_lv<32> > ref_patch_dx_23_62_9_fu_7444;
    sc_signal< sc_lv<32> > ref_patch_dx_23_63_9_fu_7448;
    sc_signal< sc_lv<32> > ref_patch_dx_23_0_9_fu_7452;
    sc_signal< sc_lv<32> > ref_patch_dx_23_1_9_fu_7456;
    sc_signal< sc_lv<32> > ref_patch_dx_23_2_9_fu_7460;
    sc_signal< sc_lv<32> > ref_patch_dx_23_3_9_fu_7464;
    sc_signal< sc_lv<32> > ref_patch_dx_23_4_9_fu_7468;
    sc_signal< sc_lv<32> > ref_patch_dx_23_5_9_fu_7472;
    sc_signal< sc_lv<32> > ref_patch_dx_23_6_9_fu_7476;
    sc_signal< sc_lv<32> > ref_patch_dx_23_7_9_fu_7480;
    sc_signal< sc_lv<32> > ref_patch_dx_23_8_9_fu_7484;
    sc_signal< sc_lv<32> > ref_patch_dx_23_9_9_fu_7488;
    sc_signal< sc_lv<32> > ref_patch_dx_23_10_10_fu_7492;
    sc_signal< sc_lv<32> > ref_patch_dx_23_11_10_fu_7496;
    sc_signal< sc_lv<32> > ref_patch_dx_23_12_10_fu_7500;
    sc_signal< sc_lv<32> > ref_patch_dx_23_13_10_fu_7504;
    sc_signal< sc_lv<32> > ref_patch_dx_23_14_10_fu_7508;
    sc_signal< sc_lv<32> > ref_patch_dx_23_15_10_fu_7512;
    sc_signal< sc_lv<32> > ref_patch_dx_23_16_10_fu_7516;
    sc_signal< sc_lv<32> > ref_patch_dx_23_17_10_fu_7520;
    sc_signal< sc_lv<32> > ref_patch_dx_23_18_10_fu_7524;
    sc_signal< sc_lv<32> > ref_patch_dx_23_19_10_fu_7528;
    sc_signal< sc_lv<32> > ref_patch_dx_23_20_10_fu_7532;
    sc_signal< sc_lv<32> > ref_patch_dx_23_21_10_fu_7536;
    sc_signal< sc_lv<32> > ref_patch_dx_23_22_10_fu_7540;
    sc_signal< sc_lv<32> > ref_patch_dx_23_23_10_fu_7544;
    sc_signal< sc_lv<32> > ref_patch_dx_23_24_10_fu_7548;
    sc_signal< sc_lv<32> > ref_patch_dx_23_25_10_fu_7552;
    sc_signal< sc_lv<32> > ref_patch_dx_23_26_10_fu_7556;
    sc_signal< sc_lv<32> > ref_patch_dx_23_27_10_fu_7560;
    sc_signal< sc_lv<32> > ref_patch_dx_23_28_10_fu_7564;
    sc_signal< sc_lv<32> > ref_patch_dx_23_29_10_fu_7568;
    sc_signal< sc_lv<32> > ref_patch_dx_23_30_10_fu_7572;
    sc_signal< sc_lv<32> > ref_patch_dx_23_31_10_fu_7576;
    sc_signal< sc_lv<32> > ref_patch_dx_23_32_10_fu_7580;
    sc_signal< sc_lv<32> > ref_patch_dx_23_33_10_fu_7584;
    sc_signal< sc_lv<32> > ref_patch_dx_23_34_10_fu_7588;
    sc_signal< sc_lv<32> > ref_patch_dx_23_35_10_fu_7592;
    sc_signal< sc_lv<32> > ref_patch_dx_23_36_10_fu_7596;
    sc_signal< sc_lv<32> > ref_patch_dx_23_37_10_fu_7600;
    sc_signal< sc_lv<32> > ref_patch_dx_23_38_10_fu_7604;
    sc_signal< sc_lv<32> > ref_patch_dx_23_39_10_fu_7608;
    sc_signal< sc_lv<32> > ref_patch_dx_23_40_10_fu_7612;
    sc_signal< sc_lv<32> > ref_patch_dx_23_41_10_fu_7616;
    sc_signal< sc_lv<32> > ref_patch_dx_23_42_10_fu_7620;
    sc_signal< sc_lv<32> > ref_patch_dx_23_43_10_fu_7624;
    sc_signal< sc_lv<32> > ref_patch_dx_23_44_10_fu_7628;
    sc_signal< sc_lv<32> > ref_patch_dx_23_45_10_fu_7632;
    sc_signal< sc_lv<32> > ref_patch_dx_23_46_10_fu_7636;
    sc_signal< sc_lv<32> > ref_patch_dx_23_47_10_fu_7640;
    sc_signal< sc_lv<32> > ref_patch_dx_23_48_10_fu_7644;
    sc_signal< sc_lv<32> > ref_patch_dx_23_49_10_fu_7648;
    sc_signal< sc_lv<32> > ref_patch_dx_23_50_10_fu_7652;
    sc_signal< sc_lv<32> > ref_patch_dx_23_51_10_fu_7656;
    sc_signal< sc_lv<32> > ref_patch_dx_23_52_10_fu_7660;
    sc_signal< sc_lv<32> > ref_patch_dx_23_53_10_fu_7664;
    sc_signal< sc_lv<32> > ref_patch_dx_23_54_10_fu_7668;
    sc_signal< sc_lv<32> > ref_patch_dx_23_55_10_fu_7672;
    sc_signal< sc_lv<32> > ref_patch_dx_23_56_10_fu_7676;
    sc_signal< sc_lv<32> > ref_patch_dx_23_57_10_fu_7680;
    sc_signal< sc_lv<32> > ref_patch_dx_23_58_10_fu_7684;
    sc_signal< sc_lv<32> > ref_patch_dx_23_59_10_fu_7688;
    sc_signal< sc_lv<32> > ref_patch_dx_23_60_10_fu_7692;
    sc_signal< sc_lv<32> > ref_patch_dx_23_61_10_fu_7696;
    sc_signal< sc_lv<32> > ref_patch_dx_23_62_10_fu_7700;
    sc_signal< sc_lv<32> > ref_patch_dx_23_63_10_fu_7704;
    sc_signal< sc_lv<32> > ref_patch_dx_23_0_10_fu_7708;
    sc_signal< sc_lv<32> > ref_patch_dx_23_1_10_fu_7712;
    sc_signal< sc_lv<32> > ref_patch_dx_23_2_10_fu_7716;
    sc_signal< sc_lv<32> > ref_patch_dx_23_3_10_fu_7720;
    sc_signal< sc_lv<32> > ref_patch_dx_23_4_10_fu_7724;
    sc_signal< sc_lv<32> > ref_patch_dx_23_5_10_fu_7728;
    sc_signal< sc_lv<32> > ref_patch_dx_23_6_10_fu_7732;
    sc_signal< sc_lv<32> > ref_patch_dx_23_7_10_fu_7736;
    sc_signal< sc_lv<32> > ref_patch_dx_23_8_10_fu_7740;
    sc_signal< sc_lv<32> > ref_patch_dx_23_9_10_fu_7744;
    sc_signal< sc_lv<32> > ref_patch_dx_23_10_11_fu_7748;
    sc_signal< sc_lv<32> > ref_patch_dx_23_11_11_fu_7752;
    sc_signal< sc_lv<32> > ref_patch_dx_23_12_11_fu_7756;
    sc_signal< sc_lv<32> > ref_patch_dx_23_13_11_fu_7760;
    sc_signal< sc_lv<32> > ref_patch_dx_23_14_11_fu_7764;
    sc_signal< sc_lv<32> > ref_patch_dx_23_15_11_fu_7768;
    sc_signal< sc_lv<32> > ref_patch_dx_23_16_11_fu_7772;
    sc_signal< sc_lv<32> > ref_patch_dx_23_17_11_fu_7776;
    sc_signal< sc_lv<32> > ref_patch_dx_23_18_11_fu_7780;
    sc_signal< sc_lv<32> > ref_patch_dx_23_19_11_fu_7784;
    sc_signal< sc_lv<32> > ref_patch_dx_23_20_11_fu_7788;
    sc_signal< sc_lv<32> > ref_patch_dx_23_21_11_fu_7792;
    sc_signal< sc_lv<32> > ref_patch_dx_23_22_11_fu_7796;
    sc_signal< sc_lv<32> > ref_patch_dx_23_23_11_fu_7800;
    sc_signal< sc_lv<32> > ref_patch_dx_23_24_11_fu_7804;
    sc_signal< sc_lv<32> > ref_patch_dx_23_25_11_fu_7808;
    sc_signal< sc_lv<32> > ref_patch_dx_23_26_11_fu_7812;
    sc_signal< sc_lv<32> > ref_patch_dx_23_27_11_fu_7816;
    sc_signal< sc_lv<32> > ref_patch_dx_23_28_11_fu_7820;
    sc_signal< sc_lv<32> > ref_patch_dx_23_29_11_fu_7824;
    sc_signal< sc_lv<32> > ref_patch_dx_23_30_11_fu_7828;
    sc_signal< sc_lv<32> > ref_patch_dx_23_31_11_fu_7832;
    sc_signal< sc_lv<32> > ref_patch_dx_23_32_11_fu_7836;
    sc_signal< sc_lv<32> > ref_patch_dx_23_33_11_fu_7840;
    sc_signal< sc_lv<32> > ref_patch_dx_23_34_11_fu_7844;
    sc_signal< sc_lv<32> > ref_patch_dx_23_35_11_fu_7848;
    sc_signal< sc_lv<32> > ref_patch_dx_23_36_11_fu_7852;
    sc_signal< sc_lv<32> > ref_patch_dx_23_37_11_fu_7856;
    sc_signal< sc_lv<32> > ref_patch_dx_23_38_11_fu_7860;
    sc_signal< sc_lv<32> > ref_patch_dx_23_39_11_fu_7864;
    sc_signal< sc_lv<32> > ref_patch_dx_23_40_11_fu_7868;
    sc_signal< sc_lv<32> > ref_patch_dx_23_41_11_fu_7872;
    sc_signal< sc_lv<32> > ref_patch_dx_23_42_11_fu_7876;
    sc_signal< sc_lv<32> > ref_patch_dx_23_43_11_fu_7880;
    sc_signal< sc_lv<32> > ref_patch_dx_23_44_11_fu_7884;
    sc_signal< sc_lv<32> > ref_patch_dx_23_45_11_fu_7888;
    sc_signal< sc_lv<32> > ref_patch_dx_23_46_11_fu_7892;
    sc_signal< sc_lv<32> > ref_patch_dx_23_47_11_fu_7896;
    sc_signal< sc_lv<32> > ref_patch_dx_23_48_11_fu_7900;
    sc_signal< sc_lv<32> > ref_patch_dx_23_49_11_fu_7904;
    sc_signal< sc_lv<32> > ref_patch_dx_23_50_11_fu_7908;
    sc_signal< sc_lv<32> > ref_patch_dx_23_51_11_fu_7912;
    sc_signal< sc_lv<32> > ref_patch_dx_23_52_11_fu_7916;
    sc_signal< sc_lv<32> > ref_patch_dx_23_53_11_fu_7920;
    sc_signal< sc_lv<32> > ref_patch_dx_23_54_11_fu_7924;
    sc_signal< sc_lv<32> > ref_patch_dx_23_55_11_fu_7928;
    sc_signal< sc_lv<32> > ref_patch_dx_23_56_11_fu_7932;
    sc_signal< sc_lv<32> > ref_patch_dx_23_57_11_fu_7936;
    sc_signal< sc_lv<32> > ref_patch_dx_23_58_11_fu_7940;
    sc_signal< sc_lv<32> > ref_patch_dx_23_59_11_fu_7944;
    sc_signal< sc_lv<32> > ref_patch_dx_23_60_11_fu_7948;
    sc_signal< sc_lv<32> > ref_patch_dx_23_61_11_fu_7952;
    sc_signal< sc_lv<32> > ref_patch_dx_23_62_11_fu_7956;
    sc_signal< sc_lv<32> > ref_patch_dx_23_63_11_fu_7960;
    sc_signal< sc_lv<32> > ref_patch_dx_23_0_11_fu_7964;
    sc_signal< sc_lv<32> > ref_patch_dx_23_1_11_fu_7968;
    sc_signal< sc_lv<32> > ref_patch_dx_23_2_11_fu_7972;
    sc_signal< sc_lv<32> > ref_patch_dx_23_3_11_fu_7976;
    sc_signal< sc_lv<32> > ref_patch_dx_23_4_11_fu_7980;
    sc_signal< sc_lv<32> > ref_patch_dx_23_5_11_fu_7984;
    sc_signal< sc_lv<32> > ref_patch_dx_23_6_11_fu_7988;
    sc_signal< sc_lv<32> > ref_patch_dx_23_7_11_fu_7992;
    sc_signal< sc_lv<32> > ref_patch_dx_23_8_11_fu_7996;
    sc_signal< sc_lv<32> > ref_patch_dx_23_9_11_fu_8000;
    sc_signal< sc_lv<32> > ref_patch_dx_23_10_12_fu_8004;
    sc_signal< sc_lv<32> > ref_patch_dx_23_11_12_fu_8008;
    sc_signal< sc_lv<32> > ref_patch_dx_23_12_12_fu_8012;
    sc_signal< sc_lv<32> > ref_patch_dx_23_13_12_fu_8016;
    sc_signal< sc_lv<32> > ref_patch_dx_23_14_12_fu_8020;
    sc_signal< sc_lv<32> > ref_patch_dx_23_15_12_fu_8024;
    sc_signal< sc_lv<32> > ref_patch_dx_23_16_12_fu_8028;
    sc_signal< sc_lv<32> > ref_patch_dx_23_17_12_fu_8032;
    sc_signal< sc_lv<32> > ref_patch_dx_23_18_12_fu_8036;
    sc_signal< sc_lv<32> > ref_patch_dx_23_19_12_fu_8040;
    sc_signal< sc_lv<32> > ref_patch_dx_23_20_12_fu_8044;
    sc_signal< sc_lv<32> > ref_patch_dx_23_21_12_fu_8048;
    sc_signal< sc_lv<32> > ref_patch_dx_23_22_12_fu_8052;
    sc_signal< sc_lv<32> > ref_patch_dx_23_23_12_fu_8056;
    sc_signal< sc_lv<32> > ref_patch_dx_23_24_12_fu_8060;
    sc_signal< sc_lv<32> > ref_patch_dx_23_25_12_fu_8064;
    sc_signal< sc_lv<32> > ref_patch_dx_23_26_12_fu_8068;
    sc_signal< sc_lv<32> > ref_patch_dx_23_27_12_fu_8072;
    sc_signal< sc_lv<32> > ref_patch_dx_23_28_12_fu_8076;
    sc_signal< sc_lv<32> > ref_patch_dx_23_29_12_fu_8080;
    sc_signal< sc_lv<32> > ref_patch_dx_23_30_12_fu_8084;
    sc_signal< sc_lv<32> > ref_patch_dx_23_31_12_fu_8088;
    sc_signal< sc_lv<32> > ref_patch_dx_23_32_12_fu_8092;
    sc_signal< sc_lv<32> > ref_patch_dx_23_33_12_fu_8096;
    sc_signal< sc_lv<32> > ref_patch_dx_23_34_12_fu_8100;
    sc_signal< sc_lv<32> > ref_patch_dx_23_35_12_fu_8104;
    sc_signal< sc_lv<32> > ref_patch_dx_23_36_12_fu_8108;
    sc_signal< sc_lv<32> > ref_patch_dx_23_37_12_fu_8112;
    sc_signal< sc_lv<32> > ref_patch_dx_23_38_12_fu_8116;
    sc_signal< sc_lv<32> > ref_patch_dx_23_39_12_fu_8120;
    sc_signal< sc_lv<32> > ref_patch_dx_23_40_12_fu_8124;
    sc_signal< sc_lv<32> > ref_patch_dx_23_41_12_fu_8128;
    sc_signal< sc_lv<32> > ref_patch_dx_23_42_12_fu_8132;
    sc_signal< sc_lv<32> > ref_patch_dx_23_43_12_fu_8136;
    sc_signal< sc_lv<32> > ref_patch_dx_23_44_12_fu_8140;
    sc_signal< sc_lv<32> > ref_patch_dx_23_45_12_fu_8144;
    sc_signal< sc_lv<32> > ref_patch_dx_23_46_12_fu_8148;
    sc_signal< sc_lv<32> > ref_patch_dx_23_47_12_fu_8152;
    sc_signal< sc_lv<32> > ref_patch_dx_23_48_12_fu_8156;
    sc_signal< sc_lv<32> > ref_patch_dx_23_49_12_fu_8160;
    sc_signal< sc_lv<32> > ref_patch_dx_23_50_12_fu_8164;
    sc_signal< sc_lv<32> > ref_patch_dx_23_51_12_fu_8168;
    sc_signal< sc_lv<32> > ref_patch_dx_23_52_12_fu_8172;
    sc_signal< sc_lv<32> > ref_patch_dx_23_53_12_fu_8176;
    sc_signal< sc_lv<32> > ref_patch_dx_23_54_12_fu_8180;
    sc_signal< sc_lv<32> > ref_patch_dx_23_55_12_fu_8184;
    sc_signal< sc_lv<32> > ref_patch_dx_23_56_12_fu_8188;
    sc_signal< sc_lv<32> > ref_patch_dx_23_57_12_fu_8192;
    sc_signal< sc_lv<32> > ref_patch_dx_23_58_12_fu_8196;
    sc_signal< sc_lv<32> > ref_patch_dx_23_59_12_fu_8200;
    sc_signal< sc_lv<32> > ref_patch_dx_23_60_12_fu_8204;
    sc_signal< sc_lv<32> > ref_patch_dx_23_61_12_fu_8208;
    sc_signal< sc_lv<32> > ref_patch_dx_23_62_12_fu_8212;
    sc_signal< sc_lv<32> > ref_patch_dx_23_63_12_fu_8216;
    sc_signal< sc_lv<32> > ref_patch_dx_23_0_12_fu_8220;
    sc_signal< sc_lv<32> > ref_patch_dx_23_1_12_fu_8224;
    sc_signal< sc_lv<32> > ref_patch_dx_23_2_12_fu_8228;
    sc_signal< sc_lv<32> > ref_patch_dx_23_3_12_fu_8232;
    sc_signal< sc_lv<32> > ref_patch_dx_23_4_12_fu_8236;
    sc_signal< sc_lv<32> > ref_patch_dx_23_5_12_fu_8240;
    sc_signal< sc_lv<32> > ref_patch_dx_23_6_12_fu_8244;
    sc_signal< sc_lv<32> > ref_patch_dx_23_7_12_fu_8248;
    sc_signal< sc_lv<32> > ref_patch_dx_23_8_12_fu_8252;
    sc_signal< sc_lv<32> > ref_patch_dx_23_9_12_fu_8256;
    sc_signal< sc_lv<32> > ref_patch_dx_23_10_13_fu_8260;
    sc_signal< sc_lv<32> > ref_patch_dx_23_11_13_fu_8264;
    sc_signal< sc_lv<32> > ref_patch_dx_23_12_13_fu_8268;
    sc_signal< sc_lv<32> > ref_patch_dx_23_13_13_fu_8272;
    sc_signal< sc_lv<32> > ref_patch_dx_23_14_13_fu_8276;
    sc_signal< sc_lv<32> > ref_patch_dx_23_15_13_fu_8280;
    sc_signal< sc_lv<32> > ref_patch_dx_23_16_13_fu_8284;
    sc_signal< sc_lv<32> > ref_patch_dx_23_17_13_fu_8288;
    sc_signal< sc_lv<32> > ref_patch_dx_23_18_13_fu_8292;
    sc_signal< sc_lv<32> > ref_patch_dx_23_19_13_fu_8296;
    sc_signal< sc_lv<32> > ref_patch_dx_23_20_13_fu_8300;
    sc_signal< sc_lv<32> > ref_patch_dx_23_21_13_fu_8304;
    sc_signal< sc_lv<32> > ref_patch_dx_23_22_13_fu_8308;
    sc_signal< sc_lv<32> > ref_patch_dx_23_23_13_fu_8312;
    sc_signal< sc_lv<32> > ref_patch_dx_23_24_13_fu_8316;
    sc_signal< sc_lv<32> > ref_patch_dx_23_25_13_fu_8320;
    sc_signal< sc_lv<32> > ref_patch_dx_23_26_13_fu_8324;
    sc_signal< sc_lv<32> > ref_patch_dx_23_27_13_fu_8328;
    sc_signal< sc_lv<32> > ref_patch_dx_23_28_13_fu_8332;
    sc_signal< sc_lv<32> > ref_patch_dx_23_29_13_fu_8336;
    sc_signal< sc_lv<32> > ref_patch_dx_23_30_13_fu_8340;
    sc_signal< sc_lv<32> > ref_patch_dx_23_31_13_fu_8344;
    sc_signal< sc_lv<32> > ref_patch_dx_23_32_13_fu_8348;
    sc_signal< sc_lv<32> > ref_patch_dx_23_33_13_fu_8352;
    sc_signal< sc_lv<32> > ref_patch_dx_23_34_13_fu_8356;
    sc_signal< sc_lv<32> > ref_patch_dx_23_35_13_fu_8360;
    sc_signal< sc_lv<32> > ref_patch_dx_23_36_13_fu_8364;
    sc_signal< sc_lv<32> > ref_patch_dx_23_37_13_fu_8368;
    sc_signal< sc_lv<32> > ref_patch_dx_23_38_13_fu_8372;
    sc_signal< sc_lv<32> > ref_patch_dx_23_39_13_fu_8376;
    sc_signal< sc_lv<32> > ref_patch_dx_23_40_13_fu_8380;
    sc_signal< sc_lv<32> > ref_patch_dx_23_41_13_fu_8384;
    sc_signal< sc_lv<32> > ref_patch_dx_23_42_13_fu_8388;
    sc_signal< sc_lv<32> > ref_patch_dx_23_43_13_fu_8392;
    sc_signal< sc_lv<32> > ref_patch_dx_23_44_13_fu_8396;
    sc_signal< sc_lv<32> > ref_patch_dx_23_45_13_fu_8400;
    sc_signal< sc_lv<32> > ref_patch_dx_23_46_13_fu_8404;
    sc_signal< sc_lv<32> > ref_patch_dx_23_47_13_fu_8408;
    sc_signal< sc_lv<32> > ref_patch_dx_23_48_13_fu_8412;
    sc_signal< sc_lv<32> > ref_patch_dx_23_49_13_fu_8416;
    sc_signal< sc_lv<32> > ref_patch_dx_23_50_13_fu_8420;
    sc_signal< sc_lv<32> > ref_patch_dx_23_51_13_fu_8424;
    sc_signal< sc_lv<32> > ref_patch_dx_23_52_13_fu_8428;
    sc_signal< sc_lv<32> > ref_patch_dx_23_53_13_fu_8432;
    sc_signal< sc_lv<32> > ref_patch_dx_23_54_13_fu_8436;
    sc_signal< sc_lv<32> > ref_patch_dx_23_55_13_fu_8440;
    sc_signal< sc_lv<32> > ref_patch_dx_23_56_13_fu_8444;
    sc_signal< sc_lv<32> > ref_patch_dx_23_57_13_fu_8448;
    sc_signal< sc_lv<32> > ref_patch_dx_23_58_13_fu_8452;
    sc_signal< sc_lv<32> > ref_patch_dx_23_59_13_fu_8456;
    sc_signal< sc_lv<32> > ref_patch_dx_23_60_13_fu_8460;
    sc_signal< sc_lv<32> > ref_patch_dx_23_61_13_fu_8464;
    sc_signal< sc_lv<32> > ref_patch_dx_23_62_13_fu_8468;
    sc_signal< sc_lv<32> > ref_patch_dx_23_63_13_fu_8472;
    sc_signal< sc_lv<32> > ref_patch_dx_23_0_13_fu_8476;
    sc_signal< sc_lv<32> > ref_patch_dx_23_1_13_fu_8480;
    sc_signal< sc_lv<32> > ref_patch_dx_23_2_13_fu_8484;
    sc_signal< sc_lv<32> > ref_patch_dx_23_3_13_fu_8488;
    sc_signal< sc_lv<32> > ref_patch_dx_23_4_13_fu_8492;
    sc_signal< sc_lv<32> > ref_patch_dx_23_5_13_fu_8496;
    sc_signal< sc_lv<32> > ref_patch_dx_23_6_13_fu_8500;
    sc_signal< sc_lv<32> > ref_patch_dx_23_7_13_fu_8504;
    sc_signal< sc_lv<32> > ref_patch_dx_23_8_13_fu_8508;
    sc_signal< sc_lv<32> > ref_patch_dx_23_9_13_fu_8512;
    sc_signal< sc_lv<32> > ref_patch_dx_23_10_14_fu_8516;
    sc_signal< sc_lv<32> > ref_patch_dx_23_11_14_fu_8520;
    sc_signal< sc_lv<32> > ref_patch_dx_23_12_14_fu_8524;
    sc_signal< sc_lv<32> > ref_patch_dx_23_13_14_fu_8528;
    sc_signal< sc_lv<32> > ref_patch_dx_23_14_14_fu_8532;
    sc_signal< sc_lv<32> > ref_patch_dx_23_15_14_fu_8536;
    sc_signal< sc_lv<32> > ref_patch_dx_23_16_14_fu_8540;
    sc_signal< sc_lv<32> > ref_patch_dx_23_17_14_fu_8544;
    sc_signal< sc_lv<32> > ref_patch_dx_23_18_14_fu_8548;
    sc_signal< sc_lv<32> > ref_patch_dx_23_19_14_fu_8552;
    sc_signal< sc_lv<32> > ref_patch_dx_23_20_14_fu_8556;
    sc_signal< sc_lv<32> > ref_patch_dx_23_21_14_fu_8560;
    sc_signal< sc_lv<32> > ref_patch_dx_23_22_14_fu_8564;
    sc_signal< sc_lv<32> > ref_patch_dx_23_23_14_fu_8568;
    sc_signal< sc_lv<32> > ref_patch_dx_23_24_14_fu_8572;
    sc_signal< sc_lv<32> > ref_patch_dx_23_25_14_fu_8576;
    sc_signal< sc_lv<32> > ref_patch_dx_23_26_14_fu_8580;
    sc_signal< sc_lv<32> > ref_patch_dx_23_27_14_fu_8584;
    sc_signal< sc_lv<32> > ref_patch_dx_23_28_14_fu_8588;
    sc_signal< sc_lv<32> > ref_patch_dx_23_29_14_fu_8592;
    sc_signal< sc_lv<32> > ref_patch_dx_23_30_14_fu_8596;
    sc_signal< sc_lv<32> > ref_patch_dx_23_31_14_fu_8600;
    sc_signal< sc_lv<32> > ref_patch_dx_23_32_14_fu_8604;
    sc_signal< sc_lv<32> > ref_patch_dx_23_33_14_fu_8608;
    sc_signal< sc_lv<32> > ref_patch_dx_23_34_14_fu_8612;
    sc_signal< sc_lv<32> > ref_patch_dx_23_35_14_fu_8616;
    sc_signal< sc_lv<32> > ref_patch_dx_23_36_14_fu_8620;
    sc_signal< sc_lv<32> > ref_patch_dx_23_37_14_fu_8624;
    sc_signal< sc_lv<32> > ref_patch_dx_23_38_14_fu_8628;
    sc_signal< sc_lv<32> > ref_patch_dx_23_39_14_fu_8632;
    sc_signal< sc_lv<32> > ref_patch_dx_23_40_14_fu_8636;
    sc_signal< sc_lv<32> > ref_patch_dx_23_41_14_fu_8640;
    sc_signal< sc_lv<32> > ref_patch_dx_23_42_14_fu_8644;
    sc_signal< sc_lv<32> > ref_patch_dx_23_43_14_fu_8648;
    sc_signal< sc_lv<32> > ref_patch_dx_23_44_14_fu_8652;
    sc_signal< sc_lv<32> > ref_patch_dx_23_45_14_fu_8656;
    sc_signal< sc_lv<32> > ref_patch_dx_23_46_14_fu_8660;
    sc_signal< sc_lv<32> > ref_patch_dx_23_47_14_fu_8664;
    sc_signal< sc_lv<32> > ref_patch_dx_23_48_14_fu_8668;
    sc_signal< sc_lv<32> > ref_patch_dx_23_49_14_fu_8672;
    sc_signal< sc_lv<32> > ref_patch_dx_23_50_14_fu_8676;
    sc_signal< sc_lv<32> > ref_patch_dx_23_51_14_fu_8680;
    sc_signal< sc_lv<32> > ref_patch_dx_23_52_14_fu_8684;
    sc_signal< sc_lv<32> > ref_patch_dx_23_53_14_fu_8688;
    sc_signal< sc_lv<32> > ref_patch_dx_23_54_14_fu_8692;
    sc_signal< sc_lv<32> > ref_patch_dx_23_55_14_fu_8696;
    sc_signal< sc_lv<32> > ref_patch_dx_23_56_14_fu_8700;
    sc_signal< sc_lv<32> > ref_patch_dx_23_57_14_fu_8704;
    sc_signal< sc_lv<32> > ref_patch_dx_23_58_14_fu_8708;
    sc_signal< sc_lv<32> > ref_patch_dx_23_59_14_fu_8712;
    sc_signal< sc_lv<32> > ref_patch_dx_23_60_14_fu_8716;
    sc_signal< sc_lv<32> > ref_patch_dx_23_61_14_fu_8720;
    sc_signal< sc_lv<32> > ref_patch_dx_23_62_14_fu_8724;
    sc_signal< sc_lv<32> > ref_patch_dx_23_63_14_fu_8728;
    sc_signal< sc_lv<32> > ref_patch_dx_23_0_14_fu_8732;
    sc_signal< sc_lv<32> > ref_patch_dx_23_1_14_fu_8736;
    sc_signal< sc_lv<32> > ref_patch_dx_23_2_14_fu_8740;
    sc_signal< sc_lv<32> > ref_patch_dx_23_3_14_fu_8744;
    sc_signal< sc_lv<32> > ref_patch_dx_23_4_14_fu_8748;
    sc_signal< sc_lv<32> > ref_patch_dx_23_5_14_fu_8752;
    sc_signal< sc_lv<32> > ref_patch_dx_23_6_14_fu_8756;
    sc_signal< sc_lv<32> > ref_patch_dx_23_7_14_fu_8760;
    sc_signal< sc_lv<32> > ref_patch_dx_23_8_14_fu_8764;
    sc_signal< sc_lv<32> > ref_patch_dx_23_9_14_fu_8768;
    sc_signal< sc_lv<32> > ref_patch_dx_23_10_15_fu_8772;
    sc_signal< sc_lv<32> > ref_patch_dx_23_11_15_fu_8776;
    sc_signal< sc_lv<32> > ref_patch_dx_23_12_15_fu_8780;
    sc_signal< sc_lv<32> > ref_patch_dx_23_13_15_fu_8784;
    sc_signal< sc_lv<32> > ref_patch_dx_23_14_15_fu_8788;
    sc_signal< sc_lv<32> > ref_patch_dx_23_15_15_fu_8792;
    sc_signal< sc_lv<32> > ref_patch_dx_23_16_15_fu_8796;
    sc_signal< sc_lv<32> > ref_patch_dx_23_17_15_fu_8800;
    sc_signal< sc_lv<32> > ref_patch_dx_23_18_15_fu_8804;
    sc_signal< sc_lv<32> > ref_patch_dx_23_19_15_fu_8808;
    sc_signal< sc_lv<32> > ref_patch_dx_23_20_15_fu_8812;
    sc_signal< sc_lv<32> > ref_patch_dx_23_21_15_fu_8816;
    sc_signal< sc_lv<32> > ref_patch_dx_23_22_15_fu_8820;
    sc_signal< sc_lv<32> > ref_patch_dx_23_23_15_fu_8824;
    sc_signal< sc_lv<32> > ref_patch_dx_23_24_15_fu_8828;
    sc_signal< sc_lv<32> > ref_patch_dx_23_25_15_fu_8832;
    sc_signal< sc_lv<32> > ref_patch_dx_23_26_15_fu_8836;
    sc_signal< sc_lv<32> > ref_patch_dx_23_27_15_fu_8840;
    sc_signal< sc_lv<32> > ref_patch_dx_23_28_15_fu_8844;
    sc_signal< sc_lv<32> > ref_patch_dx_23_29_15_fu_8848;
    sc_signal< sc_lv<32> > ref_patch_dx_23_30_15_fu_8852;
    sc_signal< sc_lv<32> > ref_patch_dx_23_31_15_fu_8856;
    sc_signal< sc_lv<32> > ref_patch_dx_23_32_15_fu_8860;
    sc_signal< sc_lv<32> > ref_patch_dx_23_33_15_fu_8864;
    sc_signal< sc_lv<32> > ref_patch_dx_23_34_15_fu_8868;
    sc_signal< sc_lv<32> > ref_patch_dx_23_35_15_fu_8872;
    sc_signal< sc_lv<32> > ref_patch_dx_23_36_15_fu_8876;
    sc_signal< sc_lv<32> > ref_patch_dx_23_37_15_fu_8880;
    sc_signal< sc_lv<32> > ref_patch_dx_23_38_15_fu_8884;
    sc_signal< sc_lv<32> > ref_patch_dx_23_39_15_fu_8888;
    sc_signal< sc_lv<32> > ref_patch_dx_23_40_15_fu_8892;
    sc_signal< sc_lv<32> > ref_patch_dx_23_41_15_fu_8896;
    sc_signal< sc_lv<32> > ref_patch_dx_23_42_15_fu_8900;
    sc_signal< sc_lv<32> > ref_patch_dx_23_43_15_fu_8904;
    sc_signal< sc_lv<32> > ref_patch_dx_23_44_15_fu_8908;
    sc_signal< sc_lv<32> > ref_patch_dx_23_45_15_fu_8912;
    sc_signal< sc_lv<32> > ref_patch_dx_23_46_15_fu_8916;
    sc_signal< sc_lv<32> > ref_patch_dx_23_47_15_fu_8920;
    sc_signal< sc_lv<32> > ref_patch_dx_23_48_15_fu_8924;
    sc_signal< sc_lv<32> > ref_patch_dx_23_49_15_fu_8928;
    sc_signal< sc_lv<32> > ref_patch_dx_23_50_15_fu_8932;
    sc_signal< sc_lv<32> > ref_patch_dx_23_51_15_fu_8936;
    sc_signal< sc_lv<32> > ref_patch_dx_23_52_15_fu_8940;
    sc_signal< sc_lv<32> > ref_patch_dx_23_53_15_fu_8944;
    sc_signal< sc_lv<32> > ref_patch_dx_23_54_15_fu_8948;
    sc_signal< sc_lv<32> > ref_patch_dx_23_55_15_fu_8952;
    sc_signal< sc_lv<32> > ref_patch_dx_23_56_15_fu_8956;
    sc_signal< sc_lv<32> > ref_patch_dx_23_57_15_fu_8960;
    sc_signal< sc_lv<32> > ref_patch_dx_23_58_15_fu_8964;
    sc_signal< sc_lv<32> > ref_patch_dx_23_59_15_fu_8968;
    sc_signal< sc_lv<32> > ref_patch_dx_23_60_15_fu_8972;
    sc_signal< sc_lv<32> > ref_patch_dx_23_61_15_fu_8976;
    sc_signal< sc_lv<32> > ref_patch_dx_23_62_15_fu_8980;
    sc_signal< sc_lv<32> > ref_patch_dx_23_63_15_fu_8984;
    sc_signal< sc_lv<32> > ref_patch_dx_23_0_15_fu_8988;
    sc_signal< sc_lv<32> > ref_patch_dx_23_1_15_fu_8992;
    sc_signal< sc_lv<32> > ref_patch_dx_23_2_15_fu_8996;
    sc_signal< sc_lv<32> > ref_patch_dx_23_3_15_fu_9000;
    sc_signal< sc_lv<32> > ref_patch_dx_23_4_15_fu_9004;
    sc_signal< sc_lv<32> > ref_patch_dx_23_5_15_fu_9008;
    sc_signal< sc_lv<32> > ref_patch_dx_23_6_15_fu_9012;
    sc_signal< sc_lv<32> > ref_patch_dx_23_7_15_fu_9016;
    sc_signal< sc_lv<32> > ref_patch_dx_23_8_15_fu_9020;
    sc_signal< sc_lv<32> > ref_patch_dx_23_9_15_fu_9024;
    sc_signal< sc_lv<32> > ref_patch_dx_23_10_16_fu_9028;
    sc_signal< sc_lv<32> > ref_patch_dx_23_11_16_fu_9032;
    sc_signal< sc_lv<32> > ref_patch_dx_23_12_16_fu_9036;
    sc_signal< sc_lv<32> > ref_patch_dx_23_13_16_fu_9040;
    sc_signal< sc_lv<32> > ref_patch_dx_23_14_16_fu_9044;
    sc_signal< sc_lv<32> > ref_patch_dx_23_15_16_fu_9048;
    sc_signal< sc_lv<32> > ref_patch_dx_23_16_16_fu_9052;
    sc_signal< sc_lv<32> > ref_patch_dx_23_17_16_fu_9056;
    sc_signal< sc_lv<32> > ref_patch_dx_23_18_16_fu_9060;
    sc_signal< sc_lv<32> > ref_patch_dx_23_19_16_fu_9064;
    sc_signal< sc_lv<32> > ref_patch_dx_23_20_16_fu_9068;
    sc_signal< sc_lv<32> > ref_patch_dx_23_21_16_fu_9072;
    sc_signal< sc_lv<32> > ref_patch_dx_23_22_16_fu_9076;
    sc_signal< sc_lv<32> > ref_patch_dx_23_23_16_fu_9080;
    sc_signal< sc_lv<32> > ref_patch_dx_23_24_16_fu_9084;
    sc_signal< sc_lv<32> > ref_patch_dx_23_25_16_fu_9088;
    sc_signal< sc_lv<32> > ref_patch_dx_23_26_16_fu_9092;
    sc_signal< sc_lv<32> > ref_patch_dx_23_27_16_fu_9096;
    sc_signal< sc_lv<32> > ref_patch_dx_23_28_16_fu_9100;
    sc_signal< sc_lv<32> > ref_patch_dx_23_29_16_fu_9104;
    sc_signal< sc_lv<32> > ref_patch_dx_23_30_16_fu_9108;
    sc_signal< sc_lv<32> > ref_patch_dx_23_31_16_fu_9112;
    sc_signal< sc_lv<32> > ref_patch_dx_23_32_16_fu_9116;
    sc_signal< sc_lv<32> > ref_patch_dx_23_33_16_fu_9120;
    sc_signal< sc_lv<32> > ref_patch_dx_23_34_16_fu_9124;
    sc_signal< sc_lv<32> > ref_patch_dx_23_35_16_fu_9128;
    sc_signal< sc_lv<32> > ref_patch_dx_23_36_16_fu_9132;
    sc_signal< sc_lv<32> > ref_patch_dx_23_37_16_fu_9136;
    sc_signal< sc_lv<32> > ref_patch_dx_23_38_16_fu_9140;
    sc_signal< sc_lv<32> > ref_patch_dx_23_39_16_fu_9144;
    sc_signal< sc_lv<32> > ref_patch_dx_23_40_16_fu_9148;
    sc_signal< sc_lv<32> > ref_patch_dx_23_41_16_fu_9152;
    sc_signal< sc_lv<32> > ref_patch_dx_23_42_16_fu_9156;
    sc_signal< sc_lv<32> > ref_patch_dx_23_43_16_fu_9160;
    sc_signal< sc_lv<32> > ref_patch_dx_23_44_16_fu_9164;
    sc_signal< sc_lv<32> > ref_patch_dx_23_45_16_fu_9168;
    sc_signal< sc_lv<32> > ref_patch_dx_23_46_16_fu_9172;
    sc_signal< sc_lv<32> > ref_patch_dx_23_47_16_fu_9176;
    sc_signal< sc_lv<32> > ref_patch_dx_23_48_16_fu_9180;
    sc_signal< sc_lv<32> > ref_patch_dx_23_49_16_fu_9184;
    sc_signal< sc_lv<32> > ref_patch_dx_23_50_16_fu_9188;
    sc_signal< sc_lv<32> > ref_patch_dx_23_51_16_fu_9192;
    sc_signal< sc_lv<32> > ref_patch_dx_23_52_16_fu_9196;
    sc_signal< sc_lv<32> > ref_patch_dx_23_53_16_fu_9200;
    sc_signal< sc_lv<32> > ref_patch_dx_23_54_16_fu_9204;
    sc_signal< sc_lv<32> > ref_patch_dx_23_55_16_fu_9208;
    sc_signal< sc_lv<32> > ref_patch_dx_23_56_16_fu_9212;
    sc_signal< sc_lv<32> > ref_patch_dx_23_57_16_fu_9216;
    sc_signal< sc_lv<32> > ref_patch_dx_23_58_16_fu_9220;
    sc_signal< sc_lv<32> > ref_patch_dx_23_59_16_fu_9224;
    sc_signal< sc_lv<32> > ref_patch_dx_23_60_16_fu_9228;
    sc_signal< sc_lv<32> > ref_patch_dx_23_61_16_fu_9232;
    sc_signal< sc_lv<32> > ref_patch_dx_23_62_16_fu_9236;
    sc_signal< sc_lv<32> > ref_patch_dx_23_63_16_fu_9240;
    sc_signal< sc_lv<32> > ref_patch_dx_23_0_16_fu_9244;
    sc_signal< sc_lv<32> > ref_patch_dx_23_1_16_fu_9248;
    sc_signal< sc_lv<32> > ref_patch_dx_23_2_16_fu_9252;
    sc_signal< sc_lv<32> > ref_patch_dx_23_3_16_fu_9256;
    sc_signal< sc_lv<32> > ref_patch_dx_23_4_16_fu_9260;
    sc_signal< sc_lv<32> > ref_patch_dx_23_5_16_fu_9264;
    sc_signal< sc_lv<32> > ref_patch_dx_23_6_16_fu_9268;
    sc_signal< sc_lv<32> > ref_patch_dx_23_7_16_fu_9272;
    sc_signal< sc_lv<32> > ref_patch_dx_23_8_16_fu_9276;
    sc_signal< sc_lv<32> > ref_patch_dx_23_9_16_fu_9280;
    sc_signal< sc_lv<32> > ref_patch_dx_23_10_17_fu_9284;
    sc_signal< sc_lv<32> > ref_patch_dx_23_11_17_fu_9288;
    sc_signal< sc_lv<32> > ref_patch_dx_23_12_17_fu_9292;
    sc_signal< sc_lv<32> > ref_patch_dx_23_13_17_fu_9296;
    sc_signal< sc_lv<32> > ref_patch_dx_23_14_17_fu_9300;
    sc_signal< sc_lv<32> > ref_patch_dx_23_15_17_fu_9304;
    sc_signal< sc_lv<32> > ref_patch_dx_23_16_17_fu_9308;
    sc_signal< sc_lv<32> > ref_patch_dx_23_17_17_fu_9312;
    sc_signal< sc_lv<32> > ref_patch_dx_23_18_17_fu_9316;
    sc_signal< sc_lv<32> > ref_patch_dx_23_19_17_fu_9320;
    sc_signal< sc_lv<32> > ref_patch_dx_23_20_17_fu_9324;
    sc_signal< sc_lv<32> > ref_patch_dx_23_21_17_fu_9328;
    sc_signal< sc_lv<32> > ref_patch_dx_23_22_17_fu_9332;
    sc_signal< sc_lv<32> > ref_patch_dx_23_23_17_fu_9336;
    sc_signal< sc_lv<32> > ref_patch_dx_23_24_17_fu_9340;
    sc_signal< sc_lv<32> > ref_patch_dx_23_25_17_fu_9344;
    sc_signal< sc_lv<32> > ref_patch_dx_23_26_17_fu_9348;
    sc_signal< sc_lv<32> > ref_patch_dx_23_27_17_fu_9352;
    sc_signal< sc_lv<32> > ref_patch_dx_23_28_17_fu_9356;
    sc_signal< sc_lv<32> > ref_patch_dx_23_29_17_fu_9360;
    sc_signal< sc_lv<32> > ref_patch_dx_23_30_17_fu_9364;
    sc_signal< sc_lv<32> > ref_patch_dx_23_31_17_fu_9368;
    sc_signal< sc_lv<32> > ref_patch_dx_23_32_17_fu_9372;
    sc_signal< sc_lv<32> > ref_patch_dx_23_33_17_fu_9376;
    sc_signal< sc_lv<32> > ref_patch_dx_23_34_17_fu_9380;
    sc_signal< sc_lv<32> > ref_patch_dx_23_35_17_fu_9384;
    sc_signal< sc_lv<32> > ref_patch_dx_23_36_17_fu_9388;
    sc_signal< sc_lv<32> > ref_patch_dx_23_37_17_fu_9392;
    sc_signal< sc_lv<32> > ref_patch_dx_23_38_17_fu_9396;
    sc_signal< sc_lv<32> > ref_patch_dx_23_39_17_fu_9400;
    sc_signal< sc_lv<32> > ref_patch_dx_23_40_17_fu_9404;
    sc_signal< sc_lv<32> > ref_patch_dx_23_41_17_fu_9408;
    sc_signal< sc_lv<32> > ref_patch_dx_23_42_17_fu_9412;
    sc_signal< sc_lv<32> > ref_patch_dx_23_43_17_fu_9416;
    sc_signal< sc_lv<32> > ref_patch_dx_23_44_17_fu_9420;
    sc_signal< sc_lv<32> > ref_patch_dx_23_45_17_fu_9424;
    sc_signal< sc_lv<32> > ref_patch_dx_23_46_17_fu_9428;
    sc_signal< sc_lv<32> > ref_patch_dx_23_47_17_fu_9432;
    sc_signal< sc_lv<32> > ref_patch_dx_23_48_17_fu_9436;
    sc_signal< sc_lv<32> > ref_patch_dx_23_49_17_fu_9440;
    sc_signal< sc_lv<32> > ref_patch_dx_23_50_17_fu_9444;
    sc_signal< sc_lv<32> > ref_patch_dx_23_51_17_fu_9448;
    sc_signal< sc_lv<32> > ref_patch_dx_23_52_17_fu_9452;
    sc_signal< sc_lv<32> > ref_patch_dx_23_53_17_fu_9456;
    sc_signal< sc_lv<32> > ref_patch_dx_23_54_17_fu_9460;
    sc_signal< sc_lv<32> > ref_patch_dx_23_55_17_fu_9464;
    sc_signal< sc_lv<32> > ref_patch_dx_23_56_17_fu_9468;
    sc_signal< sc_lv<32> > ref_patch_dx_23_57_17_fu_9472;
    sc_signal< sc_lv<32> > ref_patch_dx_23_58_17_fu_9476;
    sc_signal< sc_lv<32> > ref_patch_dx_23_59_17_fu_9480;
    sc_signal< sc_lv<32> > ref_patch_dx_23_60_17_fu_9484;
    sc_signal< sc_lv<32> > ref_patch_dx_23_61_17_fu_9488;
    sc_signal< sc_lv<32> > ref_patch_dx_23_62_17_fu_9492;
    sc_signal< sc_lv<32> > ref_patch_dx_23_63_17_fu_9496;
    sc_signal< sc_lv<32> > ref_patch_dx_23_0_17_fu_9500;
    sc_signal< sc_lv<32> > ref_patch_dx_23_1_17_fu_9504;
    sc_signal< sc_lv<32> > ref_patch_dx_23_2_17_fu_9508;
    sc_signal< sc_lv<32> > ref_patch_dx_23_3_17_fu_9512;
    sc_signal< sc_lv<32> > ref_patch_dx_23_4_17_fu_9516;
    sc_signal< sc_lv<32> > ref_patch_dx_23_5_17_fu_9520;
    sc_signal< sc_lv<32> > ref_patch_dx_23_6_17_fu_9524;
    sc_signal< sc_lv<32> > ref_patch_dx_23_7_17_fu_9528;
    sc_signal< sc_lv<32> > ref_patch_dx_23_8_17_fu_9532;
    sc_signal< sc_lv<32> > ref_patch_dx_23_9_17_fu_9536;
    sc_signal< sc_lv<32> > ref_patch_dx_23_10_18_fu_9540;
    sc_signal< sc_lv<32> > ref_patch_dx_23_11_18_fu_9544;
    sc_signal< sc_lv<32> > ref_patch_dx_23_12_18_fu_9548;
    sc_signal< sc_lv<32> > ref_patch_dx_23_13_18_fu_9552;
    sc_signal< sc_lv<32> > ref_patch_dx_23_14_18_fu_9556;
    sc_signal< sc_lv<32> > ref_patch_dx_23_15_18_fu_9560;
    sc_signal< sc_lv<32> > ref_patch_dx_23_16_18_fu_9564;
    sc_signal< sc_lv<32> > ref_patch_dx_23_17_18_fu_9568;
    sc_signal< sc_lv<32> > ref_patch_dx_23_18_18_fu_9572;
    sc_signal< sc_lv<32> > ref_patch_dx_23_19_18_fu_9576;
    sc_signal< sc_lv<32> > ref_patch_dx_23_20_18_fu_9580;
    sc_signal< sc_lv<32> > ref_patch_dx_23_21_18_fu_9584;
    sc_signal< sc_lv<32> > ref_patch_dx_23_22_18_fu_9588;
    sc_signal< sc_lv<32> > ref_patch_dx_23_23_18_fu_9592;
    sc_signal< sc_lv<32> > ref_patch_dx_23_24_18_fu_9596;
    sc_signal< sc_lv<32> > ref_patch_dx_23_25_18_fu_9600;
    sc_signal< sc_lv<32> > ref_patch_dx_23_26_18_fu_9604;
    sc_signal< sc_lv<32> > ref_patch_dx_23_27_18_fu_9608;
    sc_signal< sc_lv<32> > ref_patch_dx_23_28_18_fu_9612;
    sc_signal< sc_lv<32> > ref_patch_dx_23_29_18_fu_9616;
    sc_signal< sc_lv<32> > ref_patch_dx_23_30_18_fu_9620;
    sc_signal< sc_lv<32> > ref_patch_dx_23_31_18_fu_9624;
    sc_signal< sc_lv<32> > ref_patch_dx_23_32_18_fu_9628;
    sc_signal< sc_lv<32> > ref_patch_dx_23_33_18_fu_9632;
    sc_signal< sc_lv<32> > ref_patch_dx_23_34_18_fu_9636;
    sc_signal< sc_lv<32> > ref_patch_dx_23_35_18_fu_9640;
    sc_signal< sc_lv<32> > ref_patch_dx_23_36_18_fu_9644;
    sc_signal< sc_lv<32> > ref_patch_dx_23_37_18_fu_9648;
    sc_signal< sc_lv<32> > ref_patch_dx_23_38_18_fu_9652;
    sc_signal< sc_lv<32> > ref_patch_dx_23_39_18_fu_9656;
    sc_signal< sc_lv<32> > ref_patch_dx_23_40_18_fu_9660;
    sc_signal< sc_lv<32> > ref_patch_dx_23_41_18_fu_9664;
    sc_signal< sc_lv<32> > ref_patch_dx_23_42_18_fu_9668;
    sc_signal< sc_lv<32> > ref_patch_dx_23_43_18_fu_9672;
    sc_signal< sc_lv<32> > ref_patch_dx_23_44_18_fu_9676;
    sc_signal< sc_lv<32> > ref_patch_dx_23_45_18_fu_9680;
    sc_signal< sc_lv<32> > ref_patch_dx_23_46_18_fu_9684;
    sc_signal< sc_lv<32> > ref_patch_dx_23_47_18_fu_9688;
    sc_signal< sc_lv<32> > ref_patch_dx_23_48_18_fu_9692;
    sc_signal< sc_lv<32> > ref_patch_dx_23_49_18_fu_9696;
    sc_signal< sc_lv<32> > ref_patch_dx_23_50_18_fu_9700;
    sc_signal< sc_lv<32> > ref_patch_dx_23_51_18_fu_9704;
    sc_signal< sc_lv<32> > ref_patch_dx_23_52_18_fu_9708;
    sc_signal< sc_lv<32> > ref_patch_dx_23_53_18_fu_9712;
    sc_signal< sc_lv<32> > ref_patch_dx_23_54_18_fu_9716;
    sc_signal< sc_lv<32> > ref_patch_dx_23_55_18_fu_9720;
    sc_signal< sc_lv<32> > ref_patch_dx_23_56_18_fu_9724;
    sc_signal< sc_lv<32> > ref_patch_dx_23_57_18_fu_9728;
    sc_signal< sc_lv<32> > ref_patch_dx_23_58_18_fu_9732;
    sc_signal< sc_lv<32> > ref_patch_dx_23_59_18_fu_9736;
    sc_signal< sc_lv<32> > ref_patch_dx_23_60_18_fu_9740;
    sc_signal< sc_lv<32> > ref_patch_dx_23_61_18_fu_9744;
    sc_signal< sc_lv<32> > ref_patch_dx_23_62_18_fu_9748;
    sc_signal< sc_lv<32> > ref_patch_dx_23_63_18_fu_9752;
    sc_signal< sc_lv<32> > ref_patch_dx_23_0_18_fu_9756;
    sc_signal< sc_lv<32> > ref_patch_dx_23_1_18_fu_9760;
    sc_signal< sc_lv<32> > ref_patch_dx_23_2_18_fu_9764;
    sc_signal< sc_lv<32> > ref_patch_dx_23_3_18_fu_9768;
    sc_signal< sc_lv<32> > ref_patch_dx_23_4_18_fu_9772;
    sc_signal< sc_lv<32> > ref_patch_dx_23_5_18_fu_9776;
    sc_signal< sc_lv<32> > ref_patch_dx_23_6_18_fu_9780;
    sc_signal< sc_lv<32> > ref_patch_dx_23_7_18_fu_9784;
    sc_signal< sc_lv<32> > ref_patch_dx_23_8_18_fu_9788;
    sc_signal< sc_lv<32> > ref_patch_dx_23_9_18_fu_9792;
    sc_signal< sc_lv<32> > ref_patch_dx_23_10_19_fu_9796;
    sc_signal< sc_lv<32> > ref_patch_dx_23_11_19_fu_9800;
    sc_signal< sc_lv<32> > ref_patch_dx_23_12_19_fu_9804;
    sc_signal< sc_lv<32> > ref_patch_dx_23_13_19_fu_9808;
    sc_signal< sc_lv<32> > ref_patch_dx_23_14_19_fu_9812;
    sc_signal< sc_lv<32> > ref_patch_dx_23_15_19_fu_9816;
    sc_signal< sc_lv<32> > ref_patch_dx_23_16_19_fu_9820;
    sc_signal< sc_lv<32> > ref_patch_dx_23_17_19_fu_9824;
    sc_signal< sc_lv<32> > ref_patch_dx_23_18_19_fu_9828;
    sc_signal< sc_lv<32> > ref_patch_dx_23_19_19_fu_9832;
    sc_signal< sc_lv<32> > ref_patch_dx_23_20_19_fu_9836;
    sc_signal< sc_lv<32> > ref_patch_dx_23_21_19_fu_9840;
    sc_signal< sc_lv<32> > ref_patch_dx_23_22_19_fu_9844;
    sc_signal< sc_lv<32> > ref_patch_dx_23_23_19_fu_9848;
    sc_signal< sc_lv<32> > ref_patch_dx_23_24_19_fu_9852;
    sc_signal< sc_lv<32> > ref_patch_dx_23_25_19_fu_9856;
    sc_signal< sc_lv<32> > ref_patch_dx_23_26_19_fu_9860;
    sc_signal< sc_lv<32> > ref_patch_dx_23_27_19_fu_9864;
    sc_signal< sc_lv<32> > ref_patch_dx_23_28_19_fu_9868;
    sc_signal< sc_lv<32> > ref_patch_dx_23_29_19_fu_9872;
    sc_signal< sc_lv<32> > ref_patch_dx_23_30_19_fu_9876;
    sc_signal< sc_lv<32> > ref_patch_dx_23_31_19_fu_9880;
    sc_signal< sc_lv<32> > ref_patch_dx_23_32_19_fu_9884;
    sc_signal< sc_lv<32> > ref_patch_dx_23_33_19_fu_9888;
    sc_signal< sc_lv<32> > ref_patch_dx_23_34_19_fu_9892;
    sc_signal< sc_lv<32> > ref_patch_dx_23_35_19_fu_9896;
    sc_signal< sc_lv<32> > ref_patch_dx_23_36_19_fu_9900;
    sc_signal< sc_lv<32> > ref_patch_dx_23_37_19_fu_9904;
    sc_signal< sc_lv<32> > ref_patch_dx_23_38_19_fu_9908;
    sc_signal< sc_lv<32> > ref_patch_dx_23_39_19_fu_9912;
    sc_signal< sc_lv<32> > ref_patch_dx_23_40_19_fu_9916;
    sc_signal< sc_lv<32> > ref_patch_dx_23_41_19_fu_9920;
    sc_signal< sc_lv<32> > ref_patch_dx_23_42_19_fu_9924;
    sc_signal< sc_lv<32> > ref_patch_dx_23_43_19_fu_9928;
    sc_signal< sc_lv<32> > ref_patch_dx_23_44_19_fu_9932;
    sc_signal< sc_lv<32> > ref_patch_dx_23_45_19_fu_9936;
    sc_signal< sc_lv<32> > ref_patch_dx_23_46_19_fu_9940;
    sc_signal< sc_lv<32> > ref_patch_dx_23_47_19_fu_9944;
    sc_signal< sc_lv<32> > ref_patch_dx_23_48_19_fu_9948;
    sc_signal< sc_lv<32> > ref_patch_dx_23_49_19_fu_9952;
    sc_signal< sc_lv<32> > ref_patch_dx_23_50_19_fu_9956;
    sc_signal< sc_lv<32> > ref_patch_dx_23_51_19_fu_9960;
    sc_signal< sc_lv<32> > ref_patch_dx_23_52_19_fu_9964;
    sc_signal< sc_lv<32> > ref_patch_dx_23_53_19_fu_9968;
    sc_signal< sc_lv<32> > ref_patch_dx_23_54_19_fu_9972;
    sc_signal< sc_lv<32> > ref_patch_dx_23_55_19_fu_9976;
    sc_signal< sc_lv<32> > ref_patch_dx_23_56_19_fu_9980;
    sc_signal< sc_lv<32> > ref_patch_dx_23_57_19_fu_9984;
    sc_signal< sc_lv<32> > ref_patch_dx_23_58_19_fu_9988;
    sc_signal< sc_lv<32> > ref_patch_dx_23_59_19_fu_9992;
    sc_signal< sc_lv<32> > ref_patch_dx_23_60_19_fu_9996;
    sc_signal< sc_lv<32> > ref_patch_dx_23_61_19_fu_10000;
    sc_signal< sc_lv<32> > ref_patch_dx_23_62_19_fu_10004;
    sc_signal< sc_lv<32> > ref_patch_dx_23_63_19_fu_10008;
    sc_signal< sc_lv<32> > ref_patch_dx_23_0_19_fu_10012;
    sc_signal< sc_lv<32> > ref_patch_dx_23_1_19_fu_10016;
    sc_signal< sc_lv<32> > ref_patch_dx_23_2_19_fu_10020;
    sc_signal< sc_lv<32> > ref_patch_dx_23_3_19_fu_10024;
    sc_signal< sc_lv<32> > ref_patch_dx_23_4_19_fu_10028;
    sc_signal< sc_lv<32> > ref_patch_dx_23_5_19_fu_10032;
    sc_signal< sc_lv<32> > ref_patch_dx_23_6_19_fu_10036;
    sc_signal< sc_lv<32> > ref_patch_dx_23_7_19_fu_10040;
    sc_signal< sc_lv<32> > ref_patch_dx_23_8_19_fu_10044;
    sc_signal< sc_lv<32> > ref_patch_dx_23_9_19_fu_10048;
    sc_signal< sc_lv<32> > ref_patch_dx_23_10_20_fu_10052;
    sc_signal< sc_lv<32> > ref_patch_dx_23_11_20_fu_10056;
    sc_signal< sc_lv<32> > ref_patch_dx_23_12_20_fu_10060;
    sc_signal< sc_lv<32> > ref_patch_dx_23_13_20_fu_10064;
    sc_signal< sc_lv<32> > ref_patch_dx_23_14_20_fu_10068;
    sc_signal< sc_lv<32> > ref_patch_dx_23_15_20_fu_10072;
    sc_signal< sc_lv<32> > ref_patch_dx_23_16_20_fu_10076;
    sc_signal< sc_lv<32> > ref_patch_dx_23_17_20_fu_10080;
    sc_signal< sc_lv<32> > ref_patch_dx_23_18_20_fu_10084;
    sc_signal< sc_lv<32> > ref_patch_dx_23_19_20_fu_10088;
    sc_signal< sc_lv<32> > ref_patch_dx_23_20_20_fu_10092;
    sc_signal< sc_lv<32> > ref_patch_dx_23_21_20_fu_10096;
    sc_signal< sc_lv<32> > ref_patch_dx_23_22_20_fu_10100;
    sc_signal< sc_lv<32> > ref_patch_dx_23_23_20_fu_10104;
    sc_signal< sc_lv<32> > ref_patch_dx_23_24_20_fu_10108;
    sc_signal< sc_lv<32> > ref_patch_dx_23_25_20_fu_10112;
    sc_signal< sc_lv<32> > ref_patch_dx_23_26_20_fu_10116;
    sc_signal< sc_lv<32> > ref_patch_dx_23_27_20_fu_10120;
    sc_signal< sc_lv<32> > ref_patch_dx_23_28_20_fu_10124;
    sc_signal< sc_lv<32> > ref_patch_dx_23_29_20_fu_10128;
    sc_signal< sc_lv<32> > ref_patch_dx_23_30_20_fu_10132;
    sc_signal< sc_lv<32> > ref_patch_dx_23_31_20_fu_10136;
    sc_signal< sc_lv<32> > ref_patch_dx_23_32_20_fu_10140;
    sc_signal< sc_lv<32> > ref_patch_dx_23_33_20_fu_10144;
    sc_signal< sc_lv<32> > ref_patch_dx_23_34_20_fu_10148;
    sc_signal< sc_lv<32> > ref_patch_dx_23_35_20_fu_10152;
    sc_signal< sc_lv<32> > ref_patch_dx_23_36_20_fu_10156;
    sc_signal< sc_lv<32> > ref_patch_dx_23_37_20_fu_10160;
    sc_signal< sc_lv<32> > ref_patch_dx_23_38_20_fu_10164;
    sc_signal< sc_lv<32> > ref_patch_dx_23_39_20_fu_10168;
    sc_signal< sc_lv<32> > ref_patch_dx_23_40_20_fu_10172;
    sc_signal< sc_lv<32> > ref_patch_dx_23_41_20_fu_10176;
    sc_signal< sc_lv<32> > ref_patch_dx_23_42_20_fu_10180;
    sc_signal< sc_lv<32> > ref_patch_dx_23_43_20_fu_10184;
    sc_signal< sc_lv<32> > ref_patch_dx_23_44_20_fu_10188;
    sc_signal< sc_lv<32> > ref_patch_dx_23_45_20_fu_10192;
    sc_signal< sc_lv<32> > ref_patch_dx_23_46_20_fu_10196;
    sc_signal< sc_lv<32> > ref_patch_dx_23_47_20_fu_10200;
    sc_signal< sc_lv<32> > ref_patch_dx_23_48_20_fu_10204;
    sc_signal< sc_lv<32> > ref_patch_dx_23_49_20_fu_10208;
    sc_signal< sc_lv<32> > ref_patch_dx_23_50_20_fu_10212;
    sc_signal< sc_lv<32> > ref_patch_dx_23_51_20_fu_10216;
    sc_signal< sc_lv<32> > ref_patch_dx_23_52_20_fu_10220;
    sc_signal< sc_lv<32> > ref_patch_dx_23_53_20_fu_10224;
    sc_signal< sc_lv<32> > ref_patch_dx_23_54_20_fu_10228;
    sc_signal< sc_lv<32> > ref_patch_dx_23_55_20_fu_10232;
    sc_signal< sc_lv<32> > ref_patch_dx_23_56_20_fu_10236;
    sc_signal< sc_lv<32> > ref_patch_dx_23_57_20_fu_10240;
    sc_signal< sc_lv<32> > ref_patch_dx_23_58_20_fu_10244;
    sc_signal< sc_lv<32> > ref_patch_dx_23_59_20_fu_10248;
    sc_signal< sc_lv<32> > ref_patch_dx_23_60_20_fu_10252;
    sc_signal< sc_lv<32> > ref_patch_dx_23_61_20_fu_10256;
    sc_signal< sc_lv<32> > ref_patch_dx_23_62_20_fu_10260;
    sc_signal< sc_lv<32> > ref_patch_dx_23_63_20_fu_10264;
    sc_signal< sc_lv<32> > ref_patch_dx_23_0_20_fu_10268;
    sc_signal< sc_lv<32> > ref_patch_dx_23_1_20_fu_10272;
    sc_signal< sc_lv<32> > ref_patch_dx_23_2_20_fu_10276;
    sc_signal< sc_lv<32> > ref_patch_dx_23_3_20_fu_10280;
    sc_signal< sc_lv<32> > ref_patch_dx_23_4_20_fu_10284;
    sc_signal< sc_lv<32> > ref_patch_dx_23_5_20_fu_10288;
    sc_signal< sc_lv<32> > ref_patch_dx_23_6_20_fu_10292;
    sc_signal< sc_lv<32> > ref_patch_dx_23_7_20_fu_10296;
    sc_signal< sc_lv<32> > ref_patch_dx_23_8_20_fu_10300;
    sc_signal< sc_lv<32> > ref_patch_dx_23_9_20_fu_10304;
    sc_signal< sc_lv<32> > ref_patch_dx_23_10_21_fu_10308;
    sc_signal< sc_lv<32> > ref_patch_dx_23_11_21_fu_10312;
    sc_signal< sc_lv<32> > ref_patch_dx_23_12_21_fu_10316;
    sc_signal< sc_lv<32> > ref_patch_dx_23_13_21_fu_10320;
    sc_signal< sc_lv<32> > ref_patch_dx_23_14_21_fu_10324;
    sc_signal< sc_lv<32> > ref_patch_dx_23_15_21_fu_10328;
    sc_signal< sc_lv<32> > ref_patch_dx_23_16_21_fu_10332;
    sc_signal< sc_lv<32> > ref_patch_dx_23_17_21_fu_10336;
    sc_signal< sc_lv<32> > ref_patch_dx_23_18_21_fu_10340;
    sc_signal< sc_lv<32> > ref_patch_dx_23_19_21_fu_10344;
    sc_signal< sc_lv<32> > ref_patch_dx_23_20_21_fu_10348;
    sc_signal< sc_lv<32> > ref_patch_dx_23_21_21_fu_10352;
    sc_signal< sc_lv<32> > ref_patch_dx_23_22_21_fu_10356;
    sc_signal< sc_lv<32> > ref_patch_dx_23_23_21_fu_10360;
    sc_signal< sc_lv<32> > ref_patch_dx_23_24_21_fu_10364;
    sc_signal< sc_lv<32> > ref_patch_dx_23_25_21_fu_10368;
    sc_signal< sc_lv<32> > ref_patch_dx_23_26_21_fu_10372;
    sc_signal< sc_lv<32> > ref_patch_dx_23_27_21_fu_10376;
    sc_signal< sc_lv<32> > ref_patch_dx_23_28_21_fu_10380;
    sc_signal< sc_lv<32> > ref_patch_dx_23_29_21_fu_10384;
    sc_signal< sc_lv<32> > ref_patch_dx_23_30_21_fu_10388;
    sc_signal< sc_lv<32> > ref_patch_dx_23_31_21_fu_10392;
    sc_signal< sc_lv<32> > ref_patch_dx_23_32_21_fu_10396;
    sc_signal< sc_lv<32> > ref_patch_dx_23_33_21_fu_10400;
    sc_signal< sc_lv<32> > ref_patch_dx_23_34_21_fu_10404;
    sc_signal< sc_lv<32> > ref_patch_dx_23_35_21_fu_10408;
    sc_signal< sc_lv<32> > ref_patch_dx_23_36_21_fu_10412;
    sc_signal< sc_lv<32> > ref_patch_dx_23_37_21_fu_10416;
    sc_signal< sc_lv<32> > ref_patch_dx_23_38_21_fu_10420;
    sc_signal< sc_lv<32> > ref_patch_dx_23_39_21_fu_10424;
    sc_signal< sc_lv<32> > ref_patch_dx_23_40_21_fu_10428;
    sc_signal< sc_lv<32> > ref_patch_dx_23_41_21_fu_10432;
    sc_signal< sc_lv<32> > ref_patch_dx_23_42_21_fu_10436;
    sc_signal< sc_lv<32> > ref_patch_dx_23_43_21_fu_10440;
    sc_signal< sc_lv<32> > ref_patch_dx_23_44_21_fu_10444;
    sc_signal< sc_lv<32> > ref_patch_dx_23_45_21_fu_10448;
    sc_signal< sc_lv<32> > ref_patch_dx_23_46_21_fu_10452;
    sc_signal< sc_lv<32> > ref_patch_dx_23_47_21_fu_10456;
    sc_signal< sc_lv<32> > ref_patch_dx_23_48_21_fu_10460;
    sc_signal< sc_lv<32> > ref_patch_dx_23_49_21_fu_10464;
    sc_signal< sc_lv<32> > ref_patch_dx_23_50_21_fu_10468;
    sc_signal< sc_lv<32> > ref_patch_dx_23_51_21_fu_10472;
    sc_signal< sc_lv<32> > ref_patch_dx_23_52_21_fu_10476;
    sc_signal< sc_lv<32> > ref_patch_dx_23_53_21_fu_10480;
    sc_signal< sc_lv<32> > ref_patch_dx_23_54_21_fu_10484;
    sc_signal< sc_lv<32> > ref_patch_dx_23_55_21_fu_10488;
    sc_signal< sc_lv<32> > ref_patch_dx_23_56_21_fu_10492;
    sc_signal< sc_lv<32> > ref_patch_dx_23_57_21_fu_10496;
    sc_signal< sc_lv<32> > ref_patch_dx_23_58_21_fu_10500;
    sc_signal< sc_lv<32> > ref_patch_dx_23_59_21_fu_10504;
    sc_signal< sc_lv<32> > ref_patch_dx_23_60_21_fu_10508;
    sc_signal< sc_lv<32> > ref_patch_dx_23_61_21_fu_10512;
    sc_signal< sc_lv<32> > ref_patch_dx_23_62_21_fu_10516;
    sc_signal< sc_lv<32> > ref_patch_dx_23_63_21_fu_10520;
    sc_signal< sc_lv<32> > ref_patch_dx_23_0_21_fu_10524;
    sc_signal< sc_lv<32> > ref_patch_dx_23_1_21_fu_10528;
    sc_signal< sc_lv<32> > ref_patch_dx_23_2_21_fu_10532;
    sc_signal< sc_lv<32> > ref_patch_dx_23_3_21_fu_10536;
    sc_signal< sc_lv<32> > ref_patch_dx_23_4_21_fu_10540;
    sc_signal< sc_lv<32> > ref_patch_dx_23_5_21_fu_10544;
    sc_signal< sc_lv<32> > ref_patch_dx_23_6_21_fu_10548;
    sc_signal< sc_lv<32> > ref_patch_dx_23_7_21_fu_10552;
    sc_signal< sc_lv<32> > ref_patch_dx_23_8_21_fu_10556;
    sc_signal< sc_lv<32> > ref_patch_dx_23_9_21_fu_10560;
    sc_signal< sc_lv<32> > ref_patch_dx_23_10_22_fu_10564;
    sc_signal< sc_lv<32> > ref_patch_dx_23_11_22_fu_10568;
    sc_signal< sc_lv<32> > ref_patch_dx_23_12_22_fu_10572;
    sc_signal< sc_lv<32> > ref_patch_dx_23_13_22_fu_10576;
    sc_signal< sc_lv<32> > ref_patch_dx_23_14_22_fu_10580;
    sc_signal< sc_lv<32> > ref_patch_dx_23_15_22_fu_10584;
    sc_signal< sc_lv<32> > ref_patch_dx_23_16_22_fu_10588;
    sc_signal< sc_lv<32> > ref_patch_dx_23_17_22_fu_10592;
    sc_signal< sc_lv<32> > ref_patch_dx_23_18_22_fu_10596;
    sc_signal< sc_lv<32> > ref_patch_dx_23_19_22_fu_10600;
    sc_signal< sc_lv<32> > ref_patch_dx_23_20_22_fu_10604;
    sc_signal< sc_lv<32> > ref_patch_dx_23_21_22_fu_10608;
    sc_signal< sc_lv<32> > ref_patch_dx_23_22_22_fu_10612;
    sc_signal< sc_lv<32> > ref_patch_dx_23_23_22_fu_10616;
    sc_signal< sc_lv<32> > ref_patch_dx_23_24_22_fu_10620;
    sc_signal< sc_lv<32> > ref_patch_dx_23_25_22_fu_10624;
    sc_signal< sc_lv<32> > ref_patch_dx_23_26_22_fu_10628;
    sc_signal< sc_lv<32> > ref_patch_dx_23_27_22_fu_10632;
    sc_signal< sc_lv<32> > ref_patch_dx_23_28_22_fu_10636;
    sc_signal< sc_lv<32> > ref_patch_dx_23_29_22_fu_10640;
    sc_signal< sc_lv<32> > ref_patch_dx_23_30_22_fu_10644;
    sc_signal< sc_lv<32> > ref_patch_dx_23_31_22_fu_10648;
    sc_signal< sc_lv<32> > ref_patch_dx_23_32_22_fu_10652;
    sc_signal< sc_lv<32> > ref_patch_dx_23_33_22_fu_10656;
    sc_signal< sc_lv<32> > ref_patch_dx_23_34_22_fu_10660;
    sc_signal< sc_lv<32> > ref_patch_dx_23_35_22_fu_10664;
    sc_signal< sc_lv<32> > ref_patch_dx_23_36_22_fu_10668;
    sc_signal< sc_lv<32> > ref_patch_dx_23_37_22_fu_10672;
    sc_signal< sc_lv<32> > ref_patch_dx_23_38_22_fu_10676;
    sc_signal< sc_lv<32> > ref_patch_dx_23_39_22_fu_10680;
    sc_signal< sc_lv<32> > ref_patch_dx_23_40_22_fu_10684;
    sc_signal< sc_lv<32> > ref_patch_dx_23_41_22_fu_10688;
    sc_signal< sc_lv<32> > ref_patch_dx_23_42_22_fu_10692;
    sc_signal< sc_lv<32> > ref_patch_dx_23_43_22_fu_10696;
    sc_signal< sc_lv<32> > ref_patch_dx_23_44_22_fu_10700;
    sc_signal< sc_lv<32> > ref_patch_dx_23_45_22_fu_10704;
    sc_signal< sc_lv<32> > ref_patch_dx_23_46_22_fu_10708;
    sc_signal< sc_lv<32> > ref_patch_dx_23_47_22_fu_10712;
    sc_signal< sc_lv<32> > ref_patch_dx_23_48_22_fu_10716;
    sc_signal< sc_lv<32> > ref_patch_dx_23_49_22_fu_10720;
    sc_signal< sc_lv<32> > ref_patch_dx_23_50_22_fu_10724;
    sc_signal< sc_lv<32> > ref_patch_dx_23_51_22_fu_10728;
    sc_signal< sc_lv<32> > ref_patch_dx_23_52_22_fu_10732;
    sc_signal< sc_lv<32> > ref_patch_dx_23_53_22_fu_10736;
    sc_signal< sc_lv<32> > ref_patch_dx_23_54_22_fu_10740;
    sc_signal< sc_lv<32> > ref_patch_dx_23_55_22_fu_10744;
    sc_signal< sc_lv<32> > ref_patch_dx_23_56_22_fu_10748;
    sc_signal< sc_lv<32> > ref_patch_dx_23_57_22_fu_10752;
    sc_signal< sc_lv<32> > ref_patch_dx_23_58_22_fu_10756;
    sc_signal< sc_lv<32> > ref_patch_dx_23_59_22_fu_10760;
    sc_signal< sc_lv<32> > ref_patch_dx_23_60_22_fu_10764;
    sc_signal< sc_lv<32> > ref_patch_dx_23_61_22_fu_10768;
    sc_signal< sc_lv<32> > ref_patch_dx_23_62_22_fu_10772;
    sc_signal< sc_lv<32> > ref_patch_dx_23_63_22_fu_10776;
    sc_signal< sc_lv<32> > ref_patch_dx_23_0_22_fu_10780;
    sc_signal< sc_lv<32> > ref_patch_dx_23_1_22_fu_10784;
    sc_signal< sc_lv<32> > ref_patch_dx_23_2_22_fu_10788;
    sc_signal< sc_lv<32> > ref_patch_dx_23_3_22_fu_10792;
    sc_signal< sc_lv<32> > ref_patch_dx_23_4_22_fu_10796;
    sc_signal< sc_lv<32> > ref_patch_dx_23_5_22_fu_10800;
    sc_signal< sc_lv<32> > ref_patch_dx_23_6_22_fu_10804;
    sc_signal< sc_lv<32> > ref_patch_dx_23_7_22_fu_10808;
    sc_signal< sc_lv<32> > ref_patch_dx_23_8_22_fu_10812;
    sc_signal< sc_lv<32> > ref_patch_dx_23_9_22_fu_10816;
    sc_signal< sc_lv<32> > ref_patch_dx_23_10_23_fu_10820;
    sc_signal< sc_lv<32> > ref_patch_dx_23_11_23_fu_10824;
    sc_signal< sc_lv<32> > ref_patch_dx_23_12_23_fu_10828;
    sc_signal< sc_lv<32> > ref_patch_dx_23_13_23_fu_10832;
    sc_signal< sc_lv<32> > ref_patch_dx_23_14_23_fu_10836;
    sc_signal< sc_lv<32> > ref_patch_dx_23_15_23_fu_10840;
    sc_signal< sc_lv<32> > ref_patch_dx_23_16_23_fu_10844;
    sc_signal< sc_lv<32> > ref_patch_dx_23_17_23_fu_10848;
    sc_signal< sc_lv<32> > ref_patch_dx_23_18_23_fu_10852;
    sc_signal< sc_lv<32> > ref_patch_dx_23_19_23_fu_10856;
    sc_signal< sc_lv<32> > ref_patch_dx_23_20_23_fu_10860;
    sc_signal< sc_lv<32> > ref_patch_dx_23_21_23_fu_10864;
    sc_signal< sc_lv<32> > ref_patch_dx_23_22_23_fu_10868;
    sc_signal< sc_lv<32> > ref_patch_dx_23_23_23_fu_10872;
    sc_signal< sc_lv<32> > ref_patch_dx_23_24_23_fu_10876;
    sc_signal< sc_lv<32> > ref_patch_dx_23_25_23_fu_10880;
    sc_signal< sc_lv<32> > ref_patch_dx_23_26_23_fu_10884;
    sc_signal< sc_lv<32> > ref_patch_dx_23_27_23_fu_10888;
    sc_signal< sc_lv<32> > ref_patch_dx_23_28_23_fu_10892;
    sc_signal< sc_lv<32> > ref_patch_dx_23_29_23_fu_10896;
    sc_signal< sc_lv<32> > ref_patch_dx_23_30_23_fu_10900;
    sc_signal< sc_lv<32> > ref_patch_dx_23_31_23_fu_10904;
    sc_signal< sc_lv<32> > ref_patch_dx_23_32_23_fu_10908;
    sc_signal< sc_lv<32> > ref_patch_dx_23_33_23_fu_10912;
    sc_signal< sc_lv<32> > ref_patch_dx_23_34_23_fu_10916;
    sc_signal< sc_lv<32> > ref_patch_dx_23_35_23_fu_10920;
    sc_signal< sc_lv<32> > ref_patch_dx_23_36_23_fu_10924;
    sc_signal< sc_lv<32> > ref_patch_dx_23_37_23_fu_10928;
    sc_signal< sc_lv<32> > ref_patch_dx_23_38_23_fu_10932;
    sc_signal< sc_lv<32> > ref_patch_dx_23_39_23_fu_10936;
    sc_signal< sc_lv<32> > ref_patch_dx_23_40_23_fu_10940;
    sc_signal< sc_lv<32> > ref_patch_dx_23_41_23_fu_10944;
    sc_signal< sc_lv<32> > ref_patch_dx_23_42_23_fu_10948;
    sc_signal< sc_lv<32> > ref_patch_dx_23_43_23_fu_10952;
    sc_signal< sc_lv<32> > ref_patch_dx_23_44_23_fu_10956;
    sc_signal< sc_lv<32> > ref_patch_dx_23_45_23_fu_10960;
    sc_signal< sc_lv<32> > ref_patch_dx_23_46_23_fu_10964;
    sc_signal< sc_lv<32> > ref_patch_dx_23_47_23_fu_10968;
    sc_signal< sc_lv<32> > ref_patch_dx_23_48_23_fu_10972;
    sc_signal< sc_lv<32> > ref_patch_dx_23_49_23_fu_10976;
    sc_signal< sc_lv<32> > ref_patch_dx_23_50_23_fu_10980;
    sc_signal< sc_lv<32> > ref_patch_dx_23_51_23_fu_10984;
    sc_signal< sc_lv<32> > ref_patch_dx_23_52_23_fu_10988;
    sc_signal< sc_lv<32> > ref_patch_dx_23_53_23_fu_10992;
    sc_signal< sc_lv<32> > ref_patch_dx_23_54_23_fu_10996;
    sc_signal< sc_lv<32> > ref_patch_dx_23_55_23_fu_11000;
    sc_signal< sc_lv<32> > ref_patch_dx_23_56_23_fu_11004;
    sc_signal< sc_lv<32> > ref_patch_dx_23_57_23_fu_11008;
    sc_signal< sc_lv<32> > ref_patch_dx_23_58_23_fu_11012;
    sc_signal< sc_lv<32> > ref_patch_dx_23_59_23_fu_11016;
    sc_signal< sc_lv<32> > ref_patch_dx_23_60_23_fu_11020;
    sc_signal< sc_lv<32> > ref_patch_dx_23_61_23_fu_11024;
    sc_signal< sc_lv<32> > ref_patch_dx_23_62_23_fu_11028;
    sc_signal< sc_lv<32> > ref_patch_dx_23_63_23_fu_11032;
    sc_signal< sc_lv<32> > ref_patch_dx_23_0_23_fu_11036;
    sc_signal< sc_lv<32> > ref_patch_dx_23_1_23_fu_11040;
    sc_signal< sc_lv<32> > ref_patch_dx_23_2_23_fu_11044;
    sc_signal< sc_lv<32> > ref_patch_dx_23_3_23_fu_11048;
    sc_signal< sc_lv<32> > ref_patch_dx_23_4_23_fu_11052;
    sc_signal< sc_lv<32> > ref_patch_dx_23_5_23_fu_11056;
    sc_signal< sc_lv<32> > ref_patch_dx_23_6_23_fu_11060;
    sc_signal< sc_lv<32> > ref_patch_dx_23_7_23_fu_11064;
    sc_signal< sc_lv<32> > ref_patch_dx_23_8_23_fu_11068;
    sc_signal< sc_lv<32> > ref_patch_dx_23_9_23_fu_11072;
    sc_signal< sc_lv<32> > ref_patch_dx_23_10_fu_11076;
    sc_signal< sc_lv<32> > ref_patch_dx_23_11_fu_11080;
    sc_signal< sc_lv<32> > ref_patch_dx_23_12_fu_11084;
    sc_signal< sc_lv<32> > ref_patch_dx_23_13_fu_11088;
    sc_signal< sc_lv<32> > ref_patch_dx_23_14_fu_11092;
    sc_signal< sc_lv<32> > ref_patch_dx_23_15_fu_11096;
    sc_signal< sc_lv<32> > ref_patch_dx_23_16_fu_11100;
    sc_signal< sc_lv<32> > ref_patch_dx_23_17_fu_11104;
    sc_signal< sc_lv<32> > ref_patch_dx_23_18_fu_11108;
    sc_signal< sc_lv<32> > ref_patch_dx_23_19_fu_11112;
    sc_signal< sc_lv<32> > ref_patch_dx_23_20_fu_11116;
    sc_signal< sc_lv<32> > ref_patch_dx_23_21_fu_11120;
    sc_signal< sc_lv<32> > ref_patch_dx_23_22_fu_11124;
    sc_signal< sc_lv<32> > ref_patch_dx_23_23_fu_11128;
    sc_signal< sc_lv<32> > ref_patch_dx_23_24_fu_11132;
    sc_signal< sc_lv<32> > ref_patch_dx_23_25_fu_11136;
    sc_signal< sc_lv<32> > ref_patch_dx_23_26_fu_11140;
    sc_signal< sc_lv<32> > ref_patch_dx_23_27_fu_11144;
    sc_signal< sc_lv<32> > ref_patch_dx_23_28_fu_11148;
    sc_signal< sc_lv<32> > ref_patch_dx_23_29_fu_11152;
    sc_signal< sc_lv<32> > ref_patch_dx_23_30_fu_11156;
    sc_signal< sc_lv<32> > ref_patch_dx_23_31_fu_11160;
    sc_signal< sc_lv<32> > ref_patch_dx_23_32_fu_11164;
    sc_signal< sc_lv<32> > ref_patch_dx_23_33_fu_11168;
    sc_signal< sc_lv<32> > ref_patch_dx_23_34_fu_11172;
    sc_signal< sc_lv<32> > ref_patch_dx_23_35_fu_11176;
    sc_signal< sc_lv<32> > ref_patch_dx_23_36_fu_11180;
    sc_signal< sc_lv<32> > ref_patch_dx_23_37_fu_11184;
    sc_signal< sc_lv<32> > ref_patch_dx_23_38_fu_11188;
    sc_signal< sc_lv<32> > ref_patch_dx_23_39_fu_11192;
    sc_signal< sc_lv<32> > ref_patch_dx_23_40_fu_11196;
    sc_signal< sc_lv<32> > ref_patch_dx_23_41_fu_11200;
    sc_signal< sc_lv<32> > ref_patch_dx_23_42_fu_11204;
    sc_signal< sc_lv<32> > ref_patch_dx_23_43_fu_11208;
    sc_signal< sc_lv<32> > ref_patch_dx_23_44_fu_11212;
    sc_signal< sc_lv<32> > ref_patch_dx_23_45_fu_11216;
    sc_signal< sc_lv<32> > ref_patch_dx_23_46_fu_11220;
    sc_signal< sc_lv<32> > ref_patch_dx_23_47_fu_11224;
    sc_signal< sc_lv<32> > ref_patch_dx_23_48_fu_11228;
    sc_signal< sc_lv<32> > ref_patch_dx_23_49_fu_11232;
    sc_signal< sc_lv<32> > ref_patch_dx_23_50_fu_11236;
    sc_signal< sc_lv<32> > ref_patch_dx_23_51_fu_11240;
    sc_signal< sc_lv<32> > ref_patch_dx_23_52_fu_11244;
    sc_signal< sc_lv<32> > ref_patch_dx_23_53_fu_11248;
    sc_signal< sc_lv<32> > ref_patch_dx_23_54_fu_11252;
    sc_signal< sc_lv<32> > ref_patch_dx_23_55_fu_11256;
    sc_signal< sc_lv<32> > ref_patch_dx_23_56_fu_11260;
    sc_signal< sc_lv<32> > ref_patch_dx_23_57_fu_11264;
    sc_signal< sc_lv<32> > ref_patch_dx_23_58_fu_11268;
    sc_signal< sc_lv<32> > ref_patch_dx_23_59_fu_11272;
    sc_signal< sc_lv<32> > ref_patch_dx_23_60_fu_11276;
    sc_signal< sc_lv<32> > ref_patch_dx_23_61_fu_11280;
    sc_signal< sc_lv<32> > ref_patch_dx_23_62_fu_11284;
    sc_signal< sc_lv<32> > ref_patch_dx_23_63_fu_11288;
    sc_signal< sc_lv<32> > ref_patch_dy_23_0_fu_11292;
    sc_signal< sc_lv<32> > ref_patch_dy_23_1_fu_11296;
    sc_signal< sc_lv<32> > ref_patch_dy_23_2_fu_11300;
    sc_signal< sc_lv<32> > ref_patch_dy_23_3_fu_11304;
    sc_signal< sc_lv<32> > ref_patch_dy_23_4_fu_11308;
    sc_signal< sc_lv<32> > ref_patch_dy_23_5_fu_11312;
    sc_signal< sc_lv<32> > ref_patch_dy_23_6_fu_11316;
    sc_signal< sc_lv<32> > ref_patch_dy_23_7_fu_11320;
    sc_signal< sc_lv<32> > ref_patch_dy_23_8_fu_11324;
    sc_signal< sc_lv<32> > ref_patch_dy_23_9_fu_11328;
    sc_signal< sc_lv<32> > ref_patch_dy_23_10_1_fu_11332;
    sc_signal< sc_lv<32> > ref_patch_dy_23_11_1_fu_11336;
    sc_signal< sc_lv<32> > ref_patch_dy_23_12_1_fu_11340;
    sc_signal< sc_lv<32> > ref_patch_dy_23_13_1_fu_11344;
    sc_signal< sc_lv<32> > ref_patch_dy_23_14_1_fu_11348;
    sc_signal< sc_lv<32> > ref_patch_dy_23_15_1_fu_11352;
    sc_signal< sc_lv<32> > ref_patch_dy_23_16_1_fu_11356;
    sc_signal< sc_lv<32> > ref_patch_dy_23_17_1_fu_11360;
    sc_signal< sc_lv<32> > ref_patch_dy_23_18_1_fu_11364;
    sc_signal< sc_lv<32> > ref_patch_dy_23_19_1_fu_11368;
    sc_signal< sc_lv<32> > ref_patch_dy_23_20_1_fu_11372;
    sc_signal< sc_lv<32> > ref_patch_dy_23_21_1_fu_11376;
    sc_signal< sc_lv<32> > ref_patch_dy_23_22_1_fu_11380;
    sc_signal< sc_lv<32> > ref_patch_dy_23_23_1_fu_11384;
    sc_signal< sc_lv<32> > ref_patch_dy_23_24_1_fu_11388;
    sc_signal< sc_lv<32> > ref_patch_dy_23_25_1_fu_11392;
    sc_signal< sc_lv<32> > ref_patch_dy_23_26_1_fu_11396;
    sc_signal< sc_lv<32> > ref_patch_dy_23_27_1_fu_11400;
    sc_signal< sc_lv<32> > ref_patch_dy_23_28_1_fu_11404;
    sc_signal< sc_lv<32> > ref_patch_dy_23_29_1_fu_11408;
    sc_signal< sc_lv<32> > ref_patch_dy_23_30_1_fu_11412;
    sc_signal< sc_lv<32> > ref_patch_dy_23_31_1_fu_11416;
    sc_signal< sc_lv<32> > ref_patch_dy_23_32_1_fu_11420;
    sc_signal< sc_lv<32> > ref_patch_dy_23_33_1_fu_11424;
    sc_signal< sc_lv<32> > ref_patch_dy_23_34_1_fu_11428;
    sc_signal< sc_lv<32> > ref_patch_dy_23_35_1_fu_11432;
    sc_signal< sc_lv<32> > ref_patch_dy_23_36_1_fu_11436;
    sc_signal< sc_lv<32> > ref_patch_dy_23_37_1_fu_11440;
    sc_signal< sc_lv<32> > ref_patch_dy_23_38_1_fu_11444;
    sc_signal< sc_lv<32> > ref_patch_dy_23_39_1_fu_11448;
    sc_signal< sc_lv<32> > ref_patch_dy_23_40_1_fu_11452;
    sc_signal< sc_lv<32> > ref_patch_dy_23_41_1_fu_11456;
    sc_signal< sc_lv<32> > ref_patch_dy_23_42_1_fu_11460;
    sc_signal< sc_lv<32> > ref_patch_dy_23_43_1_fu_11464;
    sc_signal< sc_lv<32> > ref_patch_dy_23_44_1_fu_11468;
    sc_signal< sc_lv<32> > ref_patch_dy_23_45_1_fu_11472;
    sc_signal< sc_lv<32> > ref_patch_dy_23_46_1_fu_11476;
    sc_signal< sc_lv<32> > ref_patch_dy_23_47_1_fu_11480;
    sc_signal< sc_lv<32> > ref_patch_dy_23_48_1_fu_11484;
    sc_signal< sc_lv<32> > ref_patch_dy_23_49_1_fu_11488;
    sc_signal< sc_lv<32> > ref_patch_dy_23_50_1_fu_11492;
    sc_signal< sc_lv<32> > ref_patch_dy_23_51_1_fu_11496;
    sc_signal< sc_lv<32> > ref_patch_dy_23_52_1_fu_11500;
    sc_signal< sc_lv<32> > ref_patch_dy_23_53_1_fu_11504;
    sc_signal< sc_lv<32> > ref_patch_dy_23_54_1_fu_11508;
    sc_signal< sc_lv<32> > ref_patch_dy_23_55_1_fu_11512;
    sc_signal< sc_lv<32> > ref_patch_dy_23_56_1_fu_11516;
    sc_signal< sc_lv<32> > ref_patch_dy_23_57_1_fu_11520;
    sc_signal< sc_lv<32> > ref_patch_dy_23_58_1_fu_11524;
    sc_signal< sc_lv<32> > ref_patch_dy_23_59_1_fu_11528;
    sc_signal< sc_lv<32> > ref_patch_dy_23_60_1_fu_11532;
    sc_signal< sc_lv<32> > ref_patch_dy_23_61_1_fu_11536;
    sc_signal< sc_lv<32> > ref_patch_dy_23_62_1_fu_11540;
    sc_signal< sc_lv<32> > ref_patch_dy_23_63_1_fu_11544;
    sc_signal< sc_lv<32> > ref_patch_dy_23_0_1_fu_11548;
    sc_signal< sc_lv<32> > ref_patch_dy_23_1_1_fu_11552;
    sc_signal< sc_lv<32> > ref_patch_dy_23_2_1_fu_11556;
    sc_signal< sc_lv<32> > ref_patch_dy_23_3_1_fu_11560;
    sc_signal< sc_lv<32> > ref_patch_dy_23_4_1_fu_11564;
    sc_signal< sc_lv<32> > ref_patch_dy_23_5_1_fu_11568;
    sc_signal< sc_lv<32> > ref_patch_dy_23_6_1_fu_11572;
    sc_signal< sc_lv<32> > ref_patch_dy_23_7_1_fu_11576;
    sc_signal< sc_lv<32> > ref_patch_dy_23_8_1_fu_11580;
    sc_signal< sc_lv<32> > ref_patch_dy_23_9_1_fu_11584;
    sc_signal< sc_lv<32> > ref_patch_dy_23_10_2_fu_11588;
    sc_signal< sc_lv<32> > ref_patch_dy_23_11_2_fu_11592;
    sc_signal< sc_lv<32> > ref_patch_dy_23_12_2_fu_11596;
    sc_signal< sc_lv<32> > ref_patch_dy_23_13_2_fu_11600;
    sc_signal< sc_lv<32> > ref_patch_dy_23_14_2_fu_11604;
    sc_signal< sc_lv<32> > ref_patch_dy_23_15_2_fu_11608;
    sc_signal< sc_lv<32> > ref_patch_dy_23_16_2_fu_11612;
    sc_signal< sc_lv<32> > ref_patch_dy_23_17_2_fu_11616;
    sc_signal< sc_lv<32> > ref_patch_dy_23_18_2_fu_11620;
    sc_signal< sc_lv<32> > ref_patch_dy_23_19_2_fu_11624;
    sc_signal< sc_lv<32> > ref_patch_dy_23_20_2_fu_11628;
    sc_signal< sc_lv<32> > ref_patch_dy_23_21_2_fu_11632;
    sc_signal< sc_lv<32> > ref_patch_dy_23_22_2_fu_11636;
    sc_signal< sc_lv<32> > ref_patch_dy_23_23_2_fu_11640;
    sc_signal< sc_lv<32> > ref_patch_dy_23_24_2_fu_11644;
    sc_signal< sc_lv<32> > ref_patch_dy_23_25_2_fu_11648;
    sc_signal< sc_lv<32> > ref_patch_dy_23_26_2_fu_11652;
    sc_signal< sc_lv<32> > ref_patch_dy_23_27_2_fu_11656;
    sc_signal< sc_lv<32> > ref_patch_dy_23_28_2_fu_11660;
    sc_signal< sc_lv<32> > ref_patch_dy_23_29_2_fu_11664;
    sc_signal< sc_lv<32> > ref_patch_dy_23_30_2_fu_11668;
    sc_signal< sc_lv<32> > ref_patch_dy_23_31_2_fu_11672;
    sc_signal< sc_lv<32> > ref_patch_dy_23_32_2_fu_11676;
    sc_signal< sc_lv<32> > ref_patch_dy_23_33_2_fu_11680;
    sc_signal< sc_lv<32> > ref_patch_dy_23_34_2_fu_11684;
    sc_signal< sc_lv<32> > ref_patch_dy_23_35_2_fu_11688;
    sc_signal< sc_lv<32> > ref_patch_dy_23_36_2_fu_11692;
    sc_signal< sc_lv<32> > ref_patch_dy_23_37_2_fu_11696;
    sc_signal< sc_lv<32> > ref_patch_dy_23_38_2_fu_11700;
    sc_signal< sc_lv<32> > ref_patch_dy_23_39_2_fu_11704;
    sc_signal< sc_lv<32> > ref_patch_dy_23_40_2_fu_11708;
    sc_signal< sc_lv<32> > ref_patch_dy_23_41_2_fu_11712;
    sc_signal< sc_lv<32> > ref_patch_dy_23_42_2_fu_11716;
    sc_signal< sc_lv<32> > ref_patch_dy_23_43_2_fu_11720;
    sc_signal< sc_lv<32> > ref_patch_dy_23_44_2_fu_11724;
    sc_signal< sc_lv<32> > ref_patch_dy_23_45_2_fu_11728;
    sc_signal< sc_lv<32> > ref_patch_dy_23_46_2_fu_11732;
    sc_signal< sc_lv<32> > ref_patch_dy_23_47_2_fu_11736;
    sc_signal< sc_lv<32> > ref_patch_dy_23_48_2_fu_11740;
    sc_signal< sc_lv<32> > ref_patch_dy_23_49_2_fu_11744;
    sc_signal< sc_lv<32> > ref_patch_dy_23_50_2_fu_11748;
    sc_signal< sc_lv<32> > ref_patch_dy_23_51_2_fu_11752;
    sc_signal< sc_lv<32> > ref_patch_dy_23_52_2_fu_11756;
    sc_signal< sc_lv<32> > ref_patch_dy_23_53_2_fu_11760;
    sc_signal< sc_lv<32> > ref_patch_dy_23_54_2_fu_11764;
    sc_signal< sc_lv<32> > ref_patch_dy_23_55_2_fu_11768;
    sc_signal< sc_lv<32> > ref_patch_dy_23_56_2_fu_11772;
    sc_signal< sc_lv<32> > ref_patch_dy_23_57_2_fu_11776;
    sc_signal< sc_lv<32> > ref_patch_dy_23_58_2_fu_11780;
    sc_signal< sc_lv<32> > ref_patch_dy_23_59_2_fu_11784;
    sc_signal< sc_lv<32> > ref_patch_dy_23_60_2_fu_11788;
    sc_signal< sc_lv<32> > ref_patch_dy_23_61_2_fu_11792;
    sc_signal< sc_lv<32> > ref_patch_dy_23_62_2_fu_11796;
    sc_signal< sc_lv<32> > ref_patch_dy_23_63_2_fu_11800;
    sc_signal< sc_lv<32> > ref_patch_dy_23_0_2_fu_11804;
    sc_signal< sc_lv<32> > ref_patch_dy_23_1_2_fu_11808;
    sc_signal< sc_lv<32> > ref_patch_dy_23_2_2_fu_11812;
    sc_signal< sc_lv<32> > ref_patch_dy_23_3_2_fu_11816;
    sc_signal< sc_lv<32> > ref_patch_dy_23_4_2_fu_11820;
    sc_signal< sc_lv<32> > ref_patch_dy_23_5_2_fu_11824;
    sc_signal< sc_lv<32> > ref_patch_dy_23_6_2_fu_11828;
    sc_signal< sc_lv<32> > ref_patch_dy_23_7_2_fu_11832;
    sc_signal< sc_lv<32> > ref_patch_dy_23_8_2_fu_11836;
    sc_signal< sc_lv<32> > ref_patch_dy_23_9_2_fu_11840;
    sc_signal< sc_lv<32> > ref_patch_dy_23_10_3_fu_11844;
    sc_signal< sc_lv<32> > ref_patch_dy_23_11_3_fu_11848;
    sc_signal< sc_lv<32> > ref_patch_dy_23_12_3_fu_11852;
    sc_signal< sc_lv<32> > ref_patch_dy_23_13_3_fu_11856;
    sc_signal< sc_lv<32> > ref_patch_dy_23_14_3_fu_11860;
    sc_signal< sc_lv<32> > ref_patch_dy_23_15_3_fu_11864;
    sc_signal< sc_lv<32> > ref_patch_dy_23_16_3_fu_11868;
    sc_signal< sc_lv<32> > ref_patch_dy_23_17_3_fu_11872;
    sc_signal< sc_lv<32> > ref_patch_dy_23_18_3_fu_11876;
    sc_signal< sc_lv<32> > ref_patch_dy_23_19_3_fu_11880;
    sc_signal< sc_lv<32> > ref_patch_dy_23_20_3_fu_11884;
    sc_signal< sc_lv<32> > ref_patch_dy_23_21_3_fu_11888;
    sc_signal< sc_lv<32> > ref_patch_dy_23_22_3_fu_11892;
    sc_signal< sc_lv<32> > ref_patch_dy_23_23_3_fu_11896;
    sc_signal< sc_lv<32> > ref_patch_dy_23_24_3_fu_11900;
    sc_signal< sc_lv<32> > ref_patch_dy_23_25_3_fu_11904;
    sc_signal< sc_lv<32> > ref_patch_dy_23_26_3_fu_11908;
    sc_signal< sc_lv<32> > ref_patch_dy_23_27_3_fu_11912;
    sc_signal< sc_lv<32> > ref_patch_dy_23_28_3_fu_11916;
    sc_signal< sc_lv<32> > ref_patch_dy_23_29_3_fu_11920;
    sc_signal< sc_lv<32> > ref_patch_dy_23_30_3_fu_11924;
    sc_signal< sc_lv<32> > ref_patch_dy_23_31_3_fu_11928;
    sc_signal< sc_lv<32> > ref_patch_dy_23_32_3_fu_11932;
    sc_signal< sc_lv<32> > ref_patch_dy_23_33_3_fu_11936;
    sc_signal< sc_lv<32> > ref_patch_dy_23_34_3_fu_11940;
    sc_signal< sc_lv<32> > ref_patch_dy_23_35_3_fu_11944;
    sc_signal< sc_lv<32> > ref_patch_dy_23_36_3_fu_11948;
    sc_signal< sc_lv<32> > ref_patch_dy_23_37_3_fu_11952;
    sc_signal< sc_lv<32> > ref_patch_dy_23_38_3_fu_11956;
    sc_signal< sc_lv<32> > ref_patch_dy_23_39_3_fu_11960;
    sc_signal< sc_lv<32> > ref_patch_dy_23_40_3_fu_11964;
    sc_signal< sc_lv<32> > ref_patch_dy_23_41_3_fu_11968;
    sc_signal< sc_lv<32> > ref_patch_dy_23_42_3_fu_11972;
    sc_signal< sc_lv<32> > ref_patch_dy_23_43_3_fu_11976;
    sc_signal< sc_lv<32> > ref_patch_dy_23_44_3_fu_11980;
    sc_signal< sc_lv<32> > ref_patch_dy_23_45_3_fu_11984;
    sc_signal< sc_lv<32> > ref_patch_dy_23_46_3_fu_11988;
    sc_signal< sc_lv<32> > ref_patch_dy_23_47_3_fu_11992;
    sc_signal< sc_lv<32> > ref_patch_dy_23_48_3_fu_11996;
    sc_signal< sc_lv<32> > ref_patch_dy_23_49_3_fu_12000;
    sc_signal< sc_lv<32> > ref_patch_dy_23_50_3_fu_12004;
    sc_signal< sc_lv<32> > ref_patch_dy_23_51_3_fu_12008;
    sc_signal< sc_lv<32> > ref_patch_dy_23_52_3_fu_12012;
    sc_signal< sc_lv<32> > ref_patch_dy_23_53_3_fu_12016;
    sc_signal< sc_lv<32> > ref_patch_dy_23_54_3_fu_12020;
    sc_signal< sc_lv<32> > ref_patch_dy_23_55_3_fu_12024;
    sc_signal< sc_lv<32> > ref_patch_dy_23_56_3_fu_12028;
    sc_signal< sc_lv<32> > ref_patch_dy_23_57_3_fu_12032;
    sc_signal< sc_lv<32> > ref_patch_dy_23_58_3_fu_12036;
    sc_signal< sc_lv<32> > ref_patch_dy_23_59_3_fu_12040;
    sc_signal< sc_lv<32> > ref_patch_dy_23_60_3_fu_12044;
    sc_signal< sc_lv<32> > ref_patch_dy_23_61_3_fu_12048;
    sc_signal< sc_lv<32> > ref_patch_dy_23_62_3_fu_12052;
    sc_signal< sc_lv<32> > ref_patch_dy_23_63_3_fu_12056;
    sc_signal< sc_lv<32> > ref_patch_dy_23_0_3_fu_12060;
    sc_signal< sc_lv<32> > ref_patch_dy_23_1_3_fu_12064;
    sc_signal< sc_lv<32> > ref_patch_dy_23_2_3_fu_12068;
    sc_signal< sc_lv<32> > ref_patch_dy_23_3_3_fu_12072;
    sc_signal< sc_lv<32> > ref_patch_dy_23_4_3_fu_12076;
    sc_signal< sc_lv<32> > ref_patch_dy_23_5_3_fu_12080;
    sc_signal< sc_lv<32> > ref_patch_dy_23_6_3_fu_12084;
    sc_signal< sc_lv<32> > ref_patch_dy_23_7_3_fu_12088;
    sc_signal< sc_lv<32> > ref_patch_dy_23_8_3_fu_12092;
    sc_signal< sc_lv<32> > ref_patch_dy_23_9_3_fu_12096;
    sc_signal< sc_lv<32> > ref_patch_dy_23_10_4_fu_12100;
    sc_signal< sc_lv<32> > ref_patch_dy_23_11_4_fu_12104;
    sc_signal< sc_lv<32> > ref_patch_dy_23_12_4_fu_12108;
    sc_signal< sc_lv<32> > ref_patch_dy_23_13_4_fu_12112;
    sc_signal< sc_lv<32> > ref_patch_dy_23_14_4_fu_12116;
    sc_signal< sc_lv<32> > ref_patch_dy_23_15_4_fu_12120;
    sc_signal< sc_lv<32> > ref_patch_dy_23_16_4_fu_12124;
    sc_signal< sc_lv<32> > ref_patch_dy_23_17_4_fu_12128;
    sc_signal< sc_lv<32> > ref_patch_dy_23_18_4_fu_12132;
    sc_signal< sc_lv<32> > ref_patch_dy_23_19_4_fu_12136;
    sc_signal< sc_lv<32> > ref_patch_dy_23_20_4_fu_12140;
    sc_signal< sc_lv<32> > ref_patch_dy_23_21_4_fu_12144;
    sc_signal< sc_lv<32> > ref_patch_dy_23_22_4_fu_12148;
    sc_signal< sc_lv<32> > ref_patch_dy_23_23_4_fu_12152;
    sc_signal< sc_lv<32> > ref_patch_dy_23_24_4_fu_12156;
    sc_signal< sc_lv<32> > ref_patch_dy_23_25_4_fu_12160;
    sc_signal< sc_lv<32> > ref_patch_dy_23_26_4_fu_12164;
    sc_signal< sc_lv<32> > ref_patch_dy_23_27_4_fu_12168;
    sc_signal< sc_lv<32> > ref_patch_dy_23_28_4_fu_12172;
    sc_signal< sc_lv<32> > ref_patch_dy_23_29_4_fu_12176;
    sc_signal< sc_lv<32> > ref_patch_dy_23_30_4_fu_12180;
    sc_signal< sc_lv<32> > ref_patch_dy_23_31_4_fu_12184;
    sc_signal< sc_lv<32> > ref_patch_dy_23_32_4_fu_12188;
    sc_signal< sc_lv<32> > ref_patch_dy_23_33_4_fu_12192;
    sc_signal< sc_lv<32> > ref_patch_dy_23_34_4_fu_12196;
    sc_signal< sc_lv<32> > ref_patch_dy_23_35_4_fu_12200;
    sc_signal< sc_lv<32> > ref_patch_dy_23_36_4_fu_12204;
    sc_signal< sc_lv<32> > ref_patch_dy_23_37_4_fu_12208;
    sc_signal< sc_lv<32> > ref_patch_dy_23_38_4_fu_12212;
    sc_signal< sc_lv<32> > ref_patch_dy_23_39_4_fu_12216;
    sc_signal< sc_lv<32> > ref_patch_dy_23_40_4_fu_12220;
    sc_signal< sc_lv<32> > ref_patch_dy_23_41_4_fu_12224;
    sc_signal< sc_lv<32> > ref_patch_dy_23_42_4_fu_12228;
    sc_signal< sc_lv<32> > ref_patch_dy_23_43_4_fu_12232;
    sc_signal< sc_lv<32> > ref_patch_dy_23_44_4_fu_12236;
    sc_signal< sc_lv<32> > ref_patch_dy_23_45_4_fu_12240;
    sc_signal< sc_lv<32> > ref_patch_dy_23_46_4_fu_12244;
    sc_signal< sc_lv<32> > ref_patch_dy_23_47_4_fu_12248;
    sc_signal< sc_lv<32> > ref_patch_dy_23_48_4_fu_12252;
    sc_signal< sc_lv<32> > ref_patch_dy_23_49_4_fu_12256;
    sc_signal< sc_lv<32> > ref_patch_dy_23_50_4_fu_12260;
    sc_signal< sc_lv<32> > ref_patch_dy_23_51_4_fu_12264;
    sc_signal< sc_lv<32> > ref_patch_dy_23_52_4_fu_12268;
    sc_signal< sc_lv<32> > ref_patch_dy_23_53_4_fu_12272;
    sc_signal< sc_lv<32> > ref_patch_dy_23_54_4_fu_12276;
    sc_signal< sc_lv<32> > ref_patch_dy_23_55_4_fu_12280;
    sc_signal< sc_lv<32> > ref_patch_dy_23_56_4_fu_12284;
    sc_signal< sc_lv<32> > ref_patch_dy_23_57_4_fu_12288;
    sc_signal< sc_lv<32> > ref_patch_dy_23_58_4_fu_12292;
    sc_signal< sc_lv<32> > ref_patch_dy_23_59_4_fu_12296;
    sc_signal< sc_lv<32> > ref_patch_dy_23_60_4_fu_12300;
    sc_signal< sc_lv<32> > ref_patch_dy_23_61_4_fu_12304;
    sc_signal< sc_lv<32> > ref_patch_dy_23_62_4_fu_12308;
    sc_signal< sc_lv<32> > ref_patch_dy_23_63_4_fu_12312;
    sc_signal< sc_lv<32> > ref_patch_dy_23_0_4_fu_12316;
    sc_signal< sc_lv<32> > ref_patch_dy_23_1_4_fu_12320;
    sc_signal< sc_lv<32> > ref_patch_dy_23_2_4_fu_12324;
    sc_signal< sc_lv<32> > ref_patch_dy_23_3_4_fu_12328;
    sc_signal< sc_lv<32> > ref_patch_dy_23_4_4_fu_12332;
    sc_signal< sc_lv<32> > ref_patch_dy_23_5_4_fu_12336;
    sc_signal< sc_lv<32> > ref_patch_dy_23_6_4_fu_12340;
    sc_signal< sc_lv<32> > ref_patch_dy_23_7_4_fu_12344;
    sc_signal< sc_lv<32> > ref_patch_dy_23_8_4_fu_12348;
    sc_signal< sc_lv<32> > ref_patch_dy_23_9_4_fu_12352;
    sc_signal< sc_lv<32> > ref_patch_dy_23_10_5_fu_12356;
    sc_signal< sc_lv<32> > ref_patch_dy_23_11_5_fu_12360;
    sc_signal< sc_lv<32> > ref_patch_dy_23_12_5_fu_12364;
    sc_signal< sc_lv<32> > ref_patch_dy_23_13_5_fu_12368;
    sc_signal< sc_lv<32> > ref_patch_dy_23_14_5_fu_12372;
    sc_signal< sc_lv<32> > ref_patch_dy_23_15_5_fu_12376;
    sc_signal< sc_lv<32> > ref_patch_dy_23_16_5_fu_12380;
    sc_signal< sc_lv<32> > ref_patch_dy_23_17_5_fu_12384;
    sc_signal< sc_lv<32> > ref_patch_dy_23_18_5_fu_12388;
    sc_signal< sc_lv<32> > ref_patch_dy_23_19_5_fu_12392;
    sc_signal< sc_lv<32> > ref_patch_dy_23_20_5_fu_12396;
    sc_signal< sc_lv<32> > ref_patch_dy_23_21_5_fu_12400;
    sc_signal< sc_lv<32> > ref_patch_dy_23_22_5_fu_12404;
    sc_signal< sc_lv<32> > ref_patch_dy_23_23_5_fu_12408;
    sc_signal< sc_lv<32> > ref_patch_dy_23_24_5_fu_12412;
    sc_signal< sc_lv<32> > ref_patch_dy_23_25_5_fu_12416;
    sc_signal< sc_lv<32> > ref_patch_dy_23_26_5_fu_12420;
    sc_signal< sc_lv<32> > ref_patch_dy_23_27_5_fu_12424;
    sc_signal< sc_lv<32> > ref_patch_dy_23_28_5_fu_12428;
    sc_signal< sc_lv<32> > ref_patch_dy_23_29_5_fu_12432;
    sc_signal< sc_lv<32> > ref_patch_dy_23_30_5_fu_12436;
    sc_signal< sc_lv<32> > ref_patch_dy_23_31_5_fu_12440;
    sc_signal< sc_lv<32> > ref_patch_dy_23_32_5_fu_12444;
    sc_signal< sc_lv<32> > ref_patch_dy_23_33_5_fu_12448;
    sc_signal< sc_lv<32> > ref_patch_dy_23_34_5_fu_12452;
    sc_signal< sc_lv<32> > ref_patch_dy_23_35_5_fu_12456;
    sc_signal< sc_lv<32> > ref_patch_dy_23_36_5_fu_12460;
    sc_signal< sc_lv<32> > ref_patch_dy_23_37_5_fu_12464;
    sc_signal< sc_lv<32> > ref_patch_dy_23_38_5_fu_12468;
    sc_signal< sc_lv<32> > ref_patch_dy_23_39_5_fu_12472;
    sc_signal< sc_lv<32> > ref_patch_dy_23_40_5_fu_12476;
    sc_signal< sc_lv<32> > ref_patch_dy_23_41_5_fu_12480;
    sc_signal< sc_lv<32> > ref_patch_dy_23_42_5_fu_12484;
    sc_signal< sc_lv<32> > ref_patch_dy_23_43_5_fu_12488;
    sc_signal< sc_lv<32> > ref_patch_dy_23_44_5_fu_12492;
    sc_signal< sc_lv<32> > ref_patch_dy_23_45_5_fu_12496;
    sc_signal< sc_lv<32> > ref_patch_dy_23_46_5_fu_12500;
    sc_signal< sc_lv<32> > ref_patch_dy_23_47_5_fu_12504;
    sc_signal< sc_lv<32> > ref_patch_dy_23_48_5_fu_12508;
    sc_signal< sc_lv<32> > ref_patch_dy_23_49_5_fu_12512;
    sc_signal< sc_lv<32> > ref_patch_dy_23_50_5_fu_12516;
    sc_signal< sc_lv<32> > ref_patch_dy_23_51_5_fu_12520;
    sc_signal< sc_lv<32> > ref_patch_dy_23_52_5_fu_12524;
    sc_signal< sc_lv<32> > ref_patch_dy_23_53_5_fu_12528;
    sc_signal< sc_lv<32> > ref_patch_dy_23_54_5_fu_12532;
    sc_signal< sc_lv<32> > ref_patch_dy_23_55_5_fu_12536;
    sc_signal< sc_lv<32> > ref_patch_dy_23_56_5_fu_12540;
    sc_signal< sc_lv<32> > ref_patch_dy_23_57_5_fu_12544;
    sc_signal< sc_lv<32> > ref_patch_dy_23_58_5_fu_12548;
    sc_signal< sc_lv<32> > ref_patch_dy_23_59_5_fu_12552;
    sc_signal< sc_lv<32> > ref_patch_dy_23_60_5_fu_12556;
    sc_signal< sc_lv<32> > ref_patch_dy_23_61_5_fu_12560;
    sc_signal< sc_lv<32> > ref_patch_dy_23_62_5_fu_12564;
    sc_signal< sc_lv<32> > ref_patch_dy_23_63_5_fu_12568;
    sc_signal< sc_lv<32> > ref_patch_dy_23_0_5_fu_12572;
    sc_signal< sc_lv<32> > ref_patch_dy_23_1_5_fu_12576;
    sc_signal< sc_lv<32> > ref_patch_dy_23_2_5_fu_12580;
    sc_signal< sc_lv<32> > ref_patch_dy_23_3_5_fu_12584;
    sc_signal< sc_lv<32> > ref_patch_dy_23_4_5_fu_12588;
    sc_signal< sc_lv<32> > ref_patch_dy_23_5_5_fu_12592;
    sc_signal< sc_lv<32> > ref_patch_dy_23_6_5_fu_12596;
    sc_signal< sc_lv<32> > ref_patch_dy_23_7_5_fu_12600;
    sc_signal< sc_lv<32> > ref_patch_dy_23_8_5_fu_12604;
    sc_signal< sc_lv<32> > ref_patch_dy_23_9_5_fu_12608;
    sc_signal< sc_lv<32> > ref_patch_dy_23_10_6_fu_12612;
    sc_signal< sc_lv<32> > ref_patch_dy_23_11_6_fu_12616;
    sc_signal< sc_lv<32> > ref_patch_dy_23_12_6_fu_12620;
    sc_signal< sc_lv<32> > ref_patch_dy_23_13_6_fu_12624;
    sc_signal< sc_lv<32> > ref_patch_dy_23_14_6_fu_12628;
    sc_signal< sc_lv<32> > ref_patch_dy_23_15_6_fu_12632;
    sc_signal< sc_lv<32> > ref_patch_dy_23_16_6_fu_12636;
    sc_signal< sc_lv<32> > ref_patch_dy_23_17_6_fu_12640;
    sc_signal< sc_lv<32> > ref_patch_dy_23_18_6_fu_12644;
    sc_signal< sc_lv<32> > ref_patch_dy_23_19_6_fu_12648;
    sc_signal< sc_lv<32> > ref_patch_dy_23_20_6_fu_12652;
    sc_signal< sc_lv<32> > ref_patch_dy_23_21_6_fu_12656;
    sc_signal< sc_lv<32> > ref_patch_dy_23_22_6_fu_12660;
    sc_signal< sc_lv<32> > ref_patch_dy_23_23_6_fu_12664;
    sc_signal< sc_lv<32> > ref_patch_dy_23_24_6_fu_12668;
    sc_signal< sc_lv<32> > ref_patch_dy_23_25_6_fu_12672;
    sc_signal< sc_lv<32> > ref_patch_dy_23_26_6_fu_12676;
    sc_signal< sc_lv<32> > ref_patch_dy_23_27_6_fu_12680;
    sc_signal< sc_lv<32> > ref_patch_dy_23_28_6_fu_12684;
    sc_signal< sc_lv<32> > ref_patch_dy_23_29_6_fu_12688;
    sc_signal< sc_lv<32> > ref_patch_dy_23_30_6_fu_12692;
    sc_signal< sc_lv<32> > ref_patch_dy_23_31_6_fu_12696;
    sc_signal< sc_lv<32> > ref_patch_dy_23_32_6_fu_12700;
    sc_signal< sc_lv<32> > ref_patch_dy_23_33_6_fu_12704;
    sc_signal< sc_lv<32> > ref_patch_dy_23_34_6_fu_12708;
    sc_signal< sc_lv<32> > ref_patch_dy_23_35_6_fu_12712;
    sc_signal< sc_lv<32> > ref_patch_dy_23_36_6_fu_12716;
    sc_signal< sc_lv<32> > ref_patch_dy_23_37_6_fu_12720;
    sc_signal< sc_lv<32> > ref_patch_dy_23_38_6_fu_12724;
    sc_signal< sc_lv<32> > ref_patch_dy_23_39_6_fu_12728;
    sc_signal< sc_lv<32> > ref_patch_dy_23_40_6_fu_12732;
    sc_signal< sc_lv<32> > ref_patch_dy_23_41_6_fu_12736;
    sc_signal< sc_lv<32> > ref_patch_dy_23_42_6_fu_12740;
    sc_signal< sc_lv<32> > ref_patch_dy_23_43_6_fu_12744;
    sc_signal< sc_lv<32> > ref_patch_dy_23_44_6_fu_12748;
    sc_signal< sc_lv<32> > ref_patch_dy_23_45_6_fu_12752;
    sc_signal< sc_lv<32> > ref_patch_dy_23_46_6_fu_12756;
    sc_signal< sc_lv<32> > ref_patch_dy_23_47_6_fu_12760;
    sc_signal< sc_lv<32> > ref_patch_dy_23_48_6_fu_12764;
    sc_signal< sc_lv<32> > ref_patch_dy_23_49_6_fu_12768;
    sc_signal< sc_lv<32> > ref_patch_dy_23_50_6_fu_12772;
    sc_signal< sc_lv<32> > ref_patch_dy_23_51_6_fu_12776;
    sc_signal< sc_lv<32> > ref_patch_dy_23_52_6_fu_12780;
    sc_signal< sc_lv<32> > ref_patch_dy_23_53_6_fu_12784;
    sc_signal< sc_lv<32> > ref_patch_dy_23_54_6_fu_12788;
    sc_signal< sc_lv<32> > ref_patch_dy_23_55_6_fu_12792;
    sc_signal< sc_lv<32> > ref_patch_dy_23_56_6_fu_12796;
    sc_signal< sc_lv<32> > ref_patch_dy_23_57_6_fu_12800;
    sc_signal< sc_lv<32> > ref_patch_dy_23_58_6_fu_12804;
    sc_signal< sc_lv<32> > ref_patch_dy_23_59_6_fu_12808;
    sc_signal< sc_lv<32> > ref_patch_dy_23_60_6_fu_12812;
    sc_signal< sc_lv<32> > ref_patch_dy_23_61_6_fu_12816;
    sc_signal< sc_lv<32> > ref_patch_dy_23_62_6_fu_12820;
    sc_signal< sc_lv<32> > ref_patch_dy_23_63_6_fu_12824;
    sc_signal< sc_lv<32> > ref_patch_dy_23_0_6_fu_12828;
    sc_signal< sc_lv<32> > ref_patch_dy_23_1_6_fu_12832;
    sc_signal< sc_lv<32> > ref_patch_dy_23_2_6_fu_12836;
    sc_signal< sc_lv<32> > ref_patch_dy_23_3_6_fu_12840;
    sc_signal< sc_lv<32> > ref_patch_dy_23_4_6_fu_12844;
    sc_signal< sc_lv<32> > ref_patch_dy_23_5_6_fu_12848;
    sc_signal< sc_lv<32> > ref_patch_dy_23_6_6_fu_12852;
    sc_signal< sc_lv<32> > ref_patch_dy_23_7_6_fu_12856;
    sc_signal< sc_lv<32> > ref_patch_dy_23_8_6_fu_12860;
    sc_signal< sc_lv<32> > ref_patch_dy_23_9_6_fu_12864;
    sc_signal< sc_lv<32> > ref_patch_dy_23_10_7_fu_12868;
    sc_signal< sc_lv<32> > ref_patch_dy_23_11_7_fu_12872;
    sc_signal< sc_lv<32> > ref_patch_dy_23_12_7_fu_12876;
    sc_signal< sc_lv<32> > ref_patch_dy_23_13_7_fu_12880;
    sc_signal< sc_lv<32> > ref_patch_dy_23_14_7_fu_12884;
    sc_signal< sc_lv<32> > ref_patch_dy_23_15_7_fu_12888;
    sc_signal< sc_lv<32> > ref_patch_dy_23_16_7_fu_12892;
    sc_signal< sc_lv<32> > ref_patch_dy_23_17_7_fu_12896;
    sc_signal< sc_lv<32> > ref_patch_dy_23_18_7_fu_12900;
    sc_signal< sc_lv<32> > ref_patch_dy_23_19_7_fu_12904;
    sc_signal< sc_lv<32> > ref_patch_dy_23_20_7_fu_12908;
    sc_signal< sc_lv<32> > ref_patch_dy_23_21_7_fu_12912;
    sc_signal< sc_lv<32> > ref_patch_dy_23_22_7_fu_12916;
    sc_signal< sc_lv<32> > ref_patch_dy_23_23_7_fu_12920;
    sc_signal< sc_lv<32> > ref_patch_dy_23_24_7_fu_12924;
    sc_signal< sc_lv<32> > ref_patch_dy_23_25_7_fu_12928;
    sc_signal< sc_lv<32> > ref_patch_dy_23_26_7_fu_12932;
    sc_signal< sc_lv<32> > ref_patch_dy_23_27_7_fu_12936;
    sc_signal< sc_lv<32> > ref_patch_dy_23_28_7_fu_12940;
    sc_signal< sc_lv<32> > ref_patch_dy_23_29_7_fu_12944;
    sc_signal< sc_lv<32> > ref_patch_dy_23_30_7_fu_12948;
    sc_signal< sc_lv<32> > ref_patch_dy_23_31_7_fu_12952;
    sc_signal< sc_lv<32> > ref_patch_dy_23_32_7_fu_12956;
    sc_signal< sc_lv<32> > ref_patch_dy_23_33_7_fu_12960;
    sc_signal< sc_lv<32> > ref_patch_dy_23_34_7_fu_12964;
    sc_signal< sc_lv<32> > ref_patch_dy_23_35_7_fu_12968;
    sc_signal< sc_lv<32> > ref_patch_dy_23_36_7_fu_12972;
    sc_signal< sc_lv<32> > ref_patch_dy_23_37_7_fu_12976;
    sc_signal< sc_lv<32> > ref_patch_dy_23_38_7_fu_12980;
    sc_signal< sc_lv<32> > ref_patch_dy_23_39_7_fu_12984;
    sc_signal< sc_lv<32> > ref_patch_dy_23_40_7_fu_12988;
    sc_signal< sc_lv<32> > ref_patch_dy_23_41_7_fu_12992;
    sc_signal< sc_lv<32> > ref_patch_dy_23_42_7_fu_12996;
    sc_signal< sc_lv<32> > ref_patch_dy_23_43_7_fu_13000;
    sc_signal< sc_lv<32> > ref_patch_dy_23_44_7_fu_13004;
    sc_signal< sc_lv<32> > ref_patch_dy_23_45_7_fu_13008;
    sc_signal< sc_lv<32> > ref_patch_dy_23_46_7_fu_13012;
    sc_signal< sc_lv<32> > ref_patch_dy_23_47_7_fu_13016;
    sc_signal< sc_lv<32> > ref_patch_dy_23_48_7_fu_13020;
    sc_signal< sc_lv<32> > ref_patch_dy_23_49_7_fu_13024;
    sc_signal< sc_lv<32> > ref_patch_dy_23_50_7_fu_13028;
    sc_signal< sc_lv<32> > ref_patch_dy_23_51_7_fu_13032;
    sc_signal< sc_lv<32> > ref_patch_dy_23_52_7_fu_13036;
    sc_signal< sc_lv<32> > ref_patch_dy_23_53_7_fu_13040;
    sc_signal< sc_lv<32> > ref_patch_dy_23_54_7_fu_13044;
    sc_signal< sc_lv<32> > ref_patch_dy_23_55_7_fu_13048;
    sc_signal< sc_lv<32> > ref_patch_dy_23_56_7_fu_13052;
    sc_signal< sc_lv<32> > ref_patch_dy_23_57_7_fu_13056;
    sc_signal< sc_lv<32> > ref_patch_dy_23_58_7_fu_13060;
    sc_signal< sc_lv<32> > ref_patch_dy_23_59_7_fu_13064;
    sc_signal< sc_lv<32> > ref_patch_dy_23_60_7_fu_13068;
    sc_signal< sc_lv<32> > ref_patch_dy_23_61_7_fu_13072;
    sc_signal< sc_lv<32> > ref_patch_dy_23_62_7_fu_13076;
    sc_signal< sc_lv<32> > ref_patch_dy_23_63_7_fu_13080;
    sc_signal< sc_lv<32> > ref_patch_dy_23_0_7_fu_13084;
    sc_signal< sc_lv<32> > ref_patch_dy_23_1_7_fu_13088;
    sc_signal< sc_lv<32> > ref_patch_dy_23_2_7_fu_13092;
    sc_signal< sc_lv<32> > ref_patch_dy_23_3_7_fu_13096;
    sc_signal< sc_lv<32> > ref_patch_dy_23_4_7_fu_13100;
    sc_signal< sc_lv<32> > ref_patch_dy_23_5_7_fu_13104;
    sc_signal< sc_lv<32> > ref_patch_dy_23_6_7_fu_13108;
    sc_signal< sc_lv<32> > ref_patch_dy_23_7_7_fu_13112;
    sc_signal< sc_lv<32> > ref_patch_dy_23_8_7_fu_13116;
    sc_signal< sc_lv<32> > ref_patch_dy_23_9_7_fu_13120;
    sc_signal< sc_lv<32> > ref_patch_dy_23_10_8_fu_13124;
    sc_signal< sc_lv<32> > ref_patch_dy_23_11_8_fu_13128;
    sc_signal< sc_lv<32> > ref_patch_dy_23_12_8_fu_13132;
    sc_signal< sc_lv<32> > ref_patch_dy_23_13_8_fu_13136;
    sc_signal< sc_lv<32> > ref_patch_dy_23_14_8_fu_13140;
    sc_signal< sc_lv<32> > ref_patch_dy_23_15_8_fu_13144;
    sc_signal< sc_lv<32> > ref_patch_dy_23_16_8_fu_13148;
    sc_signal< sc_lv<32> > ref_patch_dy_23_17_8_fu_13152;
    sc_signal< sc_lv<32> > ref_patch_dy_23_18_8_fu_13156;
    sc_signal< sc_lv<32> > ref_patch_dy_23_19_8_fu_13160;
    sc_signal< sc_lv<32> > ref_patch_dy_23_20_8_fu_13164;
    sc_signal< sc_lv<32> > ref_patch_dy_23_21_8_fu_13168;
    sc_signal< sc_lv<32> > ref_patch_dy_23_22_8_fu_13172;
    sc_signal< sc_lv<32> > ref_patch_dy_23_23_8_fu_13176;
    sc_signal< sc_lv<32> > ref_patch_dy_23_24_8_fu_13180;
    sc_signal< sc_lv<32> > ref_patch_dy_23_25_8_fu_13184;
    sc_signal< sc_lv<32> > ref_patch_dy_23_26_8_fu_13188;
    sc_signal< sc_lv<32> > ref_patch_dy_23_27_8_fu_13192;
    sc_signal< sc_lv<32> > ref_patch_dy_23_28_8_fu_13196;
    sc_signal< sc_lv<32> > ref_patch_dy_23_29_8_fu_13200;
    sc_signal< sc_lv<32> > ref_patch_dy_23_30_8_fu_13204;
    sc_signal< sc_lv<32> > ref_patch_dy_23_31_8_fu_13208;
    sc_signal< sc_lv<32> > ref_patch_dy_23_32_8_fu_13212;
    sc_signal< sc_lv<32> > ref_patch_dy_23_33_8_fu_13216;
    sc_signal< sc_lv<32> > ref_patch_dy_23_34_8_fu_13220;
    sc_signal< sc_lv<32> > ref_patch_dy_23_35_8_fu_13224;
    sc_signal< sc_lv<32> > ref_patch_dy_23_36_8_fu_13228;
    sc_signal< sc_lv<32> > ref_patch_dy_23_37_8_fu_13232;
    sc_signal< sc_lv<32> > ref_patch_dy_23_38_8_fu_13236;
    sc_signal< sc_lv<32> > ref_patch_dy_23_39_8_fu_13240;
    sc_signal< sc_lv<32> > ref_patch_dy_23_40_8_fu_13244;
    sc_signal< sc_lv<32> > ref_patch_dy_23_41_8_fu_13248;
    sc_signal< sc_lv<32> > ref_patch_dy_23_42_8_fu_13252;
    sc_signal< sc_lv<32> > ref_patch_dy_23_43_8_fu_13256;
    sc_signal< sc_lv<32> > ref_patch_dy_23_44_8_fu_13260;
    sc_signal< sc_lv<32> > ref_patch_dy_23_45_8_fu_13264;
    sc_signal< sc_lv<32> > ref_patch_dy_23_46_8_fu_13268;
    sc_signal< sc_lv<32> > ref_patch_dy_23_47_8_fu_13272;
    sc_signal< sc_lv<32> > ref_patch_dy_23_48_8_fu_13276;
    sc_signal< sc_lv<32> > ref_patch_dy_23_49_8_fu_13280;
    sc_signal< sc_lv<32> > ref_patch_dy_23_50_8_fu_13284;
    sc_signal< sc_lv<32> > ref_patch_dy_23_51_8_fu_13288;
    sc_signal< sc_lv<32> > ref_patch_dy_23_52_8_fu_13292;
    sc_signal< sc_lv<32> > ref_patch_dy_23_53_8_fu_13296;
    sc_signal< sc_lv<32> > ref_patch_dy_23_54_8_fu_13300;
    sc_signal< sc_lv<32> > ref_patch_dy_23_55_8_fu_13304;
    sc_signal< sc_lv<32> > ref_patch_dy_23_56_8_fu_13308;
    sc_signal< sc_lv<32> > ref_patch_dy_23_57_8_fu_13312;
    sc_signal< sc_lv<32> > ref_patch_dy_23_58_8_fu_13316;
    sc_signal< sc_lv<32> > ref_patch_dy_23_59_8_fu_13320;
    sc_signal< sc_lv<32> > ref_patch_dy_23_60_8_fu_13324;
    sc_signal< sc_lv<32> > ref_patch_dy_23_61_8_fu_13328;
    sc_signal< sc_lv<32> > ref_patch_dy_23_62_8_fu_13332;
    sc_signal< sc_lv<32> > ref_patch_dy_23_63_8_fu_13336;
    sc_signal< sc_lv<32> > ref_patch_dy_23_0_8_fu_13340;
    sc_signal< sc_lv<32> > ref_patch_dy_23_1_8_fu_13344;
    sc_signal< sc_lv<32> > ref_patch_dy_23_2_8_fu_13348;
    sc_signal< sc_lv<32> > ref_patch_dy_23_3_8_fu_13352;
    sc_signal< sc_lv<32> > ref_patch_dy_23_4_8_fu_13356;
    sc_signal< sc_lv<32> > ref_patch_dy_23_5_8_fu_13360;
    sc_signal< sc_lv<32> > ref_patch_dy_23_6_8_fu_13364;
    sc_signal< sc_lv<32> > ref_patch_dy_23_7_8_fu_13368;
    sc_signal< sc_lv<32> > ref_patch_dy_23_8_8_fu_13372;
    sc_signal< sc_lv<32> > ref_patch_dy_23_9_8_fu_13376;
    sc_signal< sc_lv<32> > ref_patch_dy_23_10_9_fu_13380;
    sc_signal< sc_lv<32> > ref_patch_dy_23_11_9_fu_13384;
    sc_signal< sc_lv<32> > ref_patch_dy_23_12_9_fu_13388;
    sc_signal< sc_lv<32> > ref_patch_dy_23_13_9_fu_13392;
    sc_signal< sc_lv<32> > ref_patch_dy_23_14_9_fu_13396;
    sc_signal< sc_lv<32> > ref_patch_dy_23_15_9_fu_13400;
    sc_signal< sc_lv<32> > ref_patch_dy_23_16_9_fu_13404;
    sc_signal< sc_lv<32> > ref_patch_dy_23_17_9_fu_13408;
    sc_signal< sc_lv<32> > ref_patch_dy_23_18_9_fu_13412;
    sc_signal< sc_lv<32> > ref_patch_dy_23_19_9_fu_13416;
    sc_signal< sc_lv<32> > ref_patch_dy_23_20_9_fu_13420;
    sc_signal< sc_lv<32> > ref_patch_dy_23_21_9_fu_13424;
    sc_signal< sc_lv<32> > ref_patch_dy_23_22_9_fu_13428;
    sc_signal< sc_lv<32> > ref_patch_dy_23_23_9_fu_13432;
    sc_signal< sc_lv<32> > ref_patch_dy_23_24_9_fu_13436;
    sc_signal< sc_lv<32> > ref_patch_dy_23_25_9_fu_13440;
    sc_signal< sc_lv<32> > ref_patch_dy_23_26_9_fu_13444;
    sc_signal< sc_lv<32> > ref_patch_dy_23_27_9_fu_13448;
    sc_signal< sc_lv<32> > ref_patch_dy_23_28_9_fu_13452;
    sc_signal< sc_lv<32> > ref_patch_dy_23_29_9_fu_13456;
    sc_signal< sc_lv<32> > ref_patch_dy_23_30_9_fu_13460;
    sc_signal< sc_lv<32> > ref_patch_dy_23_31_9_fu_13464;
    sc_signal< sc_lv<32> > ref_patch_dy_23_32_9_fu_13468;
    sc_signal< sc_lv<32> > ref_patch_dy_23_33_9_fu_13472;
    sc_signal< sc_lv<32> > ref_patch_dy_23_34_9_fu_13476;
    sc_signal< sc_lv<32> > ref_patch_dy_23_35_9_fu_13480;
    sc_signal< sc_lv<32> > ref_patch_dy_23_36_9_fu_13484;
    sc_signal< sc_lv<32> > ref_patch_dy_23_37_9_fu_13488;
    sc_signal< sc_lv<32> > ref_patch_dy_23_38_9_fu_13492;
    sc_signal< sc_lv<32> > ref_patch_dy_23_39_9_fu_13496;
    sc_signal< sc_lv<32> > ref_patch_dy_23_40_9_fu_13500;
    sc_signal< sc_lv<32> > ref_patch_dy_23_41_9_fu_13504;
    sc_signal< sc_lv<32> > ref_patch_dy_23_42_9_fu_13508;
    sc_signal< sc_lv<32> > ref_patch_dy_23_43_9_fu_13512;
    sc_signal< sc_lv<32> > ref_patch_dy_23_44_9_fu_13516;
    sc_signal< sc_lv<32> > ref_patch_dy_23_45_9_fu_13520;
    sc_signal< sc_lv<32> > ref_patch_dy_23_46_9_fu_13524;
    sc_signal< sc_lv<32> > ref_patch_dy_23_47_9_fu_13528;
    sc_signal< sc_lv<32> > ref_patch_dy_23_48_9_fu_13532;
    sc_signal< sc_lv<32> > ref_patch_dy_23_49_9_fu_13536;
    sc_signal< sc_lv<32> > ref_patch_dy_23_50_9_fu_13540;
    sc_signal< sc_lv<32> > ref_patch_dy_23_51_9_fu_13544;
    sc_signal< sc_lv<32> > ref_patch_dy_23_52_9_fu_13548;
    sc_signal< sc_lv<32> > ref_patch_dy_23_53_9_fu_13552;
    sc_signal< sc_lv<32> > ref_patch_dy_23_54_9_fu_13556;
    sc_signal< sc_lv<32> > ref_patch_dy_23_55_9_fu_13560;
    sc_signal< sc_lv<32> > ref_patch_dy_23_56_9_fu_13564;
    sc_signal< sc_lv<32> > ref_patch_dy_23_57_9_fu_13568;
    sc_signal< sc_lv<32> > ref_patch_dy_23_58_9_fu_13572;
    sc_signal< sc_lv<32> > ref_patch_dy_23_59_9_fu_13576;
    sc_signal< sc_lv<32> > ref_patch_dy_23_60_9_fu_13580;
    sc_signal< sc_lv<32> > ref_patch_dy_23_61_9_fu_13584;
    sc_signal< sc_lv<32> > ref_patch_dy_23_62_9_fu_13588;
    sc_signal< sc_lv<32> > ref_patch_dy_23_63_9_fu_13592;
    sc_signal< sc_lv<32> > ref_patch_dy_23_0_9_fu_13596;
    sc_signal< sc_lv<32> > ref_patch_dy_23_1_9_fu_13600;
    sc_signal< sc_lv<32> > ref_patch_dy_23_2_9_fu_13604;
    sc_signal< sc_lv<32> > ref_patch_dy_23_3_9_fu_13608;
    sc_signal< sc_lv<32> > ref_patch_dy_23_4_9_fu_13612;
    sc_signal< sc_lv<32> > ref_patch_dy_23_5_9_fu_13616;
    sc_signal< sc_lv<32> > ref_patch_dy_23_6_9_fu_13620;
    sc_signal< sc_lv<32> > ref_patch_dy_23_7_9_fu_13624;
    sc_signal< sc_lv<32> > ref_patch_dy_23_8_9_fu_13628;
    sc_signal< sc_lv<32> > ref_patch_dy_23_9_9_fu_13632;
    sc_signal< sc_lv<32> > ref_patch_dy_23_10_10_fu_13636;
    sc_signal< sc_lv<32> > ref_patch_dy_23_11_10_fu_13640;
    sc_signal< sc_lv<32> > ref_patch_dy_23_12_10_fu_13644;
    sc_signal< sc_lv<32> > ref_patch_dy_23_13_10_fu_13648;
    sc_signal< sc_lv<32> > ref_patch_dy_23_14_10_fu_13652;
    sc_signal< sc_lv<32> > ref_patch_dy_23_15_10_fu_13656;
    sc_signal< sc_lv<32> > ref_patch_dy_23_16_10_fu_13660;
    sc_signal< sc_lv<32> > ref_patch_dy_23_17_10_fu_13664;
    sc_signal< sc_lv<32> > ref_patch_dy_23_18_10_fu_13668;
    sc_signal< sc_lv<32> > ref_patch_dy_23_19_10_fu_13672;
    sc_signal< sc_lv<32> > ref_patch_dy_23_20_10_fu_13676;
    sc_signal< sc_lv<32> > ref_patch_dy_23_21_10_fu_13680;
    sc_signal< sc_lv<32> > ref_patch_dy_23_22_10_fu_13684;
    sc_signal< sc_lv<32> > ref_patch_dy_23_23_10_fu_13688;
    sc_signal< sc_lv<32> > ref_patch_dy_23_24_10_fu_13692;
    sc_signal< sc_lv<32> > ref_patch_dy_23_25_10_fu_13696;
    sc_signal< sc_lv<32> > ref_patch_dy_23_26_10_fu_13700;
    sc_signal< sc_lv<32> > ref_patch_dy_23_27_10_fu_13704;
    sc_signal< sc_lv<32> > ref_patch_dy_23_28_10_fu_13708;
    sc_signal< sc_lv<32> > ref_patch_dy_23_29_10_fu_13712;
    sc_signal< sc_lv<32> > ref_patch_dy_23_30_10_fu_13716;
    sc_signal< sc_lv<32> > ref_patch_dy_23_31_10_fu_13720;
    sc_signal< sc_lv<32> > ref_patch_dy_23_32_10_fu_13724;
    sc_signal< sc_lv<32> > ref_patch_dy_23_33_10_fu_13728;
    sc_signal< sc_lv<32> > ref_patch_dy_23_34_10_fu_13732;
    sc_signal< sc_lv<32> > ref_patch_dy_23_35_10_fu_13736;
    sc_signal< sc_lv<32> > ref_patch_dy_23_36_10_fu_13740;
    sc_signal< sc_lv<32> > ref_patch_dy_23_37_10_fu_13744;
    sc_signal< sc_lv<32> > ref_patch_dy_23_38_10_fu_13748;
    sc_signal< sc_lv<32> > ref_patch_dy_23_39_10_fu_13752;
    sc_signal< sc_lv<32> > ref_patch_dy_23_40_10_fu_13756;
    sc_signal< sc_lv<32> > ref_patch_dy_23_41_10_fu_13760;
    sc_signal< sc_lv<32> > ref_patch_dy_23_42_10_fu_13764;
    sc_signal< sc_lv<32> > ref_patch_dy_23_43_10_fu_13768;
    sc_signal< sc_lv<32> > ref_patch_dy_23_44_10_fu_13772;
    sc_signal< sc_lv<32> > ref_patch_dy_23_45_10_fu_13776;
    sc_signal< sc_lv<32> > ref_patch_dy_23_46_10_fu_13780;
    sc_signal< sc_lv<32> > ref_patch_dy_23_47_10_fu_13784;
    sc_signal< sc_lv<32> > ref_patch_dy_23_48_10_fu_13788;
    sc_signal< sc_lv<32> > ref_patch_dy_23_49_10_fu_13792;
    sc_signal< sc_lv<32> > ref_patch_dy_23_50_10_fu_13796;
    sc_signal< sc_lv<32> > ref_patch_dy_23_51_10_fu_13800;
    sc_signal< sc_lv<32> > ref_patch_dy_23_52_10_fu_13804;
    sc_signal< sc_lv<32> > ref_patch_dy_23_53_10_fu_13808;
    sc_signal< sc_lv<32> > ref_patch_dy_23_54_10_fu_13812;
    sc_signal< sc_lv<32> > ref_patch_dy_23_55_10_fu_13816;
    sc_signal< sc_lv<32> > ref_patch_dy_23_56_10_fu_13820;
    sc_signal< sc_lv<32> > ref_patch_dy_23_57_10_fu_13824;
    sc_signal< sc_lv<32> > ref_patch_dy_23_58_10_fu_13828;
    sc_signal< sc_lv<32> > ref_patch_dy_23_59_10_fu_13832;
    sc_signal< sc_lv<32> > ref_patch_dy_23_60_10_fu_13836;
    sc_signal< sc_lv<32> > ref_patch_dy_23_61_10_fu_13840;
    sc_signal< sc_lv<32> > ref_patch_dy_23_62_10_fu_13844;
    sc_signal< sc_lv<32> > ref_patch_dy_23_63_10_fu_13848;
    sc_signal< sc_lv<32> > ref_patch_dy_23_0_10_fu_13852;
    sc_signal< sc_lv<32> > ref_patch_dy_23_1_10_fu_13856;
    sc_signal< sc_lv<32> > ref_patch_dy_23_2_10_fu_13860;
    sc_signal< sc_lv<32> > ref_patch_dy_23_3_10_fu_13864;
    sc_signal< sc_lv<32> > ref_patch_dy_23_4_10_fu_13868;
    sc_signal< sc_lv<32> > ref_patch_dy_23_5_10_fu_13872;
    sc_signal< sc_lv<32> > ref_patch_dy_23_6_10_fu_13876;
    sc_signal< sc_lv<32> > ref_patch_dy_23_7_10_fu_13880;
    sc_signal< sc_lv<32> > ref_patch_dy_23_8_10_fu_13884;
    sc_signal< sc_lv<32> > ref_patch_dy_23_9_10_fu_13888;
    sc_signal< sc_lv<32> > ref_patch_dy_23_10_11_fu_13892;
    sc_signal< sc_lv<32> > ref_patch_dy_23_11_11_fu_13896;
    sc_signal< sc_lv<32> > ref_patch_dy_23_12_11_fu_13900;
    sc_signal< sc_lv<32> > ref_patch_dy_23_13_11_fu_13904;
    sc_signal< sc_lv<32> > ref_patch_dy_23_14_11_fu_13908;
    sc_signal< sc_lv<32> > ref_patch_dy_23_15_11_fu_13912;
    sc_signal< sc_lv<32> > ref_patch_dy_23_16_11_fu_13916;
    sc_signal< sc_lv<32> > ref_patch_dy_23_17_11_fu_13920;
    sc_signal< sc_lv<32> > ref_patch_dy_23_18_11_fu_13924;
    sc_signal< sc_lv<32> > ref_patch_dy_23_19_11_fu_13928;
    sc_signal< sc_lv<32> > ref_patch_dy_23_20_11_fu_13932;
    sc_signal< sc_lv<32> > ref_patch_dy_23_21_11_fu_13936;
    sc_signal< sc_lv<32> > ref_patch_dy_23_22_11_fu_13940;
    sc_signal< sc_lv<32> > ref_patch_dy_23_23_11_fu_13944;
    sc_signal< sc_lv<32> > ref_patch_dy_23_24_11_fu_13948;
    sc_signal< sc_lv<32> > ref_patch_dy_23_25_11_fu_13952;
    sc_signal< sc_lv<32> > ref_patch_dy_23_26_11_fu_13956;
    sc_signal< sc_lv<32> > ref_patch_dy_23_27_11_fu_13960;
    sc_signal< sc_lv<32> > ref_patch_dy_23_28_11_fu_13964;
    sc_signal< sc_lv<32> > ref_patch_dy_23_29_11_fu_13968;
    sc_signal< sc_lv<32> > ref_patch_dy_23_30_11_fu_13972;
    sc_signal< sc_lv<32> > ref_patch_dy_23_31_11_fu_13976;
    sc_signal< sc_lv<32> > ref_patch_dy_23_32_11_fu_13980;
    sc_signal< sc_lv<32> > ref_patch_dy_23_33_11_fu_13984;
    sc_signal< sc_lv<32> > ref_patch_dy_23_34_11_fu_13988;
    sc_signal< sc_lv<32> > ref_patch_dy_23_35_11_fu_13992;
    sc_signal< sc_lv<32> > ref_patch_dy_23_36_11_fu_13996;
    sc_signal< sc_lv<32> > ref_patch_dy_23_37_11_fu_14000;
    sc_signal< sc_lv<32> > ref_patch_dy_23_38_11_fu_14004;
    sc_signal< sc_lv<32> > ref_patch_dy_23_39_11_fu_14008;
    sc_signal< sc_lv<32> > ref_patch_dy_23_40_11_fu_14012;
    sc_signal< sc_lv<32> > ref_patch_dy_23_41_11_fu_14016;
    sc_signal< sc_lv<32> > ref_patch_dy_23_42_11_fu_14020;
    sc_signal< sc_lv<32> > ref_patch_dy_23_43_11_fu_14024;
    sc_signal< sc_lv<32> > ref_patch_dy_23_44_11_fu_14028;
    sc_signal< sc_lv<32> > ref_patch_dy_23_45_11_fu_14032;
    sc_signal< sc_lv<32> > ref_patch_dy_23_46_11_fu_14036;
    sc_signal< sc_lv<32> > ref_patch_dy_23_47_11_fu_14040;
    sc_signal< sc_lv<32> > ref_patch_dy_23_48_11_fu_14044;
    sc_signal< sc_lv<32> > ref_patch_dy_23_49_11_fu_14048;
    sc_signal< sc_lv<32> > ref_patch_dy_23_50_11_fu_14052;
    sc_signal< sc_lv<32> > ref_patch_dy_23_51_11_fu_14056;
    sc_signal< sc_lv<32> > ref_patch_dy_23_52_11_fu_14060;
    sc_signal< sc_lv<32> > ref_patch_dy_23_53_11_fu_14064;
    sc_signal< sc_lv<32> > ref_patch_dy_23_54_11_fu_14068;
    sc_signal< sc_lv<32> > ref_patch_dy_23_55_11_fu_14072;
    sc_signal< sc_lv<32> > ref_patch_dy_23_56_11_fu_14076;
    sc_signal< sc_lv<32> > ref_patch_dy_23_57_11_fu_14080;
    sc_signal< sc_lv<32> > ref_patch_dy_23_58_11_fu_14084;
    sc_signal< sc_lv<32> > ref_patch_dy_23_59_11_fu_14088;
    sc_signal< sc_lv<32> > ref_patch_dy_23_60_11_fu_14092;
    sc_signal< sc_lv<32> > ref_patch_dy_23_61_11_fu_14096;
    sc_signal< sc_lv<32> > ref_patch_dy_23_62_11_fu_14100;
    sc_signal< sc_lv<32> > ref_patch_dy_23_63_11_fu_14104;
    sc_signal< sc_lv<32> > ref_patch_dy_23_0_11_fu_14108;
    sc_signal< sc_lv<32> > ref_patch_dy_23_1_11_fu_14112;
    sc_signal< sc_lv<32> > ref_patch_dy_23_2_11_fu_14116;
    sc_signal< sc_lv<32> > ref_patch_dy_23_3_11_fu_14120;
    sc_signal< sc_lv<32> > ref_patch_dy_23_4_11_fu_14124;
    sc_signal< sc_lv<32> > ref_patch_dy_23_5_11_fu_14128;
    sc_signal< sc_lv<32> > ref_patch_dy_23_6_11_fu_14132;
    sc_signal< sc_lv<32> > ref_patch_dy_23_7_11_fu_14136;
    sc_signal< sc_lv<32> > ref_patch_dy_23_8_11_fu_14140;
    sc_signal< sc_lv<32> > ref_patch_dy_23_9_11_fu_14144;
    sc_signal< sc_lv<32> > ref_patch_dy_23_10_12_fu_14148;
    sc_signal< sc_lv<32> > ref_patch_dy_23_11_12_fu_14152;
    sc_signal< sc_lv<32> > ref_patch_dy_23_12_12_fu_14156;
    sc_signal< sc_lv<32> > ref_patch_dy_23_13_12_fu_14160;
    sc_signal< sc_lv<32> > ref_patch_dy_23_14_12_fu_14164;
    sc_signal< sc_lv<32> > ref_patch_dy_23_15_12_fu_14168;
    sc_signal< sc_lv<32> > ref_patch_dy_23_16_12_fu_14172;
    sc_signal< sc_lv<32> > ref_patch_dy_23_17_12_fu_14176;
    sc_signal< sc_lv<32> > ref_patch_dy_23_18_12_fu_14180;
    sc_signal< sc_lv<32> > ref_patch_dy_23_19_12_fu_14184;
    sc_signal< sc_lv<32> > ref_patch_dy_23_20_12_fu_14188;
    sc_signal< sc_lv<32> > ref_patch_dy_23_21_12_fu_14192;
    sc_signal< sc_lv<32> > ref_patch_dy_23_22_12_fu_14196;
    sc_signal< sc_lv<32> > ref_patch_dy_23_23_12_fu_14200;
    sc_signal< sc_lv<32> > ref_patch_dy_23_24_12_fu_14204;
    sc_signal< sc_lv<32> > ref_patch_dy_23_25_12_fu_14208;
    sc_signal< sc_lv<32> > ref_patch_dy_23_26_12_fu_14212;
    sc_signal< sc_lv<32> > ref_patch_dy_23_27_12_fu_14216;
    sc_signal< sc_lv<32> > ref_patch_dy_23_28_12_fu_14220;
    sc_signal< sc_lv<32> > ref_patch_dy_23_29_12_fu_14224;
    sc_signal< sc_lv<32> > ref_patch_dy_23_30_12_fu_14228;
    sc_signal< sc_lv<32> > ref_patch_dy_23_31_12_fu_14232;
    sc_signal< sc_lv<32> > ref_patch_dy_23_32_12_fu_14236;
    sc_signal< sc_lv<32> > ref_patch_dy_23_33_12_fu_14240;
    sc_signal< sc_lv<32> > ref_patch_dy_23_34_12_fu_14244;
    sc_signal< sc_lv<32> > ref_patch_dy_23_35_12_fu_14248;
    sc_signal< sc_lv<32> > ref_patch_dy_23_36_12_fu_14252;
    sc_signal< sc_lv<32> > ref_patch_dy_23_37_12_fu_14256;
    sc_signal< sc_lv<32> > ref_patch_dy_23_38_12_fu_14260;
    sc_signal< sc_lv<32> > ref_patch_dy_23_39_12_fu_14264;
    sc_signal< sc_lv<32> > ref_patch_dy_23_40_12_fu_14268;
    sc_signal< sc_lv<32> > ref_patch_dy_23_41_12_fu_14272;
    sc_signal< sc_lv<32> > ref_patch_dy_23_42_12_fu_14276;
    sc_signal< sc_lv<32> > ref_patch_dy_23_43_12_fu_14280;
    sc_signal< sc_lv<32> > ref_patch_dy_23_44_12_fu_14284;
    sc_signal< sc_lv<32> > ref_patch_dy_23_45_12_fu_14288;
    sc_signal< sc_lv<32> > ref_patch_dy_23_46_12_fu_14292;
    sc_signal< sc_lv<32> > ref_patch_dy_23_47_12_fu_14296;
    sc_signal< sc_lv<32> > ref_patch_dy_23_48_12_fu_14300;
    sc_signal< sc_lv<32> > ref_patch_dy_23_49_12_fu_14304;
    sc_signal< sc_lv<32> > ref_patch_dy_23_50_12_fu_14308;
    sc_signal< sc_lv<32> > ref_patch_dy_23_51_12_fu_14312;
    sc_signal< sc_lv<32> > ref_patch_dy_23_52_12_fu_14316;
    sc_signal< sc_lv<32> > ref_patch_dy_23_53_12_fu_14320;
    sc_signal< sc_lv<32> > ref_patch_dy_23_54_12_fu_14324;
    sc_signal< sc_lv<32> > ref_patch_dy_23_55_12_fu_14328;
    sc_signal< sc_lv<32> > ref_patch_dy_23_56_12_fu_14332;
    sc_signal< sc_lv<32> > ref_patch_dy_23_57_12_fu_14336;
    sc_signal< sc_lv<32> > ref_patch_dy_23_58_12_fu_14340;
    sc_signal< sc_lv<32> > ref_patch_dy_23_59_12_fu_14344;
    sc_signal< sc_lv<32> > ref_patch_dy_23_60_12_fu_14348;
    sc_signal< sc_lv<32> > ref_patch_dy_23_61_12_fu_14352;
    sc_signal< sc_lv<32> > ref_patch_dy_23_62_12_fu_14356;
    sc_signal< sc_lv<32> > ref_patch_dy_23_63_12_fu_14360;
    sc_signal< sc_lv<32> > ref_patch_dy_23_0_12_fu_14364;
    sc_signal< sc_lv<32> > ref_patch_dy_23_1_12_fu_14368;
    sc_signal< sc_lv<32> > ref_patch_dy_23_2_12_fu_14372;
    sc_signal< sc_lv<32> > ref_patch_dy_23_3_12_fu_14376;
    sc_signal< sc_lv<32> > ref_patch_dy_23_4_12_fu_14380;
    sc_signal< sc_lv<32> > ref_patch_dy_23_5_12_fu_14384;
    sc_signal< sc_lv<32> > ref_patch_dy_23_6_12_fu_14388;
    sc_signal< sc_lv<32> > ref_patch_dy_23_7_12_fu_14392;
    sc_signal< sc_lv<32> > ref_patch_dy_23_8_12_fu_14396;
    sc_signal< sc_lv<32> > ref_patch_dy_23_9_12_fu_14400;
    sc_signal< sc_lv<32> > ref_patch_dy_23_10_13_fu_14404;
    sc_signal< sc_lv<32> > ref_patch_dy_23_11_13_fu_14408;
    sc_signal< sc_lv<32> > ref_patch_dy_23_12_13_fu_14412;
    sc_signal< sc_lv<32> > ref_patch_dy_23_13_13_fu_14416;
    sc_signal< sc_lv<32> > ref_patch_dy_23_14_13_fu_14420;
    sc_signal< sc_lv<32> > ref_patch_dy_23_15_13_fu_14424;
    sc_signal< sc_lv<32> > ref_patch_dy_23_16_13_fu_14428;
    sc_signal< sc_lv<32> > ref_patch_dy_23_17_13_fu_14432;
    sc_signal< sc_lv<32> > ref_patch_dy_23_18_13_fu_14436;
    sc_signal< sc_lv<32> > ref_patch_dy_23_19_13_fu_14440;
    sc_signal< sc_lv<32> > ref_patch_dy_23_20_13_fu_14444;
    sc_signal< sc_lv<32> > ref_patch_dy_23_21_13_fu_14448;
    sc_signal< sc_lv<32> > ref_patch_dy_23_22_13_fu_14452;
    sc_signal< sc_lv<32> > ref_patch_dy_23_23_13_fu_14456;
    sc_signal< sc_lv<32> > ref_patch_dy_23_24_13_fu_14460;
    sc_signal< sc_lv<32> > ref_patch_dy_23_25_13_fu_14464;
    sc_signal< sc_lv<32> > ref_patch_dy_23_26_13_fu_14468;
    sc_signal< sc_lv<32> > ref_patch_dy_23_27_13_fu_14472;
    sc_signal< sc_lv<32> > ref_patch_dy_23_28_13_fu_14476;
    sc_signal< sc_lv<32> > ref_patch_dy_23_29_13_fu_14480;
    sc_signal< sc_lv<32> > ref_patch_dy_23_30_13_fu_14484;
    sc_signal< sc_lv<32> > ref_patch_dy_23_31_13_fu_14488;
    sc_signal< sc_lv<32> > ref_patch_dy_23_32_13_fu_14492;
    sc_signal< sc_lv<32> > ref_patch_dy_23_33_13_fu_14496;
    sc_signal< sc_lv<32> > ref_patch_dy_23_34_13_fu_14500;
    sc_signal< sc_lv<32> > ref_patch_dy_23_35_13_fu_14504;
    sc_signal< sc_lv<32> > ref_patch_dy_23_36_13_fu_14508;
    sc_signal< sc_lv<32> > ref_patch_dy_23_37_13_fu_14512;
    sc_signal< sc_lv<32> > ref_patch_dy_23_38_13_fu_14516;
    sc_signal< sc_lv<32> > ref_patch_dy_23_39_13_fu_14520;
    sc_signal< sc_lv<32> > ref_patch_dy_23_40_13_fu_14524;
    sc_signal< sc_lv<32> > ref_patch_dy_23_41_13_fu_14528;
    sc_signal< sc_lv<32> > ref_patch_dy_23_42_13_fu_14532;
    sc_signal< sc_lv<32> > ref_patch_dy_23_43_13_fu_14536;
    sc_signal< sc_lv<32> > ref_patch_dy_23_44_13_fu_14540;
    sc_signal< sc_lv<32> > ref_patch_dy_23_45_13_fu_14544;
    sc_signal< sc_lv<32> > ref_patch_dy_23_46_13_fu_14548;
    sc_signal< sc_lv<32> > ref_patch_dy_23_47_13_fu_14552;
    sc_signal< sc_lv<32> > ref_patch_dy_23_48_13_fu_14556;
    sc_signal< sc_lv<32> > ref_patch_dy_23_49_13_fu_14560;
    sc_signal< sc_lv<32> > ref_patch_dy_23_50_13_fu_14564;
    sc_signal< sc_lv<32> > ref_patch_dy_23_51_13_fu_14568;
    sc_signal< sc_lv<32> > ref_patch_dy_23_52_13_fu_14572;
    sc_signal< sc_lv<32> > ref_patch_dy_23_53_13_fu_14576;
    sc_signal< sc_lv<32> > ref_patch_dy_23_54_13_fu_14580;
    sc_signal< sc_lv<32> > ref_patch_dy_23_55_13_fu_14584;
    sc_signal< sc_lv<32> > ref_patch_dy_23_56_13_fu_14588;
    sc_signal< sc_lv<32> > ref_patch_dy_23_57_13_fu_14592;
    sc_signal< sc_lv<32> > ref_patch_dy_23_58_13_fu_14596;
    sc_signal< sc_lv<32> > ref_patch_dy_23_59_13_fu_14600;
    sc_signal< sc_lv<32> > ref_patch_dy_23_60_13_fu_14604;
    sc_signal< sc_lv<32> > ref_patch_dy_23_61_13_fu_14608;
    sc_signal< sc_lv<32> > ref_patch_dy_23_62_13_fu_14612;
    sc_signal< sc_lv<32> > ref_patch_dy_23_63_13_fu_14616;
    sc_signal< sc_lv<32> > ref_patch_dy_23_0_13_fu_14620;
    sc_signal< sc_lv<32> > ref_patch_dy_23_1_13_fu_14624;
    sc_signal< sc_lv<32> > ref_patch_dy_23_2_13_fu_14628;
    sc_signal< sc_lv<32> > ref_patch_dy_23_3_13_fu_14632;
    sc_signal< sc_lv<32> > ref_patch_dy_23_4_13_fu_14636;
    sc_signal< sc_lv<32> > ref_patch_dy_23_5_13_fu_14640;
    sc_signal< sc_lv<32> > ref_patch_dy_23_6_13_fu_14644;
    sc_signal< sc_lv<32> > ref_patch_dy_23_7_13_fu_14648;
    sc_signal< sc_lv<32> > ref_patch_dy_23_8_13_fu_14652;
    sc_signal< sc_lv<32> > ref_patch_dy_23_9_13_fu_14656;
    sc_signal< sc_lv<32> > ref_patch_dy_23_10_14_fu_14660;
    sc_signal< sc_lv<32> > ref_patch_dy_23_11_14_fu_14664;
    sc_signal< sc_lv<32> > ref_patch_dy_23_12_14_fu_14668;
    sc_signal< sc_lv<32> > ref_patch_dy_23_13_14_fu_14672;
    sc_signal< sc_lv<32> > ref_patch_dy_23_14_14_fu_14676;
    sc_signal< sc_lv<32> > ref_patch_dy_23_15_14_fu_14680;
    sc_signal< sc_lv<32> > ref_patch_dy_23_16_14_fu_14684;
    sc_signal< sc_lv<32> > ref_patch_dy_23_17_14_fu_14688;
    sc_signal< sc_lv<32> > ref_patch_dy_23_18_14_fu_14692;
    sc_signal< sc_lv<32> > ref_patch_dy_23_19_14_fu_14696;
    sc_signal< sc_lv<32> > ref_patch_dy_23_20_14_fu_14700;
    sc_signal< sc_lv<32> > ref_patch_dy_23_21_14_fu_14704;
    sc_signal< sc_lv<32> > ref_patch_dy_23_22_14_fu_14708;
    sc_signal< sc_lv<32> > ref_patch_dy_23_23_14_fu_14712;
    sc_signal< sc_lv<32> > ref_patch_dy_23_24_14_fu_14716;
    sc_signal< sc_lv<32> > ref_patch_dy_23_25_14_fu_14720;
    sc_signal< sc_lv<32> > ref_patch_dy_23_26_14_fu_14724;
    sc_signal< sc_lv<32> > ref_patch_dy_23_27_14_fu_14728;
    sc_signal< sc_lv<32> > ref_patch_dy_23_28_14_fu_14732;
    sc_signal< sc_lv<32> > ref_patch_dy_23_29_14_fu_14736;
    sc_signal< sc_lv<32> > ref_patch_dy_23_30_14_fu_14740;
    sc_signal< sc_lv<32> > ref_patch_dy_23_31_14_fu_14744;
    sc_signal< sc_lv<32> > ref_patch_dy_23_32_14_fu_14748;
    sc_signal< sc_lv<32> > ref_patch_dy_23_33_14_fu_14752;
    sc_signal< sc_lv<32> > ref_patch_dy_23_34_14_fu_14756;
    sc_signal< sc_lv<32> > ref_patch_dy_23_35_14_fu_14760;
    sc_signal< sc_lv<32> > ref_patch_dy_23_36_14_fu_14764;
    sc_signal< sc_lv<32> > ref_patch_dy_23_37_14_fu_14768;
    sc_signal< sc_lv<32> > ref_patch_dy_23_38_14_fu_14772;
    sc_signal< sc_lv<32> > ref_patch_dy_23_39_14_fu_14776;
    sc_signal< sc_lv<32> > ref_patch_dy_23_40_14_fu_14780;
    sc_signal< sc_lv<32> > ref_patch_dy_23_41_14_fu_14784;
    sc_signal< sc_lv<32> > ref_patch_dy_23_42_14_fu_14788;
    sc_signal< sc_lv<32> > ref_patch_dy_23_43_14_fu_14792;
    sc_signal< sc_lv<32> > ref_patch_dy_23_44_14_fu_14796;
    sc_signal< sc_lv<32> > ref_patch_dy_23_45_14_fu_14800;
    sc_signal< sc_lv<32> > ref_patch_dy_23_46_14_fu_14804;
    sc_signal< sc_lv<32> > ref_patch_dy_23_47_14_fu_14808;
    sc_signal< sc_lv<32> > ref_patch_dy_23_48_14_fu_14812;
    sc_signal< sc_lv<32> > ref_patch_dy_23_49_14_fu_14816;
    sc_signal< sc_lv<32> > ref_patch_dy_23_50_14_fu_14820;
    sc_signal< sc_lv<32> > ref_patch_dy_23_51_14_fu_14824;
    sc_signal< sc_lv<32> > ref_patch_dy_23_52_14_fu_14828;
    sc_signal< sc_lv<32> > ref_patch_dy_23_53_14_fu_14832;
    sc_signal< sc_lv<32> > ref_patch_dy_23_54_14_fu_14836;
    sc_signal< sc_lv<32> > ref_patch_dy_23_55_14_fu_14840;
    sc_signal< sc_lv<32> > ref_patch_dy_23_56_14_fu_14844;
    sc_signal< sc_lv<32> > ref_patch_dy_23_57_14_fu_14848;
    sc_signal< sc_lv<32> > ref_patch_dy_23_58_14_fu_14852;
    sc_signal< sc_lv<32> > ref_patch_dy_23_59_14_fu_14856;
    sc_signal< sc_lv<32> > ref_patch_dy_23_60_14_fu_14860;
    sc_signal< sc_lv<32> > ref_patch_dy_23_61_14_fu_14864;
    sc_signal< sc_lv<32> > ref_patch_dy_23_62_14_fu_14868;
    sc_signal< sc_lv<32> > ref_patch_dy_23_63_14_fu_14872;
    sc_signal< sc_lv<32> > ref_patch_dy_23_0_14_fu_14876;
    sc_signal< sc_lv<32> > ref_patch_dy_23_1_14_fu_14880;
    sc_signal< sc_lv<32> > ref_patch_dy_23_2_14_fu_14884;
    sc_signal< sc_lv<32> > ref_patch_dy_23_3_14_fu_14888;
    sc_signal< sc_lv<32> > ref_patch_dy_23_4_14_fu_14892;
    sc_signal< sc_lv<32> > ref_patch_dy_23_5_14_fu_14896;
    sc_signal< sc_lv<32> > ref_patch_dy_23_6_14_fu_14900;
    sc_signal< sc_lv<32> > ref_patch_dy_23_7_14_fu_14904;
    sc_signal< sc_lv<32> > ref_patch_dy_23_8_14_fu_14908;
    sc_signal< sc_lv<32> > ref_patch_dy_23_9_14_fu_14912;
    sc_signal< sc_lv<32> > ref_patch_dy_23_10_15_fu_14916;
    sc_signal< sc_lv<32> > ref_patch_dy_23_11_15_fu_14920;
    sc_signal< sc_lv<32> > ref_patch_dy_23_12_15_fu_14924;
    sc_signal< sc_lv<32> > ref_patch_dy_23_13_15_fu_14928;
    sc_signal< sc_lv<32> > ref_patch_dy_23_14_15_fu_14932;
    sc_signal< sc_lv<32> > ref_patch_dy_23_15_15_fu_14936;
    sc_signal< sc_lv<32> > ref_patch_dy_23_16_15_fu_14940;
    sc_signal< sc_lv<32> > ref_patch_dy_23_17_15_fu_14944;
    sc_signal< sc_lv<32> > ref_patch_dy_23_18_15_fu_14948;
    sc_signal< sc_lv<32> > ref_patch_dy_23_19_15_fu_14952;
    sc_signal< sc_lv<32> > ref_patch_dy_23_20_15_fu_14956;
    sc_signal< sc_lv<32> > ref_patch_dy_23_21_15_fu_14960;
    sc_signal< sc_lv<32> > ref_patch_dy_23_22_15_fu_14964;
    sc_signal< sc_lv<32> > ref_patch_dy_23_23_15_fu_14968;
    sc_signal< sc_lv<32> > ref_patch_dy_23_24_15_fu_14972;
    sc_signal< sc_lv<32> > ref_patch_dy_23_25_15_fu_14976;
    sc_signal< sc_lv<32> > ref_patch_dy_23_26_15_fu_14980;
    sc_signal< sc_lv<32> > ref_patch_dy_23_27_15_fu_14984;
    sc_signal< sc_lv<32> > ref_patch_dy_23_28_15_fu_14988;
    sc_signal< sc_lv<32> > ref_patch_dy_23_29_15_fu_14992;
    sc_signal< sc_lv<32> > ref_patch_dy_23_30_15_fu_14996;
    sc_signal< sc_lv<32> > ref_patch_dy_23_31_15_fu_15000;
    sc_signal< sc_lv<32> > ref_patch_dy_23_32_15_fu_15004;
    sc_signal< sc_lv<32> > ref_patch_dy_23_33_15_fu_15008;
    sc_signal< sc_lv<32> > ref_patch_dy_23_34_15_fu_15012;
    sc_signal< sc_lv<32> > ref_patch_dy_23_35_15_fu_15016;
    sc_signal< sc_lv<32> > ref_patch_dy_23_36_15_fu_15020;
    sc_signal< sc_lv<32> > ref_patch_dy_23_37_15_fu_15024;
    sc_signal< sc_lv<32> > ref_patch_dy_23_38_15_fu_15028;
    sc_signal< sc_lv<32> > ref_patch_dy_23_39_15_fu_15032;
    sc_signal< sc_lv<32> > ref_patch_dy_23_40_15_fu_15036;
    sc_signal< sc_lv<32> > ref_patch_dy_23_41_15_fu_15040;
    sc_signal< sc_lv<32> > ref_patch_dy_23_42_15_fu_15044;
    sc_signal< sc_lv<32> > ref_patch_dy_23_43_15_fu_15048;
    sc_signal< sc_lv<32> > ref_patch_dy_23_44_15_fu_15052;
    sc_signal< sc_lv<32> > ref_patch_dy_23_45_15_fu_15056;
    sc_signal< sc_lv<32> > ref_patch_dy_23_46_15_fu_15060;
    sc_signal< sc_lv<32> > ref_patch_dy_23_47_15_fu_15064;
    sc_signal< sc_lv<32> > ref_patch_dy_23_48_15_fu_15068;
    sc_signal< sc_lv<32> > ref_patch_dy_23_49_15_fu_15072;
    sc_signal< sc_lv<32> > ref_patch_dy_23_50_15_fu_15076;
    sc_signal< sc_lv<32> > ref_patch_dy_23_51_15_fu_15080;
    sc_signal< sc_lv<32> > ref_patch_dy_23_52_15_fu_15084;
    sc_signal< sc_lv<32> > ref_patch_dy_23_53_15_fu_15088;
    sc_signal< sc_lv<32> > ref_patch_dy_23_54_15_fu_15092;
    sc_signal< sc_lv<32> > ref_patch_dy_23_55_15_fu_15096;
    sc_signal< sc_lv<32> > ref_patch_dy_23_56_15_fu_15100;
    sc_signal< sc_lv<32> > ref_patch_dy_23_57_15_fu_15104;
    sc_signal< sc_lv<32> > ref_patch_dy_23_58_15_fu_15108;
    sc_signal< sc_lv<32> > ref_patch_dy_23_59_15_fu_15112;
    sc_signal< sc_lv<32> > ref_patch_dy_23_60_15_fu_15116;
    sc_signal< sc_lv<32> > ref_patch_dy_23_61_15_fu_15120;
    sc_signal< sc_lv<32> > ref_patch_dy_23_62_15_fu_15124;
    sc_signal< sc_lv<32> > ref_patch_dy_23_63_15_fu_15128;
    sc_signal< sc_lv<32> > ref_patch_dy_23_0_15_fu_15132;
    sc_signal< sc_lv<32> > ref_patch_dy_23_1_15_fu_15136;
    sc_signal< sc_lv<32> > ref_patch_dy_23_2_15_fu_15140;
    sc_signal< sc_lv<32> > ref_patch_dy_23_3_15_fu_15144;
    sc_signal< sc_lv<32> > ref_patch_dy_23_4_15_fu_15148;
    sc_signal< sc_lv<32> > ref_patch_dy_23_5_15_fu_15152;
    sc_signal< sc_lv<32> > ref_patch_dy_23_6_15_fu_15156;
    sc_signal< sc_lv<32> > ref_patch_dy_23_7_15_fu_15160;
    sc_signal< sc_lv<32> > ref_patch_dy_23_8_15_fu_15164;
    sc_signal< sc_lv<32> > ref_patch_dy_23_9_15_fu_15168;
    sc_signal< sc_lv<32> > ref_patch_dy_23_10_16_fu_15172;
    sc_signal< sc_lv<32> > ref_patch_dy_23_11_16_fu_15176;
    sc_signal< sc_lv<32> > ref_patch_dy_23_12_16_fu_15180;
    sc_signal< sc_lv<32> > ref_patch_dy_23_13_16_fu_15184;
    sc_signal< sc_lv<32> > ref_patch_dy_23_14_16_fu_15188;
    sc_signal< sc_lv<32> > ref_patch_dy_23_15_16_fu_15192;
    sc_signal< sc_lv<32> > ref_patch_dy_23_16_16_fu_15196;
    sc_signal< sc_lv<32> > ref_patch_dy_23_17_16_fu_15200;
    sc_signal< sc_lv<32> > ref_patch_dy_23_18_16_fu_15204;
    sc_signal< sc_lv<32> > ref_patch_dy_23_19_16_fu_15208;
    sc_signal< sc_lv<32> > ref_patch_dy_23_20_16_fu_15212;
    sc_signal< sc_lv<32> > ref_patch_dy_23_21_16_fu_15216;
    sc_signal< sc_lv<32> > ref_patch_dy_23_22_16_fu_15220;
    sc_signal< sc_lv<32> > ref_patch_dy_23_23_16_fu_15224;
    sc_signal< sc_lv<32> > ref_patch_dy_23_24_16_fu_15228;
    sc_signal< sc_lv<32> > ref_patch_dy_23_25_16_fu_15232;
    sc_signal< sc_lv<32> > ref_patch_dy_23_26_16_fu_15236;
    sc_signal< sc_lv<32> > ref_patch_dy_23_27_16_fu_15240;
    sc_signal< sc_lv<32> > ref_patch_dy_23_28_16_fu_15244;
    sc_signal< sc_lv<32> > ref_patch_dy_23_29_16_fu_15248;
    sc_signal< sc_lv<32> > ref_patch_dy_23_30_16_fu_15252;
    sc_signal< sc_lv<32> > ref_patch_dy_23_31_16_fu_15256;
    sc_signal< sc_lv<32> > ref_patch_dy_23_32_16_fu_15260;
    sc_signal< sc_lv<32> > ref_patch_dy_23_33_16_fu_15264;
    sc_signal< sc_lv<32> > ref_patch_dy_23_34_16_fu_15268;
    sc_signal< sc_lv<32> > ref_patch_dy_23_35_16_fu_15272;
    sc_signal< sc_lv<32> > ref_patch_dy_23_36_16_fu_15276;
    sc_signal< sc_lv<32> > ref_patch_dy_23_37_16_fu_15280;
    sc_signal< sc_lv<32> > ref_patch_dy_23_38_16_fu_15284;
    sc_signal< sc_lv<32> > ref_patch_dy_23_39_16_fu_15288;
    sc_signal< sc_lv<32> > ref_patch_dy_23_40_16_fu_15292;
    sc_signal< sc_lv<32> > ref_patch_dy_23_41_16_fu_15296;
    sc_signal< sc_lv<32> > ref_patch_dy_23_42_16_fu_15300;
    sc_signal< sc_lv<32> > ref_patch_dy_23_43_16_fu_15304;
    sc_signal< sc_lv<32> > ref_patch_dy_23_44_16_fu_15308;
    sc_signal< sc_lv<32> > ref_patch_dy_23_45_16_fu_15312;
    sc_signal< sc_lv<32> > ref_patch_dy_23_46_16_fu_15316;
    sc_signal< sc_lv<32> > ref_patch_dy_23_47_16_fu_15320;
    sc_signal< sc_lv<32> > ref_patch_dy_23_48_16_fu_15324;
    sc_signal< sc_lv<32> > ref_patch_dy_23_49_16_fu_15328;
    sc_signal< sc_lv<32> > ref_patch_dy_23_50_16_fu_15332;
    sc_signal< sc_lv<32> > ref_patch_dy_23_51_16_fu_15336;
    sc_signal< sc_lv<32> > ref_patch_dy_23_52_16_fu_15340;
    sc_signal< sc_lv<32> > ref_patch_dy_23_53_16_fu_15344;
    sc_signal< sc_lv<32> > ref_patch_dy_23_54_16_fu_15348;
    sc_signal< sc_lv<32> > ref_patch_dy_23_55_16_fu_15352;
    sc_signal< sc_lv<32> > ref_patch_dy_23_56_16_fu_15356;
    sc_signal< sc_lv<32> > ref_patch_dy_23_57_16_fu_15360;
    sc_signal< sc_lv<32> > ref_patch_dy_23_58_16_fu_15364;
    sc_signal< sc_lv<32> > ref_patch_dy_23_59_16_fu_15368;
    sc_signal< sc_lv<32> > ref_patch_dy_23_60_16_fu_15372;
    sc_signal< sc_lv<32> > ref_patch_dy_23_61_16_fu_15376;
    sc_signal< sc_lv<32> > ref_patch_dy_23_62_16_fu_15380;
    sc_signal< sc_lv<32> > ref_patch_dy_23_63_16_fu_15384;
    sc_signal< sc_lv<32> > ref_patch_dy_23_0_16_fu_15388;
    sc_signal< sc_lv<32> > ref_patch_dy_23_1_16_fu_15392;
    sc_signal< sc_lv<32> > ref_patch_dy_23_2_16_fu_15396;
    sc_signal< sc_lv<32> > ref_patch_dy_23_3_16_fu_15400;
    sc_signal< sc_lv<32> > ref_patch_dy_23_4_16_fu_15404;
    sc_signal< sc_lv<32> > ref_patch_dy_23_5_16_fu_15408;
    sc_signal< sc_lv<32> > ref_patch_dy_23_6_16_fu_15412;
    sc_signal< sc_lv<32> > ref_patch_dy_23_7_16_fu_15416;
    sc_signal< sc_lv<32> > ref_patch_dy_23_8_16_fu_15420;
    sc_signal< sc_lv<32> > ref_patch_dy_23_9_16_fu_15424;
    sc_signal< sc_lv<32> > ref_patch_dy_23_10_17_fu_15428;
    sc_signal< sc_lv<32> > ref_patch_dy_23_11_17_fu_15432;
    sc_signal< sc_lv<32> > ref_patch_dy_23_12_17_fu_15436;
    sc_signal< sc_lv<32> > ref_patch_dy_23_13_17_fu_15440;
    sc_signal< sc_lv<32> > ref_patch_dy_23_14_17_fu_15444;
    sc_signal< sc_lv<32> > ref_patch_dy_23_15_17_fu_15448;
    sc_signal< sc_lv<32> > ref_patch_dy_23_16_17_fu_15452;
    sc_signal< sc_lv<32> > ref_patch_dy_23_17_17_fu_15456;
    sc_signal< sc_lv<32> > ref_patch_dy_23_18_17_fu_15460;
    sc_signal< sc_lv<32> > ref_patch_dy_23_19_17_fu_15464;
    sc_signal< sc_lv<32> > ref_patch_dy_23_20_17_fu_15468;
    sc_signal< sc_lv<32> > ref_patch_dy_23_21_17_fu_15472;
    sc_signal< sc_lv<32> > ref_patch_dy_23_22_17_fu_15476;
    sc_signal< sc_lv<32> > ref_patch_dy_23_23_17_fu_15480;
    sc_signal< sc_lv<32> > ref_patch_dy_23_24_17_fu_15484;
    sc_signal< sc_lv<32> > ref_patch_dy_23_25_17_fu_15488;
    sc_signal< sc_lv<32> > ref_patch_dy_23_26_17_fu_15492;
    sc_signal< sc_lv<32> > ref_patch_dy_23_27_17_fu_15496;
    sc_signal< sc_lv<32> > ref_patch_dy_23_28_17_fu_15500;
    sc_signal< sc_lv<32> > ref_patch_dy_23_29_17_fu_15504;
    sc_signal< sc_lv<32> > ref_patch_dy_23_30_17_fu_15508;
    sc_signal< sc_lv<32> > ref_patch_dy_23_31_17_fu_15512;
    sc_signal< sc_lv<32> > ref_patch_dy_23_32_17_fu_15516;
    sc_signal< sc_lv<32> > ref_patch_dy_23_33_17_fu_15520;
    sc_signal< sc_lv<32> > ref_patch_dy_23_34_17_fu_15524;
    sc_signal< sc_lv<32> > ref_patch_dy_23_35_17_fu_15528;
    sc_signal< sc_lv<32> > ref_patch_dy_23_36_17_fu_15532;
    sc_signal< sc_lv<32> > ref_patch_dy_23_37_17_fu_15536;
    sc_signal< sc_lv<32> > ref_patch_dy_23_38_17_fu_15540;
    sc_signal< sc_lv<32> > ref_patch_dy_23_39_17_fu_15544;
    sc_signal< sc_lv<32> > ref_patch_dy_23_40_17_fu_15548;
    sc_signal< sc_lv<32> > ref_patch_dy_23_41_17_fu_15552;
    sc_signal< sc_lv<32> > ref_patch_dy_23_42_17_fu_15556;
    sc_signal< sc_lv<32> > ref_patch_dy_23_43_17_fu_15560;
    sc_signal< sc_lv<32> > ref_patch_dy_23_44_17_fu_15564;
    sc_signal< sc_lv<32> > ref_patch_dy_23_45_17_fu_15568;
    sc_signal< sc_lv<32> > ref_patch_dy_23_46_17_fu_15572;
    sc_signal< sc_lv<32> > ref_patch_dy_23_47_17_fu_15576;
    sc_signal< sc_lv<32> > ref_patch_dy_23_48_17_fu_15580;
    sc_signal< sc_lv<32> > ref_patch_dy_23_49_17_fu_15584;
    sc_signal< sc_lv<32> > ref_patch_dy_23_50_17_fu_15588;
    sc_signal< sc_lv<32> > ref_patch_dy_23_51_17_fu_15592;
    sc_signal< sc_lv<32> > ref_patch_dy_23_52_17_fu_15596;
    sc_signal< sc_lv<32> > ref_patch_dy_23_53_17_fu_15600;
    sc_signal< sc_lv<32> > ref_patch_dy_23_54_17_fu_15604;
    sc_signal< sc_lv<32> > ref_patch_dy_23_55_17_fu_15608;
    sc_signal< sc_lv<32> > ref_patch_dy_23_56_17_fu_15612;
    sc_signal< sc_lv<32> > ref_patch_dy_23_57_17_fu_15616;
    sc_signal< sc_lv<32> > ref_patch_dy_23_58_17_fu_15620;
    sc_signal< sc_lv<32> > ref_patch_dy_23_59_17_fu_15624;
    sc_signal< sc_lv<32> > ref_patch_dy_23_60_17_fu_15628;
    sc_signal< sc_lv<32> > ref_patch_dy_23_61_17_fu_15632;
    sc_signal< sc_lv<32> > ref_patch_dy_23_62_17_fu_15636;
    sc_signal< sc_lv<32> > ref_patch_dy_23_63_17_fu_15640;
    sc_signal< sc_lv<32> > ref_patch_dy_23_0_17_fu_15644;
    sc_signal< sc_lv<32> > ref_patch_dy_23_1_17_fu_15648;
    sc_signal< sc_lv<32> > ref_patch_dy_23_2_17_fu_15652;
    sc_signal< sc_lv<32> > ref_patch_dy_23_3_17_fu_15656;
    sc_signal< sc_lv<32> > ref_patch_dy_23_4_17_fu_15660;
    sc_signal< sc_lv<32> > ref_patch_dy_23_5_17_fu_15664;
    sc_signal< sc_lv<32> > ref_patch_dy_23_6_17_fu_15668;
    sc_signal< sc_lv<32> > ref_patch_dy_23_7_17_fu_15672;
    sc_signal< sc_lv<32> > ref_patch_dy_23_8_17_fu_15676;
    sc_signal< sc_lv<32> > ref_patch_dy_23_9_17_fu_15680;
    sc_signal< sc_lv<32> > ref_patch_dy_23_10_18_fu_15684;
    sc_signal< sc_lv<32> > ref_patch_dy_23_11_18_fu_15688;
    sc_signal< sc_lv<32> > ref_patch_dy_23_12_18_fu_15692;
    sc_signal< sc_lv<32> > ref_patch_dy_23_13_18_fu_15696;
    sc_signal< sc_lv<32> > ref_patch_dy_23_14_18_fu_15700;
    sc_signal< sc_lv<32> > ref_patch_dy_23_15_18_fu_15704;
    sc_signal< sc_lv<32> > ref_patch_dy_23_16_18_fu_15708;
    sc_signal< sc_lv<32> > ref_patch_dy_23_17_18_fu_15712;
    sc_signal< sc_lv<32> > ref_patch_dy_23_18_18_fu_15716;
    sc_signal< sc_lv<32> > ref_patch_dy_23_19_18_fu_15720;
    sc_signal< sc_lv<32> > ref_patch_dy_23_20_18_fu_15724;
    sc_signal< sc_lv<32> > ref_patch_dy_23_21_18_fu_15728;
    sc_signal< sc_lv<32> > ref_patch_dy_23_22_18_fu_15732;
    sc_signal< sc_lv<32> > ref_patch_dy_23_23_18_fu_15736;
    sc_signal< sc_lv<32> > ref_patch_dy_23_24_18_fu_15740;
    sc_signal< sc_lv<32> > ref_patch_dy_23_25_18_fu_15744;
    sc_signal< sc_lv<32> > ref_patch_dy_23_26_18_fu_15748;
    sc_signal< sc_lv<32> > ref_patch_dy_23_27_18_fu_15752;
    sc_signal< sc_lv<32> > ref_patch_dy_23_28_18_fu_15756;
    sc_signal< sc_lv<32> > ref_patch_dy_23_29_18_fu_15760;
    sc_signal< sc_lv<32> > ref_patch_dy_23_30_18_fu_15764;
    sc_signal< sc_lv<32> > ref_patch_dy_23_31_18_fu_15768;
    sc_signal< sc_lv<32> > ref_patch_dy_23_32_18_fu_15772;
    sc_signal< sc_lv<32> > ref_patch_dy_23_33_18_fu_15776;
    sc_signal< sc_lv<32> > ref_patch_dy_23_34_18_fu_15780;
    sc_signal< sc_lv<32> > ref_patch_dy_23_35_18_fu_15784;
    sc_signal< sc_lv<32> > ref_patch_dy_23_36_18_fu_15788;
    sc_signal< sc_lv<32> > ref_patch_dy_23_37_18_fu_15792;
    sc_signal< sc_lv<32> > ref_patch_dy_23_38_18_fu_15796;
    sc_signal< sc_lv<32> > ref_patch_dy_23_39_18_fu_15800;
    sc_signal< sc_lv<32> > ref_patch_dy_23_40_18_fu_15804;
    sc_signal< sc_lv<32> > ref_patch_dy_23_41_18_fu_15808;
    sc_signal< sc_lv<32> > ref_patch_dy_23_42_18_fu_15812;
    sc_signal< sc_lv<32> > ref_patch_dy_23_43_18_fu_15816;
    sc_signal< sc_lv<32> > ref_patch_dy_23_44_18_fu_15820;
    sc_signal< sc_lv<32> > ref_patch_dy_23_45_18_fu_15824;
    sc_signal< sc_lv<32> > ref_patch_dy_23_46_18_fu_15828;
    sc_signal< sc_lv<32> > ref_patch_dy_23_47_18_fu_15832;
    sc_signal< sc_lv<32> > ref_patch_dy_23_48_18_fu_15836;
    sc_signal< sc_lv<32> > ref_patch_dy_23_49_18_fu_15840;
    sc_signal< sc_lv<32> > ref_patch_dy_23_50_18_fu_15844;
    sc_signal< sc_lv<32> > ref_patch_dy_23_51_18_fu_15848;
    sc_signal< sc_lv<32> > ref_patch_dy_23_52_18_fu_15852;
    sc_signal< sc_lv<32> > ref_patch_dy_23_53_18_fu_15856;
    sc_signal< sc_lv<32> > ref_patch_dy_23_54_18_fu_15860;
    sc_signal< sc_lv<32> > ref_patch_dy_23_55_18_fu_15864;
    sc_signal< sc_lv<32> > ref_patch_dy_23_56_18_fu_15868;
    sc_signal< sc_lv<32> > ref_patch_dy_23_57_18_fu_15872;
    sc_signal< sc_lv<32> > ref_patch_dy_23_58_18_fu_15876;
    sc_signal< sc_lv<32> > ref_patch_dy_23_59_18_fu_15880;
    sc_signal< sc_lv<32> > ref_patch_dy_23_60_18_fu_15884;
    sc_signal< sc_lv<32> > ref_patch_dy_23_61_18_fu_15888;
    sc_signal< sc_lv<32> > ref_patch_dy_23_62_18_fu_15892;
    sc_signal< sc_lv<32> > ref_patch_dy_23_63_18_fu_15896;
    sc_signal< sc_lv<32> > ref_patch_dy_23_0_18_fu_15900;
    sc_signal< sc_lv<32> > ref_patch_dy_23_1_18_fu_15904;
    sc_signal< sc_lv<32> > ref_patch_dy_23_2_18_fu_15908;
    sc_signal< sc_lv<32> > ref_patch_dy_23_3_18_fu_15912;
    sc_signal< sc_lv<32> > ref_patch_dy_23_4_18_fu_15916;
    sc_signal< sc_lv<32> > ref_patch_dy_23_5_18_fu_15920;
    sc_signal< sc_lv<32> > ref_patch_dy_23_6_18_fu_15924;
    sc_signal< sc_lv<32> > ref_patch_dy_23_7_18_fu_15928;
    sc_signal< sc_lv<32> > ref_patch_dy_23_8_18_fu_15932;
    sc_signal< sc_lv<32> > ref_patch_dy_23_9_18_fu_15936;
    sc_signal< sc_lv<32> > ref_patch_dy_23_10_19_fu_15940;
    sc_signal< sc_lv<32> > ref_patch_dy_23_11_19_fu_15944;
    sc_signal< sc_lv<32> > ref_patch_dy_23_12_19_fu_15948;
    sc_signal< sc_lv<32> > ref_patch_dy_23_13_19_fu_15952;
    sc_signal< sc_lv<32> > ref_patch_dy_23_14_19_fu_15956;
    sc_signal< sc_lv<32> > ref_patch_dy_23_15_19_fu_15960;
    sc_signal< sc_lv<32> > ref_patch_dy_23_16_19_fu_15964;
    sc_signal< sc_lv<32> > ref_patch_dy_23_17_19_fu_15968;
    sc_signal< sc_lv<32> > ref_patch_dy_23_18_19_fu_15972;
    sc_signal< sc_lv<32> > ref_patch_dy_23_19_19_fu_15976;
    sc_signal< sc_lv<32> > ref_patch_dy_23_20_19_fu_15980;
    sc_signal< sc_lv<32> > ref_patch_dy_23_21_19_fu_15984;
    sc_signal< sc_lv<32> > ref_patch_dy_23_22_19_fu_15988;
    sc_signal< sc_lv<32> > ref_patch_dy_23_23_19_fu_15992;
    sc_signal< sc_lv<32> > ref_patch_dy_23_24_19_fu_15996;
    sc_signal< sc_lv<32> > ref_patch_dy_23_25_19_fu_16000;
    sc_signal< sc_lv<32> > ref_patch_dy_23_26_19_fu_16004;
    sc_signal< sc_lv<32> > ref_patch_dy_23_27_19_fu_16008;
    sc_signal< sc_lv<32> > ref_patch_dy_23_28_19_fu_16012;
    sc_signal< sc_lv<32> > ref_patch_dy_23_29_19_fu_16016;
    sc_signal< sc_lv<32> > ref_patch_dy_23_30_19_fu_16020;
    sc_signal< sc_lv<32> > ref_patch_dy_23_31_19_fu_16024;
    sc_signal< sc_lv<32> > ref_patch_dy_23_32_19_fu_16028;
    sc_signal< sc_lv<32> > ref_patch_dy_23_33_19_fu_16032;
    sc_signal< sc_lv<32> > ref_patch_dy_23_34_19_fu_16036;
    sc_signal< sc_lv<32> > ref_patch_dy_23_35_19_fu_16040;
    sc_signal< sc_lv<32> > ref_patch_dy_23_36_19_fu_16044;
    sc_signal< sc_lv<32> > ref_patch_dy_23_37_19_fu_16048;
    sc_signal< sc_lv<32> > ref_patch_dy_23_38_19_fu_16052;
    sc_signal< sc_lv<32> > ref_patch_dy_23_39_19_fu_16056;
    sc_signal< sc_lv<32> > ref_patch_dy_23_40_19_fu_16060;
    sc_signal< sc_lv<32> > ref_patch_dy_23_41_19_fu_16064;
    sc_signal< sc_lv<32> > ref_patch_dy_23_42_19_fu_16068;
    sc_signal< sc_lv<32> > ref_patch_dy_23_43_19_fu_16072;
    sc_signal< sc_lv<32> > ref_patch_dy_23_44_19_fu_16076;
    sc_signal< sc_lv<32> > ref_patch_dy_23_45_19_fu_16080;
    sc_signal< sc_lv<32> > ref_patch_dy_23_46_19_fu_16084;
    sc_signal< sc_lv<32> > ref_patch_dy_23_47_19_fu_16088;
    sc_signal< sc_lv<32> > ref_patch_dy_23_48_19_fu_16092;
    sc_signal< sc_lv<32> > ref_patch_dy_23_49_19_fu_16096;
    sc_signal< sc_lv<32> > ref_patch_dy_23_50_19_fu_16100;
    sc_signal< sc_lv<32> > ref_patch_dy_23_51_19_fu_16104;
    sc_signal< sc_lv<32> > ref_patch_dy_23_52_19_fu_16108;
    sc_signal< sc_lv<32> > ref_patch_dy_23_53_19_fu_16112;
    sc_signal< sc_lv<32> > ref_patch_dy_23_54_19_fu_16116;
    sc_signal< sc_lv<32> > ref_patch_dy_23_55_19_fu_16120;
    sc_signal< sc_lv<32> > ref_patch_dy_23_56_19_fu_16124;
    sc_signal< sc_lv<32> > ref_patch_dy_23_57_19_fu_16128;
    sc_signal< sc_lv<32> > ref_patch_dy_23_58_19_fu_16132;
    sc_signal< sc_lv<32> > ref_patch_dy_23_59_19_fu_16136;
    sc_signal< sc_lv<32> > ref_patch_dy_23_60_19_fu_16140;
    sc_signal< sc_lv<32> > ref_patch_dy_23_61_19_fu_16144;
    sc_signal< sc_lv<32> > ref_patch_dy_23_62_19_fu_16148;
    sc_signal< sc_lv<32> > ref_patch_dy_23_63_19_fu_16152;
    sc_signal< sc_lv<32> > ref_patch_dy_23_0_19_fu_16156;
    sc_signal< sc_lv<32> > ref_patch_dy_23_1_19_fu_16160;
    sc_signal< sc_lv<32> > ref_patch_dy_23_2_19_fu_16164;
    sc_signal< sc_lv<32> > ref_patch_dy_23_3_19_fu_16168;
    sc_signal< sc_lv<32> > ref_patch_dy_23_4_19_fu_16172;
    sc_signal< sc_lv<32> > ref_patch_dy_23_5_19_fu_16176;
    sc_signal< sc_lv<32> > ref_patch_dy_23_6_19_fu_16180;
    sc_signal< sc_lv<32> > ref_patch_dy_23_7_19_fu_16184;
    sc_signal< sc_lv<32> > ref_patch_dy_23_8_19_fu_16188;
    sc_signal< sc_lv<32> > ref_patch_dy_23_9_19_fu_16192;
    sc_signal< sc_lv<32> > ref_patch_dy_23_10_20_fu_16196;
    sc_signal< sc_lv<32> > ref_patch_dy_23_11_20_fu_16200;
    sc_signal< sc_lv<32> > ref_patch_dy_23_12_20_fu_16204;
    sc_signal< sc_lv<32> > ref_patch_dy_23_13_20_fu_16208;
    sc_signal< sc_lv<32> > ref_patch_dy_23_14_20_fu_16212;
    sc_signal< sc_lv<32> > ref_patch_dy_23_15_20_fu_16216;
    sc_signal< sc_lv<32> > ref_patch_dy_23_16_20_fu_16220;
    sc_signal< sc_lv<32> > ref_patch_dy_23_17_20_fu_16224;
    sc_signal< sc_lv<32> > ref_patch_dy_23_18_20_fu_16228;
    sc_signal< sc_lv<32> > ref_patch_dy_23_19_20_fu_16232;
    sc_signal< sc_lv<32> > ref_patch_dy_23_20_20_fu_16236;
    sc_signal< sc_lv<32> > ref_patch_dy_23_21_20_fu_16240;
    sc_signal< sc_lv<32> > ref_patch_dy_23_22_20_fu_16244;
    sc_signal< sc_lv<32> > ref_patch_dy_23_23_20_fu_16248;
    sc_signal< sc_lv<32> > ref_patch_dy_23_24_20_fu_16252;
    sc_signal< sc_lv<32> > ref_patch_dy_23_25_20_fu_16256;
    sc_signal< sc_lv<32> > ref_patch_dy_23_26_20_fu_16260;
    sc_signal< sc_lv<32> > ref_patch_dy_23_27_20_fu_16264;
    sc_signal< sc_lv<32> > ref_patch_dy_23_28_20_fu_16268;
    sc_signal< sc_lv<32> > ref_patch_dy_23_29_20_fu_16272;
    sc_signal< sc_lv<32> > ref_patch_dy_23_30_20_fu_16276;
    sc_signal< sc_lv<32> > ref_patch_dy_23_31_20_fu_16280;
    sc_signal< sc_lv<32> > ref_patch_dy_23_32_20_fu_16284;
    sc_signal< sc_lv<32> > ref_patch_dy_23_33_20_fu_16288;
    sc_signal< sc_lv<32> > ref_patch_dy_23_34_20_fu_16292;
    sc_signal< sc_lv<32> > ref_patch_dy_23_35_20_fu_16296;
    sc_signal< sc_lv<32> > ref_patch_dy_23_36_20_fu_16300;
    sc_signal< sc_lv<32> > ref_patch_dy_23_37_20_fu_16304;
    sc_signal< sc_lv<32> > ref_patch_dy_23_38_20_fu_16308;
    sc_signal< sc_lv<32> > ref_patch_dy_23_39_20_fu_16312;
    sc_signal< sc_lv<32> > ref_patch_dy_23_40_20_fu_16316;
    sc_signal< sc_lv<32> > ref_patch_dy_23_41_20_fu_16320;
    sc_signal< sc_lv<32> > ref_patch_dy_23_42_20_fu_16324;
    sc_signal< sc_lv<32> > ref_patch_dy_23_43_20_fu_16328;
    sc_signal< sc_lv<32> > ref_patch_dy_23_44_20_fu_16332;
    sc_signal< sc_lv<32> > ref_patch_dy_23_45_20_fu_16336;
    sc_signal< sc_lv<32> > ref_patch_dy_23_46_20_fu_16340;
    sc_signal< sc_lv<32> > ref_patch_dy_23_47_20_fu_16344;
    sc_signal< sc_lv<32> > ref_patch_dy_23_48_20_fu_16348;
    sc_signal< sc_lv<32> > ref_patch_dy_23_49_20_fu_16352;
    sc_signal< sc_lv<32> > ref_patch_dy_23_50_20_fu_16356;
    sc_signal< sc_lv<32> > ref_patch_dy_23_51_20_fu_16360;
    sc_signal< sc_lv<32> > ref_patch_dy_23_52_20_fu_16364;
    sc_signal< sc_lv<32> > ref_patch_dy_23_53_20_fu_16368;
    sc_signal< sc_lv<32> > ref_patch_dy_23_54_20_fu_16372;
    sc_signal< sc_lv<32> > ref_patch_dy_23_55_20_fu_16376;
    sc_signal< sc_lv<32> > ref_patch_dy_23_56_20_fu_16380;
    sc_signal< sc_lv<32> > ref_patch_dy_23_57_20_fu_16384;
    sc_signal< sc_lv<32> > ref_patch_dy_23_58_20_fu_16388;
    sc_signal< sc_lv<32> > ref_patch_dy_23_59_20_fu_16392;
    sc_signal< sc_lv<32> > ref_patch_dy_23_60_20_fu_16396;
    sc_signal< sc_lv<32> > ref_patch_dy_23_61_20_fu_16400;
    sc_signal< sc_lv<32> > ref_patch_dy_23_62_20_fu_16404;
    sc_signal< sc_lv<32> > ref_patch_dy_23_63_20_fu_16408;
    sc_signal< sc_lv<32> > ref_patch_dy_23_0_20_fu_16412;
    sc_signal< sc_lv<32> > ref_patch_dy_23_1_20_fu_16416;
    sc_signal< sc_lv<32> > ref_patch_dy_23_2_20_fu_16420;
    sc_signal< sc_lv<32> > ref_patch_dy_23_3_20_fu_16424;
    sc_signal< sc_lv<32> > ref_patch_dy_23_4_20_fu_16428;
    sc_signal< sc_lv<32> > ref_patch_dy_23_5_20_fu_16432;
    sc_signal< sc_lv<32> > ref_patch_dy_23_6_20_fu_16436;
    sc_signal< sc_lv<32> > ref_patch_dy_23_7_20_fu_16440;
    sc_signal< sc_lv<32> > ref_patch_dy_23_8_20_fu_16444;
    sc_signal< sc_lv<32> > ref_patch_dy_23_9_20_fu_16448;
    sc_signal< sc_lv<32> > ref_patch_dy_23_10_21_fu_16452;
    sc_signal< sc_lv<32> > ref_patch_dy_23_11_21_fu_16456;
    sc_signal< sc_lv<32> > ref_patch_dy_23_12_21_fu_16460;
    sc_signal< sc_lv<32> > ref_patch_dy_23_13_21_fu_16464;
    sc_signal< sc_lv<32> > ref_patch_dy_23_14_21_fu_16468;
    sc_signal< sc_lv<32> > ref_patch_dy_23_15_21_fu_16472;
    sc_signal< sc_lv<32> > ref_patch_dy_23_16_21_fu_16476;
    sc_signal< sc_lv<32> > ref_patch_dy_23_17_21_fu_16480;
    sc_signal< sc_lv<32> > ref_patch_dy_23_18_21_fu_16484;
    sc_signal< sc_lv<32> > ref_patch_dy_23_19_21_fu_16488;
    sc_signal< sc_lv<32> > ref_patch_dy_23_20_21_fu_16492;
    sc_signal< sc_lv<32> > ref_patch_dy_23_21_21_fu_16496;
    sc_signal< sc_lv<32> > ref_patch_dy_23_22_21_fu_16500;
    sc_signal< sc_lv<32> > ref_patch_dy_23_23_21_fu_16504;
    sc_signal< sc_lv<32> > ref_patch_dy_23_24_21_fu_16508;
    sc_signal< sc_lv<32> > ref_patch_dy_23_25_21_fu_16512;
    sc_signal< sc_lv<32> > ref_patch_dy_23_26_21_fu_16516;
    sc_signal< sc_lv<32> > ref_patch_dy_23_27_21_fu_16520;
    sc_signal< sc_lv<32> > ref_patch_dy_23_28_21_fu_16524;
    sc_signal< sc_lv<32> > ref_patch_dy_23_29_21_fu_16528;
    sc_signal< sc_lv<32> > ref_patch_dy_23_30_21_fu_16532;
    sc_signal< sc_lv<32> > ref_patch_dy_23_31_21_fu_16536;
    sc_signal< sc_lv<32> > ref_patch_dy_23_32_21_fu_16540;
    sc_signal< sc_lv<32> > ref_patch_dy_23_33_21_fu_16544;
    sc_signal< sc_lv<32> > ref_patch_dy_23_34_21_fu_16548;
    sc_signal< sc_lv<32> > ref_patch_dy_23_35_21_fu_16552;
    sc_signal< sc_lv<32> > ref_patch_dy_23_36_21_fu_16556;
    sc_signal< sc_lv<32> > ref_patch_dy_23_37_21_fu_16560;
    sc_signal< sc_lv<32> > ref_patch_dy_23_38_21_fu_16564;
    sc_signal< sc_lv<32> > ref_patch_dy_23_39_21_fu_16568;
    sc_signal< sc_lv<32> > ref_patch_dy_23_40_21_fu_16572;
    sc_signal< sc_lv<32> > ref_patch_dy_23_41_21_fu_16576;
    sc_signal< sc_lv<32> > ref_patch_dy_23_42_21_fu_16580;
    sc_signal< sc_lv<32> > ref_patch_dy_23_43_21_fu_16584;
    sc_signal< sc_lv<32> > ref_patch_dy_23_44_21_fu_16588;
    sc_signal< sc_lv<32> > ref_patch_dy_23_45_21_fu_16592;
    sc_signal< sc_lv<32> > ref_patch_dy_23_46_21_fu_16596;
    sc_signal< sc_lv<32> > ref_patch_dy_23_47_21_fu_16600;
    sc_signal< sc_lv<32> > ref_patch_dy_23_48_21_fu_16604;
    sc_signal< sc_lv<32> > ref_patch_dy_23_49_21_fu_16608;
    sc_signal< sc_lv<32> > ref_patch_dy_23_50_21_fu_16612;
    sc_signal< sc_lv<32> > ref_patch_dy_23_51_21_fu_16616;
    sc_signal< sc_lv<32> > ref_patch_dy_23_52_21_fu_16620;
    sc_signal< sc_lv<32> > ref_patch_dy_23_53_21_fu_16624;
    sc_signal< sc_lv<32> > ref_patch_dy_23_54_21_fu_16628;
    sc_signal< sc_lv<32> > ref_patch_dy_23_55_21_fu_16632;
    sc_signal< sc_lv<32> > ref_patch_dy_23_56_21_fu_16636;
    sc_signal< sc_lv<32> > ref_patch_dy_23_57_21_fu_16640;
    sc_signal< sc_lv<32> > ref_patch_dy_23_58_21_fu_16644;
    sc_signal< sc_lv<32> > ref_patch_dy_23_59_21_fu_16648;
    sc_signal< sc_lv<32> > ref_patch_dy_23_60_21_fu_16652;
    sc_signal< sc_lv<32> > ref_patch_dy_23_61_21_fu_16656;
    sc_signal< sc_lv<32> > ref_patch_dy_23_62_21_fu_16660;
    sc_signal< sc_lv<32> > ref_patch_dy_23_63_21_fu_16664;
    sc_signal< sc_lv<32> > ref_patch_dy_23_0_21_fu_16668;
    sc_signal< sc_lv<32> > ref_patch_dy_23_1_21_fu_16672;
    sc_signal< sc_lv<32> > ref_patch_dy_23_2_21_fu_16676;
    sc_signal< sc_lv<32> > ref_patch_dy_23_3_21_fu_16680;
    sc_signal< sc_lv<32> > ref_patch_dy_23_4_21_fu_16684;
    sc_signal< sc_lv<32> > ref_patch_dy_23_5_21_fu_16688;
    sc_signal< sc_lv<32> > ref_patch_dy_23_6_21_fu_16692;
    sc_signal< sc_lv<32> > ref_patch_dy_23_7_21_fu_16696;
    sc_signal< sc_lv<32> > ref_patch_dy_23_8_21_fu_16700;
    sc_signal< sc_lv<32> > ref_patch_dy_23_9_21_fu_16704;
    sc_signal< sc_lv<32> > ref_patch_dy_23_10_22_fu_16708;
    sc_signal< sc_lv<32> > ref_patch_dy_23_11_22_fu_16712;
    sc_signal< sc_lv<32> > ref_patch_dy_23_12_22_fu_16716;
    sc_signal< sc_lv<32> > ref_patch_dy_23_13_22_fu_16720;
    sc_signal< sc_lv<32> > ref_patch_dy_23_14_22_fu_16724;
    sc_signal< sc_lv<32> > ref_patch_dy_23_15_22_fu_16728;
    sc_signal< sc_lv<32> > ref_patch_dy_23_16_22_fu_16732;
    sc_signal< sc_lv<32> > ref_patch_dy_23_17_22_fu_16736;
    sc_signal< sc_lv<32> > ref_patch_dy_23_18_22_fu_16740;
    sc_signal< sc_lv<32> > ref_patch_dy_23_19_22_fu_16744;
    sc_signal< sc_lv<32> > ref_patch_dy_23_20_22_fu_16748;
    sc_signal< sc_lv<32> > ref_patch_dy_23_21_22_fu_16752;
    sc_signal< sc_lv<32> > ref_patch_dy_23_22_22_fu_16756;
    sc_signal< sc_lv<32> > ref_patch_dy_23_23_22_fu_16760;
    sc_signal< sc_lv<32> > ref_patch_dy_23_24_22_fu_16764;
    sc_signal< sc_lv<32> > ref_patch_dy_23_25_22_fu_16768;
    sc_signal< sc_lv<32> > ref_patch_dy_23_26_22_fu_16772;
    sc_signal< sc_lv<32> > ref_patch_dy_23_27_22_fu_16776;
    sc_signal< sc_lv<32> > ref_patch_dy_23_28_22_fu_16780;
    sc_signal< sc_lv<32> > ref_patch_dy_23_29_22_fu_16784;
    sc_signal< sc_lv<32> > ref_patch_dy_23_30_22_fu_16788;
    sc_signal< sc_lv<32> > ref_patch_dy_23_31_22_fu_16792;
    sc_signal< sc_lv<32> > ref_patch_dy_23_32_22_fu_16796;
    sc_signal< sc_lv<32> > ref_patch_dy_23_33_22_fu_16800;
    sc_signal< sc_lv<32> > ref_patch_dy_23_34_22_fu_16804;
    sc_signal< sc_lv<32> > ref_patch_dy_23_35_22_fu_16808;
    sc_signal< sc_lv<32> > ref_patch_dy_23_36_22_fu_16812;
    sc_signal< sc_lv<32> > ref_patch_dy_23_37_22_fu_16816;
    sc_signal< sc_lv<32> > ref_patch_dy_23_38_22_fu_16820;
    sc_signal< sc_lv<32> > ref_patch_dy_23_39_22_fu_16824;
    sc_signal< sc_lv<32> > ref_patch_dy_23_40_22_fu_16828;
    sc_signal< sc_lv<32> > ref_patch_dy_23_41_22_fu_16832;
    sc_signal< sc_lv<32> > ref_patch_dy_23_42_22_fu_16836;
    sc_signal< sc_lv<32> > ref_patch_dy_23_43_22_fu_16840;
    sc_signal< sc_lv<32> > ref_patch_dy_23_44_22_fu_16844;
    sc_signal< sc_lv<32> > ref_patch_dy_23_45_22_fu_16848;
    sc_signal< sc_lv<32> > ref_patch_dy_23_46_22_fu_16852;
    sc_signal< sc_lv<32> > ref_patch_dy_23_47_22_fu_16856;
    sc_signal< sc_lv<32> > ref_patch_dy_23_48_22_fu_16860;
    sc_signal< sc_lv<32> > ref_patch_dy_23_49_22_fu_16864;
    sc_signal< sc_lv<32> > ref_patch_dy_23_50_22_fu_16868;
    sc_signal< sc_lv<32> > ref_patch_dy_23_51_22_fu_16872;
    sc_signal< sc_lv<32> > ref_patch_dy_23_52_22_fu_16876;
    sc_signal< sc_lv<32> > ref_patch_dy_23_53_22_fu_16880;
    sc_signal< sc_lv<32> > ref_patch_dy_23_54_22_fu_16884;
    sc_signal< sc_lv<32> > ref_patch_dy_23_55_22_fu_16888;
    sc_signal< sc_lv<32> > ref_patch_dy_23_56_22_fu_16892;
    sc_signal< sc_lv<32> > ref_patch_dy_23_57_22_fu_16896;
    sc_signal< sc_lv<32> > ref_patch_dy_23_58_22_fu_16900;
    sc_signal< sc_lv<32> > ref_patch_dy_23_59_22_fu_16904;
    sc_signal< sc_lv<32> > ref_patch_dy_23_60_22_fu_16908;
    sc_signal< sc_lv<32> > ref_patch_dy_23_61_22_fu_16912;
    sc_signal< sc_lv<32> > ref_patch_dy_23_62_22_fu_16916;
    sc_signal< sc_lv<32> > ref_patch_dy_23_63_22_fu_16920;
    sc_signal< sc_lv<32> > ref_patch_dy_23_0_22_fu_16924;
    sc_signal< sc_lv<32> > ref_patch_dy_23_1_22_fu_16928;
    sc_signal< sc_lv<32> > ref_patch_dy_23_2_22_fu_16932;
    sc_signal< sc_lv<32> > ref_patch_dy_23_3_22_fu_16936;
    sc_signal< sc_lv<32> > ref_patch_dy_23_4_22_fu_16940;
    sc_signal< sc_lv<32> > ref_patch_dy_23_5_22_fu_16944;
    sc_signal< sc_lv<32> > ref_patch_dy_23_6_22_fu_16948;
    sc_signal< sc_lv<32> > ref_patch_dy_23_7_22_fu_16952;
    sc_signal< sc_lv<32> > ref_patch_dy_23_8_22_fu_16956;
    sc_signal< sc_lv<32> > ref_patch_dy_23_9_22_fu_16960;
    sc_signal< sc_lv<32> > ref_patch_dy_23_10_23_fu_16964;
    sc_signal< sc_lv<32> > ref_patch_dy_23_11_23_fu_16968;
    sc_signal< sc_lv<32> > ref_patch_dy_23_12_23_fu_16972;
    sc_signal< sc_lv<32> > ref_patch_dy_23_13_23_fu_16976;
    sc_signal< sc_lv<32> > ref_patch_dy_23_14_23_fu_16980;
    sc_signal< sc_lv<32> > ref_patch_dy_23_15_23_fu_16984;
    sc_signal< sc_lv<32> > ref_patch_dy_23_16_23_fu_16988;
    sc_signal< sc_lv<32> > ref_patch_dy_23_17_23_fu_16992;
    sc_signal< sc_lv<32> > ref_patch_dy_23_18_23_fu_16996;
    sc_signal< sc_lv<32> > ref_patch_dy_23_19_23_fu_17000;
    sc_signal< sc_lv<32> > ref_patch_dy_23_20_23_fu_17004;
    sc_signal< sc_lv<32> > ref_patch_dy_23_21_23_fu_17008;
    sc_signal< sc_lv<32> > ref_patch_dy_23_22_23_fu_17012;
    sc_signal< sc_lv<32> > ref_patch_dy_23_23_23_fu_17016;
    sc_signal< sc_lv<32> > ref_patch_dy_23_24_23_fu_17020;
    sc_signal< sc_lv<32> > ref_patch_dy_23_25_23_fu_17024;
    sc_signal< sc_lv<32> > ref_patch_dy_23_26_23_fu_17028;
    sc_signal< sc_lv<32> > ref_patch_dy_23_27_23_fu_17032;
    sc_signal< sc_lv<32> > ref_patch_dy_23_28_23_fu_17036;
    sc_signal< sc_lv<32> > ref_patch_dy_23_29_23_fu_17040;
    sc_signal< sc_lv<32> > ref_patch_dy_23_30_23_fu_17044;
    sc_signal< sc_lv<32> > ref_patch_dy_23_31_23_fu_17048;
    sc_signal< sc_lv<32> > ref_patch_dy_23_32_23_fu_17052;
    sc_signal< sc_lv<32> > ref_patch_dy_23_33_23_fu_17056;
    sc_signal< sc_lv<32> > ref_patch_dy_23_34_23_fu_17060;
    sc_signal< sc_lv<32> > ref_patch_dy_23_35_23_fu_17064;
    sc_signal< sc_lv<32> > ref_patch_dy_23_36_23_fu_17068;
    sc_signal< sc_lv<32> > ref_patch_dy_23_37_23_fu_17072;
    sc_signal< sc_lv<32> > ref_patch_dy_23_38_23_fu_17076;
    sc_signal< sc_lv<32> > ref_patch_dy_23_39_23_fu_17080;
    sc_signal< sc_lv<32> > ref_patch_dy_23_40_23_fu_17084;
    sc_signal< sc_lv<32> > ref_patch_dy_23_41_23_fu_17088;
    sc_signal< sc_lv<32> > ref_patch_dy_23_42_23_fu_17092;
    sc_signal< sc_lv<32> > ref_patch_dy_23_43_23_fu_17096;
    sc_signal< sc_lv<32> > ref_patch_dy_23_44_23_fu_17100;
    sc_signal< sc_lv<32> > ref_patch_dy_23_45_23_fu_17104;
    sc_signal< sc_lv<32> > ref_patch_dy_23_46_23_fu_17108;
    sc_signal< sc_lv<32> > ref_patch_dy_23_47_23_fu_17112;
    sc_signal< sc_lv<32> > ref_patch_dy_23_48_23_fu_17116;
    sc_signal< sc_lv<32> > ref_patch_dy_23_49_23_fu_17120;
    sc_signal< sc_lv<32> > ref_patch_dy_23_50_23_fu_17124;
    sc_signal< sc_lv<32> > ref_patch_dy_23_51_23_fu_17128;
    sc_signal< sc_lv<32> > ref_patch_dy_23_52_23_fu_17132;
    sc_signal< sc_lv<32> > ref_patch_dy_23_53_23_fu_17136;
    sc_signal< sc_lv<32> > ref_patch_dy_23_54_23_fu_17140;
    sc_signal< sc_lv<32> > ref_patch_dy_23_55_23_fu_17144;
    sc_signal< sc_lv<32> > ref_patch_dy_23_56_23_fu_17148;
    sc_signal< sc_lv<32> > ref_patch_dy_23_57_23_fu_17152;
    sc_signal< sc_lv<32> > ref_patch_dy_23_58_23_fu_17156;
    sc_signal< sc_lv<32> > ref_patch_dy_23_59_23_fu_17160;
    sc_signal< sc_lv<32> > ref_patch_dy_23_60_23_fu_17164;
    sc_signal< sc_lv<32> > ref_patch_dy_23_61_23_fu_17168;
    sc_signal< sc_lv<32> > ref_patch_dy_23_62_23_fu_17172;
    sc_signal< sc_lv<32> > ref_patch_dy_23_63_23_fu_17176;
    sc_signal< sc_lv<32> > ref_patch_dy_23_0_23_fu_17180;
    sc_signal< sc_lv<32> > ref_patch_dy_23_1_23_fu_17184;
    sc_signal< sc_lv<32> > ref_patch_dy_23_2_23_fu_17188;
    sc_signal< sc_lv<32> > ref_patch_dy_23_3_23_fu_17192;
    sc_signal< sc_lv<32> > ref_patch_dy_23_4_23_fu_17196;
    sc_signal< sc_lv<32> > ref_patch_dy_23_5_23_fu_17200;
    sc_signal< sc_lv<32> > ref_patch_dy_23_6_23_fu_17204;
    sc_signal< sc_lv<32> > ref_patch_dy_23_7_23_fu_17208;
    sc_signal< sc_lv<32> > ref_patch_dy_23_8_23_fu_17212;
    sc_signal< sc_lv<32> > ref_patch_dy_23_9_23_fu_17216;
    sc_signal< sc_lv<32> > ref_patch_dy_23_10_fu_17220;
    sc_signal< sc_lv<32> > ref_patch_dy_23_11_fu_17224;
    sc_signal< sc_lv<32> > ref_patch_dy_23_12_fu_17228;
    sc_signal< sc_lv<32> > ref_patch_dy_23_13_fu_17232;
    sc_signal< sc_lv<32> > ref_patch_dy_23_14_fu_17236;
    sc_signal< sc_lv<32> > ref_patch_dy_23_15_fu_17240;
    sc_signal< sc_lv<32> > ref_patch_dy_23_16_fu_17244;
    sc_signal< sc_lv<32> > ref_patch_dy_23_17_fu_17248;
    sc_signal< sc_lv<32> > ref_patch_dy_23_18_fu_17252;
    sc_signal< sc_lv<32> > ref_patch_dy_23_19_fu_17256;
    sc_signal< sc_lv<32> > ref_patch_dy_23_20_fu_17260;
    sc_signal< sc_lv<32> > ref_patch_dy_23_21_fu_17264;
    sc_signal< sc_lv<32> > ref_patch_dy_23_22_fu_17268;
    sc_signal< sc_lv<32> > ref_patch_dy_23_23_fu_17272;
    sc_signal< sc_lv<32> > ref_patch_dy_23_24_fu_17276;
    sc_signal< sc_lv<32> > ref_patch_dy_23_25_fu_17280;
    sc_signal< sc_lv<32> > ref_patch_dy_23_26_fu_17284;
    sc_signal< sc_lv<32> > ref_patch_dy_23_27_fu_17288;
    sc_signal< sc_lv<32> > ref_patch_dy_23_28_fu_17292;
    sc_signal< sc_lv<32> > ref_patch_dy_23_29_fu_17296;
    sc_signal< sc_lv<32> > ref_patch_dy_23_30_fu_17300;
    sc_signal< sc_lv<32> > ref_patch_dy_23_31_fu_17304;
    sc_signal< sc_lv<32> > ref_patch_dy_23_32_fu_17308;
    sc_signal< sc_lv<32> > ref_patch_dy_23_33_fu_17312;
    sc_signal< sc_lv<32> > ref_patch_dy_23_34_fu_17316;
    sc_signal< sc_lv<32> > ref_patch_dy_23_35_fu_17320;
    sc_signal< sc_lv<32> > ref_patch_dy_23_36_fu_17324;
    sc_signal< sc_lv<32> > ref_patch_dy_23_37_fu_17328;
    sc_signal< sc_lv<32> > ref_patch_dy_23_38_fu_17332;
    sc_signal< sc_lv<32> > ref_patch_dy_23_39_fu_17336;
    sc_signal< sc_lv<32> > ref_patch_dy_23_40_fu_17340;
    sc_signal< sc_lv<32> > ref_patch_dy_23_41_fu_17344;
    sc_signal< sc_lv<32> > ref_patch_dy_23_42_fu_17348;
    sc_signal< sc_lv<32> > ref_patch_dy_23_43_fu_17352;
    sc_signal< sc_lv<32> > ref_patch_dy_23_44_fu_17356;
    sc_signal< sc_lv<32> > ref_patch_dy_23_45_fu_17360;
    sc_signal< sc_lv<32> > ref_patch_dy_23_46_fu_17364;
    sc_signal< sc_lv<32> > ref_patch_dy_23_47_fu_17368;
    sc_signal< sc_lv<32> > ref_patch_dy_23_48_fu_17372;
    sc_signal< sc_lv<32> > ref_patch_dy_23_49_fu_17376;
    sc_signal< sc_lv<32> > ref_patch_dy_23_50_fu_17380;
    sc_signal< sc_lv<32> > ref_patch_dy_23_51_fu_17384;
    sc_signal< sc_lv<32> > ref_patch_dy_23_52_fu_17388;
    sc_signal< sc_lv<32> > ref_patch_dy_23_53_fu_17392;
    sc_signal< sc_lv<32> > ref_patch_dy_23_54_fu_17396;
    sc_signal< sc_lv<32> > ref_patch_dy_23_55_fu_17400;
    sc_signal< sc_lv<32> > ref_patch_dy_23_56_fu_17404;
    sc_signal< sc_lv<32> > ref_patch_dy_23_57_fu_17408;
    sc_signal< sc_lv<32> > ref_patch_dy_23_58_fu_17412;
    sc_signal< sc_lv<32> > ref_patch_dy_23_59_fu_17416;
    sc_signal< sc_lv<32> > ref_patch_dy_23_60_fu_17420;
    sc_signal< sc_lv<32> > ref_patch_dy_23_61_fu_17424;
    sc_signal< sc_lv<32> > ref_patch_dy_23_62_fu_17428;
    sc_signal< sc_lv<32> > ref_patch_dy_23_63_fu_17432;
    sc_signal< sc_lv<32> > H_inv_23_0_fu_17436;
    sc_signal< sc_lv<32> > grp_fu_25183_p2;
    sc_signal< sc_lv<32> > H_inv_23_3_fu_17440;
    sc_signal< sc_lv<32> > H_inv_23_6_fu_17444;
    sc_signal< sc_lv<32> > H_inv_23_3_1_fu_17448;
    sc_signal< sc_lv<32> > H_inv_23_4_fu_17452;
    sc_signal< sc_lv<32> > H_inv_23_7_fu_17456;
    sc_signal< sc_lv<32> > H_inv_23_6_1_fu_17460;
    sc_signal< sc_lv<32> > H_inv_23_7_1_fu_17464;
    sc_signal< sc_lv<32> > H_inv_23_8_fu_17468;
    sc_signal< sc_lv<32> > H_inv_23_0_1_fu_17472;
    sc_signal< sc_lv<32> > H_inv_23_3_2_fu_17476;
    sc_signal< sc_lv<32> > H_inv_23_6_2_fu_17480;
    sc_signal< sc_lv<32> > H_inv_23_3_3_fu_17484;
    sc_signal< sc_lv<32> > H_inv_23_4_1_fu_17488;
    sc_signal< sc_lv<32> > H_inv_23_7_2_fu_17492;
    sc_signal< sc_lv<32> > H_inv_23_6_3_fu_17496;
    sc_signal< sc_lv<32> > H_inv_23_7_3_fu_17500;
    sc_signal< sc_lv<32> > H_inv_23_8_1_fu_17504;
    sc_signal< sc_lv<32> > H_inv_23_0_2_fu_17508;
    sc_signal< sc_lv<32> > H_inv_23_3_4_fu_17512;
    sc_signal< sc_lv<32> > H_inv_23_6_4_fu_17516;
    sc_signal< sc_lv<32> > H_inv_23_3_5_fu_17520;
    sc_signal< sc_lv<32> > H_inv_23_4_2_fu_17524;
    sc_signal< sc_lv<32> > H_inv_23_7_4_fu_17528;
    sc_signal< sc_lv<32> > H_inv_23_6_5_fu_17532;
    sc_signal< sc_lv<32> > H_inv_23_7_5_fu_17536;
    sc_signal< sc_lv<32> > H_inv_23_8_2_fu_17540;
    sc_signal< sc_lv<32> > H_inv_23_0_3_fu_17544;
    sc_signal< sc_lv<32> > H_inv_23_3_6_fu_17548;
    sc_signal< sc_lv<32> > H_inv_23_6_6_fu_17552;
    sc_signal< sc_lv<32> > H_inv_23_3_7_fu_17556;
    sc_signal< sc_lv<32> > H_inv_23_4_3_fu_17560;
    sc_signal< sc_lv<32> > H_inv_23_7_6_fu_17564;
    sc_signal< sc_lv<32> > H_inv_23_6_7_fu_17568;
    sc_signal< sc_lv<32> > H_inv_23_7_7_fu_17572;
    sc_signal< sc_lv<32> > H_inv_23_8_3_fu_17576;
    sc_signal< sc_lv<32> > H_inv_23_0_4_fu_17580;
    sc_signal< sc_lv<32> > H_inv_23_3_8_fu_17584;
    sc_signal< sc_lv<32> > H_inv_23_6_8_fu_17588;
    sc_signal< sc_lv<32> > H_inv_23_3_9_fu_17592;
    sc_signal< sc_lv<32> > H_inv_23_4_4_fu_17596;
    sc_signal< sc_lv<32> > H_inv_23_7_8_fu_17600;
    sc_signal< sc_lv<32> > H_inv_23_6_9_fu_17604;
    sc_signal< sc_lv<32> > H_inv_23_7_9_fu_17608;
    sc_signal< sc_lv<32> > H_inv_23_8_4_fu_17612;
    sc_signal< sc_lv<32> > H_inv_23_0_5_fu_17616;
    sc_signal< sc_lv<32> > H_inv_23_3_10_fu_17620;
    sc_signal< sc_lv<32> > H_inv_23_6_10_fu_17624;
    sc_signal< sc_lv<32> > H_inv_23_3_11_fu_17628;
    sc_signal< sc_lv<32> > H_inv_23_4_5_fu_17632;
    sc_signal< sc_lv<32> > H_inv_23_7_10_fu_17636;
    sc_signal< sc_lv<32> > H_inv_23_6_11_fu_17640;
    sc_signal< sc_lv<32> > H_inv_23_7_11_fu_17644;
    sc_signal< sc_lv<32> > H_inv_23_8_5_fu_17648;
    sc_signal< sc_lv<32> > H_inv_23_0_6_fu_17652;
    sc_signal< sc_lv<32> > H_inv_23_3_12_fu_17656;
    sc_signal< sc_lv<32> > H_inv_23_6_12_fu_17660;
    sc_signal< sc_lv<32> > H_inv_23_3_13_fu_17664;
    sc_signal< sc_lv<32> > H_inv_23_4_6_fu_17668;
    sc_signal< sc_lv<32> > H_inv_23_7_12_fu_17672;
    sc_signal< sc_lv<32> > H_inv_23_6_13_fu_17676;
    sc_signal< sc_lv<32> > H_inv_23_7_13_fu_17680;
    sc_signal< sc_lv<32> > H_inv_23_8_6_fu_17684;
    sc_signal< sc_lv<32> > H_inv_23_0_7_fu_17688;
    sc_signal< sc_lv<32> > H_inv_23_3_14_fu_17692;
    sc_signal< sc_lv<32> > H_inv_23_6_14_fu_17696;
    sc_signal< sc_lv<32> > H_inv_23_3_15_fu_17700;
    sc_signal< sc_lv<32> > H_inv_23_4_7_fu_17704;
    sc_signal< sc_lv<32> > H_inv_23_7_14_fu_17708;
    sc_signal< sc_lv<32> > H_inv_23_6_15_fu_17712;
    sc_signal< sc_lv<32> > H_inv_23_7_15_fu_17716;
    sc_signal< sc_lv<32> > H_inv_23_8_7_fu_17720;
    sc_signal< sc_lv<32> > H_inv_23_0_8_fu_17724;
    sc_signal< sc_lv<32> > H_inv_23_3_16_fu_17728;
    sc_signal< sc_lv<32> > H_inv_23_6_16_fu_17732;
    sc_signal< sc_lv<32> > H_inv_23_3_17_fu_17736;
    sc_signal< sc_lv<32> > H_inv_23_4_8_fu_17740;
    sc_signal< sc_lv<32> > H_inv_23_7_16_fu_17744;
    sc_signal< sc_lv<32> > H_inv_23_6_17_fu_17748;
    sc_signal< sc_lv<32> > H_inv_23_7_17_fu_17752;
    sc_signal< sc_lv<32> > H_inv_23_8_8_fu_17756;
    sc_signal< sc_lv<32> > H_inv_23_0_9_fu_17760;
    sc_signal< sc_lv<32> > H_inv_23_3_18_fu_17764;
    sc_signal< sc_lv<32> > H_inv_23_6_18_fu_17768;
    sc_signal< sc_lv<32> > H_inv_23_3_19_fu_17772;
    sc_signal< sc_lv<32> > H_inv_23_4_9_fu_17776;
    sc_signal< sc_lv<32> > H_inv_23_7_18_fu_17780;
    sc_signal< sc_lv<32> > H_inv_23_6_19_fu_17784;
    sc_signal< sc_lv<32> > H_inv_23_7_19_fu_17788;
    sc_signal< sc_lv<32> > H_inv_23_8_9_fu_17792;
    sc_signal< sc_lv<32> > H_inv_23_0_10_fu_17796;
    sc_signal< sc_lv<32> > H_inv_23_3_20_fu_17800;
    sc_signal< sc_lv<32> > H_inv_23_6_20_fu_17804;
    sc_signal< sc_lv<32> > H_inv_23_3_21_fu_17808;
    sc_signal< sc_lv<32> > H_inv_23_4_10_fu_17812;
    sc_signal< sc_lv<32> > H_inv_23_7_20_fu_17816;
    sc_signal< sc_lv<32> > H_inv_23_6_21_fu_17820;
    sc_signal< sc_lv<32> > H_inv_23_7_21_fu_17824;
    sc_signal< sc_lv<32> > H_inv_23_8_10_fu_17828;
    sc_signal< sc_lv<32> > H_inv_23_0_11_fu_17832;
    sc_signal< sc_lv<32> > H_inv_23_3_22_fu_17836;
    sc_signal< sc_lv<32> > H_inv_23_6_22_fu_17840;
    sc_signal< sc_lv<32> > H_inv_23_3_23_fu_17844;
    sc_signal< sc_lv<32> > H_inv_23_4_11_fu_17848;
    sc_signal< sc_lv<32> > H_inv_23_7_22_fu_17852;
    sc_signal< sc_lv<32> > H_inv_23_6_23_fu_17856;
    sc_signal< sc_lv<32> > H_inv_23_7_23_fu_17860;
    sc_signal< sc_lv<32> > H_inv_23_8_11_fu_17864;
    sc_signal< sc_lv<32> > H_inv_23_0_12_fu_17868;
    sc_signal< sc_lv<32> > H_inv_23_3_24_fu_17872;
    sc_signal< sc_lv<32> > H_inv_23_6_24_fu_17876;
    sc_signal< sc_lv<32> > H_inv_23_3_25_fu_17880;
    sc_signal< sc_lv<32> > H_inv_23_4_12_fu_17884;
    sc_signal< sc_lv<32> > H_inv_23_7_24_fu_17888;
    sc_signal< sc_lv<32> > H_inv_23_6_25_fu_17892;
    sc_signal< sc_lv<32> > H_inv_23_7_25_fu_17896;
    sc_signal< sc_lv<32> > H_inv_23_8_12_fu_17900;
    sc_signal< sc_lv<32> > H_inv_23_0_13_fu_17904;
    sc_signal< sc_lv<32> > H_inv_23_3_26_fu_17908;
    sc_signal< sc_lv<32> > H_inv_23_6_26_fu_17912;
    sc_signal< sc_lv<32> > H_inv_23_3_27_fu_17916;
    sc_signal< sc_lv<32> > H_inv_23_4_13_fu_17920;
    sc_signal< sc_lv<32> > H_inv_23_7_26_fu_17924;
    sc_signal< sc_lv<32> > H_inv_23_6_27_fu_17928;
    sc_signal< sc_lv<32> > H_inv_23_7_27_fu_17932;
    sc_signal< sc_lv<32> > H_inv_23_8_13_fu_17936;
    sc_signal< sc_lv<32> > H_inv_23_0_14_fu_17940;
    sc_signal< sc_lv<32> > H_inv_23_3_28_fu_17944;
    sc_signal< sc_lv<32> > H_inv_23_6_28_fu_17948;
    sc_signal< sc_lv<32> > H_inv_23_3_29_fu_17952;
    sc_signal< sc_lv<32> > H_inv_23_4_14_fu_17956;
    sc_signal< sc_lv<32> > H_inv_23_7_28_fu_17960;
    sc_signal< sc_lv<32> > H_inv_23_6_29_fu_17964;
    sc_signal< sc_lv<32> > H_inv_23_7_29_fu_17968;
    sc_signal< sc_lv<32> > H_inv_23_8_14_fu_17972;
    sc_signal< sc_lv<32> > H_inv_23_0_15_fu_17976;
    sc_signal< sc_lv<32> > H_inv_23_3_30_fu_17980;
    sc_signal< sc_lv<32> > H_inv_23_6_30_fu_17984;
    sc_signal< sc_lv<32> > H_inv_23_3_31_fu_17988;
    sc_signal< sc_lv<32> > H_inv_23_4_15_fu_17992;
    sc_signal< sc_lv<32> > H_inv_23_7_30_fu_17996;
    sc_signal< sc_lv<32> > H_inv_23_6_31_fu_18000;
    sc_signal< sc_lv<32> > H_inv_23_7_31_fu_18004;
    sc_signal< sc_lv<32> > H_inv_23_8_15_fu_18008;
    sc_signal< sc_lv<32> > H_inv_23_0_16_fu_18012;
    sc_signal< sc_lv<32> > H_inv_23_3_32_fu_18016;
    sc_signal< sc_lv<32> > H_inv_23_6_32_fu_18020;
    sc_signal< sc_lv<32> > H_inv_23_3_33_fu_18024;
    sc_signal< sc_lv<32> > H_inv_23_4_16_fu_18028;
    sc_signal< sc_lv<32> > H_inv_23_7_32_fu_18032;
    sc_signal< sc_lv<32> > H_inv_23_6_33_fu_18036;
    sc_signal< sc_lv<32> > H_inv_23_7_33_fu_18040;
    sc_signal< sc_lv<32> > H_inv_23_8_16_fu_18044;
    sc_signal< sc_lv<32> > H_inv_23_0_17_fu_18048;
    sc_signal< sc_lv<32> > H_inv_23_3_34_fu_18052;
    sc_signal< sc_lv<32> > H_inv_23_6_34_fu_18056;
    sc_signal< sc_lv<32> > H_inv_23_3_35_fu_18060;
    sc_signal< sc_lv<32> > H_inv_23_4_17_fu_18064;
    sc_signal< sc_lv<32> > H_inv_23_7_34_fu_18068;
    sc_signal< sc_lv<32> > H_inv_23_6_35_fu_18072;
    sc_signal< sc_lv<32> > H_inv_23_7_35_fu_18076;
    sc_signal< sc_lv<32> > H_inv_23_8_17_fu_18080;
    sc_signal< sc_lv<32> > H_inv_23_0_18_fu_18084;
    sc_signal< sc_lv<32> > H_inv_23_3_36_fu_18088;
    sc_signal< sc_lv<32> > H_inv_23_6_36_fu_18092;
    sc_signal< sc_lv<32> > H_inv_23_3_37_fu_18096;
    sc_signal< sc_lv<32> > H_inv_23_4_18_fu_18100;
    sc_signal< sc_lv<32> > H_inv_23_7_36_fu_18104;
    sc_signal< sc_lv<32> > H_inv_23_6_37_fu_18108;
    sc_signal< sc_lv<32> > H_inv_23_7_37_fu_18112;
    sc_signal< sc_lv<32> > H_inv_23_8_18_fu_18116;
    sc_signal< sc_lv<32> > H_inv_23_0_19_fu_18120;
    sc_signal< sc_lv<32> > H_inv_23_3_38_fu_18124;
    sc_signal< sc_lv<32> > H_inv_23_6_38_fu_18128;
    sc_signal< sc_lv<32> > H_inv_23_3_39_fu_18132;
    sc_signal< sc_lv<32> > H_inv_23_4_19_fu_18136;
    sc_signal< sc_lv<32> > H_inv_23_7_38_fu_18140;
    sc_signal< sc_lv<32> > H_inv_23_6_39_fu_18144;
    sc_signal< sc_lv<32> > H_inv_23_7_39_fu_18148;
    sc_signal< sc_lv<32> > H_inv_23_8_19_fu_18152;
    sc_signal< sc_lv<32> > H_inv_23_0_20_fu_18156;
    sc_signal< sc_lv<32> > H_inv_23_3_40_fu_18160;
    sc_signal< sc_lv<32> > H_inv_23_6_40_fu_18164;
    sc_signal< sc_lv<32> > H_inv_23_3_41_fu_18168;
    sc_signal< sc_lv<32> > H_inv_23_4_20_fu_18172;
    sc_signal< sc_lv<32> > H_inv_23_7_40_fu_18176;
    sc_signal< sc_lv<32> > H_inv_23_6_41_fu_18180;
    sc_signal< sc_lv<32> > H_inv_23_7_41_fu_18184;
    sc_signal< sc_lv<32> > H_inv_23_8_20_fu_18188;
    sc_signal< sc_lv<32> > H_inv_23_0_21_fu_18192;
    sc_signal< sc_lv<32> > H_inv_23_3_42_fu_18196;
    sc_signal< sc_lv<32> > H_inv_23_6_42_fu_18200;
    sc_signal< sc_lv<32> > H_inv_23_3_43_fu_18204;
    sc_signal< sc_lv<32> > H_inv_23_4_21_fu_18208;
    sc_signal< sc_lv<32> > H_inv_23_7_42_fu_18212;
    sc_signal< sc_lv<32> > H_inv_23_6_43_fu_18216;
    sc_signal< sc_lv<32> > H_inv_23_7_43_fu_18220;
    sc_signal< sc_lv<32> > H_inv_23_8_21_fu_18224;
    sc_signal< sc_lv<32> > H_inv_23_0_22_fu_18228;
    sc_signal< sc_lv<32> > H_inv_23_3_44_fu_18232;
    sc_signal< sc_lv<32> > H_inv_23_6_44_fu_18236;
    sc_signal< sc_lv<32> > H_inv_23_3_45_fu_18240;
    sc_signal< sc_lv<32> > H_inv_23_4_22_fu_18244;
    sc_signal< sc_lv<32> > H_inv_23_7_44_fu_18248;
    sc_signal< sc_lv<32> > H_inv_23_6_45_fu_18252;
    sc_signal< sc_lv<32> > H_inv_23_7_45_fu_18256;
    sc_signal< sc_lv<32> > H_inv_23_8_22_fu_18260;
    sc_signal< sc_lv<32> > H_inv_23_0_23_fu_18264;
    sc_signal< sc_lv<32> > H_inv_23_3_46_fu_18268;
    sc_signal< sc_lv<32> > H_inv_23_6_46_fu_18272;
    sc_signal< sc_lv<32> > H_inv_23_3_47_fu_18276;
    sc_signal< sc_lv<32> > H_inv_23_4_23_fu_18280;
    sc_signal< sc_lv<32> > H_inv_23_7_46_fu_18284;
    sc_signal< sc_lv<32> > H_inv_23_6_47_fu_18288;
    sc_signal< sc_lv<32> > H_inv_23_7_47_fu_18292;
    sc_signal< sc_lv<32> > H_inv_23_8_23_fu_18296;
    sc_signal< bool > ap_block_pp4_stage1;
    sc_signal< bool > ap_block_pp4_stage2;
    sc_signal< bool > ap_block_pp4_stage3;
    sc_signal< bool > ap_block_pp4_stage4;
    sc_signal< bool > ap_block_pp4_stage5;
    sc_signal< bool > ap_block_pp4_stage6;
    sc_signal< bool > ap_block_pp4_stage7;
    sc_signal< bool > ap_block_pp4_stage8;
    sc_signal< bool > ap_block_pp4_stage9;
    sc_signal< bool > ap_block_pp4_stage10;
    sc_signal< bool > ap_block_pp4_stage11;
    sc_signal< bool > ap_block_pp4_stage12;
    sc_signal< bool > ap_block_pp4_stage13;
    sc_signal< bool > ap_block_pp4_stage14;
    sc_signal< bool > ap_block_pp4_stage15;
    sc_signal< bool > ap_block_pp4_stage16;
    sc_signal< bool > ap_block_pp4_stage17;
    sc_signal< bool > ap_block_pp4_stage18;
    sc_signal< bool > ap_block_pp4_stage19;
    sc_signal< bool > ap_block_pp4_stage20;
    sc_signal< bool > ap_block_pp4_stage21;
    sc_signal< bool > ap_block_pp4_stage22;
    sc_signal< bool > ap_block_pp4_stage23;
    sc_signal< bool > ap_block_pp4_stage24;
    sc_signal< bool > ap_block_pp4_stage25;
    sc_signal< bool > ap_block_pp4_stage26;
    sc_signal< bool > ap_block_pp4_stage27;
    sc_signal< bool > ap_block_pp4_stage28;
    sc_signal< bool > ap_block_pp4_stage29;
    sc_signal< bool > ap_block_pp4_stage30;
    sc_signal< bool > ap_block_pp4_stage31;
    sc_signal< bool > ap_block_pp4_stage32;
    sc_signal< bool > ap_block_pp4_stage33;
    sc_signal< bool > ap_block_pp4_stage34;
    sc_signal< bool > ap_block_pp4_stage35;
    sc_signal< bool > ap_block_pp4_stage36;
    sc_signal< bool > ap_block_pp4_stage37;
    sc_signal< bool > ap_block_pp4_stage38;
    sc_signal< bool > ap_block_pp4_stage39;
    sc_signal< bool > ap_block_pp4_stage40;
    sc_signal< bool > ap_block_pp4_stage41;
    sc_signal< bool > ap_block_pp4_stage42;
    sc_signal< bool > ap_block_pp4_stage43;
    sc_signal< bool > ap_block_pp4_stage44;
    sc_signal< bool > ap_block_pp4_stage45;
    sc_signal< bool > ap_block_pp4_stage46;
    sc_signal< bool > ap_block_pp4_stage47;
    sc_signal< sc_lv<32> > grp_fu_25128_p0;
    sc_signal< sc_lv<32> > grp_fu_25128_p1;
    sc_signal< sc_lv<32> > grp_fu_25132_p0;
    sc_signal< sc_lv<32> > grp_fu_25132_p1;
    sc_signal< sc_lv<32> > grp_fu_25136_p0;
    sc_signal< sc_lv<32> > grp_fu_25136_p1;
    sc_signal< sc_lv<32> > grp_fu_25140_p0;
    sc_signal< sc_lv<32> > grp_fu_25140_p1;
    sc_signal< sc_lv<32> > grp_fu_25144_p0;
    sc_signal< sc_lv<32> > grp_fu_25144_p1;
    sc_signal< sc_lv<32> > grp_fu_25148_p0;
    sc_signal< sc_lv<32> > grp_fu_25148_p1;
    sc_signal< sc_lv<32> > grp_fu_25152_p0;
    sc_signal< sc_lv<32> > grp_fu_25152_p1;
    sc_signal< sc_lv<32> > grp_fu_25156_p0;
    sc_signal< sc_lv<32> > grp_fu_25156_p1;
    sc_signal< sc_lv<32> > grp_fu_25160_p0;
    sc_signal< sc_lv<32> > grp_fu_25160_p1;
    sc_signal< sc_lv<32> > grp_fu_25164_p0;
    sc_signal< sc_lv<32> > grp_fu_25164_p1;
    sc_signal< sc_lv<32> > grp_fu_25168_p0;
    sc_signal< sc_lv<32> > grp_fu_25168_p1;
    sc_signal< sc_lv<32> > grp_fu_25172_p0;
    sc_signal< sc_lv<32> > grp_fu_25172_p1;
    sc_signal< sc_lv<32> > grp_fu_25183_p0;
    sc_signal< sc_lv<32> > grp_fu_25187_p0;
    sc_signal< sc_lv<32> > grp_fu_25190_p0;
    sc_signal< sc_lv<32> > grp_fu_25193_p0;
    sc_signal< sc_lv<12> > next_urem_fu_27216_p2;
    sc_signal< sc_lv<1> > tmp_232_fu_27222_p2;
    sc_signal< sc_lv<9> > tmp_169_cast_fu_27518_p1;
    sc_signal< sc_lv<9> > tmp_90_fu_27522_p2;
    sc_signal< sc_lv<9> > tmp_178_cast_fu_27537_p1;
    sc_signal< sc_lv<9> > tmp_92_fu_27541_p2;
    sc_signal< sc_lv<9> > tmp_190_1_fu_27560_p2;
    sc_signal< sc_lv<9> > tmp_200_1_cast_fu_27575_p1;
    sc_signal< sc_lv<9> > tmp_201_1_fu_27579_p2;
    sc_signal< sc_lv<9> > tmp_190_2_fu_27594_p2;
    sc_signal< sc_lv<9> > tmp_190_9_fu_27608_p2;
    sc_signal< sc_lv<9> > tmp_200_2_cast_fu_27738_p1;
    sc_signal< sc_lv<9> > tmp_201_2_fu_27742_p2;
    sc_signal< sc_lv<9> > tmp_190_3_fu_27756_p2;
    sc_signal< sc_lv<9> > tmp_200_3_cast_fu_27890_p1;
    sc_signal< sc_lv<9> > tmp_201_3_fu_27894_p2;
    sc_signal< sc_lv<9> > tmp_190_s_fu_27905_p2;
    sc_signal< sc_lv<9> > tmp_190_4_fu_28039_p2;
    sc_signal< sc_lv<9> > tmp_190_10_fu_28053_p2;
    sc_signal< sc_lv<9> > tmp_200_4_cast_fu_28183_p1;
    sc_signal< sc_lv<9> > tmp_201_4_fu_28187_p2;
    sc_signal< sc_lv<9> > tmp_190_5_fu_28201_p2;
    sc_signal< sc_lv<9> > tmp_200_5_cast_fu_28335_p1;
    sc_signal< sc_lv<9> > tmp_201_5_fu_28339_p2;
    sc_signal< sc_lv<9> > tmp_190_11_fu_28470_p2;
    sc_signal< sc_lv<9> > tmp_190_6_fu_28724_p2;
    sc_signal< sc_lv<9> > tmp_190_12_fu_28738_p2;
    sc_signal< sc_lv<9> > tmp_200_6_cast_fu_28868_p1;
    sc_signal< sc_lv<9> > tmp_201_6_fu_28872_p2;
    sc_signal< sc_lv<9> > tmp_185_7_cast_fu_28882_p1;
    sc_signal< sc_lv<9> > tmp_190_7_fu_28886_p2;
    sc_signal< sc_lv<9> > tmp_200_7_cast_fu_29140_p1;
    sc_signal< sc_lv<9> > tmp_201_7_fu_29144_p2;
    sc_signal< sc_lv<9> > tmp_190_13_fu_29275_p2;
    sc_signal< sc_lv<9> > tmp_189_8_cast_fu_29525_p1;
    sc_signal< sc_lv<9> > tmp_190_8_fu_29529_p2;
    sc_signal< sc_lv<9> > tmp_201_8_fu_29543_p2;
    sc_signal< sc_lv<9> > tmp_201_9_fu_29677_p2;
    sc_signal< sc_lv<9> > tmp_201_s_fu_29691_p2;
    sc_signal< sc_lv<9> > tmp_190_16_fu_29821_p2;
    sc_signal< sc_lv<9> > tmp_201_10_fu_29955_p2;
    sc_signal< sc_lv<9> > tmp_201_11_fu_29969_p2;
    sc_signal< sc_lv<9> > tmp_190_17_fu_30099_p2;
    sc_signal< sc_lv<9> > tmp_201_12_fu_30353_p2;
    sc_signal< sc_lv<9> > tmp_201_13_fu_30367_p2;
    sc_signal< sc_lv<9> > tmp_190_18_fu_30377_p2;
    sc_signal< sc_lv<9> > tmp_185_cast_fu_30626_p1;
    sc_signal< sc_lv<9> > tmp_190_14_fu_30630_p2;
    sc_signal< sc_lv<9> > tmp_201_14_fu_30644_p2;
    sc_signal< sc_lv<9> > tmp_190_19_fu_30654_p2;
    sc_signal< sc_lv<9> > tmp_189_cast_fu_30903_p1;
    sc_signal< sc_lv<9> > tmp_190_15_fu_30907_p2;
    sc_signal< sc_lv<9> > tmp_201_15_fu_30921_p2;
    sc_signal< sc_lv<9> > tmp_190_20_fu_30931_p2;
    sc_signal< sc_lv<9> > tmp_201_16_fu_31304_p2;
    sc_signal< sc_lv<9> > tmp_201_17_fu_31318_p2;
    sc_signal< sc_lv<9> > tmp_190_21_fu_31328_p2;
    sc_signal< sc_lv<9> > tmp_201_18_fu_31701_p2;
    sc_signal< sc_lv<9> > tmp_201_19_fu_31715_p2;
    sc_signal< sc_lv<9> > tmp_190_24_fu_31725_p2;
    sc_signal< sc_lv<9> > tmp_201_20_fu_32098_p2;
    sc_signal< sc_lv<9> > tmp_201_21_fu_32112_p2;
    sc_signal< sc_lv<9> > tmp_190_25_fu_32122_p2;
    sc_signal< sc_lv<9> > tmp_185_8_cast_fu_32491_p1;
    sc_signal< sc_lv<9> > tmp_190_22_fu_32495_p2;
    sc_signal< sc_lv<9> > tmp_201_22_fu_32509_p2;
    sc_signal< sc_lv<9> > tmp_190_26_fu_32519_p2;
    sc_signal< sc_lv<9> > tmp_189_2_cast_fu_32888_p1;
    sc_signal< sc_lv<9> > tmp_190_23_fu_32892_p2;
    sc_signal< sc_lv<9> > tmp_201_23_fu_32906_p2;
    sc_signal< sc_lv<9> > tmp_190_27_fu_32916_p2;
    sc_signal< sc_lv<9> > tmp_201_24_fu_33289_p2;
    sc_signal< sc_lv<9> > tmp_201_25_fu_33303_p2;
    sc_signal< sc_lv<9> > tmp_190_28_fu_33313_p2;
    sc_signal< sc_lv<9> > tmp_201_26_fu_33686_p2;
    sc_signal< sc_lv<9> > tmp_201_27_fu_33700_p2;
    sc_signal< sc_lv<9> > tmp_190_29_fu_33710_p2;
    sc_signal< sc_lv<9> > tmp_201_28_fu_34083_p2;
    sc_signal< sc_lv<9> > tmp_201_29_fu_34097_p2;
    sc_signal< sc_lv<9> > tmp_190_32_fu_34107_p2;
    sc_signal< sc_lv<9> > tmp_185_9_cast_fu_34476_p1;
    sc_signal< sc_lv<9> > tmp_190_30_fu_34480_p2;
    sc_signal< sc_lv<9> > tmp_201_30_fu_34494_p2;
    sc_signal< sc_lv<9> > tmp_190_33_fu_34504_p2;
    sc_signal< sc_lv<9> > tmp_189_3_cast_fu_34873_p1;
    sc_signal< sc_lv<9> > tmp_190_31_fu_34877_p2;
    sc_signal< sc_lv<9> > tmp_201_31_fu_34891_p2;
    sc_signal< sc_lv<9> > tmp_190_34_fu_34901_p2;
    sc_signal< sc_lv<9> > tmp_201_32_fu_35274_p2;
    sc_signal< sc_lv<9> > tmp_201_33_fu_35288_p2;
    sc_signal< sc_lv<9> > tmp_190_35_fu_35298_p2;
    sc_signal< sc_lv<9> > tmp_201_34_fu_35671_p2;
    sc_signal< sc_lv<9> > tmp_201_35_fu_35685_p2;
    sc_signal< sc_lv<9> > tmp_190_36_fu_35695_p2;
    sc_signal< sc_lv<9> > tmp_201_36_fu_36068_p2;
    sc_signal< sc_lv<9> > tmp_190_37_fu_36078_p2;
    sc_signal< sc_lv<9> > tmp_201_37_fu_36091_p2;
    sc_signal< sc_lv<9> > tmp_185_10_cast_fu_36461_p1;
    sc_signal< sc_lv<9> > tmp_190_38_fu_36465_p2;
    sc_signal< sc_lv<9> > tmp_201_38_fu_36479_p2;
    sc_signal< sc_lv<9> > tmp_190_40_fu_36489_p2;
    sc_signal< sc_lv<9> > tmp_189_4_cast_fu_36858_p1;
    sc_signal< sc_lv<9> > tmp_190_39_fu_36862_p2;
    sc_signal< sc_lv<9> > tmp_201_39_fu_36876_p2;
    sc_signal< sc_lv<9> > tmp_190_41_fu_36886_p2;
    sc_signal< sc_lv<9> > tmp_201_40_fu_37259_p2;
    sc_signal< sc_lv<9> > tmp_201_41_fu_37273_p2;
    sc_signal< sc_lv<9> > tmp_190_42_fu_37283_p2;
    sc_signal< sc_lv<9> > tmp_201_42_fu_37656_p2;
    sc_signal< sc_lv<9> > tmp_190_43_fu_37666_p2;
    sc_signal< sc_lv<9> > tmp_201_43_fu_37679_p2;
    sc_signal< sc_lv<9> > tmp_190_44_fu_38049_p2;
    sc_signal< sc_lv<9> > tmp_201_44_fu_38062_p2;
    sc_signal< sc_lv<9> > tmp_190_45_fu_38072_p2;
    sc_signal< sc_lv<9> > tmp_201_45_fu_38445_p2;
    sc_signal< sc_lv<9> > tmp_185_11_cast_fu_38455_p1;
    sc_signal< sc_lv<9> > tmp_190_46_fu_38459_p2;
    sc_signal< sc_lv<9> > tmp_201_46_fu_38473_p2;
    sc_signal< sc_lv<9> > tmp_189_5_cast_fu_38843_p1;
    sc_signal< sc_lv<9> > tmp_190_47_fu_38847_p2;
    sc_signal< sc_lv<9> > tmp_201_47_fu_38861_p2;
    sc_signal< sc_lv<9> > tmp_190_48_fu_38871_p2;
    sc_signal< sc_lv<9> > tmp_201_48_fu_39244_p2;
    sc_signal< sc_lv<9> > tmp_190_49_fu_39254_p2;
    sc_signal< sc_lv<9> > tmp_201_49_fu_39267_p2;
    sc_signal< sc_lv<9> > tmp_190_50_fu_39637_p2;
    sc_signal< sc_lv<9> > tmp_201_50_fu_39650_p2;
    sc_signal< sc_lv<9> > tmp_190_51_fu_39660_p2;
    sc_signal< sc_lv<9> > tmp_201_51_fu_40033_p2;
    sc_signal< sc_lv<9> > tmp_190_52_fu_40043_p2;
    sc_signal< sc_lv<9> > tmp_201_52_fu_40056_p2;
    sc_signal< sc_lv<9> > tmp_190_53_fu_40426_p2;
    sc_signal< sc_lv<9> > tmp_201_53_fu_40439_p2;
    sc_signal< sc_lv<9> > tmp_185_12_cast_fu_40449_p1;
    sc_signal< sc_lv<9> > tmp_190_54_fu_40453_p2;
    sc_signal< sc_lv<9> > tmp_196_55_cast_fu_40463_p1;
    sc_signal< sc_lv<9> > tmp_201_54_fu_40836_p2;
    sc_signal< sc_lv<9> > tmp_189_6_cast_fu_40846_p1;
    sc_signal< sc_lv<9> > tmp_190_55_fu_40850_p2;
    sc_signal< sc_lv<9> > tmp_196_56_cast_fu_40864_p1;
    sc_signal< sc_lv<9> > tmp_196_57_cast_fu_40873_p1;
    sc_signal< sc_lv<9> > tmp_190_56_fu_41242_p2;
    sc_signal< sc_lv<9> > tmp_190_57_fu_41255_p2;
    sc_signal< sc_lv<9> > tmp_196_58_cast_fu_41264_p1;
    sc_signal< sc_lv<9> > tmp_196_59_cast_fu_41273_p1;
    sc_signal< sc_lv<9> > tmp_190_58_fu_41646_p2;
    sc_signal< sc_lv<9> > tmp_196_60_cast_fu_41659_p1;
    sc_signal< sc_lv<9> > tmp_196_61_cast_fu_41668_p1;
    sc_signal< sc_lv<9> > tmp_190_59_fu_42037_p2;
    sc_signal< sc_lv<9> > tmp_190_60_fu_42050_p2;
    sc_signal< sc_lv<9> > tmp_185_13_cast_fu_42059_p1;
    sc_signal< sc_lv<9> > tmp_196_62_cast_fu_42068_p1;
    sc_signal< sc_lv<9> > tmp_190_61_fu_42441_p2;
    sc_signal< sc_lv<32> > tmp_168_to_int_fu_44502_p1;
    sc_signal< sc_lv<32> > tmp_177_to_int_fu_44515_p1;
    sc_signal< sc_lv<2> > grp_fu_25144_opcode;
    sc_signal< bool > ap_block_pp4_stage24_00001;
    sc_signal< bool > ap_block_pp4_stage25_00001;
    sc_signal< bool > ap_block_pp4_stage26_00001;
    sc_signal< bool > ap_block_pp4_stage28_00001;
    sc_signal< bool > ap_block_pp4_stage30_00001;
    sc_signal< bool > ap_block_pp4_stage31_00001;
    sc_signal< bool > ap_block_pp4_stage32_00001;
    sc_signal< bool > ap_block_pp4_stage33_00001;
    sc_signal< bool > ap_block_pp4_stage34_00001;
    sc_signal< bool > ap_block_pp4_stage35_00001;
    sc_signal< bool > ap_block_pp4_stage36_00001;
    sc_signal< bool > ap_block_pp4_stage37_00001;
    sc_signal< bool > ap_block_pp4_stage38_00001;
    sc_signal< bool > ap_block_pp4_stage39_00001;
    sc_signal< bool > ap_block_pp4_stage40_00001;
    sc_signal< bool > ap_block_pp4_stage41_00001;
    sc_signal< bool > ap_block_pp4_stage42_00001;
    sc_signal< bool > ap_block_pp4_stage43_00001;
    sc_signal< bool > ap_block_pp4_stage44_00001;
    sc_signal< bool > ap_block_pp4_stage45_00001;
    sc_signal< bool > ap_block_pp4_stage46_00001;
    sc_signal< bool > ap_block_pp4_stage47_00001;
    sc_signal< bool > ap_block_pp4_stage0_00001;
    sc_signal< bool > ap_block_pp4_stage1_00001;
    sc_signal< bool > ap_block_pp4_stage2_00001;
    sc_signal< bool > ap_block_pp4_stage3_00001;
    sc_signal< bool > ap_block_pp4_stage4_00001;
    sc_signal< bool > ap_block_pp4_stage5_00001;
    sc_signal< bool > ap_block_pp4_stage6_00001;
    sc_signal< bool > ap_block_pp4_stage7_00001;
    sc_signal< bool > ap_block_pp4_stage8_00001;
    sc_signal< bool > ap_block_pp4_stage9_00001;
    sc_signal< bool > ap_block_pp4_stage10_00001;
    sc_signal< bool > ap_block_pp4_stage11_00001;
    sc_signal< bool > ap_block_pp4_stage12_00001;
    sc_signal< bool > ap_block_pp4_stage14_00001;
    sc_signal< bool > ap_block_pp4_stage15_00001;
    sc_signal< bool > ap_block_pp4_stage16_00001;
    sc_signal< bool > ap_block_pp4_stage19_00001;
    sc_signal< bool > ap_block_pp4_stage20_00001;
    sc_signal< bool > ap_block_pp4_stage21_00001;
    sc_signal< bool > ap_block_pp4_stage22_00001;
    sc_signal< bool > ap_block_pp4_stage27_00001;
    sc_signal< bool > ap_block_pp4_stage29_00001;
    sc_signal< bool > ap_block_pp4_stage13_00001;
    sc_signal< bool > ap_block_pp4_stage17_00001;
    sc_signal< bool > ap_block_pp4_stage18_00001;
    sc_signal< bool > ap_block_pp4_stage23_00001;
    sc_signal< sc_lv<2> > grp_fu_25148_opcode;
    sc_signal< sc_lv<2> > grp_fu_25152_opcode;
    sc_signal< sc_lv<91> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp4_stage1_subdone;
    sc_signal< bool > ap_block_pp4_stage2_subdone;
    sc_signal< bool > ap_block_pp4_stage3_subdone;
    sc_signal< bool > ap_block_pp4_stage4_subdone;
    sc_signal< bool > ap_block_pp4_stage5_subdone;
    sc_signal< bool > ap_block_pp4_stage6_subdone;
    sc_signal< bool > ap_block_pp4_stage7_subdone;
    sc_signal< bool > ap_block_pp4_stage8_subdone;
    sc_signal< bool > ap_block_pp4_stage9_subdone;
    sc_signal< bool > ap_block_pp4_stage10_subdone;
    sc_signal< bool > ap_block_pp4_stage11_subdone;
    sc_signal< bool > ap_block_pp4_stage12_subdone;
    sc_signal< bool > ap_block_pp4_stage13_subdone;
    sc_signal< bool > ap_block_pp4_stage14_subdone;
    sc_signal< bool > ap_block_pp4_stage15_subdone;
    sc_signal< bool > ap_block_pp4_stage16_subdone;
    sc_signal< bool > ap_block_pp4_stage17_subdone;
    sc_signal< bool > ap_block_pp4_stage18_subdone;
    sc_signal< bool > ap_block_pp4_stage19_subdone;
    sc_signal< bool > ap_block_pp4_stage20_subdone;
    sc_signal< bool > ap_block_pp4_stage21_subdone;
    sc_signal< bool > ap_block_pp4_stage22_subdone;
    sc_signal< bool > ap_block_pp4_stage23_subdone;
    sc_signal< bool > ap_block_pp4_stage24_subdone;
    sc_signal< bool > ap_block_pp4_stage25_subdone;
    sc_signal< bool > ap_block_pp4_stage26_subdone;
    sc_signal< bool > ap_block_pp4_stage27_subdone;
    sc_signal< bool > ap_block_pp4_stage28_subdone;
    sc_signal< bool > ap_block_pp4_stage29_subdone;
    sc_signal< bool > ap_block_pp4_stage30_subdone;
    sc_signal< bool > ap_block_pp4_stage31_subdone;
    sc_signal< bool > ap_block_pp4_stage32_subdone;
    sc_signal< bool > ap_block_pp4_stage33_subdone;
    sc_signal< bool > ap_block_pp4_stage34_subdone;
    sc_signal< bool > ap_block_pp4_stage35_subdone;
    sc_signal< bool > ap_block_pp4_stage36_subdone;
    sc_signal< bool > ap_block_pp4_stage37_subdone;
    sc_signal< bool > ap_block_pp4_stage38_subdone;
    sc_signal< bool > ap_block_pp4_stage39_subdone;
    sc_signal< bool > ap_block_pp4_stage40_subdone;
    sc_signal< bool > ap_block_pp4_stage41_subdone;
    sc_signal< bool > ap_block_pp4_stage42_subdone;
    sc_signal< bool > ap_block_pp4_stage43_subdone;
    sc_signal< bool > ap_block_pp4_stage44_subdone;
    sc_signal< bool > ap_block_pp4_stage45_subdone;
    sc_signal< bool > ap_block_pp4_stage46_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    sc_signal< sc_logic > ap_idle_pp4;
    sc_signal< sc_logic > ap_enable_pp4;
    sc_signal< sc_logic > ap_idle_pp5;
    sc_signal< sc_logic > ap_enable_pp5;
    sc_signal< bool > ap_condition_30132;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<91> ap_ST_fsm_state1;
    static const sc_lv<91> ap_ST_fsm_state2;
    static const sc_lv<91> ap_ST_fsm_state3;
    static const sc_lv<91> ap_ST_fsm_state4;
    static const sc_lv<91> ap_ST_fsm_state5;
    static const sc_lv<91> ap_ST_fsm_state6;
    static const sc_lv<91> ap_ST_fsm_state7;
    static const sc_lv<91> ap_ST_fsm_state8;
    static const sc_lv<91> ap_ST_fsm_pp0_stage0;
    static const sc_lv<91> ap_ST_fsm_state12;
    static const sc_lv<91> ap_ST_fsm_state13;
    static const sc_lv<91> ap_ST_fsm_state14;
    static const sc_lv<91> ap_ST_fsm_state15;
    static const sc_lv<91> ap_ST_fsm_state16;
    static const sc_lv<91> ap_ST_fsm_state17;
    static const sc_lv<91> ap_ST_fsm_state18;
    static const sc_lv<91> ap_ST_fsm_pp1_stage0;
    static const sc_lv<91> ap_ST_fsm_state21;
    static const sc_lv<91> ap_ST_fsm_state22;
    static const sc_lv<91> ap_ST_fsm_state23;
    static const sc_lv<91> ap_ST_fsm_state24;
    static const sc_lv<91> ap_ST_fsm_state25;
    static const sc_lv<91> ap_ST_fsm_state26;
    static const sc_lv<91> ap_ST_fsm_state27;
    static const sc_lv<91> ap_ST_fsm_pp2_stage0;
    static const sc_lv<91> ap_ST_fsm_state31;
    static const sc_lv<91> ap_ST_fsm_state32;
    static const sc_lv<91> ap_ST_fsm_state33;
    static const sc_lv<91> ap_ST_fsm_state34;
    static const sc_lv<91> ap_ST_fsm_state35;
    static const sc_lv<91> ap_ST_fsm_state36;
    static const sc_lv<91> ap_ST_fsm_state37;
    static const sc_lv<91> ap_ST_fsm_pp3_stage0;
    static const sc_lv<91> ap_ST_fsm_state41;
    static const sc_lv<91> ap_ST_fsm_pp4_stage0;
    static const sc_lv<91> ap_ST_fsm_pp4_stage1;
    static const sc_lv<91> ap_ST_fsm_pp4_stage2;
    static const sc_lv<91> ap_ST_fsm_pp4_stage3;
    static const sc_lv<91> ap_ST_fsm_pp4_stage4;
    static const sc_lv<91> ap_ST_fsm_pp4_stage5;
    static const sc_lv<91> ap_ST_fsm_pp4_stage6;
    static const sc_lv<91> ap_ST_fsm_pp4_stage7;
    static const sc_lv<91> ap_ST_fsm_pp4_stage8;
    static const sc_lv<91> ap_ST_fsm_pp4_stage9;
    static const sc_lv<91> ap_ST_fsm_pp4_stage10;
    static const sc_lv<91> ap_ST_fsm_pp4_stage11;
    static const sc_lv<91> ap_ST_fsm_pp4_stage12;
    static const sc_lv<91> ap_ST_fsm_pp4_stage13;
    static const sc_lv<91> ap_ST_fsm_pp4_stage14;
    static const sc_lv<91> ap_ST_fsm_pp4_stage15;
    static const sc_lv<91> ap_ST_fsm_pp4_stage16;
    static const sc_lv<91> ap_ST_fsm_pp4_stage17;
    static const sc_lv<91> ap_ST_fsm_pp4_stage18;
    static const sc_lv<91> ap_ST_fsm_pp4_stage19;
    static const sc_lv<91> ap_ST_fsm_pp4_stage20;
    static const sc_lv<91> ap_ST_fsm_pp4_stage21;
    static const sc_lv<91> ap_ST_fsm_pp4_stage22;
    static const sc_lv<91> ap_ST_fsm_pp4_stage23;
    static const sc_lv<91> ap_ST_fsm_pp4_stage24;
    static const sc_lv<91> ap_ST_fsm_pp4_stage25;
    static const sc_lv<91> ap_ST_fsm_pp4_stage26;
    static const sc_lv<91> ap_ST_fsm_pp4_stage27;
    static const sc_lv<91> ap_ST_fsm_pp4_stage28;
    static const sc_lv<91> ap_ST_fsm_pp4_stage29;
    static const sc_lv<91> ap_ST_fsm_pp4_stage30;
    static const sc_lv<91> ap_ST_fsm_pp4_stage31;
    static const sc_lv<91> ap_ST_fsm_pp4_stage32;
    static const sc_lv<91> ap_ST_fsm_pp4_stage33;
    static const sc_lv<91> ap_ST_fsm_pp4_stage34;
    static const sc_lv<91> ap_ST_fsm_pp4_stage35;
    static const sc_lv<91> ap_ST_fsm_pp4_stage36;
    static const sc_lv<91> ap_ST_fsm_pp4_stage37;
    static const sc_lv<91> ap_ST_fsm_pp4_stage38;
    static const sc_lv<91> ap_ST_fsm_pp4_stage39;
    static const sc_lv<91> ap_ST_fsm_pp4_stage40;
    static const sc_lv<91> ap_ST_fsm_pp4_stage41;
    static const sc_lv<91> ap_ST_fsm_pp4_stage42;
    static const sc_lv<91> ap_ST_fsm_pp4_stage43;
    static const sc_lv<91> ap_ST_fsm_pp4_stage44;
    static const sc_lv<91> ap_ST_fsm_pp4_stage45;
    static const sc_lv<91> ap_ST_fsm_pp4_stage46;
    static const sc_lv<91> ap_ST_fsm_pp4_stage47;
    static const sc_lv<91> ap_ST_fsm_state282;
    static const sc_lv<91> ap_ST_fsm_state283;
    static const sc_lv<91> ap_ST_fsm_state284;
    static const sc_lv<91> ap_ST_fsm_pp5_stage0;
    static const sc_lv<91> ap_ST_fsm_state287;
    static const sc_lv<91> ap_ST_fsm_state288;
    static const sc_lv<91> ap_ST_fsm_state289;
    static const sc_lv<91> ap_ST_fsm_state290;
    static const sc_lv<91> ap_ST_fsm_state291;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_54;
    static const sc_lv<32> ap_const_lv32_55;
    static const sc_lv<32> ap_const_lv32_5A;
    static const int C_S_AXI_DATA_WIDTH;
    static const int C_M_AXI_MY_REGION_DATA_USER_VALUE;
    static const int C_M_AXI_MY_REGION_DATA_PROT_VALUE;
    static const int C_M_AXI_MY_REGION_DATA_CACHE_VALUE;
    static const int C_M_AXI_DATA_WIDTH;
    static const int C_M_AXI_MY_REGION_FCOORD_USER_VALUE;
    static const int C_M_AXI_MY_REGION_FCOORD_PROT_VALUE;
    static const int C_M_AXI_MY_REGION_FCOORD_CACHE_VALUE;
    static const int C_M_AXI_MY_PATCHES_USER_VALUE;
    static const int C_M_AXI_MY_PATCHES_PROT_VALUE;
    static const int C_M_AXI_MY_PATCHES_CACHE_VALUE;
    static const int C_M_AXI_MY_POS_USER_VALUE;
    static const int C_M_AXI_MY_POS_PROT_VALUE;
    static const int C_M_AXI_MY_POS_CACHE_VALUE;
    static const int C_M_AXI_MY_DEBUG_USER_VALUE;
    static const int C_M_AXI_MY_DEBUG_PROT_VALUE;
    static const int C_M_AXI_MY_DEBUG_CACHE_VALUE;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_2D;
    static const sc_lv<32> ap_const_lv32_2E;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_31;
    static const sc_lv<32> ap_const_lv32_32;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<32> ap_const_lv32_38;
    static const sc_lv<32> ap_const_lv32_39;
    static const sc_lv<32> ap_const_lv32_3A;
    static const sc_lv<32> ap_const_lv32_3B;
    static const sc_lv<32> ap_const_lv32_3C;
    static const sc_lv<32> ap_const_lv32_3D;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_41;
    static const sc_lv<32> ap_const_lv32_42;
    static const sc_lv<32> ap_const_lv32_43;
    static const sc_lv<32> ap_const_lv32_44;
    static const sc_lv<32> ap_const_lv32_45;
    static const sc_lv<32> ap_const_lv32_46;
    static const sc_lv<32> ap_const_lv32_47;
    static const sc_lv<32> ap_const_lv32_49;
    static const sc_lv<32> ap_const_lv32_4A;
    static const sc_lv<32> ap_const_lv32_4B;
    static const sc_lv<32> ap_const_lv32_4D;
    static const sc_lv<32> ap_const_lv32_48;
    static const sc_lv<32> ap_const_lv32_4C;
    static const sc_lv<32> ap_const_lv32_4E;
    static const sc_lv<32> ap_const_lv32_50;
    static const sc_lv<32> ap_const_lv32_51;
    static const sc_lv<32> ap_const_lv32_4F;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_52;
    static const sc_lv<32> ap_const_lv32_53;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<17> ap_const_lv17_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_18000;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_960;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_2;
    static const sc_lv<5> ap_const_lv5_3;
    static const sc_lv<5> ap_const_lv5_4;
    static const sc_lv<5> ap_const_lv5_5;
    static const sc_lv<5> ap_const_lv5_6;
    static const sc_lv<5> ap_const_lv5_7;
    static const sc_lv<5> ap_const_lv5_8;
    static const sc_lv<5> ap_const_lv5_9;
    static const sc_lv<5> ap_const_lv5_A;
    static const sc_lv<5> ap_const_lv5_B;
    static const sc_lv<5> ap_const_lv5_C;
    static const sc_lv<5> ap_const_lv5_D;
    static const sc_lv<5> ap_const_lv5_E;
    static const sc_lv<5> ap_const_lv5_F;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<5> ap_const_lv5_11;
    static const sc_lv<5> ap_const_lv5_12;
    static const sc_lv<5> ap_const_lv5_13;
    static const sc_lv<5> ap_const_lv5_14;
    static const sc_lv<5> ap_const_lv5_15;
    static const sc_lv<5> ap_const_lv5_16;
    static const sc_lv<5> ap_const_lv5_1F;
    static const sc_lv<5> ap_const_lv5_1E;
    static const sc_lv<5> ap_const_lv5_1D;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<5> ap_const_lv5_1B;
    static const sc_lv<5> ap_const_lv5_1A;
    static const sc_lv<5> ap_const_lv5_19;
    static const sc_lv<5> ap_const_lv5_18;
    static const sc_lv<5> ap_const_lv5_17;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<7> ap_const_lv7_C;
    static const sc_lv<7> ap_const_lv7_A;
    static const sc_lv<7> ap_const_lv7_15;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<7> ap_const_lv7_D;
    static const sc_lv<7> ap_const_lv7_B;
    static const sc_lv<7> ap_const_lv7_16;
    static const sc_lv<7> ap_const_lv7_2;
    static const sc_lv<7> ap_const_lv7_E;
    static const sc_lv<7> ap_const_lv7_17;
    static const sc_lv<7> ap_const_lv7_3;
    static const sc_lv<7> ap_const_lv7_F;
    static const sc_lv<7> ap_const_lv7_18;
    static const sc_lv<7> ap_const_lv7_4;
    static const sc_lv<7> ap_const_lv7_10;
    static const sc_lv<7> ap_const_lv7_19;
    static const sc_lv<7> ap_const_lv7_5;
    static const sc_lv<7> ap_const_lv7_11;
    static const sc_lv<7> ap_const_lv7_1A;
    static const sc_lv<7> ap_const_lv7_6;
    static const sc_lv<7> ap_const_lv7_12;
    static const sc_lv<7> ap_const_lv7_1B;
    static const sc_lv<7> ap_const_lv7_7;
    static const sc_lv<7> ap_const_lv7_13;
    static const sc_lv<7> ap_const_lv7_1C;
    static const sc_lv<7> ap_const_lv7_8;
    static const sc_lv<7> ap_const_lv7_14;
    static const sc_lv<7> ap_const_lv7_1F;
    static const sc_lv<7> ap_const_lv7_20;
    static const sc_lv<7> ap_const_lv7_21;
    static const sc_lv<7> ap_const_lv7_22;
    static const sc_lv<7> ap_const_lv7_23;
    static const sc_lv<7> ap_const_lv7_24;
    static const sc_lv<7> ap_const_lv7_25;
    static const sc_lv<7> ap_const_lv7_1D;
    static const sc_lv<7> ap_const_lv7_26;
    static const sc_lv<7> ap_const_lv7_1E;
    static const sc_lv<7> ap_const_lv7_29;
    static const sc_lv<7> ap_const_lv7_2A;
    static const sc_lv<7> ap_const_lv7_2B;
    static const sc_lv<7> ap_const_lv7_2C;
    static const sc_lv<7> ap_const_lv7_2D;
    static const sc_lv<7> ap_const_lv7_2E;
    static const sc_lv<7> ap_const_lv7_2F;
    static const sc_lv<7> ap_const_lv7_27;
    static const sc_lv<7> ap_const_lv7_30;
    static const sc_lv<7> ap_const_lv7_28;
    static const sc_lv<7> ap_const_lv7_33;
    static const sc_lv<7> ap_const_lv7_34;
    static const sc_lv<7> ap_const_lv7_35;
    static const sc_lv<7> ap_const_lv7_36;
    static const sc_lv<7> ap_const_lv7_37;
    static const sc_lv<7> ap_const_lv7_38;
    static const sc_lv<7> ap_const_lv7_39;
    static const sc_lv<7> ap_const_lv7_31;
    static const sc_lv<7> ap_const_lv7_3A;
    static const sc_lv<7> ap_const_lv7_32;
    static const sc_lv<7> ap_const_lv7_3D;
    static const sc_lv<7> ap_const_lv7_3E;
    static const sc_lv<7> ap_const_lv7_3F;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<7> ap_const_lv7_41;
    static const sc_lv<7> ap_const_lv7_42;
    static const sc_lv<7> ap_const_lv7_43;
    static const sc_lv<7> ap_const_lv7_3B;
    static const sc_lv<7> ap_const_lv7_44;
    static const sc_lv<7> ap_const_lv7_3C;
    static const sc_lv<7> ap_const_lv7_47;
    static const sc_lv<7> ap_const_lv7_48;
    static const sc_lv<7> ap_const_lv7_49;
    static const sc_lv<7> ap_const_lv7_4A;
    static const sc_lv<7> ap_const_lv7_4B;
    static const sc_lv<7> ap_const_lv7_4C;
    static const sc_lv<7> ap_const_lv7_4D;
    static const sc_lv<7> ap_const_lv7_45;
    static const sc_lv<7> ap_const_lv7_4E;
    static const sc_lv<7> ap_const_lv7_46;
    static const sc_lv<7> ap_const_lv7_51;
    static const sc_lv<7> ap_const_lv7_52;
    static const sc_lv<7> ap_const_lv7_53;
    static const sc_lv<7> ap_const_lv7_54;
    static const sc_lv<7> ap_const_lv7_55;
    static const sc_lv<7> ap_const_lv7_56;
    static const sc_lv<7> ap_const_lv7_57;
    static const sc_lv<7> ap_const_lv7_4F;
    static const sc_lv<7> ap_const_lv7_58;
    static const sc_lv<7> ap_const_lv7_50;
    static const sc_lv<7> ap_const_lv7_5B;
    static const sc_lv<7> ap_const_lv7_5C;
    static const sc_lv<7> ap_const_lv7_5D;
    static const sc_lv<7> ap_const_lv7_5E;
    static const sc_lv<7> ap_const_lv7_5F;
    static const sc_lv<7> ap_const_lv7_60;
    static const sc_lv<7> ap_const_lv7_61;
    static const sc_lv<7> ap_const_lv7_59;
    static const sc_lv<7> ap_const_lv7_62;
    static const sc_lv<32> ap_const_lv32_42800000;
    static const sc_lv<32> ap_const_lv32_3F000000;
    static const sc_lv<32> ap_const_lv32_3E800000;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<17> ap_const_lv17_18000;
    static const sc_lv<17> ap_const_lv17_1;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<6> ap_const_lv6_30;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<12> ap_const_lv12_960;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<24> ap_const_lv24_147B;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<12> ap_const_lv12_64;
    static const sc_lv<32> ap_const_lv32_80000000;
    static const sc_lv<2> ap_const_lv2_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const8();
    void thread_ap_var_for_const9();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const10();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const11();
    void thread_ap_var_for_const12();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_pp4_stage0();
    void thread_ap_CS_fsm_pp4_stage1();
    void thread_ap_CS_fsm_pp4_stage10();
    void thread_ap_CS_fsm_pp4_stage11();
    void thread_ap_CS_fsm_pp4_stage12();
    void thread_ap_CS_fsm_pp4_stage13();
    void thread_ap_CS_fsm_pp4_stage14();
    void thread_ap_CS_fsm_pp4_stage15();
    void thread_ap_CS_fsm_pp4_stage16();
    void thread_ap_CS_fsm_pp4_stage17();
    void thread_ap_CS_fsm_pp4_stage18();
    void thread_ap_CS_fsm_pp4_stage19();
    void thread_ap_CS_fsm_pp4_stage2();
    void thread_ap_CS_fsm_pp4_stage20();
    void thread_ap_CS_fsm_pp4_stage21();
    void thread_ap_CS_fsm_pp4_stage22();
    void thread_ap_CS_fsm_pp4_stage23();
    void thread_ap_CS_fsm_pp4_stage24();
    void thread_ap_CS_fsm_pp4_stage25();
    void thread_ap_CS_fsm_pp4_stage26();
    void thread_ap_CS_fsm_pp4_stage27();
    void thread_ap_CS_fsm_pp4_stage28();
    void thread_ap_CS_fsm_pp4_stage29();
    void thread_ap_CS_fsm_pp4_stage3();
    void thread_ap_CS_fsm_pp4_stage30();
    void thread_ap_CS_fsm_pp4_stage31();
    void thread_ap_CS_fsm_pp4_stage32();
    void thread_ap_CS_fsm_pp4_stage33();
    void thread_ap_CS_fsm_pp4_stage34();
    void thread_ap_CS_fsm_pp4_stage35();
    void thread_ap_CS_fsm_pp4_stage36();
    void thread_ap_CS_fsm_pp4_stage37();
    void thread_ap_CS_fsm_pp4_stage38();
    void thread_ap_CS_fsm_pp4_stage39();
    void thread_ap_CS_fsm_pp4_stage4();
    void thread_ap_CS_fsm_pp4_stage40();
    void thread_ap_CS_fsm_pp4_stage41();
    void thread_ap_CS_fsm_pp4_stage42();
    void thread_ap_CS_fsm_pp4_stage43();
    void thread_ap_CS_fsm_pp4_stage44();
    void thread_ap_CS_fsm_pp4_stage45();
    void thread_ap_CS_fsm_pp4_stage46();
    void thread_ap_CS_fsm_pp4_stage47();
    void thread_ap_CS_fsm_pp4_stage5();
    void thread_ap_CS_fsm_pp4_stage6();
    void thread_ap_CS_fsm_pp4_stage7();
    void thread_ap_CS_fsm_pp4_stage8();
    void thread_ap_CS_fsm_pp4_stage9();
    void thread_ap_CS_fsm_pp5_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state282();
    void thread_ap_CS_fsm_state283();
    void thread_ap_CS_fsm_state284();
    void thread_ap_CS_fsm_state291();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state37();
    void thread_ap_CS_fsm_state41();
    void thread_ap_CS_fsm_state8();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_pp4_stage0();
    void thread_ap_block_pp4_stage0_00001();
    void thread_ap_block_pp4_stage0_11001();
    void thread_ap_block_pp4_stage0_subdone();
    void thread_ap_block_pp4_stage1();
    void thread_ap_block_pp4_stage10();
    void thread_ap_block_pp4_stage10_00001();
    void thread_ap_block_pp4_stage10_11001();
    void thread_ap_block_pp4_stage10_subdone();
    void thread_ap_block_pp4_stage11();
    void thread_ap_block_pp4_stage11_00001();
    void thread_ap_block_pp4_stage11_11001();
    void thread_ap_block_pp4_stage11_subdone();
    void thread_ap_block_pp4_stage12();
    void thread_ap_block_pp4_stage12_00001();
    void thread_ap_block_pp4_stage12_11001();
    void thread_ap_block_pp4_stage12_subdone();
    void thread_ap_block_pp4_stage13();
    void thread_ap_block_pp4_stage13_00001();
    void thread_ap_block_pp4_stage13_11001();
    void thread_ap_block_pp4_stage13_subdone();
    void thread_ap_block_pp4_stage14();
    void thread_ap_block_pp4_stage14_00001();
    void thread_ap_block_pp4_stage14_11001();
    void thread_ap_block_pp4_stage14_subdone();
    void thread_ap_block_pp4_stage15();
    void thread_ap_block_pp4_stage15_00001();
    void thread_ap_block_pp4_stage15_11001();
    void thread_ap_block_pp4_stage15_subdone();
    void thread_ap_block_pp4_stage16();
    void thread_ap_block_pp4_stage16_00001();
    void thread_ap_block_pp4_stage16_11001();
    void thread_ap_block_pp4_stage16_subdone();
    void thread_ap_block_pp4_stage17();
    void thread_ap_block_pp4_stage17_00001();
    void thread_ap_block_pp4_stage17_11001();
    void thread_ap_block_pp4_stage17_subdone();
    void thread_ap_block_pp4_stage18();
    void thread_ap_block_pp4_stage18_00001();
    void thread_ap_block_pp4_stage18_11001();
    void thread_ap_block_pp4_stage18_subdone();
    void thread_ap_block_pp4_stage19();
    void thread_ap_block_pp4_stage19_00001();
    void thread_ap_block_pp4_stage19_11001();
    void thread_ap_block_pp4_stage19_subdone();
    void thread_ap_block_pp4_stage1_00001();
    void thread_ap_block_pp4_stage1_11001();
    void thread_ap_block_pp4_stage1_subdone();
    void thread_ap_block_pp4_stage2();
    void thread_ap_block_pp4_stage20();
    void thread_ap_block_pp4_stage20_00001();
    void thread_ap_block_pp4_stage20_11001();
    void thread_ap_block_pp4_stage20_subdone();
    void thread_ap_block_pp4_stage21();
    void thread_ap_block_pp4_stage21_00001();
    void thread_ap_block_pp4_stage21_11001();
    void thread_ap_block_pp4_stage21_subdone();
    void thread_ap_block_pp4_stage22();
    void thread_ap_block_pp4_stage22_00001();
    void thread_ap_block_pp4_stage22_11001();
    void thread_ap_block_pp4_stage22_subdone();
    void thread_ap_block_pp4_stage23();
    void thread_ap_block_pp4_stage23_00001();
    void thread_ap_block_pp4_stage23_11001();
    void thread_ap_block_pp4_stage23_subdone();
    void thread_ap_block_pp4_stage24();
    void thread_ap_block_pp4_stage24_00001();
    void thread_ap_block_pp4_stage24_11001();
    void thread_ap_block_pp4_stage24_subdone();
    void thread_ap_block_pp4_stage25();
    void thread_ap_block_pp4_stage25_00001();
    void thread_ap_block_pp4_stage25_11001();
    void thread_ap_block_pp4_stage25_subdone();
    void thread_ap_block_pp4_stage26();
    void thread_ap_block_pp4_stage26_00001();
    void thread_ap_block_pp4_stage26_11001();
    void thread_ap_block_pp4_stage26_subdone();
    void thread_ap_block_pp4_stage27();
    void thread_ap_block_pp4_stage27_00001();
    void thread_ap_block_pp4_stage27_11001();
    void thread_ap_block_pp4_stage27_subdone();
    void thread_ap_block_pp4_stage28();
    void thread_ap_block_pp4_stage28_00001();
    void thread_ap_block_pp4_stage28_11001();
    void thread_ap_block_pp4_stage28_subdone();
    void thread_ap_block_pp4_stage29();
    void thread_ap_block_pp4_stage29_00001();
    void thread_ap_block_pp4_stage29_11001();
    void thread_ap_block_pp4_stage29_subdone();
    void thread_ap_block_pp4_stage2_00001();
    void thread_ap_block_pp4_stage2_11001();
    void thread_ap_block_pp4_stage2_subdone();
    void thread_ap_block_pp4_stage3();
    void thread_ap_block_pp4_stage30();
    void thread_ap_block_pp4_stage30_00001();
    void thread_ap_block_pp4_stage30_11001();
    void thread_ap_block_pp4_stage30_subdone();
    void thread_ap_block_pp4_stage31();
    void thread_ap_block_pp4_stage31_00001();
    void thread_ap_block_pp4_stage31_11001();
    void thread_ap_block_pp4_stage31_subdone();
    void thread_ap_block_pp4_stage32();
    void thread_ap_block_pp4_stage32_00001();
    void thread_ap_block_pp4_stage32_11001();
    void thread_ap_block_pp4_stage32_subdone();
    void thread_ap_block_pp4_stage33();
    void thread_ap_block_pp4_stage33_00001();
    void thread_ap_block_pp4_stage33_11001();
    void thread_ap_block_pp4_stage33_subdone();
    void thread_ap_block_pp4_stage34();
    void thread_ap_block_pp4_stage34_00001();
    void thread_ap_block_pp4_stage34_11001();
    void thread_ap_block_pp4_stage34_subdone();
    void thread_ap_block_pp4_stage35();
    void thread_ap_block_pp4_stage35_00001();
    void thread_ap_block_pp4_stage35_11001();
    void thread_ap_block_pp4_stage35_subdone();
    void thread_ap_block_pp4_stage36();
    void thread_ap_block_pp4_stage36_00001();
    void thread_ap_block_pp4_stage36_11001();
    void thread_ap_block_pp4_stage36_subdone();
    void thread_ap_block_pp4_stage37();
    void thread_ap_block_pp4_stage37_00001();
    void thread_ap_block_pp4_stage37_11001();
    void thread_ap_block_pp4_stage37_subdone();
    void thread_ap_block_pp4_stage38();
    void thread_ap_block_pp4_stage38_00001();
    void thread_ap_block_pp4_stage38_11001();
    void thread_ap_block_pp4_stage38_subdone();
    void thread_ap_block_pp4_stage39();
    void thread_ap_block_pp4_stage39_00001();
    void thread_ap_block_pp4_stage39_11001();
    void thread_ap_block_pp4_stage39_subdone();
    void thread_ap_block_pp4_stage3_00001();
    void thread_ap_block_pp4_stage3_11001();
    void thread_ap_block_pp4_stage3_subdone();
    void thread_ap_block_pp4_stage4();
    void thread_ap_block_pp4_stage40();
    void thread_ap_block_pp4_stage40_00001();
    void thread_ap_block_pp4_stage40_11001();
    void thread_ap_block_pp4_stage40_subdone();
    void thread_ap_block_pp4_stage41();
    void thread_ap_block_pp4_stage41_00001();
    void thread_ap_block_pp4_stage41_11001();
    void thread_ap_block_pp4_stage41_subdone();
    void thread_ap_block_pp4_stage42();
    void thread_ap_block_pp4_stage42_00001();
    void thread_ap_block_pp4_stage42_11001();
    void thread_ap_block_pp4_stage42_subdone();
    void thread_ap_block_pp4_stage43();
    void thread_ap_block_pp4_stage43_00001();
    void thread_ap_block_pp4_stage43_11001();
    void thread_ap_block_pp4_stage43_subdone();
    void thread_ap_block_pp4_stage44();
    void thread_ap_block_pp4_stage44_00001();
    void thread_ap_block_pp4_stage44_11001();
    void thread_ap_block_pp4_stage44_subdone();
    void thread_ap_block_pp4_stage45();
    void thread_ap_block_pp4_stage45_00001();
    void thread_ap_block_pp4_stage45_11001();
    void thread_ap_block_pp4_stage45_subdone();
    void thread_ap_block_pp4_stage46();
    void thread_ap_block_pp4_stage46_00001();
    void thread_ap_block_pp4_stage46_11001();
    void thread_ap_block_pp4_stage46_subdone();
    void thread_ap_block_pp4_stage47();
    void thread_ap_block_pp4_stage47_00001();
    void thread_ap_block_pp4_stage47_11001();
    void thread_ap_block_pp4_stage47_subdone();
    void thread_ap_block_pp4_stage4_00001();
    void thread_ap_block_pp4_stage4_11001();
    void thread_ap_block_pp4_stage4_subdone();
    void thread_ap_block_pp4_stage5();
    void thread_ap_block_pp4_stage5_00001();
    void thread_ap_block_pp4_stage5_11001();
    void thread_ap_block_pp4_stage5_subdone();
    void thread_ap_block_pp4_stage6();
    void thread_ap_block_pp4_stage6_00001();
    void thread_ap_block_pp4_stage6_11001();
    void thread_ap_block_pp4_stage6_subdone();
    void thread_ap_block_pp4_stage7();
    void thread_ap_block_pp4_stage7_00001();
    void thread_ap_block_pp4_stage7_11001();
    void thread_ap_block_pp4_stage7_subdone();
    void thread_ap_block_pp4_stage8();
    void thread_ap_block_pp4_stage8_00001();
    void thread_ap_block_pp4_stage8_11001();
    void thread_ap_block_pp4_stage8_subdone();
    void thread_ap_block_pp4_stage9();
    void thread_ap_block_pp4_stage9_00001();
    void thread_ap_block_pp4_stage9_11001();
    void thread_ap_block_pp4_stage9_subdone();
    void thread_ap_block_pp5_stage0();
    void thread_ap_block_pp5_stage0_01001();
    void thread_ap_block_pp5_stage0_11001();
    void thread_ap_block_pp5_stage0_subdone();
    void thread_ap_block_state100_pp4_stage10_iter1();
    void thread_ap_block_state101_pp4_stage11_iter1();
    void thread_ap_block_state102_pp4_stage12_iter1();
    void thread_ap_block_state103_pp4_stage13_iter1();
    void thread_ap_block_state104_pp4_stage14_iter1();
    void thread_ap_block_state105_pp4_stage15_iter1();
    void thread_ap_block_state106_pp4_stage16_iter1();
    void thread_ap_block_state107_pp4_stage17_iter1();
    void thread_ap_block_state108_pp4_stage18_iter1();
    void thread_ap_block_state109_pp4_stage19_iter1();
    void thread_ap_block_state10_pp0_stage0_iter1();
    void thread_ap_block_state110_pp4_stage20_iter1();
    void thread_ap_block_state111_pp4_stage21_iter1();
    void thread_ap_block_state112_pp4_stage22_iter1();
    void thread_ap_block_state113_pp4_stage23_iter1();
    void thread_ap_block_state114_pp4_stage24_iter1();
    void thread_ap_block_state115_pp4_stage25_iter1();
    void thread_ap_block_state116_pp4_stage26_iter1();
    void thread_ap_block_state117_pp4_stage27_iter1();
    void thread_ap_block_state118_pp4_stage28_iter1();
    void thread_ap_block_state119_pp4_stage29_iter1();
    void thread_ap_block_state11_pp0_stage0_iter2();
    void thread_ap_block_state120_pp4_stage30_iter1();
    void thread_ap_block_state121_pp4_stage31_iter1();
    void thread_ap_block_state122_pp4_stage32_iter1();
    void thread_ap_block_state123_pp4_stage33_iter1();
    void thread_ap_block_state124_pp4_stage34_iter1();
    void thread_ap_block_state125_pp4_stage35_iter1();
    void thread_ap_block_state126_pp4_stage36_iter1();
    void thread_ap_block_state127_pp4_stage37_iter1();
    void thread_ap_block_state128_pp4_stage38_iter1();
    void thread_ap_block_state129_pp4_stage39_iter1();
    void thread_ap_block_state130_pp4_stage40_iter1();
    void thread_ap_block_state131_pp4_stage41_iter1();
    void thread_ap_block_state132_pp4_stage42_iter1();
    void thread_ap_block_state133_pp4_stage43_iter1();
    void thread_ap_block_state134_pp4_stage44_iter1();
    void thread_ap_block_state135_pp4_stage45_iter1();
    void thread_ap_block_state136_pp4_stage46_iter1();
    void thread_ap_block_state137_pp4_stage47_iter1();
    void thread_ap_block_state138_pp4_stage0_iter2();
    void thread_ap_block_state139_pp4_stage1_iter2();
    void thread_ap_block_state140_pp4_stage2_iter2();
    void thread_ap_block_state141_pp4_stage3_iter2();
    void thread_ap_block_state142_pp4_stage4_iter2();
    void thread_ap_block_state143_pp4_stage5_iter2();
    void thread_ap_block_state144_pp4_stage6_iter2();
    void thread_ap_block_state145_pp4_stage7_iter2();
    void thread_ap_block_state146_pp4_stage8_iter2();
    void thread_ap_block_state147_pp4_stage9_iter2();
    void thread_ap_block_state148_pp4_stage10_iter2();
    void thread_ap_block_state149_pp4_stage11_iter2();
    void thread_ap_block_state150_pp4_stage12_iter2();
    void thread_ap_block_state151_pp4_stage13_iter2();
    void thread_ap_block_state152_pp4_stage14_iter2();
    void thread_ap_block_state153_pp4_stage15_iter2();
    void thread_ap_block_state154_pp4_stage16_iter2();
    void thread_ap_block_state155_pp4_stage17_iter2();
    void thread_ap_block_state156_pp4_stage18_iter2();
    void thread_ap_block_state157_pp4_stage19_iter2();
    void thread_ap_block_state158_pp4_stage20_iter2();
    void thread_ap_block_state159_pp4_stage21_iter2();
    void thread_ap_block_state160_pp4_stage22_iter2();
    void thread_ap_block_state161_pp4_stage23_iter2();
    void thread_ap_block_state162_pp4_stage24_iter2();
    void thread_ap_block_state163_pp4_stage25_iter2();
    void thread_ap_block_state164_pp4_stage26_iter2();
    void thread_ap_block_state165_pp4_stage27_iter2();
    void thread_ap_block_state166_pp4_stage28_iter2();
    void thread_ap_block_state167_pp4_stage29_iter2();
    void thread_ap_block_state168_pp4_stage30_iter2();
    void thread_ap_block_state169_pp4_stage31_iter2();
    void thread_ap_block_state170_pp4_stage32_iter2();
    void thread_ap_block_state171_pp4_stage33_iter2();
    void thread_ap_block_state172_pp4_stage34_iter2();
    void thread_ap_block_state173_pp4_stage35_iter2();
    void thread_ap_block_state174_pp4_stage36_iter2();
    void thread_ap_block_state175_pp4_stage37_iter2();
    void thread_ap_block_state176_pp4_stage38_iter2();
    void thread_ap_block_state177_pp4_stage39_iter2();
    void thread_ap_block_state178_pp4_stage40_iter2();
    void thread_ap_block_state179_pp4_stage41_iter2();
    void thread_ap_block_state180_pp4_stage42_iter2();
    void thread_ap_block_state181_pp4_stage43_iter2();
    void thread_ap_block_state182_pp4_stage44_iter2();
    void thread_ap_block_state183_pp4_stage45_iter2();
    void thread_ap_block_state184_pp4_stage46_iter2();
    void thread_ap_block_state185_pp4_stage47_iter2();
    void thread_ap_block_state186_pp4_stage0_iter3();
    void thread_ap_block_state187_pp4_stage1_iter3();
    void thread_ap_block_state188_pp4_stage2_iter3();
    void thread_ap_block_state189_pp4_stage3_iter3();
    void thread_ap_block_state190_pp4_stage4_iter3();
    void thread_ap_block_state191_pp4_stage5_iter3();
    void thread_ap_block_state192_pp4_stage6_iter3();
    void thread_ap_block_state193_pp4_stage7_iter3();
    void thread_ap_block_state194_pp4_stage8_iter3();
    void thread_ap_block_state195_pp4_stage9_iter3();
    void thread_ap_block_state196_pp4_stage10_iter3();
    void thread_ap_block_state197_pp4_stage11_iter3();
    void thread_ap_block_state198_pp4_stage12_iter3();
    void thread_ap_block_state199_pp4_stage13_iter3();
    void thread_ap_block_state19_pp1_stage0_iter0();
    void thread_ap_block_state200_pp4_stage14_iter3();
    void thread_ap_block_state201_pp4_stage15_iter3();
    void thread_ap_block_state202_pp4_stage16_iter3();
    void thread_ap_block_state203_pp4_stage17_iter3();
    void thread_ap_block_state204_pp4_stage18_iter3();
    void thread_ap_block_state205_pp4_stage19_iter3();
    void thread_ap_block_state206_pp4_stage20_iter3();
    void thread_ap_block_state207_pp4_stage21_iter3();
    void thread_ap_block_state208_pp4_stage22_iter3();
    void thread_ap_block_state209_pp4_stage23_iter3();
    void thread_ap_block_state20_pp1_stage0_iter1();
    void thread_ap_block_state210_pp4_stage24_iter3();
    void thread_ap_block_state211_pp4_stage25_iter3();
    void thread_ap_block_state212_pp4_stage26_iter3();
    void thread_ap_block_state213_pp4_stage27_iter3();
    void thread_ap_block_state214_pp4_stage28_iter3();
    void thread_ap_block_state215_pp4_stage29_iter3();
    void thread_ap_block_state216_pp4_stage30_iter3();
    void thread_ap_block_state217_pp4_stage31_iter3();
    void thread_ap_block_state218_pp4_stage32_iter3();
    void thread_ap_block_state219_pp4_stage33_iter3();
    void thread_ap_block_state220_pp4_stage34_iter3();
    void thread_ap_block_state221_pp4_stage35_iter3();
    void thread_ap_block_state222_pp4_stage36_iter3();
    void thread_ap_block_state223_pp4_stage37_iter3();
    void thread_ap_block_state224_pp4_stage38_iter3();
    void thread_ap_block_state225_pp4_stage39_iter3();
    void thread_ap_block_state226_pp4_stage40_iter3();
    void thread_ap_block_state227_pp4_stage41_iter3();
    void thread_ap_block_state228_pp4_stage42_iter3();
    void thread_ap_block_state229_pp4_stage43_iter3();
    void thread_ap_block_state230_pp4_stage44_iter3();
    void thread_ap_block_state231_pp4_stage45_iter3();
    void thread_ap_block_state232_pp4_stage46_iter3();
    void thread_ap_block_state233_pp4_stage47_iter3();
    void thread_ap_block_state234_pp4_stage0_iter4();
    void thread_ap_block_state235_pp4_stage1_iter4();
    void thread_ap_block_state236_pp4_stage2_iter4();
    void thread_ap_block_state237_pp4_stage3_iter4();
    void thread_ap_block_state238_pp4_stage4_iter4();
    void thread_ap_block_state239_pp4_stage5_iter4();
    void thread_ap_block_state240_pp4_stage6_iter4();
    void thread_ap_block_state241_pp4_stage7_iter4();
    void thread_ap_block_state242_pp4_stage8_iter4();
    void thread_ap_block_state243_pp4_stage9_iter4();
    void thread_ap_block_state244_pp4_stage10_iter4();
    void thread_ap_block_state245_pp4_stage11_iter4();
    void thread_ap_block_state246_pp4_stage12_iter4();
    void thread_ap_block_state247_pp4_stage13_iter4();
    void thread_ap_block_state248_pp4_stage14_iter4();
    void thread_ap_block_state249_pp4_stage15_iter4();
    void thread_ap_block_state250_pp4_stage16_iter4();
    void thread_ap_block_state251_pp4_stage17_iter4();
    void thread_ap_block_state252_pp4_stage18_iter4();
    void thread_ap_block_state253_pp4_stage19_iter4();
    void thread_ap_block_state254_pp4_stage20_iter4();
    void thread_ap_block_state255_pp4_stage21_iter4();
    void thread_ap_block_state256_pp4_stage22_iter4();
    void thread_ap_block_state257_pp4_stage23_iter4();
    void thread_ap_block_state258_pp4_stage24_iter4();
    void thread_ap_block_state259_pp4_stage25_iter4();
    void thread_ap_block_state260_pp4_stage26_iter4();
    void thread_ap_block_state261_pp4_stage27_iter4();
    void thread_ap_block_state262_pp4_stage28_iter4();
    void thread_ap_block_state263_pp4_stage29_iter4();
    void thread_ap_block_state264_pp4_stage30_iter4();
    void thread_ap_block_state265_pp4_stage31_iter4();
    void thread_ap_block_state266_pp4_stage32_iter4();
    void thread_ap_block_state267_pp4_stage33_iter4();
    void thread_ap_block_state268_pp4_stage34_iter4();
    void thread_ap_block_state269_pp4_stage35_iter4();
    void thread_ap_block_state270_pp4_stage36_iter4();
    void thread_ap_block_state271_pp4_stage37_iter4();
    void thread_ap_block_state272_pp4_stage38_iter4();
    void thread_ap_block_state273_pp4_stage39_iter4();
    void thread_ap_block_state274_pp4_stage40_iter4();
    void thread_ap_block_state275_pp4_stage41_iter4();
    void thread_ap_block_state276_pp4_stage42_iter4();
    void thread_ap_block_state277_pp4_stage43_iter4();
    void thread_ap_block_state278_pp4_stage44_iter4();
    void thread_ap_block_state279_pp4_stage45_iter4();
    void thread_ap_block_state280_pp4_stage46_iter4();
    void thread_ap_block_state281_pp4_stage47_iter4();
    void thread_ap_block_state283_on_subcall_done();
    void thread_ap_block_state285_pp5_stage0_iter0();
    void thread_ap_block_state286_io();
    void thread_ap_block_state286_pp5_stage0_iter1();
    void thread_ap_block_state28_pp2_stage0_iter0();
    void thread_ap_block_state29_pp2_stage0_iter1();
    void thread_ap_block_state30_pp2_stage0_iter2();
    void thread_ap_block_state38_pp3_stage0_iter0();
    void thread_ap_block_state39_pp3_stage0_iter1();
    void thread_ap_block_state40_pp3_stage0_iter2();
    void thread_ap_block_state42_pp4_stage0_iter0();
    void thread_ap_block_state43_pp4_stage1_iter0();
    void thread_ap_block_state44_pp4_stage2_iter0();
    void thread_ap_block_state45_pp4_stage3_iter0();
    void thread_ap_block_state46_pp4_stage4_iter0();
    void thread_ap_block_state47_pp4_stage5_iter0();
    void thread_ap_block_state48_pp4_stage6_iter0();
    void thread_ap_block_state49_pp4_stage7_iter0();
    void thread_ap_block_state50_pp4_stage8_iter0();
    void thread_ap_block_state51_pp4_stage9_iter0();
    void thread_ap_block_state52_pp4_stage10_iter0();
    void thread_ap_block_state53_pp4_stage11_iter0();
    void thread_ap_block_state54_pp4_stage12_iter0();
    void thread_ap_block_state55_pp4_stage13_iter0();
    void thread_ap_block_state56_pp4_stage14_iter0();
    void thread_ap_block_state57_pp4_stage15_iter0();
    void thread_ap_block_state58_pp4_stage16_iter0();
    void thread_ap_block_state59_pp4_stage17_iter0();
    void thread_ap_block_state60_pp4_stage18_iter0();
    void thread_ap_block_state61_pp4_stage19_iter0();
    void thread_ap_block_state62_pp4_stage20_iter0();
    void thread_ap_block_state63_pp4_stage21_iter0();
    void thread_ap_block_state64_pp4_stage22_iter0();
    void thread_ap_block_state65_pp4_stage23_iter0();
    void thread_ap_block_state66_pp4_stage24_iter0();
    void thread_ap_block_state67_pp4_stage25_iter0();
    void thread_ap_block_state68_pp4_stage26_iter0();
    void thread_ap_block_state69_pp4_stage27_iter0();
    void thread_ap_block_state70_pp4_stage28_iter0();
    void thread_ap_block_state71_pp4_stage29_iter0();
    void thread_ap_block_state72_pp4_stage30_iter0();
    void thread_ap_block_state73_pp4_stage31_iter0();
    void thread_ap_block_state74_pp4_stage32_iter0();
    void thread_ap_block_state75_pp4_stage33_iter0();
    void thread_ap_block_state76_pp4_stage34_iter0();
    void thread_ap_block_state77_pp4_stage35_iter0();
    void thread_ap_block_state78_pp4_stage36_iter0();
    void thread_ap_block_state79_pp4_stage37_iter0();
    void thread_ap_block_state80_pp4_stage38_iter0();
    void thread_ap_block_state81_pp4_stage39_iter0();
    void thread_ap_block_state82_pp4_stage40_iter0();
    void thread_ap_block_state83_pp4_stage41_iter0();
    void thread_ap_block_state84_pp4_stage42_iter0();
    void thread_ap_block_state85_pp4_stage43_iter0();
    void thread_ap_block_state86_pp4_stage44_iter0();
    void thread_ap_block_state87_pp4_stage45_iter0();
    void thread_ap_block_state88_pp4_stage46_iter0();
    void thread_ap_block_state89_pp4_stage47_iter0();
    void thread_ap_block_state90_pp4_stage0_iter1();
    void thread_ap_block_state91_pp4_stage1_iter1();
    void thread_ap_block_state92_pp4_stage2_iter1();
    void thread_ap_block_state93_pp4_stage3_iter1();
    void thread_ap_block_state94_pp4_stage4_iter1();
    void thread_ap_block_state95_pp4_stage5_iter1();
    void thread_ap_block_state96_pp4_stage6_iter1();
    void thread_ap_block_state97_pp4_stage7_iter1();
    void thread_ap_block_state98_pp4_stage8_iter1();
    void thread_ap_block_state99_pp4_stage9_iter1();
    void thread_ap_block_state9_pp0_stage0_iter0();
    void thread_ap_condition_30132();
    void thread_ap_condition_pp0_exit_iter0_state9();
    void thread_ap_condition_pp1_exit_iter0_state19();
    void thread_ap_condition_pp2_exit_iter0_state28();
    void thread_ap_condition_pp3_exit_iter0_state38();
    void thread_ap_condition_pp4_exit_iter0_state42();
    void thread_ap_condition_pp5_exit_iter0_state285();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_enable_pp4();
    void thread_ap_enable_pp5();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_idle_pp4();
    void thread_ap_idle_pp5();
    void thread_ap_phi_mux_k_phi_fu_21485_p4();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_ap_sig_ioackin_my_patches_ARREADY();
    void thread_ap_sig_ioackin_my_pos_ARREADY();
    void thread_ap_sig_ioackin_my_pos_AWREADY();
    void thread_ap_sig_ioackin_my_pos_WREADY();
    void thread_ap_sig_ioackin_my_region_data_ARREADY();
    void thread_ap_sig_ioackin_my_region_fcoord_ARREADY();
    void thread_exitcond1_fu_27502_p2();
    void thread_exitcond2_fu_26846_p2();
    void thread_exitcond3_fu_27160_p2();
    void thread_exitcond4_fu_26793_p2();
    void thread_exitcond5_fu_27236_p2();
    void thread_exitcond6_fu_59442_p2();
    void thread_grp_fu_25128_p0();
    void thread_grp_fu_25128_p1();
    void thread_grp_fu_25132_p0();
    void thread_grp_fu_25132_p1();
    void thread_grp_fu_25136_p0();
    void thread_grp_fu_25136_p1();
    void thread_grp_fu_25140_p0();
    void thread_grp_fu_25140_p1();
    void thread_grp_fu_25144_opcode();
    void thread_grp_fu_25144_p0();
    void thread_grp_fu_25144_p1();
    void thread_grp_fu_25148_opcode();
    void thread_grp_fu_25148_p0();
    void thread_grp_fu_25148_p1();
    void thread_grp_fu_25152_opcode();
    void thread_grp_fu_25152_p0();
    void thread_grp_fu_25152_p1();
    void thread_grp_fu_25156_p0();
    void thread_grp_fu_25156_p1();
    void thread_grp_fu_25160_p0();
    void thread_grp_fu_25160_p1();
    void thread_grp_fu_25164_p0();
    void thread_grp_fu_25164_p1();
    void thread_grp_fu_25168_p0();
    void thread_grp_fu_25168_p1();
    void thread_grp_fu_25172_p0();
    void thread_grp_fu_25172_p1();
    void thread_grp_fu_25183_p0();
    void thread_grp_fu_25187_p0();
    void thread_grp_fu_25190_p0();
    void thread_grp_fu_25193_p0();
    void thread_grp_gauss_newton_optim_r_fu_21504_ap_start();
    void thread_grp_gauss_newton_optim_r_fu_21655_ap_start();
    void thread_grp_gauss_newton_optim_r_fu_21806_ap_start();
    void thread_grp_gauss_newton_optim_r_fu_21957_ap_start();
    void thread_grp_gauss_newton_optim_r_fu_22108_ap_start();
    void thread_grp_gauss_newton_optim_r_fu_22259_ap_start();
    void thread_grp_gauss_newton_optim_r_fu_22410_ap_start();
    void thread_grp_gauss_newton_optim_r_fu_22561_ap_start();
    void thread_grp_gauss_newton_optim_r_fu_22712_ap_start();
    void thread_grp_gauss_newton_optim_r_fu_22863_ap_start();
    void thread_grp_gauss_newton_optim_r_fu_23014_ap_start();
    void thread_grp_gauss_newton_optim_r_fu_23165_ap_start();
    void thread_grp_gauss_newton_optim_r_fu_23316_ap_start();
    void thread_grp_gauss_newton_optim_r_fu_23467_ap_start();
    void thread_grp_gauss_newton_optim_r_fu_23618_ap_start();
    void thread_grp_gauss_newton_optim_r_fu_23769_ap_start();
    void thread_grp_gauss_newton_optim_r_fu_23920_ap_start();
    void thread_grp_gauss_newton_optim_r_fu_24071_ap_start();
    void thread_grp_gauss_newton_optim_r_fu_24222_ap_start();
    void thread_grp_gauss_newton_optim_r_fu_24373_ap_start();
    void thread_grp_gauss_newton_optim_r_fu_24524_ap_start();
    void thread_grp_gauss_newton_optim_r_fu_24675_ap_start();
    void thread_grp_gauss_newton_optim_r_fu_24826_ap_start();
    void thread_grp_gauss_newton_optim_r_fu_24977_ap_start();
    void thread_idx_urem_fu_27228_p3();
    void thread_indvar_next1_fu_26852_p2();
    void thread_indvar_next2_fu_27166_p2();
    void thread_indvar_next3_fu_27242_p2();
    void thread_indvar_next4_fu_59448_p2();
    void thread_indvar_next_fu_26799_p2();
    void thread_k_1_fu_27508_p2();
    void thread_m_axi_my_debug_ARADDR();
    void thread_m_axi_my_debug_ARBURST();
    void thread_m_axi_my_debug_ARCACHE();
    void thread_m_axi_my_debug_ARID();
    void thread_m_axi_my_debug_ARLEN();
    void thread_m_axi_my_debug_ARLOCK();
    void thread_m_axi_my_debug_ARPROT();
    void thread_m_axi_my_debug_ARQOS();
    void thread_m_axi_my_debug_ARREGION();
    void thread_m_axi_my_debug_ARSIZE();
    void thread_m_axi_my_debug_ARUSER();
    void thread_m_axi_my_debug_ARVALID();
    void thread_m_axi_my_debug_AWADDR();
    void thread_m_axi_my_debug_AWBURST();
    void thread_m_axi_my_debug_AWCACHE();
    void thread_m_axi_my_debug_AWID();
    void thread_m_axi_my_debug_AWLEN();
    void thread_m_axi_my_debug_AWLOCK();
    void thread_m_axi_my_debug_AWPROT();
    void thread_m_axi_my_debug_AWQOS();
    void thread_m_axi_my_debug_AWREGION();
    void thread_m_axi_my_debug_AWSIZE();
    void thread_m_axi_my_debug_AWUSER();
    void thread_m_axi_my_debug_AWVALID();
    void thread_m_axi_my_debug_BREADY();
    void thread_m_axi_my_debug_RREADY();
    void thread_m_axi_my_debug_WDATA();
    void thread_m_axi_my_debug_WID();
    void thread_m_axi_my_debug_WLAST();
    void thread_m_axi_my_debug_WSTRB();
    void thread_m_axi_my_debug_WUSER();
    void thread_m_axi_my_debug_WVALID();
    void thread_my_converged_ap_vld();
    void thread_my_patches_ARVALID();
    void thread_my_patches_RREADY();
    void thread_my_patches_blk_n_AR();
    void thread_my_patches_blk_n_R();
    void thread_my_pos_ARVALID();
    void thread_my_pos_AWVALID();
    void thread_my_pos_BREADY();
    void thread_my_pos_RREADY();
    void thread_my_pos_WVALID();
    void thread_my_pos_blk_n_AR();
    void thread_my_pos_blk_n_AW();
    void thread_my_pos_blk_n_B();
    void thread_my_pos_blk_n_R();
    void thread_my_pos_blk_n_W();
    void thread_my_region_data_ARVALID();
    void thread_my_region_data_RREADY();
    void thread_my_region_data_blk_n_AR();
    void thread_my_region_data_blk_n_R();
    void thread_my_region_fcoord_ARVALID();
    void thread_my_region_fcoord_RREADY();
    void thread_my_region_fcoord_blk_n_AR();
    void thread_my_region_fcoord_blk_n_R();
    void thread_next_mul_fu_27172_p2();
    void thread_next_urem_fu_27216_p2();
    void thread_pyr_region_data_0_address0();
    void thread_pyr_region_data_0_ce0();
    void thread_pyr_region_data_0_ce1();
    void thread_pyr_region_data_0_we0();
    void thread_pyr_region_data_10_address0();
    void thread_pyr_region_data_10_ce0();
    void thread_pyr_region_data_10_ce1();
    void thread_pyr_region_data_10_we0();
    void thread_pyr_region_data_11_address0();
    void thread_pyr_region_data_11_ce0();
    void thread_pyr_region_data_11_ce1();
    void thread_pyr_region_data_11_we0();
    void thread_pyr_region_data_12_address0();
    void thread_pyr_region_data_12_ce0();
    void thread_pyr_region_data_12_ce1();
    void thread_pyr_region_data_12_we0();
    void thread_pyr_region_data_13_address0();
    void thread_pyr_region_data_13_ce0();
    void thread_pyr_region_data_13_ce1();
    void thread_pyr_region_data_13_we0();
    void thread_pyr_region_data_14_address0();
    void thread_pyr_region_data_14_ce0();
    void thread_pyr_region_data_14_ce1();
    void thread_pyr_region_data_14_we0();
    void thread_pyr_region_data_15_address0();
    void thread_pyr_region_data_15_ce0();
    void thread_pyr_region_data_15_ce1();
    void thread_pyr_region_data_15_we0();
    void thread_pyr_region_data_16_address0();
    void thread_pyr_region_data_16_ce0();
    void thread_pyr_region_data_16_ce1();
    void thread_pyr_region_data_16_we0();
    void thread_pyr_region_data_17_address0();
    void thread_pyr_region_data_17_ce0();
    void thread_pyr_region_data_17_ce1();
    void thread_pyr_region_data_17_we0();
    void thread_pyr_region_data_18_address0();
    void thread_pyr_region_data_18_ce0();
    void thread_pyr_region_data_18_ce1();
    void thread_pyr_region_data_18_we0();
    void thread_pyr_region_data_19_address0();
    void thread_pyr_region_data_19_ce0();
    void thread_pyr_region_data_19_ce1();
    void thread_pyr_region_data_19_we0();
    void thread_pyr_region_data_1_address0();
    void thread_pyr_region_data_1_ce0();
    void thread_pyr_region_data_1_ce1();
    void thread_pyr_region_data_1_we0();
    void thread_pyr_region_data_20_address0();
    void thread_pyr_region_data_20_ce0();
    void thread_pyr_region_data_20_ce1();
    void thread_pyr_region_data_20_we0();
    void thread_pyr_region_data_21_address0();
    void thread_pyr_region_data_21_ce0();
    void thread_pyr_region_data_21_ce1();
    void thread_pyr_region_data_21_we0();
    void thread_pyr_region_data_22_address0();
    void thread_pyr_region_data_22_ce0();
    void thread_pyr_region_data_22_ce1();
    void thread_pyr_region_data_22_we0();
    void thread_pyr_region_data_23_address0();
    void thread_pyr_region_data_23_ce0();
    void thread_pyr_region_data_23_ce1();
    void thread_pyr_region_data_23_we0();
    void thread_pyr_region_data_2_address0();
    void thread_pyr_region_data_2_ce0();
    void thread_pyr_region_data_2_ce1();
    void thread_pyr_region_data_2_we0();
    void thread_pyr_region_data_3_address0();
    void thread_pyr_region_data_3_ce0();
    void thread_pyr_region_data_3_ce1();
    void thread_pyr_region_data_3_we0();
    void thread_pyr_region_data_4_address0();
    void thread_pyr_region_data_4_ce0();
    void thread_pyr_region_data_4_ce1();
    void thread_pyr_region_data_4_we0();
    void thread_pyr_region_data_5_address0();
    void thread_pyr_region_data_5_ce0();
    void thread_pyr_region_data_5_ce1();
    void thread_pyr_region_data_5_we0();
    void thread_pyr_region_data_6_address0();
    void thread_pyr_region_data_6_ce0();
    void thread_pyr_region_data_6_ce1();
    void thread_pyr_region_data_6_we0();
    void thread_pyr_region_data_7_address0();
    void thread_pyr_region_data_7_ce0();
    void thread_pyr_region_data_7_ce1();
    void thread_pyr_region_data_7_we0();
    void thread_pyr_region_data_8_address0();
    void thread_pyr_region_data_8_ce0();
    void thread_pyr_region_data_8_ce1();
    void thread_pyr_region_data_8_we0();
    void thread_pyr_region_data_9_address0();
    void thread_pyr_region_data_9_ce0();
    void thread_pyr_region_data_9_ce1();
    void thread_pyr_region_data_9_we0();
    void thread_ref_patch_dx_0_01_fu_27528_p1();
    void thread_ref_patch_dx_0_101_fu_27910_p1();
    void thread_ref_patch_dx_0_111_fu_28058_p1();
    void thread_ref_patch_dx_0_11_fu_27566_p1();
    void thread_ref_patch_dx_0_121_fu_28475_p1();
    void thread_ref_patch_dx_0_131_fu_28743_p1();
    void thread_ref_patch_dx_0_141_fu_29280_p1();
    void thread_ref_patch_dx_0_151_fu_30635_p1();
    void thread_ref_patch_dx_0_161_fu_30912_p1();
    void thread_ref_patch_dx_0_171_fu_29826_p1();
    void thread_ref_patch_dx_0_181_fu_30104_p1();
    void thread_ref_patch_dx_0_191_fu_30381_p1();
    void thread_ref_patch_dx_0_201_fu_30658_p1();
    void thread_ref_patch_dx_0_211_fu_30935_p1();
    void thread_ref_patch_dx_0_21_fu_27599_p1();
    void thread_ref_patch_dx_0_221_fu_31332_p1();
    void thread_ref_patch_dx_0_231_fu_32500_p1();
    void thread_ref_patch_dx_0_241_fu_32897_p1();
    void thread_ref_patch_dx_0_251_fu_31729_p1();
    void thread_ref_patch_dx_0_261_fu_32126_p1();
    void thread_ref_patch_dx_0_271_fu_32523_p1();
    void thread_ref_patch_dx_0_281_fu_32920_p1();
    void thread_ref_patch_dx_0_291_fu_33317_p1();
    void thread_ref_patch_dx_0_301_fu_33714_p1();
    void thread_ref_patch_dx_0_311_fu_34485_p1();
    void thread_ref_patch_dx_0_31_fu_27761_p1();
    void thread_ref_patch_dx_0_321_fu_34882_p1();
    void thread_ref_patch_dx_0_331_fu_34111_p1();
    void thread_ref_patch_dx_0_341_fu_34508_p1();
    void thread_ref_patch_dx_0_351_fu_34905_p1();
    void thread_ref_patch_dx_0_361_fu_35302_p1();
    void thread_ref_patch_dx_0_371_fu_35699_p1();
    void thread_ref_patch_dx_0_381_fu_36082_p1();
    void thread_ref_patch_dx_0_391_fu_36470_p1();
    void thread_ref_patch_dx_0_401_fu_36867_p1();
    void thread_ref_patch_dx_0_411_fu_36493_p1();
    void thread_ref_patch_dx_0_41_fu_28044_p1();
    void thread_ref_patch_dx_0_421_fu_36890_p1();
    void thread_ref_patch_dx_0_431_fu_37287_p1();
    void thread_ref_patch_dx_0_441_fu_37670_p1();
    void thread_ref_patch_dx_0_451_fu_38053_p1();
    void thread_ref_patch_dx_0_461_fu_38076_p1();
    void thread_ref_patch_dx_0_471_fu_38464_p1();
    void thread_ref_patch_dx_0_481_fu_38852_p1();
    void thread_ref_patch_dx_0_491_fu_38875_p1();
    void thread_ref_patch_dx_0_501_fu_39258_p1();
    void thread_ref_patch_dx_0_511_fu_39641_p1();
    void thread_ref_patch_dx_0_51_fu_28206_p1();
    void thread_ref_patch_dx_0_521_fu_39664_p1();
    void thread_ref_patch_dx_0_531_fu_40047_p1();
    void thread_ref_patch_dx_0_541_fu_40430_p1();
    void thread_ref_patch_dx_0_551_fu_40458_p1();
    void thread_ref_patch_dx_0_561_fu_40855_p1();
    void thread_ref_patch_dx_0_571_fu_41246_p1();
    void thread_ref_patch_dx_0_581_fu_41259_p1();
    void thread_ref_patch_dx_0_591_fu_41650_p1();
    void thread_ref_patch_dx_0_601_fu_42041_p1();
    void thread_ref_patch_dx_0_611_fu_42054_p1();
    void thread_ref_patch_dx_0_61_fu_28729_p1();
    void thread_ref_patch_dx_0_621_fu_42445_p1();
    void thread_ref_patch_dx_0_631_fu_42814_p1();
    void thread_ref_patch_dx_0_71_fu_28891_p1();
    void thread_ref_patch_dx_0_81_fu_29534_p1();
    void thread_ref_patch_dx_0_91_fu_27613_p1();
    void thread_ref_patch_dy_0_01_fu_27547_p1();
    void thread_ref_patch_dy_0_101_fu_29696_p1();
    void thread_ref_patch_dy_0_111_fu_29960_p1();
    void thread_ref_patch_dy_0_11_fu_27585_p1();
    void thread_ref_patch_dy_0_121_fu_29974_p1();
    void thread_ref_patch_dy_0_131_fu_30358_p1();
    void thread_ref_patch_dy_0_141_fu_30372_p1();
    void thread_ref_patch_dy_0_151_fu_30649_p1();
    void thread_ref_patch_dy_0_161_fu_30926_p1();
    void thread_ref_patch_dy_0_171_fu_31309_p1();
    void thread_ref_patch_dy_0_181_fu_31323_p1();
    void thread_ref_patch_dy_0_191_fu_31706_p1();
    void thread_ref_patch_dy_0_201_fu_31720_p1();
    void thread_ref_patch_dy_0_211_fu_32103_p1();
    void thread_ref_patch_dy_0_21_fu_27747_p1();
    void thread_ref_patch_dy_0_221_fu_32117_p1();
    void thread_ref_patch_dy_0_231_fu_32514_p1();
    void thread_ref_patch_dy_0_241_fu_32911_p1();
    void thread_ref_patch_dy_0_251_fu_33294_p1();
    void thread_ref_patch_dy_0_261_fu_33308_p1();
    void thread_ref_patch_dy_0_271_fu_33691_p1();
    void thread_ref_patch_dy_0_281_fu_33705_p1();
    void thread_ref_patch_dy_0_291_fu_34088_p1();
    void thread_ref_patch_dy_0_301_fu_34102_p1();
    void thread_ref_patch_dy_0_311_fu_34499_p1();
    void thread_ref_patch_dy_0_31_fu_27900_p1();
    void thread_ref_patch_dy_0_321_fu_34896_p1();
    void thread_ref_patch_dy_0_331_fu_35279_p1();
    void thread_ref_patch_dy_0_341_fu_35293_p1();
    void thread_ref_patch_dy_0_351_fu_35676_p1();
    void thread_ref_patch_dy_0_361_fu_35690_p1();
    void thread_ref_patch_dy_0_371_fu_36073_p1();
    void thread_ref_patch_dy_0_381_fu_36096_p1();
    void thread_ref_patch_dy_0_391_fu_36484_p1();
    void thread_ref_patch_dy_0_401_fu_36881_p1();
    void thread_ref_patch_dy_0_411_fu_37264_p1();
    void thread_ref_patch_dy_0_41_fu_28192_p1();
    void thread_ref_patch_dy_0_421_fu_37278_p1();
    void thread_ref_patch_dy_0_431_fu_37661_p1();
    void thread_ref_patch_dy_0_441_fu_37684_p1();
    void thread_ref_patch_dy_0_451_fu_38067_p1();
    void thread_ref_patch_dy_0_461_fu_38450_p1();
    void thread_ref_patch_dy_0_471_fu_38478_p1();
    void thread_ref_patch_dy_0_481_fu_38866_p1();
    void thread_ref_patch_dy_0_491_fu_39249_p1();
    void thread_ref_patch_dy_0_501_fu_39272_p1();
    void thread_ref_patch_dy_0_511_fu_39655_p1();
    void thread_ref_patch_dy_0_51_fu_28345_p1();
    void thread_ref_patch_dy_0_521_fu_40038_p1();
    void thread_ref_patch_dy_0_531_fu_40061_p1();
    void thread_ref_patch_dy_0_541_fu_40444_p1();
    void thread_ref_patch_dy_0_551_fu_40841_p1();
    void thread_ref_patch_dy_0_561_fu_40860_p1();
    void thread_ref_patch_dy_0_571_fu_41251_p1();
    void thread_ref_patch_dy_0_581_fu_41642_p1();
    void thread_ref_patch_dy_0_591_fu_41655_p1();
    void thread_ref_patch_dy_0_601_fu_42046_p1();
    void thread_ref_patch_dy_0_611_fu_42437_p1();
    void thread_ref_patch_dy_0_61_fu_28877_p1();
    void thread_ref_patch_dy_0_621_fu_42450_p1();
    void thread_ref_patch_dy_0_631_fu_42818_p1();
    void thread_ref_patch_dy_0_71_fu_29150_p1();
    void thread_ref_patch_dy_0_81_fu_29548_p1();
    void thread_ref_patch_dy_0_91_fu_29682_p1();
    void thread_ref_patch_with_borde_10_address0();
    void thread_ref_patch_with_borde_10_address1();
    void thread_ref_patch_with_borde_10_ce0();
    void thread_ref_patch_with_borde_10_ce1();
    void thread_ref_patch_with_borde_10_we0();
    void thread_ref_patch_with_borde_11_address0();
    void thread_ref_patch_with_borde_11_address1();
    void thread_ref_patch_with_borde_11_ce0();
    void thread_ref_patch_with_borde_11_ce1();
    void thread_ref_patch_with_borde_11_we0();
    void thread_ref_patch_with_borde_12_address0();
    void thread_ref_patch_with_borde_12_address1();
    void thread_ref_patch_with_borde_12_ce0();
    void thread_ref_patch_with_borde_12_ce1();
    void thread_ref_patch_with_borde_12_we0();
    void thread_ref_patch_with_borde_13_address0();
    void thread_ref_patch_with_borde_13_address1();
    void thread_ref_patch_with_borde_13_ce0();
    void thread_ref_patch_with_borde_13_ce1();
    void thread_ref_patch_with_borde_13_we0();
    void thread_ref_patch_with_borde_14_address0();
    void thread_ref_patch_with_borde_14_address1();
    void thread_ref_patch_with_borde_14_ce0();
    void thread_ref_patch_with_borde_14_ce1();
    void thread_ref_patch_with_borde_14_we0();
    void thread_ref_patch_with_borde_15_address0();
    void thread_ref_patch_with_borde_15_address1();
    void thread_ref_patch_with_borde_15_ce0();
    void thread_ref_patch_with_borde_15_ce1();
    void thread_ref_patch_with_borde_15_we0();
    void thread_ref_patch_with_borde_16_address0();
    void thread_ref_patch_with_borde_16_address1();
    void thread_ref_patch_with_borde_16_ce0();
    void thread_ref_patch_with_borde_16_ce1();
    void thread_ref_patch_with_borde_16_we0();
    void thread_ref_patch_with_borde_17_address0();
    void thread_ref_patch_with_borde_17_address1();
    void thread_ref_patch_with_borde_17_ce0();
    void thread_ref_patch_with_borde_17_ce1();
    void thread_ref_patch_with_borde_17_we0();
    void thread_ref_patch_with_borde_18_address0();
    void thread_ref_patch_with_borde_18_address1();
    void thread_ref_patch_with_borde_18_ce0();
    void thread_ref_patch_with_borde_18_ce1();
    void thread_ref_patch_with_borde_18_we0();
    void thread_ref_patch_with_borde_19_address0();
    void thread_ref_patch_with_borde_19_address1();
    void thread_ref_patch_with_borde_19_ce0();
    void thread_ref_patch_with_borde_19_ce1();
    void thread_ref_patch_with_borde_19_we0();
    void thread_ref_patch_with_borde_1_address0();
    void thread_ref_patch_with_borde_1_address1();
    void thread_ref_patch_with_borde_1_ce0();
    void thread_ref_patch_with_borde_1_ce1();
    void thread_ref_patch_with_borde_1_we0();
    void thread_ref_patch_with_borde_20_address0();
    void thread_ref_patch_with_borde_20_address1();
    void thread_ref_patch_with_borde_20_ce0();
    void thread_ref_patch_with_borde_20_ce1();
    void thread_ref_patch_with_borde_20_we0();
    void thread_ref_patch_with_borde_21_address0();
    void thread_ref_patch_with_borde_21_address1();
    void thread_ref_patch_with_borde_21_ce0();
    void thread_ref_patch_with_borde_21_ce1();
    void thread_ref_patch_with_borde_21_we0();
    void thread_ref_patch_with_borde_22_address0();
    void thread_ref_patch_with_borde_22_address1();
    void thread_ref_patch_with_borde_22_ce0();
    void thread_ref_patch_with_borde_22_ce1();
    void thread_ref_patch_with_borde_22_we0();
    void thread_ref_patch_with_borde_23_address0();
    void thread_ref_patch_with_borde_23_address1();
    void thread_ref_patch_with_borde_23_ce0();
    void thread_ref_patch_with_borde_23_ce1();
    void thread_ref_patch_with_borde_23_we0();
    void thread_ref_patch_with_borde_2_address0();
    void thread_ref_patch_with_borde_2_address1();
    void thread_ref_patch_with_borde_2_ce0();
    void thread_ref_patch_with_borde_2_ce1();
    void thread_ref_patch_with_borde_2_we0();
    void thread_ref_patch_with_borde_3_address0();
    void thread_ref_patch_with_borde_3_address1();
    void thread_ref_patch_with_borde_3_ce0();
    void thread_ref_patch_with_borde_3_ce1();
    void thread_ref_patch_with_borde_3_we0();
    void thread_ref_patch_with_borde_4_address0();
    void thread_ref_patch_with_borde_4_address1();
    void thread_ref_patch_with_borde_4_ce0();
    void thread_ref_patch_with_borde_4_ce1();
    void thread_ref_patch_with_borde_4_we0();
    void thread_ref_patch_with_borde_5_address0();
    void thread_ref_patch_with_borde_5_address1();
    void thread_ref_patch_with_borde_5_ce0();
    void thread_ref_patch_with_borde_5_ce1();
    void thread_ref_patch_with_borde_5_we0();
    void thread_ref_patch_with_borde_6_address0();
    void thread_ref_patch_with_borde_6_address1();
    void thread_ref_patch_with_borde_6_ce0();
    void thread_ref_patch_with_borde_6_ce1();
    void thread_ref_patch_with_borde_6_we0();
    void thread_ref_patch_with_borde_7_address0();
    void thread_ref_patch_with_borde_7_address1();
    void thread_ref_patch_with_borde_7_ce0();
    void thread_ref_patch_with_borde_7_ce1();
    void thread_ref_patch_with_borde_7_we0();
    void thread_ref_patch_with_borde_8_address0();
    void thread_ref_patch_with_borde_8_address1();
    void thread_ref_patch_with_borde_8_ce0();
    void thread_ref_patch_with_borde_8_ce1();
    void thread_ref_patch_with_borde_8_we0();
    void thread_ref_patch_with_borde_9_address0();
    void thread_ref_patch_with_borde_9_address1();
    void thread_ref_patch_with_borde_9_ce0();
    void thread_ref_patch_with_borde_9_ce1();
    void thread_ref_patch_with_borde_9_we0();
    void thread_ref_patch_with_borde_address0();
    void thread_ref_patch_with_borde_address1();
    void thread_ref_patch_with_borde_ce0();
    void thread_ref_patch_with_borde_ce1();
    void thread_ref_patch_with_borde_we0();
    void thread_tmp_148_fu_44511_p1();
    void thread_tmp_155_fu_44524_p1();
    void thread_tmp_157_fu_26764_p1();
    void thread_tmp_158_fu_26774_p1();
    void thread_tmp_159_fu_26805_p1();
    void thread_tmp_164_cast_fu_27514_p1();
    void thread_tmp_168_neg_fu_44505_p2();
    void thread_tmp_168_to_int_fu_44502_p1();
    void thread_tmp_169_cast_fu_27518_p1();
    void thread_tmp_175_cast_fu_27533_p1();
    void thread_tmp_177_neg_fu_44518_p2();
    void thread_tmp_177_to_int_fu_44515_p1();
    void thread_tmp_178_cast_fu_27537_p1();
    void thread_tmp_185_10_cast_fu_36461_p1();
    void thread_tmp_185_11_cast_fu_38455_p1();
    void thread_tmp_185_12_cast_fu_40449_p1();
    void thread_tmp_185_13_cast_fu_42059_p1();
    void thread_tmp_185_1_cast_fu_27552_p1();
    void thread_tmp_185_2_cast_fu_27590_p1();
    void thread_tmp_185_3_cast_fu_27752_p1();
    void thread_tmp_185_4_cast_fu_28035_p1();
    void thread_tmp_185_5_cast_fu_28197_p1();
    void thread_tmp_185_6_cast_fu_28720_p1();
    void thread_tmp_185_7_cast_fu_28882_p1();
    void thread_tmp_185_8_cast_fu_32491_p1();
    void thread_tmp_185_9_cast_fu_34476_p1();
    void thread_tmp_185_cast_fu_30626_p1();
    void thread_tmp_189_1_cast_fu_27556_p1();
    void thread_tmp_189_2_cast_fu_32888_p1();
    void thread_tmp_189_3_cast_fu_34873_p1();
    void thread_tmp_189_4_cast_fu_36858_p1();
    void thread_tmp_189_5_cast_fu_38843_p1();
    void thread_tmp_189_6_cast_fu_40846_p1();
    void thread_tmp_189_8_cast_fu_29525_p1();
    void thread_tmp_189_cast_fu_30903_p1();
    void thread_tmp_190_10_fu_28053_p2();
    void thread_tmp_190_11_fu_28470_p2();
    void thread_tmp_190_12_fu_28738_p2();
    void thread_tmp_190_13_fu_29275_p2();
    void thread_tmp_190_14_fu_30630_p2();
    void thread_tmp_190_15_fu_30907_p2();
    void thread_tmp_190_16_fu_29821_p2();
    void thread_tmp_190_17_fu_30099_p2();
    void thread_tmp_190_18_fu_30377_p2();
    void thread_tmp_190_19_fu_30654_p2();
    void thread_tmp_190_1_fu_27560_p2();
    void thread_tmp_190_20_fu_30931_p2();
    void thread_tmp_190_21_fu_31328_p2();
    void thread_tmp_190_22_fu_32495_p2();
    void thread_tmp_190_23_fu_32892_p2();
    void thread_tmp_190_24_fu_31725_p2();
    void thread_tmp_190_25_fu_32122_p2();
    void thread_tmp_190_26_fu_32519_p2();
    void thread_tmp_190_27_fu_32916_p2();
    void thread_tmp_190_28_fu_33313_p2();
    void thread_tmp_190_29_fu_33710_p2();
    void thread_tmp_190_2_fu_27594_p2();
    void thread_tmp_190_30_fu_34480_p2();
    void thread_tmp_190_31_fu_34877_p2();
    void thread_tmp_190_32_fu_34107_p2();
    void thread_tmp_190_33_fu_34504_p2();
    void thread_tmp_190_34_fu_34901_p2();
    void thread_tmp_190_35_fu_35298_p2();
    void thread_tmp_190_36_fu_35695_p2();
    void thread_tmp_190_37_fu_36078_p2();
    void thread_tmp_190_38_fu_36465_p2();
    void thread_tmp_190_39_fu_36862_p2();
    void thread_tmp_190_3_fu_27756_p2();
    void thread_tmp_190_40_fu_36489_p2();
    void thread_tmp_190_41_fu_36886_p2();
    void thread_tmp_190_42_fu_37283_p2();
    void thread_tmp_190_43_fu_37666_p2();
    void thread_tmp_190_44_fu_38049_p2();
    void thread_tmp_190_45_fu_38072_p2();
    void thread_tmp_190_46_fu_38459_p2();
    void thread_tmp_190_47_fu_38847_p2();
    void thread_tmp_190_48_fu_38871_p2();
    void thread_tmp_190_49_fu_39254_p2();
    void thread_tmp_190_4_fu_28039_p2();
    void thread_tmp_190_50_fu_39637_p2();
    void thread_tmp_190_51_fu_39660_p2();
    void thread_tmp_190_52_fu_40043_p2();
    void thread_tmp_190_53_fu_40426_p2();
    void thread_tmp_190_54_fu_40453_p2();
    void thread_tmp_190_55_fu_40850_p2();
    void thread_tmp_190_56_fu_41242_p2();
    void thread_tmp_190_57_fu_41255_p2();
    void thread_tmp_190_58_fu_41646_p2();
    void thread_tmp_190_59_fu_42037_p2();
    void thread_tmp_190_5_fu_28201_p2();
    void thread_tmp_190_60_fu_42050_p2();
    void thread_tmp_190_61_fu_42441_p2();
    void thread_tmp_190_62_fu_42063_p2();
    void thread_tmp_190_6_fu_28724_p2();
    void thread_tmp_190_7_fu_28886_p2();
    void thread_tmp_190_8_fu_29529_p2();
    void thread_tmp_190_9_fu_27608_p2();
    void thread_tmp_190_s_fu_27905_p2();
    void thread_tmp_196_10_cast_fu_29951_p1();
    void thread_tmp_196_11_cast_fu_29965_p1();
    void thread_tmp_196_12_cast_fu_30349_p1();
    void thread_tmp_196_13_cast_fu_30363_p1();
    void thread_tmp_196_14_cast_fu_30640_p1();
    void thread_tmp_196_15_cast_fu_30917_p1();
    void thread_tmp_196_16_cast_fu_31300_p1();
    void thread_tmp_196_17_cast_fu_31314_p1();
    void thread_tmp_196_18_cast_fu_31697_p1();
    void thread_tmp_196_19_cast_fu_31711_p1();
    void thread_tmp_196_1_cast_fu_27571_p1();
    void thread_tmp_196_20_cast_fu_32094_p1();
    void thread_tmp_196_21_cast_fu_32108_p1();
    void thread_tmp_196_22_cast_fu_32505_p1();
    void thread_tmp_196_23_cast_fu_32902_p1();
    void thread_tmp_196_24_cast_fu_33285_p1();
    void thread_tmp_196_25_cast_fu_33299_p1();
    void thread_tmp_196_26_cast_fu_33682_p1();
    void thread_tmp_196_27_cast_fu_33696_p1();
    void thread_tmp_196_28_cast_fu_34079_p1();
    void thread_tmp_196_29_cast_fu_34093_p1();
    void thread_tmp_196_2_cast_fu_27604_p1();
    void thread_tmp_196_30_cast_fu_34490_p1();
    void thread_tmp_196_31_cast_fu_34887_p1();
    void thread_tmp_196_32_cast_fu_35270_p1();
    void thread_tmp_196_33_cast_fu_35284_p1();
    void thread_tmp_196_34_cast_fu_35667_p1();
    void thread_tmp_196_35_cast_fu_35681_p1();
    void thread_tmp_196_36_cast_fu_36064_p1();
    void thread_tmp_196_37_cast_fu_36087_p1();
    void thread_tmp_196_38_cast_fu_36475_p1();
    void thread_tmp_196_39_cast_fu_36872_p1();
    void thread_tmp_196_3_cast_fu_27886_p1();
    void thread_tmp_196_40_cast_fu_37255_p1();
    void thread_tmp_196_41_cast_fu_37269_p1();
    void thread_tmp_196_42_cast_fu_37652_p1();
    void thread_tmp_196_43_cast_fu_37675_p1();
    void thread_tmp_196_44_cast_fu_38058_p1();
    void thread_tmp_196_45_cast_fu_38441_p1();
    void thread_tmp_196_46_cast_fu_38469_p1();
    void thread_tmp_196_47_cast_fu_38857_p1();
    void thread_tmp_196_48_cast_fu_39240_p1();
    void thread_tmp_196_49_cast_fu_39263_p1();
    void thread_tmp_196_4_cast_fu_28049_p1();
    void thread_tmp_196_50_cast_fu_39646_p1();
    void thread_tmp_196_51_cast_fu_40029_p1();
    void thread_tmp_196_52_cast_fu_40052_p1();
    void thread_tmp_196_53_cast_fu_40435_p1();
    void thread_tmp_196_54_cast_fu_40832_p1();
    void thread_tmp_196_55_cast_fu_40463_p1();
    void thread_tmp_196_56_cast_fu_40864_p1();
    void thread_tmp_196_57_cast_fu_40873_p1();
    void thread_tmp_196_58_cast_fu_41264_p1();
    void thread_tmp_196_59_cast_fu_41273_p1();
    void thread_tmp_196_5_cast_fu_28331_p1();
    void thread_tmp_196_60_cast_fu_41659_p1();
    void thread_tmp_196_61_cast_fu_41668_p1();
    void thread_tmp_196_62_cast_fu_42068_p1();
    void thread_tmp_196_6_cast_fu_28734_p1();
    void thread_tmp_196_7_cast_fu_29136_p1();
    void thread_tmp_196_8_cast_fu_29539_p1();
    void thread_tmp_196_9_cast_fu_29673_p1();
    void thread_tmp_196_cast_fu_29687_p1();
    void thread_tmp_200_1_cast_fu_27575_p1();
    void thread_tmp_200_2_cast_fu_27738_p1();
    void thread_tmp_200_3_cast_fu_27890_p1();
    void thread_tmp_200_4_cast_fu_28183_p1();
    void thread_tmp_200_5_cast_fu_28335_p1();
    void thread_tmp_200_6_cast_fu_28868_p1();
    void thread_tmp_200_7_cast_fu_29140_p1();
    void thread_tmp_201_10_fu_29955_p2();
    void thread_tmp_201_11_fu_29969_p2();
    void thread_tmp_201_12_fu_30353_p2();
    void thread_tmp_201_13_fu_30367_p2();
    void thread_tmp_201_14_fu_30644_p2();
    void thread_tmp_201_15_fu_30921_p2();
    void thread_tmp_201_16_fu_31304_p2();
    void thread_tmp_201_17_fu_31318_p2();
    void thread_tmp_201_18_fu_31701_p2();
    void thread_tmp_201_19_fu_31715_p2();
    void thread_tmp_201_1_fu_27579_p2();
    void thread_tmp_201_20_fu_32098_p2();
    void thread_tmp_201_21_fu_32112_p2();
    void thread_tmp_201_22_fu_32509_p2();
    void thread_tmp_201_23_fu_32906_p2();
    void thread_tmp_201_24_fu_33289_p2();
    void thread_tmp_201_25_fu_33303_p2();
    void thread_tmp_201_26_fu_33686_p2();
    void thread_tmp_201_27_fu_33700_p2();
    void thread_tmp_201_28_fu_34083_p2();
    void thread_tmp_201_29_fu_34097_p2();
    void thread_tmp_201_2_fu_27742_p2();
    void thread_tmp_201_30_fu_34494_p2();
    void thread_tmp_201_31_fu_34891_p2();
    void thread_tmp_201_32_fu_35274_p2();
    void thread_tmp_201_33_fu_35288_p2();
    void thread_tmp_201_34_fu_35671_p2();
    void thread_tmp_201_35_fu_35685_p2();
    void thread_tmp_201_36_fu_36068_p2();
    void thread_tmp_201_37_fu_36091_p2();
    void thread_tmp_201_38_fu_36479_p2();
    void thread_tmp_201_39_fu_36876_p2();
    void thread_tmp_201_3_fu_27894_p2();
    void thread_tmp_201_40_fu_37259_p2();
    void thread_tmp_201_41_fu_37273_p2();
    void thread_tmp_201_42_fu_37656_p2();
    void thread_tmp_201_43_fu_37679_p2();
    void thread_tmp_201_44_fu_38062_p2();
    void thread_tmp_201_45_fu_38445_p2();
    void thread_tmp_201_46_fu_38473_p2();
    void thread_tmp_201_47_fu_38861_p2();
    void thread_tmp_201_48_fu_39244_p2();
    void thread_tmp_201_49_fu_39267_p2();
    void thread_tmp_201_4_fu_28187_p2();
    void thread_tmp_201_50_fu_39650_p2();
    void thread_tmp_201_51_fu_40033_p2();
    void thread_tmp_201_52_fu_40056_p2();
    void thread_tmp_201_53_fu_40439_p2();
    void thread_tmp_201_54_fu_40836_p2();
    void thread_tmp_201_55_fu_40467_p2();
    void thread_tmp_201_56_fu_40868_p2();
    void thread_tmp_201_57_fu_40877_p2();
    void thread_tmp_201_58_fu_41268_p2();
    void thread_tmp_201_59_fu_41277_p2();
    void thread_tmp_201_5_fu_28339_p2();
    void thread_tmp_201_60_fu_41663_p2();
    void thread_tmp_201_61_fu_41672_p2();
    void thread_tmp_201_62_fu_42072_p2();
    void thread_tmp_201_6_fu_28872_p2();
    void thread_tmp_201_7_fu_29144_p2();
    void thread_tmp_201_8_fu_29543_p2();
    void thread_tmp_201_9_fu_29677_p2();
    void thread_tmp_201_s_fu_29691_p2();
    void thread_tmp_230_fu_26868_p1();
    void thread_tmp_231_fu_27258_p1();
    void thread_tmp_232_fu_27222_p2();
    void thread_tmp_87_fu_27188_p1();
    void thread_tmp_90_fu_27522_p2();
    void thread_tmp_92_fu_27541_p2();
    void thread_tmp_cast_fu_26819_p1();
    void thread_tmp_fu_26784_p1();
    void thread_tmp_s_fu_26754_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
