

================================================================
== Vitis HLS Report for 'CurOptPotentialPlacement_List_BypassLess_Gen_Pipeline_VITIS_LOOP_470_5'
================================================================
* Date:           Wed Jan 17 08:24:15 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        DynMap
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z035-ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.510 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|      129|  30.000 ns|  1.290 us|    3|  129|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_470_5  |        1|      127|         2|          1|          1|  1 ~ 127|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.61>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_35 = alloca i32 1"   --->   Operation 5 'alloca' 'i_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %i"   --->   Operation 6 'read' 'i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.29ns)   --->   "%store_ln0 = store i7 0, i7 %i_35"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph41"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_36 = load i7 %i_35" [DynMap/DynMap_4HLS.cpp:472]   --->   Operation 9 'load' 'i_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.06ns)   --->   "%icmp_ln470 = icmp_eq  i7 %i_36, i7 %i_read" [DynMap/DynMap_4HLS.cpp:470]   --->   Operation 11 'icmp' 'icmp_ln470' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 127, i64 0"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.31ns)   --->   "%i_37 = add i7 %i_36, i7 1" [DynMap/DynMap_4HLS.cpp:472]   --->   Operation 13 'add' 'i_37' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln470 = br i1 %icmp_ln470, void %.split6, void %._crit_edge42.loopexit.exitStub" [DynMap/DynMap_4HLS.cpp:470]   --->   Operation 14 'br' 'br_ln470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln471 = zext i7 %i_36" [DynMap/DynMap_4HLS.cpp:471]   --->   Operation 15 'zext' 'zext_ln471' <Predicate = (!icmp_ln470)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%potentialPlacement_AllPreds_addr = getelementptr i4 %potentialPlacement_AllPreds, i64 0, i64 %zext_ln471" [DynMap/DynMap_4HLS.cpp:471]   --->   Operation 16 'getelementptr' 'potentialPlacement_AllPreds_addr' <Predicate = (!icmp_ln470)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (1.75ns)   --->   "%potentialPlacement_AllPreds_load = load i8 %potentialPlacement_AllPreds_addr" [DynMap/DynMap_4HLS.cpp:471]   --->   Operation 17 'load' 'potentialPlacement_AllPreds_load' <Predicate = (!icmp_ln470)> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 160> <RAM>
ST_1 : Operation 18 [1/1] (1.29ns)   --->   "%store_ln472 = store i7 %i_37, i7 %i_35" [DynMap/DynMap_4HLS.cpp:472]   --->   Operation 18 'store' 'store_ln472' <Predicate = (!icmp_ln470)> <Delay = 1.29>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (icmp_ln470)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.51>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln470 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [DynMap/DynMap_4HLS.cpp:470]   --->   Operation 19 'specloopname' 'specloopname_ln470' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (1.75ns)   --->   "%potentialPlacement_AllPreds_load = load i8 %potentialPlacement_AllPreds_addr" [DynMap/DynMap_4HLS.cpp:471]   --->   Operation 20 'load' 'potentialPlacement_AllPreds_load' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 160> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln471_1 = zext i4 %potentialPlacement_AllPreds_load" [DynMap/DynMap_4HLS.cpp:471]   --->   Operation 21 'zext' 'zext_ln471_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%curOptPotentialPlacement_addr = getelementptr i5 %curOptPotentialPlacement, i64 0, i64 %zext_ln471" [DynMap/DynMap_4HLS.cpp:471]   --->   Operation 22 'getelementptr' 'curOptPotentialPlacement_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.75ns)   --->   "%store_ln471 = store i5 %zext_ln471_1, i4 %curOptPotentialPlacement_addr" [DynMap/DynMap_4HLS.cpp:471]   --->   Operation 23 'store' 'store_ln471' <Predicate = true> <Delay = 1.75> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 16> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph41"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.61ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', DynMap/DynMap_4HLS.cpp:472) on local variable 'i' [9]  (0 ns)
	'add' operation ('i', DynMap/DynMap_4HLS.cpp:472) [13]  (1.32 ns)
	'store' operation ('store_ln472', DynMap/DynMap_4HLS.cpp:472) of variable 'i', DynMap/DynMap_4HLS.cpp:472 on local variable 'i' [23]  (1.3 ns)

 <State 2>: 3.51ns
The critical path consists of the following:
	'load' operation ('potentialPlacement_AllPreds_load', DynMap/DynMap_4HLS.cpp:471) on array 'potentialPlacement_AllPreds' [19]  (1.75 ns)
	'store' operation ('store_ln471', DynMap/DynMap_4HLS.cpp:471) of variable 'zext_ln471_1', DynMap/DynMap_4HLS.cpp:471 on array 'curOptPotentialPlacement' [22]  (1.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
