

================================================================
== Vivado HLS Report for 'mibench'
================================================================
* Date:           Mon Apr 27 14:07:31 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj
* Solution:       sol
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.621|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  30202|  30202|  30202|  30202|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  30200|  30200|       302|          -|          -|   100|    no    |
        | + Loop 1.1  |    300|    300|         3|          -|          -|   100|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      2|        -|        -|    -|
|Expression           |        -|      -|        0|      148|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       71|    -|
|Register             |        -|      -|       57|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      2|       57|      219|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------------------------------+------------------------------------------------+---------------------+
    |                      Instance                     |                     Module                     |      Expression     |
    +---------------------------------------------------+------------------------------------------------+---------------------+
    |mibench_ama_addmuladd_16ns_16ns_16s_16s_16_1_1_U2  |mibench_ama_addmuladd_16ns_16ns_16s_16s_16_1_1  | i0 + i1 * (i2 + i3) |
    |mibench_mul_mul_16s_16s_16_1_1_U1                  |mibench_mul_mul_16s_16s_16_1_1                  |       i0 * i1       |
    +---------------------------------------------------+------------------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln10_1_fu_175_p2  |     +    |      0|  0|  16|          16|          16|
    |add_ln10_fu_163_p2    |     +    |      0|  0|  16|           6|          16|
    |grp_fu_214_p0         |     +    |      0|  0|  16|          16|          16|
    |grp_fu_214_p1         |     +    |      0|  0|  16|          16|          16|
    |i_fu_124_p2           |     +    |      0|  0|   7|           7|           1|
    |k_fu_136_p2           |     +    |      0|  0|   7|           7|           1|
    |mul_ln10_fu_208_p1    |     +    |      0|  0|  16|          16|          16|
    |tmp5_fu_192_p2        |     +    |      0|  0|  16|           6|          16|
    |sub_ln10_fu_157_p2    |     -    |      0|  0|  16|          16|          16|
    |icmp_ln7_fu_118_p2    |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln9_fu_130_p2    |   icmp   |      0|  0|  11|           7|           6|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 148|         120|         126|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |OUT_r_address0  |  15|          3|    7|         21|
    |ap_NS_fsm       |  38|          7|    1|          7|
    |i_0_reg_96      |   9|          2|    7|         14|
    |k_0_reg_107     |   9|          2|    7|         14|
    +----------------+----+-----------+-----+-----------+
    |Total           |  71|         14|   22|         56|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |A_load_reg_257       |  16|   0|   16|          0|
    |ap_CS_fsm            |   6|   0|    6|          0|
    |i_0_reg_96           |   7|   0|    7|          0|
    |i_reg_232            |   7|   0|    7|          0|
    |k_0_reg_107          |   7|   0|    7|          0|
    |k_reg_240            |   7|   0|    7|          0|
    |zext_ln10_1_reg_245  |   7|   0|   64|         57|
    +---------------------+----+----+-----+-----------+
    |Total                |  57|   0|  114|         57|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    mibench   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    mibench   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    mibench   | return value |
|ap_done         | out |    1| ap_ctrl_hs |    mibench   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    mibench   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    mibench   | return value |
|ap_return       | out |   32| ap_ctrl_hs |    mibench   | return value |
|A_address0      | out |    7|  ap_memory |       A      |     array    |
|A_ce0           | out |    1|  ap_memory |       A      |     array    |
|A_q0            |  in |   16|  ap_memory |       A      |     array    |
|B_address0      | out |    7|  ap_memory |       B      |     array    |
|B_ce0           | out |    1|  ap_memory |       B      |     array    |
|B_q0            |  in |   16|  ap_memory |       B      |     array    |
|C_address0      | out |    7|  ap_memory |       C      |     array    |
|C_ce0           | out |    1|  ap_memory |       C      |     array    |
|C_q0            |  in |   16|  ap_memory |       C      |     array    |
|OUT_r_address0  | out |    7|  ap_memory |     OUT_r    |     array    |
|OUT_r_ce0       | out |    1|  ap_memory |     OUT_r    |     array    |
|OUT_r_we0       | out |    1|  ap_memory |     OUT_r    |     array    |
|OUT_r_d0        | out |   32|  ap_memory |     OUT_r    |     array    |
|OUT_r_q0        |  in |   32|  ap_memory |     OUT_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

