`timescale 1ns / 1ps



module thirtyTwoMUX( );

reg [31:0]A=0;
reg [31:0]B=0;
reg S=0;
wire[31:0] C;

ThirtytwoMUX   mux( A, B, S , C);

initial 
begin
A[31:0]=32'h00000000;
B[31:0]=32'hFFFFFFFF;
#100
S=0;
#100
S=1;

end

endmodule

