../../../cosc4331-EmbeddedProgramming/modules/Lab07_FSM/LaunchPad.c:59:  EUSCI_A0->TXBUF = (P2->IN)|0x80;  // send P2 data to PC (no synchronization)
../../../cosc4331-EmbeddedProgramming/modules/Lab07_FSM/LaunchPad.c:62:  EUSCI_A0->TXBUF = ((P2->IN)>>4)|0x80;  // send P2.7, P2.6, P2.5, P2.4 data to PC (no synchronization)
../../../cosc4331-EmbeddedProgramming/modules/Lab10_Debug/Lab10_Debugmain.c:133:    P2->OUT |= 0x01;
../../../cosc4331-EmbeddedProgramming/modules/Lab10_Debug/Lab10_Debugmain.c:135:    P2->OUT &= ~0x01;
../../../cosc4331-EmbeddedProgramming/modules/Lab10_Debug/Lab10_Debugmain.c:152:    P2->OUT |= 0x01;
../../../cosc4331-EmbeddedProgramming/modules/Lab10_Debug/Lab10_Debugmain.c:154:    P2->OUT &= ~0x01;
../../../cosc4331-EmbeddedProgramming/modules/inc/MotorSimple.c:111:  P2->OUT &= ~0xC0;   // off
../../../cosc4331-EmbeddedProgramming/modules/inc/GPIO.c:75:  P2->SEL0 &= ~0x20;  // SRDY is P2.5, J2.19
../../../cosc4331-EmbeddedProgramming/modules/inc/GPIO.c:76:  P2->SEL1 &= ~0x20;  // 1) configure P2.5 GPIO
../../../cosc4331-EmbeddedProgramming/modules/inc/GPIO.c:77:  P2->DIR &= ~0x20;   // 2) make P2.5 in
../../../cosc4331-EmbeddedProgramming/modules/inc/GPIO.c:78:  P2->REN |= 0x20;    // 3) enable pull resistors on P2.5
../../../cosc4331-EmbeddedProgramming/modules/inc/GPIO.c:79:  P2->OUT |= 0x20;    //    P2.5 are pull-up
../../../cosc4331-EmbeddedProgramming/modules/inc/TExaS.c:59:  EUSCI_A0->TXBUF = (P2->IN)|0x80;  // send P2 data to PC (no synchronization)
../../../cosc4331-EmbeddedProgramming/modules/inc/TExaS.c:62:  EUSCI_A0->TXBUF = ((P2->IN)>>4)|0x80;  // send P2.7, P2.6, P2.5, P2.4 data to PC (no synchronization)
../../../cosc4331-EmbeddedProgramming/modules/inc/GPIO.h:151:#define ReadSRDY() (P2->IN&0x20)          /**< Read SRDY pin */
../../../cosc4331-EmbeddedProgramming/modules/inc/PWM.c:65:  P2->DIR |= 0x10;               // P2.4 output
../../../cosc4331-EmbeddedProgramming/modules/inc/PWM.c:66:  P2->SEL0 |= 0x10;              // P2.4 Timer0A functions
../../../cosc4331-EmbeddedProgramming/modules/inc/PWM.c:67:  P2->SEL1 &= ~0x10;             // P2.4 Timer0A functions
../../../cosc4331-EmbeddedProgramming/modules/inc/PWM.c:98:  P2->DIR |= 0x30;          // P2.4, P2.5 output
../../../cosc4331-EmbeddedProgramming/modules/inc/PWM.c:99:  P2->SEL0 |= 0x30;         // P2.4, P2.5 Timer0A functions
../../../cosc4331-EmbeddedProgramming/modules/inc/PWM.c:100:  P2->SEL1 &= ~0x30;        // P2.4, P2.5 Timer0A functions
../../../cosc4331-EmbeddedProgramming/modules/inc/Reflectance.c:88:    P2->SEL0 &= ~0x07;
../../../cosc4331-EmbeddedProgramming/modules/inc/Reflectance.c:89:    P2->SEL1 &= ~0x07;    // 1) configure P2.2-P2.0 as GPIO
../../../cosc4331-EmbeddedProgramming/modules/inc/Reflectance.c:90:    P2->DIR |= 0x07;      // 2) make P2.2-P2.0 out
../../../cosc4331-EmbeddedProgramming/modules/inc/Reflectance.c:91:    P2->DS |= 0x07;       // 3) activate increased drive strength
../../../cosc4331-EmbeddedProgramming/modules/inc/Reflectance.c:92:    P2->OUT &= ~0x07;     //    all LEDs off
../../../cosc4331-EmbeddedProgramming/modules/inc/Reflectance.c:173:    P2->OUT = (P2->OUT & 0xF8) | led_color;
../../../cosc4331-EmbeddedProgramming/modules/inc/LaunchPad.c:66:  P2->SEL0 &= ~0x07;
../../../cosc4331-EmbeddedProgramming/modules/inc/LaunchPad.c:67:  P2->SEL1 &= ~0x07;    // 1) configure P2.2-P2.0 as GPIO
../../../cosc4331-EmbeddedProgramming/modules/inc/LaunchPad.c:68:  P2->DIR |= 0x07;      // 2) make P2.2-P2.0 out
../../../cosc4331-EmbeddedProgramming/modules/inc/LaunchPad.c:69:  P2->DS |= 0x07;       // 3) activate increased drive strength
../../../cosc4331-EmbeddedProgramming/modules/inc/LaunchPad.c:70:  P2->OUT &= ~0x07;     //    all LEDs off
../../../cosc4331-EmbeddedProgramming/modules/inc/LaunchPad.c:97:  P2->OUT = (P2->OUT&0xF8)|data;
../../../cosc4331-EmbeddedProgramming/modules/Lab09_SysTick/Lab09_SysTickmain.c:118:  P2->SEL0 &= ~0x40;
../../../cosc4331-EmbeddedProgramming/modules/Lab09_SysTick/Lab09_SysTickmain.c:119:  P2->SEL1 &= ~0x40; // 1) configure P2.6 as GPIO
../../../cosc4331-EmbeddedProgramming/modules/Lab09_SysTick/Lab09_SysTickmain.c:120:  P2->DIR |= 0x40;   // P2.6 output
../../../cosc4331-EmbeddedProgramming/modules/Lab09_SysTick/Lab09_SysTickmain.c:124:    P2->OUT |= 0x40;   // on
../../../cosc4331-EmbeddedProgramming/modules/Lab09_SysTick/Lab09_SysTickmain.c:126:    P2->OUT &= ~0x40;  // off
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/Lab06_GPIO/Reflectance.c:88:    P2->SEL0 &= ~0x07;
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/Lab06_GPIO/Reflectance.c:89:    P2->SEL1 &= ~0x07;    // 1) configure P2.2-P2.0 as GPIO
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/Lab06_GPIO/Reflectance.c:90:    P2->DIR |= 0x07;      // 2) make P2.2-P2.0 out
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/Lab06_GPIO/Reflectance.c:91:    P2->DS |= 0x07;       // 3) activate increased drive strength
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/Lab06_GPIO/Reflectance.c:92:    P2->OUT &= ~0x07;     //    all LEDs off
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/Lab06_GPIO/Reflectance.c:173:    P2->OUT = (P2->OUT & 0xF8) | led_color;
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/Lab16_Tach/Lab16_Tachmain.c:112:  P2->SEL0 &= ~0x11;
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/Lab16_Tach/Lab16_Tachmain.c:113:  P2->SEL1 &= ~0x11;   // configure P2.0 and P2.4 as GPIO
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/Lab16_Tach/Lab16_Tachmain.c:114:  P2->DIR |= 0x11;     // P2.0 and P2.4 outputs
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/Lab16_Tach/Lab16_Tachmain.c:165:  P2->SEL0 &= ~0x11;
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/Lab16_Tach/Lab16_Tachmain.c:166:  P2->SEL1 &= ~0x11;   // configure P2.0 and P2.4 as GPIO
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/Lab16_Tach/Lab16_Tachmain.c:167:  P2->DIR |= 0x11;     // P2.0 and P2.4 outputs
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/Lab16_Tach/Lab16_Tachmain.c:215:  P2->SEL0 &= ~0x11;
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/Lab16_Tach/Lab16_Tachmain.c:216:  P2->SEL1 &= ~0x11;   // configure P2.0 and P2.4 as GPIO
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/Lab16_Tach/Lab16_Tachmain.c:217:  P2->DIR |= 0x11;     // P2.0 and P2.4 outputs
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/EdgeInterrupt/EdgeInterrupt.c:99:  P2->SEL0 &= ~0x07;
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/EdgeInterrupt/EdgeInterrupt.c:100:  P2->SEL1 &= ~0x07;                 // configure built-in RGB LEDs as GPIO
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/EdgeInterrupt/EdgeInterrupt.c:101:  P2->DS |= 0x07;                    // make built-in RGB LEDs high drive strength
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/EdgeInterrupt/EdgeInterrupt.c:102:  P2->DIR |= 0x07;                   // make built-in RGB LEDs out
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/EdgeInterrupt/EdgeInterrupt.c:103:  P2->OUT &= ~0x07;                  // RGB = off
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/EdgeInterrupt/EdgeInterrupt.c:137:    P2->OUT ^= 0x01;                 // toggle Red RGB LED
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/EdgeInterrupt/EdgeInterrupt.c:143:    P2->OUT ^= 0x04;                // toggle blue RGB LED
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/EdgeInterrupt/EdgeInterrupt.c:157:  P2->SEL0 &= ~0x07;
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/EdgeInterrupt/EdgeInterrupt.c:158:  P2->SEL1 &= ~0x07;                 // configure built-in RGB LEDs as GPIO
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/EdgeInterrupt/EdgeInterrupt.c:159:  P2->DS |= 0x07;                    // make built-in RGB LEDs high drive strength
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/EdgeInterrupt/EdgeInterrupt.c:160:  P2->DIR |= 0x07;                   // make built-in RGB LEDs out
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/EdgeInterrupt/EdgeInterrupt.c:161:  P2->OUT &= ~0x07;                  // RGB = off
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/Lab10_Debug/Lab10_Debugmain.c:127:    P2->OUT |= 0x01;
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/Lab10_Debug/Lab10_Debugmain.c:129:    P2->OUT &= ~0x01;
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/Lab10_Debug/Lab10_Debugmain.c:146:    P2->OUT |= 0x01;
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/Lab10_Debug/Lab10_Debugmain.c:148:    P2->OUT &= ~0x01;
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/PeriodicSysTickInt/PeriodicSysTickIntsMain.c:74:    P2->OUT ^= 0x01; // foreground thread
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/inc/MotorSimple.c:108:  P2->OUT &= ~0xC0;   // off
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/inc/GPIO.c:75:  P2->SEL0 &= ~0x20;  // SRDY is P2.5, J2.19
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/inc/GPIO.c:76:  P2->SEL1 &= ~0x20;  // 1) configure P2.5 GPIO
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/inc/GPIO.c:77:  P2->DIR &= ~0x20;   // 2) make P2.5 in
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/inc/GPIO.c:78:  P2->REN |= 0x20;    // 3) enable pull resistors on P2.5
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/inc/GPIO.c:79:  P2->OUT |= 0x20;    //    P2.5 are pull-up
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/inc/TExaS.c:59:  EUSCI_A0->TXBUF = (P2->IN)|0x80;  // send P2 data to PC (no synchronization)
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/inc/TExaS.c:62:  EUSCI_A0->TXBUF = ((P2->IN)>>4)|0x80;  // send P2.7, P2.6, P2.5, P2.4 data to PC (no synchronization)
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/inc/GPIO.h:151:#define ReadSRDY() (P2->IN&0x20)          /**< Read SRDY pin */
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/inc/PWM.c:65:  P2->DIR |= 0x10;               // P2.4 output
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/inc/PWM.c:66:  P2->SEL0 |= 0x10;              // P2.4 Timer0A functions
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/inc/PWM.c:67:  P2->SEL1 &= ~0x10;             // P2.4 Timer0A functions
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/inc/PWM.c:98:  P2->DIR |= 0x30;          // P2.4, P2.5 output
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/inc/PWM.c:99:  P2->SEL0 |= 0x30;         // P2.4, P2.5 Timer0A functions
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/inc/PWM.c:100:  P2->SEL1 &= ~0x30;        // P2.4, P2.5 Timer0A functions
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/inc/LaunchPad.c:66:  P2->SEL0 &= ~0x07;
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/inc/LaunchPad.c:67:  P2->SEL1 &= ~0x07;    // 1) configure P2.2-P2.0 as GPIO
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/inc/LaunchPad.c:68:  P2->DIR |= 0x07;      // 2) make P2.2-P2.0 out
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/inc/LaunchPad.c:69:  P2->DS |= 0x07;       // 3) activate increased drive strength
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/inc/LaunchPad.c:70:  P2->OUT &= ~0x07;     //    all LEDs off
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/inc/LaunchPad.c:97:  P2->OUT = (P2->OUT&0xF8)|data;
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/PeriodMeasure/PeriodMeasure.c:74:  P2->SEL0 &= ~0x11;
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/PeriodMeasure/PeriodMeasure.c:75:  P2->SEL1 &= ~0x11;  // configure P2.0 and P2.4 as GPIO
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/PeriodMeasure/PeriodMeasure.c:76:  P2->DIR |= 0x11;    // P2.0 and P2.4 outputs
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/PeriodMeasure/PeriodMeasure.c:94:  P2->SEL0 &= ~0x11;
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/PeriodMeasure/PeriodMeasure.c:95:  P2->SEL1 &= ~0x11;  // configure P2.0 and P2.4 as GPIO
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/PeriodMeasure/PeriodMeasure.c:96:  P2->DIR |= 0x11;    // P2.0 and P2.4 outputs
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/InputOutput/InputOutput.c:87:  P2->SEL0 = 0x00;
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/InputOutput/InputOutput.c:88:  P2->SEL1 = 0x00;                        // configure P2.2-P2.0 as GPIO
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/InputOutput/InputOutput.c:89:  P2->DS = 0x07;                          // make P2.2-P2.0 high drive strength
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/InputOutput/InputOutput.c:90:  P2->DIR = 0x07;                         // make P2.2-P2.0 out
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/InputOutput/InputOutput.c:91:  P2->OUT = 0x00;                         // all LEDs off
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/InputOutput/InputOutput.c:97:  P2->OUT = data;
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/InputOutput/InputOutput.c:143:  P2->SEL0 &= ~0x07;
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/InputOutput/InputOutput.c:144:  P2->SEL1 &= ~0x07;    // 1) configure P2.2-P2.0 as GPIO
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/InputOutput/InputOutput.c:145:  P2->DIR |= 0x07;      // 2) make P2.2-P2.0 out
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/InputOutput/InputOutput.c:146:  P2->DS |= 0x07;       // 3) activate increased drive strength
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/InputOutput/InputOutput.c:147:  P2->OUT &= ~0x07;     //    all LEDs off
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/InputOutput/InputOutput.c:150:  P2->OUT = (P2->OUT&0xF8)|data;
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/InputOutput/InputOutput.c:201:  P2->SEL0 &= ~0x07;
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/InputOutput/InputOutput.c:202:  P2->SEL1 &= ~0x07;    // 1) configure P2.2-P2.0 as GPIO
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/InputOutput/InputOutput.c:203:  P2->DIR |= 0x07;      // 2) make P2.2-P2.0 out
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/InputOutput/InputOutput.c:204:  P2->DS |= 0x07;       // 3) activate increased drive strength
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/InputOutput/InputOutput.c:205:  P2->OUT &= ~0x07;     //    all LEDs off
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/Lab09_SysTick/Lab09_SysTickmain.c:118:  P2->SEL0 &= ~0x40;
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/Lab09_SysTick/Lab09_SysTickmain.c:119:  P2->SEL1 &= ~0x40; // 1) configure P2.6 as GPIO
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/Lab09_SysTick/Lab09_SysTickmain.c:120:  P2->DIR |= 0x40;   // P2.6 output
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/Lab09_SysTick/Lab09_SysTickmain.c:124:    P2->OUT |= 0x40;   // on
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/Lab09_SysTick/Lab09_SysTickmain.c:126:    P2->OUT &= ~0x40;  // off
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/documentation/_g_p_i_o_8h.html:112:<tr class="memitem:a4ca2a8f9a90d5bac37ceff5a5e5ee0f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="_g_p_i_o_8h.html#a4ca2a8f9a90d5bac37ceff5a5e5ee0f0">ReadSRDY</a>()&#160;&#160;&#160;(P2-&gt;IN&amp;0x20)</td></tr>
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/documentation/_g_p_i_o_8h.html:298:          <td>&#160;&#160;&#160;(P2-&gt;IN&amp;0x20)</td>
../../../tirslk_maze_1_00_01/tirslk_maze_1_00_00/documentation/_g_p_i_o_8h_source.html:88:<a href="_g_p_i_o_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">/* This example accompanies the books</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">   &quot;Embedded Systems: Introduction to the MSP432 Microcontroller&quot;,</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">       ISBN: 978-1512185676, Jonathan Valvano, copyright (c) 2017</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">   &quot;Embedded Systems: Real-Time Interfacing to the MSP432 Microcontroller&quot;,</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">       ISBN: 978-1514676585, Jonathan Valvano, copyright (c) 2017</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">   &quot;Embedded Systems: Real-Time Operating Systems for ARM Cortex-M Microcontrollers&quot;,</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">       ISBN: 978-1466468863, , Jonathan Valvano, copyright (c) 2017</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"> For more information about my classes, my research, and my books, see</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> http://users.ece.utexas.edu/~valvano/</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">Simplified BSD License (FreeBSD License)</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">Copyright (c) 2017, Jonathan Valvano, All rights reserved.</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">Redistribution and use in source and binary forms, with or without modification,</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">1. Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">   this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">2. Redistributions in binary form must reproduce the above copyright notice,</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">   this list of conditions and the following disclaimer in the documentation</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">   and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">The views and conclusions contained in the software and documentation are</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">those of the authors and should not be interpreted as representing official</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">policies, either expressed or implied, of the FreeBSD Project.</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#include &quot;msp.h&quot;</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="_g_p_i_o_8h.html#a3da44afeba217135a680a7477b5e3ce3">  142</a></span>&#160;<span class="preprocessor">#define DEFAULT 1</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#ifdef DEFAULT</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">// Option 4</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="_g_p_i_o_8h.html#a360fc047a56e59fddb8f60da16d4dcd7">  147</a></span>&#160;<span class="preprocessor">#define SetMRDY() (P6-&gt;OUT |= 0x01)       </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="_g_p_i_o_8h.html#a18a92d4c00d8048436ff0ead58bab501">  148</a></span>&#160;<span class="preprocessor">#define ClearMRDY() (P6-&gt;OUT &amp;= ~0x01)    </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="_g_p_i_o_8h.html#ae92a6c3bd3d92adffd14d58a43f8b3b4">  149</a></span>&#160;<span class="preprocessor">#define SetReset() (P6-&gt;OUT |= 0x80)      </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="_g_p_i_o_8h.html#ae462f4edaec1b2049180f5dec996399e">  150</a></span>&#160;<span class="preprocessor">#define ClearReset() (P6-&gt;OUT &amp;= ~0x80)   </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="_g_p_i_o_8h.html#a4ca2a8f9a90d5bac37ceff5a5e5ee0f0">  151</a></span>&#160;<span class="preprocessor">#define ReadSRDY() (P2-&gt;IN&amp;0x20)          </span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">// Options 1,2,3</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define SetMRDY() (P1-&gt;OUT |= 0x80)       </span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define ClearMRDY() (P1-&gt;OUT &amp;= ~0x80)    </span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define SetReset() (P6-&gt;OUT |= 0x80)      </span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define ClearReset() (P6-&gt;OUT &amp;= ~0x80)   </span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define ReadSRDY() (P5-&gt;IN&amp;0x04)          </span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="keywordtype">void</span> <a class="code" href="_g_p_i_o_8h.html#a90363099dc984eccffd2a7ad34def32d">GPIO_Init</a>(<span class="keywordtype">void</span>);</div><div class="ttc" id="_g_p_i_o_8h_html_a90363099dc984eccffd2a7ad34def32d"><div class="ttname"><a href="_g_p_i_o_8h.html#a90363099dc984eccffd2a7ad34def32d">GPIO_Init</a></div><div class="ttdeci">void GPIO_Init(void)</div><div class="ttdoc">Initialize MRDY (out), SRDY (in), RESET (out) GPIO pins. </div><div class="ttdef"><b>Definition:</b> GPIOmain.c:56</div></div>
