Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,19
design__inferred_latch__count,0
design__instance__count,2604
design__instance__area,25967.4
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,11
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,13
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0017054521013051271
power__switching__total,0.001872029504738748
power__leakage__total,3.595089026475762E-8
power__total,0.003577517345547676
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.5644832538950233
clock__skew__worst_setup__corner:nom_tt_025C_1v80,-0.5644832538950233
timing__hold__ws__corner:nom_tt_025C_1v80,0.33670156504813537
timing__setup__ws__corner:nom_tt_025C_1v80,4.319972057906126
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,107
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,13
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-1.0103189681942188
clock__skew__worst_setup__corner:nom_ss_100C_1v60,-1.0103189681942188
timing__hold__ws__corner:nom_ss_100C_1v60,0.9151171190955146
timing__setup__ws__corner:nom_ss_100C_1v60,0.5633929038317017
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,9
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,13
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.37030801695399423
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,-0.37030801695399423
timing__hold__ws__corner:nom_ff_n40C_1v95,0.12506962486340092
timing__setup__ws__corner:nom_ff_n40C_1v95,4.784099474209463
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,160
design__max_fanout_violation__count,13
design__max_cap_violation__count,1
clock__skew__worst_hold,-0.3630254533068493
clock__skew__worst_setup,-1.041177173947195
timing__hold__ws,0.12147583283104992
timing__setup__ws,-0.047924332525572044
timing__hold__tns,0.0
timing__setup__tns,-0.06172307284428822
timing__hold__wns,0
timing__setup__wns,-0.047924332525572044
timing__hold_vio__count,0
timing__hold_r2r__ws,inf
timing__hold_r2r_vio__count,0
timing__setup_vio__count,2
timing__setup_r2r__ws,-0.047924
timing__setup_r2r_vio__count,2
design__die__bbox,0.0 0.0 161.0 225.76
design__core__bbox,2.76 2.72 158.24 223.04
flow__warnings__count,1
flow__errors__count,0
design__io,45
design__die__area,36347.4
design__core__area,34255.4
design__instance__count__stdcell,2604
design__instance__area__stdcell,25967.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.758054
design__instance__utilization__stdcell,0.758054
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,88148
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,91
antenna__violating__nets,5
antenna__violating__pins,5
route__antenna_violation__count,5
route__net,2146
route__net__special,2
route__drc_errors__iter:1,4728
route__wirelength__iter:1,107721
route__drc_errors__iter:2,1915
route__wirelength__iter:2,106200
route__drc_errors__iter:3,2033
route__wirelength__iter:3,105609
route__drc_errors__iter:4,1211
route__wirelength__iter:4,105549
route__drc_errors__iter:5,505
route__wirelength__iter:5,105330
route__drc_errors__iter:6,317
route__wirelength__iter:6,105269
route__drc_errors__iter:7,184
route__wirelength__iter:7,105183
route__drc_errors__iter:8,180
route__wirelength__iter:8,105193
route__drc_errors__iter:9,161
route__wirelength__iter:9,105172
route__drc_errors__iter:10,159
route__wirelength__iter:10,105181
route__drc_errors__iter:11,63
route__wirelength__iter:11,105168
route__drc_errors__iter:12,56
route__wirelength__iter:12,105185
route__drc_errors__iter:13,33
route__wirelength__iter:13,105221
route__drc_errors__iter:14,33
route__wirelength__iter:14,105221
route__drc_errors__iter:15,33
route__wirelength__iter:15,105221
route__drc_errors__iter:16,22
route__wirelength__iter:16,105218
route__drc_errors__iter:17,21
route__wirelength__iter:17,105218
route__drc_errors__iter:18,21
route__wirelength__iter:18,105218
route__drc_errors__iter:19,1
route__wirelength__iter:19,105236
route__drc_errors__iter:20,1
route__wirelength__iter:20,105236
route__drc_errors__iter:21,0
route__wirelength__iter:21,105235
route__drc_errors,0
route__wirelength,105235
route__vias,19943
route__vias__singlecut,19943
route__vias__multicut,0
design__disconnected_pin__count,4
design__critical_disconnected_pin__count,0
route__wirelength__max,591.175
timing__unannotated_net__count__corner:nom_tt_025C_1v80,37
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,37
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,37
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,11
design__max_fanout_violation__count__corner:min_tt_025C_1v80,13
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.5497161770268426
clock__skew__worst_setup__corner:min_tt_025C_1v80,-0.5497161770268426
timing__hold__ws__corner:min_tt_025C_1v80,0.33123349445260397
timing__setup__ws__corner:min_tt_025C_1v80,4.373722841029714
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,37
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,82
design__max_fanout_violation__count__corner:min_ss_100C_1v60,13
design__max_cap_violation__count__corner:min_ss_100C_1v60,1
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.9908161238582605
clock__skew__worst_setup__corner:min_ss_100C_1v60,-0.9908161238582605
timing__hold__ws__corner:min_ss_100C_1v60,0.905544553861861
timing__setup__ws__corner:min_ss_100C_1v60,1.2161347828553581
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,37
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,9
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,13
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.3630254533068493
clock__skew__worst_setup__corner:min_ff_n40C_1v95,-0.3630254533068493
timing__hold__ws__corner:min_ff_n40C_1v95,0.12147583283104992
timing__setup__ws__corner:min_ff_n40C_1v95,4.82368381113818
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,37
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,11
design__max_fanout_violation__count__corner:max_tt_025C_1v80,13
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.5797136268444829
clock__skew__worst_setup__corner:max_tt_025C_1v80,-0.5797136268444829
timing__hold__ws__corner:max_tt_025C_1v80,0.34227222025404347
timing__setup__ws__corner:max_tt_025C_1v80,4.268545637772631
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,37
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,160
design__max_fanout_violation__count__corner:max_ss_100C_1v60,13
design__max_cap_violation__count__corner:max_ss_100C_1v60,1
clock__skew__worst_hold__corner:max_ss_100C_1v60,-1.041177173947195
clock__skew__worst_setup__corner:max_ss_100C_1v60,-1.041177173947195
timing__hold__ws__corner:max_ss_100C_1v60,0.9248024829916603
timing__setup__ws__corner:max_ss_100C_1v60,-0.047924332525572044
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-0.06172307284428822
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-0.047924332525572044
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,2
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-0.047924
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,2
timing__unannotated_net__count__corner:max_ss_100C_1v60,37
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,9
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,13
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.38269899443767147
clock__skew__worst_setup__corner:max_ff_n40C_1v95,-0.38269899443767147
timing__hold__ws__corner:max_ff_n40C_1v95,0.12869938812276713
timing__setup__ws__corner:max_ff_n40C_1v95,4.7468492702337315
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,37
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,37
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79988
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79997
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000121099
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000113576
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.000027862
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000113576
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00002790000000000000053741733285761483784881420433521270751953125
ir__drop__worst,0.000121000000000000000241993924898764589670463465154170989990234375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
