{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1684784230274 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1684784230275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 22 12:37:10 2023 " "Processing started: Mon May 22 12:37:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1684784230275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1684784230275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_testing -c DE2_testing " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_testing -c DE2_testing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1684784230275 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1684784230642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-behavioral " "Found design unit 1: lcd_controller-behavioral" {  } { { "lcd_controller.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_testing - LCD/lcd_controller.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684784231053 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_testing - LCD/lcd_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684784231053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684784231053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-rtl " "Found design unit 1: top-rtl" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_testing - LCD/top.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684784231055 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_testing - LCD/top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684784231055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684784231055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegments.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegments.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevensegments-behavioral " "Found design unit 1: sevensegments-behavioral" {  } { { "sevensegments.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_testing - LCD/sevensegments.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684784231057 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevensegments " "Found entity 1: sevensegments" {  } { { "sevensegments.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_testing - LCD/sevensegments.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1684784231057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1684784231057 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1684784231119 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_RS top.vhd(23) " "VHDL Signal Declaration warning at top.vhd(23): used implicit default value for signal \"LCD_RS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_testing - LCD/top.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1684784231120 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LCD_ON top.vhd(24) " "VHDL Signal Declaration warning at top.vhd(24): used implicit default value for signal \"LCD_ON\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_testing - LCD/top.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1684784231120 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_SW top.vhd(66) " "VHDL Process Statement warning at top.vhd(66): signal \"i_SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_testing - LCD/top.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684784231120 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_SW top.vhd(67) " "VHDL Process Statement warning at top.vhd(67): signal \"i_SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_testing - LCD/top.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1684784231120 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "sevensegments sevensegments:segments A:behavioral " "Elaborating entity \"sevensegments\" using architecture \"A:behavioral\" for hierarchy \"sevensegments:segments\"" {  } { { "top.vhd" "segments" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_testing - LCD/top.vhd" 43 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684784231121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "lcd_controller lcd_controller:lcd A:behavioral " "Elaborating entity \"lcd_controller\" using architecture \"A:behavioral\" for hierarchy \"lcd_controller:lcd\"" {  } { { "top.vhd" "lcd" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_testing - LCD/top.vhd" 52 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1684784231123 ""}
{ "Error" "EVRFX_VHDL_INCOMPLETE_CASE" "lcd_controller.vhd(30) " "VHDL Case Statement error at lcd_controller.vhd(30): Case Statement choices must cover all possible values of expression" {  } { { "lcd_controller.vhd" "" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_testing - LCD/lcd_controller.vhd" 30 0 0 } }  } 0 10313 "VHDL Case Statement error at %1!s!: Case Statement choices must cover all possible values of expression" 0 0 "Quartus II" 0 -1 1684784231125 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "lcd_controller:lcd " "Can't elaborate user hierarchy \"lcd_controller:lcd\"" {  } { { "top.vhd" "lcd" { Text "C:/Users/Jacob/Documents/GitHub/Hazwell/DE2_testing - LCD/top.vhd" 52 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Quartus II" 0 -1 1684784231135 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4629 " "Peak virtual memory: 4629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1684784231257 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 22 12:37:11 2023 " "Processing ended: Mon May 22 12:37:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1684784231257 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1684784231257 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1684784231257 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1684784231257 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 5 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 5 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1684784231856 ""}
