begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2014 Andrew Turner  * Copyright (c) 2014 The FreeBSD Foundation  * All rights reserved.  *  * Portions of this software were developed by Semihalf  * under sponsorship of the FreeBSD Foundation.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  *  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/pcpu.h>
end_include

begin_include
include|#
directive|include
file|<sys/sysctl.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<machine/atomic.h>
end_include

begin_include
include|#
directive|include
file|<machine/cpu.h>
end_include

begin_include
include|#
directive|include
file|<machine/cpufunc.h>
end_include

begin_decl_stmt
specifier|static
name|int
name|ident_lock
decl_stmt|;
end_decl_stmt

begin_decl_stmt
name|char
name|machine
index|[]
init|=
literal|"arm64"
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|SYSCTL_STRING
argument_list|(
name|_hw
argument_list|,
name|HW_MACHINE
argument_list|,
name|machine
argument_list|,
name|CTLFLAG_RD
argument_list|,
name|machine
argument_list|,
literal|0
argument_list|,
literal|"Machine class"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_comment
comment|/*  * Per-CPU affinity as provided in MPIDR_EL1  * Indexed by CPU number in logical order selected by the system.  * Relevant fields can be extracted using CPU_AFFn macros,  * Aff3.Aff2.Aff1.Aff0 construct a unique CPU address in the system.  *  * Fields used by us:  * Aff1 - Cluster number  * Aff0 - CPU number in Aff1 cluster  */
end_comment

begin_decl_stmt
name|uint64_t
name|__cpu_affinity
index|[
name|MAXCPU
index|]
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|u_int
name|cpu_aff_levels
decl_stmt|;
end_decl_stmt

begin_struct
struct|struct
name|cpu_desc
block|{
name|u_int
name|cpu_impl
decl_stmt|;
name|u_int
name|cpu_part_num
decl_stmt|;
name|u_int
name|cpu_variant
decl_stmt|;
name|u_int
name|cpu_revision
decl_stmt|;
specifier|const
name|char
modifier|*
name|cpu_impl_name
decl_stmt|;
specifier|const
name|char
modifier|*
name|cpu_part_name
decl_stmt|;
name|uint64_t
name|mpidr
decl_stmt|;
name|uint64_t
name|id_aa64afr0
decl_stmt|;
name|uint64_t
name|id_aa64afr1
decl_stmt|;
name|uint64_t
name|id_aa64dfr0
decl_stmt|;
name|uint64_t
name|id_aa64dfr1
decl_stmt|;
name|uint64_t
name|id_aa64isar0
decl_stmt|;
name|uint64_t
name|id_aa64isar1
decl_stmt|;
name|uint64_t
name|id_aa64mmfr0
decl_stmt|;
name|uint64_t
name|id_aa64mmfr1
decl_stmt|;
name|uint64_t
name|id_aa64pfr0
decl_stmt|;
name|uint64_t
name|id_aa64pfr1
decl_stmt|;
block|}
struct|;
end_struct

begin_decl_stmt
name|struct
name|cpu_desc
name|cpu_desc
index|[
name|MAXCPU
index|]
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|u_int
name|cpu_print_regs
decl_stmt|;
end_decl_stmt

begin_define
define|#
directive|define
name|PRINT_ID_AA64_AFR0
value|0x00000001
end_define

begin_define
define|#
directive|define
name|PRINT_ID_AA64_AFR1
value|0x00000002
end_define

begin_define
define|#
directive|define
name|PRINT_ID_AA64_DFR0
value|0x00000004
end_define

begin_define
define|#
directive|define
name|PRINT_ID_AA64_DFR1
value|0x00000008
end_define

begin_define
define|#
directive|define
name|PRINT_ID_AA64_ISAR0
value|0x00000010
end_define

begin_define
define|#
directive|define
name|PRINT_ID_AA64_ISAR1
value|0x00000020
end_define

begin_define
define|#
directive|define
name|PRINT_ID_AA64_MMFR0
value|0x00000040
end_define

begin_define
define|#
directive|define
name|PRINT_ID_AA64_MMFR1
value|0x00000080
end_define

begin_define
define|#
directive|define
name|PRINT_ID_AA64_PFR0
value|0x00000100
end_define

begin_define
define|#
directive|define
name|PRINT_ID_AA64_PFR1
value|0x00000200
end_define

begin_struct
struct|struct
name|cpu_parts
block|{
name|u_int
name|part_id
decl_stmt|;
specifier|const
name|char
modifier|*
name|part_name
decl_stmt|;
block|}
struct|;
end_struct

begin_define
define|#
directive|define
name|CPU_PART_NONE
value|{ 0, "Unknown Processor" }
end_define

begin_struct
struct|struct
name|cpu_implementers
block|{
name|u_int
name|impl_id
decl_stmt|;
specifier|const
name|char
modifier|*
name|impl_name
decl_stmt|;
comment|/* 	 * Part number is implementation defined 	 * so each vendor will have its own set of values and names. 	 */
specifier|const
name|struct
name|cpu_parts
modifier|*
name|cpu_parts
decl_stmt|;
block|}
struct|;
end_struct

begin_define
define|#
directive|define
name|CPU_IMPLEMENTER_NONE
value|{ 0, "Unknown Implementer", cpu_parts_none }
end_define

begin_comment
comment|/*  * Per-implementer table of (PartNum, CPU Name) pairs.  */
end_comment

begin_comment
comment|/* ARM Ltd. */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|struct
name|cpu_parts
name|cpu_parts_arm
index|[]
init|=
block|{
block|{
name|CPU_PART_FOUNDATION
block|,
literal|"Foundation-Model"
block|}
block|,
block|{
name|CPU_PART_CORTEX_A53
block|,
literal|"Cortex-A53"
block|}
block|,
block|{
name|CPU_PART_CORTEX_A57
block|,
literal|"Cortex-A57"
block|}
block|,
name|CPU_PART_NONE
block|, }
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Cavium */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|struct
name|cpu_parts
name|cpu_parts_cavium
index|[]
init|=
block|{
block|{
name|CPU_PART_THUNDER
block|,
literal|"Thunder"
block|}
block|,
name|CPU_PART_NONE
block|, }
decl_stmt|;
end_decl_stmt

begin_comment
comment|/* Unknown */
end_comment

begin_decl_stmt
specifier|static
specifier|const
name|struct
name|cpu_parts
name|cpu_parts_none
index|[]
init|=
block|{
name|CPU_PART_NONE
block|, }
decl_stmt|;
end_decl_stmt

begin_comment
comment|/*  * Implementers table.  */
end_comment

begin_decl_stmt
specifier|const
name|struct
name|cpu_implementers
name|cpu_implementers
index|[]
init|=
block|{
block|{
name|CPU_IMPL_ARM
block|,
literal|"ARM"
block|,
name|cpu_parts_arm
block|}
block|,
block|{
name|CPU_IMPL_BROADCOM
block|,
literal|"Broadcom"
block|,
name|cpu_parts_none
block|}
block|,
block|{
name|CPU_IMPL_CAVIUM
block|,
literal|"Cavium"
block|,
name|cpu_parts_cavium
block|}
block|,
block|{
name|CPU_IMPL_DEC
block|,
literal|"DEC"
block|,
name|cpu_parts_none
block|}
block|,
block|{
name|CPU_IMPL_INFINEON
block|,
literal|"IFX"
block|,
name|cpu_parts_none
block|}
block|,
block|{
name|CPU_IMPL_FREESCALE
block|,
literal|"Freescale"
block|,
name|cpu_parts_none
block|}
block|,
block|{
name|CPU_IMPL_NVIDIA
block|,
literal|"NVIDIA"
block|,
name|cpu_parts_none
block|}
block|,
block|{
name|CPU_IMPL_APM
block|,
literal|"APM"
block|,
name|cpu_parts_none
block|}
block|,
block|{
name|CPU_IMPL_QUALCOMM
block|,
literal|"Qualcomm"
block|,
name|cpu_parts_none
block|}
block|,
block|{
name|CPU_IMPL_MARVELL
block|,
literal|"Marvell"
block|,
name|cpu_parts_none
block|}
block|,
block|{
name|CPU_IMPL_INTEL
block|,
literal|"Intel"
block|,
name|cpu_parts_none
block|}
block|,
name|CPU_IMPLEMENTER_NONE
block|, }
decl_stmt|;
end_decl_stmt

begin_function
name|void
name|print_cpu_features
parameter_list|(
name|u_int
name|cpu
parameter_list|)
block|{
name|int
name|printed
decl_stmt|;
name|printf
argument_list|(
literal|"CPU%3d: %s %s r%dp%d"
argument_list|,
name|cpu
argument_list|,
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|cpu_impl_name
argument_list|,
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|cpu_part_name
argument_list|,
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|cpu_variant
argument_list|,
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|cpu_revision
argument_list|)
expr_stmt|;
name|printf
argument_list|(
literal|" affinity:"
argument_list|)
expr_stmt|;
switch|switch
condition|(
name|cpu_aff_levels
condition|)
block|{
default|default:
case|case
literal|4
case|:
name|printf
argument_list|(
literal|" %2d"
argument_list|,
name|CPU_AFF3
argument_list|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|mpidr
argument_list|)
argument_list|)
expr_stmt|;
comment|/* FALLTHROUGH */
case|case
literal|3
case|:
name|printf
argument_list|(
literal|" %2d"
argument_list|,
name|CPU_AFF2
argument_list|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|mpidr
argument_list|)
argument_list|)
expr_stmt|;
comment|/* FALLTHROUGH */
case|case
literal|2
case|:
name|printf
argument_list|(
literal|" %2d"
argument_list|,
name|CPU_AFF1
argument_list|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|mpidr
argument_list|)
argument_list|)
expr_stmt|;
comment|/* FALLTHROUGH */
case|case
literal|1
case|:
case|case
literal|0
case|:
comment|/* On UP this will be zero */
name|printf
argument_list|(
literal|" %2d"
argument_list|,
name|CPU_AFF0
argument_list|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|mpidr
argument_list|)
argument_list|)
expr_stmt|;
break|break;
block|}
name|printf
argument_list|(
literal|"\n"
argument_list|)
expr_stmt|;
comment|/* 	 * There is a hardware errata where, if one CPU is performing a TLB 	 * invalidation while another is performing a store-exclusive the 	 * store-exclusive may return the wrong status. A workaround seems 	 * to be to use an IPI to invalidate on each CPU, however given the 	 * limited number of affected units (pass 1.1 is the evaluation 	 * hardware revision), and the lack of information from Cavium 	 * this has not been implemented. 	 * 	 * At the time of writing this the only information is from: 	 * https://lkml.org/lkml/2016/8/4/722 	 */
comment|/* 	 * XXX: CPU_MATCH_ERRATA_CAVIUM_THUNDER_1_1 on it's own also 	 * triggers on pass 2.0+. 	 */
if|if
condition|(
name|cpu
operator|==
literal|0
operator|&&
name|CPU_VAR
argument_list|(
name|PCPU_GET
argument_list|(
name|midr
argument_list|)
argument_list|)
operator|==
literal|0
operator|&&
name|CPU_MATCH_ERRATA_CAVIUM_THUNDER_1_1
condition|)
name|printf
argument_list|(
literal|"WARNING: ThunderX Pass 1.1 detected.\nThis has known "
literal|"hardware bugs that may cause the incorrect operation of "
literal|"atomic operations.\n"
argument_list|)
expr_stmt|;
if|if
condition|(
name|cpu
operator|!=
literal|0
operator|&&
name|cpu_print_regs
operator|==
literal|0
condition|)
return|return;
define|#
directive|define
name|SEP_STR
value|((printed++) == 0) ? "" : ","
comment|/* AArch64 Instruction Set Attribute Register 0 */
if|if
condition|(
name|cpu
operator|==
literal|0
operator|||
operator|(
name|cpu_print_regs
operator|&
name|PRINT_ID_AA64_ISAR0
operator|)
operator|!=
literal|0
condition|)
block|{
name|printed
operator|=
literal|0
expr_stmt|;
name|printf
argument_list|(
literal|" Instruction Set Attributes 0 =<"
argument_list|)
expr_stmt|;
switch|switch
condition|(
name|ID_AA64ISAR0_AES
argument_list|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64isar0
argument_list|)
condition|)
block|{
case|case
name|ID_AA64ISAR0_AES_NONE
case|:
break|break;
case|case
name|ID_AA64ISAR0_AES_BASE
case|:
name|printf
argument_list|(
literal|"%sAES"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
case|case
name|ID_AA64ISAR0_AES_PMULL
case|:
name|printf
argument_list|(
literal|"%sAES+PMULL"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
default|default:
name|printf
argument_list|(
literal|"%sUnknown AES"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
block|}
switch|switch
condition|(
name|ID_AA64ISAR0_SHA1
argument_list|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64isar0
argument_list|)
condition|)
block|{
case|case
name|ID_AA64ISAR0_SHA1_NONE
case|:
break|break;
case|case
name|ID_AA64ISAR0_SHA1_BASE
case|:
name|printf
argument_list|(
literal|"%sSHA1"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
default|default:
name|printf
argument_list|(
literal|"%sUnknown SHA1"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
block|}
switch|switch
condition|(
name|ID_AA64ISAR0_SHA2
argument_list|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64isar0
argument_list|)
condition|)
block|{
case|case
name|ID_AA64ISAR0_SHA2_NONE
case|:
break|break;
case|case
name|ID_AA64ISAR0_SHA2_BASE
case|:
name|printf
argument_list|(
literal|"%sSHA2"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
default|default:
name|printf
argument_list|(
literal|"%sUnknown SHA2"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
block|}
switch|switch
condition|(
name|ID_AA64ISAR0_CRC32
argument_list|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64isar0
argument_list|)
condition|)
block|{
case|case
name|ID_AA64ISAR0_CRC32_NONE
case|:
break|break;
case|case
name|ID_AA64ISAR0_CRC32_BASE
case|:
name|printf
argument_list|(
literal|"%sCRC32"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
default|default:
name|printf
argument_list|(
literal|"%sUnknown CRC32"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
block|}
if|if
condition|(
operator|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64isar0
operator|&
operator|~
name|ID_AA64ISAR0_MASK
operator|)
operator|!=
literal|0
condition|)
name|printf
argument_list|(
literal|"%s%#lx"
argument_list|,
name|SEP_STR
argument_list|,
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64isar0
operator|&
operator|~
name|ID_AA64ISAR0_MASK
argument_list|)
expr_stmt|;
name|printf
argument_list|(
literal|">\n"
argument_list|)
expr_stmt|;
block|}
comment|/* AArch64 Instruction Set Attribute Register 1 */
if|if
condition|(
name|cpu
operator|==
literal|0
operator|||
operator|(
name|cpu_print_regs
operator|&
name|PRINT_ID_AA64_ISAR1
operator|)
operator|!=
literal|0
condition|)
block|{
name|printf
argument_list|(
literal|" Instruction Set Attributes 1 =<%#lx>\n"
argument_list|,
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64isar1
argument_list|)
expr_stmt|;
block|}
comment|/* AArch64 Processor Feature Register 0 */
if|if
condition|(
name|cpu
operator|==
literal|0
operator|||
operator|(
name|cpu_print_regs
operator|&
name|PRINT_ID_AA64_PFR0
operator|)
operator|!=
literal|0
condition|)
block|{
name|printed
operator|=
literal|0
expr_stmt|;
name|printf
argument_list|(
literal|"         Processor Features 0 =<"
argument_list|)
expr_stmt|;
switch|switch
condition|(
name|ID_AA64PFR0_GIC
argument_list|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64pfr0
argument_list|)
condition|)
block|{
case|case
name|ID_AA64PFR0_GIC_CPUIF_NONE
case|:
break|break;
case|case
name|ID_AA64PFR0_GIC_CPUIF_EN
case|:
name|printf
argument_list|(
literal|"%sGIC"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
default|default:
name|printf
argument_list|(
literal|"%sUnknown GIC interface"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
block|}
switch|switch
condition|(
name|ID_AA64PFR0_ADV_SIMD
argument_list|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64pfr0
argument_list|)
condition|)
block|{
case|case
name|ID_AA64PFR0_ADV_SIMD_NONE
case|:
break|break;
case|case
name|ID_AA64PFR0_ADV_SIMD_IMPL
case|:
name|printf
argument_list|(
literal|"%sAdvSIMD"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
default|default:
name|printf
argument_list|(
literal|"%sUnknown AdvSIMD"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
block|}
switch|switch
condition|(
name|ID_AA64PFR0_FP
argument_list|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64pfr0
argument_list|)
condition|)
block|{
case|case
name|ID_AA64PFR0_FP_NONE
case|:
break|break;
case|case
name|ID_AA64PFR0_FP_IMPL
case|:
name|printf
argument_list|(
literal|"%sFloat"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
default|default:
name|printf
argument_list|(
literal|"%sUnknown Float"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
block|}
switch|switch
condition|(
name|ID_AA64PFR0_EL3
argument_list|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64pfr0
argument_list|)
condition|)
block|{
case|case
name|ID_AA64PFR0_EL3_NONE
case|:
name|printf
argument_list|(
literal|"%sNo EL3"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
case|case
name|ID_AA64PFR0_EL3_64
case|:
name|printf
argument_list|(
literal|"%sEL3"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
case|case
name|ID_AA64PFR0_EL3_64_32
case|:
name|printf
argument_list|(
literal|"%sEL3 32"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
default|default:
name|printf
argument_list|(
literal|"%sUnknown EL3"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
block|}
switch|switch
condition|(
name|ID_AA64PFR0_EL2
argument_list|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64pfr0
argument_list|)
condition|)
block|{
case|case
name|ID_AA64PFR0_EL2_NONE
case|:
name|printf
argument_list|(
literal|"%sNo EL2"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
case|case
name|ID_AA64PFR0_EL2_64
case|:
name|printf
argument_list|(
literal|"%sEL2"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
case|case
name|ID_AA64PFR0_EL2_64_32
case|:
name|printf
argument_list|(
literal|"%sEL2 32"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
default|default:
name|printf
argument_list|(
literal|"%sUnknown EL2"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
block|}
switch|switch
condition|(
name|ID_AA64PFR0_EL1
argument_list|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64pfr0
argument_list|)
condition|)
block|{
case|case
name|ID_AA64PFR0_EL1_64
case|:
name|printf
argument_list|(
literal|"%sEL1"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
case|case
name|ID_AA64PFR0_EL1_64_32
case|:
name|printf
argument_list|(
literal|"%sEL1 32"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
default|default:
name|printf
argument_list|(
literal|"%sUnknown EL1"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
block|}
switch|switch
condition|(
name|ID_AA64PFR0_EL0
argument_list|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64pfr0
argument_list|)
condition|)
block|{
case|case
name|ID_AA64PFR0_EL0_64
case|:
name|printf
argument_list|(
literal|"%sEL0"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
case|case
name|ID_AA64PFR0_EL0_64_32
case|:
name|printf
argument_list|(
literal|"%sEL0 32"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
default|default:
name|printf
argument_list|(
literal|"%sUnknown EL0"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
block|}
if|if
condition|(
operator|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64pfr0
operator|&
operator|~
name|ID_AA64PFR0_MASK
operator|)
operator|!=
literal|0
condition|)
name|printf
argument_list|(
literal|"%s%#lx"
argument_list|,
name|SEP_STR
argument_list|,
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64pfr0
operator|&
operator|~
name|ID_AA64PFR0_MASK
argument_list|)
expr_stmt|;
name|printf
argument_list|(
literal|">\n"
argument_list|)
expr_stmt|;
block|}
comment|/* AArch64 Processor Feature Register 1 */
if|if
condition|(
name|cpu
operator|==
literal|0
operator|||
operator|(
name|cpu_print_regs
operator|&
name|PRINT_ID_AA64_PFR1
operator|)
operator|!=
literal|0
condition|)
block|{
name|printf
argument_list|(
literal|"         Processor Features 1 =<%#lx>\n"
argument_list|,
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64pfr1
argument_list|)
expr_stmt|;
block|}
comment|/* AArch64 Memory Model Feature Register 0 */
if|if
condition|(
name|cpu
operator|==
literal|0
operator|||
operator|(
name|cpu_print_regs
operator|&
name|PRINT_ID_AA64_MMFR0
operator|)
operator|!=
literal|0
condition|)
block|{
name|printed
operator|=
literal|0
expr_stmt|;
name|printf
argument_list|(
literal|"      Memory Model Features 0 =<"
argument_list|)
expr_stmt|;
switch|switch
condition|(
name|ID_AA64MMFR0_TGRAN4
argument_list|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64mmfr0
argument_list|)
condition|)
block|{
case|case
name|ID_AA64MMFR0_TGRAN4_NONE
case|:
break|break;
case|case
name|ID_AA64MMFR0_TGRAN4_IMPL
case|:
name|printf
argument_list|(
literal|"%s4k Granule"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
default|default:
name|printf
argument_list|(
literal|"%sUnknown 4k Granule"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
block|}
switch|switch
condition|(
name|ID_AA64MMFR0_TGRAN16
argument_list|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64mmfr0
argument_list|)
condition|)
block|{
case|case
name|ID_AA64MMFR0_TGRAN16_NONE
case|:
break|break;
case|case
name|ID_AA64MMFR0_TGRAN16_IMPL
case|:
name|printf
argument_list|(
literal|"%s16k Granule"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
default|default:
name|printf
argument_list|(
literal|"%sUnknown 16k Granule"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
block|}
switch|switch
condition|(
name|ID_AA64MMFR0_TGRAN64
argument_list|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64mmfr0
argument_list|)
condition|)
block|{
case|case
name|ID_AA64MMFR0_TGRAN64_NONE
case|:
break|break;
case|case
name|ID_AA64MMFR0_TGRAN64_IMPL
case|:
name|printf
argument_list|(
literal|"%s64k Granule"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
default|default:
name|printf
argument_list|(
literal|"%sUnknown 64k Granule"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
block|}
switch|switch
condition|(
name|ID_AA64MMFR0_BIGEND
argument_list|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64mmfr0
argument_list|)
condition|)
block|{
case|case
name|ID_AA64MMFR0_BIGEND_FIXED
case|:
break|break;
case|case
name|ID_AA64MMFR0_BIGEND_MIXED
case|:
name|printf
argument_list|(
literal|"%sMixedEndian"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
default|default:
name|printf
argument_list|(
literal|"%sUnknown Endian switching"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
block|}
switch|switch
condition|(
name|ID_AA64MMFR0_BIGEND_EL0
argument_list|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64mmfr0
argument_list|)
condition|)
block|{
case|case
name|ID_AA64MMFR0_BIGEND_EL0_FIXED
case|:
break|break;
case|case
name|ID_AA64MMFR0_BIGEND_EL0_MIXED
case|:
name|printf
argument_list|(
literal|"%sEL0 MixEndian"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
default|default:
name|printf
argument_list|(
literal|"%sUnknown EL0 Endian switching"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
block|}
switch|switch
condition|(
name|ID_AA64MMFR0_S_NS_MEM
argument_list|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64mmfr0
argument_list|)
condition|)
block|{
case|case
name|ID_AA64MMFR0_S_NS_MEM_NONE
case|:
break|break;
case|case
name|ID_AA64MMFR0_S_NS_MEM_DISTINCT
case|:
name|printf
argument_list|(
literal|"%sS/NS Mem"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
default|default:
name|printf
argument_list|(
literal|"%sUnknown S/NS Mem"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
block|}
switch|switch
condition|(
name|ID_AA64MMFR0_ASID_BITS
argument_list|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64mmfr0
argument_list|)
condition|)
block|{
case|case
name|ID_AA64MMFR0_ASID_BITS_8
case|:
name|printf
argument_list|(
literal|"%s8bit ASID"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
case|case
name|ID_AA64MMFR0_ASID_BITS_16
case|:
name|printf
argument_list|(
literal|"%s16bit ASID"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
default|default:
name|printf
argument_list|(
literal|"%sUnknown ASID"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
block|}
switch|switch
condition|(
name|ID_AA64MMFR0_PA_RANGE
argument_list|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64mmfr0
argument_list|)
condition|)
block|{
case|case
name|ID_AA64MMFR0_PA_RANGE_4G
case|:
name|printf
argument_list|(
literal|"%s4GB PA"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
case|case
name|ID_AA64MMFR0_PA_RANGE_64G
case|:
name|printf
argument_list|(
literal|"%s64GB PA"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
case|case
name|ID_AA64MMFR0_PA_RANGE_1T
case|:
name|printf
argument_list|(
literal|"%s1TB PA"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
case|case
name|ID_AA64MMFR0_PA_RANGE_4T
case|:
name|printf
argument_list|(
literal|"%s4TB PA"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
case|case
name|ID_AA64MMFR0_PA_RANGE_16T
case|:
name|printf
argument_list|(
literal|"%s16TB PA"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
case|case
name|ID_AA64MMFR0_PA_RANGE_256T
case|:
name|printf
argument_list|(
literal|"%s256TB PA"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
default|default:
name|printf
argument_list|(
literal|"%sUnknown PA Range"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
block|}
if|if
condition|(
operator|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64mmfr0
operator|&
operator|~
name|ID_AA64MMFR0_MASK
operator|)
operator|!=
literal|0
condition|)
name|printf
argument_list|(
literal|"%s%#lx"
argument_list|,
name|SEP_STR
argument_list|,
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64mmfr0
operator|&
operator|~
name|ID_AA64MMFR0_MASK
argument_list|)
expr_stmt|;
name|printf
argument_list|(
literal|">\n"
argument_list|)
expr_stmt|;
block|}
comment|/* AArch64 Memory Model Feature Register 1 */
if|if
condition|(
name|cpu
operator|==
literal|0
operator|||
operator|(
name|cpu_print_regs
operator|&
name|PRINT_ID_AA64_MMFR1
operator|)
operator|!=
literal|0
condition|)
block|{
name|printf
argument_list|(
literal|"      Memory Model Features 1 =<%#lx>\n"
argument_list|,
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64mmfr1
argument_list|)
expr_stmt|;
block|}
comment|/* AArch64 Debug Feature Register 0 */
if|if
condition|(
name|cpu
operator|==
literal|0
operator|||
operator|(
name|cpu_print_regs
operator|&
name|PRINT_ID_AA64_DFR0
operator|)
operator|!=
literal|0
condition|)
block|{
name|printed
operator|=
literal|0
expr_stmt|;
name|printf
argument_list|(
literal|"             Debug Features 0 =<"
argument_list|)
expr_stmt|;
name|printf
argument_list|(
literal|"%s%lu CTX Breakpoints"
argument_list|,
name|SEP_STR
argument_list|,
name|ID_AA64DFR0_CTX_CMPS
argument_list|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64dfr0
argument_list|)
argument_list|)
expr_stmt|;
name|printf
argument_list|(
literal|"%s%lu Watchpoints"
argument_list|,
name|SEP_STR
argument_list|,
name|ID_AA64DFR0_WRPS
argument_list|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64dfr0
argument_list|)
argument_list|)
expr_stmt|;
name|printf
argument_list|(
literal|"%s%lu Breakpoints"
argument_list|,
name|SEP_STR
argument_list|,
name|ID_AA64DFR0_BRPS
argument_list|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64dfr0
argument_list|)
argument_list|)
expr_stmt|;
switch|switch
condition|(
name|ID_AA64DFR0_PMU_VER
argument_list|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64dfr0
argument_list|)
condition|)
block|{
case|case
name|ID_AA64DFR0_PMU_VER_NONE
case|:
break|break;
case|case
name|ID_AA64DFR0_PMU_VER_3
case|:
name|printf
argument_list|(
literal|"%sPMUv3"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
case|case
name|ID_AA64DFR0_PMU_VER_IMPL
case|:
name|printf
argument_list|(
literal|"%sImplementation defined PMU"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
default|default:
name|printf
argument_list|(
literal|"%sUnknown PMU"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
block|}
switch|switch
condition|(
name|ID_AA64DFR0_TRACE_VER
argument_list|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64dfr0
argument_list|)
condition|)
block|{
case|case
name|ID_AA64DFR0_TRACE_VER_NONE
case|:
break|break;
case|case
name|ID_AA64DFR0_TRACE_VER_IMPL
case|:
name|printf
argument_list|(
literal|"%sTrace"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
default|default:
name|printf
argument_list|(
literal|"%sUnknown Trace"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
block|}
switch|switch
condition|(
name|ID_AA64DFR0_DEBUG_VER
argument_list|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64dfr0
argument_list|)
condition|)
block|{
case|case
name|ID_AA64DFR0_DEBUG_VER_8
case|:
name|printf
argument_list|(
literal|"%sDebug v8"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
default|default:
name|printf
argument_list|(
literal|"%sUnknown Debug"
argument_list|,
name|SEP_STR
argument_list|)
expr_stmt|;
break|break;
block|}
if|if
condition|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64dfr0
operator|&
operator|~
name|ID_AA64DFR0_MASK
condition|)
name|printf
argument_list|(
literal|"%s%#lx"
argument_list|,
name|SEP_STR
argument_list|,
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64dfr0
operator|&
operator|~
name|ID_AA64DFR0_MASK
argument_list|)
expr_stmt|;
name|printf
argument_list|(
literal|">\n"
argument_list|)
expr_stmt|;
block|}
comment|/* AArch64 Memory Model Feature Register 1 */
if|if
condition|(
name|cpu
operator|==
literal|0
operator|||
operator|(
name|cpu_print_regs
operator|&
name|PRINT_ID_AA64_DFR1
operator|)
operator|!=
literal|0
condition|)
block|{
name|printf
argument_list|(
literal|"             Debug Features 1 =<%#lx>\n"
argument_list|,
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64dfr1
argument_list|)
expr_stmt|;
block|}
comment|/* AArch64 Auxiliary Feature Register 0 */
if|if
condition|(
name|cpu
operator|==
literal|0
operator|||
operator|(
name|cpu_print_regs
operator|&
name|PRINT_ID_AA64_AFR0
operator|)
operator|!=
literal|0
condition|)
block|{
name|printf
argument_list|(
literal|"         Auxiliary Features 0 =<%#lx>\n"
argument_list|,
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64afr0
argument_list|)
expr_stmt|;
block|}
comment|/* AArch64 Auxiliary Feature Register 1 */
if|if
condition|(
name|cpu
operator|==
literal|0
operator|||
operator|(
name|cpu_print_regs
operator|&
name|PRINT_ID_AA64_AFR1
operator|)
operator|!=
literal|0
condition|)
block|{
name|printf
argument_list|(
literal|"         Auxiliary Features 1 =<%#lx>\n"
argument_list|,
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64afr1
argument_list|)
expr_stmt|;
block|}
undef|#
directive|undef
name|SEP_STR
block|}
end_function

begin_function
name|void
name|identify_cpu
parameter_list|(
name|void
parameter_list|)
block|{
name|u_int
name|midr
decl_stmt|;
name|u_int
name|impl_id
decl_stmt|;
name|u_int
name|part_id
decl_stmt|;
name|u_int
name|cpu
decl_stmt|;
name|size_t
name|i
decl_stmt|;
specifier|const
name|struct
name|cpu_parts
modifier|*
name|cpu_partsp
init|=
name|NULL
decl_stmt|;
name|cpu
operator|=
name|PCPU_GET
argument_list|(
name|cpuid
argument_list|)
expr_stmt|;
name|midr
operator|=
name|get_midr
argument_list|()
expr_stmt|;
comment|/* 	 * Store midr to pcpu to allow fast reading 	 * from EL0, EL1 and assembly code. 	 */
name|PCPU_SET
argument_list|(
name|midr
argument_list|,
name|midr
argument_list|)
expr_stmt|;
name|impl_id
operator|=
name|CPU_IMPL
argument_list|(
name|midr
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|nitems
argument_list|(
name|cpu_implementers
argument_list|)
condition|;
name|i
operator|++
control|)
block|{
if|if
condition|(
name|impl_id
operator|==
name|cpu_implementers
index|[
name|i
index|]
operator|.
name|impl_id
operator|||
name|cpu_implementers
index|[
name|i
index|]
operator|.
name|impl_id
operator|==
literal|0
condition|)
block|{
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|cpu_impl
operator|=
name|impl_id
expr_stmt|;
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|cpu_impl_name
operator|=
name|cpu_implementers
index|[
name|i
index|]
operator|.
name|impl_name
expr_stmt|;
name|cpu_partsp
operator|=
name|cpu_implementers
index|[
name|i
index|]
operator|.
name|cpu_parts
expr_stmt|;
break|break;
block|}
block|}
name|part_id
operator|=
name|CPU_PART
argument_list|(
name|midr
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
operator|&
name|cpu_partsp
index|[
name|i
index|]
operator|!=
name|NULL
condition|;
name|i
operator|++
control|)
block|{
if|if
condition|(
name|part_id
operator|==
name|cpu_partsp
index|[
name|i
index|]
operator|.
name|part_id
operator|||
name|cpu_partsp
index|[
name|i
index|]
operator|.
name|part_id
operator|==
literal|0
condition|)
block|{
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|cpu_part_num
operator|=
name|part_id
expr_stmt|;
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|cpu_part_name
operator|=
name|cpu_partsp
index|[
name|i
index|]
operator|.
name|part_name
expr_stmt|;
break|break;
block|}
block|}
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|cpu_revision
operator|=
name|CPU_REV
argument_list|(
name|midr
argument_list|)
expr_stmt|;
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|cpu_variant
operator|=
name|CPU_VAR
argument_list|(
name|midr
argument_list|)
expr_stmt|;
comment|/* Save affinity for current CPU */
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|mpidr
operator|=
name|get_mpidr
argument_list|()
expr_stmt|;
name|CPU_AFFINITY
argument_list|(
name|cpu
argument_list|)
operator|=
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|mpidr
operator|&
name|CPU_AFF_MASK
expr_stmt|;
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64dfr0
operator|=
name|READ_SPECIALREG
argument_list|(
name|id_aa64dfr0_el1
argument_list|)
expr_stmt|;
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64dfr1
operator|=
name|READ_SPECIALREG
argument_list|(
name|id_aa64dfr1_el1
argument_list|)
expr_stmt|;
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64isar0
operator|=
name|READ_SPECIALREG
argument_list|(
name|id_aa64isar0_el1
argument_list|)
expr_stmt|;
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64isar1
operator|=
name|READ_SPECIALREG
argument_list|(
name|id_aa64isar1_el1
argument_list|)
expr_stmt|;
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64mmfr0
operator|=
name|READ_SPECIALREG
argument_list|(
name|id_aa64mmfr0_el1
argument_list|)
expr_stmt|;
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64mmfr1
operator|=
name|READ_SPECIALREG
argument_list|(
name|id_aa64mmfr1_el1
argument_list|)
expr_stmt|;
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64pfr0
operator|=
name|READ_SPECIALREG
argument_list|(
name|id_aa64pfr0_el1
argument_list|)
expr_stmt|;
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64pfr1
operator|=
name|READ_SPECIALREG
argument_list|(
name|id_aa64pfr1_el1
argument_list|)
expr_stmt|;
if|if
condition|(
name|cpu
operator|!=
literal|0
condition|)
block|{
comment|/* 		 * This code must run on one cpu at a time, but we are 		 * not scheduling on the current core so implement a 		 * simple spinlock. 		 */
while|while
condition|(
name|atomic_cmpset_acq_int
argument_list|(
operator|&
name|ident_lock
argument_list|,
literal|0
argument_list|,
literal|1
argument_list|)
operator|==
literal|0
condition|)
asm|__asm __volatile("wfe" ::: "memory");
switch|switch
condition|(
name|cpu_aff_levels
condition|)
block|{
case|case
literal|0
case|:
if|if
condition|(
name|CPU_AFF0
argument_list|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|mpidr
argument_list|)
operator|!=
name|CPU_AFF0
argument_list|(
name|cpu_desc
index|[
literal|0
index|]
operator|.
name|mpidr
argument_list|)
condition|)
name|cpu_aff_levels
operator|=
literal|1
expr_stmt|;
comment|/* FALLTHROUGH */
case|case
literal|1
case|:
if|if
condition|(
name|CPU_AFF1
argument_list|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|mpidr
argument_list|)
operator|!=
name|CPU_AFF1
argument_list|(
name|cpu_desc
index|[
literal|0
index|]
operator|.
name|mpidr
argument_list|)
condition|)
name|cpu_aff_levels
operator|=
literal|2
expr_stmt|;
comment|/* FALLTHROUGH */
case|case
literal|2
case|:
if|if
condition|(
name|CPU_AFF2
argument_list|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|mpidr
argument_list|)
operator|!=
name|CPU_AFF2
argument_list|(
name|cpu_desc
index|[
literal|0
index|]
operator|.
name|mpidr
argument_list|)
condition|)
name|cpu_aff_levels
operator|=
literal|3
expr_stmt|;
comment|/* FALLTHROUGH */
case|case
literal|3
case|:
if|if
condition|(
name|CPU_AFF3
argument_list|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|mpidr
argument_list|)
operator|!=
name|CPU_AFF3
argument_list|(
name|cpu_desc
index|[
literal|0
index|]
operator|.
name|mpidr
argument_list|)
condition|)
name|cpu_aff_levels
operator|=
literal|4
expr_stmt|;
break|break;
block|}
if|if
condition|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64afr0
operator|!=
name|cpu_desc
index|[
literal|0
index|]
operator|.
name|id_aa64afr0
condition|)
name|cpu_print_regs
operator||=
name|PRINT_ID_AA64_AFR0
expr_stmt|;
if|if
condition|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64afr1
operator|!=
name|cpu_desc
index|[
literal|0
index|]
operator|.
name|id_aa64afr1
condition|)
name|cpu_print_regs
operator||=
name|PRINT_ID_AA64_AFR1
expr_stmt|;
if|if
condition|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64dfr0
operator|!=
name|cpu_desc
index|[
literal|0
index|]
operator|.
name|id_aa64dfr0
condition|)
name|cpu_print_regs
operator||=
name|PRINT_ID_AA64_DFR0
expr_stmt|;
if|if
condition|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64dfr1
operator|!=
name|cpu_desc
index|[
literal|0
index|]
operator|.
name|id_aa64dfr1
condition|)
name|cpu_print_regs
operator||=
name|PRINT_ID_AA64_DFR1
expr_stmt|;
if|if
condition|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64isar0
operator|!=
name|cpu_desc
index|[
literal|0
index|]
operator|.
name|id_aa64isar0
condition|)
name|cpu_print_regs
operator||=
name|PRINT_ID_AA64_ISAR0
expr_stmt|;
if|if
condition|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64isar1
operator|!=
name|cpu_desc
index|[
literal|0
index|]
operator|.
name|id_aa64isar1
condition|)
name|cpu_print_regs
operator||=
name|PRINT_ID_AA64_ISAR1
expr_stmt|;
if|if
condition|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64mmfr0
operator|!=
name|cpu_desc
index|[
literal|0
index|]
operator|.
name|id_aa64mmfr0
condition|)
name|cpu_print_regs
operator||=
name|PRINT_ID_AA64_MMFR0
expr_stmt|;
if|if
condition|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64mmfr1
operator|!=
name|cpu_desc
index|[
literal|0
index|]
operator|.
name|id_aa64mmfr1
condition|)
name|cpu_print_regs
operator||=
name|PRINT_ID_AA64_MMFR1
expr_stmt|;
if|if
condition|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64pfr0
operator|!=
name|cpu_desc
index|[
literal|0
index|]
operator|.
name|id_aa64pfr0
condition|)
name|cpu_print_regs
operator||=
name|PRINT_ID_AA64_PFR0
expr_stmt|;
if|if
condition|(
name|cpu_desc
index|[
name|cpu
index|]
operator|.
name|id_aa64pfr1
operator|!=
name|cpu_desc
index|[
literal|0
index|]
operator|.
name|id_aa64pfr1
condition|)
name|cpu_print_regs
operator||=
name|PRINT_ID_AA64_PFR1
expr_stmt|;
comment|/* Wake up the other CPUs */
name|atomic_store_rel_int
argument_list|(
operator|&
name|ident_lock
argument_list|,
literal|0
argument_list|)
expr_stmt|;
asm|__asm __volatile("sev" ::: "memory");
block|}
block|}
end_function

end_unit

