<HTML>
<HEAD>
<TITLE>18115105/</TITLE>
</HEAD>
<BODY BGCOLOR=white>
<HR>
18116066/<p><PRE>
&gt;&gt;&gt;&gt; file: solution_1.v
`timescale 1ns / 1ps

module fifo(clk,reset,rd,wr,w_data,r_data,empty,full);
<A NAME="1"></A><FONT color = #00FF00><A HREF="match130-0.html#1" TARGET="0"><IMG SRC="../../bitmaps/tm_1_4.gif" ALT="other" BORDER="0" ALIGN=left></A>

input clk,reset,rd,wr;
input [8-1:0] w_data;
output reg [8-1:0] r_data;
output reg empty = 1'b1,full = 1'b0;
</FONT>integer count = 0;
integer write = -1;
integer read = -1;
reg [7:0] C_Buffer [0:7];

always @ (posedge clk) begin
    if(reset == 1) begin
        read = -1;
        write = -1;
    end
    else if(wr == 1'b1 && count == 0) begin
        write = write + 1;
        read = read + 1;
        C_Buffer[write] = w_data;
        count = count + 1;
        empty = 1'b0;
    end
    else if(wr == 1'b1 && count != 8) begin
        write = write + 1;
        if(write == 8) begin
            write = 0;
        end
        C_Buffer[write] = w_data;
        count = count + 1;
        empty = 1'b0;
    end
    else if(rd == 1'b1 && count != 0) begin
         r_data = C_Buffer[read];
         read = read + 1;
         if(read == 8) begin
            read = 0;
        end
         count = count - 1;
         full = 1'b0;
    end  
    if(count == 8) begin
        full = 1'b1;
    end
    else if (read == write && read == -1) begin
        empty = 1'b1;
    end
end
endmodule
&gt;&gt;&gt;&gt; file: tb_1.v
`timescale 1ns / 1ps

module tb_1;
reg clk,reset,rd,wr;
reg [7:0] w_data;
<A NAME="0"></A><FONT color = #FF0000><A HREF="match130-0.html#0" TARGET="0"><IMG SRC="../../bitmaps/tm_0_4.gif" ALT="other" BORDER="0" ALIGN=left></A>

wire [7:0] r_data;
wire empty,full;
fifo ff(clk,reset,rd,wr,w_data,r_data,empty,full);

initial begin
    reset = 1'b1;
    clk = 1'b0;
</FONT>    rd = 1'b0;
    wr = 1'b0;
end

always begin
    #25 clk = ~clk;
end

initial begin
    #(50)
    reset = 1'b0;
    wr = 1'b1;
    w_data = 8'b00000000;
    
    #(50)
    wr = 1'b1;
    rd = 1'b0;
    w_data = 8'b00000001;
    
    #(75)
    wr = 1'b0;
    rd = 1'b1;
    
    #(50)
    rd = 1'b0;
    wr = 1'b1;
    w_data = 8'b00000010;
    
    #(50)
    wr = 1'b1;
    w_data = 8'b00000011;
    
    #(50)
    wr = 1'b1;
    w_data = 8'b00000100;
    
    #(50)
    wr = 1'b1;
    w_data = 8'b00000101;
    
    #(50)
    wr = 1'b1;
    w_data = 8'b00000110;
    
    #(50)
    wr = 1'b1;
    w_data = 8'b00000111;
    
    #(50)
    wr = 1'b1;
    w_data = 8'b00001000;
    
    #(50)
    wr = 1'b0;
    rd = 1'b1;  
      
    #(50)
    wr = 1'b0;
    rd = 1'b1;
    
    #(50)
    wr = 1'b0;
    rd = 1'b1;
    
    #(50)
    rd = 1'b0;
    wr = 1'b1;
    w_data = 8'b00001010;
    
    #(50)
    wr = 1'b1;
    w_data = 8'b00001011;
    wr = 1'b0;
end

endmodule
</PRE>
</PRE>
</BODY>
</HTML>
