*design* DebussyLib (btIdent Verdi3_K-2015.09-SP1-1)
Command arguments:
    +define+verilog
    -f /home/IC/Digital_Front_End_Verilog/ip_lib/vc/dds.f
        ../sim/tb_dds_top.v
        ../rtl/DDS/dds_top.v
        ../rtl/DDS/single_port_rom.v

Highest level modules:
tb_dds_top

Total	0 error(s),   0 warning(s)
