static T_1\r\nF_1 ( T_2 * V_1 )\r\n{\r\nF_2 ( F_3 ( V_1 ) , ( T_1 ) 0 ) ;\r\nreturn V_2 ;\r\n}\r\nstatic T_3\r\nF_4 ( T_2 * V_1 )\r\n{\r\nF_2 ( F_3 ( V_1 ) , 0 ) ;\r\nreturn 2 ;\r\n}\r\nstatic T_4\r\nF_5 ( T_2 * V_1 , T_3 V_3 )\r\n{\r\nF_2 ( F_3 ( V_1 ) , V_4 ) ;\r\nF_2 ( V_3 == 0 || V_3 == 1 , V_4 ) ;\r\nswitch ( V_3 ) {\r\ncase 0 :\r\nreturn V_5 ;\r\ncase 1 :\r\nreturn V_6 ;\r\n}\r\nreturn V_4 ;\r\n}\r\nstatic T_5\r\nF_6 ( T_2 * V_1 , T_6 * V_7 , T_6 * V_8 , T_3 V_9 )\r\n{\r\nT_7 * V_10 ;\r\nT_3 V_11 ;\r\nvoid * V_12 ;\r\nF_2 ( F_3 ( V_1 ) , FALSE ) ;\r\nV_10 = ( T_7 * ) V_1 ;\r\nif ( V_8 ) {\r\nT_8 * V_13 ;\r\nF_2 ( V_8 -> V_14 == V_10 -> V_14 , FALSE ) ;\r\nif ( V_8 -> V_15 != NULL )\r\nreturn FALSE ;\r\nV_11 = F_7 ( V_8 -> V_16 ) ;\r\nV_13 = F_8 ( V_11 , & V_12 ) ;\r\nwhile ( V_13 ) {\r\nif ( V_13 -> V_17 == - 1 ) {\r\nif ( ! V_9 )\r\nbreak;\r\nV_9 -- ;\r\n}\r\nV_13 = F_9 ( V_11 , & V_12 ) ;\r\n}\r\nif ( ! V_13 )\r\nreturn FALSE ;\r\nV_7 -> V_14 = V_10 -> V_14 ;\r\nV_7 -> V_16 = V_8 -> V_16 ;\r\nV_7 -> V_15 = V_12 ;\r\nV_7 -> V_18 = V_13 ;\r\nreturn TRUE ;\r\n}\r\nV_11 = F_10 ( & V_12 ) ;\r\nwhile ( V_11 != - 1 ) {\r\nT_9 * V_19 = F_11 ( V_11 ) ;\r\nif ( F_12 ( V_19 ) ) {\r\nif ( ! V_9 )\r\nbreak;\r\nV_9 -- ;\r\n}\r\nV_11 = F_13 ( & V_12 ) ;\r\n}\r\nif ( V_11 == - 1 )\r\nreturn FALSE ;\r\nV_7 -> V_14 = V_10 -> V_14 ;\r\nV_7 -> V_16 = V_12 ;\r\nV_7 -> V_15 = NULL ;\r\nV_7 -> V_18 = F_14 ( V_11 ) ;\r\nreturn TRUE ;\r\n}\r\nstatic T_5\r\nF_15 ( T_2 * V_1 , T_6 * V_7 , T_10 * V_20 )\r\n{\r\nT_3 * V_21 , V_22 ;\r\nF_16 ( F_3 ( V_1 ) ) ;\r\nF_16 ( V_20 != NULL ) ;\r\nV_21 = F_17 ( V_20 ) ;\r\nV_22 = F_18 ( V_20 ) ;\r\nF_16 ( V_22 == 1 || V_22 == 2 ) ;\r\nif ( ! F_6 ( V_1 , V_7 , NULL , V_21 [ 0 ] ) )\r\nreturn FALSE ;\r\nif ( V_22 == 2 ) {\r\nif ( ! F_6 ( V_1 , V_7 , V_7 , V_21 [ 1 ] ) )\r\nreturn FALSE ;\r\n}\r\nreturn TRUE ;\r\n}\r\nstatic char *\r\nF_19 ( const T_8 * V_13 )\r\n{\r\nif ( V_13 -> V_8 == - 1 ) {\r\nT_9 * V_23 = F_11 ( V_13 -> V_24 ) ;\r\nreturn F_20 ( L_1 , F_21 ( V_23 ) , F_22 ( V_23 ) ) ;\r\n}\r\nif ( V_13 -> V_25 != NULL && V_13 -> V_25 [ 0 ] != '\0' )\r\nreturn F_20 ( L_2 , V_13 -> V_26 , V_13 -> V_27 , V_13 -> V_25 ) ;\r\nelse\r\nreturn F_20 ( L_1 , V_13 -> V_26 , V_13 -> V_27 ) ;\r\n}\r\nstatic void\r\nF_23 ( T_2 * V_1 , T_6 * V_7 , T_3 V_28 , T_11 * V_29 )\r\n{\r\nT_7 * V_10 ;\r\nT_8 * V_13 ;\r\nF_24 ( F_3 ( V_1 ) ) ;\r\nV_10 = ( T_7 * ) V_1 ;\r\nF_24 ( V_7 != NULL ) ;\r\nF_24 ( V_7 -> V_14 == V_10 -> V_14 ) ;\r\nF_24 ( V_28 == 0 || V_28 == 1 ) ;\r\nV_13 = ( T_8 * ) V_7 -> V_18 ;\r\nswitch ( V_28 ) {\r\ncase 0 :\r\nF_25 ( V_29 , V_5 ) ;\r\nF_26 ( V_29 , V_13 ) ;\r\nbreak;\r\ncase 1 :\r\nF_25 ( V_29 , V_6 ) ;\r\nF_27 ( V_29 , F_19 ( V_13 ) ) ;\r\nbreak;\r\n}\r\n}\r\nstatic T_5\r\nF_28 ( T_2 * V_1 , T_6 * V_7 )\r\n{\r\nT_7 * V_10 ;\r\nF_2 ( F_3 ( V_1 ) , FALSE ) ;\r\nV_10 = ( T_7 * ) V_1 ;\r\nF_2 ( V_7 -> V_14 == V_10 -> V_14 , FALSE ) ;\r\nif ( V_7 -> V_15 == NULL ) {\r\nvoid * V_12 = V_7 -> V_16 ;\r\nint V_11 ;\r\nV_11 = F_13 ( & V_12 ) ;\r\nwhile ( V_11 != - 1 ) {\r\nT_9 * V_19 = F_11 ( V_11 ) ;\r\nif ( F_12 ( V_19 ) )\r\nbreak;\r\nV_11 = F_13 ( & V_12 ) ;\r\n}\r\nif ( V_11 == - 1 )\r\nreturn FALSE ;\r\nV_7 -> V_16 = V_12 ;\r\nV_7 -> V_18 = F_14 ( V_11 ) ;\r\nreturn TRUE ;\r\n}\r\n{\r\nvoid * V_30 = V_7 -> V_15 ;\r\nT_8 * V_13 ;\r\nint V_11 = F_7 ( V_7 -> V_16 ) ;\r\nV_13 = F_9 ( V_11 , & V_30 ) ;\r\nwhile ( V_13 ) {\r\nif ( V_13 -> V_17 == - 1 )\r\nbreak;\r\nV_13 = F_9 ( V_11 , & V_30 ) ;\r\n}\r\nif ( ! V_13 )\r\nreturn FALSE ;\r\nV_7 -> V_15 = V_30 ;\r\nV_7 -> V_18 = V_13 ;\r\nreturn TRUE ;\r\n}\r\n}\r\nstatic T_5\r\nF_29 ( T_2 * V_1 , T_6 * V_7 , T_6 * V_8 )\r\n{\r\nreturn F_6 ( V_1 , V_7 , V_8 , 0 ) ;\r\n}\r\nstatic T_3\r\nF_30 ( T_2 * V_1 , T_6 * V_7 )\r\n{\r\nT_7 * V_10 ;\r\nT_3 V_31 = 0 ;\r\nint V_32 ;\r\nvoid * V_12 ;\r\nF_2 ( F_3 ( V_1 ) , 0 ) ;\r\nV_10 = ( T_7 * ) V_1 ;\r\nF_2 ( V_7 == NULL || V_7 -> V_16 != NULL , 0 ) ;\r\nif ( V_7 ) {\r\nT_8 * V_13 ;\r\nF_2 ( V_7 -> V_14 == V_10 -> V_14 , 0 ) ;\r\nif ( V_7 -> V_15 != NULL )\r\nreturn 0 ;\r\nV_32 = F_7 ( V_7 -> V_16 ) ;\r\nfor ( V_13 = F_8 ( V_32 , & V_12 ) ; V_13 ; V_13 = F_9 ( V_32 , & V_12 ) ) {\r\nif ( V_13 -> V_17 != - 1 )\r\ncontinue;\r\nV_31 ++ ;\r\n}\r\n} else {\r\nfor ( V_32 = F_10 ( & V_12 ) ; V_32 != - 1 ; V_32 = F_13 ( & V_12 ) ) {\r\nT_9 * V_19 = F_11 ( V_32 ) ;\r\nif ( ! F_12 ( V_19 ) )\r\ncontinue;\r\nV_31 ++ ;\r\n}\r\n}\r\nreturn V_31 ;\r\n}\r\nstatic T_10 *\r\nF_31 ( T_2 * V_1 , T_6 * V_7 )\r\n{\r\nT_7 * V_10 ;\r\nT_10 * V_20 ;\r\nint V_33 ;\r\nint V_32 ;\r\nvoid * V_12 ;\r\nF_2 ( F_3 ( V_1 ) , NULL ) ;\r\nV_10 = ( T_7 * ) V_1 ;\r\nF_2 ( V_7 != NULL , NULL ) ;\r\nF_2 ( V_7 -> V_14 == V_10 -> V_14 , FALSE ) ;\r\nV_32 = F_7 ( V_7 -> V_16 ) ;\r\nV_20 = F_32 () ;\r\n{\r\nint V_24 ;\r\nV_33 = 0 ;\r\nfor ( V_24 = F_10 ( & V_12 ) ; V_24 != V_32 && V_24 != - 1 ; V_24 = F_13 ( & V_12 ) ) {\r\nT_9 * V_19 = F_11 ( V_24 ) ;\r\nif ( ! F_12 ( V_19 ) )\r\ncontinue;\r\nV_33 ++ ;\r\n}\r\nF_33 ( V_20 , V_33 ) ;\r\n}\r\nif ( V_7 -> V_15 != NULL ) {\r\nT_8 * V_13 ;\r\nV_33 = 0 ;\r\nfor ( V_13 = F_8 ( V_32 , & V_12 ) ; V_13 && V_13 != V_7 -> V_18 ; V_13 = F_9 ( V_32 , & V_12 ) ) {\r\nif ( V_13 -> V_17 != - 1 )\r\ncontinue;\r\nV_33 ++ ;\r\n}\r\nF_33 ( V_20 , V_33 ) ;\r\n}\r\nreturn V_20 ;\r\n}\r\nstatic T_5\r\nF_34 ( T_2 * V_1 , T_6 * V_7 )\r\n{\r\nreturn F_30 ( V_1 , V_7 ) != 0 ;\r\n}\r\nstatic T_5\r\nF_35 ( T_2 * V_1 , T_6 * V_7 , T_6 * V_34 )\r\n{\r\nT_7 * V_10 ;\r\nF_2 ( F_3 ( V_1 ) , FALSE ) ;\r\nV_10 = ( T_7 * ) V_1 ;\r\nF_2 ( V_7 != NULL , FALSE ) ;\r\nF_2 ( V_34 -> V_14 == V_10 -> V_14 , FALSE ) ;\r\nif ( V_34 -> V_15 != NULL ) {\r\nint V_32 = F_7 ( V_34 -> V_16 ) ;\r\nV_7 -> V_14 = V_10 -> V_14 ;\r\nV_7 -> V_16 = V_34 -> V_16 ;\r\nV_7 -> V_15 = NULL ;\r\nV_7 -> V_18 = F_14 ( V_32 ) ;\r\nreturn TRUE ;\r\n}\r\nreturn FALSE ;\r\n}\r\nstatic void\r\nF_36 ( T_12 * V_35 )\r\n{\r\nV_35 -> V_36 = F_1 ;\r\nV_35 -> V_37 = F_4 ;\r\nV_35 -> V_38 = F_5 ;\r\nV_35 -> V_39 = F_15 ;\r\nV_35 -> V_40 = F_31 ;\r\nV_35 -> V_41 = F_23 ;\r\nV_35 -> V_42 = F_28 ;\r\nV_35 -> V_43 = F_29 ;\r\nV_35 -> V_44 = F_34 ;\r\nV_35 -> V_45 = F_30 ;\r\nV_35 -> V_46 = F_6 ;\r\nV_35 -> V_47 = F_35 ;\r\n}\r\nstatic void\r\nF_37 ( T_7 * V_10 )\r\n{\r\nV_10 -> V_14 = F_38 () ;\r\n}\r\nstatic void\r\nF_39 ( T_13 * V_48 )\r\n{\r\n(* V_49 -> V_50 )( V_48 ) ;\r\n}\r\nstatic void\r\nF_40 ( T_14 * V_51 )\r\n{\r\nT_15 * V_52 ;\r\nV_49 = ( T_15 * ) F_41 ( V_51 ) ;\r\nV_52 = ( T_15 * ) V_51 ;\r\nV_52 -> V_50 = F_39 ;\r\n}\r\nT_4\r\nF_42 ( void )\r\n{\r\nstatic T_4 V_53 = 0 ;\r\nif ( V_53 == 0 ) {\r\nstatic const T_16 V_54 = {\r\nsizeof( T_14 ) ,\r\nNULL ,\r\nNULL ,\r\n( V_55 ) F_40 ,\r\nNULL ,\r\nNULL ,\r\nsizeof( T_7 ) ,\r\n0 ,\r\n( V_56 ) F_37 ,\r\nNULL\r\n} ;\r\nstatic const T_17 V_57 = {\r\n( V_58 ) F_36 ,\r\nNULL ,\r\nNULL\r\n} ;\r\nV_53 = F_43 ( V_59 ,\r\nL_3 ,\r\n& V_54 ,\r\n( V_60 ) 0 ) ;\r\nF_44 ( V_53 ,\r\nV_61 ,\r\n& V_57 ) ;\r\n}\r\nreturn V_53 ;\r\n}\r\nT_7 *\r\nF_45 ( void )\r\n{\r\nT_7 * V_10 ;\r\nV_10 = ( T_7 * ) F_46 ( V_62 , NULL ) ;\r\nF_16 ( V_10 != NULL ) ;\r\nreturn V_10 ;\r\n}
