// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module krnl_insert (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        newLeaf2insert_dout,
        newLeaf2insert_empty_n,
        newLeaf2insert_read,
        insertNode4insert_din,
        insertNode4insert_full_n,
        insertNode4insert_write,
        getNode4insert2_din,
        getNode4insert2_full_n,
        getNode4insert2_write,
        receiveNode4insert_dout,
        receiveNode4insert_empty_n,
        receiveNode4insert_read,
        writeChanges4insert_din,
        writeChanges4insert_full_n,
        writeChanges4insert_write,
        overflow2split_din,
        overflow2split_full_n,
        overflow2split_write,
        cst_req_din,
        cst_req_full_n,
        cst_req_write,
        split2overflow_dout,
        split2overflow_empty_n,
        split2overflow_read,
        insertFinished3_din,
        insertFinished3_full_n,
        insertFinished3_write
);

parameter    ap_ST_fsm_state1 = 26'd1;
parameter    ap_ST_fsm_state2 = 26'd2;
parameter    ap_ST_fsm_state3 = 26'd4;
parameter    ap_ST_fsm_state4 = 26'd8;
parameter    ap_ST_fsm_state5 = 26'd16;
parameter    ap_ST_fsm_state6 = 26'd32;
parameter    ap_ST_fsm_state7 = 26'd64;
parameter    ap_ST_fsm_state8 = 26'd128;
parameter    ap_ST_fsm_state9 = 26'd256;
parameter    ap_ST_fsm_state10 = 26'd512;
parameter    ap_ST_fsm_state11 = 26'd1024;
parameter    ap_ST_fsm_state12 = 26'd2048;
parameter    ap_ST_fsm_state13 = 26'd4096;
parameter    ap_ST_fsm_state14 = 26'd8192;
parameter    ap_ST_fsm_state15 = 26'd16384;
parameter    ap_ST_fsm_state16 = 26'd32768;
parameter    ap_ST_fsm_state17 = 26'd65536;
parameter    ap_ST_fsm_state18 = 26'd131072;
parameter    ap_ST_fsm_state19 = 26'd262144;
parameter    ap_ST_fsm_state20 = 26'd524288;
parameter    ap_ST_fsm_state21 = 26'd1048576;
parameter    ap_ST_fsm_state22 = 26'd2097152;
parameter    ap_ST_fsm_state23 = 26'd4194304;
parameter    ap_ST_fsm_state24 = 26'd8388608;
parameter    ap_ST_fsm_state25 = 26'd16777216;
parameter    ap_ST_fsm_state26 = 26'd33554432;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [416:0] newLeaf2insert_dout;
input   newLeaf2insert_empty_n;
output   newLeaf2insert_read;
output  [416:0] insertNode4insert_din;
input   insertNode4insert_full_n;
output   insertNode4insert_write;
output  [31:0] getNode4insert2_din;
input   getNode4insert2_full_n;
output   getNode4insert2_write;
input  [416:0] receiveNode4insert_dout;
input   receiveNode4insert_empty_n;
output   receiveNode4insert_read;
output  [416:0] writeChanges4insert_din;
input   writeChanges4insert_full_n;
output   writeChanges4insert_write;
output  [416:0] overflow2split_din;
input   overflow2split_full_n;
output   overflow2split_write;
output  [416:0] cst_req_din;
input   cst_req_full_n;
output   cst_req_write;
input  [416:0] split2overflow_dout;
input   split2overflow_empty_n;
output   split2overflow_read;
output  [0:0] insertFinished3_din;
input   insertFinished3_full_n;
output   insertFinished3_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg newLeaf2insert_read;
reg[416:0] insertNode4insert_din;
reg insertNode4insert_write;
reg getNode4insert2_write;
reg receiveNode4insert_read;
reg writeChanges4insert_write;
reg overflow2split_write;
reg[416:0] cst_req_din;
reg cst_req_write;
reg split2overflow_read;
reg insertFinished3_write;

(* fsm_encoding = "none" *) reg   [25:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [2:0] state;
reg   [0:0] addLeaf;
reg   [0:0] received;
reg   [0:0] cur_hasLeaves;
reg   [0:0] wait_r;
reg   [31:0] newLeaf_index;
reg   [31:0] newLeaf_parent;
reg   [0:0] newLeaf_hasLeaves;
reg   [31:0] newLeaf_child_5;
reg   [31:0] newLeaf_child_4;
reg   [31:0] newLeaf_child_3;
reg   [31:0] newLeaf_child_2;
reg   [31:0] newLeaf_child_1;
reg   [31:0] newLeaf_child;
reg   [31:0] newLeaf_amount_of_children;
reg   [31:0] cur_index;
reg   [31:0] cur_parent;
reg   [31:0] cur_box_minX;
reg   [31:0] cur_box_maxX;
reg   [31:0] cur_box_minY;
reg   [31:0] cur_box_maxY;
reg   [31:0] cur_amount_of_children;
reg   [31:0] newLeaf_box_minX;
reg   [31:0] newLeaf_box_maxX;
reg   [31:0] newLeaf_box_minY;
reg   [31:0] newLeaf_box_maxY;
reg   [0:0] root_index;
reg   [2:0] cur_child_address0;
reg    cur_child_ce0;
reg    cur_child_we0;
reg   [31:0] cur_child_d0;
wire   [31:0] cur_child_q0;
reg   [2:0] cur_child_address1;
reg    cur_child_ce1;
reg    cur_child_we1;
reg   [31:0] cur_child_d1;
wire   [31:0] cur_child_q1;
reg    newLeaf2insert_blk_n;
wire    ap_CS_fsm_state2;
reg   [2:0] ap_phi_mux_empty_phi_fu_561_p26;
wire   [0:0] tmp_nbreadreq_fu_256_p3;
reg    insertNode4insert_blk_n;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state12;
reg   [0:0] cur_hasLeaves_load_reg_2149;
reg    getNode4insert2_blk_n;
wire    ap_CS_fsm_state26;
reg    receiveNode4insert_blk_n;
wire    ap_CS_fsm_state19;
reg    writeChanges4insert_blk_n;
wire    ap_CS_fsm_state18;
reg   [2:0] empty_reg_553;
reg    overflow2split_blk_n;
wire    ap_CS_fsm_state8;
reg    cst_req_blk_n;
wire    ap_CS_fsm_state11;
reg    split2overflow_blk_n;
wire    ap_CS_fsm_state3;
reg    insertFinished3_blk_n;
reg   [31:0] reg_849;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state16;
reg   [31:0] reg_854;
reg   [31:0] reg_859;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state17;
reg   [31:0] reg_864;
wire   [2:0] state_load_load_fu_869_p1;
reg   [2:0] state_load_reg_2139;
wire   [0:0] cur_hasLeaves_load_load_fu_881_p1;
wire   [0:0] wait_load_load_fu_885_p1;
reg   [0:0] wait_load_reg_2155;
reg   [31:0] newLeaf_index_load_reg_2165;
reg   [31:0] newLeaf_parent_load_reg_2171;
reg   [0:0] newLeaf_hasLeaves_load_reg_2177;
reg   [31:0] newLeaf_child_5_load_reg_2183;
reg   [31:0] newLeaf_child_4_load_reg_2189;
reg   [31:0] newLeaf_child_3_load_reg_2195;
reg   [31:0] newLeaf_child_2_load_reg_2201;
reg   [31:0] newLeaf_child_1_load_reg_2207;
reg   [31:0] newLeaf_child_load_reg_2213;
reg   [31:0] newLeaf_amount_of_children_load_reg_2219;
reg   [31:0] cur_index_load_reg_2225;
reg   [31:0] cur_parent_load_load_fu_1011_p1;
reg   [31:0] cur_parent_load_reg_2236;
reg   [31:0] base_minX_reg_2243;
reg   [31:0] base_maxX_reg_2248;
reg   [31:0] base_minY_reg_2253;
reg   [31:0] base_maxY_reg_2258;
reg   [31:0] cur_amount_of_children_load_reg_2263;
reg   [31:0] st_minX_reg_2275;
reg   [31:0] st_maxX_reg_2281;
reg   [31:0] st_minY_reg_2287;
reg   [31:0] st_maxY_reg_2293;
wire   [31:0] select_ln31_fu_1057_p3;
reg   [31:0] select_ln31_reg_2299;
wire   [31:0] select_ln32_fu_1071_p3;
reg   [31:0] select_ln32_reg_2305;
wire   [31:0] select_ln33_fu_1085_p3;
reg   [31:0] select_ln33_reg_2311;
wire   [31:0] select_ln34_fu_1099_p3;
reg   [31:0] select_ln34_reg_2317;
reg   [416:0] newLeaf2insert_read_reg_2336;
reg   [31:0] trunc_ln304_s_reg_2341;
reg   [31:0] tmp_57_reg_2346;
reg   [31:0] tmp_58_reg_2351;
reg   [31:0] tmp_59_reg_2356;
wire   [0:0] root_index_load_load_fu_1352_p1;
reg   [0:0] root_index_load_reg_2361;
reg   [31:0] trunc_ln359_1_reg_2372;
reg   [31:0] tmp_77_reg_2377;
reg   [31:0] tmp_78_reg_2382;
reg   [31:0] tmp_79_reg_2387;
wire   [2:0] add_ln334_fu_1648_p2;
reg   [2:0] add_ln334_reg_2398;
wire    ap_CS_fsm_state13;
reg   [2:0] cur_child_addr_reg_2403;
wire   [0:0] icmp_ln334_fu_1642_p2;
wire   [31:0] add_ln336_fu_1689_p2;
reg   [31:0] add_ln336_reg_2411;
wire    ap_CS_fsm_state14;
wire   [0:0] icmp_ln335_fu_1654_p2;
wire   [31:0] add_ln339_fu_1706_p2;
wire    ap_CS_fsm_state15;
reg   [31:0] trunc_ln326_1_reg_2422;
reg   [31:0] tmp_69_reg_2427;
reg   [31:0] tmp_70_reg_2432;
reg   [31:0] tmp_71_reg_2437;
wire    ap_CS_fsm_state22;
wire   [0:0] icmp_ln34_2_fu_1951_p2;
reg   [127:0] tmp_80_reg_2455;
wire   [0:0] root_child_q1;
reg   [0:0] root_child_load_reg_2460;
wire    ap_CS_fsm_state23;
wire   [0:0] root_child_q0;
reg   [0:0] root_child_load_1_reg_2465;
wire   [31:0] select_ln316_fu_1997_p3;
reg   [31:0] select_ln316_reg_2480;
wire    ap_CS_fsm_state24;
wire   [31:0] select_ln316_1_fu_2005_p3;
reg   [31:0] select_ln316_1_reg_2485;
reg   [0:0] root_child_load_2_reg_2490;
reg   [0:0] root_child_load_3_reg_2495;
wire   [31:0] select_ln316_4_fu_2029_p3;
reg   [31:0] select_ln316_4_reg_2510;
reg   [0:0] root_child_load_5_reg_2515;
reg   [2:0] root_child_address0;
reg    root_child_ce0;
reg    root_child_we0;
reg   [2:0] root_child_address1;
reg    root_child_ce1;
reg   [0:0] ap_phi_mux_addLeaf_flag_0_phi_fu_417_p26;
reg   [0:0] addLeaf_flag_0_reg_412;
reg    ap_predicate_op135_read_state2;
reg    ap_block_state2;
wire   [0:0] grp_fu_843_p2;
wire   [0:0] received_load_load_fu_877_p1;
wire   [0:0] addLeaf_load_load_fu_873_p1;
reg   [0:0] ap_phi_mux_received_flag_0_phi_fu_464_p26;
reg   [0:0] received_flag_0_reg_459;
reg   [0:0] ap_phi_mux_wait_flag_0_phi_fu_511_p26;
reg   [0:0] wait_flag_0_reg_506;
reg   [31:0] newLeaf_index_loc_0_reg_603;
reg   [31:0] newLeaf_parent_loc_0_reg_612;
reg   [31:0] cur_amount_of_children_loc_0_reg_621;
reg   [31:0] cur_amount_of_children_loc_1_reg_631;
reg    ap_block_state12;
reg   [0:0] ap_phi_mux_addLeaf_flag_2_phi_fu_646_p18;
reg   [0:0] addLeaf_flag_2_reg_642;
wire    ap_CS_fsm_state21;
wire   [0:0] tmp_s_nbreadreq_fu_240_p3;
wire    ap_CS_fsm_state5;
wire   [0:0] tmp_55_nbreadreq_fu_232_p3;
reg    ap_block_state18;
reg   [0:0] ap_phi_mux_addLeaf_new_2_phi_fu_680_p18;
reg   [0:0] addLeaf_new_2_reg_675;
reg   [0:0] ap_phi_mux_received_flag_2_phi_fu_713_p18;
reg   [0:0] received_flag_2_reg_709;
reg   [0:0] ap_phi_mux_received_new_2_phi_fu_747_p18;
reg   [0:0] received_new_2_reg_742;
reg   [0:0] ap_phi_mux_wait_flag_2_phi_fu_780_p18;
reg   [0:0] wait_flag_2_reg_776;
reg   [0:0] ap_phi_mux_wait_new_2_phi_fu_814_p18;
reg   [0:0] wait_new_2_reg_809;
wire   [63:0] zext_ln334_fu_1637_p1;
wire   [63:0] zext_ln34_fu_1946_p1;
wire   [31:0] trunc_ln304_fu_1136_p1;
wire   [31:0] trunc_ln326_fu_1761_p1;
wire   [31:0] trunc_ln359_fu_1361_p1;
reg   [2:0] i_fu_224;
reg   [2:0] i_12_fu_228;
wire   [2:0] add_ln34_fu_1957_p2;
wire   [416:0] p_3_fu_1568_p15;
wire   [416:0] p_4_fu_1594_p15;
wire   [416:0] p_5_fu_1613_p15;
wire   [416:0] zext_ln316_fu_2096_p1;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state20;
wire   [31:0] select_ln316_2_fu_2013_p3;
wire   [31:0] select_ln316_3_fu_2021_p3;
wire   [31:0] select_ln316_5_fu_2107_p3;
wire   [0:0] icmp_ln31_fu_1051_p2;
wire   [0:0] icmp_ln32_fu_1065_p2;
wire   [0:0] icmp_ln33_fu_1079_p2;
wire   [0:0] icmp_ln34_fu_1093_p2;
wire   [31:0] shl_ln336_fu_1667_p2;
wire   [31:0] shl_ln336_1_fu_1672_p2;
wire   [31:0] sub_ln336_fu_1677_p2;
wire   [31:0] zext_ln336_fu_1664_p1;
wire   [31:0] or_ln336_fu_1683_p2;
wire   [384:0] tmp_81_fu_2037_p9;
wire   [384:0] or_ln316_fu_2054_p2;
wire   [288:0] tmp_25_fu_2060_p4;
wire  signed [319:0] sext_ln316_fu_2070_p1;
wire   [32:0] tmp_82_fu_2074_p4;
wire   [385:0] or_ln316_8_fu_2084_p5;
reg   [25:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
reg    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
reg    ap_ST_fsm_state25_blk;
reg    ap_ST_fsm_state26_blk;
reg    ap_condition_548;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 26'd1;
#0 state = 3'd0;
#0 addLeaf = 1'd0;
#0 received = 1'd0;
#0 cur_hasLeaves = 1'd0;
#0 wait_r = 1'd0;
#0 newLeaf_index = 32'd4294967295;
#0 newLeaf_parent = 32'd4294967295;
#0 newLeaf_hasLeaves = 1'd0;
#0 newLeaf_child_5 = 32'd4294967295;
#0 newLeaf_child_4 = 32'd4294967295;
#0 newLeaf_child_3 = 32'd4294967295;
#0 newLeaf_child_2 = 32'd4294967295;
#0 newLeaf_child_1 = 32'd4294967295;
#0 newLeaf_child = 32'd4294967295;
#0 newLeaf_amount_of_children = 32'd0;
#0 cur_index = 32'd4294967295;
#0 cur_parent = 32'd4294967295;
#0 cur_box_minX = 32'd0;
#0 cur_box_maxX = 32'd0;
#0 cur_box_minY = 32'd0;
#0 cur_box_maxY = 32'd0;
#0 cur_amount_of_children = 32'd0;
#0 newLeaf_box_minX = 32'd0;
#0 newLeaf_box_maxX = 32'd0;
#0 newLeaf_box_minY = 32'd0;
#0 newLeaf_box_maxY = 32'd0;
#0 root_index = 1'd0;
end

krnl_insert_cur_child_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
cur_child_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cur_child_address0),
    .ce0(cur_child_ce0),
    .we0(cur_child_we0),
    .d0(cur_child_d0),
    .q0(cur_child_q0),
    .address1(cur_child_address1),
    .ce1(cur_child_ce1),
    .we1(cur_child_we1),
    .d1(cur_child_d1),
    .q1(cur_child_q1)
);

krnl_insert_root_child_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
root_child_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(root_child_address0),
    .ce0(root_child_ce0),
    .we0(root_child_we0),
    .d0(1'd1),
    .q0(root_child_q0),
    .address1(root_child_address1),
    .ce1(root_child_ce1),
    .q1(root_child_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (state_load_load_fu_869_p1 == 3'd1) & (1'b1 == ap_CS_fsm_state1) & (1'd1 == addLeaf_load_load_fu_873_p1))) begin
        addLeaf_flag_0_reg_412 <= 1'd1;
    end else if ((((1'd0 == addLeaf_load_load_fu_873_p1) & (ap_start == 1'b1) & (state_load_load_fu_869_p1 == 3'd1) & (1'b1 == ap_CS_fsm_state1)) | ((received_load_load_fu_877_p1 == 1'd0) & (ap_start == 1'b1) & (state_load_load_fu_869_p1 == 3'd2) & (1'b1 == ap_CS_fsm_state1)) | ((received_load_load_fu_877_p1 == 1'd1) & (ap_start == 1'b1) & (state_load_load_fu_869_p1 == 3'd2) & (1'b1 == ap_CS_fsm_state1)) | (~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (grp_fu_843_p2 == 1'd0) & (state_load_reg_2139 == 3'd3) & (1'b1 == ap_CS_fsm_state2) & (cur_hasLeaves_load_reg_2149 == 1'd1)) | (~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (grp_fu_843_p2 == 1'd0) & (wait_load_reg_2155 == 1'd0) & (state_load_reg_2139 == 3'd5) & (1'b1 == ap_CS_fsm_state2)) | (~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (grp_fu_843_p2 == 1'd1) & (state_load_reg_2139 == 3'd3) & (1'b1 == ap_CS_fsm_state2) & (cur_hasLeaves_load_reg_2149 == 1'd1)) | (~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (grp_fu_843_p2 == 1'd1) & (wait_load_reg_2155 == 1'd0) & (state_load_reg_2139 == 3'd5) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b1) & (state_load_load_fu_869_p1 == 3'd6) & (1'b1 == ap_CS_fsm_state1)) | ((ap_start == 1'b1) & (cur_hasLeaves_load_load_fu_881_p1 == 1'd0) & (state_load_load_fu_869_p1 == 3'd3) & (1'b1 == ap_CS_fsm_state1)) | ((ap_start == 1'b1) & (state_load_load_fu_869_p1 == 3'd4) & (1'b1 == ap_CS_fsm_state1)) | ((ap_start == 1'b1) & (wait_load_load_fu_885_p1 == 1'd1) & (state_load_load_fu_869_p1 == 3'd5) & (1'b1 == ap_CS_fsm_state1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & ((state_load_load_fu_869_p1 == 3'd0) | (state_load_load_fu_869_p1 == 3'd7))))) begin
        addLeaf_flag_0_reg_412 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((getNode4insert2_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
        addLeaf_flag_2_reg_642 <= 1'd1;
    end else if (((~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (tmp_55_nbreadreq_fu_232_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd5)) | (~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (tmp_s_nbreadreq_fu_240_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd2)) | (~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd5) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd4) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd3) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd2) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd6) & (1'b1 == ap_CS_fsm_state2) & (tmp_nbreadreq_fu_256_p3 == 1'd0)) | (~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (1'b1 == ap_CS_fsm_state2) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6)))) begin
        addLeaf_flag_2_reg_642 <= ap_phi_mux_addLeaf_flag_0_phi_fu_417_p26;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state21) | (~((writeChanges4insert_full_n == 1'b0) & (empty_reg_553 == 3'd3)) & (1'b1 == ap_CS_fsm_state18) & (empty_reg_553 == 3'd3)) | ((overflow2split_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state8)))) begin
        addLeaf_flag_2_reg_642 <= addLeaf_flag_0_reg_412;
    end
end

always @ (posedge ap_clk) begin
    if (((getNode4insert2_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
        addLeaf_new_2_reg_675 <= 1'd1;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state21) | (~((writeChanges4insert_full_n == 1'b0) & (empty_reg_553 == 3'd3)) & (1'b1 == ap_CS_fsm_state18) & (empty_reg_553 == 3'd3)) | ((overflow2split_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | (~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (tmp_55_nbreadreq_fu_232_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd5)) | (~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (tmp_s_nbreadreq_fu_240_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd2)) | (~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd5) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd4) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd3) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd2) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd6) & (1'b1 == ap_CS_fsm_state2) & (tmp_nbreadreq_fu_256_p3 == 1'd0)) | (~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (1'b1 == ap_CS_fsm_state2) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6)))) begin
        addLeaf_new_2_reg_675 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((split2overflow_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        cur_amount_of_children <= {{split2overflow_dout[416:385]}};
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        cur_amount_of_children <= add_ln339_fu_1706_p2;
    end else if (((receiveNode4insert_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        cur_amount_of_children <= {{receiveNode4insert_dout[416:385]}};
    end else if (((getNode4insert2_full_n == 1'b1) & (root_index_load_reg_2361 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        cur_amount_of_children <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln334_fu_1642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        cur_amount_of_children_loc_0_reg_621 <= cur_amount_of_children_load_reg_2263;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        cur_amount_of_children_loc_0_reg_621 <= add_ln339_fu_1706_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_548)) begin
        if ((cur_hasLeaves_load_reg_2149 == 1'd1)) begin
            cur_amount_of_children_loc_1_reg_631 <= cur_amount_of_children_loc_0_reg_621;
        end else if ((cur_hasLeaves_load_reg_2149 == 1'd0)) begin
            cur_amount_of_children_loc_1_reg_631 <= cur_amount_of_children_load_reg_2263;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (1'b1 == ap_CS_fsm_state2) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd3))) begin
        cur_box_maxX <= select_ln31_fu_1057_p3;
    end else if (((split2overflow_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        cur_box_maxX <= {{split2overflow_dout[128:97]}};
    end else if (((receiveNode4insert_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        cur_box_maxX <= {{receiveNode4insert_dout[128:97]}};
    end else if (((icmp_ln34_2_fu_1951_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        cur_box_maxX <= tmp_57_reg_2346;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (1'b1 == ap_CS_fsm_state2) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd3))) begin
        cur_box_maxY <= select_ln32_fu_1071_p3;
    end else if (((split2overflow_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        cur_box_maxY <= {{split2overflow_dout[192:161]}};
    end else if (((receiveNode4insert_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        cur_box_maxY <= {{receiveNode4insert_dout[192:161]}};
    end else if (((icmp_ln34_2_fu_1951_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        cur_box_maxY <= tmp_59_reg_2356;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (1'b1 == ap_CS_fsm_state2) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd3))) begin
        cur_box_minX <= select_ln33_fu_1085_p3;
    end else if (((split2overflow_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        cur_box_minX <= {{split2overflow_dout[96:65]}};
    end else if (((receiveNode4insert_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        cur_box_minX <= {{receiveNode4insert_dout[96:65]}};
    end else if (((icmp_ln34_2_fu_1951_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        cur_box_minX <= trunc_ln304_s_reg_2341;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (1'b1 == ap_CS_fsm_state2) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd3))) begin
        cur_box_minY <= select_ln34_fu_1099_p3;
    end else if (((split2overflow_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        cur_box_minY <= {{split2overflow_dout[160:129]}};
    end else if (((receiveNode4insert_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        cur_box_minY <= {{receiveNode4insert_dout[160:129]}};
    end else if (((icmp_ln34_2_fu_1951_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        cur_box_minY <= tmp_58_reg_2351;
    end
end

always @ (posedge ap_clk) begin
    if (((split2overflow_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        cur_hasLeaves <= split2overflow_dout[32'd64];
    end else if (((receiveNode4insert_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        cur_hasLeaves <= receiveNode4insert_dout[32'd64];
    end else if (((getNode4insert2_full_n == 1'b1) & (root_index_load_reg_2361 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        cur_hasLeaves <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((split2overflow_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        cur_index <= trunc_ln359_fu_1361_p1;
    end else if (((receiveNode4insert_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        cur_index <= trunc_ln326_fu_1761_p1;
    end else if (((getNode4insert2_full_n == 1'b1) & (root_index_load_reg_2361 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        cur_index <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((split2overflow_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        cur_parent <= {{split2overflow_dout[63:32]}};
    end else if (((receiveNode4insert_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        cur_parent <= {{receiveNode4insert_dout[63:32]}};
    end else if (((getNode4insert2_full_n == 1'b1) & (root_index_load_reg_2361 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        cur_parent <= 32'd4294967295;
    end
end

always @ (posedge ap_clk) begin
    if (((received_load_load_fu_877_p1 == 1'd1) & (ap_start == 1'b1) & (state_load_load_fu_869_p1 == 3'd2) & (1'b1 == ap_CS_fsm_state1))) begin
        empty_reg_553 <= 3'd3;
    end else if ((((received_load_load_fu_877_p1 == 1'd0) & (ap_start == 1'b1) & (state_load_load_fu_869_p1 == 3'd2) & (1'b1 == ap_CS_fsm_state1)) | ((ap_start == 1'b1) & (state_load_load_fu_869_p1 == 3'd1) & (1'b1 == ap_CS_fsm_state1) & (1'd1 == addLeaf_load_load_fu_873_p1)) | ((ap_start == 1'b1) & (cur_hasLeaves_load_load_fu_881_p1 == 1'd0) & (state_load_load_fu_869_p1 == 3'd3) & (1'b1 == ap_CS_fsm_state1)))) begin
        empty_reg_553 <= 3'd2;
    end else if (((~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (grp_fu_843_p2 == 1'd0) & (state_load_reg_2139 == 3'd3) & (1'b1 == ap_CS_fsm_state2) & (cur_hasLeaves_load_reg_2149 == 1'd1)) | (~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (grp_fu_843_p2 == 1'd0) & (wait_load_reg_2155 == 1'd0) & (state_load_reg_2139 == 3'd5) & (1'b1 == ap_CS_fsm_state2)))) begin
        empty_reg_553 <= 3'd4;
    end else if (((~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (grp_fu_843_p2 == 1'd1) & (wait_load_reg_2155 == 1'd0) & (state_load_reg_2139 == 3'd5) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b1) & (state_load_load_fu_869_p1 == 3'd4) & (1'b1 == ap_CS_fsm_state1)))) begin
        empty_reg_553 <= 3'd5;
    end else if (((~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (grp_fu_843_p2 == 1'd1) & (state_load_reg_2139 == 3'd3) & (1'b1 == ap_CS_fsm_state2) & (cur_hasLeaves_load_reg_2149 == 1'd1)) | ((ap_start == 1'b1) & (wait_load_load_fu_885_p1 == 1'd1) & (state_load_load_fu_869_p1 == 3'd5) & (1'b1 == ap_CS_fsm_state1)))) begin
        empty_reg_553 <= 3'd6;
    end else if ((((1'd0 == addLeaf_load_load_fu_873_p1) & (ap_start == 1'b1) & (state_load_load_fu_869_p1 == 3'd1) & (1'b1 == ap_CS_fsm_state1)) | ((ap_start == 1'b1) & (state_load_load_fu_869_p1 == 3'd6) & (1'b1 == ap_CS_fsm_state1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & ((state_load_load_fu_869_p1 == 3'd0) | (state_load_load_fu_869_p1 == 3'd7))))) begin
        empty_reg_553 <= 3'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd5) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd4) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd3) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd2) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd6) & (root_index_load_load_fu_1352_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_nbreadreq_fu_256_p3 == 1'd1))) begin
        i_12_fu_228 <= 3'd0;
    end else if (((icmp_ln34_2_fu_1951_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
        i_12_fu_228 <= add_ln34_fu_1957_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (1'b1 == ap_CS_fsm_state2) & (cur_hasLeaves_load_reg_2149 == 1'd1) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd3))) begin
        i_fu_224 <= 3'd0;
    end else if (((icmp_ln335_fu_1654_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
        i_fu_224 <= add_ln334_reg_2398;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd5) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd4) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd3) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd2) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd6) & (1'b1 == ap_CS_fsm_state2) & (tmp_nbreadreq_fu_256_p3 == 1'd1))) begin
        newLeaf_index <= trunc_ln304_fu_1136_p1;
    end else if (((icmp_ln335_fu_1654_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        newLeaf_index <= add_ln336_fu_1689_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln334_fu_1642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        newLeaf_index_loc_0_reg_603 <= newLeaf_index_load_reg_2165;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        newLeaf_index_loc_0_reg_603 <= add_ln336_reg_2411;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd5) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd4) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd3) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd2) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd6) & (1'b1 == ap_CS_fsm_state2) & (tmp_nbreadreq_fu_256_p3 == 1'd1))) begin
        newLeaf_parent <= {{newLeaf2insert_dout[63:32]}};
    end else if (((icmp_ln335_fu_1654_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        newLeaf_parent <= cur_index_load_reg_2225;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln334_fu_1642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
        newLeaf_parent_loc_0_reg_612 <= newLeaf_parent_load_reg_2171;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        newLeaf_parent_loc_0_reg_612 <= cur_index_load_reg_2225;
    end
end

always @ (posedge ap_clk) begin
    if (((received_load_load_fu_877_p1 == 1'd1) & (ap_start == 1'b1) & (state_load_load_fu_869_p1 == 3'd2) & (1'b1 == ap_CS_fsm_state1))) begin
        received_flag_0_reg_459 <= 1'd1;
    end else if ((((1'd0 == addLeaf_load_load_fu_873_p1) & (ap_start == 1'b1) & (state_load_load_fu_869_p1 == 3'd1) & (1'b1 == ap_CS_fsm_state1)) | ((received_load_load_fu_877_p1 == 1'd0) & (ap_start == 1'b1) & (state_load_load_fu_869_p1 == 3'd2) & (1'b1 == ap_CS_fsm_state1)) | (~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (grp_fu_843_p2 == 1'd0) & (state_load_reg_2139 == 3'd3) & (1'b1 == ap_CS_fsm_state2) & (cur_hasLeaves_load_reg_2149 == 1'd1)) | (~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (grp_fu_843_p2 == 1'd0) & (wait_load_reg_2155 == 1'd0) & (state_load_reg_2139 == 3'd5) & (1'b1 == ap_CS_fsm_state2)) | (~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (grp_fu_843_p2 == 1'd1) & (state_load_reg_2139 == 3'd3) & (1'b1 == ap_CS_fsm_state2) & (cur_hasLeaves_load_reg_2149 == 1'd1)) | (~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (grp_fu_843_p2 == 1'd1) & (wait_load_reg_2155 == 1'd0) & (state_load_reg_2139 == 3'd5) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b1) & (state_load_load_fu_869_p1 == 3'd6) & (1'b1 == ap_CS_fsm_state1)) | ((ap_start == 1'b1) & (state_load_load_fu_869_p1 == 3'd1) & (1'b1 == ap_CS_fsm_state1) & (1'd1 == addLeaf_load_load_fu_873_p1)) | ((ap_start == 1'b1) & (cur_hasLeaves_load_load_fu_881_p1 == 1'd0) & (state_load_load_fu_869_p1 == 3'd3) & (1'b1 == ap_CS_fsm_state1)) | ((ap_start == 1'b1) & (state_load_load_fu_869_p1 == 3'd4) & (1'b1 == ap_CS_fsm_state1)) | ((ap_start == 1'b1) & (wait_load_load_fu_885_p1 == 1'd1) & (state_load_load_fu_869_p1 == 3'd5) & (1'b1 == ap_CS_fsm_state1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & ((state_load_load_fu_869_p1 == 3'd0) | (state_load_load_fu_869_p1 == 3'd7))))) begin
        received_flag_0_reg_459 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        received_flag_2_reg_709 <= 1'd1;
    end else if (((~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (tmp_55_nbreadreq_fu_232_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd5)) | (~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (tmp_s_nbreadreq_fu_240_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd2)) | (~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd5) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd4) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd3) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd2) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd6) & (1'b1 == ap_CS_fsm_state2) & (tmp_nbreadreq_fu_256_p3 == 1'd0)) | (~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (1'b1 == ap_CS_fsm_state2) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6)))) begin
        received_flag_2_reg_709 <= ap_phi_mux_received_flag_0_phi_fu_464_p26;
    end else if (((1'b1 == ap_CS_fsm_state5) | ((getNode4insert2_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state26)) | (~((writeChanges4insert_full_n == 1'b0) & (empty_reg_553 == 3'd3)) & (1'b1 == ap_CS_fsm_state18) & (empty_reg_553 == 3'd3)) | ((overflow2split_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state8)))) begin
        received_flag_2_reg_709 <= received_flag_0_reg_459;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        received_new_2_reg_742 <= 1'd1;
    end else if (((1'b1 == ap_CS_fsm_state5) | ((getNode4insert2_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state26)) | (~((writeChanges4insert_full_n == 1'b0) & (empty_reg_553 == 3'd3)) & (1'b1 == ap_CS_fsm_state18) & (empty_reg_553 == 3'd3)) | ((overflow2split_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | (~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (tmp_55_nbreadreq_fu_232_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd5)) | (~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (tmp_s_nbreadreq_fu_240_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd2)) | (~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd5) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd4) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd3) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd2) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd6) & (1'b1 == ap_CS_fsm_state2) & (tmp_nbreadreq_fu_256_p3 == 1'd0)) | (~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (1'b1 == ap_CS_fsm_state2) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6)))) begin
        received_new_2_reg_742 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        reg_849 <= cur_child_q0;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state6))) begin
        reg_849 <= cur_child_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        reg_854 <= cur_child_q1;
    end else if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state6))) begin
        reg_854 <= cur_child_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        reg_859 <= cur_child_q1;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state7))) begin
        reg_859 <= cur_child_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        reg_864 <= cur_child_q0;
    end else if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state7))) begin
        reg_864 <= cur_child_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & ((state_load_load_fu_869_p1 == 3'd0) | (state_load_load_fu_869_p1 == 3'd7)))) begin
        state <= 3'd1;
    end else if (((ap_start == 1'b1) & (state_load_load_fu_869_p1 == 3'd6) & (1'b1 == ap_CS_fsm_state1))) begin
        state <= 3'd1;
    end else if (((ap_start == 1'b1) & (state_load_load_fu_869_p1 == 3'd1) & (1'b1 == ap_CS_fsm_state1) & (1'd1 == addLeaf_load_load_fu_873_p1))) begin
        state <= 3'd2;
    end else if (((1'd0 == addLeaf_load_load_fu_873_p1) & (ap_start == 1'b1) & (state_load_load_fu_869_p1 == 3'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        state <= 3'd1;
    end else if (((received_load_load_fu_877_p1 == 1'd1) & (ap_start == 1'b1) & (state_load_load_fu_869_p1 == 3'd2) & (1'b1 == ap_CS_fsm_state1))) begin
        state <= 3'd3;
    end else if (((received_load_load_fu_877_p1 == 1'd0) & (ap_start == 1'b1) & (state_load_load_fu_869_p1 == 3'd2) & (1'b1 == ap_CS_fsm_state1))) begin
        state <= 3'd2;
    end else if (((ap_start == 1'b1) & (cur_hasLeaves_load_load_fu_881_p1 == 1'd0) & (state_load_load_fu_869_p1 == 3'd3) & (1'b1 == ap_CS_fsm_state1))) begin
        state <= 3'd2;
    end else if (((ap_start == 1'b1) & (state_load_load_fu_869_p1 == 3'd4) & (1'b1 == ap_CS_fsm_state1))) begin
        state <= 3'd5;
    end else if (((~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (grp_fu_843_p2 == 1'd1) & (state_load_reg_2139 == 3'd3) & (1'b1 == ap_CS_fsm_state2) & (cur_hasLeaves_load_reg_2149 == 1'd1)) | ((ap_start == 1'b1) & (wait_load_load_fu_885_p1 == 1'd1) & (state_load_load_fu_869_p1 == 3'd5) & (1'b1 == ap_CS_fsm_state1)))) begin
        state <= 3'd6;
    end else if ((~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (grp_fu_843_p2 == 1'd0) & (state_load_reg_2139 == 3'd3) & (1'b1 == ap_CS_fsm_state2) & (cur_hasLeaves_load_reg_2149 == 1'd1))) begin
        state <= 3'd4;
    end else if ((~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (grp_fu_843_p2 == 1'd1) & (wait_load_reg_2155 == 1'd0) & (state_load_reg_2139 == 3'd5) & (1'b1 == ap_CS_fsm_state2))) begin
        state <= 3'd5;
    end else if ((~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (grp_fu_843_p2 == 1'd0) & (wait_load_reg_2155 == 1'd0) & (state_load_reg_2139 == 3'd5) & (1'b1 == ap_CS_fsm_state2))) begin
        state <= 3'd4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (wait_load_load_fu_885_p1 == 1'd1) & (state_load_load_fu_869_p1 == 3'd5) & (1'b1 == ap_CS_fsm_state1))) begin
        wait_flag_0_reg_506 <= 1'd1;
    end else if ((((1'd0 == addLeaf_load_load_fu_873_p1) & (ap_start == 1'b1) & (state_load_load_fu_869_p1 == 3'd1) & (1'b1 == ap_CS_fsm_state1)) | ((received_load_load_fu_877_p1 == 1'd0) & (ap_start == 1'b1) & (state_load_load_fu_869_p1 == 3'd2) & (1'b1 == ap_CS_fsm_state1)) | ((received_load_load_fu_877_p1 == 1'd1) & (ap_start == 1'b1) & (state_load_load_fu_869_p1 == 3'd2) & (1'b1 == ap_CS_fsm_state1)) | (~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (grp_fu_843_p2 == 1'd0) & (state_load_reg_2139 == 3'd3) & (1'b1 == ap_CS_fsm_state2) & (cur_hasLeaves_load_reg_2149 == 1'd1)) | (~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (grp_fu_843_p2 == 1'd0) & (wait_load_reg_2155 == 1'd0) & (state_load_reg_2139 == 3'd5) & (1'b1 == ap_CS_fsm_state2)) | (~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (grp_fu_843_p2 == 1'd1) & (state_load_reg_2139 == 3'd3) & (1'b1 == ap_CS_fsm_state2) & (cur_hasLeaves_load_reg_2149 == 1'd1)) | (~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (grp_fu_843_p2 == 1'd1) & (wait_load_reg_2155 == 1'd0) & (state_load_reg_2139 == 3'd5) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b1) & (state_load_load_fu_869_p1 == 3'd6) & (1'b1 == ap_CS_fsm_state1)) | ((ap_start == 1'b1) & (state_load_load_fu_869_p1 == 3'd1) & (1'b1 == ap_CS_fsm_state1) & (1'd1 == addLeaf_load_load_fu_873_p1)) | ((ap_start == 1'b1) & (cur_hasLeaves_load_load_fu_881_p1 == 1'd0) & (state_load_load_fu_869_p1 == 3'd3) & (1'b1 == ap_CS_fsm_state1)) | ((ap_start == 1'b1) & (state_load_load_fu_869_p1 == 3'd4) & (1'b1 == ap_CS_fsm_state1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & ((state_load_load_fu_869_p1 == 3'd0) | (state_load_load_fu_869_p1 == 3'd7))))) begin
        wait_flag_0_reg_506 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        wait_flag_2_reg_776 <= 1'd1;
    end else if (((~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (tmp_55_nbreadreq_fu_232_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd5)) | (~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (tmp_s_nbreadreq_fu_240_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd2)) | (~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd5) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd4) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd3) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd2) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd6) & (1'b1 == ap_CS_fsm_state2) & (tmp_nbreadreq_fu_256_p3 == 1'd0)) | (~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (1'b1 == ap_CS_fsm_state2) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6)))) begin
        wait_flag_2_reg_776 <= ap_phi_mux_wait_flag_0_phi_fu_511_p26;
    end else if (((1'b1 == ap_CS_fsm_state21) | ((getNode4insert2_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state26)) | (~((writeChanges4insert_full_n == 1'b0) & (empty_reg_553 == 3'd3)) & (1'b1 == ap_CS_fsm_state18) & (empty_reg_553 == 3'd3)) | ((overflow2split_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state8)))) begin
        wait_flag_2_reg_776 <= wait_flag_0_reg_506;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        wait_new_2_reg_809 <= 1'd1;
    end else if (((1'b1 == ap_CS_fsm_state21) | ((getNode4insert2_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state26)) | (~((writeChanges4insert_full_n == 1'b0) & (empty_reg_553 == 3'd3)) & (1'b1 == ap_CS_fsm_state18) & (empty_reg_553 == 3'd3)) | ((overflow2split_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state8)) | (~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (tmp_55_nbreadreq_fu_232_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd5)) | (~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (tmp_s_nbreadreq_fu_240_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd2)) | (~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd5) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd4) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd3) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd2) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd6) & (1'b1 == ap_CS_fsm_state2) & (tmp_nbreadreq_fu_256_p3 == 1'd0)) | (~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (1'b1 == ap_CS_fsm_state2) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6)))) begin
        wait_new_2_reg_809 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((writeChanges4insert_full_n == 1'b0) & (empty_reg_553 == 3'd3)) & (ap_phi_mux_addLeaf_flag_2_phi_fu_646_p18 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        addLeaf <= ap_phi_mux_addLeaf_new_2_phi_fu_680_p18;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        add_ln334_reg_2398 <= add_ln334_fu_1648_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln335_fu_1654_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        add_ln336_reg_2411 <= add_ln336_fu_1689_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        base_maxX_reg_2248 <= cur_box_maxX;
        base_maxY_reg_2258 <= cur_box_maxY;
        base_minX_reg_2243 <= cur_box_minX;
        base_minY_reg_2253 <= cur_box_minY;
        cur_amount_of_children_load_reg_2263 <= cur_amount_of_children;
        cur_index_load_reg_2225 <= cur_index;
        cur_parent_load_load_fu_1011_p1 <= cur_parent;
        cur_parent_load_reg_2236 <= cur_parent_load_load_fu_1011_p1;
        newLeaf_amount_of_children_load_reg_2219 <= newLeaf_amount_of_children;
        newLeaf_child_1_load_reg_2207 <= newLeaf_child_1;
        newLeaf_child_2_load_reg_2201 <= newLeaf_child_2;
        newLeaf_child_3_load_reg_2195 <= newLeaf_child_3;
        newLeaf_child_4_load_reg_2189 <= newLeaf_child_4;
        newLeaf_child_5_load_reg_2183 <= newLeaf_child_5;
        newLeaf_child_load_reg_2213 <= newLeaf_child;
        newLeaf_hasLeaves_load_reg_2177 <= newLeaf_hasLeaves;
        newLeaf_index_load_reg_2165 <= newLeaf_index;
        newLeaf_parent_load_reg_2171 <= newLeaf_parent;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln334_fu_1642_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state13))) begin
        cur_child_addr_reg_2403 <= zext_ln334_fu_1637_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        cur_hasLeaves_load_reg_2149 <= cur_hasLeaves;
        state_load_reg_2139 <= state;
        wait_load_reg_2155 <= wait_r;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd5) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd4) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd3) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd2) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd6) & (1'b1 == ap_CS_fsm_state2) & (tmp_nbreadreq_fu_256_p3 == 1'd1))) begin
        newLeaf2insert_read_reg_2336 <= newLeaf2insert_dout;
        root_index_load_reg_2361 <= root_index;
        tmp_57_reg_2346 <= {{newLeaf2insert_dout[128:97]}};
        tmp_58_reg_2351 <= {{newLeaf2insert_dout[160:129]}};
        tmp_59_reg_2356 <= {{newLeaf2insert_dout[192:161]}};
        trunc_ln304_s_reg_2341 <= {{newLeaf2insert_dout[96:65]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd5) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd4) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd3) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd2) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd6) & (1'b1 == ap_CS_fsm_state2) & (tmp_nbreadreq_fu_256_p3 == 1'd1))) begin
        newLeaf_amount_of_children <= {{newLeaf2insert_dout[416:385]}};
        newLeaf_box_maxX <= {{newLeaf2insert_dout[128:97]}};
        newLeaf_box_maxY <= {{newLeaf2insert_dout[192:161]}};
        newLeaf_box_minX <= {{newLeaf2insert_dout[96:65]}};
        newLeaf_box_minY <= {{newLeaf2insert_dout[160:129]}};
        newLeaf_child <= {{newLeaf2insert_dout[384:353]}};
        newLeaf_child_1 <= {{newLeaf2insert_dout[352:321]}};
        newLeaf_child_2 <= {{newLeaf2insert_dout[320:289]}};
        newLeaf_child_3 <= {{newLeaf2insert_dout[288:257]}};
        newLeaf_child_4 <= {{newLeaf2insert_dout[256:225]}};
        newLeaf_child_5 <= {{newLeaf2insert_dout[224:193]}};
        newLeaf_hasLeaves <= newLeaf2insert_dout[32'd64];
    end
end

always @ (posedge ap_clk) begin
    if ((~((writeChanges4insert_full_n == 1'b0) & (empty_reg_553 == 3'd3)) & (ap_phi_mux_received_flag_2_phi_fu_713_p18 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        received <= ap_phi_mux_received_new_2_phi_fu_747_p18;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        root_child_load_1_reg_2465 <= root_child_q0;
        root_child_load_reg_2460 <= root_child_q1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        root_child_load_2_reg_2490 <= root_child_q0;
        root_child_load_3_reg_2495 <= root_child_q1;
        select_ln316_1_reg_2485 <= select_ln316_1_fu_2005_p3;
        select_ln316_reg_2480 <= select_ln316_fu_1997_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        root_child_load_5_reg_2515 <= root_child_q1;
        select_ln316_4_reg_2510 <= select_ln316_4_fu_2029_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((getNode4insert2_full_n == 1'b1) & (root_index_load_reg_2361 == 1'd0) & (1'b1 == ap_CS_fsm_state26))) begin
        root_index <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd3))) begin
        select_ln31_reg_2299 <= select_ln31_fu_1057_p3;
        select_ln32_reg_2305 <= select_ln32_fu_1071_p3;
        select_ln33_reg_2311 <= select_ln33_fu_1085_p3;
        select_ln34_reg_2317 <= select_ln34_fu_1099_p3;
        st_maxX_reg_2281 <= newLeaf_box_maxX;
        st_maxY_reg_2293 <= newLeaf_box_maxY;
        st_minX_reg_2275 <= newLeaf_box_minX;
        st_minY_reg_2287 <= newLeaf_box_minY;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        tmp_69_reg_2427 <= {{receiveNode4insert_dout[288:257]}};
        tmp_70_reg_2432 <= {{receiveNode4insert_dout[320:289]}};
        tmp_71_reg_2437 <= {{receiveNode4insert_dout[352:321]}};
        trunc_ln326_1_reg_2422 <= {{receiveNode4insert_dout[384:353]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        tmp_77_reg_2377 <= {{split2overflow_dout[288:257]}};
        tmp_78_reg_2382 <= {{split2overflow_dout[320:289]}};
        tmp_79_reg_2387 <= {{split2overflow_dout[352:321]}};
        trunc_ln359_1_reg_2372 <= {{split2overflow_dout[384:353]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln34_2_fu_1951_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        tmp_80_reg_2455 <= {{newLeaf2insert_read_reg_2336[192:65]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((writeChanges4insert_full_n == 1'b0) & (empty_reg_553 == 3'd3)) & (ap_phi_mux_wait_flag_2_phi_fu_780_p18 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        wait_r <= ap_phi_mux_wait_new_2_phi_fu_814_p18;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((cst_req_full_n == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((insertNode4insert_full_n == 1'b0) & (cur_hasLeaves_load_reg_2149 == 1'd1)) | ((cst_req_full_n == 1'b0) & (cur_hasLeaves_load_reg_2149 == 1'd0)))) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

always @ (*) begin
    if (((writeChanges4insert_full_n == 1'b0) & (empty_reg_553 == 3'd3))) begin
        ap_ST_fsm_state18_blk = 1'b1;
    end else begin
        ap_ST_fsm_state18_blk = 1'b0;
    end
end

always @ (*) begin
    if ((receiveNode4insert_empty_n == 1'b0)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

always @ (*) begin
    if ((insertNode4insert_full_n == 1'b0)) begin
        ap_ST_fsm_state25_blk = 1'b1;
    end else begin
        ap_ST_fsm_state25_blk = 1'b0;
    end
end

always @ (*) begin
    if ((getNode4insert2_full_n == 1'b0)) begin
        ap_ST_fsm_state26_blk = 1'b1;
    end else begin
        ap_ST_fsm_state26_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6)))) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((split2overflow_empty_n == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((overflow2split_full_n == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((~((writeChanges4insert_full_n == 1'b0) & (empty_reg_553 == 3'd3)) & (1'b1 == ap_CS_fsm_state18)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_fu_843_p2 == 1'd0) & (state_load_reg_2139 == 3'd3) & (1'b1 == ap_CS_fsm_state2) & (cur_hasLeaves_load_reg_2149 == 1'd1)) | ((grp_fu_843_p2 == 1'd0) & (wait_load_reg_2155 == 1'd0) & (state_load_reg_2139 == 3'd5) & (1'b1 == ap_CS_fsm_state2)) | ((grp_fu_843_p2 == 1'd1) & (state_load_reg_2139 == 3'd3) & (1'b1 == ap_CS_fsm_state2) & (cur_hasLeaves_load_reg_2149 == 1'd1)) | ((grp_fu_843_p2 == 1'd1) & (wait_load_reg_2155 == 1'd0) & (state_load_reg_2139 == 3'd5) & (1'b1 == ap_CS_fsm_state2)))) begin
        ap_phi_mux_addLeaf_flag_0_phi_fu_417_p26 = 1'd0;
    end else begin
        ap_phi_mux_addLeaf_flag_0_phi_fu_417_p26 = addLeaf_flag_0_reg_412;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) & (empty_reg_553 == 3'd3))) begin
        ap_phi_mux_addLeaf_flag_2_phi_fu_646_p18 = addLeaf_flag_0_reg_412;
    end else begin
        ap_phi_mux_addLeaf_flag_2_phi_fu_646_p18 = addLeaf_flag_2_reg_642;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) & (empty_reg_553 == 3'd3))) begin
        ap_phi_mux_addLeaf_new_2_phi_fu_680_p18 = 1'd0;
    end else begin
        ap_phi_mux_addLeaf_new_2_phi_fu_680_p18 = addLeaf_new_2_reg_675;
    end
end

always @ (*) begin
    if (((grp_fu_843_p2 == 1'd1) & (state_load_reg_2139 == 3'd3) & (1'b1 == ap_CS_fsm_state2) & (cur_hasLeaves_load_reg_2149 == 1'd1))) begin
        ap_phi_mux_empty_phi_fu_561_p26 = 3'd6;
    end else if ((((grp_fu_843_p2 == 1'd0) & (state_load_reg_2139 == 3'd3) & (1'b1 == ap_CS_fsm_state2) & (cur_hasLeaves_load_reg_2149 == 1'd1)) | ((grp_fu_843_p2 == 1'd0) & (wait_load_reg_2155 == 1'd0) & (state_load_reg_2139 == 3'd5) & (1'b1 == ap_CS_fsm_state2)))) begin
        ap_phi_mux_empty_phi_fu_561_p26 = 3'd4;
    end else if (((grp_fu_843_p2 == 1'd1) & (wait_load_reg_2155 == 1'd0) & (state_load_reg_2139 == 3'd5) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_phi_mux_empty_phi_fu_561_p26 = 3'd5;
    end else begin
        ap_phi_mux_empty_phi_fu_561_p26 = empty_reg_553;
    end
end

always @ (*) begin
    if ((((grp_fu_843_p2 == 1'd0) & (state_load_reg_2139 == 3'd3) & (1'b1 == ap_CS_fsm_state2) & (cur_hasLeaves_load_reg_2149 == 1'd1)) | ((grp_fu_843_p2 == 1'd0) & (wait_load_reg_2155 == 1'd0) & (state_load_reg_2139 == 3'd5) & (1'b1 == ap_CS_fsm_state2)) | ((grp_fu_843_p2 == 1'd1) & (state_load_reg_2139 == 3'd3) & (1'b1 == ap_CS_fsm_state2) & (cur_hasLeaves_load_reg_2149 == 1'd1)) | ((grp_fu_843_p2 == 1'd1) & (wait_load_reg_2155 == 1'd0) & (state_load_reg_2139 == 3'd5) & (1'b1 == ap_CS_fsm_state2)))) begin
        ap_phi_mux_received_flag_0_phi_fu_464_p26 = 1'd0;
    end else begin
        ap_phi_mux_received_flag_0_phi_fu_464_p26 = received_flag_0_reg_459;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) & (empty_reg_553 == 3'd3))) begin
        ap_phi_mux_received_flag_2_phi_fu_713_p18 = received_flag_0_reg_459;
    end else begin
        ap_phi_mux_received_flag_2_phi_fu_713_p18 = received_flag_2_reg_709;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) & (empty_reg_553 == 3'd3))) begin
        ap_phi_mux_received_new_2_phi_fu_747_p18 = 1'd0;
    end else begin
        ap_phi_mux_received_new_2_phi_fu_747_p18 = received_new_2_reg_742;
    end
end

always @ (*) begin
    if ((((grp_fu_843_p2 == 1'd0) & (state_load_reg_2139 == 3'd3) & (1'b1 == ap_CS_fsm_state2) & (cur_hasLeaves_load_reg_2149 == 1'd1)) | ((grp_fu_843_p2 == 1'd0) & (wait_load_reg_2155 == 1'd0) & (state_load_reg_2139 == 3'd5) & (1'b1 == ap_CS_fsm_state2)) | ((grp_fu_843_p2 == 1'd1) & (state_load_reg_2139 == 3'd3) & (1'b1 == ap_CS_fsm_state2) & (cur_hasLeaves_load_reg_2149 == 1'd1)) | ((grp_fu_843_p2 == 1'd1) & (wait_load_reg_2155 == 1'd0) & (state_load_reg_2139 == 3'd5) & (1'b1 == ap_CS_fsm_state2)))) begin
        ap_phi_mux_wait_flag_0_phi_fu_511_p26 = 1'd0;
    end else begin
        ap_phi_mux_wait_flag_0_phi_fu_511_p26 = wait_flag_0_reg_506;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) & (empty_reg_553 == 3'd3))) begin
        ap_phi_mux_wait_flag_2_phi_fu_780_p18 = wait_flag_0_reg_506;
    end else begin
        ap_phi_mux_wait_flag_2_phi_fu_780_p18 = wait_flag_2_reg_776;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) & (empty_reg_553 == 3'd3))) begin
        ap_phi_mux_wait_new_2_phi_fu_814_p18 = 1'd0;
    end else begin
        ap_phi_mux_wait_new_2_phi_fu_814_p18 = wait_new_2_reg_809;
    end
end

always @ (*) begin
    if ((~((writeChanges4insert_full_n == 1'b0) & (empty_reg_553 == 3'd3)) & (1'b1 == ap_CS_fsm_state18))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | ((1'b1 == ap_CS_fsm_state12) & (cur_hasLeaves_load_reg_2149 == 1'd0)))) begin
        cst_req_blk_n = cst_req_full_n;
    end else begin
        cst_req_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((insertNode4insert_full_n == 1'b0) & (cur_hasLeaves_load_reg_2149 == 1'd1)) | ((cst_req_full_n == 1'b0) & (cur_hasLeaves_load_reg_2149 == 1'd0))) & (1'b1 == ap_CS_fsm_state12) & (cur_hasLeaves_load_reg_2149 == 1'd0))) begin
        cst_req_din = p_4_fu_1594_p15;
    end else if (((cst_req_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        cst_req_din = p_3_fu_1568_p15;
    end else begin
        cst_req_din = 'bx;
    end
end

always @ (*) begin
    if ((((cst_req_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state11)) | (~(((insertNode4insert_full_n == 1'b0) & (cur_hasLeaves_load_reg_2149 == 1'd1)) | ((cst_req_full_n == 1'b0) & (cur_hasLeaves_load_reg_2149 == 1'd0))) & (1'b1 == ap_CS_fsm_state12) & (cur_hasLeaves_load_reg_2149 == 1'd0)))) begin
        cst_req_write = 1'b1;
    end else begin
        cst_req_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state25))) begin
        cur_child_address0 = 3'd3;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state7))) begin
        cur_child_address0 = 3'd4;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state6))) begin
        cur_child_address0 = 3'd2;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state12))) begin
        cur_child_address0 = 3'd0;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state19) | ((1'b1 == ap_CS_fsm_state2) & (cur_hasLeaves_load_reg_2149 == 1'd0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd3)) | ((1'b1 == ap_CS_fsm_state2) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd4)))) begin
        cur_child_address0 = 3'd1;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state26) | ((cur_hasLeaves_load_load_fu_881_p1 == 1'd1) & (state_load_load_fu_869_p1 == 3'd3) & (1'b1 == ap_CS_fsm_state1)) | ((wait_load_load_fu_885_p1 == 1'd0) & (state_load_load_fu_869_p1 == 3'd5) & (1'b1 == ap_CS_fsm_state1)))) begin
        cur_child_address0 = 3'd5;
    end else begin
        cur_child_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state26))) begin
        cur_child_address1 = 3'd4;
    end else if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state25))) begin
        cur_child_address1 = 3'd2;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        cur_child_address1 = cur_child_addr_reg_2403;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        cur_child_address1 = zext_ln334_fu_1637_p1;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state7))) begin
        cur_child_address1 = 3'd5;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state6))) begin
        cur_child_address1 = 3'd3;
    end else if (((1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state12))) begin
        cur_child_address1 = 3'd1;
    end else if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state19) | ((1'b1 == ap_CS_fsm_state2) & (cur_hasLeaves_load_reg_2149 == 1'd0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd3)) | ((1'b1 == ap_CS_fsm_state2) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd4)))) begin
        cur_child_address1 = 3'd0;
    end else begin
        cur_child_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state6) | ((insertNode4insert_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state25)) | ((split2overflow_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((receiveNode4insert_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state19)) | ((getNode4insert2_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state26)) | (~(((insertNode4insert_full_n == 1'b0) & (cur_hasLeaves_load_reg_2149 == 1'd1)) | ((cst_req_full_n == 1'b0) & (cur_hasLeaves_load_reg_2149 == 1'd0))) & (1'b1 == ap_CS_fsm_state12)) | (~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (1'b1 == ap_CS_fsm_state2) & (cur_hasLeaves_load_reg_2149 == 1'd0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd3)) | (~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (1'b1 == ap_CS_fsm_state2) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd4)) | ((ap_start == 1'b1) & (cur_hasLeaves_load_load_fu_881_p1 == 1'd1) & (state_load_load_fu_869_p1 == 3'd3) & (1'b1 == ap_CS_fsm_state1)) | ((ap_start == 1'b1) & (wait_load_load_fu_885_p1 == 1'd0) & (state_load_load_fu_869_p1 == 3'd5) & (1'b1 == ap_CS_fsm_state1)))) begin
        cur_child_ce0 = 1'b1;
    end else begin
        cur_child_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state6) | ((insertNode4insert_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state25)) | ((split2overflow_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((receiveNode4insert_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state19)) | ((getNode4insert2_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state26)) | (~(((insertNode4insert_full_n == 1'b0) & (cur_hasLeaves_load_reg_2149 == 1'd1)) | ((cst_req_full_n == 1'b0) & (cur_hasLeaves_load_reg_2149 == 1'd0))) & (1'b1 == ap_CS_fsm_state12)) | (~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (1'b1 == ap_CS_fsm_state2) & (cur_hasLeaves_load_reg_2149 == 1'd0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd3)) | (~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (1'b1 == ap_CS_fsm_state2) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd4)))) begin
        cur_child_ce1 = 1'b1;
    end else begin
        cur_child_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        cur_child_d0 = select_ln316_5_fu_2107_p3;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        cur_child_d0 = select_ln316_3_fu_2021_p3;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        cur_child_d0 = select_ln316_1_fu_2005_p3;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        cur_child_d0 = trunc_ln326_1_reg_2422;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        cur_child_d0 = tmp_70_reg_2432;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        cur_child_d0 = {{receiveNode4insert_dout[256:225]}};
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        cur_child_d0 = tmp_79_reg_2387;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        cur_child_d0 = tmp_77_reg_2377;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        cur_child_d0 = {{split2overflow_dout[224:193]}};
    end else begin
        cur_child_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        cur_child_d1 = select_ln316_4_reg_2510;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        cur_child_d1 = select_ln316_2_fu_2013_p3;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        cur_child_d1 = select_ln316_fu_1997_p3;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        cur_child_d1 = tmp_71_reg_2437;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        cur_child_d1 = tmp_69_reg_2427;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        cur_child_d1 = {{receiveNode4insert_dout[224:193]}};
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        cur_child_d1 = add_ln336_reg_2411;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        cur_child_d1 = trunc_ln359_1_reg_2372;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        cur_child_d1 = tmp_78_reg_2382;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        cur_child_d1 = {{split2overflow_dout[256:225]}};
    end else begin
        cur_child_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state24) | ((insertNode4insert_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state25)) | ((split2overflow_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((receiveNode4insert_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state19)) | ((getNode4insert2_full_n == 1'b1) & (root_index_load_reg_2361 == 1'd0) & (1'b1 == ap_CS_fsm_state26)))) begin
        cur_child_we0 = 1'b1;
    end else begin
        cur_child_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state15) | ((insertNode4insert_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state25)) | ((split2overflow_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((receiveNode4insert_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state19)) | ((getNode4insert2_full_n == 1'b1) & (root_index_load_reg_2361 == 1'd0) & (1'b1 == ap_CS_fsm_state26)))) begin
        cur_child_we1 = 1'b1;
    end else begin
        cur_child_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        getNode4insert2_blk_n = getNode4insert2_full_n;
    end else begin
        getNode4insert2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((getNode4insert2_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
        getNode4insert2_write = 1'b1;
    end else begin
        getNode4insert2_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) begin
        insertFinished3_blk_n = insertFinished3_full_n;
    end else begin
        insertFinished3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (1'b1 == ap_CS_fsm_state2) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) begin
        insertFinished3_write = 1'b1;
    end else begin
        insertFinished3_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | ((1'b1 == ap_CS_fsm_state12) & (cur_hasLeaves_load_reg_2149 == 1'd1)))) begin
        insertNode4insert_blk_n = insertNode4insert_full_n;
    end else begin
        insertNode4insert_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((insertNode4insert_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
        insertNode4insert_din = zext_ln316_fu_2096_p1;
    end else if ((~(((insertNode4insert_full_n == 1'b0) & (cur_hasLeaves_load_reg_2149 == 1'd1)) | ((cst_req_full_n == 1'b0) & (cur_hasLeaves_load_reg_2149 == 1'd0))) & (1'b1 == ap_CS_fsm_state12) & (cur_hasLeaves_load_reg_2149 == 1'd1))) begin
        insertNode4insert_din = p_5_fu_1613_p15;
    end else begin
        insertNode4insert_din = 'bx;
    end
end

always @ (*) begin
    if ((((insertNode4insert_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state25)) | (~(((insertNode4insert_full_n == 1'b0) & (cur_hasLeaves_load_reg_2149 == 1'd1)) | ((cst_req_full_n == 1'b0) & (cur_hasLeaves_load_reg_2149 == 1'd0))) & (1'b1 == ap_CS_fsm_state12) & (cur_hasLeaves_load_reg_2149 == 1'd1)))) begin
        insertNode4insert_write = 1'b1;
    end else begin
        insertNode4insert_write = 1'b0;
    end
end

always @ (*) begin
    if ((~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd5) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd4) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd3) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd2) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd6) & (1'b1 == ap_CS_fsm_state2) & (tmp_nbreadreq_fu_256_p3 == 1'd1))) begin
        newLeaf2insert_blk_n = newLeaf2insert_empty_n;
    end else begin
        newLeaf2insert_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (ap_predicate_op135_read_state2 == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        newLeaf2insert_read = 1'b1;
    end else begin
        newLeaf2insert_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        overflow2split_blk_n = overflow2split_full_n;
    end else begin
        overflow2split_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((overflow2split_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        overflow2split_write = 1'b1;
    end else begin
        overflow2split_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        receiveNode4insert_blk_n = receiveNode4insert_empty_n;
    end else begin
        receiveNode4insert_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((receiveNode4insert_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        receiveNode4insert_read = 1'b1;
    end else begin
        receiveNode4insert_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        root_child_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        root_child_address0 = 64'd2;
    end else if (((icmp_ln34_2_fu_1951_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        root_child_address0 = 64'd1;
    end else if (((icmp_ln34_2_fu_1951_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
        root_child_address0 = zext_ln34_fu_1946_p1;
    end else begin
        root_child_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        root_child_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        root_child_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        root_child_address1 = 64'd0;
    end else begin
        root_child_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | ((icmp_ln34_2_fu_1951_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22)) | ((icmp_ln34_2_fu_1951_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state22)))) begin
        root_child_ce0 = 1'b1;
    end else begin
        root_child_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22))) begin
        root_child_ce1 = 1'b1;
    end else begin
        root_child_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln34_2_fu_1951_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
        root_child_we0 = 1'b1;
    end else begin
        root_child_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        split2overflow_blk_n = split2overflow_empty_n;
    end else begin
        split2overflow_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((split2overflow_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        split2overflow_read = 1'b1;
    end else begin
        split2overflow_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state18) & (empty_reg_553 == 3'd3))) begin
        writeChanges4insert_blk_n = writeChanges4insert_full_n;
    end else begin
        writeChanges4insert_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((writeChanges4insert_full_n == 1'b0) & (empty_reg_553 == 3'd3)) & (1'b1 == ap_CS_fsm_state18) & (empty_reg_553 == 3'd3))) begin
        writeChanges4insert_write = 1'b1;
    end else begin
        writeChanges4insert_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd5) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd4) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd3) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd2) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd6) & (root_index_load_load_fu_1352_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (tmp_nbreadreq_fu_256_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else if ((~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd5) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd4) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd3) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd2) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd6) & (root_index_load_load_fu_1352_p1 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (tmp_nbreadreq_fu_256_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else if ((~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (tmp_s_nbreadreq_fu_240_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd2))) begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end else if ((~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (1'b1 == ap_CS_fsm_state2) & (cur_hasLeaves_load_reg_2149 == 1'd1) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd3))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else if ((~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (1'b1 == ap_CS_fsm_state2) & (cur_hasLeaves_load_reg_2149 == 1'd0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd3))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else if ((~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (1'b1 == ap_CS_fsm_state2) & ((ap_phi_mux_empty_phi_fu_561_p26 == 3'd6) | (((~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd5) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd4) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd3) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd2) & (tmp_nbreadreq_fu_256_p3 == 1'd0)) | (~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd4) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd3) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd2) & (tmp_55_nbreadreq_fu_232_p3 == 1'd0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd5))) | ((tmp_s_nbreadreq_fu_240_p3 == 1'd0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd2)))))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else if ((~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (tmp_55_nbreadreq_fu_232_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd5))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if ((~(((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6))) & (1'b1 == ap_CS_fsm_state2) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd4))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((split2overflow_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((overflow2split_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((cst_req_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if ((~(((insertNode4insert_full_n == 1'b0) & (cur_hasLeaves_load_reg_2149 == 1'd1)) | ((cst_req_full_n == 1'b0) & (cur_hasLeaves_load_reg_2149 == 1'd0))) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((icmp_ln334_fu_1642_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state13))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((icmp_ln335_fu_1654_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if ((~((writeChanges4insert_full_n == 1'b0) & (empty_reg_553 == 3'd3)) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((receiveNode4insert_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state22 : begin
            if (((icmp_ln34_2_fu_1951_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state22))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            if (((insertNode4insert_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state26 : begin
            if (((getNode4insert2_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state26))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign addLeaf_load_load_fu_873_p1 = addLeaf;

assign add_ln334_fu_1648_p2 = (i_fu_224 + 3'd1);

assign add_ln336_fu_1689_p2 = (zext_ln336_fu_1664_p1 + or_ln336_fu_1683_p2);

assign add_ln339_fu_1706_p2 = (cur_amount_of_children_load_reg_2263 + 32'd1);

assign add_ln34_fu_1957_p2 = (i_12_fu_228 + 3'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state12 = (((insertNode4insert_full_n == 1'b0) & (cur_hasLeaves_load_reg_2149 == 1'd1)) | ((cst_req_full_n == 1'b0) & (cur_hasLeaves_load_reg_2149 == 1'd0)));
end

always @ (*) begin
    ap_block_state18 = ((writeChanges4insert_full_n == 1'b0) & (empty_reg_553 == 3'd3));
end

always @ (*) begin
    ap_block_state2 = (((newLeaf2insert_empty_n == 1'b0) & (ap_predicate_op135_read_state2 == 1'b1)) | ((insertFinished3_full_n == 1'b0) & (ap_phi_mux_empty_phi_fu_561_p26 == 3'd6)));
end

always @ (*) begin
    ap_condition_548 = (~(((insertNode4insert_full_n == 1'b0) & (cur_hasLeaves_load_reg_2149 == 1'd1)) | ((cst_req_full_n == 1'b0) & (cur_hasLeaves_load_reg_2149 == 1'd0))) & (1'b1 == ap_CS_fsm_state12));
end

always @ (*) begin
    ap_predicate_op135_read_state2 = (~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd5) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd4) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd3) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd2) & ~(ap_phi_mux_empty_phi_fu_561_p26 == 3'd6) & (tmp_nbreadreq_fu_256_p3 == 1'd1));
end

assign cur_hasLeaves_load_load_fu_881_p1 = cur_hasLeaves;

assign getNode4insert2_din = 32'd0;

assign grp_fu_843_p2 = ((cur_child_q0 == 32'd4294967295) ? 1'b1 : 1'b0);

assign icmp_ln31_fu_1051_p2 = (($signed(cur_box_maxX) < $signed(newLeaf_box_maxX)) ? 1'b1 : 1'b0);

assign icmp_ln32_fu_1065_p2 = (($signed(cur_box_maxY) < $signed(newLeaf_box_maxY)) ? 1'b1 : 1'b0);

assign icmp_ln334_fu_1642_p2 = ((i_fu_224 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln335_fu_1654_p2 = ((cur_child_q1 == 32'd4294967295) ? 1'b1 : 1'b0);

assign icmp_ln33_fu_1079_p2 = (($signed(cur_box_minX) > $signed(newLeaf_box_minX)) ? 1'b1 : 1'b0);

assign icmp_ln34_2_fu_1951_p2 = ((i_12_fu_228 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln34_fu_1093_p2 = (($signed(cur_box_minY) > $signed(newLeaf_box_minY)) ? 1'b1 : 1'b0);

assign insertFinished3_din = 1'd1;

assign or_ln316_8_fu_2084_p5 = {{{{{{1'd0}, {sext_ln316_fu_2070_p1}}}, {tmp_82_fu_2074_p4}}}, {32'd0}};

assign or_ln316_fu_2054_p2 = (tmp_81_fu_2037_p9 | 385'd36893488143124135936);

assign or_ln336_fu_1683_p2 = (sub_ln336_fu_1677_p2 | 32'd1);

assign overflow2split_din = {{{{{{{{{{{{{{cur_amount_of_children_load_reg_2263}, {cur_child_q1}}, {cur_child_q0}}, {reg_864}}, {reg_859}}, {reg_854}}, {reg_849}}, {base_maxY_reg_2258}}, {base_minY_reg_2253}}, {base_maxX_reg_2248}}, {base_minX_reg_2243}}, {cur_hasLeaves_load_reg_2149}}, {cur_parent_load_reg_2236}}, {cur_index_load_reg_2225}};

assign p_3_fu_1568_p15 = {{{{{{{{{{{{{{cur_amount_of_children_load_reg_2263}, {cur_child_q1}}, {cur_child_q0}}, {reg_864}}, {reg_859}}, {reg_854}}, {reg_849}}, {select_ln32_reg_2305}}, {select_ln34_reg_2317}}, {select_ln31_reg_2299}}, {select_ln33_reg_2311}}, {1'd0}}, {cur_parent_load_reg_2236}}, {cur_index_load_reg_2225}};

assign p_4_fu_1594_p15 = {{{{{{{{{{{{{{newLeaf_amount_of_children_load_reg_2219}, {newLeaf_child_load_reg_2213}}, {newLeaf_child_1_load_reg_2207}}, {newLeaf_child_2_load_reg_2201}}, {newLeaf_child_3_load_reg_2195}}, {newLeaf_child_4_load_reg_2189}}, {newLeaf_child_5_load_reg_2183}}, {st_maxY_reg_2293}}, {st_minY_reg_2287}}, {st_maxX_reg_2281}}, {st_minX_reg_2275}}, {newLeaf_hasLeaves_load_reg_2177}}, {newLeaf_parent_load_reg_2171}}, {newLeaf_index_load_reg_2165}};

assign p_5_fu_1613_p15 = {{{{{{{{{{{{{{newLeaf_amount_of_children_load_reg_2219}, {newLeaf_child_load_reg_2213}}, {newLeaf_child_1_load_reg_2207}}, {newLeaf_child_2_load_reg_2201}}, {newLeaf_child_3_load_reg_2195}}, {newLeaf_child_4_load_reg_2189}}, {newLeaf_child_5_load_reg_2183}}, {st_maxY_reg_2293}}, {st_minY_reg_2287}}, {st_maxX_reg_2281}}, {st_minX_reg_2275}}, {newLeaf_hasLeaves_load_reg_2177}}, {newLeaf_parent_loc_0_reg_612}}, {newLeaf_index_loc_0_reg_603}};

assign received_load_load_fu_877_p1 = received;

assign root_index_load_load_fu_1352_p1 = root_index;

assign select_ln316_1_fu_2005_p3 = ((root_child_load_1_reg_2465[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln316_2_fu_2013_p3 = ((root_child_load_2_reg_2490[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln316_3_fu_2021_p3 = ((root_child_load_3_reg_2495[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln316_4_fu_2029_p3 = ((root_child_q0[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln316_5_fu_2107_p3 = ((root_child_load_5_reg_2515[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln316_fu_1997_p3 = ((root_child_load_reg_2460[0:0] == 1'b1) ? 32'd4294967295 : 32'd0);

assign select_ln31_fu_1057_p3 = ((icmp_ln31_fu_1051_p2[0:0] == 1'b1) ? newLeaf_box_maxX : cur_box_maxX);

assign select_ln32_fu_1071_p3 = ((icmp_ln32_fu_1065_p2[0:0] == 1'b1) ? newLeaf_box_maxY : cur_box_maxY);

assign select_ln33_fu_1085_p3 = ((icmp_ln33_fu_1079_p2[0:0] == 1'b1) ? newLeaf_box_minX : cur_box_minX);

assign select_ln34_fu_1099_p3 = ((icmp_ln34_fu_1093_p2[0:0] == 1'b1) ? newLeaf_box_minY : cur_box_minY);

assign sext_ln316_fu_2070_p1 = $signed(tmp_25_fu_2060_p4);

assign shl_ln336_1_fu_1672_p2 = cur_index_load_reg_2225 << 32'd1;

assign shl_ln336_fu_1667_p2 = cur_index_load_reg_2225 << 32'd3;

assign state_load_load_fu_869_p1 = state;

assign sub_ln336_fu_1677_p2 = (shl_ln336_fu_1667_p2 - shl_ln336_1_fu_1672_p2);

assign tmp_25_fu_2060_p4 = {{or_ln316_fu_2054_p2[384:96]}};

assign tmp_55_nbreadreq_fu_232_p3 = split2overflow_empty_n;

assign tmp_81_fu_2037_p9 = {{{{{{{{root_child_q1}, {select_ln316_4_fu_2029_p3}}, {select_ln316_3_fu_2021_p3}}, {select_ln316_2_fu_2013_p3}}, {select_ln316_1_reg_2485}}, {select_ln316_reg_2480}}, {tmp_80_reg_2455}}, {96'd0}};

assign tmp_82_fu_2074_p4 = {{or_ln316_fu_2054_p2[64:32]}};

assign tmp_nbreadreq_fu_256_p3 = newLeaf2insert_empty_n;

assign tmp_s_nbreadreq_fu_240_p3 = receiveNode4insert_empty_n;

assign trunc_ln304_fu_1136_p1 = newLeaf2insert_dout[31:0];

assign trunc_ln326_fu_1761_p1 = receiveNode4insert_dout[31:0];

assign trunc_ln359_fu_1361_p1 = split2overflow_dout[31:0];

assign wait_load_load_fu_885_p1 = wait_r;

assign writeChanges4insert_din = {{{{{{{{{{{{{{cur_amount_of_children_loc_1_reg_631}, {cur_child_q0}}, {cur_child_q1}}, {reg_864}}, {reg_859}}, {reg_854}}, {reg_849}}, {select_ln32_reg_2305}}, {select_ln34_reg_2317}}, {select_ln31_reg_2299}}, {select_ln33_reg_2311}}, {cur_hasLeaves_load_reg_2149}}, {cur_parent_load_reg_2236}}, {cur_index_load_reg_2225}};

assign zext_ln316_fu_2096_p1 = or_ln316_8_fu_2084_p5;

assign zext_ln334_fu_1637_p1 = i_fu_224;

assign zext_ln336_fu_1664_p1 = i_fu_224;

assign zext_ln34_fu_1946_p1 = i_12_fu_228;

endmodule //krnl_insert
