## HLS DC synthesis script
## Generated for stage extract

# change the following to turn off/on timing reporting
set enable_timing_reporting true

puts "-- Note: Design Compiler Started"

set enable_page_mode "false"
set timing_input_port_default_clock true

if { [file isdirectory "gate_synthesis_dc"] } {
  puts "Note: Removing old directory gate_synthesis_dc"
  file delete -force -- "gate_synthesis_dc"
}
puts "Note: Creating directory gate_synthesis_dc"
file mkdir "gate_synthesis_dc"
cd "gate_synthesis_dc"

set hdlin_while_loop_iterations 1000
## Set the variable for file path prefixing 
set RTL_TOOL_SCRIPT_DIR /home/billyk/cs148/hls/lab3/SysTop/Catapult/SysTop.v1/.
set RTL_TOOL_SCRIPT_DIR [file dirname [file normalize [info script]]]
puts "-- RTL_TOOL_SCRIPT_DIR is set to '$RTL_TOOL_SCRIPT_DIR' "
set MGC_HOME /cad/tools/mentor/catapult/Catapult_Synthesis_10.4b-841621/Mgc_home

## Initialize DC-HLS variables
set hls_status 0

proc run_cmd { cmd errstr } {
  upvar hls_status hls_status
  puts $cmd
  set retVal {}
  if { !$hls_status } {
    if { [catch { set retVal [uplevel 1 [list eval $cmd] ] } ] } {
      puts "Error: Unable to $errstr."
      set hls_status 1
    }
  } else {
    puts "Error: $errstr skipped due to previous errors."
  }
  set retVal
}

# Source custom DesignCompiler script for specified stage
# stage is one of: initial analyze synthesis reports final
proc source_custom_script { stage } {
   global env
   if { [info exists env(DesignCompiler_CustomScriptDirPath)] } {
      set dir_path $env(DesignCompiler_CustomScriptDirPath)
      if { $dir_path ne "" } {
         set script [file join $dir_path dc_${stage}.tcl]
         if { [file exists $script] } {
            set cmd "source $script"
            set msg [list run custom script $script]
            uplevel 1 [list run_cmd $cmd $msg]
         }
      }
   }
}


# Source potential custom script
source_custom_script initial
## Configure technology settings
set target_library sample_065nm.db
set link_library {* sample_065nm.db dw_foundation.sldb standard.sldb}
set synthetic_library {dw_foundation.sldb standard.sldb}

## Configure design license usage
set synlib_dont_get_license {}
set synlib_wait_for_design_license DesignWare


## Define library WORK
if { [file isdirectory "work"] } {
  file delete -force -- "work"
}
puts "Note: Creating directory work"
file mkdir "work"
define_design_lib "WORK" -path "work"
puts "Note: Mapped design library WORK => work"
run_cmd {analyze -format "verilog" $MGC_HOME/pkgs/siflibs/mgc_out_dreg_v2.v} {analyze file 'mgc_out_dreg_v2.v'}
run_cmd {analyze -format "verilog" $MGC_HOME/pkgs/siflibs/ccs_in_v1.v} {analyze file 'ccs_in_v1.v'}
run_cmd {analyze -format "verilog" $RTL_TOOL_SCRIPT_DIR/../td_ccore_solutions/Connections__Combinational_ArbitratedScratchpad_InputSetup--_31ec8cab963b6f5e97b0c13f1550d1c18e15_0/rtl.v} {analyze file 'rtl.v'}
run_cmd {analyze -format "verilog" $RTL_TOOL_SCRIPT_DIR/../td_ccore_solutions/Connections__InBlocking_InputSetup__WriteReq_Connections__--_749f9cf99c5bf2b4f3e6a99e1ab903e16fa4_0/rtl.v} {analyze file 'rtl.v'}
run_cmd {analyze -format "verilog" $MGC_HOME/pkgs/siflibs/ccs_sync_out_vld_v1.v} {analyze file 'ccs_sync_out_vld_v1.v'}
run_cmd {analyze -format "verilog" $RTL_TOOL_SCRIPT_DIR/../td_ccore_solutions/Connections__Combinational_ArbitratedScratchpad_InputSetup--_6d01a7417bfbe5463c65573f0d893d1a73e5_0/rtl.v} {analyze file 'rtl.v'}
run_cmd {analyze -format "verilog" $MGC_HOME/pkgs/siflibs/mgc_shift_l_beh_v5.v} {analyze file 'mgc_shift_l_beh_v5.v'}
run_cmd {analyze -format "verilog" $RTL_TOOL_SCRIPT_DIR/../td_ccore_solutions/Connections__InBlocking_InputSetup__StartType_Connections_--_5b702d3f41a65f0c5ddd48c1b46b684e599a_0/rtl.v} {analyze file 'rtl.v'}
run_cmd {analyze -format "verilog" $RTL_TOOL_SCRIPT_DIR/../td_ccore_solutions/Connections__Combinational_ArbitratedScratchpad_InputSetup--_694dcb83f2aefc5cd19d731ef7b159598485_0/rtl.v} {analyze file 'rtl.v'}
run_cmd {analyze -format "verilog" $RTL_TOOL_SCRIPT_DIR/../td_ccore_solutions/Connections__Combinational_ArbitratedScratchpad_InputSetup--_a25023c05ca59912d81479e03633279876b3_0/rtl.v} {analyze file 'rtl.v'}
run_cmd {analyze -format "verilog" $RTL_TOOL_SCRIPT_DIR/../td_ccore_solutions/Connections__OutBlocking_SysPE__InputType_Connections__SYN--_0915a3f7c0fd3ff66acab9cdc0d4268d5eed_0/rtl.v} {analyze file 'rtl.v'}
run_cmd {analyze -format "verilog" $MGC_HOME/pkgs/siflibs/ram_sync_single_be_generic.v} {analyze file 'ram_sync_single_be_generic.v'}
run_cmd {analyze -format "verilog" $RTL_TOOL_SCRIPT_DIR/../td_ccore_solutions/Connections__InBlocking_SysPE__InputType_Connections__SYN_--_e193af7db87ccc7c76c47c5f56a822956142_0/rtl.v} {analyze file 'rtl.v'}
run_cmd {analyze -format "verilog" $RTL_TOOL_SCRIPT_DIR/../td_ccore_solutions/Connections__OutBlocking_SysPE__InputType_Connections__SYN--_5dae02d221f0ccc24d0c32e5e6e169c96300_0/rtl.v} {analyze file 'rtl.v'}
run_cmd {analyze -format "verilog" $RTL_TOOL_SCRIPT_DIR/../td_ccore_solutions/Connections__InBlocking_SysPE__AccumType_Connections__SYN_--_4a7ec6e3fe4ffbb969ad629169aa89296115_0/rtl.v} {analyze file 'rtl.v'}
run_cmd {analyze -format "verilog" $RTL_TOOL_SCRIPT_DIR/../td_ccore_solutions/Connections__OutBlocking_SysPE__AccumType_Connections__SYN--_de4c7379377cdb6e2c90db418c7269105beb_0/rtl.v} {analyze file 'rtl.v'}
run_cmd {analyze -format "verilog" $RTL_TOOL_SCRIPT_DIR/../td_ccore_solutions/Connections__Combinational_SysPE__InputType_Connections__S--_a09193665729a5197eabe9f28a1efa99618f_0/rtl.v} {analyze file 'rtl.v'}
run_cmd {analyze -format "verilog" $RTL_TOOL_SCRIPT_DIR/../td_ccore_solutions/Connections__Combinational_SysPE__AccumType_Connections__S--_b0d5d3774c22fe956cb710fa19a5f9a25d23_0/rtl.v} {analyze file 'rtl.v'}
run_cmd {analyze -format "verilog" $RTL_TOOL_SCRIPT_DIR/rtl.v} {analyze file 'rtl.v'}

## Elaborate design SysTop_rtl 
run_cmd {elaborate "SysTop_rtl"} {elaborate SysTop_rtl {}}


# Source potential custom script
source_custom_script analyze

# Use buffers instead of assignment statements in the Verilog netlist,
# per Design Compiler Reference Methodology recommendations
set_fix_multiple_port_nets -all -buffer_constants

##  Synthesize toplevel design

## Apply SDC constraints
read_sdc $RTL_TOOL_SCRIPT_DIR/rtl.v.dc.sdc -version 1.7
set auto_wire_load_selection false

puts "[clock format [clock seconds] -format {%a %b %d %H:%M:%S %Z %Y}]"


# Source potential custom script
source_custom_script synthesis

puts "-- Starting synthesis for design 'SysTop'"
uniquify
set wait_ctrl_inst [find -hierarchy cell {*_triosy_obj_inst *_synci_inst *_staller_inst *_rsci*_inst}]
if { [llength $wait_ctrl_inst ] > 0 } {
  ungroup $wait_ctrl_inst -flatten
}
if { [lindex [split $compatibility_version "-"] 1] < "2007.03" } {
  compile -map_effort medium -boundary_optimization  
} else {
  compile -map_effort medium -boundary_optimization    
}

# Source potential custom script
source_custom_script reports

set high_fanout_net_threshold 0
puts "-- Requested 4 fractional digits for design 'SysTop' timing"
puts "-- Requested 3 fractional digits for design 'SysTop' capacitance"
puts "-- Tool output delay factor to nS: 1.0"
puts "-- ToolID: '${sh_product_version}'"
puts "-- Characterization mode: p2p "
puts "-- Synthesis area report for design 'SysTop'"
report_area -hierarchy
puts "-- END Synthesis area report for design 'SysTop'"

if { $enable_timing_reporting } {
   puts "Timing reporting started "
   set clk_candidates {0 INOUT clk clk 0 IN clk clk 0 IN write_req_val write_req_val 0 IN write_req_msg write_req_msg 0 IN start_val start_val 0 IN start_msg start_msg 0 IN weight_in_vec_0_val weight_in_vec_0_val 0 IN weight_in_vec_1_val weight_in_vec_1_val 0 IN weight_in_vec_2_val weight_in_vec_2_val 0 IN weight_in_vec_3_val weight_in_vec_3_val 0 IN weight_in_vec_4_val weight_in_vec_4_val 0 IN weight_in_vec_5_val weight_in_vec_5_val 0 IN weight_in_vec_6_val weight_in_vec_6_val 0 IN weight_in_vec_7_val weight_in_vec_7_val 0 IN weight_in_vec_0_msg weight_in_vec_0_msg 0 IN weight_in_vec_1_msg weight_in_vec_1_msg 0 IN weight_in_vec_2_msg weight_in_vec_2_msg 0 IN weight_in_vec_3_msg weight_in_vec_3_msg 0 IN weight_in_vec_4_msg weight_in_vec_4_msg 0 IN weight_in_vec_5_msg weight_in_vec_5_msg 0 IN weight_in_vec_6_msg weight_in_vec_6_msg 0 IN weight_in_vec_7_msg weight_in_vec_7_msg 0 IN accum_out_vec_0_rdy accum_out_vec_0_rdy 0 IN accum_out_vec_1_rdy accum_out_vec_1_rdy 0 IN accum_out_vec_2_rdy accum_out_vec_2_rdy 0 IN accum_out_vec_3_rdy accum_out_vec_3_rdy 0 IN accum_out_vec_4_rdy accum_out_vec_4_rdy 0 IN accum_out_vec_5_rdy accum_out_vec_5_rdy 0 IN accum_out_vec_6_rdy accum_out_vec_6_rdy 0 IN accum_out_vec_7_rdy accum_out_vec_7_rdy} 
   set i_candidates {0 IN write_req_val write_req_val 0 IN write_req_msg write_req_msg 0 IN start_val start_val 0 IN start_msg start_msg 0 IN weight_in_vec_0_val weight_in_vec_0_val 0 IN weight_in_vec_1_val weight_in_vec_1_val 0 IN weight_in_vec_2_val weight_in_vec_2_val 0 IN weight_in_vec_3_val weight_in_vec_3_val 0 IN weight_in_vec_4_val weight_in_vec_4_val 0 IN weight_in_vec_5_val weight_in_vec_5_val 0 IN weight_in_vec_6_val weight_in_vec_6_val 0 IN weight_in_vec_7_val weight_in_vec_7_val 0 IN weight_in_vec_0_msg weight_in_vec_0_msg 0 IN weight_in_vec_1_msg weight_in_vec_1_msg 0 IN weight_in_vec_2_msg weight_in_vec_2_msg 0 IN weight_in_vec_3_msg weight_in_vec_3_msg 0 IN weight_in_vec_4_msg weight_in_vec_4_msg 0 IN weight_in_vec_5_msg weight_in_vec_5_msg 0 IN weight_in_vec_6_msg weight_in_vec_6_msg 0 IN weight_in_vec_7_msg weight_in_vec_7_msg 0 IN accum_out_vec_0_rdy accum_out_vec_0_rdy 0 IN accum_out_vec_1_rdy accum_out_vec_1_rdy 0 IN accum_out_vec_2_rdy accum_out_vec_2_rdy 0 IN accum_out_vec_3_rdy accum_out_vec_3_rdy 0 IN accum_out_vec_4_rdy accum_out_vec_4_rdy 0 IN accum_out_vec_5_rdy accum_out_vec_5_rdy 0 IN accum_out_vec_6_rdy accum_out_vec_6_rdy 0 IN accum_out_vec_7_rdy accum_out_vec_7_rdy} 
   set o_candidates {0 OUT write_req_rdy write_req_rdy 0 OUT start_rdy start_rdy 0 OUT weight_in_vec_0_rdy weight_in_vec_0_rdy 0 OUT weight_in_vec_1_rdy weight_in_vec_1_rdy 0 OUT weight_in_vec_2_rdy weight_in_vec_2_rdy 0 OUT weight_in_vec_3_rdy weight_in_vec_3_rdy 0 OUT weight_in_vec_4_rdy weight_in_vec_4_rdy 0 OUT weight_in_vec_5_rdy weight_in_vec_5_rdy 0 OUT weight_in_vec_6_rdy weight_in_vec_6_rdy 0 OUT weight_in_vec_7_rdy weight_in_vec_7_rdy 0 OUT accum_out_vec_0_val accum_out_vec_0_val 0 OUT accum_out_vec_1_val accum_out_vec_1_val 0 OUT accum_out_vec_2_val accum_out_vec_2_val 0 OUT accum_out_vec_3_val accum_out_vec_3_val 0 OUT accum_out_vec_4_val accum_out_vec_4_val 0 OUT accum_out_vec_5_val accum_out_vec_5_val 0 OUT accum_out_vec_6_val accum_out_vec_6_val 0 OUT accum_out_vec_7_val accum_out_vec_7_val 0 OUT accum_out_vec_0_msg accum_out_vec_0_msg 0 OUT accum_out_vec_1_msg accum_out_vec_1_msg 0 OUT accum_out_vec_2_msg accum_out_vec_2_msg 0 OUT accum_out_vec_3_msg accum_out_vec_3_msg 0 OUT accum_out_vec_4_msg accum_out_vec_4_msg 0 OUT accum_out_vec_5_msg accum_out_vec_5_msg 0 OUT accum_out_vec_6_msg accum_out_vec_6_msg 0 OUT accum_out_vec_7_msg accum_out_vec_7_msg} 
   foreach { orsid orsmode iclk ote } $clk_candidates {
   puts "Timing reporting for orsid=$orsid orsmode=$orsmode iclk=$iclk ote=$ote "
      foreach { irsid irsmode iport ite } $i_candidates {
         if { [llength [get_clocks -quiet $iclk] ] > 0 && [llength [all_registers -clock $iclk ] ] > 0 } {
            puts "-- Synthesis input_to_register:timing report for design 'SysTop' '${irsid}' '${irsmode}' port '${ite}' '${orsid}' '${orsmode}' CLOCK '${ote}'"
            report_timing -nosplit -significant_digits 4 -capacitance -from ${iport} -to [all_registers -data_pins -clock $iclk ] 
            puts "-- END Synthesis input_to_register:timing report for design 'SysTop' '${irsid}' '${irsmode}' port '${ite}' '${orsid}' '${orsmode}' CLOCK '${ote}'"
         }
      }
   }
   foreach { orsid orsmode oclk ote } $clk_candidates {
      foreach { irsid irsmode iclk ite } $clk_candidates {
         if { [llength [get_clocks -quiet ${iclk}] ] > 0 && [llength [get_clocks -quiet ${oclk}] ] > 0 && [llength [all_registers -clock ${iclk}] ] > 0 && [llength [all_registers -clock ${oclk}] ] > 0 } {
            puts "-- Synthesis register_to_register:timing report for design 'SysTop' '${irsid}' '${irsmode}' CLOCK '${ite}' '${orsid}' '${orsmode}' CLOCK '${ote}'"
            report_timing -nosplit -significant_digits 4 -capacitance -from [all_registers -clock_pins -clock ${iclk}] -to [all_registers -data_pins -clock ${oclk}] 
            puts "-- END Synthesis register_to_register:timing report for design 'SysTop' '${irsid}' '${irsmode}' CLOCK '${ite}' '${orsid}' '${orsmode}' CLOCK '${ote}'"
         }
      }
   }
   foreach { orsid orsmode oport ote } $o_candidates {
      foreach { irsid irsmode iclk ite } $clk_candidates {
         if { [llength [get_clocks -quiet ${iclk}] ] > 0 && [llength [all_registers -clock ${iclk}] ] > 0 } {
            puts "-- Synthesis register_to_output:timing report for design 'SysTop' '${irsid}' '${irsmode}' CLOCK '${ite}' '${orsid}' '${orsmode}' port '${ote}'"
            report_timing -nosplit -significant_digits 4 -capacitance -from [all_registers -clock_pins -clock ${iclk}] -to ${oport}
            puts "-- END Synthesis register_to_output:timing report for design 'SysTop' '${irsid}' '${irsmode}' CLOCK '${ite}' '${orsid}' '${orsmode}' port '${ote}'"
         }
      }
   }
   foreach { orsid orsmode oport ote } $o_candidates {
      foreach { irsid irsmode iport ite } $i_candidates {
         puts "-- Synthesis input_to_output:timing report for design 'SysTop' '${irsid}' '${irsmode}' port '${ite}' '${orsid}' '${orsmode}' port '${ote}'"
         report_timing -nosplit -significant_digits 4 -capacitance -from ${iport} -to ${oport}
         puts "-- END Synthesis input_to_output:timing report for design 'SysTop' '${irsid}' '${irsmode}' port '${ite}' '${orsid}' '${orsmode}' port '${ote}'"
      }
   }
} else {
   puts "Timing reporting turned off in the script "
}
if {$hls_status} {
  puts "Warning: Check transcript for errors hls_status=$hls_status"
}
puts "[clock format [clock seconds] -format {%a %b %d %H:%M:%S %Z %Y}]"
set dc_bin_fmt ddc
if { [lindex [split $compatibility_version "-"] 1] < "2006.06" } {
    set dc_bin_fmt db
}
write -hierarchy -format $dc_bin_fmt -output gate.dc.v.$dc_bin_fmt
change_names -hierarchy -rules vhdl
write -hierarchy -format vhdl -output /home/billyk/cs148/hls/lab3/SysTop/Catapult/SysTop.v1/./gate.dc.v.vhdl
write_sdc /home/billyk/cs148/hls/lab3/SysTop/Catapult/SysTop.v1/./gate.dc.v.sdc
write_sdf /home/billyk/cs148/hls/lab3/SysTop/Catapult/SysTop.v1/./gate.dc.v.sdf
# Source potential custom script
source_custom_script final

cd ..

puts "-- Synthesis finished for design 'SysTop'"

