Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1802
design__instance__area,20225.1
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00009781640255823731
power__switching__total,0.000048705522203817964
power__leakage__total,6.733569080097368E-7
power__total,0.0001471952855354175
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2691953680605924
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2777660957640661
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.11727177894037868
timing__setup__ws__corner:nom_fast_1p32V_m40C,10.880352926586834
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.117272
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.716394
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2937624393554533
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.3143227156411222
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6308808098943967
timing__setup__ws__corner:nom_slow_1p08V_125C,9.1050725092229
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.630881
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,17.244267
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.27869393692756206
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.29194303356681695
timing__hold__ws__corner:nom_typ_1p20V_25C,0.30982178810527
timing__setup__ws__corner:nom_typ_1p20V_25C,10.430407943690374
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.309822
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.178568
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2691953680605924
clock__skew__worst_setup,0.2777660957640661
timing__hold__ws,0.11727177894037868
timing__setup__ws,9.1050725092229
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.117272
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,17.244267
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1802
design__instance__area__stdcell,20225.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.698828
design__instance__utilization__stdcell,0.698828
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,14.5152
design__instance__count__class:inverter,58
design__instance__area__class:inverter,397.354
design__instance__count__class:sequential_cell,45
design__instance__area__class:sequential_cell,2122.85
design__instance__count__class:multi_input_combinational_cell,1504
design__instance__area__class:multi_input_combinational_cell,15514.9
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,186
design__instance__area__class:timing_repair_buffer,2119.22
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,46548.9
design__violations,0
design__instance__count__class:clock_buffer,5
design__instance__area__class:clock_buffer,45.36
design__instance__count__class:clock_inverter,2
design__instance__area__class:clock_inverter,10.8864
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,7
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1864
route__net__special,2
route__drc_errors__iter:0,1869
route__wirelength__iter:0,55787
route__drc_errors__iter:1,1028
route__wirelength__iter:1,55153
route__drc_errors__iter:2,1077
route__wirelength__iter:2,54950
route__drc_errors__iter:3,209
route__wirelength__iter:3,54349
route__drc_errors__iter:4,52
route__wirelength__iter:4,54308
route__drc_errors__iter:5,16
route__wirelength__iter:5,54281
route__drc_errors__iter:6,4
route__wirelength__iter:6,54287
route__drc_errors__iter:7,1
route__wirelength__iter:7,54287
route__drc_errors__iter:8,0
route__wirelength__iter:8,54292
route__drc_errors,0
route__wirelength,54292
route__vias,13204
route__vias__singlecut,13204
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,371.575
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,30
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,30
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,30
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,30
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000444804
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000433058
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000179325
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000433058
design_powergrid__voltage__worst,0.00000433058
design_powergrid__voltage__worst__net:VPWR,1.2
design_powergrid__drop__worst,0.00000444804
design_powergrid__drop__worst__net:VPWR,0.00000444804
design_powergrid__voltage__worst__net:VGND,0.00000433058
design_powergrid__drop__worst__net:VGND,0.00000433058
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000001870000000000000095373470405946125794116596807725727558135986328125
ir__drop__worst,0.00000444999999999999974568953842180007995921187102794647216796875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
