#--------------------------------------------------------------------------------
# Auto-generated by Migen (9a0be7a) & LiteX (d9c44c4) on 2021-12-06 04:00:17
#--------------------------------------------------------------------------------
csr_base,crg,0xf0000000,,
csr_base,git,0xf0000800,,
csr_base,uart,0xf0001800,,
csr_base,picorvspi,0xf0002000,,
csr_base,ticktimer,0xf0002800,,
csr_base,dut,0xf0003000,,
csr_base,adc,0xf0003800,,
csr_base,ctrl,0xf0005000,,
csr_base,identifier_mem,0xf0005800,,
csr_base,timer0,0xf0006000,,
csr_register,crg_watchdog,0xf0000000,1,rw
csr_register,git_gitrev,0xf0000800,1,ro
csr_register,git_dirty,0xf0000804,1,ro
csr_register,uart_rxtx,0xf0001800,1,rw
csr_register,uart_txfull,0xf0001804,1,ro
csr_register,uart_rxempty,0xf0001808,1,ro
csr_register,uart_ev_status,0xf000180c,1,ro
csr_register,uart_ev_pending,0xf0001810,1,rw
csr_register,uart_ev_enable,0xf0001814,1,rw
csr_register,uart_txempty,0xf0001818,1,ro
csr_register,uart_rxfull,0xf000181c,1,ro
csr_register,picorvspi_rdata,0xf0002000,1,ro
csr_register,picorvspi_mode,0xf0002004,1,rw
csr_register,picorvspi_wdata,0xf0002008,1,rw
csr_register,ticktimer_control,0xf0002800,1,rw
csr_register,ticktimer_time,0xf0002804,2,ro
csr_register,ticktimer_msleep_target,0xf000280c,2,rw
csr_register,ticktimer_ev_status,0xf0002814,1,ro
csr_register,ticktimer_ev_pending,0xf0002818,1,rw
csr_register,ticktimer_ev_enable,0xf000281c,1,rw
csr_register,dut_dut,0xf0003000,1,rw
csr_register,dut_run,0xf0003004,1,ro
csr_register,adc_control,0xf0003800,1,rw
csr_register,adc_result,0xf0003804,1,ro
csr_register,ctrl_reset,0xf0005000,1,rw
csr_register,ctrl_scratch,0xf0005004,1,rw
csr_register,ctrl_bus_errors,0xf0005008,1,ro
csr_register,timer0_load,0xf0006000,1,rw
csr_register,timer0_reload,0xf0006004,1,rw
csr_register,timer0_en,0xf0006008,1,rw
csr_register,timer0_update_value,0xf000600c,1,rw
csr_register,timer0_value,0xf0006010,1,ro
csr_register,timer0_ev_status,0xf0006014,1,ro
csr_register,timer0_ev_pending,0xf0006018,1,rw
csr_register,timer0_ev_enable,0xf000601c,1,rw
constant,config_clock_frequency,18000000,,
constant,config_cpu_has_interrupt,None,,
constant,config_cpu_reset_addr,536977408,,
constant,config_cpu_type_vexriscv,None,,
constant,config_cpu_variant_minimal,None,,
constant,config_cpu_human_name,vexriscv_min,,
constant,config_cpu_nop,nop,,
constant,config_csr_data_width,32,,
constant,config_csr_alignment,32,,
constant,config_bus_standard,wishbone,,
constant,config_bus_data_width,32,,
constant,config_bus_address_width,32,,
constant,screen_interrupt,3,,
constant,ticktimer_interrupt,2,,
constant,timer0_interrupt,0,,
constant,uart_interrupt,1,,
memory_region,sram,0x10000000,131072,cached
memory_region,spiflash,0x20000000,1048576,cached
memory_region,csr,0xf0000000,65536,io
