Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.1 (win64) Build 4081461 Thu Dec 14 12:24:51 MST 2023
| Date         : Tue Feb  6 11:23:31 2024
| Host         : CallumsLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file board_timing_summary_routed.rpt -pb board_timing_summary_routed.pb -rpx board_timing_summary_routed.rpx -warn_on_violation
| Design       : board
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     18          
LUTAR-1    Warning           LUT drives async reset alert    18          
TIMING-20  Warning           Non-clocked latch               9           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (36)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (45)
5. checking no_input_delay (10)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (36)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: new_board_state[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: new_board_state[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: new_board_state[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: new_board_state[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: new_board_state[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: new_board_state[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: new_board_state[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: new_board_state[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: new_board_state[8] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: set_state (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (45)
-------------------------------------------------
 There are 45 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   54          inf        0.000                      0                   54           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1[2].genblk1[2].cell_module/state_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            board_state[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.491ns  (logic 3.355ns (51.686%)  route 3.136ns (48.314%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          LDCE                         0.000     0.000 r  genblk1[2].genblk1[2].cell_module/state_reg_LDC/G
    SLICE_X3Y63          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  genblk1[2].genblk1[2].cell_module/state_reg_LDC/Q
                         net (fo=2, routed)           1.146     1.705    genblk1[2].genblk1[2].cell_module/state_reg_LDC_n_0
    SLICE_X0Y61          LUT3 (Prop_lut3_I1_O)        0.124     1.829 r  genblk1[2].genblk1[2].cell_module/board_state_OBUF[8]_inst_i_1/O
                         net (fo=6, routed)           1.990     3.819    board_state_OBUF[8]
    V10                  OBUF (Prop_obuf_I_O)         2.672     6.491 r  board_state_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.491    board_state[8]
    V10                                                               r  board_state[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[0].genblk1[2].cell_module/state_reg_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            board_state[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.378ns  (logic 3.477ns (54.524%)  route 2.900ns (45.476%))
  Logic Levels:           3  (FDPE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDPE                         0.000     0.000 r  genblk1[0].genblk1[2].cell_module/state_reg_P/C
    SLICE_X3Y60          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  genblk1[0].genblk1[2].cell_module/state_reg_P/Q
                         net (fo=3, routed)           0.831     1.287    genblk1[0].genblk1[2].cell_module/state_reg_P_n_0
    SLICE_X0Y60          LUT3 (Prop_lut3_I0_O)        0.152     1.439 r  genblk1[0].genblk1[2].cell_module/board_state_OBUF[2]_inst_i_1/O
                         net (fo=5, routed)           2.069     3.508    board_state_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         2.869     6.378 r  board_state_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.378    board_state[2]
    T9                                                                r  board_state[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[2].genblk1[1].cell_module/state_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            board_state[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.217ns  (logic 3.345ns (53.801%)  route 2.872ns (46.199%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          LDCE                         0.000     0.000 r  genblk1[2].genblk1[1].cell_module/state_reg_LDC/G
    SLICE_X4Y62          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  genblk1[2].genblk1[1].cell_module/state_reg_LDC/Q
                         net (fo=2, routed)           0.952     1.511    genblk1[2].genblk1[1].cell_module/state_reg_LDC_n_0
    SLICE_X1Y61          LUT3 (Prop_lut3_I1_O)        0.124     1.635 r  genblk1[2].genblk1[1].cell_module/board_state_OBUF[7]_inst_i_1/O
                         net (fo=7, routed)           1.920     3.555    board_state_OBUF[7]
    V11                  OBUF (Prop_obuf_I_O)         2.662     6.217 r  board_state_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.217    board_state[7]
    V11                                                               r  board_state[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[1].genblk1[0].cell_module/state_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            board_state[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.124ns  (logic 3.329ns (54.367%)  route 2.795ns (45.633%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          LDCE                         0.000     0.000 r  genblk1[1].genblk1[0].cell_module/state_reg_LDC/G
    SLICE_X0Y62          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  genblk1[1].genblk1[0].cell_module/state_reg_LDC/Q
                         net (fo=2, routed)           0.867     1.426    genblk1[1].genblk1[0].cell_module/state_reg_LDC_n_0
    SLICE_X0Y61          LUT3 (Prop_lut3_I1_O)        0.124     1.550 r  genblk1[1].genblk1[0].cell_module/board_state_OBUF[3]_inst_i_1/O
                         net (fo=7, routed)           1.927     3.478    board_state_OBUF[3]
    U13                  OBUF (Prop_obuf_I_O)         2.646     6.124 r  board_state_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.124    board_state[3]
    U13                                                               r  board_state[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[1].genblk1[2].cell_module/state_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            board_state[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.106ns  (logic 3.396ns (55.615%)  route 2.710ns (44.385%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y63          LDCE                         0.000     0.000 r  genblk1[1].genblk1[2].cell_module/state_reg_LDC/G
    SLICE_X2Y63          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  genblk1[1].genblk1[2].cell_module/state_reg_LDC/Q
                         net (fo=1, routed)           0.793     1.418    genblk1[1].genblk1[2].cell_module/state_reg_LDC_n_0
    SLICE_X0Y63          LUT3 (Prop_lut3_I1_O)        0.124     1.542 r  genblk1[1].genblk1[2].cell_module/board_state_OBUF[5]_inst_i_1/O
                         net (fo=8, routed)           1.917     3.459    board_state_OBUF[5]
    V14                  OBUF (Prop_obuf_I_O)         2.647     6.106 r  board_state_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.106    board_state[5]
    V14                                                               r  board_state[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[0].genblk1[1].cell_module/state_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            board_state[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.056ns  (logic 3.353ns (55.363%)  route 2.703ns (44.637%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          LDCE                         0.000     0.000 r  genblk1[0].genblk1[1].cell_module/state_reg_LDC/G
    SLICE_X1Y59          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  genblk1[0].genblk1[1].cell_module/state_reg_LDC/Q
                         net (fo=1, routed)           0.808     1.367    genblk1[0].genblk1[1].cell_module/state_reg_LDC_n_0
    SLICE_X1Y59          LUT3 (Prop_lut3_I1_O)        0.124     1.491 r  genblk1[0].genblk1[1].cell_module/board_state_OBUF[1]_inst_i_1/O
                         net (fo=8, routed)           1.895     3.386    board_state_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         2.670     6.056 r  board_state_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.056    board_state[1]
    T10                                                               r  board_state[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[1].genblk1[1].cell_module/state_reg_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            board_state[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.865ns  (logic 3.230ns (55.074%)  route 2.635ns (44.926%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE                         0.000     0.000 r  genblk1[1].genblk1[1].cell_module/state_reg_C/C
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  genblk1[1].genblk1[1].cell_module/state_reg_C/Q
                         net (fo=1, routed)           0.586     1.042    genblk1[1].genblk1[1].cell_module/state_reg_C_n_0
    SLICE_X0Y63          LUT3 (Prop_lut3_I2_O)        0.124     1.166 r  genblk1[1].genblk1[1].cell_module/board_state_OBUF[4]_inst_i_1/O
                         net (fo=10, routed)          2.049     3.215    board_state_OBUF[4]
    T13                  OBUF (Prop_obuf_I_O)         2.650     5.865 r  board_state_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.865    board_state[4]
    T13                                                               r  board_state[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[2].genblk1[0].cell_module/state_reg_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            board_state[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.809ns  (logic 3.287ns (56.589%)  route 2.522ns (43.411%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDCE                         0.000     0.000 r  genblk1[2].genblk1[0].cell_module/state_reg_C/C
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  genblk1[2].genblk1[0].cell_module/state_reg_C/Q
                         net (fo=2, routed)           0.652     1.170    genblk1[2].genblk1[0].cell_module/state_reg_C_n_0
    SLICE_X1Y61          LUT3 (Prop_lut3_I2_O)        0.124     1.294 r  genblk1[2].genblk1[0].cell_module/board_state_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           1.870     3.164    board_state_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         2.645     5.809 r  board_state_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.809    board_state[6]
    U14                                                               r  board_state[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[0].genblk1[0].cell_module/state_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            board_state[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.690ns  (logic 3.331ns (58.548%)  route 2.359ns (41.452%))
  Logic Levels:           3  (LDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          LDCE                         0.000     0.000 r  genblk1[0].genblk1[0].cell_module/state_reg_LDC/G
    SLICE_X1Y58          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  genblk1[0].genblk1[0].cell_module/state_reg_LDC/Q
                         net (fo=2, routed)           0.431     0.990    genblk1[0].genblk1[0].cell_module/state_reg_LDC_n_0
    SLICE_X0Y59          LUT3 (Prop_lut3_I1_O)        0.124     1.114 r  genblk1[0].genblk1[0].cell_module/board_state_OBUF[0]_inst_i_1/O
                         net (fo=6, routed)           1.928     3.042    board_state_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         2.648     5.690 r  board_state_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.690    board_state[0]
    R10                                                               r  board_state[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[2].genblk1[1].cell_module/state_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            genblk1[1].genblk1[1].cell_module/state_reg_C/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.280ns  (logic 1.161ns (21.988%)  route 4.119ns (78.012%))
  Logic Levels:           4  (LDCE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y62          LDCE                         0.000     0.000 r  genblk1[2].genblk1[1].cell_module/state_reg_LDC/G
    SLICE_X4Y62          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  genblk1[2].genblk1[1].cell_module/state_reg_LDC/Q
                         net (fo=2, routed)           0.952     1.511    genblk1[2].genblk1[1].cell_module/state_reg_LDC_n_0
    SLICE_X1Y61          LUT3 (Prop_lut3_I1_O)        0.124     1.635 r  genblk1[2].genblk1[1].cell_module/board_state_OBUF[7]_inst_i_1/O
                         net (fo=7, routed)           1.553     3.188    genblk1[1].genblk1[0].cell_module/board_state_OBUF[0]
    SLICE_X0Y61          LUT5 (Prop_lut5_I4_O)        0.152     3.340 r  genblk1[1].genblk1[0].cell_module/state_C_i_6/O
                         net (fo=1, routed)           0.990     4.330    genblk1[0].genblk1[2].cell_module/state_reg_C_4
    SLICE_X1Y60          LUT6 (Prop_lut6_I4_O)        0.326     4.656 r  genblk1[0].genblk1[2].cell_module/state_C_i_1__4/O
                         net (fo=2, routed)           0.624     5.280    genblk1[1].genblk1[1].cell_module/state_reg_C_0
    SLICE_X1Y64          FDCE                                         r  genblk1[1].genblk1[1].cell_module/state_reg_C/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1[0].genblk1[0].cell_module/state_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            genblk1[0].genblk1[0].cell_module/state_reg_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.203ns (55.621%)  route 0.162ns (44.379%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          LDCE                         0.000     0.000 r  genblk1[0].genblk1[0].cell_module/state_reg_LDC/G
    SLICE_X1Y58          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  genblk1[0].genblk1[0].cell_module/state_reg_LDC/Q
                         net (fo=2, routed)           0.162     0.320    genblk1[0].genblk1[0].cell_module/state_reg_LDC_n_0
    SLICE_X0Y59          LUT6 (Prop_lut6_I4_O)        0.045     0.365 r  genblk1[0].genblk1[0].cell_module/state_C_i_1__0/O
                         net (fo=2, routed)           0.000     0.365    genblk1[0].genblk1[0].cell_module/state_C_i_1__0_n_0
    SLICE_X0Y59          FDPE                                         r  genblk1[0].genblk1[0].cell_module/state_reg_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[2].genblk1[0].cell_module/state_reg_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            genblk1[2].genblk1[0].cell_module/state_reg_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.186ns (46.581%)  route 0.213ns (53.419%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDPE                         0.000     0.000 r  genblk1[2].genblk1[0].cell_module/state_reg_P/C
    SLICE_X3Y61          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  genblk1[2].genblk1[0].cell_module/state_reg_P/Q
                         net (fo=2, routed)           0.103     0.244    genblk1[2].genblk1[0].cell_module/state_reg_P_n_0
    SLICE_X1Y61          LUT6 (Prop_lut6_I5_O)        0.045     0.289 r  genblk1[2].genblk1[0].cell_module/state_C_i_1__2/O
                         net (fo=2, routed)           0.110     0.399    genblk1[2].genblk1[0].cell_module/state_C_i_1__2_n_0
    SLICE_X2Y61          FDCE                                         r  genblk1[2].genblk1[0].cell_module/state_reg_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[2].genblk1[0].cell_module/state_reg_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            genblk1[2].genblk1[0].cell_module/state_reg_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.460ns  (logic 0.186ns (40.473%)  route 0.274ns (59.527%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDPE                         0.000     0.000 r  genblk1[2].genblk1[0].cell_module/state_reg_P/C
    SLICE_X3Y61          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  genblk1[2].genblk1[0].cell_module/state_reg_P/Q
                         net (fo=2, routed)           0.103     0.244    genblk1[2].genblk1[0].cell_module/state_reg_P_n_0
    SLICE_X1Y61          LUT6 (Prop_lut6_I5_O)        0.045     0.289 r  genblk1[2].genblk1[0].cell_module/state_C_i_1__2/O
                         net (fo=2, routed)           0.170     0.460    genblk1[2].genblk1[0].cell_module/state_C_i_1__2_n_0
    SLICE_X3Y61          FDPE                                         r  genblk1[2].genblk1[0].cell_module/state_reg_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[2].genblk1[2].cell_module/state_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            genblk1[2].genblk1[2].cell_module/state_reg_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.477ns  (logic 0.203ns (42.576%)  route 0.274ns (57.424%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          LDCE                         0.000     0.000 r  genblk1[2].genblk1[2].cell_module/state_reg_LDC/G
    SLICE_X3Y63          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  genblk1[2].genblk1[2].cell_module/state_reg_LDC/Q
                         net (fo=2, routed)           0.166     0.324    genblk1[2].genblk1[2].cell_module/state_reg_LDC_n_0
    SLICE_X0Y61          LUT6 (Prop_lut6_I1_O)        0.045     0.369 r  genblk1[2].genblk1[2].cell_module/state_C_i_1/O
                         net (fo=2, routed)           0.108     0.477    genblk1[2].genblk1[2].cell_module/state_C_i_1_n_0
    SLICE_X2Y62          FDCE                                         r  genblk1[2].genblk1[2].cell_module/state_reg_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[0].genblk1[0].cell_module/state_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            genblk1[0].genblk1[0].cell_module/state_reg_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.480ns  (logic 0.203ns (42.294%)  route 0.277ns (57.706%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y58          LDCE                         0.000     0.000 r  genblk1[0].genblk1[0].cell_module/state_reg_LDC/G
    SLICE_X1Y58          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  genblk1[0].genblk1[0].cell_module/state_reg_LDC/Q
                         net (fo=2, routed)           0.162     0.320    genblk1[0].genblk1[0].cell_module/state_reg_LDC_n_0
    SLICE_X0Y59          LUT6 (Prop_lut6_I4_O)        0.045     0.365 r  genblk1[0].genblk1[0].cell_module/state_C_i_1__0/O
                         net (fo=2, routed)           0.115     0.480    genblk1[0].genblk1[0].cell_module/state_C_i_1__0_n_0
    SLICE_X0Y58          FDCE                                         r  genblk1[0].genblk1[0].cell_module/state_reg_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[0].genblk1[2].cell_module/state_reg_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            genblk1[0].genblk1[2].cell_module/state_reg_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.481ns  (logic 0.186ns (38.687%)  route 0.295ns (61.313%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDPE                         0.000     0.000 r  genblk1[0].genblk1[2].cell_module/state_reg_P/C
    SLICE_X3Y60          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  genblk1[0].genblk1[2].cell_module/state_reg_P/Q
                         net (fo=3, routed)           0.151     0.292    genblk1[0].genblk1[2].cell_module/state_reg_P_n_0
    SLICE_X0Y60          LUT6 (Prop_lut6_I5_O)        0.045     0.337 r  genblk1[0].genblk1[2].cell_module/state_C_i_1__6/O
                         net (fo=2, routed)           0.144     0.481    genblk1[0].genblk1[2].cell_module/state_C_i_1__6_n_0
    SLICE_X1Y60          FDCE                                         r  genblk1[0].genblk1[2].cell_module/state_reg_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[2].genblk1[2].cell_module/state_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            genblk1[2].genblk1[2].cell_module/state_reg_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.537ns  (logic 0.203ns (37.798%)  route 0.334ns (62.202%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          LDCE                         0.000     0.000 r  genblk1[2].genblk1[2].cell_module/state_reg_LDC/G
    SLICE_X3Y63          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  genblk1[2].genblk1[2].cell_module/state_reg_LDC/Q
                         net (fo=2, routed)           0.166     0.324    genblk1[2].genblk1[2].cell_module/state_reg_LDC_n_0
    SLICE_X0Y61          LUT6 (Prop_lut6_I1_O)        0.045     0.369 r  genblk1[2].genblk1[2].cell_module/state_C_i_1/O
                         net (fo=2, routed)           0.168     0.537    genblk1[2].genblk1[2].cell_module/state_C_i_1_n_0
    SLICE_X3Y62          FDPE                                         r  genblk1[2].genblk1[2].cell_module/state_reg_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[0].genblk1[2].cell_module/state_reg_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            genblk1[0].genblk1[2].cell_module/state_reg_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.577ns  (logic 0.186ns (32.251%)  route 0.391ns (67.749%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDPE                         0.000     0.000 r  genblk1[0].genblk1[2].cell_module/state_reg_P/C
    SLICE_X3Y60          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  genblk1[0].genblk1[2].cell_module/state_reg_P/Q
                         net (fo=3, routed)           0.151     0.292    genblk1[0].genblk1[2].cell_module/state_reg_P_n_0
    SLICE_X0Y60          LUT6 (Prop_lut6_I5_O)        0.045     0.337 r  genblk1[0].genblk1[2].cell_module/state_C_i_1__6/O
                         net (fo=2, routed)           0.239     0.577    genblk1[0].genblk1[2].cell_module/state_C_i_1__6_n_0
    SLICE_X3Y60          FDPE                                         r  genblk1[0].genblk1[2].cell_module/state_reg_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[1].genblk1[0].cell_module/state_reg_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[1].genblk1[0].cell_module/state_reg_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.671ns  (logic 0.231ns (34.414%)  route 0.440ns (65.587%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDCE                         0.000     0.000 r  genblk1[1].genblk1[0].cell_module/state_reg_C/C
    SLICE_X0Y60          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  genblk1[1].genblk1[0].cell_module/state_reg_C/Q
                         net (fo=2, routed)           0.157     0.298    genblk1[1].genblk1[0].cell_module/state_reg_C_n_0
    SLICE_X0Y61          LUT3 (Prop_lut3_I2_O)        0.045     0.343 r  genblk1[1].genblk1[0].cell_module/board_state_OBUF[3]_inst_i_1/O
                         net (fo=7, routed)           0.150     0.492    genblk1[0].genblk1[0].cell_module/state_reg_P_2[4]
    SLICE_X0Y60          LUT6 (Prop_lut6_I5_O)        0.045     0.537 r  genblk1[0].genblk1[0].cell_module/state_C_i_1__1/O
                         net (fo=2, routed)           0.134     0.671    genblk1[1].genblk1[0].cell_module/state_reg_C_1
    SLICE_X0Y60          FDCE                                         r  genblk1[1].genblk1[0].cell_module/state_reg_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1[0].genblk1[2].cell_module/state_reg_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            genblk1[1].genblk1[1].cell_module/state_reg_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.682ns  (logic 0.231ns (33.855%)  route 0.451ns (66.145%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDCE                         0.000     0.000 r  genblk1[0].genblk1[2].cell_module/state_reg_C/C
    SLICE_X1Y60          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  genblk1[0].genblk1[2].cell_module/state_reg_C/Q
                         net (fo=3, routed)           0.109     0.250    genblk1[0].genblk1[2].cell_module/state_reg_C_n_0
    SLICE_X0Y60          LUT5 (Prop_lut5_I0_O)        0.045     0.295 r  genblk1[0].genblk1[2].cell_module/state_C_i_2/O
                         net (fo=1, routed)           0.155     0.450    genblk1[0].genblk1[2].cell_module/state_C_i_2_n_0
    SLICE_X1Y60          LUT6 (Prop_lut6_I0_O)        0.045     0.495 r  genblk1[0].genblk1[2].cell_module/state_C_i_1__4/O
                         net (fo=2, routed)           0.187     0.682    genblk1[1].genblk1[1].cell_module/state_reg_C_0
    SLICE_X0Y63          FDPE                                         r  genblk1[1].genblk1[1].cell_module/state_reg_P/D
  -------------------------------------------------------------------    -------------------





