Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Aug  8 16:40:41 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -file ./report/kernel_seidel_2d_timing_routed.rpt
| Design       : kernel_seidel_2d
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 130 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 110 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.542        0.000                      0                 2781        0.093        0.000                      0                 2781        4.220        0.000                       0                  2142  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.542        0.000                      0                 2781        0.093        0.000                      0                 2781        4.220        0.000                       0                  2142  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.542ns  (required time - arrival time)
  Source:                 kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.473ns  (logic 4.322ns (51.007%)  route 4.151ns (48.993%))
  Logic Levels:           42  (CARRY4=42)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.672     0.672    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X23Y108        FDRE                                         r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y108        FDRE (Prop_fdre_C_Q)         0.269     0.941 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[44].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/Q
                         net (fo=56, routed)          1.949     2.890    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[53][0]
    SLICE_X40Y97         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.350     3.240 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.240    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.300 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.300    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.360 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     3.361    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.421 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.421    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.481 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.481    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.541 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.541    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.601 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.601    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.661 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.661    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.721 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.721    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.781 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.781    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.841 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.841    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.901 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.901    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     3.961 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     3.961    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_2
    SLICE_X40Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     4.173 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[45].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=56, routed)          1.147     5.320    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/A[0]
    SLICE_X43Y96         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.468     5.788 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.788    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.846 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.846    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.904 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.904    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.962 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     5.963    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.021 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.021    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.079 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.079    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.137 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.137    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.195 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.195    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.253 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.253    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.311 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.311    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.369 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.369    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.427 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.427    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.485 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     6.485    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_2
    SLICE_X43Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.698 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[46].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=56, routed)          1.053     7.751    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/a_xor_b_sub[1]
    SLICE_X42Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.462     8.213 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.213    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[3].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.273 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.273    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[7].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.333 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.333    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[11].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.393 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.393    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[15].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.453 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     8.453    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[19].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.513 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.513    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[23].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.573 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.573    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.633 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.633    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.693 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.693    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[35].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.753 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.753    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[39].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.813 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.813    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[43].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.873 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.873    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[47].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.933 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.933    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[51].C_MUX.CARRY_MUX_n_2
    SLICE_X42Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     9.145 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=1, routed)           0.000     9.145    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/D[53]
    SLICE_X42Y108        FDRE                                         r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.638    10.638    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X42Y108        FDRE                                         r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X42Y108        FDRE (Setup_fdre_C_D)        0.084    10.687    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[47].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]
  -------------------------------------------------------------------
                         required time                         10.687    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                  1.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][1]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.529%)  route 0.106ns (51.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.283     0.283    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/aclk
    SLICE_X15Y111        FDRE                                         r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y111        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.106     0.489    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/first_q[1]
    SLICE_X18Y111        SRL16E                                       r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][1]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=2145, unset)         0.298     0.298    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/aclk
    SLICE_X18Y111        SRL16E                                       r  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][1]_srl16/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X18Y111        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     0.396    kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_UP_DELAY/i_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][1]_srl16
  -------------------------------------------------------------------
                         required time                         -0.396    
                         arrival time                           0.489    
  -------------------------------------------------------------------
                         slack                                  0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.825         10.000      8.175      DSP48_X0Y26    tmp_2_reg_373_reg/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.780         5.000       4.220      SLICE_X12Y111  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][0]_srl18/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.780         5.000       4.220      SLICE_X12Y111  kernel_seidel_2d_cud_U2/kernel_seidel_2d_ap_ddiv_20_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][0]_srl18/CLK



