//16 bit ALU modula




module alu_16bit (
    input  [15:0] A, B,
    input  [3:0] sel,
    output reg [15:0] Y,
    output reg carry_out
);

always @(*) begin
    case(sel)
// more opanation add 

        3'b000: {carry_out, Y} = A + B;
        3'b001: {carry_out, Y} = A - B;
        3'b010: Y = A & B;
        3'b011: Y = A | B;
        3'b100: Y = A ^ B;
        3'b101: Y = ~A;
        3'b110: Y = A + 1;
        3'b111: Y = A - 1;
        default: Y = 4'b0000;
    endcase
end

endmodule
