// Seed: 1377128696
module module_1 #(
    parameter id_6 = 32'd84
) (
    input  wor   id_0,
    input  tri0  id_1,
    input  uwire id_2,
    output wand  id_3,
    input  tri1  module_0
);
  assign id_3 = -1;
  supply0 _id_6 = ({id_6{-1}});
  wire [1 : id_6] id_7;
endmodule
module module_1 #(
    parameter id_0 = 32'd11,
    parameter id_9 = 32'd42
) (
    input tri1 _id_0,
    output supply0 id_1,
    input tri0 id_2,
    input supply1 id_3,
    output supply1 id_4,
    input tri0 id_5,
    input tri0 id_6,
    input tri id_7,
    output tri id_8,
    input uwire _id_9,
    input uwire id_10,
    output wire id_11,
    input supply1 id_12,
    output supply1 id_13,
    output tri0 id_14,
    output supply0 id_15,
    input wire id_16,
    input wire id_17,
    input wor id_18
);
  logic [id_9 : id_0] id_20;
  assign id_20 = 1;
  module_0 modCall_1 (
      id_3,
      id_17,
      id_18,
      id_15,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
