// Seed: 2304387771
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2[(1) : 1];
  wire id_4;
  assign id_1 = 1;
  module_0(
      id_4, id_4, id_4
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3;
  integer id_4 = id_1;
  module_0(
      id_3, id_3, id_4
  );
endmodule
