Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar 19 00:03:48 2020
| Host         : StefanDesktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.116        0.000                      0                   18        0.494        0.000                      0                   18        4.500        0.000                       0                    22  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               5.116        0.000                      0                   18        0.494        0.000                      0                   18        4.500        0.000                       0                    22  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        5.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.494ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.116ns  (required time - arrival time)
  Source:                 design_1_i/Edge_Detector_1/inst/delay_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LocationFSM_1/inst/S1/inst/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 1.247ns (26.542%)  route 3.451ns (73.458%))
  Logic Levels:           4  (LUT2=3 LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.578ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=22, routed)          3.096     4.578    design_1_i/Edge_Detector_1/inst/clk
    SLICE_X2Y102         FDRE                                         r  design_1_i/Edge_Detector_1/inst/delay_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.096 r  design_1_i/Edge_Detector_1/inst/delay_1_reg/Q
                         net (fo=2, routed)           1.439     6.535    design_1_i/Edge_Detector_1/inst/delay_1
    SLICE_X1Y102         LUT2 (Prop_lut2_I0_O)        0.124     6.659 f  design_1_i/Edge_Detector_1/inst/posedge_signal_INST_0/O
                         net (fo=2, routed)           0.664     7.323    design_1_i/LocationFSM_1/inst/xup_and2_3/b
    SLICE_X0Y102         LUT2 (Prop_lut2_I1_O)        0.154     7.477 r  design_1_i/LocationFSM_1/inst/xup_and2_3/y_INST_0/O
                         net (fo=1, routed)           0.674     8.151    design_1_i/LocationFSM_1/inst/xup_or3_0/inst/c
    SLICE_X0Y102         LUT3 (Prop_lut3_I2_O)        0.327     8.478 r  design_1_i/LocationFSM_1/inst/xup_or3_0/inst/y__0/O
                         net (fo=1, routed)           0.674     9.152    design_1_i/LocationFSM_1/inst/S1/inst/d
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.124     9.276 r  design_1_i/LocationFSM_1/inst/S1/inst/q_i_1/O
                         net (fo=1, routed)           0.000     9.276    design_1_i/LocationFSM_1/inst/S1/inst/q_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  design_1_i/LocationFSM_1/inst/S1/inst/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=22, routed)          2.586    13.998    design_1_i/LocationFSM_1/inst/S1/inst/clk
    SLICE_X0Y102         FDRE                                         r  design_1_i/LocationFSM_1/inst/S1/inst/q_reg/C
                         clock pessimism              0.401    14.398    
                         clock uncertainty           -0.035    14.363    
    SLICE_X0Y102         FDRE (Setup_fdre_C_D)        0.029    14.392    design_1_i/LocationFSM_1/inst/S1/inst/q_reg
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                          -9.276    
  -------------------------------------------------------------------
                         slack                                  5.116    

Slack (MET) :             5.129ns  (required time - arrival time)
  Source:                 design_1_i/Edge_Detector_0/inst/delay_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LocationFSM_1/inst/S0/inst/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 1.324ns (28.318%)  route 3.351ns (71.682%))
  Logic Levels:           4  (LUT2=4)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.998ns = ( 13.998 - 10.000 ) 
    Source Clock Delay      (SCD):    4.670ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=22, routed)          3.189     4.670    design_1_i/Edge_Detector_0/inst/clk
    SLICE_X1Y101         FDRE                                         r  design_1_i/Edge_Detector_0/inst/delay_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.419     5.089 f  design_1_i/Edge_Detector_0/inst/delay_1_reg/Q
                         net (fo=2, routed)           1.286     6.376    design_1_i/Edge_Detector_0/inst/delay_1
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.299     6.675 r  design_1_i/Edge_Detector_0/inst/posedge_signal_INST_0/O
                         net (fo=6, routed)           0.782     7.457    design_1_i/LocationFSM_1/inst/xup_and2_0/b
    SLICE_X1Y102         LUT2 (Prop_lut2_I1_O)        0.124     7.581 r  design_1_i/LocationFSM_1/inst/xup_and2_0/y_INST_0/O
                         net (fo=1, routed)           0.847     8.428    design_1_i/LocationFSM_1/inst/xup_or2_0/a
    SLICE_X1Y102         LUT2 (Prop_lut2_I0_O)        0.150     8.578 r  design_1_i/LocationFSM_1/inst/xup_or2_0/y_INST_0/O
                         net (fo=1, routed)           0.436     9.014    design_1_i/LocationFSM_1/inst/S0/inst/d
    SLICE_X1Y102         LUT2 (Prop_lut2_I0_O)        0.332     9.346 r  design_1_i/LocationFSM_1/inst/S0/inst/q_i_1/O
                         net (fo=1, routed)           0.000     9.346    design_1_i/LocationFSM_1/inst/S0/inst/q_i_1_n_0
    SLICE_X1Y102         FDRE                                         r  design_1_i/LocationFSM_1/inst/S0/inst/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=22, routed)          2.586    13.998    design_1_i/LocationFSM_1/inst/S0/inst/clk
    SLICE_X1Y102         FDRE                                         r  design_1_i/LocationFSM_1/inst/S0/inst/q_reg/C
                         clock pessimism              0.484    14.481    
                         clock uncertainty           -0.035    14.446    
    SLICE_X1Y102         FDRE (Setup_fdre_C_D)        0.029    14.475    design_1_i/LocationFSM_1/inst/S0/inst/q_reg
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                  5.129    

Slack (MET) :             5.143ns  (required time - arrival time)
  Source:                 design_1_i/Edge_Detector_0/inst/delay_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LocationFSM_1/inst/S4/inst/q_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.818ns  (logic 1.200ns (24.904%)  route 3.618ns (75.096%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.670ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=22, routed)          3.189     4.670    design_1_i/Edge_Detector_0/inst/clk
    SLICE_X1Y101         FDRE                                         r  design_1_i/Edge_Detector_0/inst/delay_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.419     5.089 r  design_1_i/Edge_Detector_0/inst/delay_1_reg/Q
                         net (fo=2, routed)           1.286     6.376    design_1_i/Edge_Detector_0/inst/delay_1
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.299     6.675 f  design_1_i/Edge_Detector_0/inst/posedge_signal_INST_0/O
                         net (fo=6, routed)           0.635     7.309    design_1_i/LocationFSM_1/inst/xup_and2_8/b
    SLICE_X0Y101         LUT2 (Prop_lut2_I1_O)        0.150     7.459 r  design_1_i/LocationFSM_1/inst/xup_and2_8/y_INST_0/O
                         net (fo=1, routed)           1.031     8.490    design_1_i/LocationFSM_1/inst/S4/inst/d
    SLICE_X0Y96          LUT2 (Prop_lut2_I0_O)        0.332     8.822 r  design_1_i/LocationFSM_1/inst/S4/inst/q_i_1/O
                         net (fo=2, routed)           0.667     9.489    design_1_i/LocationFSM_1/inst/S4/inst/q_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  design_1_i/LocationFSM_1/inst/S4/inst/q_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=22, routed)          2.903    14.315    design_1_i/LocationFSM_1/inst/S4/inst/clk
    SLICE_X0Y92          FDRE                                         r  design_1_i/LocationFSM_1/inst/S4/inst/q_reg_lopt_replica/C
                         clock pessimism              0.434    14.748    
                         clock uncertainty           -0.035    14.713    
    SLICE_X0Y92          FDRE (Setup_fdre_C_D)       -0.081    14.632    design_1_i/LocationFSM_1/inst/S4/inst/q_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.632    
                         arrival time                          -9.489    
  -------------------------------------------------------------------
                         slack                                  5.143    

Slack (MET) :             5.360ns  (required time - arrival time)
  Source:                 design_1_i/Edge_Detector_0/inst/delay_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LocationFSM_1/inst/S4/inst/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 1.200ns (25.889%)  route 3.435ns (74.111%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.670ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=22, routed)          3.189     4.670    design_1_i/Edge_Detector_0/inst/clk
    SLICE_X1Y101         FDRE                                         r  design_1_i/Edge_Detector_0/inst/delay_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.419     5.089 r  design_1_i/Edge_Detector_0/inst/delay_1_reg/Q
                         net (fo=2, routed)           1.286     6.376    design_1_i/Edge_Detector_0/inst/delay_1
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.299     6.675 f  design_1_i/Edge_Detector_0/inst/posedge_signal_INST_0/O
                         net (fo=6, routed)           0.635     7.309    design_1_i/LocationFSM_1/inst/xup_and2_8/b
    SLICE_X0Y101         LUT2 (Prop_lut2_I1_O)        0.150     7.459 r  design_1_i/LocationFSM_1/inst/xup_and2_8/y_INST_0/O
                         net (fo=1, routed)           1.031     8.490    design_1_i/LocationFSM_1/inst/S4/inst/d
    SLICE_X0Y96          LUT2 (Prop_lut2_I0_O)        0.332     8.822 r  design_1_i/LocationFSM_1/inst/S4/inst/q_i_1/O
                         net (fo=2, routed)           0.483     9.306    design_1_i/LocationFSM_1/inst/S4/inst/q_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  design_1_i/LocationFSM_1/inst/S4/inst/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=22, routed)          2.903    14.315    design_1_i/LocationFSM_1/inst/S4/inst/clk
    SLICE_X0Y92          FDRE                                         r  design_1_i/LocationFSM_1/inst/S4/inst/q_reg/C
                         clock pessimism              0.434    14.748    
                         clock uncertainty           -0.035    14.713    
    SLICE_X0Y92          FDRE (Setup_fdre_C_D)       -0.047    14.666    design_1_i/LocationFSM_1/inst/S4/inst/q_reg
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                  5.360    

Slack (MET) :             5.580ns  (required time - arrival time)
  Source:                 design_1_i/Edge_Detector_2/inst/delay_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LocationFSM_1/inst/S3/inst/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.391ns  (logic 0.952ns (21.679%)  route 3.439ns (78.321%))
  Logic Levels:           4  (LUT2=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.142ns = ( 14.142 - 10.000 ) 
    Source Clock Delay      (SCD):    4.670ns
    Clock Pessimism Removal (CPR):    0.507ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=22, routed)          3.189     4.670    design_1_i/Edge_Detector_2/inst/clk
    SLICE_X0Y101         FDRE                                         r  design_1_i/Edge_Detector_2/inst/delay_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.456     5.126 r  design_1_i/Edge_Detector_2/inst/delay_1_reg/Q
                         net (fo=2, routed)           1.083     6.210    design_1_i/Edge_Detector_2/inst/delay_1
    SLICE_X1Y102         LUT2 (Prop_lut2_I0_O)        0.124     6.334 f  design_1_i/Edge_Detector_2/inst/posedge_signal_INST_0/O
                         net (fo=4, routed)           0.831     7.165    design_1_i/LocationFSM_1/inst/xup_and2_6/b
    SLICE_X0Y101         LUT2 (Prop_lut2_I1_O)        0.124     7.289 r  design_1_i/LocationFSM_1/inst/xup_and2_6/y_INST_0/O
                         net (fo=1, routed)           0.860     8.149    design_1_i/LocationFSM_1/inst/xup_or2_1/a
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.124     8.273 r  design_1_i/LocationFSM_1/inst/xup_or2_1/y_INST_0/O
                         net (fo=1, routed)           0.665     8.938    design_1_i/LocationFSM_1/inst/S3/inst/d
    SLICE_X1Y101         LUT2 (Prop_lut2_I0_O)        0.124     9.062 r  design_1_i/LocationFSM_1/inst/S3/inst/q_i_1/O
                         net (fo=1, routed)           0.000     9.062    design_1_i/LocationFSM_1/inst/S3/inst/q_i_1_n_0
    SLICE_X1Y101         FDRE                                         r  design_1_i/LocationFSM_1/inst/S3/inst/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=22, routed)          2.731    14.142    design_1_i/LocationFSM_1/inst/S3/inst/clk
    SLICE_X1Y101         FDRE                                         r  design_1_i/LocationFSM_1/inst/S3/inst/q_reg/C
                         clock pessimism              0.507    14.648    
                         clock uncertainty           -0.035    14.613    
    SLICE_X1Y101         FDRE (Setup_fdre_C_D)        0.029    14.642    design_1_i/LocationFSM_1/inst/S3/inst/q_reg
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  5.580    

Slack (MET) :             5.875ns  (required time - arrival time)
  Source:                 design_1_i/Edge_Detector_1/inst/delay_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LocationFSM_1/inst/S2/inst/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        4.083ns  (logic 1.014ns (24.833%)  route 3.069ns (75.167%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.142ns = ( 14.142 - 10.000 ) 
    Source Clock Delay      (SCD):    4.578ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=22, routed)          3.096     4.578    design_1_i/Edge_Detector_1/inst/clk
    SLICE_X2Y102         FDRE                                         r  design_1_i/Edge_Detector_1/inst/delay_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.518     5.096 f  design_1_i/Edge_Detector_1/inst/delay_1_reg/Q
                         net (fo=2, routed)           1.439     6.535    design_1_i/Edge_Detector_1/inst/delay_1
    SLICE_X1Y102         LUT2 (Prop_lut2_I0_O)        0.124     6.659 r  design_1_i/Edge_Detector_1/inst/posedge_signal_INST_0/O
                         net (fo=2, routed)           0.664     7.323    design_1_i/LocationFSM_1/inst/xup_and4_0/inst/b
    SLICE_X0Y102         LUT4 (Prop_lut4_I2_O)        0.124     7.447 r  design_1_i/LocationFSM_1/inst/xup_and4_0/inst/y__0/O
                         net (fo=1, routed)           0.805     8.251    design_1_i/LocationFSM_1/inst/xup_or3_1/inst/b
    SLICE_X0Y101         LUT3 (Prop_lut3_I1_O)        0.124     8.375 r  design_1_i/LocationFSM_1/inst/xup_or3_1/inst/y__0/O
                         net (fo=1, routed)           0.162     8.537    design_1_i/LocationFSM_1/inst/S2/inst/d
    SLICE_X0Y101         LUT2 (Prop_lut2_I0_O)        0.124     8.661 r  design_1_i/LocationFSM_1/inst/S2/inst/q_i_1/O
                         net (fo=1, routed)           0.000     8.661    design_1_i/LocationFSM_1/inst/S2/inst/q_i_1_n_0
    SLICE_X0Y101         FDRE                                         r  design_1_i/LocationFSM_1/inst/S2/inst/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=22, routed)          2.731    14.142    design_1_i/LocationFSM_1/inst/S2/inst/clk
    SLICE_X0Y101         FDRE                                         r  design_1_i/LocationFSM_1/inst/S2/inst/q_reg/C
                         clock pessimism              0.401    14.542    
                         clock uncertainty           -0.035    14.507    
    SLICE_X0Y101         FDRE (Setup_fdre_C_D)        0.029    14.536    design_1_i/LocationFSM_1/inst/S2/inst/q_reg
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  5.875    

Slack (MET) :             6.583ns  (required time - arrival time)
  Source:                 design_1_i/SwordFSM_1/inst/S1/inst/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LocationFSM_1/inst/S5/inst/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.239ns  (logic 1.188ns (36.678%)  route 2.051ns (63.322%))
  Logic Levels:           4  (LUT2=4)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.543ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=22, routed)          3.547     5.029    design_1_i/SwordFSM_1/inst/S1/inst/clk
    SLICE_X0Y91          FDRE                                         r  design_1_i/SwordFSM_1/inst/S1/inst/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.485 f  design_1_i/SwordFSM_1/inst/S1/inst/q_reg/Q
                         net (fo=2, routed)           0.629     6.113    design_1_i/SwordFSM_1/inst/xup_and2_2/a
    SLICE_X0Y91          LUT2 (Prop_lut2_I0_O)        0.124     6.237 f  design_1_i/SwordFSM_1/inst/xup_and2_2/y_INST_0/O
                         net (fo=3, routed)           0.651     6.888    design_1_i/LocationFSM_1/inst/xup_and2_9/b
    SLICE_X0Y92          LUT2 (Prop_lut2_I1_O)        0.152     7.040 r  design_1_i/LocationFSM_1/inst/xup_and2_9/y_INST_0/O
                         net (fo=1, routed)           0.288     7.328    design_1_i/LocationFSM_1/inst/xup_or2_2/b
    SLICE_X0Y92          LUT2 (Prop_lut2_I1_O)        0.332     7.660 r  design_1_i/LocationFSM_1/inst/xup_or2_2/y_INST_0/O
                         net (fo=1, routed)           0.484     8.144    design_1_i/LocationFSM_1/inst/S5/inst/d
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.268 r  design_1_i/LocationFSM_1/inst/S5/inst/q_i_1/O
                         net (fo=1, routed)           0.000     8.268    design_1_i/LocationFSM_1/inst/S5/inst/q_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  design_1_i/LocationFSM_1/inst/S5/inst/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=22, routed)          2.903    14.315    design_1_i/LocationFSM_1/inst/S5/inst/clk
    SLICE_X0Y92          FDRE                                         r  design_1_i/LocationFSM_1/inst/S5/inst/q_reg/C
                         clock pessimism              0.543    14.857    
                         clock uncertainty           -0.035    14.822    
    SLICE_X0Y92          FDRE (Setup_fdre_C_D)        0.029    14.851    design_1_i/LocationFSM_1/inst/S5/inst/q_reg
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                          -8.268    
  -------------------------------------------------------------------
                         slack                                  6.583    

Slack (MET) :             6.786ns  (required time - arrival time)
  Source:                 design_1_i/SwordFSM_1/inst/S1/inst/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LocationFSM_1/inst/S6/inst/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.952ns (29.677%)  route 2.256ns (70.323%))
  Logic Levels:           4  (LUT2=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 14.441 - 10.000 ) 
    Source Clock Delay      (SCD):    5.029ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=22, routed)          3.547     5.029    design_1_i/SwordFSM_1/inst/S1/inst/clk
    SLICE_X0Y91          FDRE                                         r  design_1_i/SwordFSM_1/inst/S1/inst/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.456     5.485 r  design_1_i/SwordFSM_1/inst/S1/inst/q_reg/Q
                         net (fo=2, routed)           0.629     6.113    design_1_i/SwordFSM_1/inst/xup_and2_2/a
    SLICE_X0Y91          LUT2 (Prop_lut2_I0_O)        0.124     6.237 r  design_1_i/SwordFSM_1/inst/xup_and2_2/y_INST_0/O
                         net (fo=3, routed)           0.651     6.888    design_1_i/LocationFSM_1/inst/xup_and2_10/b
    SLICE_X0Y92          LUT2 (Prop_lut2_I1_O)        0.124     7.012 r  design_1_i/LocationFSM_1/inst/xup_and2_10/y_INST_0/O
                         net (fo=1, routed)           0.302     7.314    design_1_i/LocationFSM_1/inst/xup_or2_3/b
    SLICE_X0Y91          LUT2 (Prop_lut2_I1_O)        0.124     7.438 r  design_1_i/LocationFSM_1/inst/xup_or2_3/y_INST_0/O
                         net (fo=1, routed)           0.674     8.113    design_1_i/LocationFSM_1/inst/S6/inst/d
    SLICE_X0Y91          LUT2 (Prop_lut2_I0_O)        0.124     8.237 r  design_1_i/LocationFSM_1/inst/S6/inst/q_i_1/O
                         net (fo=1, routed)           0.000     8.237    design_1_i/LocationFSM_1/inst/S6/inst/q_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  design_1_i/LocationFSM_1/inst/S6/inst/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=22, routed)          3.030    14.441    design_1_i/LocationFSM_1/inst/S6/inst/clk
    SLICE_X0Y91          FDRE                                         r  design_1_i/LocationFSM_1/inst/S6/inst/q_reg/C
                         clock pessimism              0.588    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X0Y91          FDRE (Setup_fdre_C_D)        0.029    15.022    design_1_i/LocationFSM_1/inst/S6/inst/q_reg
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                          -8.237    
  -------------------------------------------------------------------
                         slack                                  6.786    

Slack (MET) :             7.186ns  (required time - arrival time)
  Source:                 design_1_i/LocationFSM_1/inst/S3/inst/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SwordFSM_1/inst/S1/inst/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 1.061ns (35.204%)  route 1.953ns (64.796%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 14.441 - 10.000 ) 
    Source Clock Delay      (SCD):    4.670ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=22, routed)          3.189     4.670    design_1_i/LocationFSM_1/inst/S3/inst/clk
    SLICE_X1Y101         FDRE                                         r  design_1_i/LocationFSM_1/inst/S3/inst/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.456     5.126 r  design_1_i/LocationFSM_1/inst/S3/inst/q_reg/Q
                         net (fo=5, routed)           0.860     5.987    design_1_i/SwordFSM_1/inst/xup_and2_1/b
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.124     6.111 r  design_1_i/SwordFSM_1/inst/xup_and2_1/y_INST_0/O
                         net (fo=1, routed)           0.810     6.920    design_1_i/SwordFSM_1/inst/xup_or2_0/a
    SLICE_X0Y91          LUT2 (Prop_lut2_I0_O)        0.154     7.074 r  design_1_i/SwordFSM_1/inst/xup_or2_0/y_INST_0/O
                         net (fo=1, routed)           0.283     7.357    design_1_i/SwordFSM_1/inst/S1/inst/d
    SLICE_X0Y91          LUT2 (Prop_lut2_I0_O)        0.327     7.684 r  design_1_i/SwordFSM_1/inst/S1/inst/q_i_1/O
                         net (fo=1, routed)           0.000     7.684    design_1_i/SwordFSM_1/inst/S1/inst/q_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  design_1_i/SwordFSM_1/inst/S1/inst/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=22, routed)          3.030    14.441    design_1_i/SwordFSM_1/inst/S1/inst/clk
    SLICE_X0Y91          FDRE                                         r  design_1_i/SwordFSM_1/inst/S1/inst/q_reg/C
                         clock pessimism              0.434    14.875    
                         clock uncertainty           -0.035    14.839    
    SLICE_X0Y91          FDRE (Setup_fdre_C_D)        0.031    14.870    design_1_i/SwordFSM_1/inst/S1/inst/q_reg
  -------------------------------------------------------------------
                         required time                         14.870    
                         arrival time                          -7.684    
  -------------------------------------------------------------------
                         slack                                  7.186    

Slack (MET) :             7.360ns  (required time - arrival time)
  Source:                 design_1_i/LocationFSM_1/inst/S3/inst/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SwordFSM_1/inst/S0/inst/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        2.450ns  (logic 0.907ns (37.027%)  route 1.543ns (62.973%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.086ns = ( 14.086 - 10.000 ) 
    Source Clock Delay      (SCD):    4.670ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=22, routed)          3.189     4.670    design_1_i/LocationFSM_1/inst/S3/inst/clk
    SLICE_X1Y101         FDRE                                         r  design_1_i/LocationFSM_1/inst/S3/inst/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.456     5.126 f  design_1_i/LocationFSM_1/inst/S3/inst/q_reg/Q
                         net (fo=5, routed)           0.860     5.987    design_1_i/SwordFSM_1/inst/xup_and2_0/b
    SLICE_X0Y90          LUT2 (Prop_lut2_I1_O)        0.119     6.106 r  design_1_i/SwordFSM_1/inst/xup_and2_0/y_INST_0/O
                         net (fo=1, routed)           0.682     6.788    design_1_i/SwordFSM_1/inst/S0/inst/d
    SLICE_X0Y90          LUT2 (Prop_lut2_I0_O)        0.332     7.120 r  design_1_i/SwordFSM_1/inst/S0/inst/q_i_1/O
                         net (fo=1, routed)           0.000     7.120    design_1_i/SwordFSM_1/inst/S0/inst/q_i_1_n_0
    SLICE_X0Y90          FDRE                                         r  design_1_i/SwordFSM_1/inst/S0/inst/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=22, routed)          2.675    14.086    design_1_i/SwordFSM_1/inst/S0/inst/clk
    SLICE_X0Y90          FDRE                                         r  design_1_i/SwordFSM_1/inst/S0/inst/q_reg/C
                         clock pessimism              0.401    14.487    
                         clock uncertainty           -0.035    14.451    
    SLICE_X0Y90          FDRE (Setup_fdre_C_D)        0.029    14.480    design_1_i/SwordFSM_1/inst/S0/inst/q_reg
  -------------------------------------------------------------------
                         required time                         14.480    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                  7.360    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.494ns  (arrival time - required time)
  Source:                 design_1_i/SwordFSM_1/inst/S0/inst/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SwordFSM_1/inst/S1/inst/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.340ns (38.012%)  route 0.554ns (61.988%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=22, routed)          1.324     1.573    design_1_i/SwordFSM_1/inst/S0/inst/clk
    SLICE_X0Y90          FDRE                                         r  design_1_i/SwordFSM_1/inst/S0/inst/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.714 r  design_1_i/SwordFSM_1/inst/S0/inst/q_reg/Q
                         net (fo=3, routed)           0.174     1.888    design_1_i/SwordFSM_1/inst/xup_and2_1/a
    SLICE_X0Y90          LUT2 (Prop_lut2_I0_O)        0.045     1.933 r  design_1_i/SwordFSM_1/inst/xup_and2_1/y_INST_0/O
                         net (fo=1, routed)           0.280     2.213    design_1_i/SwordFSM_1/inst/xup_or2_0/a
    SLICE_X0Y91          LUT2 (Prop_lut2_I0_O)        0.044     2.257 r  design_1_i/SwordFSM_1/inst/xup_or2_0/y_INST_0/O
                         net (fo=1, routed)           0.101     2.358    design_1_i/SwordFSM_1/inst/S1/inst/d
    SLICE_X0Y91          LUT2 (Prop_lut2_I0_O)        0.110     2.468 r  design_1_i/SwordFSM_1/inst/S1/inst/q_i_1/O
                         net (fo=1, routed)           0.000     2.468    design_1_i/SwordFSM_1/inst/S1/inst/q_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  design_1_i/SwordFSM_1/inst/S1/inst/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=22, routed)          1.787     2.225    design_1_i/SwordFSM_1/inst/S1/inst/clk
    SLICE_X0Y91          FDRE                                         r  design_1_i/SwordFSM_1/inst/S1/inst/q_reg/C
                         clock pessimism             -0.343     1.882    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.092     1.974    design_1_i/SwordFSM_1/inst/S1/inst/q_reg
  -------------------------------------------------------------------
                         required time                         -1.974    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 design_1_i/Edge_Detector_2/inst/delay_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Edge_Detector_2/inst/delay_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.141ns (26.726%)  route 0.387ns (73.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=22, routed)          1.402     1.651    design_1_i/Edge_Detector_2/inst/clk
    SLICE_X0Y101         FDRE                                         r  design_1_i/Edge_Detector_2/inst/delay_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.141     1.792 r  design_1_i/Edge_Detector_2/inst/delay_1_reg/Q
                         net (fo=2, routed)           0.387     2.179    design_1_i/Edge_Detector_2/inst/delay_1
    SLICE_X1Y102         FDRE                                         r  design_1_i/Edge_Detector_2/inst/delay_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=22, routed)          1.524     1.962    design_1_i/Edge_Detector_2/inst/clk
    SLICE_X1Y102         FDRE                                         r  design_1_i/Edge_Detector_2/inst/delay_2_reg/C
                         clock pessimism             -0.379     1.583    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.066     1.649    design_1_i/Edge_Detector_2/inst/delay_2_reg
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 design_1_i/LocationFSM_1/inst/S1/inst/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LocationFSM_1/inst/S2/inst/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.276ns (37.434%)  route 0.461ns (62.566%))
  Logic Levels:           3  (LUT2=2 LUT3=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=22, routed)          1.320     1.570    design_1_i/LocationFSM_1/inst/S1/inst/clk
    SLICE_X0Y102         FDRE                                         r  design_1_i/LocationFSM_1/inst/S1/inst/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.711 r  design_1_i/LocationFSM_1/inst/S1/inst/q_reg/Q
                         net (fo=4, routed)           0.304     2.015    design_1_i/LocationFSM_1/inst/xup_and2_4/a
    SLICE_X0Y101         LUT2 (Prop_lut2_I0_O)        0.045     2.060 r  design_1_i/LocationFSM_1/inst/xup_and2_4/y_INST_0/O
                         net (fo=1, routed)           0.099     2.159    design_1_i/LocationFSM_1/inst/xup_or3_1/inst/a
    SLICE_X0Y101         LUT3 (Prop_lut3_I0_O)        0.045     2.204 r  design_1_i/LocationFSM_1/inst/xup_or3_1/inst/y__0/O
                         net (fo=1, routed)           0.059     2.262    design_1_i/LocationFSM_1/inst/S2/inst/d
    SLICE_X0Y101         LUT2 (Prop_lut2_I0_O)        0.045     2.307 r  design_1_i/LocationFSM_1/inst/S2/inst/q_i_1/O
                         net (fo=1, routed)           0.000     2.307    design_1_i/LocationFSM_1/inst/S2/inst/q_i_1_n_0
    SLICE_X0Y101         FDRE                                         r  design_1_i/LocationFSM_1/inst/S2/inst/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=22, routed)          1.616     2.053    design_1_i/LocationFSM_1/inst/S2/inst/clk
    SLICE_X0Y101         FDRE                                         r  design_1_i/LocationFSM_1/inst/S2/inst/q_reg/C
                         clock pessimism             -0.379     1.674    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.091     1.765    design_1_i/LocationFSM_1/inst/S2/inst/q_reg
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           2.307    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 design_1_i/Edge_Detector_3/inst/value_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Edge_Detector_3/inst/delay_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.164ns (26.314%)  route 0.459ns (73.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.401ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=22, routed)          1.334     1.584    design_1_i/Edge_Detector_3/inst/clk
    SLICE_X2Y102         FDRE                                         r  design_1_i/Edge_Detector_3/inst/value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.164     1.748 r  design_1_i/Edge_Detector_3/inst/value_reg/Q
                         net (fo=1, routed)           0.459     2.207    design_1_i/Edge_Detector_3/inst/value
    SLICE_X2Y102         FDRE                                         r  design_1_i/Edge_Detector_3/inst/delay_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=22, routed)          1.547     1.985    design_1_i/Edge_Detector_3/inst/clk
    SLICE_X2Y102         FDRE                                         r  design_1_i/Edge_Detector_3/inst/delay_1_reg/C
                         clock pessimism             -0.401     1.584    
    SLICE_X2Y102         FDRE (Hold_fdre_C_D)         0.063     1.647    design_1_i/Edge_Detector_3/inst/delay_1_reg
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.564ns  (arrival time - required time)
  Source:                 design_1_i/Edge_Detector_1/inst/delay_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Edge_Detector_1/inst/delay_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.164ns (24.330%)  route 0.510ns (75.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=22, routed)          1.334     1.584    design_1_i/Edge_Detector_1/inst/clk
    SLICE_X2Y102         FDRE                                         r  design_1_i/Edge_Detector_1/inst/delay_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_fdre_C_Q)         0.164     1.748 r  design_1_i/Edge_Detector_1/inst/delay_1_reg/Q
                         net (fo=2, routed)           0.510     2.258    design_1_i/Edge_Detector_1/inst/delay_1
    SLICE_X1Y102         FDRE                                         r  design_1_i/Edge_Detector_1/inst/delay_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=22, routed)          1.524     1.962    design_1_i/Edge_Detector_1/inst/clk
    SLICE_X1Y102         FDRE                                         r  design_1_i/Edge_Detector_1/inst/delay_2_reg/C
                         clock pessimism             -0.343     1.619    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.075     1.694    design_1_i/Edge_Detector_1/inst/delay_2_reg
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.564    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 design_1_i/Edge_Detector_0/inst/value_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Edge_Detector_0/inst/delay_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.128ns (20.842%)  route 0.486ns (79.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=22, routed)          1.402     1.651    design_1_i/Edge_Detector_0/inst/clk
    SLICE_X0Y101         FDRE                                         r  design_1_i/Edge_Detector_0/inst/value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDRE (Prop_fdre_C_Q)         0.128     1.779 r  design_1_i/Edge_Detector_0/inst/value_reg/Q
                         net (fo=1, routed)           0.486     2.265    design_1_i/Edge_Detector_0/inst/value
    SLICE_X1Y101         FDRE                                         r  design_1_i/Edge_Detector_0/inst/delay_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=22, routed)          1.616     2.053    design_1_i/Edge_Detector_0/inst/clk
    SLICE_X1Y101         FDRE                                         r  design_1_i/Edge_Detector_0/inst/delay_1_reg/C
                         clock pessimism             -0.389     1.664    
    SLICE_X1Y101         FDRE (Hold_fdre_C_D)         0.021     1.685    design_1_i/Edge_Detector_0/inst/delay_1_reg
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 design_1_i/SwordFSM_1/inst/S0/inst/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SwordFSM_1/inst/S0/inst/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.296ns (41.800%)  route 0.412ns (58.200%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=22, routed)          1.324     1.573    design_1_i/SwordFSM_1/inst/S0/inst/clk
    SLICE_X0Y90          FDRE                                         r  design_1_i/SwordFSM_1/inst/S0/inst/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.714 r  design_1_i/SwordFSM_1/inst/S0/inst/q_reg/Q
                         net (fo=3, routed)           0.174     1.888    design_1_i/SwordFSM_1/inst/xup_and2_0/a
    SLICE_X0Y90          LUT2 (Prop_lut2_I0_O)        0.043     1.931 r  design_1_i/SwordFSM_1/inst/xup_and2_0/y_INST_0/O
                         net (fo=1, routed)           0.238     2.170    design_1_i/SwordFSM_1/inst/S0/inst/d
    SLICE_X0Y90          LUT2 (Prop_lut2_I0_O)        0.112     2.282 r  design_1_i/SwordFSM_1/inst/S0/inst/q_i_1/O
                         net (fo=1, routed)           0.000     2.282    design_1_i/SwordFSM_1/inst/S0/inst/q_i_1_n_0
    SLICE_X0Y90          FDRE                                         r  design_1_i/SwordFSM_1/inst/S0/inst/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=22, routed)          1.542     1.979    design_1_i/SwordFSM_1/inst/S0/inst/clk
    SLICE_X0Y90          FDRE                                         r  design_1_i/SwordFSM_1/inst/S0/inst/q_reg/C
                         clock pessimism             -0.406     1.573    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.091     1.664    design_1_i/SwordFSM_1/inst/S0/inst/q_reg
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 design_1_i/LocationFSM_1/inst/S5/inst/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LocationFSM_1/inst/S5/inst/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.231ns (30.789%)  route 0.519ns (69.211%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.151ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.419ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=22, routed)          1.482     1.732    design_1_i/LocationFSM_1/inst/S5/inst/clk
    SLICE_X0Y92          FDRE                                         r  design_1_i/LocationFSM_1/inst/S5/inst/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.141     1.873 r  design_1_i/LocationFSM_1/inst/S5/inst/q_reg/Q
                         net (fo=3, routed)           0.350     2.223    design_1_i/LocationFSM_1/inst/xup_or2_2/a
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.045     2.268 r  design_1_i/LocationFSM_1/inst/xup_or2_2/y_INST_0/O
                         net (fo=1, routed)           0.169     2.437    design_1_i/LocationFSM_1/inst/S5/inst/d
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.045     2.482 r  design_1_i/LocationFSM_1/inst/S5/inst/q_i_1/O
                         net (fo=1, routed)           0.000     2.482    design_1_i/LocationFSM_1/inst/S5/inst/q_i_1_n_0
    SLICE_X0Y92          FDRE                                         r  design_1_i/LocationFSM_1/inst/S5/inst/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=22, routed)          1.713     2.151    design_1_i/LocationFSM_1/inst/S5/inst/clk
    SLICE_X0Y92          FDRE                                         r  design_1_i/LocationFSM_1/inst/S5/inst/q_reg/C
                         clock pessimism             -0.419     1.732    
    SLICE_X0Y92          FDRE (Hold_fdre_C_D)         0.091     1.823    design_1_i/LocationFSM_1/inst/S5/inst/q_reg
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 design_1_i/LocationFSM_1/inst/S6/inst/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LocationFSM_1/inst/S6/inst/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.231ns (30.754%)  route 0.520ns (69.246%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.225ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=22, routed)          1.546     1.796    design_1_i/LocationFSM_1/inst/S6/inst/clk
    SLICE_X0Y91          FDRE                                         r  design_1_i/LocationFSM_1/inst/S6/inst/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.141     1.937 r  design_1_i/LocationFSM_1/inst/S6/inst/q_reg/Q
                         net (fo=3, routed)           0.290     2.227    design_1_i/LocationFSM_1/inst/xup_or2_3/a
    SLICE_X0Y91          LUT2 (Prop_lut2_I0_O)        0.045     2.272 r  design_1_i/LocationFSM_1/inst/xup_or2_3/y_INST_0/O
                         net (fo=1, routed)           0.230     2.502    design_1_i/LocationFSM_1/inst/S6/inst/d
    SLICE_X0Y91          LUT2 (Prop_lut2_I0_O)        0.045     2.547 r  design_1_i/LocationFSM_1/inst/S6/inst/q_i_1/O
                         net (fo=1, routed)           0.000     2.547    design_1_i/LocationFSM_1/inst/S6/inst/q_i_1_n_0
    SLICE_X0Y91          FDRE                                         r  design_1_i/LocationFSM_1/inst/S6/inst/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=22, routed)          1.787     2.225    design_1_i/LocationFSM_1/inst/S6/inst/clk
    SLICE_X0Y91          FDRE                                         r  design_1_i/LocationFSM_1/inst/S6/inst/q_reg/C
                         clock pessimism             -0.429     1.796    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.091     1.887    design_1_i/LocationFSM_1/inst/S6/inst/q_reg
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.547    
  -------------------------------------------------------------------
                         slack                                  0.660    

Slack (MET) :             0.660ns  (arrival time - required time)
  Source:                 design_1_i/LocationFSM_1/inst/S1/inst/q_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LocationFSM_1/inst/S1/inst/q_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.276ns (36.727%)  route 0.475ns (63.273%))
  Logic Levels:           3  (LUT2=1 LUT3=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=22, routed)          1.320     1.570    design_1_i/LocationFSM_1/inst/S1/inst/clk
    SLICE_X0Y102         FDRE                                         r  design_1_i/LocationFSM_1/inst/S1/inst/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141     1.711 r  design_1_i/LocationFSM_1/inst/S1/inst/q_reg/Q
                         net (fo=4, routed)           0.186     1.897    design_1_i/LocationFSM_1/inst/xup_and3_0/inst/a
    SLICE_X0Y102         LUT3 (Prop_lut3_I0_O)        0.045     1.942 r  design_1_i/LocationFSM_1/inst/xup_and3_0/inst/y__0/O
                         net (fo=1, routed)           0.059     2.001    design_1_i/LocationFSM_1/inst/xup_or3_0/inst/b
    SLICE_X0Y102         LUT3 (Prop_lut3_I1_O)        0.045     2.046 r  design_1_i/LocationFSM_1/inst/xup_or3_0/inst/y__0/O
                         net (fo=1, routed)           0.230     2.276    design_1_i/LocationFSM_1/inst/S1/inst/d
    SLICE_X0Y102         LUT2 (Prop_lut2_I0_O)        0.045     2.321 r  design_1_i/LocationFSM_1/inst/S1/inst/q_i_1/O
                         net (fo=1, routed)           0.000     2.321    design_1_i/LocationFSM_1/inst/S1/inst/q_i_1_n_0
    SLICE_X0Y102         FDRE                                         r  design_1_i/LocationFSM_1/inst/S1/inst/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=22, routed)          1.524     1.962    design_1_i/LocationFSM_1/inst/S1/inst/clk
    SLICE_X0Y102         FDRE                                         r  design_1_i/LocationFSM_1/inst/S1/inst/q_reg/C
                         clock pessimism             -0.392     1.570    
    SLICE_X0Y102         FDRE (Hold_fdre_C_D)         0.091     1.661    design_1_i/LocationFSM_1/inst/S1/inst/q_reg
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           2.321    
  -------------------------------------------------------------------
                         slack                                  0.660    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y101  design_1_i/Edge_Detector_0/inst/delay_1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y101  design_1_i/Edge_Detector_0/inst/delay_2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101  design_1_i/Edge_Detector_0/inst/value_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y102  design_1_i/Edge_Detector_1/inst/delay_1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y102  design_1_i/Edge_Detector_1/inst/delay_2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y102  design_1_i/Edge_Detector_1/inst/value_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101  design_1_i/Edge_Detector_2/inst/delay_1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y102  design_1_i/Edge_Detector_2/inst/delay_2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101  design_1_i/Edge_Detector_2/inst/value_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y102  design_1_i/Edge_Detector_3/inst/delay_1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91   design_1_i/LocationFSM_1/inst/S6/inst/q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91   design_1_i/SwordFSM_1/inst/S1/inst/q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101  design_1_i/Edge_Detector_0/inst/delay_1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101  design_1_i/Edge_Detector_0/inst/delay_1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101  design_1_i/Edge_Detector_0/inst/delay_2_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101  design_1_i/Edge_Detector_0/inst/delay_2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101  design_1_i/Edge_Detector_0/inst/value_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101  design_1_i/Edge_Detector_0/inst/value_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y102  design_1_i/Edge_Detector_1/inst/delay_1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y102  design_1_i/Edge_Detector_1/inst/value_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y102  design_1_i/Edge_Detector_1/inst/delay_1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y102  design_1_i/Edge_Detector_1/inst/value_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y102  design_1_i/Edge_Detector_3/inst/delay_1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y102  design_1_i/Edge_Detector_3/inst/value_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92   design_1_i/LocationFSM_1/inst/S4/inst/q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92   design_1_i/LocationFSM_1/inst/S4/inst/q_reg_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92   design_1_i/LocationFSM_1/inst/S5/inst/q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91   design_1_i/LocationFSM_1/inst/S6/inst/q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91   design_1_i/SwordFSM_1/inst/S1/inst/q_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y101  design_1_i/Edge_Detector_0/inst/delay_1_reg/C



