timestamp 1384681231
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use PMOS_4T_68898473_X1_Y1_1677853261_1677853265 PMOS_4T_68898473_X1_Y1_1677853261_1677853265_0 1 0 0 0 1 1512
use NMOS_S_81537667_X1_Y1_1677853260_1677853265 NMOS_S_81537667_X1_Y1_1677853260_1677853265_0 1 0 0 0 -1 1512
node "m1_140_1400#" 1 187.929 140 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 12992 576 0 0 0 0 0 0 0 0
node "li_61_571#" 483 958.752 61 571 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 94100 3864 7616 496 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_140_1400#" "li_61_571#" 22.6859
cap "NMOS_S_81537667_X1_Y1_1677853260_1677853265_0/a_147_525#" "PMOS_4T_68898473_X1_Y1_1677853261_1677853265_0/a_147_525#" 11.2145
cap "PMOS_4T_68898473_X1_Y1_1677853261_1677853265_0/a_200_252#" "PMOS_4T_68898473_X1_Y1_1677853261_1677853265_0/a_230_525#" 18.2808
cap "NMOS_S_81537667_X1_Y1_1677853260_1677853265_0/a_147_525#" "PMOS_4T_68898473_X1_Y1_1677853261_1677853265_0/w_0_0#" 9.78465
cap "PMOS_4T_68898473_X1_Y1_1677853261_1677853265_0/a_200_252#" "PMOS_4T_68898473_X1_Y1_1677853261_1677853265_0/a_147_525#" 0.240917
cap "PMOS_4T_68898473_X1_Y1_1677853261_1677853265_0/a_200_252#" "PMOS_4T_68898473_X1_Y1_1677853261_1677853265_0/w_0_0#" 3.27698
cap "NMOS_S_81537667_X1_Y1_1677853260_1677853265_0/a_147_525#" "PMOS_4T_68898473_X1_Y1_1677853261_1677853265_0/a_230_525#" 13.7242
cap "NMOS_S_81537667_X1_Y1_1677853260_1677853265_0/a_147_525#" "PMOS_4T_68898473_X1_Y1_1677853261_1677853265_0/a_200_252#" 293.39
cap "PMOS_4T_68898473_X1_Y1_1677853261_1677853265_0/a_230_525#" "PMOS_4T_68898473_X1_Y1_1677853261_1677853265_0/w_0_0#" -6.7547
cap "PMOS_4T_68898473_X1_Y1_1677853261_1677853265_0/a_147_525#" "NMOS_S_81537667_X1_Y1_1677853260_1677853265_0/a_147_525#" 22.4245
cap "NMOS_S_81537667_X1_Y1_1677853260_1677853265_0/a_147_525#" "PMOS_4T_68898473_X1_Y1_1677853261_1677853265_0/a_200_252#" 6.21748
cap "PMOS_4T_68898473_X1_Y1_1677853261_1677853265_0/a_147_525#" "PMOS_4T_68898473_X1_Y1_1677853261_1677853265_0/w_0_0#" -34.3382
cap "PMOS_4T_68898473_X1_Y1_1677853261_1677853265_0/a_200_252#" "PMOS_4T_68898473_X1_Y1_1677853261_1677853265_0/w_0_0#" 119.321
cap "PMOS_4T_68898473_X1_Y1_1677853261_1677853265_0/a_147_525#" "PMOS_4T_68898473_X1_Y1_1677853261_1677853265_0/a_230_525#" 15.747
cap "PMOS_4T_68898473_X1_Y1_1677853261_1677853265_0/a_230_525#" "PMOS_4T_68898473_X1_Y1_1677853261_1677853265_0/a_200_252#" 46.959
cap "NMOS_S_81537667_X1_Y1_1677853260_1677853265_0/a_147_525#" "PMOS_4T_68898473_X1_Y1_1677853261_1677853265_0/w_0_0#" 2.81425
cap "PMOS_4T_68898473_X1_Y1_1677853261_1677853265_0/a_147_525#" "PMOS_4T_68898473_X1_Y1_1677853261_1677853265_0/a_200_252#" 288.025
cap "PMOS_4T_68898473_X1_Y1_1677853261_1677853265_0/a_230_525#" "NMOS_S_81537667_X1_Y1_1677853260_1677853265_0/a_147_525#" 1.1722
merge "NMOS_S_81537667_X1_Y1_1677853260_1677853265_0/a_147_525#" "PMOS_4T_68898473_X1_Y1_1677853261_1677853265_0/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "PMOS_4T_68898473_X1_Y1_1677853261_1677853265_0/VSUBS" "VSUBS"
merge "NMOS_S_81537667_X1_Y1_1677853260_1677853265_0/a_230_525#" "PMOS_4T_68898473_X1_Y1_1677853261_1677853265_0/a_230_525#" -205.359 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0 0 0
merge "PMOS_4T_68898473_X1_Y1_1677853261_1677853265_0/a_230_525#" "m1_140_1400#"
merge "NMOS_S_81537667_X1_Y1_1677853260_1677853265_0/a_200_252#" "PMOS_4T_68898473_X1_Y1_1677853261_1677853265_0/a_200_252#" -1107.64 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7616 -496 0 0 0 0 0 0 0 0 0 0
merge "PMOS_4T_68898473_X1_Y1_1677853261_1677853265_0/a_200_252#" "li_61_571#"
