
     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp VHDL Synthesis Compiler: Version 6.3 IR 35
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Practica5.vhd
Options:    -m -yu -e10 -w100 -o2 -ygs -fP -v10 -dc22v10 -ppalce22v10-25pc/pi -b Practica5.vhd -u Practica5.hie
======================================================================

vhdlfe V6.3 IR 35:  VHDL parser
Wed May 23 13:56:32 2018

Library 'work' => directory 'lc22v10'
Linking 'C:\Program Files\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Program Files\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\Warp\lib\common\work\cypress.vif'.
Library 'ieee' => directory 'C:\Program Files\Cypress\Warp\lib\ieee\work'
Linking 'C:\Program Files\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

vhdlfe:  No errors.


tovif V6.3 IR 35:  High-level synthesis
Wed May 23 13:56:32 2018

Linking 'C:\Program Files\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Program Files\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

tovif:  No errors.


topld V6.3 IR 35:  Synthesis and optimization
Wed May 23 13:56:32 2018

Linking 'C:\Program Files\Cypress\Warp\bin\std.vhd'.
Linking 'C:\Program Files\Cypress\Warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\Warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\Warp\lib\ieee\work\stdlogic.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------



------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 10.
----------------------------------------------------------
Created 12 PLD nodes.

topld:  No errors.

----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN HEADER INFORMATION  (13:56:33)

Input File(s): Practica5.pla
Device       : C22V10
Package      : palce22v10-25pc/pi
ReportFile   : Practica5.rpt

Program Controls:
    COMMAND LANGUAGE_VHDL 
    COMMAND PROPERTY BUS_HOLD ENABLE 

Signal Requests:
    GROUP USEPOL ALL
    GROUP FAST_SLEW ALL

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (13:56:33)

Messages:
  Information: Optimizing logic using best output polarity for signals:
         o(0) o(1) o(2) o(3) o(4) o(5) o(6)



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Optimizer Software:       MINOPT.EXE     01/NOV/1999  [v4.02 ] 6.3 IR 35

LOGIC MINIMIZATION         ()

Messages:


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully
----------------------------------------------------------------------------
PLD Optimizer Software:       DSGNOPT.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

OPTIMIZATION OPTIONS       (13:56:33)

Messages:
  Information: Optimizing Banked Preset/Reset requirements.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Equations" icon=FILE_RPT_EQUATION>
DESIGN EQUATIONS           (13:56:33)
</CYPRESSTAG>

    o(0) =
          c * i(1) * i(3) 
        + /i(1) * i(2) * i(3) 
        + i(0) * /i(2) * /i(3) 
        + /i(1) * /i(2) * /i(3) 

    /o(1) =
          /i(0) * i(1) * i(2) * /i(3) 
        + i(0) * /i(1) * i(2) * /i(3) 
        + /i(1) * /i(2) * i(3) 
        + /i(0) * /i(1) * /i(2) 
        + /c * i(3) 

    /o(2) =
          /i(0) * /i(1) * /i(2) 
        + /c * i(2) * i(3) 
        + /c * i(1) * i(3) 
        + /i(0) * i(1) * /i(3) 

    o(3) =
          /i(0) * i(1) * /i(2) * i(3) 
        + i(0) * i(1) * i(2) 
        + c * i(2) * i(3) 
        + c * i(1) * i(3) 
        + i(0) * /i(1) * /i(2) 
        + i(0) * /i(2) * /i(3) 

    o(4) =
          /i(0) * i(1) * /i(2) * /i(3) 
        + c * i(2) * i(3) 
        + c * i(1) * i(3) 
        + i(1) * i(2) * i(3) 
        + /i(0) * i(2) * i(3) 

    o(5) =
          i(0) * /i(1) * i(2) * /i(3) 
        + c * i(2) * i(3) 
        + c * i(1) * i(3) 
        + i(1) * i(2) * i(3) 
        + /i(0) * i(2) * i(3) 
        + /i(0) * i(1) * i(2) 

    o(6) =
          c * i(2) * i(3) 
        + c * i(1) * i(3) 
        + i(0) * /i(2) * /i(3) 


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

DESIGN RULE CHECK          (13:56:33)

Messages:
                 None.


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Pinout" icon=FILE_RPT_PINOUT>
PINOUT INFORMATION   (13:56:33)
</CYPRESSTAG>
Messages:
  Information: All signals pre-placed in user design.


                                 C22V10
                 __________________________________________
       not used *| 1|                                  |24|* not used       
           i(0) =| 2|                                  |23|* not used       
           i(1) =| 3|                                  |22|* not used       
           i(2) =| 4|                                  |21|* not used       
           i(3) =| 5|                                  |20|= o(6)           
              c =| 6|                                  |19|= o(5)           
       not used *| 7|                                  |18|= o(4)           
       not used *| 8|                                  |17|= o(3)           
       not used *| 9|                                  |16|= o(2)           
       not used *|10|                                  |15|= o(1)           
       not used *|11|                                  |14|= o(0)           
       not used *|12|                                  |13|* not used       
                 __________________________________________


Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully  
  Information: Checking for duplicate NODE logic.
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

<CYPRESSTAG name="Utilization" icon=FILE_RPT_UTILIZATION>
RESOURCE UTILIZATION (13:56:33)
</CYPRESSTAG>
  Information: Macrocell Utilization.

                     Description        Used     Max
                 ______________________________________
                 | Dedicated Inputs   |    5  |   11  |
                 | Clock/Inputs       |    0  |    1  |
                 | I/O Macrocells     |    7  |   10  |
                 ______________________________________
                                          12  /   22   = 54  %


  Information: Output Logic Product Term Utilization.

                  Node#  Output Signal Name  Used   Max
                 ________________________________________
                 | 14  |  o(0)            |   4  |   8  |
                 | 15  |  o(1)            |   5  |  10  |
                 | 16  |  o(2)            |   4  |  12  |
                 | 17  |  o(3)            |   6  |  14  |
                 | 18  |  o(4)            |   5  |  16  |
                 | 19  |  o(5)            |   6  |  16  |
                 | 20  |  o(6)            |   3  |  14  |
                 | 21  |  Unused          |   0  |  12  |
                 | 22  |  Unused          |   0  |  10  |
                 | 23  |  Unused          |   0  |   8  |
                 | 25  |  Unused          |   0  |   1  |
                 ________________________________________
                                             33  / 121   = 27  %


Completed Successfully  
----------------------------------------------------------------------------
PLD Compiler Software:        PLA2JED.EXE    31/03/2000  [v4.02 ] 6.3 IR 35

JEDEC ASSEMBLE             (13:56:33)

Messages:
  Information: Output file 'Practica5.pin' created.
  Information: Output file 'Practica5.jed' created.

  Usercode:    
  Checksum:    D845



Summary:
                 Error Count = 0      Warning Count = 0

Completed Successfully at 13:56:33
