 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: Main                                Date:  5-10-2019, 10:11AM
Device Used: XC2C256-7-TQ144
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
50 /256 ( 20%) 98  /896  ( 11%) 82  /640  ( 13%) 37 /256 ( 14%) 21 /118 ( 18%)

** Function Block Resources **

Function Mcells   FB Inps  Pterms   IO       CTC      CTR      CTS      CTE     
Block    Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot Used/Tot
FB1      16/16*     2/40     2/56     0/ 6    1/1*     1/1*     0/1      0/1
FB2      16/16*    38/40*   49/56     2/ 8    1/1*     1/1*     1/1*     0/1
FB3       6/16     23/40    29/56     0/ 6    0/1      0/1      0/1      0/1
FB4       0/16      0/40     0/56     0/ 8    0/1      0/1      0/1      0/1
FB5       0/16      0/40     0/56     0/ 5    0/1      0/1      0/1      0/1
FB6       1/16      1/40     1/56     0/ 8    1/1*     0/1      0/1      0/1
FB7       0/16      0/40     0/56     0/ 8    0/1      0/1      0/1      0/1
FB8       0/16      0/40     0/56     0/ 8    0/1      0/1      0/1      0/1
FB9       0/16      0/40     0/56     0/ 8    0/1      0/1      0/1      0/1
FB10      0/16      0/40     0/56     0/ 9    0/1      0/1      0/1      0/1
FB11      2/16      1/40     1/56     1/ 8    1/1*     0/1      0/1      0/1
FB12      1/16      1/40     1/56     0/ 6    1/1*     0/1      0/1      0/1
FB13      0/16      0/40     0/56     0/ 8    0/1      0/1      0/1      0/1
FB14      2/16      8/40     3/56     2/ 8    0/1      0/1      0/1      0/1
FB15      0/16      0/40     0/56     0/ 7    0/1      0/1      0/1      0/1
FB16      6/16      8/40    12/56     6/ 7    0/1      0/1      0/1      0/1
         -----    -------  -------   -----    ---      ---      ---      ---
Total    50/256    82/640   98/896   11/118   5/16     2/16     1/16     0/16

CTC - Control Term Clock
CTR - Control Term Reset
CTS - Control Term Set
CTE - Control Term Output Enable

* - Resource is exhausted

** Global Control Resources **

GCK         GSR         GTS         DGE         
Used/Tot    Used/Tot    Used/Tot    Used/Tot    
1/3         0/1         0/4         0/1

Signal 'CLK50' mapped onto global clock net GCK2.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    9           9    |  I/O              :    17    108
Output        :   11          11    |  GCK/IO           :     1      3
Bidirectional :    0           0    |  GTS/IO           :     1      4
GCK           :    1           1    |  GSR/IO           :     1      1
GTS           :    0           0    |  CDR/IO           :     0      1
GSR           :    0           0    |  DGE/IO           :     1      1
                 ----        ----
        Total     21          21

End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'Main.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'CLK50' based upon the LOC
   constraint 'P38'. It is recommended that you declare this BUFG explicitedly
   in your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
*************************  Summary of Mapped Logic  ************************

** 11 Outputs **

Signal                  Total Total Bank Loc     Pin   Pin       Pin     I/O      I/O       Slew Reg     Reg Init
Name                    Pts   Inps               No.   Type      Use     STD      Style     Rate Use     State
BUSY                    2     5     2    FB2_1   2     GTS/I/O   O       LVCMOS18           FAST LATCH   RESET
TXD                     9     12    2    FB2_15  10    I/O       O       LVCMOS18           FAST         
EN_SEGMENT              0     0     2    FB11_16 130   I/O       O       LVCMOS18           FAST         
led                     0     0     1    FB14_4  69    I/O       O       LVCMOS18           FAST         
DISPLAY<0>              3     8     1    FB14_16 61    I/O       O       LVCMOS18           FAST         
DISPLAY<4>              3     8     1    FB16_5  60    I/O       O       LVCMOS18           FAST         
DISPLAY<3>              4     8     1    FB16_11 58    I/O       O       LVCMOS18           FAST         
DISPLAY<2>              2     8     1    FB16_12 57    I/O       O       LVCMOS18           FAST         
DISPLAY<6>              3     8     1    FB16_13 56    I/O       O       LVCMOS18           FAST         
DISPLAY<1>              3     8     1    FB16_15 54    I/O       O       LVCMOS18           FAST         
DISPLAY<5>              5     8     1    FB16_16 53    I/O       O       LVCMOS18           FAST         

** 39 Buried Nodes **

Signal                  Total Total Loc     Reg     Reg Init
Name                    Pts   Inps          Use     State
TX_CIRCUIT/divider<21>  0     0     FB1_1   DFF     RESET
TX_CIRCUIT/divider<20>  0     0     FB1_2   DFF     RESET
TX_CIRCUIT/start        2     2     FB1_3   DFF     RESET
TX_CIRCUIT/output<3>    1     1     FB1_4   DFF     RESET
TX_CIRCUIT/divider<19>  0     0     FB1_5   DFF     RESET
TX_CIRCUIT/output<4>    1     1     FB1_6   DFF     RESET
TX_CIRCUIT/divider<18>  0     0     FB1_7   DFF     RESET
TX_CIRCUIT/divider<17>  0     0     FB1_8   DFF     RESET
TX_CIRCUIT/divider<16>  0     0     FB1_9   DFF     RESET
TX_CIRCUIT/divider<15>  0     0     FB1_10  DFF     RESET
TX_CIRCUIT/divider<14>  0     0     FB1_11  DFF     RESET
TX_CIRCUIT/output<5>    1     1     FB1_12  DFF     RESET
TX_CIRCUIT/output<8>    1     1     FB1_13  DFF     RESET
TX_CIRCUIT/output<9>    1     1     FB1_14  DFF     RESET
TX_CIRCUIT/divider<13>  0     0     FB1_15  DFF     RESET
TX_CIRCUIT/divider<12>  0     0     FB1_16  DFF     RESET
TX_CIRCUIT/divider<9>   5     21    FB2_2   DFF     RESET
N_PZ_174                3     7     FB2_3           
N_PZ_208                2     13    FB2_4           
TX_CIRCUIT/divider<10>  6     17    FB2_5   DFF     RESET
TX_CIRCUIT/divider<8>   2     5     FB2_6   TFF     RESET
TX_CIRCUIT/divider<7>   2     4     FB2_7   TFF     RESET
TX_CIRCUIT/divider<6>   2     3     FB2_8   DFF     RESET
TX_CIRCUIT/count<1>     3     3     FB2_9   TFF     RESET
TX_CIRCUIT/count<2>     3     4     FB2_10  TFF     RESET
TX_CIRCUIT/count<3>     3     5     FB2_11  TFF     RESET
TX_CIRCUIT/divider<0>   3     19    FB2_12  DFF     RESET
TX_CIRCUIT/clk          3     18    FB2_13  TFF     RESET
TX_CIRCUIT/divider<11>  4     22    FB2_14  DFF     RESET
TX_CIRCUIT/count<0>     3     6     FB2_16  TFF     RESET
N_PZ_250                1     6     FB3_9           
TX_CIRCUIT/divider<4>   5     16    FB3_10  DFF     RESET
TX_CIRCUIT/divider<3>   6     20    FB3_11  DFF     RESET
TX_CIRCUIT/divider<2>   6     20    FB3_12  DFF     RESET
TX_CIRCUIT/divider<1>   6     20    FB3_13  DFF     RESET
TX_CIRCUIT/divider<5>   5     22    FB3_15  DFF     RESET
TX_CIRCUIT/output<6>    1     1     FB6_12  DFF     RESET
TX_CIRCUIT/output<7>    1     1     FB11_11 DFF     RESET
TX_CIRCUIT/output<2>    1     1     FB12_15 DFF     RESET

** 10 Inputs **

Signal                  Bank Loc     Pin   Pin       Pin     I/O      I/O
Name                                 No.   Type      Use     STD      Style
LOAD                    2    FB1_3   143   GSR/I/O   I       LVCMOS18 KPR
DATA<1>                 2    FB1_4   142   I/O       I       LVCMOS18 KPR
DATA<2>                 2    FB1_6   140   I/O       I       LVCMOS18 KPR
DATA<3>                 2    FB1_12  139   I/O       I       LVCMOS18 KPR
DATA<6>                 2    FB1_13  138   I/O       I       LVCMOS18 KPR
DATA<7>                 2    FB1_14  137   I/O       I       LVCMOS18 KPR
CLK50                   1    FB6_4   38    GCK/I/O   GCK     LVCMOS18 KPR
DATA<4>                 1    FB6_12  39    DGE/I/O   I       LVCMOS18 KPR
DATA<5>                 2    FB11_11 124   I/O       I       LVCMOS18 KPR
DATA<0>                 2    FB12_15 94    I/O       I       LVCMOS18 KPR

Legend:
Pin No.   - ~     - User Assigned
I/O Style - OD    - OpenDrain
          - PU    - Pullup
          - KPR   - Keeper
          - S     - SchmittTrigger
          - DG    - DataGate
Reg Use   - LATCH - Transparent latch
          - DFF   - D-flip-flop
          - DEFF  - D-flip-flop with clock enable
          - TFF   - T-flip-flop
          - TDFF  - Dual-edge-triggered T-flip-flop
          - DDFF  - Dual-edge-triggered flip-flop
          - DDEFF - Dual-edge-triggered flip-flop with clock enable
          /S (after any above flop/latch type) indicates initial state is Set
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
              VRF - Vref
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               2/38
Number of function block control terms used/remaining:        2/2
Number of PLA product terms used/remaining:                   2/54
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
TX_CIRCUIT/divider<21>        0     FB1_1        (b)     (b)               
TX_CIRCUIT/divider<20>        0     FB1_2        (b)     (b)               
TX_CIRCUIT/start              2     FB1_3   143  GSR/I/O I      +   +      
TX_CIRCUIT/output<3>          1     FB1_4   142  I/O     I      +          
TX_CIRCUIT/divider<19>        0     FB1_5        (b)     (b)               
TX_CIRCUIT/output<4>          1     FB1_6   140  I/O     I      +          
TX_CIRCUIT/divider<18>        0     FB1_7        (b)     (b)               
TX_CIRCUIT/divider<17>        0     FB1_8        (b)     (b)               
TX_CIRCUIT/divider<16>        0     FB1_9        (b)     (b)               
TX_CIRCUIT/divider<15>        0     FB1_10       (b)     (b)               
TX_CIRCUIT/divider<14>        0     FB1_11       (b)     (b)               
TX_CIRCUIT/output<5>          1     FB1_12  139  I/O     I      +          
TX_CIRCUIT/output<8>          1     FB1_13  138  I/O     I      +          
TX_CIRCUIT/output<9>          1     FB1_14  137  I/O     I      +          
TX_CIRCUIT/divider<13>        0     FB1_15       (b)     (b)               
TX_CIRCUIT/divider<12>        0     FB1_16       (b)     (b)               

Signals Used by Logic in Function Block
  1: BUSY               2: LOAD             

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
TX_CIRCUIT/divider<21> 
                  ........................................ 0       
TX_CIRCUIT/divider<20> 
                  ........................................ 0       
TX_CIRCUIT/start  XX...................................... 2       
TX_CIRCUIT/divider<19> 
                  ........................................ 0       
TX_CIRCUIT/divider<18> 
                  ........................................ 0       
TX_CIRCUIT/divider<17> 
                  ........................................ 0       
TX_CIRCUIT/divider<16> 
                  ........................................ 0       
TX_CIRCUIT/divider<15> 
                  ........................................ 0       
TX_CIRCUIT/divider<14> 
                  ........................................ 0       
TX_CIRCUIT/divider<13> 
                  ........................................ 0       
TX_CIRCUIT/divider<12> 
                  ........................................ 0       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB2  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               38/2
Number of function block control terms used/remaining:        3/1
Number of PLA product terms used/remaining:                   49/7
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
BUSY                          2     FB2_1   2    GTS/I/O O              +  
TX_CIRCUIT/divider<9>         5     FB2_2        (b)     (b)               
N_PZ_174                      3     FB2_3   3    GTS/I/O (b)               
N_PZ_208                      2     FB2_4   4    I/O     (b)               
TX_CIRCUIT/divider<10>        6     FB2_5   5    GTS/I/O (b)               
TX_CIRCUIT/divider<8>         2     FB2_6        (b)     (b)               
TX_CIRCUIT/divider<7>         2     FB2_7        (b)     (b)               
TX_CIRCUIT/divider<6>         2     FB2_8        (b)     (b)               
TX_CIRCUIT/count<1>           3     FB2_9        (b)     (b)    +   +      
TX_CIRCUIT/count<2>           3     FB2_10       (b)     (b)    +   +      
TX_CIRCUIT/count<3>           3     FB2_11       (b)     (b)    +   +      
TX_CIRCUIT/divider<0>         3     FB2_12  6    GTS/I/O (b)               
TX_CIRCUIT/clk                3     FB2_13  7    I/O     (b)               
TX_CIRCUIT/divider<11>        4     FB2_14  9    I/O     (b)               
TXD                           9     FB2_15  10   I/O     O                 
TX_CIRCUIT/count<0>           3     FB2_16       (b)     (b)    +   +      

Signals Used by Logic in Function Block
  1: N_PZ_174                14: TX_CIRCUIT/divider<14>  27: TX_CIRCUIT/divider<7> 
  2: N_PZ_208                15: TX_CIRCUIT/divider<15>  28: TX_CIRCUIT/divider<8> 
  3: N_PZ_250                16: TX_CIRCUIT/divider<16>  29: TX_CIRCUIT/divider<9> 
  4: TX_CIRCUIT/clk          17: TX_CIRCUIT/divider<17>  30: TX_CIRCUIT/output<2> 
  5: TX_CIRCUIT/count<0>     18: TX_CIRCUIT/divider<18>  31: TX_CIRCUIT/output<3> 
  6: TX_CIRCUIT/count<1>     19: TX_CIRCUIT/divider<19>  32: TX_CIRCUIT/output<4> 
  7: TX_CIRCUIT/count<2>     20: TX_CIRCUIT/divider<20>  33: TX_CIRCUIT/output<5> 
  8: TX_CIRCUIT/count<3>     21: TX_CIRCUIT/divider<21>  34: TX_CIRCUIT/output<6> 
  9: TX_CIRCUIT/divider<0>   22: TX_CIRCUIT/divider<2>   35: TX_CIRCUIT/output<7> 
 10: TX_CIRCUIT/divider<10>  23: TX_CIRCUIT/divider<3>   36: TX_CIRCUIT/output<8> 
 11: TX_CIRCUIT/divider<11>  24: TX_CIRCUIT/divider<4>   37: TX_CIRCUIT/output<9> 
 12: TX_CIRCUIT/divider<12>  25: TX_CIRCUIT/divider<5>   38: TX_CIRCUIT/start 
 13: TX_CIRCUIT/divider<13>  26: TX_CIRCUIT/divider<6>  

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
BUSY              ....XXXX.............................X.. 5       
TX_CIRCUIT/divider<9> 
                  .XX......X.XXXXXXXXXXXXXXXXXX........... 21      
N_PZ_174          .........XX.............XXXXX........... 7       
N_PZ_208          .........XXXXXXXXXXXX.......X........... 13      
TX_CIRCUIT/divider<10> 
                  ..X......XXXXXXXXXXXX....XXXX........... 17      
TX_CIRCUIT/divider<8> 
                  .XX......................XXX............ 5       
TX_CIRCUIT/divider<7> 
                  .XX......................XX............. 4       
TX_CIRCUIT/divider<6> 
                  .XX......................X.............. 3       
TX_CIRCUIT/count<1> 
                  ...XX................................X.. 3       
TX_CIRCUIT/count<2> 
                  ...XXX...............................X.. 4       
TX_CIRCUIT/count<3> 
                  ...XXXX..............................X.. 5       
TX_CIRCUIT/divider<0> 
                  X.......XX.XXXXXXXXXXXXX.XXX............ 19      
TX_CIRCUIT/clk    X........X.XXXXXXXXXXXXX.XXX............ 18      
TX_CIRCUIT/divider<11> 
                  XXX......XXXXXXXXXXXXXXX.XXXX........... 22      
TXD               ....XXXX.....................XXXXXXXX... 12      
TX_CIRCUIT/count<0> 
                  ...XXXXX.............................X.. 6       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB3  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               23/17
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   29/27
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB3_1   136  I/O           
(unused)                      0     FB3_2   135  I/O           
(unused)                      0     FB3_3   134  I/O           
(unused)                      0     FB3_4        (b)           
(unused)                      0     FB3_5   133  I/O           
(unused)                      0     FB3_6        (b)           
(unused)                      0     FB3_7        (b)           
(unused)                      0     FB3_8        (b)           
N_PZ_250                      1     FB3_9        (b)     (b)               
TX_CIRCUIT/divider<4>         5     FB3_10       (b)     (b)               
TX_CIRCUIT/divider<3>         6     FB3_11       (b)     (b)               
TX_CIRCUIT/divider<2>         6     FB3_12       (b)     (b)               
TX_CIRCUIT/divider<1>         6     FB3_13       (b)     (b)               
(unused)                      0     FB3_14  132  I/O           
TX_CIRCUIT/divider<5>         5     FB3_15       (b)     (b)               
(unused)                      0     FB3_16  131  I/O           

Signals Used by Logic in Function Block
  1: N_PZ_174                 9: TX_CIRCUIT/divider<15>  17: TX_CIRCUIT/divider<2> 
  2: N_PZ_208                10: TX_CIRCUIT/divider<16>  18: TX_CIRCUIT/divider<3> 
  3: N_PZ_250                11: TX_CIRCUIT/divider<17>  19: TX_CIRCUIT/divider<4> 
  4: TX_CIRCUIT/divider<0>   12: TX_CIRCUIT/divider<18>  20: TX_CIRCUIT/divider<5> 
  5: TX_CIRCUIT/divider<10>  13: TX_CIRCUIT/divider<19>  21: TX_CIRCUIT/divider<6> 
  6: TX_CIRCUIT/divider<12>  14: TX_CIRCUIT/divider<1>   22: TX_CIRCUIT/divider<7> 
  7: TX_CIRCUIT/divider<13>  15: TX_CIRCUIT/divider<20>  23: TX_CIRCUIT/divider<8> 
  8: TX_CIRCUIT/divider<14>  16: TX_CIRCUIT/divider<21> 

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
N_PZ_250          ...X.........X..XXXX.................... 6       
TX_CIRCUIT/divider<4> 
                  X..X.XXXXXXXXXXXXXX..................... 16      
TX_CIRCUIT/divider<3> 
                  X..XXXXXXXXXXXXXXXX.XXX................. 20      
TX_CIRCUIT/divider<2> 
                  X..XXXXXXXXXXXXXXXX.XXX................. 20      
TX_CIRCUIT/divider<1> 
                  X..XXXXXXXXXXXXXXXX.XXX................. 20      
TX_CIRCUIT/divider<5> 
                  .XXXXXXXXXXXXXXXXXXXXXX................. 22      
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB4  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB4_1   11   I/O           
(unused)                      0     FB4_2   12   I/O           
(unused)                      0     FB4_3   13   I/O           
(unused)                      0     FB4_4   14   I/O           
(unused)                      0     FB4_5   15   I/O           
(unused)                      0     FB4_6   16   I/O           
(unused)                      0     FB4_7        (b)           
(unused)                      0     FB4_8        (b)           
(unused)                      0     FB4_9        (b)           
(unused)                      0     FB4_10       (b)           
(unused)                      0     FB4_11       (b)           
(unused)                      0     FB4_12  17   I/O           
(unused)                      0     FB4_13       (b)           
(unused)                      0     FB4_14  18   I/O           
(unused)                      0     FB4_15       (b)           
(unused)                      0     FB4_16       (b)           
*********************************** FB5  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB5_1        (b)           
(unused)                      0     FB5_2   33   I/O           
(unused)                      0     FB5_3        (b)           
(unused)                      0     FB5_4   32   GCK/I/O       
(unused)                      0     FB5_5   31   I/O           
(unused)                      0     FB5_6   30   GCK/I/O       
(unused)                      0     FB5_7        (b)           
(unused)                      0     FB5_8        (b)           
(unused)                      0     FB5_9        (b)           
(unused)                      0     FB5_10       (b)           
(unused)                      0     FB5_11       (b)           
(unused)                      0     FB5_12       (b)           
(unused)                      0     FB5_13       (b)           
(unused)                      0     FB5_14  28   I/O           
(unused)                      0     FB5_15       (b)           
(unused)                      0     FB5_16       (b)           
*********************************** FB6  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               1/39
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   1/55
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB6_1   34   I/O           
(unused)                      0     FB6_2   35   CDR/I/O       
(unused)                      0     FB6_3        (b)           
(unused)                      0     FB6_4   38   GCK/I/O GCK   
(unused)                      0     FB6_5        (b)           
(unused)                      0     FB6_6        (b)           
(unused)                      0     FB6_7        (b)           
(unused)                      0     FB6_8        (b)           
(unused)                      0     FB6_9        (b)           
(unused)                      0     FB6_10       (b)           
(unused)                      0     FB6_11       (b)           
TX_CIRCUIT/output<6>          1     FB6_12  39   DGE/I/O I      +          
(unused)                      0     FB6_13  40   I/O           
(unused)                      0     FB6_14  41   I/O           
(unused)                      0     FB6_15  42   I/O           
(unused)                      0     FB6_16  43   I/O           

Signals Used by Logic in Function Block
  1: LOAD             

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB7  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB7_1        (b)           
(unused)                      0     FB7_2        (b)           
(unused)                      0     FB7_3        (b)           
(unused)                      0     FB7_4        (b)           
(unused)                      0     FB7_5   26   I/O           
(unused)                      0     FB7_6   25   I/O           
(unused)                      0     FB7_7        (b)           
(unused)                      0     FB7_8        (b)           
(unused)                      0     FB7_9        (b)           
(unused)                      0     FB7_10       (b)           
(unused)                      0     FB7_11  24   I/O           
(unused)                      0     FB7_12  23   I/O           
(unused)                      0     FB7_13  22   I/O           
(unused)                      0     FB7_14  21   I/O           
(unused)                      0     FB7_15  20   I/O           
(unused)                      0     FB7_16  19   I/O           
*********************************** FB8  ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB8_1   44   I/O           
(unused)                      0     FB8_2   45   I/O           
(unused)                      0     FB8_3   46   I/O           
(unused)                      0     FB8_4        (b)           
(unused)                      0     FB8_5   48   I/O           
(unused)                      0     FB8_6   49   I/O           
(unused)                      0     FB8_7        (b)           
(unused)                      0     FB8_8        (b)           
(unused)                      0     FB8_9        (b)           
(unused)                      0     FB8_10       (b)           
(unused)                      0     FB8_11  50   I/O           
(unused)                      0     FB8_12  51   I/O           
(unused)                      0     FB8_13  52   I/O           
(unused)                      0     FB8_14       (b)           
(unused)                      0     FB8_15       (b)           
(unused)                      0     FB8_16       (b)           
*********************************** FB9  ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB9_1   112  I/O           
(unused)                      0     FB9_2   113  I/O           
(unused)                      0     FB9_3        (b)           
(unused)                      0     FB9_4   114  I/O           
(unused)                      0     FB9_5        (b)           
(unused)                      0     FB9_6   115  I/O           
(unused)                      0     FB9_7        (b)           
(unused)                      0     FB9_8        (b)           
(unused)                      0     FB9_9        (b)           
(unused)                      0     FB9_10       (b)           
(unused)                      0     FB9_11       (b)           
(unused)                      0     FB9_12  116  I/O           
(unused)                      0     FB9_13  117  I/O           
(unused)                      0     FB9_14  118  I/O           
(unused)                      0     FB9_15  119  I/O           
(unused)                      0     FB9_16       (b)           
*********************************** FB10 ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB10_1  111  I/O           
(unused)                      0     FB10_2  110  I/O           
(unused)                      0     FB10_3  107  I/O           
(unused)                      0     FB10_4  106  I/O           
(unused)                      0     FB10_5  105  I/O           
(unused)                      0     FB10_6  104  I/O           
(unused)                      0     FB10_7       (b)           
(unused)                      0     FB10_8       (b)           
(unused)                      0     FB10_9       (b)           
(unused)                      0     FB10_10      (b)           
(unused)                      0     FB10_11      (b)           
(unused)                      0     FB10_12 103  I/O           
(unused)                      0     FB10_13      (b)           
(unused)                      0     FB10_14 102  I/O           
(unused)                      0     FB10_15      (b)           
(unused)                      0     FB10_16 101  I/O           
*********************************** FB11 ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               1/39
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   1/55
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB11_1       (b)           
(unused)                      0     FB11_2       (b)           
(unused)                      0     FB11_3       (b)           
(unused)                      0     FB11_4       (b)           
(unused)                      0     FB11_5  120  I/O           
(unused)                      0     FB11_6  121  I/O           
(unused)                      0     FB11_7       (b)           
(unused)                      0     FB11_8       (b)           
(unused)                      0     FB11_9       (b)           
(unused)                      0     FB11_10      (b)           
TX_CIRCUIT/output<7>          1     FB11_11 124  I/O     I      +          
(unused)                      0     FB11_12 125  I/O           
(unused)                      0     FB11_13 126  I/O           
(unused)                      0     FB11_14 128  I/O           
(unused)                      0     FB11_15 129  I/O           
EN_SEGMENT                    0     FB11_16 130  I/O     O                 

Signals Used by Logic in Function Block
  1: LOAD             

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
EN_SEGMENT        ........................................ 0       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB12 ***********************************
This function block is part of I/O Bank number:               2
Number of function block inputs used/remaining:               1/39
Number of function block control terms used/remaining:        1/3
Number of PLA product terms used/remaining:                   1/55
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB12_1       (b)           
(unused)                      0     FB12_2  100  I/O           
(unused)                      0     FB12_3       (b)           
(unused)                      0     FB12_4       (b)           
(unused)                      0     FB12_5       (b)           
(unused)                      0     FB12_6       (b)           
(unused)                      0     FB12_7       (b)           
(unused)                      0     FB12_8       (b)           
(unused)                      0     FB12_9       (b)           
(unused)                      0     FB12_10      (b)           
(unused)                      0     FB12_11 98   I/O           
(unused)                      0     FB12_12 97   I/O           
(unused)                      0     FB12_13 96   I/O           
(unused)                      0     FB12_14 95   I/O           
TX_CIRCUIT/output<2>          1     FB12_15 94   I/O     I      +          
(unused)                      0     FB12_16      (b)           

Signals Used by Logic in Function Block
  1: LOAD             

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB13 ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB13_1  75   I/O           
(unused)                      0     FB13_2  76   I/O           
(unused)                      0     FB13_3  77   I/O           
(unused)                      0     FB13_4       (b)           
(unused)                      0     FB13_5  78   I/O           
(unused)                      0     FB13_6  79   I/O           
(unused)                      0     FB13_7       (b)           
(unused)                      0     FB13_8       (b)           
(unused)                      0     FB13_9       (b)           
(unused)                      0     FB13_10      (b)           
(unused)                      0     FB13_11      (b)           
(unused)                      0     FB13_12 80   I/O           
(unused)                      0     FB13_13 81   I/O           
(unused)                      0     FB13_14 82   I/O           
(unused)                      0     FB13_15      (b)           
(unused)                      0     FB13_16      (b)           
*********************************** FB14 ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               8/32
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   3/53
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB14_1  74   I/O           
(unused)                      0     FB14_2  71   I/O           
(unused)                      0     FB14_3  70   I/O           
led                           0     FB14_4  69   I/O     O                 
(unused)                      0     FB14_5       (b)           
(unused)                      0     FB14_6  68   I/O           
(unused)                      0     FB14_7       (b)           
(unused)                      0     FB14_8       (b)           
(unused)                      0     FB14_9       (b)           
(unused)                      0     FB14_10      (b)           
(unused)                      0     FB14_11      (b)           
(unused)                      0     FB14_12      (b)           
(unused)                      0     FB14_13 66   I/O           
(unused)                      0     FB14_14 64   I/O           
(unused)                      0     FB14_15      (b)           
DISPLAY<0>                    3     FB14_16 61   I/O     O                 

Signals Used by Logic in Function Block
  1: DATA<0>            4: DATA<3>            7: DATA<6> 
  2: DATA<1>            5: DATA<4>            8: DATA<7> 
  3: DATA<2>            6: DATA<5>          

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
led               ........................................ 0       
DISPLAY<0>        XXXXXXXX................................ 8       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*********************************** FB15 ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               0/40
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   0/56
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB15_1       (b)           
(unused)                      0     FB15_2  83   I/O           
(unused)                      0     FB15_3       (b)           
(unused)                      0     FB15_4       (b)           
(unused)                      0     FB15_5       (b)           
(unused)                      0     FB15_6       (b)           
(unused)                      0     FB15_7       (b)           
(unused)                      0     FB15_8       (b)           
(unused)                      0     FB15_9       (b)           
(unused)                      0     FB15_10      (b)           
(unused)                      0     FB15_11 85   I/O           
(unused)                      0     FB15_12 86   I/O           
(unused)                      0     FB15_13 87   I/O           
(unused)                      0     FB15_14 88   I/O           
(unused)                      0     FB15_15 91   I/O           
(unused)                      0     FB15_16 92   I/O           
*********************************** FB16 ***********************************
This function block is part of I/O Bank number:               1
Number of function block inputs used/remaining:               8/32
Number of function block control terms used/remaining:        0/4
Number of PLA product terms used/remaining:                   12/44
Signal                        Total Loc     Pin  Pin     Pin   CTC CTR CTS CTE
Name                          Pt            No.  Type    Use   
(unused)                      0     FB16_1       (b)           
(unused)                      0     FB16_2       (b)           
(unused)                      0     FB16_3       (b)           
(unused)                      0     FB16_4       (b)           
DISPLAY<4>                    3     FB16_5  60   I/O     O                 
(unused)                      0     FB16_6  59   I/O           
(unused)                      0     FB16_7       (b)           
(unused)                      0     FB16_8       (b)           
(unused)                      0     FB16_9       (b)           
(unused)                      0     FB16_10      (b)           
DISPLAY<3>                    4     FB16_11 58   I/O     O                 
DISPLAY<2>                    2     FB16_12 57   I/O     O                 
DISPLAY<6>                    3     FB16_13 56   I/O     O                 
(unused)                      0     FB16_14      (b)           
DISPLAY<1>                    3     FB16_15 54   I/O     O                 
DISPLAY<5>                    5     FB16_16 53   I/O     O                 

Signals Used by Logic in Function Block
  1: DATA<0>            4: DATA<3>            7: DATA<6> 
  2: DATA<1>            5: DATA<4>            8: DATA<7> 
  3: DATA<2>            6: DATA<5>          

Signal                     1         2         3         4 FB      
Name             0----+----0----+----0----+----0----+----0 Inputs  
DISPLAY<4>        XXXXXXXX................................ 8       
DISPLAY<3>        XXXXXXXX................................ 8       
DISPLAY<2>        XXXXXXXX................................ 8       
DISPLAY<6>        XXXXXXXX................................ 8       
DISPLAY<1>        XXXXXXXX................................ 8       
DISPLAY<5>        XXXXXXXX................................ 8       
                 0----+----1----+----2----+----3----+----4
                           0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********

LDCP_BUSY: LDCP port map (BUSY,'0',,'0',TX_CIRCUIT/start);
BUSY_G <= (NOT TX_CIRCUIT/count(0) AND TX_CIRCUIT/count(1) AND 
	NOT TX_CIRCUIT/count(2) AND TX_CIRCUIT/count(3));


DISPLAY(0) <= NOT (((DATA(7) AND DATA(6) AND DATA(3) AND DATA(2) AND 
	DATA(4) AND DATA(5) AND NOT DATA(1))
	OR (DATA(7) AND DATA(6) AND DATA(3) AND NOT DATA(2) AND 
	DATA(0) AND DATA(4) AND DATA(5))
	OR (DATA(7) AND DATA(6) AND DATA(3) AND NOT DATA(2) AND 
	DATA(4) AND DATA(5) AND DATA(1))));


DISPLAY(1) <= NOT (((DATA(7) AND DATA(6) AND DATA(3) AND NOT DATA(2) AND 
	DATA(0) AND DATA(4) AND DATA(5))
	OR (DATA(7) AND DATA(6) AND DATA(3) AND NOT DATA(2) AND 
	DATA(4) AND DATA(5) AND DATA(1))
	OR (DATA(7) AND DATA(6) AND DATA(3) AND DATA(2) AND 
	DATA(0) AND NOT DATA(4) AND NOT DATA(5) AND DATA(1))));


DISPLAY(2) <= NOT (((DATA(7) AND DATA(6) AND DATA(3) AND DATA(0) AND 
	DATA(4) AND DATA(5) AND NOT DATA(1))
	OR (DATA(7) AND DATA(6) AND DATA(3) AND DATA(2) AND 
	DATA(0) AND NOT DATA(4) AND NOT DATA(5) AND DATA(1))));


DISPLAY(3) <= NOT (((DATA(7) AND DATA(6) AND DATA(3) AND DATA(2) AND 
	DATA(4) AND DATA(5) AND NOT DATA(1))
	OR (DATA(7) AND DATA(6) AND DATA(3) AND DATA(2) AND 
	DATA(0) AND NOT DATA(4) AND NOT DATA(5) AND DATA(1))
	OR (DATA(7) AND DATA(6) AND DATA(3) AND NOT DATA(2) AND 
	DATA(0) AND DATA(4) AND DATA(5) AND NOT DATA(1))
	OR (DATA(7) AND DATA(6) AND DATA(3) AND NOT DATA(2) AND 
	NOT DATA(0) AND DATA(4) AND DATA(5) AND DATA(1))));


DISPLAY(4) <= NOT (((DATA(7) AND DATA(6) AND DATA(3) AND NOT DATA(0) AND 
	DATA(4) AND DATA(5))
	OR (DATA(7) AND DATA(6) AND DATA(3) AND NOT DATA(2) AND 
	DATA(0) AND DATA(4) AND DATA(5))
	OR (DATA(7) AND DATA(6) AND DATA(3) AND DATA(2) AND 
	DATA(0) AND NOT DATA(4) AND NOT DATA(5) AND DATA(1))));


DISPLAY(5) <= NOT (((DATA(7) AND DATA(6) AND DATA(3) AND DATA(2) AND 
	NOT DATA(0) AND DATA(4) AND DATA(5))
	OR (DATA(7) AND DATA(6) AND DATA(3) AND DATA(2) AND 
	DATA(4) AND DATA(5) AND NOT DATA(1))
	OR (DATA(7) AND DATA(6) AND DATA(3) AND NOT DATA(0) AND 
	DATA(4) AND DATA(5) AND NOT DATA(1))
	OR (DATA(7) AND DATA(6) AND DATA(3) AND DATA(2) AND 
	DATA(0) AND NOT DATA(4) AND NOT DATA(5) AND DATA(1))
	OR (DATA(7) AND DATA(6) AND DATA(3) AND NOT DATA(2) AND 
	DATA(0) AND DATA(4) AND DATA(5) AND DATA(1))));


DISPLAY(6) <= NOT (((DATA(7) AND DATA(6) AND DATA(3) AND DATA(4) AND 
	DATA(5) AND NOT DATA(1))
	OR (DATA(7) AND DATA(6) AND DATA(3) AND DATA(2) AND 
	DATA(0) AND NOT DATA(4) AND NOT DATA(5) AND DATA(1))
	OR (DATA(7) AND DATA(6) AND DATA(3) AND NOT DATA(2) AND 
	NOT DATA(0) AND DATA(4) AND DATA(5) AND DATA(1))));


EN_SEGMENT <= '0';


N_PZ_174 <= ((NOT TX_CIRCUIT/divider(11))
	OR (NOT TX_CIRCUIT/divider(10) AND NOT TX_CIRCUIT/divider(9))
	OR (NOT TX_CIRCUIT/divider(10) AND NOT TX_CIRCUIT/divider(5) AND 
	NOT TX_CIRCUIT/divider(6) AND NOT TX_CIRCUIT/divider(7) AND NOT TX_CIRCUIT/divider(8)));


N_PZ_208 <= ((NOT TX_CIRCUIT/divider(11) AND NOT TX_CIRCUIT/divider(12) AND 
	NOT TX_CIRCUIT/divider(13) AND NOT TX_CIRCUIT/divider(14) AND NOT TX_CIRCUIT/divider(15) AND 
	NOT TX_CIRCUIT/divider(16) AND NOT TX_CIRCUIT/divider(17) AND NOT TX_CIRCUIT/divider(18) AND 
	NOT TX_CIRCUIT/divider(19) AND NOT TX_CIRCUIT/divider(20) AND NOT TX_CIRCUIT/divider(21))
	OR (NOT TX_CIRCUIT/divider(10) AND NOT TX_CIRCUIT/divider(12) AND 
	NOT TX_CIRCUIT/divider(13) AND NOT TX_CIRCUIT/divider(14) AND NOT TX_CIRCUIT/divider(15) AND 
	NOT TX_CIRCUIT/divider(16) AND NOT TX_CIRCUIT/divider(17) AND NOT TX_CIRCUIT/divider(18) AND 
	NOT TX_CIRCUIT/divider(19) AND NOT TX_CIRCUIT/divider(20) AND NOT TX_CIRCUIT/divider(21) AND 
	NOT TX_CIRCUIT/divider(9)));


N_PZ_250 <= (TX_CIRCUIT/divider(5) AND TX_CIRCUIT/divider(2) AND 
	TX_CIRCUIT/divider(0) AND TX_CIRCUIT/divider(4) AND TX_CIRCUIT/divider(3) AND 
	TX_CIRCUIT/divider(1));


TXD <= (NOT TX_CIRCUIT/count(0) AND NOT TX_CIRCUIT/count(2))
	XOR ((TX_CIRCUIT/count(0) AND TX_CIRCUIT/count(1) AND 
	TX_CIRCUIT/count(2) AND NOT TX_CIRCUIT/count(3) AND TX_CIRCUIT/output(7))
	OR (TX_CIRCUIT/count(0) AND TX_CIRCUIT/count(1) AND 
	NOT TX_CIRCUIT/count(2) AND NOT TX_CIRCUIT/count(3) AND TX_CIRCUIT/output(3))
	OR (TX_CIRCUIT/count(0) AND NOT TX_CIRCUIT/count(1) AND 
	TX_CIRCUIT/count(2) AND NOT TX_CIRCUIT/count(3) AND TX_CIRCUIT/output(5))
	OR (TX_CIRCUIT/count(0) AND NOT TX_CIRCUIT/count(1) AND 
	NOT TX_CIRCUIT/count(2) AND TX_CIRCUIT/count(3) AND TX_CIRCUIT/output(9))
	OR (NOT TX_CIRCUIT/count(0) AND TX_CIRCUIT/count(1) AND 
	TX_CIRCUIT/count(2) AND NOT TX_CIRCUIT/count(3) AND TX_CIRCUIT/output(6))
	OR (NOT TX_CIRCUIT/count(0) AND TX_CIRCUIT/count(1) AND 
	NOT TX_CIRCUIT/count(2) AND NOT TX_CIRCUIT/count(3) AND NOT TX_CIRCUIT/output(2))
	OR (NOT TX_CIRCUIT/count(0) AND NOT TX_CIRCUIT/count(1) AND 
	TX_CIRCUIT/count(2) AND NOT TX_CIRCUIT/count(3) AND TX_CIRCUIT/output(4))
	OR (NOT TX_CIRCUIT/count(0) AND NOT TX_CIRCUIT/count(1) AND 
	NOT TX_CIRCUIT/count(2) AND TX_CIRCUIT/count(3) AND NOT TX_CIRCUIT/output(8)));

FTCPE_TX_CIRCUIT/clk: FTCPE port map (TX_CIRCUIT/clk,TX_CIRCUIT/clk_T,CLK50,'0','0','1');
TX_CIRCUIT/clk_T <= NOT (((NOT TX_CIRCUIT/divider(12) AND NOT TX_CIRCUIT/divider(13) AND 
	NOT TX_CIRCUIT/divider(14) AND NOT TX_CIRCUIT/divider(15) AND NOT TX_CIRCUIT/divider(16) AND 
	NOT TX_CIRCUIT/divider(17) AND NOT TX_CIRCUIT/divider(18) AND NOT TX_CIRCUIT/divider(19) AND 
	NOT TX_CIRCUIT/divider(20) AND NOT TX_CIRCUIT/divider(21) AND N_PZ_174)
	OR (NOT TX_CIRCUIT/divider(10) AND NOT TX_CIRCUIT/divider(12) AND 
	NOT TX_CIRCUIT/divider(13) AND NOT TX_CIRCUIT/divider(14) AND NOT TX_CIRCUIT/divider(15) AND 
	NOT TX_CIRCUIT/divider(16) AND NOT TX_CIRCUIT/divider(17) AND NOT TX_CIRCUIT/divider(18) AND 
	NOT TX_CIRCUIT/divider(19) AND NOT TX_CIRCUIT/divider(20) AND NOT TX_CIRCUIT/divider(21) AND 
	NOT TX_CIRCUIT/divider(2) AND NOT TX_CIRCUIT/divider(4) AND NOT TX_CIRCUIT/divider(6) AND 
	NOT TX_CIRCUIT/divider(7) AND NOT TX_CIRCUIT/divider(8))
	OR (NOT TX_CIRCUIT/divider(10) AND NOT TX_CIRCUIT/divider(12) AND 
	NOT TX_CIRCUIT/divider(13) AND NOT TX_CIRCUIT/divider(14) AND NOT TX_CIRCUIT/divider(15) AND 
	NOT TX_CIRCUIT/divider(16) AND NOT TX_CIRCUIT/divider(17) AND NOT TX_CIRCUIT/divider(18) AND 
	NOT TX_CIRCUIT/divider(19) AND NOT TX_CIRCUIT/divider(20) AND NOT TX_CIRCUIT/divider(21) AND 
	NOT TX_CIRCUIT/divider(4) AND NOT TX_CIRCUIT/divider(3) AND NOT TX_CIRCUIT/divider(6) AND 
	NOT TX_CIRCUIT/divider(7) AND NOT TX_CIRCUIT/divider(8))));

FTCPE_TX_CIRCUIT/count0: FTCPE port map (TX_CIRCUIT/count(0),TX_CIRCUIT/count_T(0),TX_CIRCUIT/clk,TX_CIRCUIT/start,'0','1');
TX_CIRCUIT/count_T(0) <= NOT ((NOT TX_CIRCUIT/count(0) AND TX_CIRCUIT/count(1) AND 
	NOT TX_CIRCUIT/count(2) AND TX_CIRCUIT/count(3)));

FTCPE_TX_CIRCUIT/count1: FTCPE port map (TX_CIRCUIT/count(1),TX_CIRCUIT/count(0),TX_CIRCUIT/clk,TX_CIRCUIT/start,'0','1');

FTCPE_TX_CIRCUIT/count2: FTCPE port map (TX_CIRCUIT/count(2),TX_CIRCUIT/count_T(2),TX_CIRCUIT/clk,TX_CIRCUIT/start,'0','1');
TX_CIRCUIT/count_T(2) <= (TX_CIRCUIT/count(0) AND TX_CIRCUIT/count(1));

FTCPE_TX_CIRCUIT/count3: FTCPE port map (TX_CIRCUIT/count(3),TX_CIRCUIT/count_T(3),TX_CIRCUIT/clk,TX_CIRCUIT/start,'0','1');
TX_CIRCUIT/count_T(3) <= (TX_CIRCUIT/count(0) AND TX_CIRCUIT/count(1) AND 
	TX_CIRCUIT/count(2));

FDCPE_TX_CIRCUIT/divider0: FDCPE port map (TX_CIRCUIT/divider(0),TX_CIRCUIT/divider_D(0),CLK50,'0','0','1');
TX_CIRCUIT/divider_D(0) <= ((NOT TX_CIRCUIT/divider(12) AND NOT TX_CIRCUIT/divider(13) AND 
	NOT TX_CIRCUIT/divider(14) AND NOT TX_CIRCUIT/divider(15) AND NOT TX_CIRCUIT/divider(16) AND 
	NOT TX_CIRCUIT/divider(17) AND NOT TX_CIRCUIT/divider(18) AND NOT TX_CIRCUIT/divider(19) AND 
	NOT TX_CIRCUIT/divider(20) AND NOT TX_CIRCUIT/divider(21) AND N_PZ_174 AND 
	NOT TX_CIRCUIT/divider(0))
	OR (NOT TX_CIRCUIT/divider(10) AND NOT TX_CIRCUIT/divider(12) AND 
	NOT TX_CIRCUIT/divider(13) AND NOT TX_CIRCUIT/divider(14) AND NOT TX_CIRCUIT/divider(15) AND 
	NOT TX_CIRCUIT/divider(16) AND NOT TX_CIRCUIT/divider(17) AND NOT TX_CIRCUIT/divider(18) AND 
	NOT TX_CIRCUIT/divider(19) AND NOT TX_CIRCUIT/divider(20) AND NOT TX_CIRCUIT/divider(21) AND 
	NOT TX_CIRCUIT/divider(2) AND NOT TX_CIRCUIT/divider(0) AND NOT TX_CIRCUIT/divider(4) AND 
	NOT TX_CIRCUIT/divider(6) AND NOT TX_CIRCUIT/divider(7) AND NOT TX_CIRCUIT/divider(8))
	OR (NOT TX_CIRCUIT/divider(10) AND NOT TX_CIRCUIT/divider(12) AND 
	NOT TX_CIRCUIT/divider(13) AND NOT TX_CIRCUIT/divider(14) AND NOT TX_CIRCUIT/divider(15) AND 
	NOT TX_CIRCUIT/divider(16) AND NOT TX_CIRCUIT/divider(17) AND NOT TX_CIRCUIT/divider(18) AND 
	NOT TX_CIRCUIT/divider(19) AND NOT TX_CIRCUIT/divider(20) AND NOT TX_CIRCUIT/divider(21) AND 
	NOT TX_CIRCUIT/divider(0) AND NOT TX_CIRCUIT/divider(4) AND NOT TX_CIRCUIT/divider(3) AND 
	NOT TX_CIRCUIT/divider(6) AND NOT TX_CIRCUIT/divider(7) AND NOT TX_CIRCUIT/divider(8)));

FDCPE_TX_CIRCUIT/divider1: FDCPE port map (TX_CIRCUIT/divider(1),TX_CIRCUIT/divider_D(1),CLK50,'0','0','1');
TX_CIRCUIT/divider_D(1) <= ((NOT TX_CIRCUIT/divider(12) AND NOT TX_CIRCUIT/divider(13) AND 
	NOT TX_CIRCUIT/divider(14) AND NOT TX_CIRCUIT/divider(15) AND NOT TX_CIRCUIT/divider(16) AND 
	NOT TX_CIRCUIT/divider(17) AND NOT TX_CIRCUIT/divider(18) AND NOT TX_CIRCUIT/divider(19) AND 
	NOT TX_CIRCUIT/divider(20) AND NOT TX_CIRCUIT/divider(21) AND N_PZ_174 AND 
	TX_CIRCUIT/divider(0) AND NOT TX_CIRCUIT/divider(1))
	OR (NOT TX_CIRCUIT/divider(12) AND NOT TX_CIRCUIT/divider(13) AND 
	NOT TX_CIRCUIT/divider(14) AND NOT TX_CIRCUIT/divider(15) AND NOT TX_CIRCUIT/divider(16) AND 
	NOT TX_CIRCUIT/divider(17) AND NOT TX_CIRCUIT/divider(18) AND NOT TX_CIRCUIT/divider(19) AND 
	NOT TX_CIRCUIT/divider(20) AND NOT TX_CIRCUIT/divider(21) AND N_PZ_174 AND 
	NOT TX_CIRCUIT/divider(0) AND TX_CIRCUIT/divider(1))
	OR (NOT TX_CIRCUIT/divider(10) AND NOT TX_CIRCUIT/divider(12) AND 
	NOT TX_CIRCUIT/divider(13) AND NOT TX_CIRCUIT/divider(14) AND NOT TX_CIRCUIT/divider(15) AND 
	NOT TX_CIRCUIT/divider(16) AND NOT TX_CIRCUIT/divider(17) AND NOT TX_CIRCUIT/divider(18) AND 
	NOT TX_CIRCUIT/divider(19) AND NOT TX_CIRCUIT/divider(20) AND NOT TX_CIRCUIT/divider(21) AND 
	NOT TX_CIRCUIT/divider(2) AND TX_CIRCUIT/divider(0) AND NOT TX_CIRCUIT/divider(4) AND 
	NOT TX_CIRCUIT/divider(6) AND NOT TX_CIRCUIT/divider(1) AND NOT TX_CIRCUIT/divider(7) AND 
	NOT TX_CIRCUIT/divider(8))
	OR (NOT TX_CIRCUIT/divider(10) AND NOT TX_CIRCUIT/divider(12) AND 
	NOT TX_CIRCUIT/divider(13) AND NOT TX_CIRCUIT/divider(14) AND NOT TX_CIRCUIT/divider(15) AND 
	NOT TX_CIRCUIT/divider(16) AND NOT TX_CIRCUIT/divider(17) AND NOT TX_CIRCUIT/divider(18) AND 
	NOT TX_CIRCUIT/divider(19) AND NOT TX_CIRCUIT/divider(20) AND NOT TX_CIRCUIT/divider(21) AND 
	NOT TX_CIRCUIT/divider(2) AND NOT TX_CIRCUIT/divider(0) AND NOT TX_CIRCUIT/divider(4) AND 
	NOT TX_CIRCUIT/divider(6) AND TX_CIRCUIT/divider(1) AND NOT TX_CIRCUIT/divider(7) AND 
	NOT TX_CIRCUIT/divider(8))
	OR (NOT TX_CIRCUIT/divider(10) AND NOT TX_CIRCUIT/divider(12) AND 
	NOT TX_CIRCUIT/divider(13) AND NOT TX_CIRCUIT/divider(14) AND NOT TX_CIRCUIT/divider(15) AND 
	NOT TX_CIRCUIT/divider(16) AND NOT TX_CIRCUIT/divider(17) AND NOT TX_CIRCUIT/divider(18) AND 
	NOT TX_CIRCUIT/divider(19) AND NOT TX_CIRCUIT/divider(20) AND NOT TX_CIRCUIT/divider(21) AND 
	TX_CIRCUIT/divider(0) AND NOT TX_CIRCUIT/divider(4) AND NOT TX_CIRCUIT/divider(3) AND 
	NOT TX_CIRCUIT/divider(6) AND NOT TX_CIRCUIT/divider(1) AND NOT TX_CIRCUIT/divider(7) AND 
	NOT TX_CIRCUIT/divider(8))
	OR (NOT TX_CIRCUIT/divider(10) AND NOT TX_CIRCUIT/divider(12) AND 
	NOT TX_CIRCUIT/divider(13) AND NOT TX_CIRCUIT/divider(14) AND NOT TX_CIRCUIT/divider(15) AND 
	NOT TX_CIRCUIT/divider(16) AND NOT TX_CIRCUIT/divider(17) AND NOT TX_CIRCUIT/divider(18) AND 
	NOT TX_CIRCUIT/divider(19) AND NOT TX_CIRCUIT/divider(20) AND NOT TX_CIRCUIT/divider(21) AND 
	NOT TX_CIRCUIT/divider(0) AND NOT TX_CIRCUIT/divider(4) AND NOT TX_CIRCUIT/divider(3) AND 
	NOT TX_CIRCUIT/divider(6) AND TX_CIRCUIT/divider(1) AND NOT TX_CIRCUIT/divider(7) AND 
	NOT TX_CIRCUIT/divider(8)));

FDCPE_TX_CIRCUIT/divider2: FDCPE port map (TX_CIRCUIT/divider(2),TX_CIRCUIT/divider_D(2),CLK50,'0','0','1');
TX_CIRCUIT/divider_D(2) <= ((NOT TX_CIRCUIT/divider(12) AND NOT TX_CIRCUIT/divider(13) AND 
	NOT TX_CIRCUIT/divider(14) AND NOT TX_CIRCUIT/divider(15) AND NOT TX_CIRCUIT/divider(16) AND 
	NOT TX_CIRCUIT/divider(17) AND NOT TX_CIRCUIT/divider(18) AND NOT TX_CIRCUIT/divider(19) AND 
	NOT TX_CIRCUIT/divider(20) AND NOT TX_CIRCUIT/divider(21) AND N_PZ_174 AND 
	TX_CIRCUIT/divider(2) AND NOT TX_CIRCUIT/divider(0))
	OR (NOT TX_CIRCUIT/divider(12) AND NOT TX_CIRCUIT/divider(13) AND 
	NOT TX_CIRCUIT/divider(14) AND NOT TX_CIRCUIT/divider(15) AND NOT TX_CIRCUIT/divider(16) AND 
	NOT TX_CIRCUIT/divider(17) AND NOT TX_CIRCUIT/divider(18) AND NOT TX_CIRCUIT/divider(19) AND 
	NOT TX_CIRCUIT/divider(20) AND NOT TX_CIRCUIT/divider(21) AND N_PZ_174 AND 
	TX_CIRCUIT/divider(2) AND NOT TX_CIRCUIT/divider(1))
	OR (NOT TX_CIRCUIT/divider(12) AND NOT TX_CIRCUIT/divider(13) AND 
	NOT TX_CIRCUIT/divider(14) AND NOT TX_CIRCUIT/divider(15) AND NOT TX_CIRCUIT/divider(16) AND 
	NOT TX_CIRCUIT/divider(17) AND NOT TX_CIRCUIT/divider(18) AND NOT TX_CIRCUIT/divider(19) AND 
	NOT TX_CIRCUIT/divider(20) AND NOT TX_CIRCUIT/divider(21) AND N_PZ_174 AND 
	NOT TX_CIRCUIT/divider(2) AND TX_CIRCUIT/divider(0) AND TX_CIRCUIT/divider(1))
	OR (NOT TX_CIRCUIT/divider(10) AND NOT TX_CIRCUIT/divider(12) AND 
	NOT TX_CIRCUIT/divider(13) AND NOT TX_CIRCUIT/divider(14) AND NOT TX_CIRCUIT/divider(15) AND 
	NOT TX_CIRCUIT/divider(16) AND NOT TX_CIRCUIT/divider(17) AND NOT TX_CIRCUIT/divider(18) AND 
	NOT TX_CIRCUIT/divider(19) AND NOT TX_CIRCUIT/divider(20) AND NOT TX_CIRCUIT/divider(21) AND 
	TX_CIRCUIT/divider(2) AND NOT TX_CIRCUIT/divider(0) AND NOT TX_CIRCUIT/divider(4) AND 
	NOT TX_CIRCUIT/divider(3) AND NOT TX_CIRCUIT/divider(6) AND NOT TX_CIRCUIT/divider(7) AND 
	NOT TX_CIRCUIT/divider(8))
	OR (NOT TX_CIRCUIT/divider(10) AND NOT TX_CIRCUIT/divider(12) AND 
	NOT TX_CIRCUIT/divider(13) AND NOT TX_CIRCUIT/divider(14) AND NOT TX_CIRCUIT/divider(15) AND 
	NOT TX_CIRCUIT/divider(16) AND NOT TX_CIRCUIT/divider(17) AND NOT TX_CIRCUIT/divider(18) AND 
	NOT TX_CIRCUIT/divider(19) AND NOT TX_CIRCUIT/divider(20) AND NOT TX_CIRCUIT/divider(21) AND 
	TX_CIRCUIT/divider(2) AND NOT TX_CIRCUIT/divider(4) AND NOT TX_CIRCUIT/divider(3) AND 
	NOT TX_CIRCUIT/divider(6) AND NOT TX_CIRCUIT/divider(1) AND NOT TX_CIRCUIT/divider(7) AND 
	NOT TX_CIRCUIT/divider(8))
	OR (NOT TX_CIRCUIT/divider(10) AND NOT TX_CIRCUIT/divider(12) AND 
	NOT TX_CIRCUIT/divider(13) AND NOT TX_CIRCUIT/divider(14) AND NOT TX_CIRCUIT/divider(15) AND 
	NOT TX_CIRCUIT/divider(16) AND NOT TX_CIRCUIT/divider(17) AND NOT TX_CIRCUIT/divider(18) AND 
	NOT TX_CIRCUIT/divider(19) AND NOT TX_CIRCUIT/divider(20) AND NOT TX_CIRCUIT/divider(21) AND 
	NOT TX_CIRCUIT/divider(2) AND TX_CIRCUIT/divider(0) AND NOT TX_CIRCUIT/divider(4) AND 
	NOT TX_CIRCUIT/divider(6) AND TX_CIRCUIT/divider(1) AND NOT TX_CIRCUIT/divider(7) AND 
	NOT TX_CIRCUIT/divider(8)));

FDCPE_TX_CIRCUIT/divider3: FDCPE port map (TX_CIRCUIT/divider(3),TX_CIRCUIT/divider_D(3),CLK50,'0','0','1');
TX_CIRCUIT/divider_D(3) <= ((NOT TX_CIRCUIT/divider(12) AND NOT TX_CIRCUIT/divider(13) AND 
	NOT TX_CIRCUIT/divider(14) AND NOT TX_CIRCUIT/divider(15) AND NOT TX_CIRCUIT/divider(16) AND 
	NOT TX_CIRCUIT/divider(17) AND NOT TX_CIRCUIT/divider(18) AND NOT TX_CIRCUIT/divider(19) AND 
	NOT TX_CIRCUIT/divider(20) AND NOT TX_CIRCUIT/divider(21) AND N_PZ_174 AND 
	NOT TX_CIRCUIT/divider(2) AND TX_CIRCUIT/divider(3))
	OR (NOT TX_CIRCUIT/divider(12) AND NOT TX_CIRCUIT/divider(13) AND 
	NOT TX_CIRCUIT/divider(14) AND NOT TX_CIRCUIT/divider(15) AND NOT TX_CIRCUIT/divider(16) AND 
	NOT TX_CIRCUIT/divider(17) AND NOT TX_CIRCUIT/divider(18) AND NOT TX_CIRCUIT/divider(19) AND 
	NOT TX_CIRCUIT/divider(20) AND NOT TX_CIRCUIT/divider(21) AND N_PZ_174 AND 
	NOT TX_CIRCUIT/divider(0) AND TX_CIRCUIT/divider(3))
	OR (NOT TX_CIRCUIT/divider(12) AND NOT TX_CIRCUIT/divider(13) AND 
	NOT TX_CIRCUIT/divider(14) AND NOT TX_CIRCUIT/divider(15) AND NOT TX_CIRCUIT/divider(16) AND 
	NOT TX_CIRCUIT/divider(17) AND NOT TX_CIRCUIT/divider(18) AND NOT TX_CIRCUIT/divider(19) AND 
	NOT TX_CIRCUIT/divider(20) AND NOT TX_CIRCUIT/divider(21) AND N_PZ_174 AND 
	TX_CIRCUIT/divider(3) AND NOT TX_CIRCUIT/divider(1))
	OR (NOT TX_CIRCUIT/divider(12) AND NOT TX_CIRCUIT/divider(13) AND 
	NOT TX_CIRCUIT/divider(14) AND NOT TX_CIRCUIT/divider(15) AND NOT TX_CIRCUIT/divider(16) AND 
	NOT TX_CIRCUIT/divider(17) AND NOT TX_CIRCUIT/divider(18) AND NOT TX_CIRCUIT/divider(19) AND 
	NOT TX_CIRCUIT/divider(20) AND NOT TX_CIRCUIT/divider(21) AND N_PZ_174 AND 
	TX_CIRCUIT/divider(2) AND TX_CIRCUIT/divider(0) AND NOT TX_CIRCUIT/divider(3) AND 
	TX_CIRCUIT/divider(1))
	OR (NOT TX_CIRCUIT/divider(10) AND NOT TX_CIRCUIT/divider(12) AND 
	NOT TX_CIRCUIT/divider(13) AND NOT TX_CIRCUIT/divider(14) AND NOT TX_CIRCUIT/divider(15) AND 
	NOT TX_CIRCUIT/divider(16) AND NOT TX_CIRCUIT/divider(17) AND NOT TX_CIRCUIT/divider(18) AND 
	NOT TX_CIRCUIT/divider(19) AND NOT TX_CIRCUIT/divider(20) AND NOT TX_CIRCUIT/divider(21) AND 
	NOT TX_CIRCUIT/divider(2) AND NOT TX_CIRCUIT/divider(4) AND TX_CIRCUIT/divider(3) AND 
	NOT TX_CIRCUIT/divider(6) AND NOT TX_CIRCUIT/divider(7) AND NOT TX_CIRCUIT/divider(8))
	OR (NOT TX_CIRCUIT/divider(10) AND NOT TX_CIRCUIT/divider(12) AND 
	NOT TX_CIRCUIT/divider(13) AND NOT TX_CIRCUIT/divider(14) AND NOT TX_CIRCUIT/divider(15) AND 
	NOT TX_CIRCUIT/divider(16) AND NOT TX_CIRCUIT/divider(17) AND NOT TX_CIRCUIT/divider(18) AND 
	NOT TX_CIRCUIT/divider(19) AND NOT TX_CIRCUIT/divider(20) AND NOT TX_CIRCUIT/divider(21) AND 
	TX_CIRCUIT/divider(2) AND TX_CIRCUIT/divider(0) AND NOT TX_CIRCUIT/divider(4) AND 
	NOT TX_CIRCUIT/divider(3) AND NOT TX_CIRCUIT/divider(6) AND TX_CIRCUIT/divider(1) AND 
	NOT TX_CIRCUIT/divider(7) AND NOT TX_CIRCUIT/divider(8)));

FDCPE_TX_CIRCUIT/divider4: FDCPE port map (TX_CIRCUIT/divider(4),TX_CIRCUIT/divider_D(4),CLK50,'0','0','1');
TX_CIRCUIT/divider_D(4) <= ((NOT TX_CIRCUIT/divider(12) AND NOT TX_CIRCUIT/divider(13) AND 
	NOT TX_CIRCUIT/divider(14) AND NOT TX_CIRCUIT/divider(15) AND NOT TX_CIRCUIT/divider(16) AND 
	NOT TX_CIRCUIT/divider(17) AND NOT TX_CIRCUIT/divider(18) AND NOT TX_CIRCUIT/divider(19) AND 
	NOT TX_CIRCUIT/divider(20) AND NOT TX_CIRCUIT/divider(21) AND N_PZ_174 AND 
	NOT TX_CIRCUIT/divider(2) AND TX_CIRCUIT/divider(4))
	OR (NOT TX_CIRCUIT/divider(12) AND NOT TX_CIRCUIT/divider(13) AND 
	NOT TX_CIRCUIT/divider(14) AND NOT TX_CIRCUIT/divider(15) AND NOT TX_CIRCUIT/divider(16) AND 
	NOT TX_CIRCUIT/divider(17) AND NOT TX_CIRCUIT/divider(18) AND NOT TX_CIRCUIT/divider(19) AND 
	NOT TX_CIRCUIT/divider(20) AND NOT TX_CIRCUIT/divider(21) AND N_PZ_174 AND 
	NOT TX_CIRCUIT/divider(0) AND TX_CIRCUIT/divider(4))
	OR (NOT TX_CIRCUIT/divider(12) AND NOT TX_CIRCUIT/divider(13) AND 
	NOT TX_CIRCUIT/divider(14) AND NOT TX_CIRCUIT/divider(15) AND NOT TX_CIRCUIT/divider(16) AND 
	NOT TX_CIRCUIT/divider(17) AND NOT TX_CIRCUIT/divider(18) AND NOT TX_CIRCUIT/divider(19) AND 
	NOT TX_CIRCUIT/divider(20) AND NOT TX_CIRCUIT/divider(21) AND N_PZ_174 AND 
	TX_CIRCUIT/divider(4) AND NOT TX_CIRCUIT/divider(3))
	OR (NOT TX_CIRCUIT/divider(12) AND NOT TX_CIRCUIT/divider(13) AND 
	NOT TX_CIRCUIT/divider(14) AND NOT TX_CIRCUIT/divider(15) AND NOT TX_CIRCUIT/divider(16) AND 
	NOT TX_CIRCUIT/divider(17) AND NOT TX_CIRCUIT/divider(18) AND NOT TX_CIRCUIT/divider(19) AND 
	NOT TX_CIRCUIT/divider(20) AND NOT TX_CIRCUIT/divider(21) AND N_PZ_174 AND 
	TX_CIRCUIT/divider(4) AND NOT TX_CIRCUIT/divider(1))
	OR (NOT TX_CIRCUIT/divider(12) AND NOT TX_CIRCUIT/divider(13) AND 
	NOT TX_CIRCUIT/divider(14) AND NOT TX_CIRCUIT/divider(15) AND NOT TX_CIRCUIT/divider(16) AND 
	NOT TX_CIRCUIT/divider(17) AND NOT TX_CIRCUIT/divider(18) AND NOT TX_CIRCUIT/divider(19) AND 
	NOT TX_CIRCUIT/divider(20) AND NOT TX_CIRCUIT/divider(21) AND N_PZ_174 AND 
	TX_CIRCUIT/divider(2) AND TX_CIRCUIT/divider(0) AND NOT TX_CIRCUIT/divider(4) AND 
	TX_CIRCUIT/divider(3) AND TX_CIRCUIT/divider(1)));

FDCPE_TX_CIRCUIT/divider5: FDCPE port map (TX_CIRCUIT/divider(5),TX_CIRCUIT/divider_D(5),CLK50,'0','0','1');
TX_CIRCUIT/divider_D(5) <= ((TX_CIRCUIT/divider(5) AND NOT N_PZ_250 AND N_PZ_208)
	OR (TX_CIRCUIT/divider(2) AND TX_CIRCUIT/divider(0) AND 
	TX_CIRCUIT/divider(4) AND TX_CIRCUIT/divider(3) AND NOT N_PZ_250 AND 
	TX_CIRCUIT/divider(1) AND N_PZ_208)
	OR (NOT TX_CIRCUIT/divider(10) AND NOT TX_CIRCUIT/divider(12) AND 
	NOT TX_CIRCUIT/divider(13) AND NOT TX_CIRCUIT/divider(14) AND NOT TX_CIRCUIT/divider(15) AND 
	NOT TX_CIRCUIT/divider(16) AND NOT TX_CIRCUIT/divider(17) AND NOT TX_CIRCUIT/divider(18) AND 
	NOT TX_CIRCUIT/divider(19) AND NOT TX_CIRCUIT/divider(20) AND NOT TX_CIRCUIT/divider(21) AND 
	TX_CIRCUIT/divider(5) AND NOT TX_CIRCUIT/divider(2) AND NOT TX_CIRCUIT/divider(4) AND 
	NOT TX_CIRCUIT/divider(6) AND NOT TX_CIRCUIT/divider(7) AND NOT TX_CIRCUIT/divider(8))
	OR (NOT TX_CIRCUIT/divider(10) AND NOT TX_CIRCUIT/divider(12) AND 
	NOT TX_CIRCUIT/divider(13) AND NOT TX_CIRCUIT/divider(14) AND NOT TX_CIRCUIT/divider(15) AND 
	NOT TX_CIRCUIT/divider(16) AND NOT TX_CIRCUIT/divider(17) AND NOT TX_CIRCUIT/divider(18) AND 
	NOT TX_CIRCUIT/divider(19) AND NOT TX_CIRCUIT/divider(20) AND NOT TX_CIRCUIT/divider(21) AND 
	TX_CIRCUIT/divider(5) AND NOT TX_CIRCUIT/divider(4) AND NOT TX_CIRCUIT/divider(3) AND 
	NOT TX_CIRCUIT/divider(6) AND NOT TX_CIRCUIT/divider(7) AND NOT TX_CIRCUIT/divider(8))
	OR (NOT TX_CIRCUIT/divider(10) AND NOT TX_CIRCUIT/divider(12) AND 
	NOT TX_CIRCUIT/divider(13) AND NOT TX_CIRCUIT/divider(14) AND NOT TX_CIRCUIT/divider(15) AND 
	NOT TX_CIRCUIT/divider(16) AND NOT TX_CIRCUIT/divider(17) AND NOT TX_CIRCUIT/divider(18) AND 
	NOT TX_CIRCUIT/divider(19) AND NOT TX_CIRCUIT/divider(20) AND NOT TX_CIRCUIT/divider(21) AND 
	TX_CIRCUIT/divider(2) AND TX_CIRCUIT/divider(0) AND TX_CIRCUIT/divider(4) AND 
	TX_CIRCUIT/divider(3) AND NOT TX_CIRCUIT/divider(6) AND NOT N_PZ_250 AND 
	TX_CIRCUIT/divider(1) AND NOT TX_CIRCUIT/divider(7) AND NOT TX_CIRCUIT/divider(8)));

FDCPE_TX_CIRCUIT/divider6: FDCPE port map (TX_CIRCUIT/divider(6),TX_CIRCUIT/divider_D(6),CLK50,'0','0','1');
TX_CIRCUIT/divider_D(6) <= ((TX_CIRCUIT/divider(6) AND NOT N_PZ_250 AND N_PZ_208)
	OR (NOT TX_CIRCUIT/divider(6) AND N_PZ_250 AND N_PZ_208));

FTCPE_TX_CIRCUIT/divider7: FTCPE port map (TX_CIRCUIT/divider(7),TX_CIRCUIT/divider_T(7),CLK50,'0','0','1');
TX_CIRCUIT/divider_T(7) <= ((TX_CIRCUIT/divider(7) AND NOT N_PZ_208)
	OR (TX_CIRCUIT/divider(6) AND N_PZ_250 AND N_PZ_208));

FTCPE_TX_CIRCUIT/divider8: FTCPE port map (TX_CIRCUIT/divider(8),TX_CIRCUIT/divider_T(8),CLK50,'0','0','1');
TX_CIRCUIT/divider_T(8) <= ((NOT N_PZ_208 AND TX_CIRCUIT/divider(8))
	OR (TX_CIRCUIT/divider(6) AND N_PZ_250 AND 
	TX_CIRCUIT/divider(7) AND N_PZ_208));

FDCPE_TX_CIRCUIT/divider9: FDCPE port map (TX_CIRCUIT/divider(9),TX_CIRCUIT/divider_D(9),CLK50,'0','0','1');
TX_CIRCUIT/divider_D(9) <= (N_PZ_208 AND TX_CIRCUIT/divider(9))
	XOR ((TX_CIRCUIT/divider(6) AND N_PZ_250 AND 
	TX_CIRCUIT/divider(7) AND N_PZ_208 AND TX_CIRCUIT/divider(8))
	OR (NOT TX_CIRCUIT/divider(10) AND NOT TX_CIRCUIT/divider(12) AND 
	NOT TX_CIRCUIT/divider(13) AND NOT TX_CIRCUIT/divider(14) AND NOT TX_CIRCUIT/divider(15) AND 
	NOT TX_CIRCUIT/divider(16) AND NOT TX_CIRCUIT/divider(17) AND NOT TX_CIRCUIT/divider(18) AND 
	NOT TX_CIRCUIT/divider(19) AND NOT TX_CIRCUIT/divider(20) AND NOT TX_CIRCUIT/divider(21) AND 
	NOT TX_CIRCUIT/divider(5) AND NOT TX_CIRCUIT/divider(6) AND NOT TX_CIRCUIT/divider(7) AND 
	NOT N_PZ_208 AND TX_CIRCUIT/divider(9) AND NOT TX_CIRCUIT/divider(8))
	OR (NOT TX_CIRCUIT/divider(10) AND NOT TX_CIRCUIT/divider(12) AND 
	NOT TX_CIRCUIT/divider(13) AND NOT TX_CIRCUIT/divider(14) AND NOT TX_CIRCUIT/divider(15) AND 
	NOT TX_CIRCUIT/divider(16) AND NOT TX_CIRCUIT/divider(17) AND NOT TX_CIRCUIT/divider(18) AND 
	NOT TX_CIRCUIT/divider(19) AND NOT TX_CIRCUIT/divider(20) AND NOT TX_CIRCUIT/divider(21) AND 
	NOT TX_CIRCUIT/divider(2) AND NOT TX_CIRCUIT/divider(4) AND NOT TX_CIRCUIT/divider(6) AND 
	NOT TX_CIRCUIT/divider(7) AND NOT N_PZ_208 AND TX_CIRCUIT/divider(9) AND 
	NOT TX_CIRCUIT/divider(8))
	OR (NOT TX_CIRCUIT/divider(10) AND NOT TX_CIRCUIT/divider(12) AND 
	NOT TX_CIRCUIT/divider(13) AND NOT TX_CIRCUIT/divider(14) AND NOT TX_CIRCUIT/divider(15) AND 
	NOT TX_CIRCUIT/divider(16) AND NOT TX_CIRCUIT/divider(17) AND NOT TX_CIRCUIT/divider(18) AND 
	NOT TX_CIRCUIT/divider(19) AND NOT TX_CIRCUIT/divider(20) AND NOT TX_CIRCUIT/divider(21) AND 
	NOT TX_CIRCUIT/divider(4) AND NOT TX_CIRCUIT/divider(3) AND NOT TX_CIRCUIT/divider(6) AND 
	NOT TX_CIRCUIT/divider(7) AND NOT N_PZ_208 AND TX_CIRCUIT/divider(9) AND 
	NOT TX_CIRCUIT/divider(8)));

FDCPE_TX_CIRCUIT/divider10: FDCPE port map (TX_CIRCUIT/divider(10),TX_CIRCUIT/divider_D(10),CLK50,'0','0','1');
TX_CIRCUIT/divider_D(10) <= ((TX_CIRCUIT/divider(10) AND NOT TX_CIRCUIT/divider(11) AND 
	NOT TX_CIRCUIT/divider(12) AND NOT TX_CIRCUIT/divider(13) AND NOT TX_CIRCUIT/divider(14) AND 
	NOT TX_CIRCUIT/divider(15) AND NOT TX_CIRCUIT/divider(16) AND NOT TX_CIRCUIT/divider(17) AND 
	NOT TX_CIRCUIT/divider(18) AND NOT TX_CIRCUIT/divider(19) AND NOT TX_CIRCUIT/divider(20) AND 
	NOT TX_CIRCUIT/divider(21) AND NOT TX_CIRCUIT/divider(6))
	OR (TX_CIRCUIT/divider(10) AND NOT TX_CIRCUIT/divider(11) AND 
	NOT TX_CIRCUIT/divider(12) AND NOT TX_CIRCUIT/divider(13) AND NOT TX_CIRCUIT/divider(14) AND 
	NOT TX_CIRCUIT/divider(15) AND NOT TX_CIRCUIT/divider(16) AND NOT TX_CIRCUIT/divider(17) AND 
	NOT TX_CIRCUIT/divider(18) AND NOT TX_CIRCUIT/divider(19) AND NOT TX_CIRCUIT/divider(20) AND 
	NOT TX_CIRCUIT/divider(21) AND NOT N_PZ_250)
	OR (TX_CIRCUIT/divider(10) AND NOT TX_CIRCUIT/divider(11) AND 
	NOT TX_CIRCUIT/divider(12) AND NOT TX_CIRCUIT/divider(13) AND NOT TX_CIRCUIT/divider(14) AND 
	NOT TX_CIRCUIT/divider(15) AND NOT TX_CIRCUIT/divider(16) AND NOT TX_CIRCUIT/divider(17) AND 
	NOT TX_CIRCUIT/divider(18) AND NOT TX_CIRCUIT/divider(19) AND NOT TX_CIRCUIT/divider(20) AND 
	NOT TX_CIRCUIT/divider(21) AND NOT TX_CIRCUIT/divider(7))
	OR (TX_CIRCUIT/divider(10) AND NOT TX_CIRCUIT/divider(11) AND 
	NOT TX_CIRCUIT/divider(12) AND NOT TX_CIRCUIT/divider(13) AND NOT TX_CIRCUIT/divider(14) AND 
	NOT TX_CIRCUIT/divider(15) AND NOT TX_CIRCUIT/divider(16) AND NOT TX_CIRCUIT/divider(17) AND 
	NOT TX_CIRCUIT/divider(18) AND NOT TX_CIRCUIT/divider(19) AND NOT TX_CIRCUIT/divider(20) AND 
	NOT TX_CIRCUIT/divider(21) AND NOT TX_CIRCUIT/divider(9))
	OR (TX_CIRCUIT/divider(10) AND NOT TX_CIRCUIT/divider(11) AND 
	NOT TX_CIRCUIT/divider(12) AND NOT TX_CIRCUIT/divider(13) AND NOT TX_CIRCUIT/divider(14) AND 
	NOT TX_CIRCUIT/divider(15) AND NOT TX_CIRCUIT/divider(16) AND NOT TX_CIRCUIT/divider(17) AND 
	NOT TX_CIRCUIT/divider(18) AND NOT TX_CIRCUIT/divider(19) AND NOT TX_CIRCUIT/divider(20) AND 
	NOT TX_CIRCUIT/divider(21) AND NOT TX_CIRCUIT/divider(8))
	OR (NOT TX_CIRCUIT/divider(10) AND NOT TX_CIRCUIT/divider(11) AND 
	NOT TX_CIRCUIT/divider(12) AND NOT TX_CIRCUIT/divider(13) AND NOT TX_CIRCUIT/divider(14) AND 
	NOT TX_CIRCUIT/divider(15) AND NOT TX_CIRCUIT/divider(16) AND NOT TX_CIRCUIT/divider(17) AND 
	NOT TX_CIRCUIT/divider(18) AND NOT TX_CIRCUIT/divider(19) AND NOT TX_CIRCUIT/divider(20) AND 
	NOT TX_CIRCUIT/divider(21) AND TX_CIRCUIT/divider(6) AND N_PZ_250 AND 
	TX_CIRCUIT/divider(7) AND TX_CIRCUIT/divider(9) AND TX_CIRCUIT/divider(8)));

FDCPE_TX_CIRCUIT/divider11: FDCPE port map (TX_CIRCUIT/divider(11),TX_CIRCUIT/divider_D(11),CLK50,'0','0','1');
TX_CIRCUIT/divider_D(11) <= ((TX_CIRCUIT/divider(10) AND TX_CIRCUIT/divider(6) AND 
	N_PZ_250 AND TX_CIRCUIT/divider(7) AND N_PZ_208 AND 
	TX_CIRCUIT/divider(9) AND TX_CIRCUIT/divider(8))
	OR (TX_CIRCUIT/divider(11) AND NOT TX_CIRCUIT/divider(12) AND 
	NOT TX_CIRCUIT/divider(13) AND NOT TX_CIRCUIT/divider(14) AND NOT TX_CIRCUIT/divider(15) AND 
	NOT TX_CIRCUIT/divider(16) AND NOT TX_CIRCUIT/divider(17) AND NOT TX_CIRCUIT/divider(18) AND 
	NOT TX_CIRCUIT/divider(19) AND NOT TX_CIRCUIT/divider(20) AND NOT TX_CIRCUIT/divider(21) AND 
	N_PZ_174)
	OR (NOT TX_CIRCUIT/divider(10) AND NOT TX_CIRCUIT/divider(12) AND 
	NOT TX_CIRCUIT/divider(13) AND NOT TX_CIRCUIT/divider(14) AND NOT TX_CIRCUIT/divider(15) AND 
	NOT TX_CIRCUIT/divider(16) AND NOT TX_CIRCUIT/divider(17) AND NOT TX_CIRCUIT/divider(18) AND 
	NOT TX_CIRCUIT/divider(19) AND NOT TX_CIRCUIT/divider(20) AND NOT TX_CIRCUIT/divider(21) AND 
	NOT TX_CIRCUIT/divider(2) AND NOT TX_CIRCUIT/divider(4) AND NOT TX_CIRCUIT/divider(6) AND 
	NOT TX_CIRCUIT/divider(7) AND NOT N_PZ_208 AND NOT TX_CIRCUIT/divider(8))
	OR (NOT TX_CIRCUIT/divider(10) AND NOT TX_CIRCUIT/divider(12) AND 
	NOT TX_CIRCUIT/divider(13) AND NOT TX_CIRCUIT/divider(14) AND NOT TX_CIRCUIT/divider(15) AND 
	NOT TX_CIRCUIT/divider(16) AND NOT TX_CIRCUIT/divider(17) AND NOT TX_CIRCUIT/divider(18) AND 
	NOT TX_CIRCUIT/divider(19) AND NOT TX_CIRCUIT/divider(20) AND NOT TX_CIRCUIT/divider(21) AND 
	NOT TX_CIRCUIT/divider(4) AND NOT TX_CIRCUIT/divider(3) AND NOT TX_CIRCUIT/divider(6) AND 
	NOT TX_CIRCUIT/divider(7) AND NOT N_PZ_208 AND NOT TX_CIRCUIT/divider(8)));

FDCPE_TX_CIRCUIT/divider12: FDCPE port map (TX_CIRCUIT/divider(12),'0',CLK50,'0','0','1');

FDCPE_TX_CIRCUIT/divider13: FDCPE port map (TX_CIRCUIT/divider(13),'0',CLK50,'0','0','1');

FDCPE_TX_CIRCUIT/divider14: FDCPE port map (TX_CIRCUIT/divider(14),'0',CLK50,'0','0','1');

FDCPE_TX_CIRCUIT/divider15: FDCPE port map (TX_CIRCUIT/divider(15),'0',CLK50,'0','0','1');

FDCPE_TX_CIRCUIT/divider16: FDCPE port map (TX_CIRCUIT/divider(16),'0',CLK50,'0','0','1');

FDCPE_TX_CIRCUIT/divider17: FDCPE port map (TX_CIRCUIT/divider(17),'0',CLK50,'0','0','1');

FDCPE_TX_CIRCUIT/divider18: FDCPE port map (TX_CIRCUIT/divider(18),'0',CLK50,'0','0','1');

FDCPE_TX_CIRCUIT/divider19: FDCPE port map (TX_CIRCUIT/divider(19),'0',CLK50,'0','0','1');

FDCPE_TX_CIRCUIT/divider20: FDCPE port map (TX_CIRCUIT/divider(20),'0',CLK50,'0','0','1');

FDCPE_TX_CIRCUIT/divider21: FDCPE port map (TX_CIRCUIT/divider(21),'0',CLK50,'0','0','1');

FDCPE_TX_CIRCUIT/output2: FDCPE port map (TX_CIRCUIT/output(2),DATA(0),LOAD,'0','0','1');

FDCPE_TX_CIRCUIT/output3: FDCPE port map (TX_CIRCUIT/output(3),DATA(1),LOAD,'0','0','1');

FDCPE_TX_CIRCUIT/output4: FDCPE port map (TX_CIRCUIT/output(4),DATA(2),LOAD,'0','0','1');

FDCPE_TX_CIRCUIT/output5: FDCPE port map (TX_CIRCUIT/output(5),DATA(3),LOAD,'0','0','1');

FDCPE_TX_CIRCUIT/output6: FDCPE port map (TX_CIRCUIT/output(6),DATA(4),LOAD,'0','0','1');

FDCPE_TX_CIRCUIT/output7: FDCPE port map (TX_CIRCUIT/output(7),DATA(5),LOAD,'0','0','1');

FDCPE_TX_CIRCUIT/output8: FDCPE port map (TX_CIRCUIT/output(8),DATA(6),LOAD,'0','0','1');

FDCPE_TX_CIRCUIT/output9: FDCPE port map (TX_CIRCUIT/output(9),DATA(7),LOAD,'0','0','1');

FDCPE_TX_CIRCUIT/start: FDCPE port map (TX_CIRCUIT/start,NOT '0',LOAD,BUSY,'0','1');


led <= '0';


Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FDDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 FTDCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC2C256-7-TQ144


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 VCC                              73 VCCIO-1.8                     
  2 BUSY                             74 KPR                           
  3 KPR                              75 KPR                           
  4 KPR                              76 KPR                           
  5 KPR                              77 KPR                           
  6 KPR                              78 KPR                           
  7 KPR                              79 KPR                           
  8 VCCAUX                           80 KPR                           
  9 KPR                              81 KPR                           
 10 TXD                              82 KPR                           
 11 KPR                              83 KPR                           
 12 KPR                              84 VCC                           
 13 KPR                              85 KPR                           
 14 KPR                              86 KPR                           
 15 KPR                              87 KPR                           
 16 KPR                              88 KPR                           
 17 KPR                              89 GND                           
 18 KPR                              90 GND                           
 19 KPR                              91 KPR                           
 20 KPR                              92 KPR                           
 21 KPR                              93 VCCIO-1.8                     
 22 KPR                              94 DATA<0>                       
 23 KPR                              95 KPR                           
 24 KPR                              96 KPR                           
 25 KPR                              97 KPR                           
 26 KPR                              98 KPR                           
 27 VCCIO-1.8                        99 GND                           
 28 KPR                             100 KPR                           
 29 GND                             101 KPR                           
 30 KPR                             102 KPR                           
 31 KPR                             103 KPR                           
 32 KPR                             104 KPR                           
 33 KPR                             105 KPR                           
 34 KPR                             106 KPR                           
 35 KPR                             107 KPR                           
 36 GND                             108 GND                           
 37 VCC                             109 VCCIO-1.8                     
 38 CLK50                           110 KPR                           
 39 DATA<4>                         111 KPR                           
 40 KPR                             112 KPR                           
 41 KPR                             113 KPR                           
 42 KPR                             114 KPR                           
 43 KPR                             115 KPR                           
 44 KPR                             116 KPR                           
 45 KPR                             117 KPR                           
 46 KPR                             118 KPR                           
 47 GND                             119 KPR                           
 48 KPR                             120 KPR                           
 49 KPR                             121 KPR                           
 50 KPR                             122 TDO                           
 51 KPR                             123 GND                           
 52 KPR                             124 DATA<5>                       
 53 DISPLAY<5>                      125 KPR                           
 54 DISPLAY<1>                      126 KPR                           
 55 VCCIO-1.8                       127 VCCIO-1.8                     
 56 DISPLAY<6>                      128 KPR                           
 57 DISPLAY<2>                      129 KPR                           
 58 DISPLAY<3>                      130 EN_SEGMENT                    
 59 KPR                             131 KPR                           
 60 DISPLAY<4>                      132 KPR                           
 61 DISPLAY<0>                      133 KPR                           
 62 GND                             134 KPR                           
 63 TDI                             135 KPR                           
 64 KPR                             136 KPR                           
 65 TMS                             137 DATA<7>                       
 66 KPR                             138 DATA<6>                       
 67 TCK                             139 DATA<3>                       
 68 KPR                             140 DATA<2>                       
 69 led                             141 VCCIO-1.8                     
 70 KPR                             142 DATA<1>                       
 71 KPR                             143 LOAD                          
 72 GND                             144 GND                           


Legend :  NC  = Not Connected, unbonded pin
        PGND  = Unused I/O configured as additional Ground pin
         KPR  = Unused I/O with weak keeper (leave unconnected)
         WPU  = Unused I/O with weak pull up (leave unconnected)
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
      VCCAUX  = Power supply for JTAG pins
   VCCIO-3.3  = I/O supply voltage for LVTTL, LVCMOS33, SSTL3_I
   VCCIO-2.5  = I/O supply voltage for LVCMOS25, SSTL2_I
   VCCIO-1.8  = I/O supply voltage for LVCMOS18
   VCCIO-1.5  = I/O supply voltage for LVCMOS15, HSTL_I
        VREF  = Reference voltage for indicated input standard
       *VREF  = Reference voltage pin selected by software
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc2c256-7-TQ144
Optimization Method                         : DENSITY
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Set Unused I/O Pin Termination              : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Enable Input Registers                      : ON
Function Block Fan-in Limit                 : 38
Use DATA_GATE Attribute                     : ON
Set Tristate Outputs to Termination Mode    : KEEPER
Default Voltage Standard for All Outputs    : LVCMOS18
Input Limit                                 : 32
Pterm Limit                                 : 28
