# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-MMD --trace --build -cc -O3 --x-assign fast --x-initial fast --noassert --top-module top /home/ketted/Desktop/ysyx-workbench/nvboard/digital_circuit/alu/vsrc/alu.sv /home/ketted/Desktop/ysyx-workbench/nvboard/digital_circuit/alu/vsrc/top.sv /home/ketted/Desktop/ysyx-workbench/nvboard/digital_circuit/alu/vsrc/tb_alu.sv /home/ketted/Desktop/ysyx-workbench/nvboard/digital_circuit/alu/csrc/main.cpp /home/ketted/Desktop/ysyx-workbench/nvboard/digital_circuit/alu/build/auto_bind.cpp /home/ketted/Desktop/ysyx-workbench/nvboard/build/nvboard.a -CFLAGS -MMD -CFLAGS -O3 -CFLAGS -I/usr/include/SDL2 -CFLAGS -D_REENTRANT -CFLAGS -I/home/ketted/Desktop/ysyx-workbench/nvboard/include -CFLAGS -DTOP_NAME=_Vtop_ -CFLAGS -DNVBOARD -LDFLAGS -lSDL2 -LDFLAGS -lSDL2_image --Mdir ./build/objdir --exe -o /home/ketted/Desktop/ysyx-workbench/nvboard/digital_circuit/alu/build/top"
T      4807 45613868  1702974346   511328626  1702974346   511328626 "./build/objdir/Vtop.cpp"
T      3017 45613867  1702974346   511328626  1702974346   511328626 "./build/objdir/Vtop.h"
T      2570 45613878  1702974346   511328626  1702974346   511328626 "./build/objdir/Vtop.mk"
T       737 45613865  1702974346   511328626  1702974346   511328626 "./build/objdir/Vtop__Syms.cpp"
T      1101 45613866  1702974346   511328626  1702974346   511328626 "./build/objdir/Vtop__Syms.h"
T      2093 45613876  1702974346   511328626  1702974346   511328626 "./build/objdir/Vtop__Trace__0.cpp"
T      4850 45613875  1702974346   511328626  1702974346   511328626 "./build/objdir/Vtop__Trace__0__Slow.cpp"
T      1181 45613869  1702974346   511328626  1702974346   511328626 "./build/objdir/Vtop___024root.h"
T      1357 45613873  1702974346   511328626  1702974346   511328626 "./build/objdir/Vtop___024root__DepSet_h84412442__0.cpp"
T       833 45613871  1702974346   511328626  1702974346   511328626 "./build/objdir/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T      7310 45613874  1702974346   511328626  1702974346   511328626 "./build/objdir/Vtop___024root__DepSet_heccd7ead__0.cpp"
T      5424 45613872  1702974346   511328626  1702974346   511328626 "./build/objdir/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       614 45613870  1702974346   511328626  1702974346   511328626 "./build/objdir/Vtop___024root__Slow.cpp"
T       908 45613879  1702974346   511328626  1702974346   511328626 "./build/objdir/Vtop__ver.d"
T         0        0  1702974346   511328626  1702974346   511328626 "./build/objdir/Vtop__verFiles.dat"
T      1682 45613877  1702974346   511328626  1702974346   511328626 "./build/objdir/Vtop_classes.mk"
S      1670 45613851  1702974342   697952562  1702974342   573907465 "/home/ketted/Desktop/ysyx-workbench/nvboard/digital_circuit/alu/vsrc/alu.sv"
S      6624 45613852  1702973394   408380071  1702973394   304379284 "/home/ketted/Desktop/ysyx-workbench/nvboard/digital_circuit/alu/vsrc/tb_alu.sv"
S       708 45613122  1702970611   447950654  1702970547   992280303 "/home/ketted/Desktop/ysyx-workbench/nvboard/digital_circuit/alu/vsrc/top.sv"
S  20948216  2242178  1701745976   484964912  1701745976   484964912 "/usr/local/bin/verilator_bin"
S      3275  2497807  1701745976   572956859  1701745976   572956859 "/usr/local/share/verilator/include/verilated_std.sv"
