/d/Dev/HoloBlade/fpga_firmware/verilog
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Fri Aug 28 18:30:51 2020


Command Line:  D:\ProgramFiles\Lattice\LSE\bin\nt\synthesis.exe -f HoloBlade_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is TQ144.
The -d option is iCE40HX4K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40HX4K

### Package : TQ144

### Number of Logic Cells: 3520

### Number of RAM4k Blocks: 20

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 95

##########################################################

                                                          

Optimization goal = Area
Top-level module name = top.
Target frequency = 1.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = HoloBlade_Implmnt/HoloBlade.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/Dev/HoloBlade/fpga_firmware/verilog (searchpath added)
Verilog design file = src/top.v
Verilog design file = src/clock.v
Verilog design file = src/uart_rx.v
Verilog design file = src/uart_tx.v
Verilog design file = src/spi.v
Verilog design file = src/FIFO_Quad_Word_mod.v
Verilog design file = src/bluejay_data.v
Verilog design file = src/usb3_if.v
Verilog design file = src/fifo_dc_32_lut_gen.v
Verilog design file = src/timing_controller.v
-sdc option: SDC file input not used.
Technology check ok...

Analyzing Verilog file D:/ProgramFiles/Lattice/LSE/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file D:/ProgramFiles/Lattice/LSE/userware/NT/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Loading NGL library 'D:/ProgramFiles/Lattice/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/ProgramFiles/Lattice/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = top.
WARNING - synthesis: Initial value found on net n280 will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_addr_nxt_r[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_addr_nxt_r[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_addr_nxt_r[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_addr_nxt_r[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_addr_nxt_r[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_addr_nxt_r[0] will be ignored due to unrecognized driver type
WARNING - synthesis: src/top.v(473): net usb3_data_in[31] does not have a driver. VDB-1002
WARNING - synthesis: src/top.v(541): net reset_ptr does not have a driver. VDB-1002
WARNING - synthesis: src/top.v(464): input port ftdi_clk is not connected on this instance. VDB-1013
WARNING - synthesis: src/top.v(857): input port i_reset is not connected on this instance. VDB-1013
WARNING - synthesis: src/clock.v(59): input port EXTFEEDBACK is not connected on this instance. VDB-1013
WARNING - synthesis: src/spi.v(49): net \spi0/i_reset does not have a driver. VDB-1002
######## Missing driver on net usb3_data_in[31]. Patching with GND.
######## Missing driver on net usb3_data_in[30]. Patching with GND.
######## Missing driver on net usb3_data_in[29]. Patching with GND.
######## Missing driver on net usb3_data_in[28]. Patching with GND.
######## Missing driver on net usb3_data_in[27]. Patching with GND.
######## Missing driver on net usb3_data_in[26]. Patching with GND.
######## Missing driver on net usb3_data_in[25]. Patching with GND.
######## Missing driver on net usb3_data_in[24]. Patching with GND.
######## Missing driver on net usb3_data_in[23]. Patching with GND.
######## Missing driver on net usb3_data_in[22]. Patching with GND.
######## Missing driver on net usb3_data_in[21]. Patching with GND.
######## Missing driver on net usb3_data_in[20]. Patching with GND.
######## Missing driver on net usb3_data_in[19]. Patching with GND.
######## Missing driver on net usb3_data_in[18]. Patching with GND.
######## Missing driver on net usb3_data_in[17]. Patching with GND.
######## Missing driver on net usb3_data_in[16]. Patching with GND.
######## Missing driver on net reset_ptr. Patching with GND.
######## Missing driver on net \spi0/i_reset. Patching with GND.
INFO - synthesis: Extracted state machine for register '\usb3_if_inst/state' with one-hot encoding
State machine has 9 reachable states with original encodings of:

 0000 

 0001 

 0010 

 0011 

 0100 

 0101 

 0110 

 0111 

 1000 

original encoding -> new encoding (one-hot encoding)

 0000 -> 000000001

 0001 -> 000000010

 0010 -> 000000100

 0011 -> 000001000

 0100 -> 000010000

 0101 -> 000100000

 0110 -> 001000000

 0111 -> 010000000

 1000 -> 100000000

INFO - synthesis: Extracted state machine for register '\bluejay_data_inst/state' with one-hot encoding
State machine has 9 reachable states with original encodings of:

 0001 

 0010 

 0011 

 0100 

 0101 

 0110 

 0111 

 1000 

 1001 

original encoding -> new encoding (one-hot encoding)

 0001 -> 000000001

 0010 -> 000000010

 0011 -> 000000100

 0100 -> 000001000

 0101 -> 000010000

 0110 -> 000100000

 0111 -> 001000000

 1000 -> 010000000

 1001 -> 100000000




WARNING - synthesis: Bit 0 of Register \usb3_if_inst/state_FSM is stuck at Zero
WARNING - synthesis: Bit 1 of Register \usb3_if_inst/state_FSM is stuck at Zero
WARNING - synthesis: Bit 2 of Register \usb3_if_inst/state_FSM is stuck at Zero
WARNING - synthesis: Bit 3 of Register \usb3_if_inst/state_FSM is stuck at Zero
WARNING - synthesis: Bit 4 of Register \usb3_if_inst/state_FSM is stuck at Zero
WARNING - synthesis: Bit 5 of Register \usb3_if_inst/state_FSM is stuck at Zero
WARNING - synthesis: Bit 6 of Register \usb3_if_inst/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \bluejay_data_inst/state_FSM is stuck at Zero
WARNING - synthesis: Bit 1 of Register \bluejay_data_inst/state_FSM is stuck at Zero
WARNING - synthesis: Bit 2 of Register \bluejay_data_inst/state_FSM is stuck at Zero
WARNING - synthesis: Bit 3 of Register \bluejay_data_inst/state_FSM is stuck at Zero
WARNING - synthesis: Bit 4 of Register \bluejay_data_inst/state_FSM is stuck at Zero
WARNING - synthesis: Bit 5 of Register \bluejay_data_inst/state_FSM is stuck at Zero
WARNING - synthesis: Bit 0 of Register \usb3_if_inst/dc32_fifo_data_in_latched is stuck at Zero
WARNING - synthesis: Bit 1 of Register \usb3_if_inst/dc32_fifo_data_in_latched is stuck at Zero
WARNING - synthesis: Bit 2 of Register \usb3_if_inst/dc32_fifo_data_in_latched is stuck at Zero
WARNING - synthesis: Bit 3 of Register \usb3_if_inst/dc32_fifo_data_in_latched is stuck at Zero
WARNING - synthesis: Bit 4 of Register \usb3_if_inst/dc32_fifo_data_in_latched is stuck at Zero
WARNING - synthesis: Bit 5 of Register \usb3_if_inst/dc32_fifo_data_in_latched is stuck at Zero
WARNING - synthesis: Bit 6 of Register \usb3_if_inst/dc32_fifo_data_in_latched is stuck at Zero
WARNING - synthesis: Bit 7 of Register \usb3_if_inst/dc32_fifo_data_in_latched is stuck at Zero
WARNING - synthesis: Bit 8 of Register \usb3_if_inst/dc32_fifo_data_in_latched is stuck at Zero
WARNING - synthesis: Bit 9 of Register \usb3_if_inst/dc32_fifo_data_in_latched is stuck at Zero
WARNING - synthesis: Bit 10 of Register \usb3_if_inst/dc32_fifo_data_in_latched is stuck at Zero
WARNING - synthesis: Bit 11 of Register \usb3_if_inst/dc32_fifo_data_in_latched is stuck at Zero
WARNING - synthesis: Bit 12 of Register \usb3_if_inst/dc32_fifo_data_in_latched is stuck at Zero
WARNING - synthesis: Bit 13 of Register \usb3_if_inst/dc32_fifo_data_in_latched is stuck at Zero
WARNING - synthesis: Bit 14 of Register \usb3_if_inst/dc32_fifo_data_in_latched is stuck at Zero
WARNING - synthesis: Bit 15 of Register \usb3_if_inst/dc32_fifo_data_in_latched is stuck at Zero
WARNING - synthesis: Bit 0 of Register \usb3_if_inst/dc32_fifo_data_in is stuck at Zero
WARNING - synthesis: Bit 1 of Register \usb3_if_inst/dc32_fifo_data_in is stuck at Zero
WARNING - synthesis: Bit 2 of Register \usb3_if_inst/dc32_fifo_data_in is stuck at Zero
WARNING - synthesis: Bit 3 of Register \usb3_if_inst/dc32_fifo_data_in is stuck at Zero
WARNING - synthesis: Bit 4 of Register \usb3_if_inst/dc32_fifo_data_in is stuck at Zero
WARNING - synthesis: Bit 5 of Register \usb3_if_inst/dc32_fifo_data_in is stuck at Zero
WARNING - synthesis: Bit 6 of Register \usb3_if_inst/dc32_fifo_data_in is stuck at Zero
WARNING - synthesis: Bit 7 of Register \usb3_if_inst/dc32_fifo_data_in is stuck at Zero
WARNING - synthesis: Bit 8 of Register \usb3_if_inst/dc32_fifo_data_in is stuck at Zero
WARNING - synthesis: Bit 9 of Register \usb3_if_inst/dc32_fifo_data_in is stuck at Zero
WARNING - synthesis: Bit 10 of Register \usb3_if_inst/dc32_fifo_data_in is stuck at Zero
WARNING - synthesis: Bit 11 of Register \usb3_if_inst/dc32_fifo_data_in is stuck at Zero
WARNING - synthesis: Bit 12 of Register \usb3_if_inst/dc32_fifo_data_in is stuck at Zero
WARNING - synthesis: Bit 13 of Register \usb3_if_inst/dc32_fifo_data_in is stuck at Zero
WARNING - synthesis: Bit 14 of Register \usb3_if_inst/dc32_fifo_data_in is stuck at Zero
WARNING - synthesis: Bit 15 of Register \usb3_if_inst/dc32_fifo_data_in is stuck at Zero
WARNING - synthesis: src/fifo_dc_32_lut_gen.v(878): Register \i1292/i182_183 is stuck at Zero. VDB-5013
WARNING - synthesis: src/fifo_quad_word_mod.v(448): Register \i1293/i62_63 is stuck at Zero. VDB-5013
WARNING - synthesis: Bit 0 of Register \tx_fifo/lscc_fifo_inst/mem_LUT.data_raw_r_ is stuck at Zero
WARNING - synthesis: Bit 0 of Register \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/REG.out_raw_ is stuck at Zero
Duplicate register/latch removal. \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/wr_grey_sync_r__i6 is a one-to-one match with \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/wr_addr_r__i6.
Duplicate register/latch removal. \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/rd_addr_r__i6 is a one-to-one match with \fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/rd_grey_sync_r__i6.
Duplicate register/latch removal. \usb3_if_inst/buffer_switch_done_latched_88 is a one-to-one match with \bluejay_data_inst/state_FSM_i1.
Applying 1.000000 MHz constraint to all clocks

Writing scf file : HoloBlade_Implmnt/HoloBlade.scf

Results of NGD DRC are available in top_drc.log.

################### Begin Area Report (top)######################
Number of register bits => 1486 of 3520 (42 % )
SB_CARRY => 140
SB_DFF => 1223
SB_DFFE => 76
SB_DFFESR => 95
SB_DFFESS => 15
SB_DFFN => 36
SB_DFFS => 1
SB_DFFSR => 37
SB_DFFSS => 3
SB_GB => 1
SB_GB_IO => 1
SB_IO => 82
SB_LUT4 => 2579
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : FIFO_CLK_c, loads : 1113
  Net : SLM_CLK_c, loads : 374
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/wr_addr_r_5, loads : 490
  Net : fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/rd_addr_r_1, loads : 372
  Net : fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/rd_addr_r_0, loads : 358
  Net : fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/rd_addr_r_2, loads : 159
  Net : timing_controller_inst/reset_per_frame, loads : 75
  Net : fifo_dc_32_lut_gen_inst/lscc_fifo_dc_inst/rd_addr_r_3, loads : 75
  Net : usb3_if_inst/dc32_fifo_data_in_15, loads : 63
  Net : usb3_if_inst/dc32_fifo_data_in_14, loads : 63
  Net : usb3_if_inst/dc32_fifo_data_in_13, loads : 63
  Net : usb3_if_inst/dc32_fifo_data_in_12, loads : 63
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets FIFO_CLK_c]              |    1.000 MHz|   48.492 MHz|    13  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets SLM_CLK_c]               |    1.000 MHz|   19.352 MHz|    33  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 57.910  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 2.703  secs
--------------------------------------------------------------

Run edifparser ...
{D:/ProgramFiles/Lattice/sbt_backend/bin/win32/opt/edifparser} {D:/ProgramFiles/Lattice/sbt_backend/devices\ICE40P04.dev} {D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/HoloBlade.edf} {D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/netlist}  -p"TQ144"  {-y} {phys/pinout.pcf} {-c} --devicename  iCE40HX4K
Lattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/HoloBlade.edf...
Parsing constraint file: phys/pinout.pcf...
start to read sdc/scf file D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/HoloBlade.scf
sdc_reader OK D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/HoloBlade.scf
Stored edif netlist at D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/netlist\oadb-top...
Warning: The terminal connectivity DEBUG_1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DATA7_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity FIFO_D9_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity FIFO_D3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity FT_OE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DATA1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity SOUT_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DATA25_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DATA3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity SCK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DATA0_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DATA23_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DEBUG_2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity FIFO_D15_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity FIFO_D2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity FIFO_D11_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity FIFO_D6_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DATA8_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DATA31_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity FT_RD_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity FT_WR_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DSR_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DATA29_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DTR_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DATA24_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DEBUG_9_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DATA30_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity FIFO_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity FIFO_D14_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DCD_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity SEN_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DATA6_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DATA10_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity SDAT_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity FIFO_D1_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity RESET_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DATA18_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity FIFO_D4_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DATA2_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DEBUG_0_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DATA27_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DATA9_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity UART_RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity SLM_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DATA28_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INVERT_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DATA26_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DATA22_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DATA21_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity FT_SIWU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity VALID_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal ICE_CLK_pad:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal ICE_CREST_pad:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity DATA11_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DATA12_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity SYNC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ICE_SYSCLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity FIFO_D5_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DEBUG_8_c_0_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DATA14_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DATA19_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CTS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DATA16_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DATA15_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DATA5_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DEBUG_5_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DEBUG_6_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity FIFO_D8_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal ICE_CDONE_pad:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity UPDATE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DATA13_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DEBUG_8_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DEBUG_1_c_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity UART_TX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity FIFO_D12_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity RST_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity FIFO_D7_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DATA20_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DEBUG_3_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity FIFO_D13_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity FIFO_D10_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DATA17_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity DATA4_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal usb3_if_inst.dc32_fifo_data_in_latched__i10:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal usb3_if_inst.dc32_fifo_data_in_latched__i14:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal usb3_if_inst.dc32_fifo_data_in_latched__i12:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal usb3_if_inst.dc32_fifo_data_in_latched__i3:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal usb3_if_inst.dc32_fifo_data_in_latched__i9:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal usb3_if_inst.dc32_fifo_data_in_latched__i11:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal usb3_if_inst.dc32_fifo_data_in_latched__i13:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal usb3_if_inst.dc32_fifo_data_in_latched__i7:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal usb3_if_inst.dc32_fifo_data_in_latched__i4:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal usb3_if_inst.dc32_fifo_data_in_latched__i6:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal usb3_if_inst.dc32_fifo_data_in_latched__i15:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal pc_tx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal fifo_dc_32_lut_gen_inst.lscc_fifo_dc_inst.REG.out_buffer__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal fifo_dc_32_lut_gen_inst.lscc_fifo_dc_inst.REG.out_buffer__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tx_fifo.lscc_fifo_inst.wr_addr_r__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tx_fifo.lscc_fifo_inst.full_r_84:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tx_fifo.lscc_fifo_inst.mem_LUT.data_buff_r__i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal pc_rx.r_Bit_Index_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal timing_controller_inst.invert_55_i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal usb3_if_inst.dc32_fifo_data_in_latched__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal usb3_if_inst.dc32_fifo_data_in_latched__i5:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal usb3_if_inst.dc32_fifo_data_in_latched__i8:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal usb3_if_inst.FT_OE_91:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal usb3_if_inst.dc32_fifo_data_in_latched__i16:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal spi0.tx_shift_reg_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal fifo_dc_32_lut_gen_inst.lscc_fifo_dc_inst.REG.out_buffer__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tx_fifo.lscc_fifo_inst.wr_addr_r__i2:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal tx_fifo.lscc_fifo_inst.mem_LUT.data_buff_r__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal pc_rx.r_Rx_DV_52:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal timing_controller_inst.state_i3:E is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)


Run sbtplacer ...
{D:/ProgramFiles/Lattice/sbt_backend/bin/win32/opt/sbtplacer} --des-lib {D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/netlist/oadb-top}  --outdir {D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/outputs/placer} --device-file {D:/ProgramFiles/Lattice/sbt_backend/devices\ICE40P04.dev} --package {TQ144} --lib-file {D:/ProgramFiles/Lattice/sbt_backend/devices/ice40HX8K.lib}  --sdc-file {D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/Temp/sbt_temp.sdc} --out-sdc-file {D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/outputs/placer/top_pl.sdc} --deviceMarketName {iCE40HX4K}
Executing : D:\ProgramFiles\Lattice\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/netlist/oadb-top --outdir D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/outputs/placer --device-file D:/ProgramFiles/Lattice/sbt_backend/devices\ICE40P04.dev --package TQ144 --lib-file D:/ProgramFiles/Lattice/sbt_backend/devices/ice40HX8K.lib --sdc-file D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/Temp/sbt_temp.sdc --out-sdc-file D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/outputs/placer/top_pl.sdc --deviceMarketName iCE40HX4K
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - D:/ProgramFiles/Lattice/sbt_backend/devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/netlist/oadb-top
SDC file             - D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/outputs/placer
Timing library       - D:/ProgramFiles/Lattice/sbt_backend/devices/ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/netlist/oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : D:/ProgramFiles/Lattice/sbt_backend/devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	2579
    Number of DFFs      	:	1486
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	140
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	82
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	37
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	41
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	2621
    Number of DFFs      	:	1479
    Number of DFFs packed to IO	:	7
    Number of Carrys    	:	166

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1381
        LUT, DFF and CARRY	:	98
    Combinational LogicCells
        Only LUT         	:	1100
        CARRY Only       	:	26
        LUT with CARRY   	:	42
    LogicCells                  :	2647/3520
    PLBs                        :	346/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	83/107
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 4.0 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 6.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 51.6 (sec)

Final Design Statistics
    Number of LUTs      	:	2621
    Number of DFFs      	:	1479
    Number of DFFs packed to IO	:	7
    Number of Carrys    	:	166
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	82
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	2647/3520
    PLBs                        :	364/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	83/107
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|FIFO_CLK | Frequency: 61.43 MHz | Target: 1.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 62.9 sec.

W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D28, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D30, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FT_TXE, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D25, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_BE0, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D22, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D29, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D26, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D24, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D23, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_BE1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_BE3, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D27, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_BE2, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for FIFO_D31, as it is not connected to any PAD
W2751: Ignoring set_io_ff constraint on UART_TX, since it is conflicting with set_io constraint
W2729: set_io_ff -out constraint specified on 'UART_TX' pin is infeasible. Ignoring the constraint
Warning-1403: No clock is reaching the reference clock pin 'REFERENCECLK' of PLL instance 'clock_inst.pll_config'. So, no clocks will be inferred at output of this PLL
W2714: Invalid pin location 65 for IO ICE_CDONE. Assignment will be ignored
W2714: Invalid pin location 66 for IO ICE_CREST. Assignment will be ignored

Run packer ...
{D:/ProgramFiles/Lattice/sbt_backend/bin/win32/opt/packer} {D:/ProgramFiles/Lattice/sbt_backend/devices\ICE40P04.dev} {D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/netlist/oadb-top} --outdir  {D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/outputs/packer} --package {TQ144} --basename HoloBlade   --src_sdc_file {D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/outputs/placer/top_pl.sdc} --dst_sdc_file {D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/top_pk.sdc} --translator {D:/ProgramFiles/Lattice/sbt_backend/bin/sdc_translator.tcl}   --devicename {iCE40HX4K} 
Lattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 8458
used logic cells: 2647
Translating sdc file D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/outputs/placer/top_pl.sdc...
Translated sdc file is D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/top_pk.sdc
oaInterface::GetInstName pInst NULL
Packer succeeded

Packer run-time: 2 (sec)

Ignore not existing derating file D:/Dev/HoloBlade/fpga_firmware/verilog/verilog_Impl/verilog_init.tcl

Run sbrouter ...
{D:/ProgramFiles/Lattice/sbt_backend/bin/win32/opt/sbrouter} {D:/ProgramFiles/Lattice/sbt_backend/devices\ICE40P04.dev} {D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/netlist/oadb-top} {D:/ProgramFiles/Lattice/sbt_backend/devices/ice40HX8K.lib} {D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/top_pk.sdc}  --outdir {D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/outputs/router}  --sdf_file  {D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/top_sbt.sdf}   --pin_permutation
SJRouter....
Executing : D:\ProgramFiles\Lattice\sbt_backend\bin\win32\opt\sbrouter.exe D:/ProgramFiles/Lattice/sbt_backend/devices\ICE40P04.dev D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/netlist/oadb-top D:/ProgramFiles/Lattice/sbt_backend/devices/ice40HX8K.lib D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/top_pk.sdc --outdir D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/outputs/router --sdf_file D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40HX4K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 2850 
I1212: Iteration  1 :   987 unrouted : 7 seconds
I1212: Iteration  2 :   216 unrouted : 5 seconds
I1212: Iteration  3 :    63 unrouted : 1 seconds
I1212: Iteration  4 :     4 unrouted : 1 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 16
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 26 seconds
Warning-1403: No clock is reaching the reference clock pin 'REFERENCECLK' of PLL instance 'clock_inst.pll_config'. So, no clocks will be inferred at output of this PLL

Run bitmap ...
{D:/ProgramFiles/Lattice/sbt_backend/bin/win32/opt/bitmap}  {D:/ProgramFiles/Lattice/sbt_backend/devices\ICE40P04.dev} --design {D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/netlist/oadb-top} --outdir {D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/outputs/bitmap} --device_name {iCE40HX4K} --package {TQ144}    --low_power on --init_ram on --init_ram_bank 1111 --warm_boot on --frequency low 
Lattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 4 (sec)


Run netlister ...
{D:/ProgramFiles/Lattice/sbt_backend/bin/win32/opt/netlister} --device {D:/ProgramFiles/Lattice/sbt_backend/devices\ICE40P04.dev} --view rt --lib {D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/netlist/oadb-top} --verilog {D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/top_sbt.v} --vhdl {D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/top_sbt.vhd} --in-sdc-file D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/top_pk.sdc --out-sdc-file D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/top_sbt.sdc --splitio
Lattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/top_sbt.v
Writing D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/top_sbt.vhd
Netlister succeeded.

Netlister run-time: 17 (sec)


Run sbtimer ...
{D:/ProgramFiles/Lattice/sbt_backend/bin/win32/opt/sbtimer} --des-lib {D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/netlist/oadb-top} --lib-file {D:/ProgramFiles/Lattice/sbt_backend/devices/ice40HX8K.lib} --sdc-file  {D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/top_sbt.sdc} --sdf-file {D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/top_sbt.sdf}  --report-file  {D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/outputs/router/top_timing.rpt} --device-file {D:/ProgramFiles/Lattice/sbt_backend/devices\ICE40P04.dev}  --timing-summary
Executing : D:\ProgramFiles\Lattice\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/netlist/oadb-top --lib-file D:/ProgramFiles/Lattice/sbt_backend/devices/ice40HX8K.lib --sdc-file D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/top_sbt.sdc --sdf-file D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/top_sbt.sdf --report-file D:/Dev/HoloBlade/fpga_firmware/verilog/HoloBlade_Implmnt/sbt/outputs/router/top_timing.rpt --device-file D:/ProgramFiles/Lattice/sbt_backend/devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 16 seconds
Warning-1403: No clock is reaching the reference clock pin 'REFERENCECLK' of PLL instance 'clock_inst.pll_config'. So, no clocks will be inferred at output of this PLL
Lattice Programmer Diamond (64-bit) 3.11.2.446.1 Command Line
Argument check - OK
Loading Programmer Device Database... Done.
Writing log file to HoloBlade_Implmnt/progamming_log.log
Opening XCF file... Done.
Programming XCF Contents... Connected to Lattice Cable Server.
Done.
Lattice Diamond Programmer has exited successfully.
