{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 01 09:07:16 2018 " "Info: Processing started: Thu Mar 01 09:07:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off clock -c clock --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off clock -c clock --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_lk " "Info: Assuming node \"clk_lk\" is an undefined clock" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_lk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register timing:timer\|second_s_x_o\[2\] register timing:timer\|hour_t_x_o\[1\] 176.24 MHz 5.674 ns Internal " "Info: Clock \"clk\" has Internal fmax of 176.24 MHz between source register \"timing:timer\|second_s_x_o\[2\]\" and destination register \"timing:timer\|hour_t_x_o\[1\]\" (period= 5.674 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.413 ns + Longest register register " "Info: + Longest register to register delay is 5.413 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timing:timer\|second_s_x_o\[2\] 1 REG LC_X27_Y14_N2 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X27_Y14_N2; Fanout = 5; REG Node = 'timing:timer\|second_s_x_o\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { timing:timer|second_s_x_o[2] } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.186 ns) + CELL(0.442 ns) 1.628 ns timing:timer\|Equal1~0 2 COMB LC_X30_Y14_N9 10 " "Info: 2: + IC(1.186 ns) + CELL(0.442 ns) = 1.628 ns; Loc. = LC_X30_Y14_N9; Fanout = 10; COMB Node = 'timing:timer\|Equal1~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.628 ns" { timing:timer|second_s_x_o[2] timing:timer|Equal1~0 } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.273 ns) + CELL(0.114 ns) 3.015 ns timing:timer\|always5~0 3 COMB LC_X30_Y15_N5 11 " "Info: 3: + IC(1.273 ns) + CELL(0.114 ns) = 3.015 ns; Loc. = LC_X30_Y15_N5; Fanout = 11; COMB Node = 'timing:timer\|always5~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.387 ns" { timing:timer|Equal1~0 timing:timer|always5~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 3.311 ns timing:timer\|hour_t_x_o\[3\]~23 4 COMB LC_X30_Y15_N6 3 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 3.311 ns; Loc. = LC_X30_Y15_N6; Fanout = 3; COMB Node = 'timing:timer\|hour_t_x_o\[3\]~23'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { timing:timer|always5~0 timing:timer|hour_t_x_o[3]~23 } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.235 ns) + CELL(0.867 ns) 5.413 ns timing:timer\|hour_t_x_o\[1\] 5 REG LC_X32_Y15_N6 9 " "Info: 5: + IC(1.235 ns) + CELL(0.867 ns) = 5.413 ns; Loc. = LC_X32_Y15_N6; Fanout = 9; REG Node = 'timing:timer\|hour_t_x_o\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.102 ns" { timing:timer|hour_t_x_o[3]~23 timing:timer|hour_t_x_o[1] } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.537 ns ( 28.39 % ) " "Info: Total cell delay = 1.537 ns ( 28.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.876 ns ( 71.61 % ) " "Info: Total interconnect delay = 3.876 ns ( 71.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.413 ns" { timing:timer|second_s_x_o[2] timing:timer|Equal1~0 timing:timer|always5~0 timing:timer|hour_t_x_o[3]~23 timing:timer|hour_t_x_o[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.413 ns" { timing:timer|second_s_x_o[2] {} timing:timer|Equal1~0 {} timing:timer|always5~0 {} timing:timer|hour_t_x_o[3]~23 {} timing:timer|hour_t_x_o[1] {} } { 0.000ns 1.186ns 1.273ns 0.182ns 1.235ns } { 0.000ns 0.442ns 0.114ns 0.114ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.178 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_153 27 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 27; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.711 ns) 3.178 ns timing:timer\|hour_t_x_o\[1\] 2 REG LC_X32_Y15_N6 9 " "Info: 2: + IC(0.998 ns) + CELL(0.711 ns) = 3.178 ns; Loc. = LC_X32_Y15_N6; Fanout = 9; REG Node = 'timing:timer\|hour_t_x_o\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { clk timing:timer|hour_t_x_o[1] } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 130 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.60 % ) " "Info: Total cell delay = 2.180 ns ( 68.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 31.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 31.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk timing:timer|hour_t_x_o[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk {} clk~out0 {} timing:timer|hour_t_x_o[1] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.178 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_153 27 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 27; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.711 ns) 3.178 ns timing:timer\|second_s_x_o\[2\] 2 REG LC_X27_Y14_N2 5 " "Info: 2: + IC(0.998 ns) + CELL(0.711 ns) = 3.178 ns; Loc. = LC_X27_Y14_N2; Fanout = 5; REG Node = 'timing:timer\|second_s_x_o\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { clk timing:timer|second_s_x_o[2] } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.60 % ) " "Info: Total cell delay = 2.180 ns ( 68.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 31.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 31.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk timing:timer|second_s_x_o[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk {} clk~out0 {} timing:timer|second_s_x_o[2] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk timing:timer|hour_t_x_o[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk {} clk~out0 {} timing:timer|hour_t_x_o[1] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk timing:timer|second_s_x_o[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk {} clk~out0 {} timing:timer|second_s_x_o[2] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 53 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 130 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.413 ns" { timing:timer|second_s_x_o[2] timing:timer|Equal1~0 timing:timer|always5~0 timing:timer|hour_t_x_o[3]~23 timing:timer|hour_t_x_o[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.413 ns" { timing:timer|second_s_x_o[2] {} timing:timer|Equal1~0 {} timing:timer|always5~0 {} timing:timer|hour_t_x_o[3]~23 {} timing:timer|hour_t_x_o[1] {} } { 0.000ns 1.186ns 1.273ns 0.182ns 1.235ns } { 0.000ns 0.442ns 0.114ns 0.114ns 0.867ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk timing:timer|hour_t_x_o[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk {} clk~out0 {} timing:timer|hour_t_x_o[1] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk timing:timer|second_s_x_o[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk {} clk~out0 {} timing:timer|second_s_x_o[2] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_lk register change:change_ex\|minute_s_y_o\[0\] register change:change_ex\|minute_s_y_o\[3\] 173.31 MHz 5.77 ns Internal " "Info: Clock \"clk_lk\" has Internal fmax of 173.31 MHz between source register \"change:change_ex\|minute_s_y_o\[0\]\" and destination register \"change:change_ex\|minute_s_y_o\[3\]\" (period= 5.77 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.509 ns + Longest register register " "Info: + Longest register to register delay is 5.509 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns change:change_ex\|minute_s_y_o\[0\] 1 REG LC_X28_Y15_N7 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X28_Y15_N7; Fanout = 7; REG Node = 'change:change_ex\|minute_s_y_o\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { change:change_ex|minute_s_y_o[0] } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.631 ns) + CELL(0.114 ns) 1.745 ns change:change_ex\|Equal4~0 2 COMB LC_X30_Y13_N8 6 " "Info: 2: + IC(1.631 ns) + CELL(0.114 ns) = 1.745 ns; Loc. = LC_X30_Y13_N8; Fanout = 6; COMB Node = 'change:change_ex\|Equal4~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { change:change_ex|minute_s_y_o[0] change:change_ex|Equal4~0 } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 282 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.613 ns) + CELL(0.292 ns) 3.650 ns change:change_ex\|minute_s_y_o~37 3 COMB LC_X28_Y15_N6 1 " "Info: 3: + IC(1.613 ns) + CELL(0.292 ns) = 3.650 ns; Loc. = LC_X28_Y15_N6; Fanout = 1; COMB Node = 'change:change_ex\|minute_s_y_o~37'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { change:change_ex|Equal4~0 change:change_ex|minute_s_y_o~37 } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.550 ns) + CELL(0.309 ns) 5.509 ns change:change_ex\|minute_s_y_o\[3\] 4 REG LC_X30_Y13_N5 4 " "Info: 4: + IC(1.550 ns) + CELL(0.309 ns) = 5.509 ns; Loc. = LC_X30_Y13_N5; Fanout = 4; REG Node = 'change:change_ex\|minute_s_y_o\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.859 ns" { change:change_ex|minute_s_y_o~37 change:change_ex|minute_s_y_o[3] } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.715 ns ( 12.98 % ) " "Info: Total cell delay = 0.715 ns ( 12.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.794 ns ( 87.02 % ) " "Info: Total interconnect delay = 4.794 ns ( 87.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.509 ns" { change:change_ex|minute_s_y_o[0] change:change_ex|Equal4~0 change:change_ex|minute_s_y_o~37 change:change_ex|minute_s_y_o[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.509 ns" { change:change_ex|minute_s_y_o[0] {} change:change_ex|Equal4~0 {} change:change_ex|minute_s_y_o~37 {} change:change_ex|minute_s_y_o[3] {} } { 0.000ns 1.631ns 1.613ns 1.550ns } { 0.000ns 0.114ns 0.292ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_lk destination 3.178 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_lk\" to destination register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_lk 1 CLK PIN_152 37 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_152; Fanout = 37; CLK Node = 'clk_lk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_lk } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.711 ns) 3.178 ns change:change_ex\|minute_s_y_o\[3\] 2 REG LC_X30_Y13_N5 4 " "Info: 2: + IC(0.998 ns) + CELL(0.711 ns) = 3.178 ns; Loc. = LC_X30_Y13_N5; Fanout = 4; REG Node = 'change:change_ex\|minute_s_y_o\[3\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { clk_lk change:change_ex|minute_s_y_o[3] } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.60 % ) " "Info: Total cell delay = 2.180 ns ( 68.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 31.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 31.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk_lk change:change_ex|minute_s_y_o[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk_lk {} clk_lk~out0 {} change:change_ex|minute_s_y_o[3] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_lk source 3.178 ns - Longest register " "Info: - Longest clock path from clock \"clk_lk\" to source register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_lk 1 CLK PIN_152 37 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_152; Fanout = 37; CLK Node = 'clk_lk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_lk } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.711 ns) 3.178 ns change:change_ex\|minute_s_y_o\[0\] 2 REG LC_X28_Y15_N7 7 " "Info: 2: + IC(0.998 ns) + CELL(0.711 ns) = 3.178 ns; Loc. = LC_X28_Y15_N7; Fanout = 7; REG Node = 'change:change_ex\|minute_s_y_o\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { clk_lk change:change_ex|minute_s_y_o[0] } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.60 % ) " "Info: Total cell delay = 2.180 ns ( 68.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 31.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 31.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk_lk change:change_ex|minute_s_y_o[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk_lk {} clk_lk~out0 {} change:change_ex|minute_s_y_o[0] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk_lk change:change_ex|minute_s_y_o[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk_lk {} clk_lk~out0 {} change:change_ex|minute_s_y_o[3] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk_lk change:change_ex|minute_s_y_o[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk_lk {} clk_lk~out0 {} change:change_ex|minute_s_y_o[0] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 240 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 240 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.509 ns" { change:change_ex|minute_s_y_o[0] change:change_ex|Equal4~0 change:change_ex|minute_s_y_o~37 change:change_ex|minute_s_y_o[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.509 ns" { change:change_ex|minute_s_y_o[0] {} change:change_ex|Equal4~0 {} change:change_ex|minute_s_y_o~37 {} change:change_ex|minute_s_y_o[3] {} } { 0.000ns 1.631ns 1.613ns 1.550ns } { 0.000ns 0.114ns 0.292ns 0.309ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk_lk change:change_ex|minute_s_y_o[3] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk_lk {} clk_lk~out0 {} change:change_ex|minute_s_y_o[3] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk_lk change:change_ex|minute_s_y_o[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk_lk {} clk_lk~out0 {} change:change_ex|minute_s_y_o[0] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "change:change_ex\|hour_s_y_o\[1\] Model clk_lk 12.702 ns register " "Info: tsu for register \"change:change_ex\|hour_s_y_o\[1\]\" (data pin = \"Model\", clock pin = \"clk_lk\") is 12.702 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.843 ns + Longest pin register " "Info: + Longest pin to register delay is 15.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns Model 1 PIN PIN_240 42 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_240; Fanout = 42; PIN Node = 'Model'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Model } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.493 ns) + CELL(0.442 ns) 12.410 ns change:change_ex\|hour_s_y_o~34 2 COMB LC_X32_Y14_N9 2 " "Info: 2: + IC(10.493 ns) + CELL(0.442 ns) = 12.410 ns; Loc. = LC_X32_Y14_N9; Fanout = 2; COMB Node = 'change:change_ex\|hour_s_y_o~34'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.935 ns" { Model change:change_ex|hour_s_y_o~34 } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.442 ns) 14.049 ns change:change_ex\|hour_s_y_o~35 3 COMB LC_X31_Y13_N6 1 " "Info: 3: + IC(1.197 ns) + CELL(0.442 ns) = 14.049 ns; Loc. = LC_X31_Y13_N6; Fanout = 1; COMB Node = 'change:change_ex\|hour_s_y_o~35'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.639 ns" { change:change_ex|hour_s_y_o~34 change:change_ex|hour_s_y_o~35 } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 172 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.187 ns) + CELL(0.607 ns) 15.843 ns change:change_ex\|hour_s_y_o\[1\] 4 REG LC_X32_Y14_N2 8 " "Info: 4: + IC(1.187 ns) + CELL(0.607 ns) = 15.843 ns; Loc. = LC_X32_Y14_N2; Fanout = 8; REG Node = 'change:change_ex\|hour_s_y_o\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.794 ns" { change:change_ex|hour_s_y_o~35 change:change_ex|hour_s_y_o[1] } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.966 ns ( 18.72 % ) " "Info: Total cell delay = 2.966 ns ( 18.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.877 ns ( 81.28 % ) " "Info: Total interconnect delay = 12.877 ns ( 81.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.843 ns" { Model change:change_ex|hour_s_y_o~34 change:change_ex|hour_s_y_o~35 change:change_ex|hour_s_y_o[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.843 ns" { Model {} Model~out0 {} change:change_ex|hour_s_y_o~34 {} change:change_ex|hour_s_y_o~35 {} change:change_ex|hour_s_y_o[1] {} } { 0.000ns 0.000ns 10.493ns 1.197ns 1.187ns } { 0.000ns 1.475ns 0.442ns 0.442ns 0.607ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 184 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_lk destination 3.178 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_lk\" to destination register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_lk 1 CLK PIN_152 37 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_152; Fanout = 37; CLK Node = 'clk_lk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_lk } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.711 ns) 3.178 ns change:change_ex\|hour_s_y_o\[1\] 2 REG LC_X32_Y14_N2 8 " "Info: 2: + IC(0.998 ns) + CELL(0.711 ns) = 3.178 ns; Loc. = LC_X32_Y14_N2; Fanout = 8; REG Node = 'change:change_ex\|hour_s_y_o\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { clk_lk change:change_ex|hour_s_y_o[1] } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 184 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.60 % ) " "Info: Total cell delay = 2.180 ns ( 68.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 31.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 31.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk_lk change:change_ex|hour_s_y_o[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk_lk {} clk_lk~out0 {} change:change_ex|hour_s_y_o[1] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.843 ns" { Model change:change_ex|hour_s_y_o~34 change:change_ex|hour_s_y_o~35 change:change_ex|hour_s_y_o[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.843 ns" { Model {} Model~out0 {} change:change_ex|hour_s_y_o~34 {} change:change_ex|hour_s_y_o~35 {} change:change_ex|hour_s_y_o[1] {} } { 0.000ns 0.000ns 10.493ns 1.197ns 1.187ns } { 0.000ns 1.475ns 0.442ns 0.442ns 0.607ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk_lk change:change_ex|hour_s_y_o[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk_lk {} clk_lk~out0 {} change:change_ex|hour_s_y_o[1] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_lk minute_s\[0\] change:change_ex\|minute_s_y_o\[0\] 13.842 ns register " "Info: tco from clock \"clk_lk\" to destination pin \"minute_s\[0\]\" through register \"change:change_ex\|minute_s_y_o\[0\]\" is 13.842 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_lk source 3.178 ns + Longest register " "Info: + Longest clock path from clock \"clk_lk\" to source register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_lk 1 CLK PIN_152 37 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_152; Fanout = 37; CLK Node = 'clk_lk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_lk } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.711 ns) 3.178 ns change:change_ex\|minute_s_y_o\[0\] 2 REG LC_X28_Y15_N7 7 " "Info: 2: + IC(0.998 ns) + CELL(0.711 ns) = 3.178 ns; Loc. = LC_X28_Y15_N7; Fanout = 7; REG Node = 'change:change_ex\|minute_s_y_o\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { clk_lk change:change_ex|minute_s_y_o[0] } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.60 % ) " "Info: Total cell delay = 2.180 ns ( 68.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 31.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 31.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk_lk change:change_ex|minute_s_y_o[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk_lk {} clk_lk~out0 {} change:change_ex|minute_s_y_o[0] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 240 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.440 ns + Longest register pin " "Info: + Longest register to pin delay is 10.440 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns change:change_ex\|minute_s_y_o\[0\] 1 REG LC_X28_Y15_N7 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X28_Y15_N7; Fanout = 7; REG Node = 'change:change_ex\|minute_s_y_o\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { change:change_ex|minute_s_y_o[0] } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 240 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.333 ns) + CELL(0.442 ns) 1.775 ns timing:timer\|minute_s_x_o\[0\]~COMBOUT 2 COMB LC_X29_Y14_N6 1 " "Info: 2: + IC(1.333 ns) + CELL(0.442 ns) = 1.775 ns; Loc. = LC_X29_Y14_N6; Fanout = 1; COMB Node = 'timing:timer\|minute_s_x_o\[0\]~COMBOUT'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.775 ns" { change:change_ex|minute_s_y_o[0] timing:timer|minute_s_x_o[0]~COMBOUT } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 76 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.907 ns) + CELL(0.292 ns) 3.974 ns minute_s~8 3 COMB LC_X31_Y16_N7 1 " "Info: 3: + IC(1.907 ns) + CELL(0.292 ns) = 3.974 ns; Loc. = LC_X31_Y16_N7; Fanout = 1; COMB Node = 'minute_s~8'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.199 ns" { timing:timer|minute_s_x_o[0]~COMBOUT minute_s~8 } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.342 ns) + CELL(2.124 ns) 10.440 ns minute_s\[0\] 4 PIN PIN_137 0 " "Info: 4: + IC(4.342 ns) + CELL(2.124 ns) = 10.440 ns; Loc. = PIN_137; Fanout = 0; PIN Node = 'minute_s\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.466 ns" { minute_s~8 minute_s[0] } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.858 ns ( 27.38 % ) " "Info: Total cell delay = 2.858 ns ( 27.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.582 ns ( 72.62 % ) " "Info: Total interconnect delay = 7.582 ns ( 72.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.440 ns" { change:change_ex|minute_s_y_o[0] timing:timer|minute_s_x_o[0]~COMBOUT minute_s~8 minute_s[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.440 ns" { change:change_ex|minute_s_y_o[0] {} timing:timer|minute_s_x_o[0]~COMBOUT {} minute_s~8 {} minute_s[0] {} } { 0.000ns 1.333ns 1.907ns 4.342ns } { 0.000ns 0.442ns 0.292ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk_lk change:change_ex|minute_s_y_o[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk_lk {} clk_lk~out0 {} change:change_ex|minute_s_y_o[0] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.440 ns" { change:change_ex|minute_s_y_o[0] timing:timer|minute_s_x_o[0]~COMBOUT minute_s~8 minute_s[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.440 ns" { change:change_ex|minute_s_y_o[0] {} timing:timer|minute_s_x_o[0]~COMBOUT {} minute_s~8 {} minute_s[0] {} } { 0.000ns 1.333ns 1.907ns 4.342ns } { 0.000ns 0.442ns 0.292ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Model hour_s\[2\] 21.316 ns Longest " "Info: Longest tpd from source pin \"Model\" to destination pin \"hour_s\[2\]\" is 21.316 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns Model 1 PIN PIN_240 42 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_240; Fanout = 42; PIN Node = 'Model'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Model } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.948 ns) + CELL(0.442 ns) 12.865 ns timing:timer\|hour_s_x_o\[2\]~COMBOUT 2 COMB LC_X30_Y15_N2 1 " "Info: 2: + IC(10.948 ns) + CELL(0.442 ns) = 12.865 ns; Loc. = LC_X30_Y15_N2; Fanout = 1; COMB Node = 'timing:timer\|hour_s_x_o\[2\]~COMBOUT'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.390 ns" { Model timing:timer|hour_s_x_o[2]~COMBOUT } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 112 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.075 ns) + CELL(0.590 ns) 15.530 ns hour_s~10 3 COMB LC_X32_Y16_N2 1 " "Info: 3: + IC(2.075 ns) + CELL(0.590 ns) = 15.530 ns; Loc. = LC_X32_Y16_N2; Fanout = 1; COMB Node = 'hour_s~10'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.665 ns" { timing:timer|hour_s_x_o[2]~COMBOUT hour_s~10 } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.662 ns) + CELL(2.124 ns) 21.316 ns hour_s\[2\] 4 PIN PIN_163 0 " "Info: 4: + IC(3.662 ns) + CELL(2.124 ns) = 21.316 ns; Loc. = PIN_163; Fanout = 0; PIN Node = 'hour_s\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.786 ns" { hour_s~10 hour_s[2] } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.631 ns ( 21.73 % ) " "Info: Total cell delay = 4.631 ns ( 21.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.685 ns ( 78.27 % ) " "Info: Total interconnect delay = 16.685 ns ( 78.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "21.316 ns" { Model timing:timer|hour_s_x_o[2]~COMBOUT hour_s~10 hour_s[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "21.316 ns" { Model {} Model~out0 {} timing:timer|hour_s_x_o[2]~COMBOUT {} hour_s~10 {} hour_s[2] {} } { 0.000ns 0.000ns 10.948ns 2.075ns 3.662ns } { 0.000ns 1.475ns 0.442ns 0.590ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "change:change_ex\|clk_t clk clk_lk -0.011 ns register " "Info: th for register \"change:change_ex\|clk_t\" (data pin = \"clk\", clock pin = \"clk_lk\") is -0.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_lk destination 3.178 ns + Longest register " "Info: + Longest clock path from clock \"clk_lk\" to destination register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk_lk 1 CLK PIN_152 37 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_152; Fanout = 37; CLK Node = 'clk_lk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_lk } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.711 ns) 3.178 ns change:change_ex\|clk_t 2 REG LC_X32_Y14_N1 1 " "Info: 2: + IC(0.998 ns) + CELL(0.711 ns) = 3.178 ns; Loc. = LC_X32_Y14_N1; Fanout = 1; REG Node = 'change:change_ex\|clk_t'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { clk_lk change:change_ex|clk_t } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.60 % ) " "Info: Total cell delay = 2.180 ns ( 68.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 31.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 31.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk_lk change:change_ex|clk_t } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk_lk {} clk_lk~out0 {} change:change_ex|clk_t {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 175 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.204 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.204 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_153 27 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 27; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.620 ns) + CELL(0.115 ns) 3.204 ns change:change_ex\|clk_t 2 REG LC_X32_Y14_N1 1 " "Info: 2: + IC(1.620 ns) + CELL(0.115 ns) = 3.204 ns; Loc. = LC_X32_Y14_N1; Fanout = 1; REG Node = 'change:change_ex\|clk_t'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.735 ns" { clk change:change_ex|clk_t } "NODE_NAME" } } { "clock.v" "" { Text "C:/Users/Administrator/Desktop/clock/clock.v" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.584 ns ( 49.44 % ) " "Info: Total cell delay = 1.584 ns ( 49.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.620 ns ( 50.56 % ) " "Info: Total interconnect delay = 1.620 ns ( 50.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.204 ns" { clk change:change_ex|clk_t } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.204 ns" { clk {} clk~out0 {} change:change_ex|clk_t {} } { 0.000ns 0.000ns 1.620ns } { 0.000ns 1.469ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { clk_lk change:change_ex|clk_t } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { clk_lk {} clk_lk~out0 {} change:change_ex|clk_t {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.204 ns" { clk change:change_ex|clk_t } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.204 ns" { clk {} clk~out0 {} change:change_ex|clk_t {} } { 0.000ns 0.000ns 1.620ns } { 0.000ns 1.469ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 01 09:07:17 2018 " "Info: Processing ended: Thu Mar 01 09:07:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
