$date
	Sat Jun  3 20:44:46 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module MealyPatternTestbench $end
$var wire 2 ! o [1:0] $end
$var reg 1 " clock $end
$var reg 1 # i $end
$scope module machine $end
$var wire 1 " clock $end
$var wire 1 # i $end
$var wire 2 $ o [1:0] $end
$var reg 2 % q [1:0] $end
$var reg 2 & t [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
b0 $
0#
0"
b0 !
$end
#1
1"
#2
0"
1#
#3
b10 %
1"
#4
0"
#5
b11 %
1"
#6
0"
0#
#7
b1 %
1"
#8
b1 !
b1 $
b1 &
0"
1#
#9
b0 !
b0 $
b0 &
b10 %
1"
#10
b10 !
b10 $
b10 &
0"
0#
#11
b0 !
b0 $
b0 &
b1 %
1"
#12
b1 !
b1 $
b1 &
0"
1#
#13
b0 !
b0 $
b0 &
b10 %
1"
#14
b10 !
b10 $
b10 &
0"
0#
#15
b0 !
b0 $
b0 &
b1 %
1"
#16
b1 !
b1 $
b1 &
0"
1#
#17
b0 !
b0 $
b0 &
b10 %
1"
#18
0"
#19
b11 %
1"
#20
0"
