<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="processeur.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Decode_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MI.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MI.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MI.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Pipeline.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Pipeline.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Pipeline.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Pipeline.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Pipeline.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Pipeline.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Processor.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Processor.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Processor.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Processor.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Processor.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Processor.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Processor.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Processor.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Processor.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Processor.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Processor_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Processor_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Processor_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Processor_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Processor_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Registers.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Registers.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Registers.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Registers_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="UAL.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="UAL.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="UAL.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="UAL.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="UAL.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="UAL.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="UAL.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="UAL.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="UAL.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="UAL.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UAL.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="UAL.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="UAL.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="UAL.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="UAL.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="UAL.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="UAL.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="UAL.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="UAL.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="UAL_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="UAL_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="UAL_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="UAL_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="UAL_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="UAL_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="UAL_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="UAL_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="UAL_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="UAL_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="UAL_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="UAL_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="UAL_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="UAL_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="UAL_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="UAL_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="alu_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_proc_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_proc_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_proc_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_reg_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1559042760" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="-3594876569575637225" xil_pn:start_ts="1559042760">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1557472950" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1557472950">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559121839" xil_pn:in_ck="1249407260549774754" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1559121839">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Decode.vhd"/>
      <outfile xil_pn:name="MD.vhd"/>
      <outfile xil_pn:name="MI.vhd"/>
      <outfile xil_pn:name="Pipeline.vhd"/>
      <outfile xil_pn:name="Processor.vhd"/>
      <outfile xil_pn:name="Registers.vhd"/>
      <outfile xil_pn:name="UAL.vhd"/>
      <outfile xil_pn:name="alu_tb.vhd"/>
      <outfile xil_pn:name="test_proc.vhd"/>
      <outfile xil_pn:name="test_reg.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1559118377" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-7279609322321798541" xil_pn:start_ts="1559118377">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559118377" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4898540310932375503" xil_pn:start_ts="1559118377">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559044049" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4517398844524580410" xil_pn:start_ts="1559044049">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559121839" xil_pn:in_ck="1249407260549774754" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1559121839">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Decode.vhd"/>
      <outfile xil_pn:name="MD.vhd"/>
      <outfile xil_pn:name="MI.vhd"/>
      <outfile xil_pn:name="Pipeline.vhd"/>
      <outfile xil_pn:name="Processor.vhd"/>
      <outfile xil_pn:name="Registers.vhd"/>
      <outfile xil_pn:name="UAL.vhd"/>
      <outfile xil_pn:name="alu_tb.vhd"/>
      <outfile xil_pn:name="test_proc.vhd"/>
      <outfile xil_pn:name="test_reg.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1559121842" xil_pn:in_ck="1249407260549774754" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6323457195779261724" xil_pn:start_ts="1559121839">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_proc_beh.prj"/>
      <outfile xil_pn:name="test_proc_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1559121842" xil_pn:in_ck="-6201288976388597298" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2744399480776901594" xil_pn:start_ts="1559121842">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_proc_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1557472939" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1557472939">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559043072" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="2910938931660377899" xil_pn:start_ts="1559043072">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559043072" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4517398844524580410" xil_pn:start_ts="1559043072">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559043072" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1559043072">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559043072" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4257283714958295635" xil_pn:start_ts="1559043072">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559043072" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1559043072">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559043072" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-9122831050290681404" xil_pn:start_ts="1559043072">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559117071" xil_pn:in_ck="8707364362984843979" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="6403068467688928713" xil_pn:start_ts="1559117061">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="Processor.lso"/>
      <outfile xil_pn:name="Processor.ngc"/>
      <outfile xil_pn:name="Processor.ngr"/>
      <outfile xil_pn:name="Processor.prj"/>
      <outfile xil_pn:name="Processor.stx"/>
      <outfile xil_pn:name="Processor.syr"/>
      <outfile xil_pn:name="Processor.xst"/>
      <outfile xil_pn:name="Processor_xst.xrpt"/>
      <outfile xil_pn:name="UAL.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1557475736" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7212140367962072646" xil_pn:start_ts="1557475736">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
  </transforms>

</generated_project>
