###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Sat Aug 17 16:17:15 2024
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: SI[0]                                           (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.644
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.683
  Arrival Time                  0.704
  Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |           |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                             | SI[0] ^    |           | 0.000 |       |   0.000 |   -0.021 | 
     | U0_UART_FIFO/u_fifo_mem/FE_PHC2_SI_0_       | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.350 |   0.350 |    0.330 | 
     | U0_UART_FIFO/u_fifo_mem/FE_PHC3_SI_0_       | A ^ -> Y ^ | DLY4X1M   | 0.060 | 0.353 |   0.703 |    0.683 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] | SI ^       | SDFFRQX2M | 0.060 | 0.000 |   0.704 |    0.683 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.021 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.021 | 0.020 |   0.020 |    0.041 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.068 |    0.088 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.137 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.189 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.240 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.289 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.336 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.390 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.410 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.123 |   0.512 |    0.532 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.054 | 0.052 |   0.564 |    0.585 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.101 | 0.074 |   0.638 |    0.658 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[3][5] | CK ^       | SDFFRQX2M  | 0.105 | 0.006 |   0.644 |    0.664 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin U0_RegFile/\regArr_reg[6][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][4] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SI[2]                            (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.650
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.688
  Arrival Time                  0.712
  Slack Time                    0.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | SI[2] ^    |           | 0.000 |       |   0.000 |   -0.024 | 
     | U0_RegFile/FE_PHC7_SI_2_     | A ^ -> Y ^ | DLY4X1M   | 0.049 | 0.340 |   0.340 |    0.316 | 
     | U0_RegFile/FE_PHC8_SI_2_     | A ^ -> Y ^ | DLY4X1M   | 0.086 | 0.371 |   0.712 |    0.688 | 
     | U0_RegFile/\regArr_reg[6][4] | SI ^       | SDFFRQX2M | 0.086 | 0.000 |   0.712 |    0.688 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.024 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.021 | 0.020 |   0.020 |    0.044 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.068 |    0.092 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.141 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.193 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.244 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.292 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.340 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.393 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.413 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.123 |   0.512 |    0.536 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.054 | 0.052 |   0.564 |    0.588 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.087 | 0.061 |   0.625 |    0.649 | 
     | U0_RegFile/\regArr_reg[6][4] | CK ^       | SDFFRQX2M  | 0.113 | 0.025 |   0.650 |    0.674 | 
     +---------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin U0_ClkDiv/odd_edge_tog_reg/CK 
Endpoint:   U0_ClkDiv/odd_edge_tog_reg/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_ClkDiv/div_clk_reg/Q       (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.635
+ Hold                         -0.049
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.685
  Arrival Time                  0.712
  Slack Time                    0.027
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.027 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.020 |   0.020 |   -0.007 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX40M | 0.010 | 0.018 |   0.038 |    0.012 | 
     | U1_mux2X1/U1                              | B ^ -> Y ^  | MX2X2M     | 0.166 | 0.135 |   0.173 |    0.147 | 
     | U0_ClkDiv/div_clk_reg                     | CK ^ -> Q ^ | SDFFRQX2M  | 0.048 | 0.169 |   0.343 |    0.316 | 
     | U0_ClkDiv/div_clk__Exclude_0              | A ^ -> Y ^  | CLKBUFX1M  | 0.117 | 0.095 |   0.438 |    0.411 | 
     | U0_ClkDiv/FE_PHC17_div_clk__Exclude_0_NET | A ^ -> Y ^  | DLY3X1M    | 0.075 | 0.274 |   0.712 |    0.685 | 
     | U0_ClkDiv/odd_edge_tog_reg                | SI ^        | SDFFSQX2M  | 0.075 | 0.000 |   0.712 |    0.685 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.027 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.021 | 0.020 |   0.020 |    0.047 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.010 | 0.018 |   0.038 |    0.065 | 
     | U1_mux2X1/U1               | B ^ -> Y ^ | MX2X2M     | 0.166 | 0.135 |   0.173 |    0.200 | 
     | UART_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.025 | 0.068 |   0.241 |    0.268 | 
     | UART_SCAN_CLK__L2_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.046 |   0.287 |    0.314 | 
     | UART_SCAN_CLK__L3_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.031 | 0.053 |   0.340 |    0.367 | 
     | UART_SCAN_CLK__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.021 | 0.027 |   0.367 |    0.394 | 
     | UART_SCAN_CLK__L5_I1       | A v -> Y v | CLKBUFX40M | 0.019 | 0.049 |   0.416 |    0.442 | 
     | UART_SCAN_CLK__L6_I0       | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.462 |    0.489 | 
     | UART_SCAN_CLK__L7_I0       | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.509 |    0.536 | 
     | UART_SCAN_CLK__L8_I0       | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.556 |    0.583 | 
     | UART_SCAN_CLK__L9_I0       | A v -> Y v | CLKBUFX40M | 0.024 | 0.051 |   0.607 |    0.634 | 
     | UART_SCAN_CLK__L10_I0      | A v -> Y ^ | CLKINVX32M | 0.029 | 0.025 |   0.632 |    0.659 | 
     | U0_ClkDiv/odd_edge_tog_reg | CK ^       | SDFFSQX2M  | 0.029 | 0.003 |   0.635 |    0.661 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: SI[3]                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.003
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.052
  Arrival Time                  0.103
  Slack Time                    0.051
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | SI[3] ^    |            | 0.000 |       |   0.000 |   -0.051 | 
     | U0_ALU/FE_PHC15_SI_3_  | A ^ -> Y ^ | DLY1X1M    | 0.040 | 0.103 |   0.103 |    0.052 | 
     | U0_ALU/\ALU_OUT_reg[0] | SI ^       | SDFFRHQX1M | 0.040 | 0.000 |   0.103 |    0.052 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.136 |       |   0.000 |    0.051 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.003 |    0.054 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRHQX1M | 0.136 | 0.003 |   0.003 |    0.054 | 
     +--------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /D (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.655
+ Hold                         -0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.702
  Arrival Time                  0.769
  Slack Time                    0.068
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.068 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.020 |   0.020 |   -0.048 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.068 |   -0.000 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.049 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.101 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.152 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.200 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.248 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.301 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.321 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.148 | 0.126 |   0.515 |    0.448 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.088 |   0.604 |    0.536 | 
     | U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1]  | CK ^ -> Q ^ | SDFFRQX2M  | 0.056 | 0.166 |   0.769 |    0.702 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] | D ^         | SDFFRQX2M  | 0.056 | 0.000 |   0.769 |    0.702 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.068 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.021 | 0.020 |   0.020 |    0.088 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.068 |    0.135 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.184 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.236 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.287 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.336 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.383 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.437 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.457 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.123 |   0.512 |    0.579 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.054 | 0.052 |   0.564 |    0.632 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.101 | 0.074 |   0.638 |    0.705 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M  | 0.115 | 0.018 |   0.655 |    0.723 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin U1_ClkDiv/odd_edge_tog_reg/CK 
Endpoint:   U1_ClkDiv/odd_edge_tog_reg/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U1_ClkDiv/div_clk_reg/Q       (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.636
+ Hold                         -0.051
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.684
  Arrival Time                  0.755
  Slack Time                    0.071
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.071 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.020 |   0.020 |   -0.051 | 
     | scan_clk__L2_I0                           | A v -> Y ^  | CLKINVX40M | 0.010 | 0.018 |   0.038 |   -0.033 | 
     | U1_mux2X1/U1                              | B ^ -> Y ^  | MX2X2M     | 0.166 | 0.135 |   0.173 |    0.102 | 
     | U1_ClkDiv/div_clk_reg                     | CK ^ -> Q ^ | SDFFRQX2M  | 0.053 | 0.171 |   0.345 |    0.274 | 
     | U1_ClkDiv/div_clk__Exclude_0              | A ^ -> Y ^  | CLKBUFX1M  | 0.146 | 0.111 |   0.456 |    0.384 | 
     | U1_ClkDiv/FE_PHC16_div_clk__Exclude_0_NET | A ^ -> Y ^  | DLY3X1M    | 0.113 | 0.299 |   0.755 |    0.684 | 
     | U1_ClkDiv/odd_edge_tog_reg                | SI ^        | SDFFSQX1M  | 0.113 | 0.001 |   0.755 |    0.684 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.071 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.021 | 0.020 |   0.020 |    0.091 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.010 | 0.018 |   0.039 |    0.110 | 
     | U1_mux2X1/U1               | B ^ -> Y ^ | MX2X2M     | 0.166 | 0.135 |   0.173 |    0.244 | 
     | UART_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.025 | 0.068 |   0.241 |    0.312 | 
     | UART_SCAN_CLK__L2_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.046 |   0.287 |    0.358 | 
     | UART_SCAN_CLK__L3_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.031 | 0.053 |   0.340 |    0.411 | 
     | UART_SCAN_CLK__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.021 | 0.027 |   0.367 |    0.438 | 
     | UART_SCAN_CLK__L5_I1       | A v -> Y v | CLKBUFX40M | 0.019 | 0.049 |   0.416 |    0.487 | 
     | UART_SCAN_CLK__L6_I0       | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.462 |    0.533 | 
     | UART_SCAN_CLK__L7_I0       | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.509 |    0.580 | 
     | UART_SCAN_CLK__L8_I0       | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.556 |    0.627 | 
     | UART_SCAN_CLK__L9_I0       | A v -> Y v | CLKBUFX40M | 0.024 | 0.051 |   0.607 |    0.678 | 
     | UART_SCAN_CLK__L10_I0      | A v -> Y ^ | CLKINVX32M | 0.029 | 0.025 |   0.632 |    0.703 | 
     | U1_ClkDiv/odd_edge_tog_reg | CK ^       | SDFFSQX1M  | 0.029 | 0.004 |   0.636 |    0.707 | 
     +-------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.640
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.688
  Arrival Time                  0.760
  Slack Time                    0.072
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.072 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.017 |   0.017 |   -0.055 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.032 |   -0.040 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.166 | 0.129 |   0.161 |    0.089 | 
     | U0_ClkDiv/div_clk_reg                       | CK ^ -> Q ^ | SDFFRQX2M     | 0.000 | 0.169 |   0.331 |    0.258 | 
     | U0_ClkDiv/U15                               | B ^ -> Y ^  | MX2X2M        | 0.034 | 0.067 |   0.398 |    0.325 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.398 |    0.325 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.147 | 0.123 |   0.521 |    0.449 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.061 | 0.088 |   0.609 |    0.537 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.035 | 0.151 |   0.760 |    0.688 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] | D ^         | SDFFRQX2M     | 0.035 | 0.000 |   0.760 |    0.688 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.072 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.017 |   0.017 |    0.090 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.032 |    0.104 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.166 | 0.129 |   0.161 |    0.233 | 
     | UART_SCAN_CLK__L1_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.025 | 0.068 |   0.229 |    0.301 | 
     | UART_SCAN_CLK__L2_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.021 | 0.046 |   0.275 |    0.347 | 
     | UART_SCAN_CLK__L3_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.031 | 0.053 |   0.328 |    0.400 | 
     | UART_SCAN_CLK__L4_I0                        | A ^ -> Y v  | CLKINVX40M    | 0.021 | 0.027 |   0.354 |    0.427 | 
     | UART_SCAN_CLK__L5_I0                        | A v -> Y ^  | CLKINVX32M    | 0.013 | 0.016 |   0.371 |    0.443 | 
     | U0_ClkDiv/U15                               | A ^ -> Y ^  | MX2X2M        | 0.034 | 0.055 |   0.426 |    0.498 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.426 |    0.498 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.147 | 0.123 |   0.549 |    0.621 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.061 | 0.088 |   0.637 |    0.710 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] | CK ^        | SDFFRQX2M     | 0.061 | 0.002 |   0.640 |    0.712 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.643
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.691
  Arrival Time                  0.764
  Slack Time                    0.073
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.073 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.017 |   0.017 |   -0.056 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.032 |   -0.041 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.166 | 0.129 |   0.161 |    0.088 | 
     | U0_ClkDiv/div_clk_reg                       | CK ^ -> Q ^ | SDFFRQX2M     | 0.000 | 0.169 |   0.331 |    0.257 | 
     | U0_ClkDiv/U15                               | B ^ -> Y ^  | MX2X2M        | 0.034 | 0.067 |   0.398 |    0.325 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.398 |    0.325 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.147 | 0.123 |   0.521 |    0.448 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.061 | 0.088 |   0.609 |    0.536 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.036 | 0.154 |   0.764 |    0.691 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] | D ^         | SDFFRQX2M     | 0.036 | 0.000 |   0.764 |    0.691 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.073 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.017 |   0.017 |    0.090 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.032 |    0.105 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.166 | 0.129 |   0.161 |    0.234 | 
     | UART_SCAN_CLK__L1_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.025 | 0.068 |   0.229 |    0.302 | 
     | UART_SCAN_CLK__L2_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.021 | 0.046 |   0.275 |    0.348 | 
     | UART_SCAN_CLK__L3_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.031 | 0.053 |   0.328 |    0.401 | 
     | UART_SCAN_CLK__L4_I0                        | A ^ -> Y v  | CLKINVX40M    | 0.021 | 0.027 |   0.354 |    0.428 | 
     | UART_SCAN_CLK__L5_I0                        | A v -> Y ^  | CLKINVX32M    | 0.013 | 0.016 |   0.371 |    0.444 | 
     | U0_ClkDiv/U15                               | A ^ -> Y ^  | MX2X2M        | 0.034 | 0.055 |   0.426 |    0.499 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.426 |    0.499 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.147 | 0.123 |   0.549 |    0.622 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.061 | 0.088 |   0.637 |    0.711 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] | CK ^        | SDFFRQX2M     | 0.061 | 0.005 |   0.643 |    0.716 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.643
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.690
  Arrival Time                  0.764
  Slack Time                    0.073
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.073 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.017 |   0.017 |   -0.056 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.032 |   -0.041 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.166 | 0.129 |   0.161 |    0.088 | 
     | U0_ClkDiv/div_clk_reg                       | CK ^ -> Q ^ | SDFFRQX2M     | 0.000 | 0.169 |   0.331 |    0.257 | 
     | U0_ClkDiv/U15                               | B ^ -> Y ^  | MX2X2M        | 0.034 | 0.067 |   0.398 |    0.325 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.398 |    0.325 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.147 | 0.123 |   0.521 |    0.448 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.061 | 0.088 |   0.609 |    0.536 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.036 | 0.154 |   0.763 |    0.690 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] | D ^         | SDFFRQX2M     | 0.036 | 0.000 |   0.764 |    0.690 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.073 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.017 |   0.017 |    0.090 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.032 |    0.105 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.166 | 0.129 |   0.161 |    0.234 | 
     | UART_SCAN_CLK__L1_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.025 | 0.068 |   0.229 |    0.302 | 
     | UART_SCAN_CLK__L2_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.021 | 0.046 |   0.275 |    0.348 | 
     | UART_SCAN_CLK__L3_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.031 | 0.053 |   0.328 |    0.401 | 
     | UART_SCAN_CLK__L4_I0                        | A ^ -> Y v  | CLKINVX40M    | 0.021 | 0.027 |   0.354 |    0.428 | 
     | UART_SCAN_CLK__L5_I0                        | A v -> Y ^  | CLKINVX32M    | 0.013 | 0.016 |   0.371 |    0.444 | 
     | U0_ClkDiv/U15                               | A ^ -> Y ^  | MX2X2M        | 0.034 | 0.055 |   0.426 |    0.499 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.426 |    0.499 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.147 | 0.123 |   0.549 |    0.622 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.061 | 0.088 |   0.637 |    0.711 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] | CK ^        | SDFFRQX2M     | 0.061 | 0.005 |   0.643 |    0.716 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.642
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.690
  Arrival Time                  0.764
  Slack Time                    0.074
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.074 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.017 |   0.017 |   -0.057 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.032 |   -0.042 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.166 | 0.129 |   0.161 |    0.087 | 
     | U0_ClkDiv/div_clk_reg                       | CK ^ -> Q ^ | SDFFRQX2M     | 0.000 | 0.169 |   0.331 |    0.256 | 
     | U0_ClkDiv/U15                               | B ^ -> Y ^  | MX2X2M        | 0.034 | 0.067 |   0.398 |    0.324 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.398 |    0.324 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.147 | 0.123 |   0.521 |    0.447 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.061 | 0.088 |   0.609 |    0.535 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.037 | 0.155 |   0.764 |    0.690 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] | D ^         | SDFFRQX2M     | 0.037 | 0.000 |   0.764 |    0.690 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.074 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.017 |   0.017 |    0.091 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.032 |    0.106 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.166 | 0.129 |   0.161 |    0.235 | 
     | UART_SCAN_CLK__L1_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.025 | 0.068 |   0.229 |    0.303 | 
     | UART_SCAN_CLK__L2_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.021 | 0.046 |   0.275 |    0.349 | 
     | UART_SCAN_CLK__L3_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.031 | 0.053 |   0.328 |    0.402 | 
     | UART_SCAN_CLK__L4_I0                        | A ^ -> Y v  | CLKINVX40M    | 0.021 | 0.027 |   0.354 |    0.429 | 
     | UART_SCAN_CLK__L5_I0                        | A v -> Y ^  | CLKINVX32M    | 0.013 | 0.016 |   0.371 |    0.445 | 
     | U0_ClkDiv/U15                               | A ^ -> Y ^  | MX2X2M        | 0.034 | 0.055 |   0.426 |    0.500 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.426 |    0.500 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.147 | 0.123 |   0.549 |    0.623 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.061 | 0.088 |   0.637 |    0.712 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] | CK ^        | SDFFRQX2M     | 0.061 | 0.005 |   0.642 |    0.717 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /D (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.655
+ Hold                         -0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.701
  Arrival Time                  0.776
  Slack Time                    0.075
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.075 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.020 |   0.020 |   -0.055 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.068 |   -0.007 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.042 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.094 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.145 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.193 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.241 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.294 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.314 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.148 | 0.126 |   0.515 |    0.440 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.088 |   0.604 |    0.529 | 
     | U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[2]  | CK ^ -> Q ^ | SDFFRQX2M  | 0.066 | 0.172 |   0.775 |    0.701 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] | D ^         | SDFFRQX2M  | 0.066 | 0.000 |   0.776 |    0.701 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.075 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.021 | 0.020 |   0.020 |    0.095 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.068 |    0.142 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.191 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.243 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.294 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.343 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.391 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.444 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.464 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.123 |   0.512 |    0.587 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.054 | 0.052 |   0.564 |    0.639 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.101 | 0.074 |   0.638 |    0.713 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] | CK ^       | SDFFRQX2M  | 0.115 | 0.018 |   0.655 |    0.730 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin U0_ref_sync/enable_flop_reg/CK 
Endpoint:   U0_ref_sync/enable_flop_reg/SI                 (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.655
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.695
  Arrival Time                  0.771
  Slack Time                    0.076
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.076 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.020 |   0.020 |   -0.056 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.068 |   -0.009 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.040 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.092 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.143 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.192 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.240 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.293 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.313 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.148 | 0.126 |   0.515 |    0.439 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.088 |   0.604 |    0.527 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.055 | 0.167 |   0.771 |    0.695 | 
     | U0_ref_sync/enable_flop_reg                 | SI ^        | SDFFRQX2M  | 0.055 | 0.000 |   0.771 |    0.695 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.076 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.021 | 0.020 |   0.020 |    0.096 | 
     | scan_clk__L2_I1             | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.068 |    0.144 | 
     | scan_clk__L3_I0             | A v -> Y v | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.193 | 
     | scan_clk__L4_I0             | A v -> Y v | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.245 | 
     | scan_clk__L5_I0             | A v -> Y v | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.296 | 
     | scan_clk__L6_I0             | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.344 | 
     | scan_clk__L7_I0             | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.392 | 
     | scan_clk__L8_I0             | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.445 | 
     | scan_clk__L9_I0             | A v -> Y ^ | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.465 | 
     | U0_mux2X1/U1                | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.123 |   0.512 |    0.588 | 
     | REF_SCAN_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.054 | 0.052 |   0.564 |    0.640 | 
     | REF_SCAN_CLK__L2_I0         | A v -> Y ^ | CLKINVX40M | 0.101 | 0.074 |   0.638 |    0.714 | 
     | U0_ref_sync/enable_flop_reg | CK ^       | SDFFRQX2M  | 0.115 | 0.018 |   0.655 |    0.732 | 
     +--------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /D (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.655
+ Hold                         -0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.700
  Arrival Time                  0.779
  Slack Time                    0.079
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.079 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.020 |   0.020 |   -0.059 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.068 |   -0.011 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.038 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.090 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.141 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.189 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.237 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.290 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.310 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.148 | 0.126 |   0.515 |    0.437 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.088 |   0.604 |    0.525 | 
     | U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3]  | CK ^ -> Q ^ | SDFFRQX2M  | 0.072 | 0.175 |   0.778 |    0.700 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] | D ^         | SDFFRQX2M  | 0.072 | 0.000 |   0.779 |    0.700 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.079 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.021 | 0.020 |   0.020 |    0.099 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.068 |    0.146 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.195 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.247 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.298 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.347 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.394 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.448 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.468 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.123 |   0.512 |    0.590 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.054 | 0.052 |   0.564 |    0.643 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.101 | 0.074 |   0.638 |    0.716 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] | CK ^       | SDFFRQX2M  | 0.115 | 0.017 |   0.655 |    0.734 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /D (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.655
+ Hold                         -0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.699
  Arrival Time                  0.782
  Slack Time                    0.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.083 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.020 |   0.020 |   -0.063 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.068 |   -0.015 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.034 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.086 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.137 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.185 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.233 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.286 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.306 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.148 | 0.126 |   0.515 |    0.432 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.088 |   0.604 |    0.521 | 
     | U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[0]  | CK ^ -> Q ^ | SDFFRQX2M  | 0.079 | 0.178 |   0.782 |    0.699 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] | D ^         | SDFFRQX2M  | 0.079 | 0.000 |   0.782 |    0.699 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.083 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.021 | 0.020 |   0.020 |    0.103 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.068 |    0.151 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.199 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.252 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.302 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.351 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.399 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.452 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.472 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.123 |   0.512 |    0.595 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.054 | 0.052 |   0.564 |    0.647 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.101 | 0.074 |   0.638 |    0.721 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] | CK ^       | SDFFRQX2M  | 0.115 | 0.017 |   0.655 |    0.738 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin U0_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U0_RST_SYNC/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'UART_CLK'
Beginpoint: U0_RST_SYNC/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.623
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.671
  Arrival Time                  0.767
  Slack Time                    0.096
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.096 | 
     | UART_CLK__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.017 |   0.017 |   -0.079 | 
     | UART_CLK__L2_I0              | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.032 |   -0.064 | 
     | U1_mux2X1/U1                 | A ^ -> Y ^  | MX2X2M     | 0.166 | 0.129 |   0.161 |    0.065 | 
     | UART_SCAN_CLK__L1_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.068 |   0.229 |    0.132 | 
     | UART_SCAN_CLK__L2_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.046 |   0.275 |    0.178 | 
     | UART_SCAN_CLK__L3_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.031 | 0.053 |   0.328 |    0.231 | 
     | UART_SCAN_CLK__L4_I0         | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.027 |   0.354 |    0.258 | 
     | UART_SCAN_CLK__L5_I1         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.049 |   0.403 |    0.307 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.450 |    0.353 | 
     | UART_SCAN_CLK__L7_I0         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.497 |    0.400 | 
     | UART_SCAN_CLK__L8_I0         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.543 |    0.447 | 
     | UART_SCAN_CLK__L9_I0         | A v -> Y v  | CLKBUFX40M | 0.024 | 0.051 |   0.594 |    0.498 | 
     | UART_SCAN_CLK__L10_I0        | A v -> Y ^  | CLKINVX32M | 0.029 | 0.025 |   0.619 |    0.523 | 
     | U0_RST_SYNC/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.147 |   0.767 |    0.670 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | D ^         | SDFFRQX2M  | 0.036 | 0.000 |   0.767 |    0.671 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.096 | 
     | UART_CLK__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.016 | 0.017 |   0.017 |    0.114 | 
     | UART_CLK__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.032 |    0.129 | 
     | U1_mux2X1/U1                 | A ^ -> Y ^ | MX2X2M     | 0.166 | 0.129 |   0.161 |    0.257 | 
     | UART_SCAN_CLK__L1_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.025 | 0.068 |   0.229 |    0.325 | 
     | UART_SCAN_CLK__L2_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.046 |   0.275 |    0.371 | 
     | UART_SCAN_CLK__L3_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.031 | 0.053 |   0.328 |    0.424 | 
     | UART_SCAN_CLK__L4_I0         | A ^ -> Y v | CLKINVX40M | 0.021 | 0.027 |   0.354 |    0.451 | 
     | UART_SCAN_CLK__L5_I1         | A v -> Y v | CLKBUFX40M | 0.019 | 0.049 |   0.403 |    0.500 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.450 |    0.546 | 
     | UART_SCAN_CLK__L7_I0         | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.497 |    0.593 | 
     | UART_SCAN_CLK__L8_I0         | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.543 |    0.640 | 
     | UART_SCAN_CLK__L9_I0         | A v -> Y v | CLKBUFX40M | 0.024 | 0.051 |   0.594 |    0.691 | 
     | UART_SCAN_CLK__L10_I0        | A v -> Y ^ | CLKINVX32M | 0.029 | 0.025 |   0.619 |    0.716 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX2M  | 0.029 | 0.003 |   0.623 |    0.719 | 
     +---------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin U0_RegFile/RdData_VLD_reg/CK 
Endpoint:   U0_RegFile/RdData_VLD_reg/SI    (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RST_SYNC/\sync_reg_reg[1] /Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.664
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.703
  Arrival Time                  0.801
  Slack Time                    0.098
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.098 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.020 |   0.020 |   -0.078 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX40M | 0.010 | 0.018 |   0.038 |   -0.060 | 
     | U1_mux2X1/U1                 | B ^ -> Y ^  | MX2X2M     | 0.166 | 0.135 |   0.173 |    0.075 | 
     | UART_SCAN_CLK__L1_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.068 |   0.241 |    0.143 | 
     | UART_SCAN_CLK__L2_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.046 |   0.287 |    0.189 | 
     | UART_SCAN_CLK__L3_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.031 | 0.053 |   0.340 |    0.242 | 
     | UART_SCAN_CLK__L4_I0         | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.027 |   0.367 |    0.269 | 
     | UART_SCAN_CLK__L5_I1         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.049 |   0.416 |    0.317 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.462 |    0.364 | 
     | UART_SCAN_CLK__L7_I0         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.509 |    0.411 | 
     | UART_SCAN_CLK__L8_I0         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.556 |    0.458 | 
     | UART_SCAN_CLK__L9_I0         | A v -> Y v  | CLKBUFX40M | 0.024 | 0.051 |   0.607 |    0.509 | 
     | UART_SCAN_CLK__L10_I0        | A v -> Y ^  | CLKINVX32M | 0.029 | 0.025 |   0.632 |    0.534 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.068 | 0.169 |   0.801 |    0.702 | 
     | U0_RegFile/RdData_VLD_reg    | SI ^        | SDFFRQX2M  | 0.068 | 0.000 |   0.801 |    0.703 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.098 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.021 | 0.020 |   0.020 |    0.118 | 
     | scan_clk__L2_I1           | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.068 |    0.166 | 
     | scan_clk__L3_I0           | A v -> Y v | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.215 | 
     | scan_clk__L4_I0           | A v -> Y v | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.267 | 
     | scan_clk__L5_I0           | A v -> Y v | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.318 | 
     | scan_clk__L6_I0           | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.366 | 
     | scan_clk__L7_I0           | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.414 | 
     | scan_clk__L8_I0           | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.467 | 
     | scan_clk__L9_I0           | A v -> Y ^ | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.487 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.123 |   0.512 |    0.610 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.054 | 0.052 |   0.564 |    0.662 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.101 | 0.074 |   0.638 |    0.736 | 
     | U0_RegFile/RdData_VLD_reg | CK ^       | SDFFRQX2M  | 0.117 | 0.026 |   0.664 |    0.762 | 
     +------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.641
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.680
  Arrival Time                  0.779
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.099 | 
     | scan_clk__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.020 |   0.020 |   -0.079 | 
     | scan_clk__L2_I1                              | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.068 |   -0.031 | 
     | scan_clk__L3_I0                              | A v -> Y v  | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.018 | 
     | scan_clk__L4_I0                              | A v -> Y v  | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.070 | 
     | scan_clk__L5_I0                              | A v -> Y v  | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.121 | 
     | scan_clk__L6_I0                              | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.169 | 
     | scan_clk__L7_I0                              | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.217 | 
     | scan_clk__L8_I0                              | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.270 | 
     | scan_clk__L9_I0                              | A v -> Y ^  | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.290 | 
     | U3_mux2X1/U1                                 | B ^ -> Y ^  | MX2X2M     | 0.148 | 0.126 |   0.515 |    0.416 | 
     | UART_TX_SCAN_CLK__L1_I0                      | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.088 |   0.604 |    0.505 | 
     | U0_UART/U0_UART_TX/U0_parity_calc/parity_reg | CK ^ -> Q ^ | SDFFRQX2M  | 0.072 | 0.175 |   0.778 |    0.679 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0]  | SI ^        | SDFFRQX2M  | 0.072 | 0.000 |   0.779 |    0.680 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.099 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.021 | 0.020 |   0.020 |    0.119 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.068 |    0.166 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.215 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.267 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.318 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.367 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.415 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.468 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.488 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.123 |   0.512 |    0.610 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.054 | 0.052 |   0.564 |    0.663 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.101 | 0.074 |   0.638 |    0.737 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] | CK ^       | SDFFRQX2M  | 0.102 | 0.004 |   0.641 |    0.740 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin U0_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U0_RST_SYNC/\sync_reg_reg[1] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RST_SYNC/\sync_reg_reg[0] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.635
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.676
  Arrival Time                  0.779
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.020 |   0.020 |   -0.084 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX40M | 0.010 | 0.018 |   0.038 |   -0.065 | 
     | U1_mux2X1/U1                 | B ^ -> Y ^  | MX2X2M     | 0.166 | 0.135 |   0.173 |    0.069 | 
     | UART_SCAN_CLK__L1_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.068 |   0.241 |    0.137 | 
     | UART_SCAN_CLK__L2_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.046 |   0.287 |    0.183 | 
     | UART_SCAN_CLK__L3_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.031 | 0.053 |   0.340 |    0.236 | 
     | UART_SCAN_CLK__L4_I0         | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.027 |   0.367 |    0.263 | 
     | UART_SCAN_CLK__L5_I1         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.049 |   0.416 |    0.312 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.462 |    0.358 | 
     | UART_SCAN_CLK__L7_I0         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.509 |    0.405 | 
     | UART_SCAN_CLK__L8_I0         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.556 |    0.452 | 
     | UART_SCAN_CLK__L9_I0         | A v -> Y v  | CLKBUFX40M | 0.024 | 0.051 |   0.607 |    0.503 | 
     | UART_SCAN_CLK__L10_I0        | A v -> Y ^  | CLKINVX32M | 0.029 | 0.025 |   0.632 |    0.528 | 
     | U0_RST_SYNC/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.147 |   0.779 |    0.675 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   0.779 |    0.676 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.021 | 0.020 |   0.020 |    0.124 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.010 | 0.018 |   0.039 |    0.142 | 
     | U1_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M     | 0.166 | 0.135 |   0.173 |    0.277 | 
     | UART_SCAN_CLK__L1_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.025 | 0.068 |   0.241 |    0.345 | 
     | UART_SCAN_CLK__L2_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.046 |   0.287 |    0.391 | 
     | UART_SCAN_CLK__L3_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.031 | 0.053 |   0.340 |    0.444 | 
     | UART_SCAN_CLK__L4_I0         | A ^ -> Y v | CLKINVX40M | 0.021 | 0.027 |   0.367 |    0.471 | 
     | UART_SCAN_CLK__L5_I1         | A v -> Y v | CLKBUFX40M | 0.019 | 0.049 |   0.416 |    0.519 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.462 |    0.566 | 
     | UART_SCAN_CLK__L7_I0         | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.509 |    0.613 | 
     | UART_SCAN_CLK__L8_I0         | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.556 |    0.660 | 
     | UART_SCAN_CLK__L9_I0         | A v -> Y v | CLKBUFX40M | 0.024 | 0.051 |   0.607 |    0.711 | 
     | UART_SCAN_CLK__L10_I0        | A v -> Y ^ | CLKINVX32M | 0.029 | 0.025 |   0.632 |    0.736 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX2M  | 0.029 | 0.003 |   0.635 |    0.739 | 
     +---------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /Q      (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.655
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.692
  Arrival Time                  0.796
  Slack Time                    0.104
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.104 | 
     | scan_clk__L1_I0                           | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.020 |   0.020 |   -0.084 | 
     | scan_clk__L2_I1                           | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.068 |   -0.037 | 
     | scan_clk__L3_I0                           | A v -> Y v  | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.012 | 
     | scan_clk__L4_I0                           | A v -> Y v  | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.064 | 
     | scan_clk__L5_I0                           | A v -> Y v  | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.115 | 
     | scan_clk__L6_I0                           | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.164 | 
     | scan_clk__L7_I0                           | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.211 | 
     | scan_clk__L8_I0                           | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.265 | 
     | scan_clk__L9_I0                           | A v -> Y ^  | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.285 | 
     | U3_mux2X1/U1                              | B ^ -> Y ^  | MX2X2M     | 0.148 | 0.126 |   0.515 |    0.411 | 
     | UART_TX_SCAN_CLK__L1_I0                   | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.088 |   0.604 |    0.499 | 
     | U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3]     | CK ^ -> Q ^ | SDFFRQX2M  | 0.105 | 0.191 |   0.795 |    0.691 | 
     | U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] | SI ^        | SDFFRQX2M  | 0.105 | 0.001 |   0.796 |    0.692 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                           |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.104 | 
     | scan_clk__L1_I0                           | A ^ -> Y v | CLKINVX40M | 0.021 | 0.020 |   0.020 |    0.124 | 
     | scan_clk__L2_I1                           | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.068 |    0.172 | 
     | scan_clk__L3_I0                           | A v -> Y v | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.221 | 
     | scan_clk__L4_I0                           | A v -> Y v | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.273 | 
     | scan_clk__L5_I0                           | A v -> Y v | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.324 | 
     | scan_clk__L6_I0                           | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.372 | 
     | scan_clk__L7_I0                           | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.420 | 
     | scan_clk__L8_I0                           | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.473 | 
     | scan_clk__L9_I0                           | A v -> Y ^ | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.493 | 
     | U0_mux2X1/U1                              | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.123 |   0.512 |    0.616 | 
     | REF_SCAN_CLK__L1_I0                       | A ^ -> Y v | CLKINVX40M | 0.054 | 0.052 |   0.564 |    0.668 | 
     | REF_SCAN_CLK__L2_I0                       | A v -> Y ^ | CLKINVX40M | 0.101 | 0.074 |   0.638 |    0.742 | 
     | U0_UART_FIFO/u_fifo_wr/\gray_w_ptr_reg[0] | CK ^       | SDFFRQX2M  | 0.115 | 0.017 |   0.655 |    0.759 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin U0_ref_sync/\sync_bus_reg[4] /CK 
Endpoint:   U0_ref_sync/\sync_bus_reg[4] /D                      (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] /Q (^) triggered 
by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.664
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.712
  Arrival Time                  0.818
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                   |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0                                   | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.020 |   0.020 |   -0.086 | 
     | scan_clk__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.068 |   -0.038 | 
     | scan_clk__L3_I0                                   | A v -> Y v  | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.011 | 
     | scan_clk__L4_I0                                   | A v -> Y v  | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.063 | 
     | scan_clk__L5_I0                                   | A v -> Y v  | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.114 | 
     | scan_clk__L6_I0                                   | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.162 | 
     | scan_clk__L7_I0                                   | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.210 | 
     | scan_clk__L8_I0                                   | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.263 | 
     | scan_clk__L9_I0                                   | A v -> Y ^  | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.283 | 
     | U2_mux2X1/U1                                      | B ^ -> Y ^  | MX2X2M     | 0.137 | 0.120 |   0.509 |    0.403 | 
     | UART_RX_SCAN_CLK__L1_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.045 | 0.077 |   0.587 |    0.481 | 
     | U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[4] | CK ^ -> Q ^ | SDFFRQX2M  | 0.072 | 0.172 |   0.759 |    0.653 | 
     | U0_ref_sync/U10                                   | A0 ^ -> Y ^ | AO22X1M    | 0.032 | 0.059 |   0.818 |    0.712 | 
     | U0_ref_sync/\sync_bus_reg[4]                      | D ^         | SDFFRQX2M  | 0.032 | 0.000 |   0.818 |    0.712 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.021 | 0.020 |   0.020 |    0.126 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.068 |    0.173 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.222 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.274 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.325 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.374 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.422 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.475 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.495 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.123 |   0.512 |    0.618 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.054 | 0.052 |   0.564 |    0.670 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.101 | 0.074 |   0.638 |    0.744 | 
     | U0_ref_sync/\sync_bus_reg[4] | CK ^       | SDFFRQX2M  | 0.117 | 0.026 |   0.664 |    0.770 | 
     +---------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_
count_reg[0] /CK 
Endpoint:   U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /SI (^) 
checked with  leading edge of 'SCAN_CLK'
Beginpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /QN  (^) 
triggered by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.595
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.633
  Arrival Time                  0.740
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^   |            | 0.000 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v   | CLKINVX40M | 0.021 | 0.020 |   0.020 |   -0.086 | 
     | scan_clk__L2_I1                                    | A v -> Y v   | CLKBUFX40M | 0.019 | 0.047 |   0.068 |   -0.039 | 
     | scan_clk__L3_I0                                    | A v -> Y v   | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.010 | 
     | scan_clk__L4_I0                                    | A v -> Y v   | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.062 | 
     | scan_clk__L5_I0                                    | A v -> Y v   | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.113 | 
     | scan_clk__L6_I0                                    | A v -> Y v   | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.162 | 
     | scan_clk__L7_I0                                    | A v -> Y v   | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.210 | 
     | scan_clk__L8_I0                                    | A v -> Y v   | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.263 | 
     | scan_clk__L9_I0                                    | A v -> Y ^   | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.283 | 
     | U2_mux2X1/U1                                       | B ^ -> Y ^   | MX2X2M     | 0.137 | 0.120 |   0.509 |    0.403 | 
     | UART_RX_SCAN_CLK__L1_I0                            | A ^ -> Y ^   | CLKBUFX40M | 0.045 | 0.077 |   0.587 |    0.480 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_ | CK ^ -> QN ^ | SDFFRX1M   | 0.080 | 0.153 |   0.739 |    0.633 | 
     | reg[3]                                             |              |            |       |       |         |          | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count | SI ^         | SDFFRQX2M  | 0.080 | 0.000 |   0.740 |    0.633 | 
     | _reg[0]                                            |              |            |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.021 | 0.020 |   0.020 |    0.126 | 
     | scan_clk__L2_I1                                    | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.068 |    0.174 | 
     | scan_clk__L3_I0                                    | A v -> Y v | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.223 | 
     | scan_clk__L4_I0                                    | A v -> Y v | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.275 | 
     | scan_clk__L5_I0                                    | A v -> Y v | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.326 | 
     | scan_clk__L6_I0                                    | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.374 | 
     | scan_clk__L7_I0                                    | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.422 | 
     | scan_clk__L8_I0                                    | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.475 | 
     | scan_clk__L9_I0                                    | A v -> Y ^ | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.495 | 
     | U2_mux2X1/U1                                       | B ^ -> Y ^ | MX2X2M     | 0.137 | 0.120 |   0.509 |    0.615 | 
     | UART_RX_SCAN_CLK__L1_I0                            | A ^ -> Y ^ | CLKBUFX40M | 0.045 | 0.077 |   0.587 |    0.693 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count | CK ^       | SDFFRQX2M  | 0.046 | 0.009 |   0.595 |    0.701 | 
     | _reg[0]                                            |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.299
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.347
  Arrival Time                  0.454
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.107 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |   -0.089 | 
     | REF_CLK__L2_I0                              | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |   -0.074 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^  | MX2X6M     | 0.143 | 0.122 |   0.155 |    0.048 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.054 | 0.052 |   0.207 |    0.101 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M | 0.101 | 0.074 |   0.281 |    0.174 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.172 |   0.454 |    0.347 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] | D ^         | SDFFRQX2M  | 0.035 | 0.000 |   0.454 |    0.347 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.107 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.124 | 
     | REF_CLK__L2_I0                              | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.140 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^ | MX2X6M     | 0.143 | 0.122 |   0.155 |    0.262 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.054 | 0.052 |   0.207 |    0.314 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.101 | 0.074 |   0.281 |    0.388 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.115 | 0.018 |   0.299 |    0.406 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.299
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.347
  Arrival Time                  0.454
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.107 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |   -0.089 | 
     | REF_CLK__L2_I0                              | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |   -0.074 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^  | MX2X6M     | 0.143 | 0.122 |   0.155 |    0.048 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.054 | 0.052 |   0.207 |    0.100 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M | 0.101 | 0.074 |   0.281 |    0.174 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.172 |   0.454 |    0.347 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] | D ^         | SDFFRQX2M  | 0.035 | 0.000 |   0.454 |    0.347 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.107 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.125 | 
     | REF_CLK__L2_I0                              | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.140 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^ | MX2X6M     | 0.143 | 0.122 |   0.155 |    0.262 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.054 | 0.052 |   0.207 |    0.314 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.101 | 0.074 |   0.281 |    0.388 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.115 | 0.018 |   0.299 |    0.406 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.606
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.647
  Arrival Time                  0.754
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.108 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.020 |   0.020 |   -0.088 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.068 |   -0.040 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.009 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.061 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.112 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.160 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.208 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.261 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.281 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.148 | 0.126 |   0.515 |    0.407 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.088 |   0.604 |    0.496 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.151 |   0.754 |    0.647 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   0.754 |    0.647 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.021 | 0.020 |   0.020 |    0.128 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.068 |    0.175 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.224 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.276 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.327 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.376 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.424 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.477 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.497 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.148 | 0.126 |   0.515 |    0.623 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.088 |   0.604 |    0.712 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.061 | 0.002 |   0.606 |    0.714 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin U0_ref_sync/\sync_bus_reg[5] /CK 
Endpoint:   U0_ref_sync/\sync_bus_reg[5] /D                      (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] /Q (^) triggered 
by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.664
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.712
  Arrival Time                  0.820
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                   |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.108 | 
     | scan_clk__L1_I0                                   | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.020 |   0.020 |   -0.088 | 
     | scan_clk__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.068 |   -0.041 | 
     | scan_clk__L3_I0                                   | A v -> Y v  | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.008 | 
     | scan_clk__L4_I0                                   | A v -> Y v  | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.060 | 
     | scan_clk__L5_I0                                   | A v -> Y v  | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.111 | 
     | scan_clk__L6_I0                                   | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.160 | 
     | scan_clk__L7_I0                                   | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.208 | 
     | scan_clk__L8_I0                                   | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.261 | 
     | scan_clk__L9_I0                                   | A v -> Y ^  | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.281 | 
     | U2_mux2X1/U1                                      | B ^ -> Y ^  | MX2X2M     | 0.137 | 0.120 |   0.509 |    0.401 | 
     | UART_RX_SCAN_CLK__L1_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.045 | 0.077 |   0.587 |    0.478 | 
     | U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[5] | CK ^ -> Q ^ | SDFFRQX2M  | 0.076 | 0.174 |   0.761 |    0.653 | 
     | U0_ref_sync/U11                                   | A0 ^ -> Y ^ | AO22X1M    | 0.031 | 0.059 |   0.820 |    0.712 | 
     | U0_ref_sync/\sync_bus_reg[5]                      | D ^         | SDFFRQX2M  | 0.031 | 0.000 |   0.820 |    0.712 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.021 | 0.020 |   0.020 |    0.128 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.068 |    0.176 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.225 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.277 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.328 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.376 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.424 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.477 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.497 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.123 |   0.512 |    0.620 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.054 | 0.052 |   0.564 |    0.672 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.101 | 0.074 |   0.638 |    0.746 | 
     | U0_ref_sync/\sync_bus_reg[5] | CK ^       | SDFFRQX2M  | 0.117 | 0.026 |   0.664 |    0.772 | 
     +---------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.609
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.650
  Arrival Time                  0.758
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.108 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.020 |   0.020 |   -0.088 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.068 |   -0.041 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.008 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.060 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.111 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.159 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.207 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.261 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.280 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.148 | 0.126 |   0.515 |    0.407 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.088 |   0.604 |    0.495 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.154 |   0.758 |    0.650 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   0.758 |    0.650 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.021 | 0.020 |   0.020 |    0.129 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.068 |    0.176 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.225 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.277 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.328 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.376 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.424 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.478 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.497 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.148 | 0.126 |   0.515 |    0.624 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.088 |   0.604 |    0.712 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.061 | 0.005 |   0.609 |    0.718 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.609
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.649
  Arrival Time                  0.758
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.109 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.020 |   0.020 |   -0.088 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.068 |   -0.041 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.008 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.060 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.111 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.159 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.207 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.261 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.280 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.148 | 0.126 |   0.515 |    0.407 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.088 |   0.604 |    0.495 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.154 |   0.758 |    0.649 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   0.758 |    0.649 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.021 | 0.020 |   0.020 |    0.129 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.068 |    0.176 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.225 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.277 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.328 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.376 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.424 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.478 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.497 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.148 | 0.126 |   0.515 |    0.624 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.088 |   0.604 |    0.712 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.061 | 0.005 |   0.609 |    0.717 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.298
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.346
  Arrival Time                  0.455
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.109 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |   -0.091 | 
     | REF_CLK__L2_I0                              | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |   -0.076 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^  | MX2X6M     | 0.143 | 0.122 |   0.155 |    0.046 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.054 | 0.052 |   0.207 |    0.098 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M | 0.101 | 0.074 |   0.281 |    0.172 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.173 |   0.455 |    0.346 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] | D ^         | SDFFRQX2M  | 0.037 | 0.000 |   0.455 |    0.346 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.109 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.127 | 
     | REF_CLK__L2_I0                              | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.142 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^ | MX2X6M     | 0.143 | 0.122 |   0.155 |    0.264 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.054 | 0.052 |   0.207 |    0.317 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.101 | 0.074 |   0.281 |    0.390 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.115 | 0.017 |   0.298 |    0.407 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.609
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.649
  Arrival Time                  0.759
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.110 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.020 |   0.020 |   -0.090 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.068 |   -0.042 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.007 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.059 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.110 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.158 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.206 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.259 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.279 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.148 | 0.126 |   0.515 |    0.406 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.088 |   0.604 |    0.494 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.155 |   0.759 |    0.649 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] | SI ^        | SDFFRQX2M  | 0.037 | 0.000 |   0.759 |    0.649 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.110 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.021 | 0.020 |   0.020 |    0.130 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.068 |    0.177 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.226 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.278 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.329 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.377 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.425 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.479 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.498 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.148 | 0.126 |   0.515 |    0.625 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.088 |   0.604 |    0.713 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.061 | 0.005 |   0.609 |    0.718 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin U0_ref_sync/\sync_bus_reg[3] /CK 
Endpoint:   U0_ref_sync/\sync_bus_reg[3] /D                      (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] /Q (^) triggered 
by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.664
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.712
  Arrival Time                  0.822
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                   |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.110 | 
     | scan_clk__L1_I0                                   | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.020 |   0.020 |   -0.090 | 
     | scan_clk__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.068 |   -0.042 | 
     | scan_clk__L3_I0                                   | A v -> Y v  | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.007 | 
     | scan_clk__L4_I0                                   | A v -> Y v  | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.059 | 
     | scan_clk__L5_I0                                   | A v -> Y v  | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.110 | 
     | scan_clk__L6_I0                                   | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.158 | 
     | scan_clk__L7_I0                                   | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.206 | 
     | scan_clk__L8_I0                                   | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.259 | 
     | scan_clk__L9_I0                                   | A v -> Y ^  | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.279 | 
     | U2_mux2X1/U1                                      | B ^ -> Y ^  | MX2X2M     | 0.137 | 0.120 |   0.509 |    0.400 | 
     | UART_RX_SCAN_CLK__L1_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.045 | 0.077 |   0.587 |    0.477 | 
     | U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[3] | CK ^ -> Q ^ | SDFFRQX2M  | 0.079 | 0.177 |   0.763 |    0.654 | 
     | U0_ref_sync/U9                                    | A0 ^ -> Y ^ | AO22X1M    | 0.031 | 0.059 |   0.822 |    0.712 | 
     | U0_ref_sync/\sync_bus_reg[3]                      | D ^         | SDFFRQX2M  | 0.031 | 0.000 |   0.822 |    0.712 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.110 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.021 | 0.020 |   0.020 |    0.130 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.068 |    0.177 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.226 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.278 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.329 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.378 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.425 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.479 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.499 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.123 |   0.512 |    0.621 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.054 | 0.052 |   0.564 |    0.674 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.101 | 0.074 |   0.638 |    0.747 | 
     | U0_ref_sync/\sync_bus_reg[3] | CK ^       | SDFFRQX2M  | 0.117 | 0.026 |   0.664 |    0.774 | 
     +---------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[0] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.004
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.039
  Arrival Time                  0.149
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.136 |       |   0.000 |   -0.110 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.003 |   -0.107 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^ -> Q ^ | SDFFRHQX1M | 0.069 | 0.148 |   0.148 |    0.038 | 
     | U0_ALU/\ALU_OUT_reg[1]     | SI ^        | SDFFRQX1M  | 0.069 | 0.000 |   0.149 |    0.039 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.136 |       |   0.000 |    0.110 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |    0.114 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX1M | 0.136 | 0.004 |   0.004 |    0.114 | 
     +-------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin U1_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U1_RST_SYNC/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.663
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.707
  Arrival Time                  0.818
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.111 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.020 |   0.020 |   -0.091 | 
     | scan_clk__L2_I1              | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.068 |   -0.043 | 
     | scan_clk__L3_I0              | A v -> Y v  | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.006 | 
     | scan_clk__L4_I0              | A v -> Y v  | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.058 | 
     | scan_clk__L5_I0              | A v -> Y v  | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.109 | 
     | scan_clk__L6_I0              | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.157 | 
     | scan_clk__L7_I0              | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.205 | 
     | scan_clk__L8_I0              | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.258 | 
     | scan_clk__L9_I0              | A v -> Y ^  | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.278 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^  | MX2X6M     | 0.143 | 0.123 |   0.512 |    0.401 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.054 | 0.052 |   0.564 |    0.453 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^  | CLKINVX40M | 0.087 | 0.061 |   0.625 |    0.514 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.193 |   0.818 |    0.707 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | D ^         | SDFFRQX1M  | 0.035 | 0.000 |   0.818 |    0.707 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.111 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.021 | 0.020 |   0.020 |    0.131 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.068 |    0.178 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.227 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.280 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.330 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.379 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.427 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.480 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.500 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.123 |   0.512 |    0.623 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.054 | 0.052 |   0.564 |    0.675 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.087 | 0.061 |   0.625 |    0.735 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.119 | 0.038 |   0.663 |    0.774 | 
     +---------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.655
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.696
  Arrival Time                  0.810
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.114 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.020 |   0.020 |   -0.094 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.068 |   -0.047 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.002 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.054 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.105 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.154 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.202 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.255 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.275 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.143 | 0.123 |   0.512 |    0.398 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.054 | 0.052 |   0.564 |    0.450 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M | 0.101 | 0.074 |   0.638 |    0.524 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.172 |   0.810 |    0.696 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   0.810 |    0.696 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.114 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.021 | 0.020 |   0.020 |    0.134 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.068 |    0.182 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.231 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.283 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.334 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.382 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.430 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.483 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.503 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.123 |   0.512 |    0.626 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.054 | 0.052 |   0.564 |    0.678 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.101 | 0.074 |   0.638 |    0.752 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.115 | 0.018 |   0.655 |    0.769 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.655
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.696
  Arrival Time                  0.810
  Slack Time                    0.114
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.114 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.020 |   0.020 |   -0.094 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.068 |   -0.047 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.002 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.054 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.105 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.154 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.201 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.255 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.275 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.143 | 0.123 |   0.512 |    0.397 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.054 | 0.052 |   0.564 |    0.450 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M | 0.101 | 0.074 |   0.638 |    0.523 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.172 |   0.810 |    0.696 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   0.810 |    0.696 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.114 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.021 | 0.020 |   0.020 |    0.134 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.068 |    0.182 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.231 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.283 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.334 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.382 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.430 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.483 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.503 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.123 |   0.512 |    0.626 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.054 | 0.052 |   0.564 |    0.678 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.101 | 0.074 |   0.638 |    0.752 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.115 | 0.018 |   0.655 |    0.770 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.655
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.695
  Arrival Time                  0.811
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.116 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.020 |   0.020 |   -0.096 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.068 |   -0.049 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.000 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.052 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.103 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.152 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.199 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.253 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.273 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.143 | 0.123 |   0.512 |    0.395 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.054 | 0.052 |   0.564 |    0.448 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M | 0.101 | 0.074 |   0.638 |    0.521 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.173 |   0.811 |    0.695 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] | SI ^        | SDFFRQX2M  | 0.037 | 0.000 |   0.811 |    0.695 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.116 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.021 | 0.020 |   0.020 |    0.136 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.068 |    0.184 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.233 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.285 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.336 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.384 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.432 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.485 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.505 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.123 |   0.512 |    0.628 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.054 | 0.052 |   0.564 |    0.680 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.101 | 0.074 |   0.638 |    0.754 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.115 | 0.017 |   0.655 |    0.771 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /D (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.655
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.702
  Arrival Time                  0.818
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.116 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.020 |   0.020 |   -0.096 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.068 |   -0.049 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.000 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.052 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.103 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.152 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.199 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.253 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.273 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.143 | 0.123 |   0.512 |    0.395 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.054 | 0.052 |   0.564 |    0.448 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M | 0.101 | 0.074 |   0.638 |    0.521 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.046 | 0.180 |   0.818 |    0.702 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] | D ^         | SDFFRQX2M  | 0.046 | 0.000 |   0.818 |    0.702 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.116 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.021 | 0.020 |   0.020 |    0.136 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.068 |    0.184 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.233 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.285 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.336 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.384 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.432 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.485 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.505 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.123 |   0.512 |    0.628 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.054 | 0.052 |   0.564 |    0.680 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.101 | 0.074 |   0.638 |    0.754 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.115 | 0.017 |   0.655 |    0.771 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin U0_ref_sync/\sync_bus_reg[6] /CK 
Endpoint:   U0_ref_sync/\sync_bus_reg[6] /D                      (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] /Q (^) triggered 
by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.664
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.712
  Arrival Time                  0.829
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                   |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.117 | 
     | scan_clk__L1_I0                                   | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.020 |   0.020 |   -0.097 | 
     | scan_clk__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.068 |   -0.049 | 
     | scan_clk__L3_I0                                   | A v -> Y v  | CLKBUFX40M | 0.022 | 0.049 |   0.117 |   -0.000 | 
     | scan_clk__L4_I0                                   | A v -> Y v  | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.052 | 
     | scan_clk__L5_I0                                   | A v -> Y v  | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.103 | 
     | scan_clk__L6_I0                                   | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.151 | 
     | scan_clk__L7_I0                                   | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.199 | 
     | scan_clk__L8_I0                                   | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.252 | 
     | scan_clk__L9_I0                                   | A v -> Y ^  | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.272 | 
     | U2_mux2X1/U1                                      | B ^ -> Y ^  | MX2X2M     | 0.137 | 0.120 |   0.509 |    0.393 | 
     | UART_RX_SCAN_CLK__L1_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.045 | 0.077 |   0.587 |    0.470 | 
     | U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[6] | CK ^ -> Q ^ | SDFFRQX2M  | 0.088 | 0.182 |   0.769 |    0.652 | 
     | U0_ref_sync/U12                                   | A0 ^ -> Y ^ | AO22X1M    | 0.031 | 0.060 |   0.829 |    0.712 | 
     | U0_ref_sync/\sync_bus_reg[6]                      | D ^         | SDFFRQX2M  | 0.031 | 0.000 |   0.829 |    0.712 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.117 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.021 | 0.020 |   0.020 |    0.137 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.068 |    0.184 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.233 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.285 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.336 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.385 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.433 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.486 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.506 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.123 |   0.512 |    0.628 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.054 | 0.052 |   0.564 |    0.681 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.101 | 0.074 |   0.638 |    0.755 | 
     | U0_ref_sync/\sync_bus_reg[6] | CK ^       | SDFFRQX2M  | 0.117 | 0.026 |   0.664 |    0.781 | 
     +---------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin U0_PULSE_GEN/pls_flop_reg/CK 
Endpoint:   U0_PULSE_GEN/pls_flop_reg/D (^) checked with  leading edge of 'UART_
TX_CLK'
Beginpoint: U0_PULSE_GEN/rcv_flop_reg/Q (^) triggered by  leading edge of 'UART_
TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.643
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.687
  Arrival Time                  0.804
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                           |             |               |       |       |  Time   |   Time   | 
     |---------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.117 | 
     | UART_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.017 |   0.017 |   -0.100 | 
     | UART_CLK__L2_I0           | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.032 |   -0.085 | 
     | U1_mux2X1/U1              | A ^ -> Y ^  | MX2X2M        | 0.166 | 0.129 |   0.161 |    0.044 | 
     | U0_ClkDiv/div_clk_reg     | CK ^ -> Q ^ | SDFFRQX2M     | 0.000 | 0.169 |   0.331 |    0.213 | 
     | U0_ClkDiv/U15             | B ^ -> Y ^  | MX2X2M        | 0.034 | 0.067 |   0.398 |    0.281 | 
     | U0_ClkDiv                 | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.398 |    0.281 | 
     | U3_mux2X1/U1              | A ^ -> Y ^  | MX2X2M        | 0.147 | 0.123 |   0.521 |    0.404 | 
     | UART_TX_SCAN_CLK__L1_I0   | A ^ -> Y ^  | CLKBUFX40M    | 0.061 | 0.088 |   0.609 |    0.492 | 
     | U0_PULSE_GEN/rcv_flop_reg | CK ^ -> Q ^ | SDFFRQX2M     | 0.098 | 0.193 |   0.803 |    0.686 | 
     | U0_PULSE_GEN/pls_flop_reg | D ^         | SDFFRQX2M     | 0.098 | 0.001 |   0.804 |    0.687 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                           |             |               |       |       |  Time   |   Time   | 
     |---------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.117 | 
     | UART_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.017 |   0.017 |    0.134 | 
     | UART_CLK__L2_I0           | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.032 |    0.149 | 
     | U1_mux2X1/U1              | A ^ -> Y ^  | MX2X2M        | 0.166 | 0.129 |   0.161 |    0.278 | 
     | UART_SCAN_CLK__L1_I0      | A ^ -> Y ^  | CLKBUFX40M    | 0.025 | 0.068 |   0.229 |    0.346 | 
     | UART_SCAN_CLK__L2_I0      | A ^ -> Y ^  | CLKBUFX40M    | 0.021 | 0.046 |   0.275 |    0.392 | 
     | UART_SCAN_CLK__L3_I0      | A ^ -> Y ^  | CLKBUFX40M    | 0.031 | 0.053 |   0.328 |    0.445 | 
     | UART_SCAN_CLK__L4_I0      | A ^ -> Y v  | CLKINVX40M    | 0.021 | 0.027 |   0.354 |    0.472 | 
     | UART_SCAN_CLK__L5_I0      | A v -> Y ^  | CLKINVX32M    | 0.013 | 0.016 |   0.371 |    0.488 | 
     | U0_ClkDiv/U15             | A ^ -> Y ^  | MX2X2M        | 0.034 | 0.055 |   0.426 |    0.543 | 
     | U0_ClkDiv                 | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.426 |    0.543 | 
     | U3_mux2X1/U1              | A ^ -> Y ^  | MX2X2M        | 0.147 | 0.123 |   0.549 |    0.666 | 
     | UART_TX_SCAN_CLK__L1_I0   | A ^ -> Y ^  | CLKBUFX40M    | 0.061 | 0.088 |   0.637 |    0.755 | 
     | U0_PULSE_GEN/pls_flop_reg | CK ^        | SDFFRQX2M     | 0.061 | 0.006 |   0.643 |    0.761 | 
     +----------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin U0_ref_sync/\sync_bus_reg[7] /CK 
Endpoint:   U0_ref_sync/\sync_bus_reg[7] /D                      (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] /Q (^) triggered 
by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.664
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.712
  Arrival Time                  0.830
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                   |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                   | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.118 | 
     | scan_clk__L1_I0                                   | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.020 |   0.020 |   -0.097 | 
     | scan_clk__L2_I1                                   | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.068 |   -0.050 | 
     | scan_clk__L3_I0                                   | A v -> Y v  | CLKBUFX40M | 0.022 | 0.049 |   0.117 |   -0.001 | 
     | scan_clk__L4_I0                                   | A v -> Y v  | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.051 | 
     | scan_clk__L5_I0                                   | A v -> Y v  | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.102 | 
     | scan_clk__L6_I0                                   | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.150 | 
     | scan_clk__L7_I0                                   | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.198 | 
     | scan_clk__L8_I0                                   | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.252 | 
     | scan_clk__L9_I0                                   | A v -> Y ^  | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.271 | 
     | U2_mux2X1/U1                                      | B ^ -> Y ^  | MX2X2M     | 0.137 | 0.120 |   0.509 |    0.392 | 
     | UART_RX_SCAN_CLK__L1_I0                           | A ^ -> Y ^  | CLKBUFX40M | 0.045 | 0.077 |   0.587 |    0.469 | 
     | U0_UART/U0_UART_RX/U0_deserializer/\P_DATA_reg[7] | CK ^ -> Q ^ | SDFFRQX2M  | 0.088 | 0.183 |   0.770 |    0.652 | 
     | U0_ref_sync/U25                                   | A0 ^ -> Y ^ | AO22X1M    | 0.031 | 0.060 |   0.830 |    0.712 | 
     | U0_ref_sync/\sync_bus_reg[7]                      | D ^         | SDFFRQX2M  | 0.031 | 0.000 |   0.830 |    0.712 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.118 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.021 | 0.020 |   0.020 |    0.138 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.068 |    0.185 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.234 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.286 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.337 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.385 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.433 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.487 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.506 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.123 |   0.512 |    0.629 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.054 | 0.052 |   0.564 |    0.681 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.101 | 0.074 |   0.638 |    0.755 | 
     | U0_ref_sync/\sync_bus_reg[7] | CK ^       | SDFFRQX2M  | 0.117 | 0.026 |   0.664 |    0.782 | 
     +---------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.649
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.689
  Arrival Time                  0.807
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.118 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.020 |   0.020 |   -0.098 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.068 |   -0.050 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.022 | 0.049 |   0.117 |   -0.001 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.051 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.102 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.150 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.198 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.251 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.271 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.143 | 0.123 |   0.512 |    0.394 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.054 | 0.052 |   0.564 |    0.446 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M | 0.101 | 0.074 |   0.638 |    0.520 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.052 | 0.169 |   0.806 |    0.689 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] | SI ^        | SDFFRQX2M  | 0.052 | 0.000 |   0.807 |    0.689 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.118 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.021 | 0.020 |   0.020 |    0.138 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.068 |    0.185 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.234 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.286 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.337 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.386 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.434 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.487 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.507 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.123 |   0.512 |    0.629 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.054 | 0.052 |   0.564 |    0.682 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.101 | 0.074 |   0.638 |    0.756 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[6][1] | CK ^       | SDFFRQX2M  | 0.109 | 0.011 |   0.649 |    0.767 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.609
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.649
  Arrival Time                  0.767
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.118 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.020 |   0.020 |   -0.098 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.068 |   -0.050 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.022 | 0.049 |   0.117 |   -0.001 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.051 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.102 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.150 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.198 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.251 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.271 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.148 | 0.126 |   0.515 |    0.397 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.088 |   0.604 |    0.486 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.048 | 0.163 |   0.766 |    0.649 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] | SI ^        | SDFFRQX2M  | 0.048 | 0.000 |   0.767 |    0.649 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.118 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.021 | 0.020 |   0.020 |    0.138 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.068 |    0.185 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.234 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.286 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.337 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.386 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.434 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.487 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.507 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.148 | 0.126 |   0.515 |    0.633 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.088 |   0.604 |    0.722 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] | CK ^       | SDFFRQX2M  | 0.061 | 0.005 |   0.609 |    0.727 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin U0_ref_sync/enable_pulse_d_reg/CK 
Endpoint:   U0_ref_sync/enable_pulse_d_reg/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_ref_sync/enable_flop_reg/Q     (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.655
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.696
  Arrival Time                  0.814
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.118 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.020 |   0.020 |   -0.098 | 
     | scan_clk__L2_I1                | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.068 |   -0.050 | 
     | scan_clk__L3_I0                | A v -> Y v  | CLKBUFX40M | 0.022 | 0.049 |   0.117 |   -0.002 | 
     | scan_clk__L4_I0                | A v -> Y v  | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.051 | 
     | scan_clk__L5_I0                | A v -> Y v  | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.101 | 
     | scan_clk__L6_I0                | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.150 | 
     | scan_clk__L7_I0                | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.198 | 
     | scan_clk__L8_I0                | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.251 | 
     | scan_clk__L9_I0                | A v -> Y ^  | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.271 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^  | MX2X6M     | 0.143 | 0.123 |   0.512 |    0.394 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.054 | 0.052 |   0.564 |    0.446 | 
     | REF_SCAN_CLK__L2_I0            | A v -> Y ^  | CLKINVX40M | 0.101 | 0.074 |   0.638 |    0.520 | 
     | U0_ref_sync/enable_flop_reg    | CK ^ -> Q ^ | SDFFRQX2M  | 0.040 | 0.176 |   0.814 |    0.696 | 
     | U0_ref_sync/enable_pulse_d_reg | SI ^        | SDFFRQX2M  | 0.040 | 0.000 |   0.814 |    0.696 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.118 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.021 | 0.020 |   0.020 |    0.138 | 
     | scan_clk__L2_I1                | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.068 |    0.186 | 
     | scan_clk__L3_I0                | A v -> Y v | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.235 | 
     | scan_clk__L4_I0                | A v -> Y v | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.287 | 
     | scan_clk__L5_I0                | A v -> Y v | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.338 | 
     | scan_clk__L6_I0                | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.386 | 
     | scan_clk__L7_I0                | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.434 | 
     | scan_clk__L8_I0                | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.487 | 
     | scan_clk__L9_I0                | A v -> Y ^ | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.507 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.123 |   0.512 |    0.630 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.054 | 0.052 |   0.564 |    0.682 | 
     | REF_SCAN_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.101 | 0.074 |   0.638 |    0.756 | 
     | U0_ref_sync/enable_pulse_d_reg | CK ^       | SDFFRQX2M  | 0.115 | 0.018 |   0.655 |    0.773 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin U1_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[1] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U1_RST_SYNC/\sync_reg_reg[0] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.663
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.700
  Arrival Time                  0.818
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.118 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.020 |   0.020 |   -0.098 | 
     | scan_clk__L2_I1              | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.068 |   -0.051 | 
     | scan_clk__L3_I0              | A v -> Y v  | CLKBUFX40M | 0.022 | 0.049 |   0.117 |   -0.002 | 
     | scan_clk__L4_I0              | A v -> Y v  | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.050 | 
     | scan_clk__L5_I0              | A v -> Y v  | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.101 | 
     | scan_clk__L6_I0              | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.150 | 
     | scan_clk__L7_I0              | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.198 | 
     | scan_clk__L8_I0              | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.251 | 
     | scan_clk__L9_I0              | A v -> Y ^  | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.271 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^  | MX2X6M     | 0.143 | 0.123 |   0.512 |    0.393 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.054 | 0.052 |   0.564 |    0.446 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^  | CLKINVX40M | 0.087 | 0.061 |   0.625 |    0.506 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.193 |   0.818 |    0.700 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | SI ^        | SDFFRQX1M  | 0.035 | 0.000 |   0.818 |    0.700 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.118 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.021 | 0.020 |   0.020 |    0.138 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.068 |    0.186 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.235 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.287 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.338 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.386 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.434 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.487 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.507 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.123 |   0.512 |    0.630 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.054 | 0.052 |   0.564 |    0.682 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.087 | 0.061 |   0.625 |    0.743 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.119 | 0.038 |   0.663 |    0.781 | 
     +---------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /Q      (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.639
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.682
  Arrival Time                  0.801
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |             |               |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.119 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.017 |   0.017 |   -0.102 | 
     | UART_CLK__L2_I0                            | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.032 |   -0.087 | 
     | U1_mux2X1/U1                               | A ^ -> Y ^  | MX2X2M        | 0.166 | 0.129 |   0.161 |    0.042 | 
     | U0_ClkDiv/div_clk_reg                      | CK ^ -> Q ^ | SDFFRQX2M     | 0.000 | 0.169 |   0.331 |    0.211 | 
     | U0_ClkDiv/U15                              | B ^ -> Y ^  | MX2X2M        | 0.034 | 0.067 |   0.398 |    0.278 | 
     | U0_ClkDiv                                  | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.398 |    0.278 | 
     | U3_mux2X1/U1                               | A ^ -> Y ^  | MX2X2M        | 0.147 | 0.123 |   0.521 |    0.402 | 
     | UART_TX_SCAN_CLK__L1_I0                    | A ^ -> Y ^  | CLKBUFX40M    | 0.061 | 0.088 |   0.609 |    0.490 | 
     | U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3]      | CK ^ -> Q ^ | SDFFRQX2M     | 0.105 | 0.191 |   0.801 |    0.681 | 
     | U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] | D ^         | SDFFRQX2M     | 0.105 | 0.001 |   0.801 |    0.682 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |             |               |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.119 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.017 |   0.017 |    0.136 | 
     | UART_CLK__L2_I0                            | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.032 |    0.151 | 
     | U1_mux2X1/U1                               | A ^ -> Y ^  | MX2X2M        | 0.166 | 0.129 |   0.161 |    0.280 | 
     | UART_SCAN_CLK__L1_I0                       | A ^ -> Y ^  | CLKBUFX40M    | 0.025 | 0.068 |   0.229 |    0.348 | 
     | UART_SCAN_CLK__L2_I0                       | A ^ -> Y ^  | CLKBUFX40M    | 0.021 | 0.046 |   0.275 |    0.394 | 
     | UART_SCAN_CLK__L3_I0                       | A ^ -> Y ^  | CLKBUFX40M    | 0.031 | 0.053 |   0.328 |    0.447 | 
     | UART_SCAN_CLK__L4_I0                       | A ^ -> Y v  | CLKINVX40M    | 0.021 | 0.027 |   0.354 |    0.474 | 
     | UART_SCAN_CLK__L5_I0                       | A v -> Y ^  | CLKINVX32M    | 0.013 | 0.016 |   0.371 |    0.490 | 
     | U0_ClkDiv/U15                              | A ^ -> Y ^  | MX2X2M        | 0.034 | 0.055 |   0.426 |    0.545 | 
     | U0_ClkDiv                                  | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.426 |    0.545 | 
     | U3_mux2X1/U1                               | A ^ -> Y ^  | MX2X2M        | 0.147 | 0.123 |   0.549 |    0.668 | 
     | UART_TX_SCAN_CLK__L1_I0                    | A ^ -> Y ^  | CLKBUFX40M    | 0.061 | 0.088 |   0.637 |    0.757 | 
     | U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] | CK ^        | SDFFRQX2M     | 0.061 | 0.002 |   0.639 |    0.759 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin U0_PULSE_GEN/rcv_flop_reg/CK 
Endpoint:   U0_PULSE_GEN/rcv_flop_reg/D          (^) checked with  leading edge 
of 'UART_TX_CLK'
Beginpoint: U0_UART/U0_UART_TX/U0_fsm/busy_reg/Q (^) triggered by  leading edge 
of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.643
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.686
  Arrival Time                  0.805
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                    |             |               |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.119 | 
     | UART_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.017 |   0.017 |   -0.102 | 
     | UART_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.032 |   -0.087 | 
     | U1_mux2X1/U1                       | A ^ -> Y ^  | MX2X2M        | 0.166 | 0.129 |   0.161 |    0.042 | 
     | U0_ClkDiv/div_clk_reg              | CK ^ -> Q ^ | SDFFRQX2M     | 0.000 | 0.169 |   0.331 |    0.211 | 
     | U0_ClkDiv/U15                      | B ^ -> Y ^  | MX2X2M        | 0.034 | 0.067 |   0.398 |    0.278 | 
     | U0_ClkDiv                          | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.398 |    0.278 | 
     | U3_mux2X1/U1                       | A ^ -> Y ^  | MX2X2M        | 0.147 | 0.123 |   0.521 |    0.401 | 
     | UART_TX_SCAN_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX40M    | 0.061 | 0.088 |   0.609 |    0.490 | 
     | U0_UART/U0_UART_TX/U0_fsm/busy_reg | CK ^ -> Q ^ | SDFFRQX2M     | 0.104 | 0.195 |   0.805 |    0.685 | 
     | U0_PULSE_GEN/rcv_flop_reg          | D ^         | SDFFRQX2M     | 0.104 | 0.000 |   0.805 |    0.686 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                           |             |               |       |       |  Time   |   Time   | 
     |---------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.119 | 
     | UART_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.017 |   0.017 |    0.137 | 
     | UART_CLK__L2_I0           | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.015 |   0.032 |    0.152 | 
     | U1_mux2X1/U1              | A ^ -> Y ^  | MX2X2M        | 0.166 | 0.129 |   0.161 |    0.280 | 
     | UART_SCAN_CLK__L1_I0      | A ^ -> Y ^  | CLKBUFX40M    | 0.025 | 0.068 |   0.229 |    0.348 | 
     | UART_SCAN_CLK__L2_I0      | A ^ -> Y ^  | CLKBUFX40M    | 0.021 | 0.046 |   0.275 |    0.394 | 
     | UART_SCAN_CLK__L3_I0      | A ^ -> Y ^  | CLKBUFX40M    | 0.031 | 0.053 |   0.328 |    0.447 | 
     | UART_SCAN_CLK__L4_I0      | A ^ -> Y v  | CLKINVX40M    | 0.021 | 0.027 |   0.354 |    0.474 | 
     | UART_SCAN_CLK__L5_I0      | A v -> Y ^  | CLKINVX32M    | 0.013 | 0.016 |   0.371 |    0.490 | 
     | U0_ClkDiv/U15             | A ^ -> Y ^  | MX2X2M        | 0.034 | 0.055 |   0.426 |    0.545 | 
     | U0_ClkDiv                 | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.426 |    0.545 | 
     | U3_mux2X1/U1              | A ^ -> Y ^  | MX2X2M        | 0.147 | 0.123 |   0.549 |    0.669 | 
     | UART_TX_SCAN_CLK__L1_I0   | A ^ -> Y ^  | CLKBUFX40M    | 0.061 | 0.088 |   0.637 |    0.757 | 
     | U0_PULSE_GEN/rcv_flop_reg | CK ^        | SDFFRQX2M     | 0.061 | 0.005 |   0.643 |    0.762 | 
     +----------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.650
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.690
  Arrival Time                  0.809
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.119 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.020 |   0.020 |   -0.099 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.068 |   -0.052 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.022 | 0.049 |   0.117 |   -0.003 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.049 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.100 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.148 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.196 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.250 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.269 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.143 | 0.123 |   0.512 |    0.392 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.054 | 0.052 |   0.564 |    0.444 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^  | CLKINVX40M | 0.101 | 0.074 |   0.638 |    0.518 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.056 | 0.171 |   0.809 |    0.690 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] | SI ^        | SDFFRQX2M  | 0.056 | 0.000 |   0.809 |    0.690 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.119 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.021 | 0.020 |   0.020 |    0.140 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.068 |    0.187 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.236 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.288 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.339 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.387 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.435 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.489 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.508 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.123 |   0.512 |    0.631 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.054 | 0.052 |   0.564 |    0.683 | 
     | REF_SCAN_CLK__L2_I0                         | A v -> Y ^ | CLKINVX40M | 0.101 | 0.074 |   0.638 |    0.757 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[7][1] | CK ^       | SDFFRQX2M  | 0.110 | 0.013 |   0.650 |    0.770 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin U0_RegFile/\regArr_reg[6][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][7] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RegFile/\regArr_reg[6][6] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.664
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.703
  Arrival Time                  0.823
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.120 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.020 |   0.020 |   -0.100 | 
     | scan_clk__L2_I1              | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.068 |   -0.052 | 
     | scan_clk__L3_I0              | A v -> Y v  | CLKBUFX40M | 0.022 | 0.049 |   0.117 |   -0.004 | 
     | scan_clk__L4_I0              | A v -> Y v  | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.049 | 
     | scan_clk__L5_I0              | A v -> Y v  | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.099 | 
     | scan_clk__L6_I0              | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.148 | 
     | scan_clk__L7_I0              | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.196 | 
     | scan_clk__L8_I0              | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.249 | 
     | scan_clk__L9_I0              | A v -> Y ^  | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.269 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^  | MX2X6M     | 0.143 | 0.123 |   0.512 |    0.392 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.054 | 0.052 |   0.564 |    0.444 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^  | CLKINVX40M | 0.087 | 0.061 |   0.625 |    0.505 | 
     | U0_RegFile/\regArr_reg[6][6] | CK ^ -> Q ^ | SDFFRQX2M  | 0.062 | 0.198 |   0.823 |    0.703 | 
     | U0_RegFile/\regArr_reg[6][7] | SI ^        | SDFFRQX2M  | 0.062 | 0.000 |   0.823 |    0.703 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.120 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.021 | 0.020 |   0.020 |    0.140 | 
     | scan_clk__L2_I1              | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.068 |    0.188 | 
     | scan_clk__L3_I0              | A v -> Y v | CLKBUFX40M | 0.022 | 0.049 |   0.117 |    0.237 | 
     | scan_clk__L4_I0              | A v -> Y v | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.289 | 
     | scan_clk__L5_I0              | A v -> Y v | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.340 | 
     | scan_clk__L6_I0              | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.388 | 
     | scan_clk__L7_I0              | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.436 | 
     | scan_clk__L8_I0              | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.489 | 
     | scan_clk__L9_I0              | A v -> Y ^ | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.509 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.143 | 0.123 |   0.512 |    0.632 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.054 | 0.052 |   0.564 |    0.684 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.087 | 0.061 |   0.625 |    0.745 | 
     | U0_RegFile/\regArr_reg[6][7] | CK ^       | SDFFRQX2M  | 0.118 | 0.039 |   0.664 |    0.784 | 
     +---------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.608
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.648
  Arrival Time                  0.769
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.121 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.021 | 0.020 |   0.020 |   -0.101 | 
     | scan_clk__L2_I1                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.068 |   -0.053 | 
     | scan_clk__L3_I0                             | A v -> Y v  | CLKBUFX40M | 0.022 | 0.049 |   0.117 |   -0.004 | 
     | scan_clk__L4_I0                             | A v -> Y v  | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.048 | 
     | scan_clk__L5_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.051 |   0.220 |    0.099 | 
     | scan_clk__L6_I0                             | A v -> Y v  | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.147 | 
     | scan_clk__L7_I0                             | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.195 | 
     | scan_clk__L8_I0                             | A v -> Y v  | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.248 | 
     | scan_clk__L9_I0                             | A v -> Y ^  | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.268 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.148 | 0.126 |   0.515 |    0.395 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.061 | 0.088 |   0.604 |    0.483 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.056 | 0.165 |   0.768 |    0.648 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] | SI ^        | SDFFRQX2M  | 0.056 | 0.000 |   0.769 |    0.648 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.121 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.021 | 0.020 |   0.020 |    0.141 | 
     | scan_clk__L2_I1                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.068 |    0.188 | 
     | scan_clk__L3_I0                             | A v -> Y v | CLKBUFX40M | 0.022 | 0.049 |   0.116 |    0.237 | 
     | scan_clk__L4_I0                             | A v -> Y v | CLKBUFX40M | 0.022 | 0.052 |   0.169 |    0.289 | 
     | scan_clk__L5_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.051 |   0.219 |    0.340 | 
     | scan_clk__L6_I0                             | A v -> Y v | CLKBUFX40M | 0.020 | 0.048 |   0.268 |    0.389 | 
     | scan_clk__L7_I0                             | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.316 |    0.436 | 
     | scan_clk__L8_I0                             | A v -> Y v | CLKBUFX40M | 0.026 | 0.053 |   0.369 |    0.490 | 
     | scan_clk__L9_I0                             | A v -> Y ^ | CLKINVX40M | 0.014 | 0.020 |   0.389 |    0.510 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.148 | 0.126 |   0.515 |    0.636 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.061 | 0.088 |   0.604 |    0.724 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M  | 0.061 | 0.005 |   0.608 |    0.729 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[10] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.007
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.168
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.136 |       |   0.000 |   -0.121 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.007 |   -0.114 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^ -> Q ^ | SDFFRQX2M | 0.041 | 0.168 |   0.168 |    0.047 | 
     | U0_ALU/\ALU_OUT_reg[11]    | SI ^        | SDFFRQX2M | 0.041 | 0.000 |   0.168 |    0.047 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.136 |       |   0.000 |    0.121 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.007 |    0.128 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.136 | 0.007 |   0.007 |    0.128 | 
     +-------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin U0_ref_sync/\sync_reg_reg[1] /CK 
Endpoint:   U0_ref_sync/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: U0_ref_sync/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.299
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.343
  Arrival Time                  0.464
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.121 | 
     | REF_CLK__L1_I0               | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |   -0.103 | 
     | REF_CLK__L2_I0               | A v -> Y ^  | CLKINVX40M | 0.010 | 0.015 |   0.033 |   -0.088 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.143 | 0.122 |   0.155 |    0.034 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.054 | 0.052 |   0.207 |    0.087 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^  | CLKINVX40M | 0.101 | 0.074 |   0.281 |    0.160 | 
     | U0_ref_sync/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.182 |   0.464 |    0.343 | 
     | U0_ref_sync/\sync_reg_reg[1] | D ^         | SDFFRQX1M  | 0.036 | 0.000 |   0.464 |    0.343 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.121 | 
     | REF_CLK__L1_I0               | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.138 | 
     | REF_CLK__L2_I0               | A v -> Y ^ | CLKINVX40M | 0.010 | 0.015 |   0.033 |    0.154 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.143 | 0.122 |   0.155 |    0.276 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.054 | 0.052 |   0.207 |    0.328 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.087 | 0.061 |   0.268 |    0.389 | 
     | U0_ref_sync/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.120 | 0.031 |   0.299 |    0.420 | 
     +---------------------------------------------------------------------------------------------+ 

