
<style>
  table {
    width:70%;
    margin-left: auto;
    margin-right: auto
  }
  svg {
    width:68%;
    height:30%;
    display:block;  
    margin-left: auto;
    margin-right: auto
  }
  h1, h2, h3, h4 {
    margin-left:1.5%;
    width:98%;
    font-weight:bold
  }
  code {
    color:#545253;
  }
  p {
    width: 98%;
    color:black;
    margin-top:5px;
    margin-bottom:5px 
  }
  * {
    color:black;
    line-height: 1.6;
  }
  li{
    margin: 20px 0;
  }
  #function_return{
    font-weight: bold;
    color:green;
  }
  #teroshdl_description, li {
    width: 95%;
    margin-left:2%;
    margin-right:2%;
  }
  #function_arguments{
    color:black;
  }
  #descriptions{
    width: 90%;
    margin-left:5.5%;
    margin-right:3%;
  }
  div.templateTerosHDL {
    background-color: white;
    position:absolute;
  }
  td, th {
    padding:2px; 
    border: 1px solid grey;
  }
  th {
    background-color: #ffd78c;
  }
  tr:hover {
    background-color: #ddd;
  }
  tr:nth-child(even){
    background-color: #f2f2f2;
  }
</style>
<div id="teroshdl" class='templateTerosHDL'>
<a id=otp_ctrl_reg_top><h1 id="entity-otp_ctrl_reg_top">Entity: otp_ctrl_reg_top</h1></a><h2 id="diagram">Diagram</h2><p><svg xmlns="http://www.w3.org/2000/svg" version="1.1" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:svgjs="http://svgjs.com/svgjs" viewBox="0 0 375 150"><svg id="SvgjsSvg1002" width="2" height="0" focusable="false" style="overflow:hidden;top:-100%;left:-100%;position:absolute;opacity:0"><polyline id="SvgjsPolyline1003" points="45,0 60,0"></polyline><path id="SvgjsPath1004" d="M0 0 "></path></svg><rect id="SvgjsRect1006" width="270" height="130" fill="black" x="60" y="15"></rect><rect id="SvgjsRect1007" width="266" height="125" fill="#fdfd96" x="62" y="17"></rect><text id="SvgjsText1008" font-family="Helvetica" x="40" y="9.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1009" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1010" font-family="Helvetica" x="75" y="9.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1011" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   clk_i </tspan></text><line id="SvgjsLine1012" x1="45" y1="30" x2="60" y2="30" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1013" font-family="Helvetica" x="40" y="29.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1014" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1015" font-family="Helvetica" x="75" y="29.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1016" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   rst_ni </tspan></text><line id="SvgjsLine1017" x1="45" y1="50" x2="60" y2="50" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1018" font-family="Helvetica" x="40" y="49.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1019" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1020" font-family="Helvetica" x="75" y="49.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1021" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   tl_i </tspan></text><line id="SvgjsLine1022" x1="45" y1="70" x2="60" y2="70" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1023" font-family="Helvetica" x="40" y="69.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1024" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1025" font-family="Helvetica" x="75" y="69.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1026" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   tl_win_i </tspan></text><line id="SvgjsLine1027" x1="45" y1="90" x2="60" y2="90" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1028" font-family="Helvetica" x="40" y="89.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1029" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1030" font-family="Helvetica" x="75" y="89.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1031" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   hw2reg </tspan></text><line id="SvgjsLine1032" x1="45" y1="110" x2="60" y2="110" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1033" font-family="Helvetica" x="40" y="109.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1034" dy="26" x="40" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1035" font-family="Helvetica" x="75" y="109.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1036" dy="26" x="75" svgjs:data="{&quot;newLined&quot;:true}">   devmode_i </tspan></text><line id="SvgjsLine1037" x1="45" y1="130" x2="60" y2="130" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1038" font-family="Helvetica" x="350" y="9.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1039" dy="26" x="350" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1040" font-family="Helvetica" x="315" y="9.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1041" dy="26" x="315" svgjs:data="{&quot;newLined&quot;:true}">   tl_o </tspan></text><line id="SvgjsLine1042" x1="330" y1="30" x2="345" y2="30" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1043" font-family="Helvetica" x="350" y="29.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1044" dy="26" x="350" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1045" font-family="Helvetica" x="315" y="29.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1046" dy="26" x="315" svgjs:data="{&quot;newLined&quot;:true}">   tl_win_o </tspan></text><line id="SvgjsLine1047" x1="330" y1="50" x2="345" y2="50" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1048" font-family="Helvetica" x="350" y="49.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1049" dy="26" x="350" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1050" font-family="Helvetica" x="315" y="49.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1051" dy="26" x="315" svgjs:data="{&quot;newLined&quot;:true}">   reg2hw </tspan></text><line id="SvgjsLine1052" x1="330" y1="70" x2="345" y2="70" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1053" font-family="Helvetica" x="350" y="69.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1054" dy="26" x="350" svgjs:data="{&quot;newLined&quot;:true}">    </tspan></text><text id="SvgjsText1055" font-family="Helvetica" x="315" y="69.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1056" dy="26" x="315" svgjs:data="{&quot;newLined&quot;:true}">   intg_err_o </tspan></text><line id="SvgjsLine1057" x1="330" y1="90" x2="345" y2="90" stroke-linecap="rec" stroke="black" stroke-width="5"></line></svg></p><h2 id="description">Description</h2><div id="teroshdl_description"><p>Copyright lowRISC contributors. Licensed under the Apache License, Version 2.0, see LICENSE for details. SPDX-License-Identifier: Apache-2.0 Register Top module auto-generated by <code>reggen</code></p></div><h2 id="ports">Ports</h2>
<table>
<thead>
<tr>
<th id="port_name">Port name</th>
<th id="direction">Direction</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>clk_i</td>
<td>input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>rst_ni</td>
<td>input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tl_i</td>
<td>input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tl_o</td>
<td>output</td>
<td></td>
<td></td>
</tr>
<tr>
<td>tl_win_o</td>
<td>output</td>
<td></td>
<td>Output port for window</td>
</tr>
<tr>
<td>tl_win_i</td>
<td>input</td>
<td></td>
<td></td>
</tr>
<tr>
<td>reg2hw</td>
<td>output</td>
<td></td>
<td>Write</td>
</tr>
<tr>
<td>hw2reg</td>
<td>input</td>
<td></td>
<td>Read</td>
</tr>
<tr>
<td>intg_err_o</td>
<td>output</td>
<td></td>
<td>Integrity check errors</td>
</tr>
<tr>
<td>devmode_i</td>
<td>input</td>
<td></td>
<td>If 1, explicit error return for unmapped register access</td>
</tr>
</tbody>
</table><h2 id="signals">Signals</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>reg_we</td>
<td>logic</td>
<td>register signals</td>
</tr>
<tr>
<td>reg_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>reg_addr</td>
<td>logic [AW-1:0]</td>
<td></td>
</tr>
<tr>
<td>reg_wdata</td>
<td>logic [DW-1:0]</td>
<td></td>
</tr>
<tr>
<td>reg_be</td>
<td>logic [DBW-1:0]</td>
<td></td>
</tr>
<tr>
<td>reg_rdata</td>
<td>logic [DW-1:0]</td>
<td></td>
</tr>
<tr>
<td>reg_error</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>addrmiss</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>wr_err</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>reg_rdata_next</td>
<td>logic [DW-1:0]</td>
<td></td>
</tr>
<tr>
<td>tl_reg_h2d</td>
<td>tlul_pkg::tl_h2d_t</td>
<td></td>
</tr>
<tr>
<td>tl_reg_d2h</td>
<td>tlul_pkg::tl_d2h_t</td>
<td></td>
</tr>
<tr>
<td>intg_err</td>
<td>logic</td>
<td>incoming payload check</td>
</tr>
<tr>
<td>intg_err_q</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>tl_o_pre</td>
<td>tlul_pkg::tl_d2h_t</td>
<td>outgoing integrity generation</td>
</tr>
<tr>
<td>tl_socket_h2d</td>
<td>tlul_pkg::tl_h2d_t</td>
<td></td>
</tr>
<tr>
<td>tl_socket_d2h</td>
<td>tlul_pkg::tl_d2h_t</td>
<td></td>
</tr>
<tr>
<td>reg_steer</td>
<td>logic [1:0]</td>
<td></td>
</tr>
<tr>
<td>intr_state_we</td>
<td>logic</td>
<td>Define SW related signals Format: <reg><em><field></em>{wd</td>
</tr>
<tr>
<td>intr_state_otp_operation_done_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_otp_operation_done_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_otp_error_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_state_otp_error_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_otp_operation_done_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_otp_operation_done_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_otp_error_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_enable_otp_error_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_otp_operation_done_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>intr_test_otp_error_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_test_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_test_fatal_macro_error_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_test_fatal_check_error_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>alert_test_fatal_bus_integ_error_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_creator_sw_cfg_error_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_owner_sw_cfg_error_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_hw_cfg_error_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_secret0_error_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_secret1_error_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_secret2_error_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_life_cycle_error_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_dai_error_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_lci_error_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_timeout_error_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_lfsr_fsm_error_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_scrambling_fsm_error_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_key_deriv_fsm_error_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_bus_integ_error_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_dai_idle_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>status_check_pending_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>err_code_err_code_0_qs</td>
<td>logic [2:0]</td>
<td></td>
</tr>
<tr>
<td>err_code_err_code_1_qs</td>
<td>logic [2:0]</td>
<td></td>
</tr>
<tr>
<td>err_code_err_code_2_qs</td>
<td>logic [2:0]</td>
<td></td>
</tr>
<tr>
<td>err_code_err_code_3_qs</td>
<td>logic [2:0]</td>
<td></td>
</tr>
<tr>
<td>err_code_err_code_4_qs</td>
<td>logic [2:0]</td>
<td></td>
</tr>
<tr>
<td>err_code_err_code_5_qs</td>
<td>logic [2:0]</td>
<td></td>
</tr>
<tr>
<td>err_code_err_code_6_qs</td>
<td>logic [2:0]</td>
<td></td>
</tr>
<tr>
<td>err_code_err_code_7_qs</td>
<td>logic [2:0]</td>
<td></td>
</tr>
<tr>
<td>err_code_err_code_8_qs</td>
<td>logic [2:0]</td>
<td></td>
</tr>
<tr>
<td>direct_access_regwen_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>direct_access_regwen_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>direct_access_cmd_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>direct_access_cmd_rd_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>direct_access_cmd_wr_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>direct_access_cmd_digest_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>direct_access_address_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>direct_access_address_qs</td>
<td>logic [10:0]</td>
<td></td>
</tr>
<tr>
<td>direct_access_address_wd</td>
<td>logic [10:0]</td>
<td></td>
</tr>
<tr>
<td>direct_access_wdata_0_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>direct_access_wdata_0_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>direct_access_wdata_0_wd</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>direct_access_wdata_1_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>direct_access_wdata_1_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>direct_access_wdata_1_wd</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>direct_access_rdata_0_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>direct_access_rdata_0_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>direct_access_rdata_1_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>direct_access_rdata_1_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>check_trigger_regwen_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>check_trigger_regwen_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>check_trigger_regwen_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>check_trigger_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>check_trigger_integrity_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>check_trigger_consistency_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>check_regwen_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>check_regwen_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>check_regwen_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>check_timeout_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>check_timeout_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>check_timeout_wd</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>integrity_check_period_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>integrity_check_period_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>integrity_check_period_wd</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>consistency_check_period_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>consistency_check_period_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>consistency_check_period_wd</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>creator_sw_cfg_read_lock_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>creator_sw_cfg_read_lock_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>creator_sw_cfg_read_lock_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>owner_sw_cfg_read_lock_we</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>owner_sw_cfg_read_lock_qs</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>owner_sw_cfg_read_lock_wd</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>creator_sw_cfg_digest_0_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>creator_sw_cfg_digest_0_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>creator_sw_cfg_digest_1_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>creator_sw_cfg_digest_1_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>owner_sw_cfg_digest_0_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>owner_sw_cfg_digest_0_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>owner_sw_cfg_digest_1_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>owner_sw_cfg_digest_1_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>hw_cfg_digest_0_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>hw_cfg_digest_0_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>hw_cfg_digest_1_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>hw_cfg_digest_1_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>secret0_digest_0_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>secret0_digest_0_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>secret0_digest_1_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>secret0_digest_1_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>secret1_digest_0_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>secret1_digest_0_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>secret1_digest_1_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>secret1_digest_1_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>secret2_digest_0_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>secret2_digest_0_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>secret2_digest_1_re</td>
<td>logic</td>
<td></td>
</tr>
<tr>
<td>secret2_digest_1_qs</td>
<td>logic [31:0]</td>
<td></td>
</tr>
<tr>
<td>addr_hit</td>
<td>logic [32:0]</td>
<td></td>
</tr>
<tr>
<td>unused_wdata</td>
<td>logic</td>
<td>Unused signal tieoff wdata / byte enable are not always fully used add a blanket unused statement to handle lint waivers</td>
</tr>
<tr>
<td>unused_be</td>
<td>logic</td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="constants">Constants</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AW</td>
<td>int</td>
<td>14</td>
<td></td>
</tr>
<tr>
<td>DW</td>
<td>int</td>
<td>32</td>
<td></td>
</tr>
<tr>
<td>DBW</td>
<td>int</td>
<td>DW/8</td>
<td>Byte Width</td>
</tr>
</tbody>
</table><h2 id="processes">Processes</h2><ul>
<li>unnamed: ( @(posedge clk_i or negedge rst_ni) )</li>
</ul><ul>
<li>unnamed: (  )</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Create steering logic</p></div><ul>
<li>unnamed: (  )</li>
</ul><ul>
<li>unnamed: (  )</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Check sub-word write is permitted</p></div><ul>
<li>unnamed: (  )</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Read data return</p></div><h2 id="instantiations">Instantiations</h2><ul>
<li>u_chk: tlul_cmd_intg_chk</li>
</ul><ul>
<li>u_rsp_intg_gen: tlul_rsp_intg_gen</li>
</ul><ul>
<li>u_socket: tlul_socket_1n</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Create Socket_1n</p></div><ul>
<li>u_reg_if: tlul_adapter_reg</li>
</ul><ul>
<li>u_intr_state_otp_operation_done: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
Register instances<br />
R[intr_state]: V(False)<br />
F[otp_operation_done]: 0:0</p></div><ul>
<li>u_intr_state_otp_error: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[otp_error]: 1:1</p></div><ul>
<li>u_intr_enable_otp_operation_done: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[intr_enable]: V(False)<br />
F[otp_operation_done]: 0:0</p></div><ul>
<li>u_intr_enable_otp_error: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[otp_error]: 1:1</p></div><ul>
<li>u_intr_test_otp_operation_done: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[intr_test]: V(True)<br />
F[otp_operation_done]: 0:0</p></div><ul>
<li>u_intr_test_otp_error: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[otp_error]: 1:1</p></div><ul>
<li>u_alert_test_fatal_macro_error: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[alert_test]: V(True)<br />
F[fatal_macro_error]: 0:0</p></div><ul>
<li>u_alert_test_fatal_check_error: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[fatal_check_error]: 1:1</p></div><ul>
<li>u_alert_test_fatal_bus_integ_error: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[fatal_bus_integ_error]: 2:2</p></div><ul>
<li>u_status_creator_sw_cfg_error: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[status]: V(True)<br />
F[creator_sw_cfg_error]: 0:0</p></div><ul>
<li>u_status_owner_sw_cfg_error: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[owner_sw_cfg_error]: 1:1</p></div><ul>
<li>u_status_hw_cfg_error: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[hw_cfg_error]: 2:2</p></div><ul>
<li>u_status_secret0_error: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[secret0_error]: 3:3</p></div><ul>
<li>u_status_secret1_error: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[secret1_error]: 4:4</p></div><ul>
<li>u_status_secret2_error: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[secret2_error]: 5:5</p></div><ul>
<li>u_status_life_cycle_error: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[life_cycle_error]: 6:6</p></div><ul>
<li>u_status_dai_error: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[dai_error]: 7:7</p></div><ul>
<li>u_status_lci_error: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[lci_error]: 8:8</p></div><ul>
<li>u_status_timeout_error: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[timeout_error]: 9:9</p></div><ul>
<li>u_status_lfsr_fsm_error: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[lfsr_fsm_error]: 10:10</p></div><ul>
<li>u_status_scrambling_fsm_error: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[scrambling_fsm_error]: 11:11</p></div><ul>
<li>u_status_key_deriv_fsm_error: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[key_deriv_fsm_error]: 12:12</p></div><ul>
<li>u_status_bus_integ_error: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[bus_integ_error]: 13:13</p></div><ul>
<li>u_status_dai_idle: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[dai_idle]: 14:14</p></div><ul>
<li>u_status_check_pending: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[check_pending]: 15:15</p></div><ul>
<li>u_direct_access_regwen: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[direct_access_regwen]: V(True)</p></div><ul>
<li>u_direct_access_cmd_rd: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[direct_access_cmd]: V(True)<br />
F[rd]: 0:0</p></div><ul>
<li>u_direct_access_cmd_wr: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[wr]: 1:1</p></div><ul>
<li>u_direct_access_cmd_digest: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[digest]: 2:2</p></div><ul>
<li>u_direct_access_address: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[direct_access_address]: V(False)</p></div><ul>
<li>u_check_trigger_regwen: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[check_trigger_regwen]: V(False)</p></div><ul>
<li>u_check_trigger_integrity: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[check_trigger]: V(True)<br />
F[integrity]: 0:0</p></div><ul>
<li>u_check_trigger_consistency: prim_subreg_ext</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
F[consistency]: 1:1</p></div><ul>
<li>u_check_regwen: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[check_regwen]: V(False)</p></div><ul>
<li>u_check_timeout: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[check_timeout]: V(False)</p></div><ul>
<li>u_integrity_check_period: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[integrity_check_period]: V(False)</p></div><ul>
<li>u_consistency_check_period: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[consistency_check_period]: V(False)</p></div><ul>
<li>u_creator_sw_cfg_read_lock: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[creator_sw_cfg_read_lock]: V(False)</p></div><ul>
<li>u_owner_sw_cfg_read_lock: prim_subreg</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
R[owner_sw_cfg_read_lock]: V(False)</p></div><br><br><br><br><br><br>