#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-full64' '-notice' '-line' '+lint=all,noVCDE,noNS,noSVA-UA' '-sverilog' '-timescale=1ns/10ps' '-debug' '-o' 'counter_testbench.tb' '/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab2/src/adder_tester.v' '/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab2/src/behavioral_adder.v' '/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab2/src/counter.v' '/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab2/src/full_adder.v' '/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab2/src/structural_adder.v' '/home/cc/eecs151/fa23/class/eecs151-aer/fpga-labs-fa23-shridhay/lab2/src/z1top.v' 'counter_testbench.v' '-top' 'counter_testbench'  -static_dbgen_only -daidir=$1 2>&1
