<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Robobo: src/CMSIS/CMSIS/Include/core_cm3.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Robobo
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('a00482_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">core_cm3.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="a00482.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**************************************************************************/</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#if defined ( __ICCARM__ )</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor"> #pragma system_include  </span><span class="comment">/* treat file as system include file for MISRA check */</span><span class="preprocessor"></span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#ifndef __CORE_CM3_H_GENERIC</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define __CORE_CM3_H_GENERIC</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"> *                 CMSIS definitions</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/*  CMSIS CM3 definitions */</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="a01185.html#gac1c1120e9fe082fac8225c60143ac79a">   75</a></span>&#160;<span class="preprocessor">#define __CM3_CMSIS_VERSION_MAIN  (0x02)                                                       </span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="a01185.html#ga9ff7a998d4b8b3c87bfaca6e78607950">   76</a></span>&#160;<span class="preprocessor">#define __CM3_CMSIS_VERSION_SUB   (0x10)                                                       </span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="a01185.html#gaf888c651cd8c93fd25364f9e74306a1c">   77</a></span>&#160;<span class="preprocessor">#define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN &lt;&lt; 16) | __CM3_CMSIS_VERSION_SUB) </span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="a01185.html#ga63ea62503c88acab19fcf3d5743009e3">   79</a></span>&#160;<span class="preprocessor">#define __CORTEX_M                (0x03)                                                       </span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#if   defined ( __CC_ARM )</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">  #define __INLINE         __inline                                   </span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#elif defined ( __ICCARM__ )</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">  #define __ASM           __asm                                       </span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">  #define __INLINE        inline                                      </span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#elif defined ( __GNUC__ )</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">  #define __INLINE         inline                                     </span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#elif defined ( __TASKING__ )</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">  #define __ASM            __asm                                      </span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">  #define __INLINE         inline                                     </span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="a01185.html#gaa167d0f532a7c2b2e3a6395db2fa0776">  101</a></span>&#160;<span class="preprocessor">#define __FPU_USED       0 </span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#if defined ( __CC_ARM )</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">  #if defined __TARGET_FPU_VFP</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">    #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#elif defined ( __ICCARM__ )</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">  #if defined __ARMVFP__</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">    #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#elif defined ( __GNUC__ )</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">  #if defined (__VFP_FP__) &amp;&amp; !defined(__SOFTFP__)</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">    #warning &quot;Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)&quot;</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#elif defined ( __TASKING__ )</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <span class="comment">/* add preprocessor checks */</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span>                      </div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="a00486.html">core_cmInstr.h</a>&quot;</span>                </div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="a00485.html">core_cmFunc.h</a>&quot;</span>                 </div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM3_H_GENERIC */</span><span class="preprocessor"></span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#ifndef __CMSIS_GENERIC</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#ifndef __CORE_CM3_H_DEPENDANT</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define __CORE_CM3_H_DEPENDANT</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">/* check device defines and use defaults */</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#if defined __CHECK_DEVICE_DEFINES</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">  #ifndef __CM3_REV</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">    #define __CM3_REV               0x0200</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">    #warning &quot;__CM3_REV not defined in device header file; using default!&quot;</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">  #ifndef __MPU_PRESENT</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">    #define __MPU_PRESENT             0</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">    #warning &quot;__MPU_PRESENT not defined in device header file; using default!&quot;</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">  #ifndef __NVIC_PRIO_BITS</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">    #define __NVIC_PRIO_BITS          4</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">    #warning &quot;__NVIC_PRIO_BITS not defined in device header file; using default!&quot;</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">  #ifndef __Vendor_SysTickConfig</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">    #define __Vendor_SysTickConfig    0</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">    #warning &quot;__Vendor_SysTickConfig not defined in device header file; using default!&quot;</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">  #endif</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">/* IO definitions (access restrictions to peripheral registers) */</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">  #define   __I     volatile             </span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="a01185.html#gaf63697ed9952cc71e1225efe205f6cd3">  159</a></span>&#160;<span class="preprocessor">  #define   __I     volatile const       </span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="a01185.html#ga7e25d9380f9ef903923964322e71f2f6">  161</a></span>&#160;<span class="preprocessor">#define     __O     volatile             </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="a01185.html#gaec43007d9998a0a0e01faede4133d6be">  162</a></span>&#160;<span class="preprocessor">#define     __IO    volatile             </span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"> *                 Register Abstraction</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment"> ******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;{</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <span class="keyword">struct</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  {</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#if (__CORTEX_M != 0x04)</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    uint32_t _reserved0:27;              </div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    uint32_t _reserved0:16;              </div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    uint32_t GE:4;                       </div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    uint32_t _reserved1:7;               </div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    uint32_t Q:1;                        </div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    uint32_t V:1;                        </div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    uint32_t C:1;                        </div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;    uint32_t Z:1;                        </div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    uint32_t N:1;                        </div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  } b;                                   </div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  uint32_t w;                            </div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;} <a class="code" href="a00035.html">APSR_Type</a>;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;{</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="keyword">struct</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  {</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    uint32_t <a class="code" href="a01740.html#ga0da0a19156773eca7070722f26ff66a6">ISR</a>:9;                      </div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    uint32_t _reserved0:23;              </div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  } b;                                   </div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  uint32_t w;                            </div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;} <a class="code" href="a00134.html">IPSR_Type</a>;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;{</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  <span class="keyword">struct</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  {</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    uint32_t <a class="code" href="a01740.html#ga0da0a19156773eca7070722f26ff66a6">ISR</a>:9;                      </div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#if (__CORTEX_M != 0x04)</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    uint32_t _reserved0:15;              </div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    uint32_t _reserved0:7;               </div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    uint32_t GE:4;                       </div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    uint32_t _reserved1:4;               </div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    uint32_t T:1;                        </div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    uint32_t IT:2;                       </div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    uint32_t Q:1;                        </div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    uint32_t V:1;                        </div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    uint32_t C:1;                        </div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    uint32_t Z:1;                        </div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    uint32_t N:1;                        </div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  } b;                                   </div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  uint32_t w;                            </div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;} <a class="code" href="a00189.html">xPSR_Type</a>;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;{</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  <span class="keyword">struct</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  {</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    uint32_t nPRIV:1;                    </div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    uint32_t SPSEL:1;                    </div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    uint32_t FPCA:1;                     </div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    uint32_t _reserved0:29;              </div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  } b;                                   </div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  uint32_t w;                            </div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;} <a class="code" href="a00095.html">CONTROL_Type</a>;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;{</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <a class="code" href="a01185.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISER[8];                 </div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;       uint32_t RESERVED0[24];</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  <a class="code" href="a01185.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICER[8];                 </div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;       uint32_t RSERVED1[24];</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <a class="code" href="a01185.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ISPR[8];                 </div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;       uint32_t RESERVED2[24];</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <a class="code" href="a01185.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICPR[8];                 </div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;       uint32_t RESERVED3[24];</div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="a00140.html#ac86c5bac0af593beb8004ab0ff9097bc">  284</a></span>&#160;  <a class="code" href="a01185.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IABR[8];                 </div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;       uint32_t RESERVED4[56];</div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="a00140.html#a6524789fedb94623822c3e0a47f3d06c">  286</a></span>&#160;  <a class="code" href="a01185.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  IP[240];                 </div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;       uint32_t RESERVED5[644];</div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="a00140.html#a0b0d7f3131da89c659a2580249432749">  288</a></span>&#160;  <a class="code" href="a01185.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="a00140.html#a0b0d7f3131da89c659a2580249432749">STIR</a>;                    </div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;}  <a class="code" href="a00140.html">NVIC_Type</a>;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">/* Software Triggered Interrupt Register Definitions */</span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="a01188.html#ga9eebe495e2e48d302211108837a2b3e8">  292</a></span>&#160;<span class="preprocessor">#define NVIC_STIR_INTID_Pos                 0                                          </span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="a01188.html#gae4060c4dfcebb08871ca4244176ce752">  293</a></span>&#160;<span class="preprocessor">#define NVIC_STIR_INTID_Msk                (0x1FFUL &lt;&lt; NVIC_STIR_INTID_Pos)            </span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">typedef struct</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;{</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <a class="code" href="a01185.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CPUID;                   </div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <a class="code" href="a01185.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ICSR;                    </div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="a00155.html#a0faf96f964931cadfb71cfa54e051f6f">  310</a></span>&#160;  <a class="code" href="a01185.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00155.html#a0faf96f964931cadfb71cfa54e051f6f">VTOR</a>;                    </div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <a class="code" href="a01185.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AIRCR;                   </div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <a class="code" href="a01185.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SCR;                     </div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  <a class="code" href="a01185.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CCR;                     </div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="a00155.html#af6336103f8be0cab29de51daed5a65f4">  314</a></span>&#160;  <a class="code" href="a01185.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  SHP[12];                 </div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <a class="code" href="a01185.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SHCSR;                   </div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="a00155.html#a2f94bf549b16fdeb172352e22309e3c4">  316</a></span>&#160;  <a class="code" href="a01185.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00155.html#a2f94bf549b16fdeb172352e22309e3c4">CFSR</a>;                    </div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="a00155.html#a7bed53391da4f66d8a2a236a839d4c3d">  317</a></span>&#160;  <a class="code" href="a01185.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00155.html#a7bed53391da4f66d8a2a236a839d4c3d">HFSR</a>;                    </div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="a00155.html#ad7d61d9525fa9162579c3da0b87bff8d">  318</a></span>&#160;  <a class="code" href="a01185.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00155.html#ad7d61d9525fa9162579c3da0b87bff8d">DFSR</a>;                    </div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="a00155.html#ac49b24b3f222508464f111772f2c44dd">  319</a></span>&#160;  <a class="code" href="a01185.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00155.html#ac49b24b3f222508464f111772f2c44dd">MMFAR</a>;                   </div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="a00155.html#a31f79afe86c949c9862e7d5fce077c3a">  320</a></span>&#160;  <a class="code" href="a01185.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00155.html#a31f79afe86c949c9862e7d5fce077c3a">BFAR</a>;                    </div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="a00155.html#aeb77053c84f49c261ab5b8374e8958ef">  321</a></span>&#160;  <a class="code" href="a01185.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00155.html#aeb77053c84f49c261ab5b8374e8958ef">AFSR</a>;                    </div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="a00155.html#aeb36c109d2fdb4eb4d6c4dc29154d77f">  322</a></span>&#160;  <a class="code" href="a01185.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t PFR[2];                  </div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="a00155.html#a586a5225467262b378c0f231ccc77f86">  323</a></span>&#160;  <a class="code" href="a01185.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00155.html#a586a5225467262b378c0f231ccc77f86">DFR</a>;                     </div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="a00155.html#aaedf846e435ed05c68784b40d3db2bf2">  324</a></span>&#160;  <a class="code" href="a01185.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00155.html#aaedf846e435ed05c68784b40d3db2bf2">ADR</a>;                     </div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="a00155.html#a40b4fec8c296cba02baec983378cbcfd">  325</a></span>&#160;  <a class="code" href="a01185.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t MMFR[4];                 </div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="a00155.html#a84715ecbe885efa4841d594e7409ccae">  326</a></span>&#160;  <a class="code" href="a01185.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t ISAR[5];                 </div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;       uint32_t RESERVED0[5];</div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="a00155.html#af460b56ce524a8e3534173f0aee78e85">  328</a></span>&#160;  <a class="code" href="a01185.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00155.html#af460b56ce524a8e3534173f0aee78e85">CPACR</a>;                   </div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;} <a class="code" href="a00155.html">SCB_Type</a>;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">/* SCB CPUID Register Definitions */</span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="a01189.html#ga58686b88f94f789d4e6f429fe1ff58cf">  332</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Pos          24                                             </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="a01189.html#ga0932b31faafd47656a03ced75a31d99b">  333</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL &lt;&lt; SCB_CPUID_IMPLEMENTER_Pos)          </span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="a01189.html#ga104462bd0815391b4044a70bd15d3a71">  335</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT_Pos              20                                             </span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="a01189.html#gad358dfbd04300afc1824329d128b99e8">  336</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_VARIANT_Msk              (0xFUL &lt;&lt; SCB_CPUID_VARIANT_Pos)               </span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="a01189.html#gaf8b3236b08fb8e840efb682645fb0e98">  338</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Pos         16                                             </span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="a01189.html#gafae4a1f27a927338ae9dc51a0e146213">  339</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL &lt;&lt; SCB_CPUID_ARCHITECTURE_Pos)          </span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="a01189.html#ga705f68eaa9afb042ca2407dc4e4629ac">  341</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO_Pos                4                                             </span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="a01189.html#ga98e581423ca016680c238c469aba546d">  342</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_PARTNO_Msk               (0xFFFUL &lt;&lt; SCB_CPUID_PARTNO_Pos)              </span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="a01189.html#ga3c3d9071e574de11fb27ba57034838b1">  344</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION_Pos              0                                             </span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="a01189.html#ga2ec0448b6483f77e7f5d08b4b81d85df">  345</a></span>&#160;<span class="preprocessor">#define SCB_CPUID_REVISION_Msk             (0xFUL &lt;&lt; SCB_CPUID_REVISION_Pos)              </span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Interrupt Control State Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="a01189.html#ga750d4b52624a46d71356db4ea769573b">  348</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Pos            31                                             </span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="a01189.html#ga340e3f79e9c3607dee9f2c048b6b22e8">  349</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_NMIPENDSET_Msk            (1UL &lt;&lt; SCB_ICSR_NMIPENDSET_Pos)               </span></div><div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="a01189.html#gab5ded23d2ab1d5ff7cc7ce746205e9fe">  351</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET_Pos             28                                             </span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="a01189.html#ga1e40d93efb402763c8c00ddcc56724ff">  352</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVSET_Pos)                </span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="a01189.html#gae218d9022288f89faf57187c4d542ecd">  354</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Pos             27                                             </span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="a01189.html#ga4a901ace381d3c1c74ac82b22fae2e1e">  355</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSVCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSVCLR_Pos)                </span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="a01189.html#ga9dbb3358c6167c9c3f85661b90fb2794">  357</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET_Pos             26                                             </span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="a01189.html#ga7325b61ea0ec323ef2d5c893b112e546">  358</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTSET_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTSET_Pos)                </span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="a01189.html#gadbe25e4b333ece1341beb1a740168fdc">  360</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Pos             25                                             </span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="a01189.html#gab241827d2a793269d8cd99b9b28c2157">  361</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_PENDSTCLR_Msk             (1UL &lt;&lt; SCB_ICSR_PENDSTCLR_Pos)                </span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="a01189.html#ga11cb5b1f9ce167b81f31787a77e575df">  363</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Pos            23                                             </span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="a01189.html#gaa966600396290808d596fe96e92ca2b5">  364</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPREEMPT_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPREEMPT_Pos)               </span></div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="a01189.html#ga10749d92b9b744094b845c2eb46d4319">  366</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPENDING_Pos            22                                             </span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="a01189.html#ga056d74fd538e5d36d3be1f28d399c877">  367</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_ISRPENDING_Msk            (1UL &lt;&lt; SCB_ICSR_ISRPENDING_Pos)               </span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="a01189.html#gada60c92bf88d6fd21a8f49efa4a127b8">  369</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING_Pos           12                                             </span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="a01189.html#gacb6992e7c7ddc27a370f62878a21ef72">  370</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL &lt;&lt; SCB_ICSR_VECTPENDING_Pos)          </span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="a01189.html#ga403d154200242629e6d2764bfc12a7ec">  372</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_RETTOBASE_Pos             11                                             </span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="a01189.html#gaca6fc3f79bb550f64fd7df782ed4a5f6">  373</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_RETTOBASE_Msk             (1UL &lt;&lt; SCB_ICSR_RETTOBASE_Pos)                </span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="a01189.html#gae4f602c7c5c895d5fb687b71b0979fc3">  375</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Pos             0                                             </span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="a01189.html#ga5533791a4ecf1b9301c883047b3e8396">  376</a></span>&#160;<span class="preprocessor">#define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL &lt;&lt; SCB_ICSR_VECTACTIVE_Pos)           </span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Vector Table Offset Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">#if (__CM3_REV &lt; 0x0201)                   </span><span class="comment">/* core r2p1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="a01189.html#gad9720a44320c053883d03b883b955751">  380</a></span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLBASE_Pos               29                                             </span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="a01189.html#ga778dd0ba178466b2a8877a6b8aa345ee">  381</a></span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLBASE_Msk               (1UL &lt;&lt; SCB_VTOR_TBLBASE_Pos)                  </span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="a01189.html#gac6a55451ddd38bffcff5a211d29cea78">  383</a></span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_Pos                 7                                             </span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="a01189.html#ga75e395ed74042923e8c93edf50f0996c">  384</a></span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_Msk                (0x3FFFFFUL &lt;&lt; SCB_VTOR_TBLOFF_Pos)            </span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_Pos                 7                                             </span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL &lt;&lt; SCB_VTOR_TBLOFF_Pos)           </span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">/* SCB Application Interrupt and Reset Control Register Definitions */</span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="a01189.html#gaaa27c0ba600bf82c3da08c748845b640">  391</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY_Pos              16                                             </span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="a01189.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">  392</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEY_Pos)            </span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="a01189.html#gaec404750ff5ca07f499a3c06b62051ef">  394</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             </span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="a01189.html#gabacedaefeefc73d666bbe59ece904493">  395</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL &lt;&lt; SCB_AIRCR_VECTKEYSTAT_Pos)        </span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="a01189.html#gad31dec98fbc0d33ace63cb1f1a927923">  397</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Pos            15                                             </span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="a01189.html#ga2f571f93d3d4a6eac9a3040756d3d951">  398</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_ENDIANESS_Msk            (1UL &lt;&lt; SCB_AIRCR_ENDIANESS_Pos)               </span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="a01189.html#gaca155deccdeca0f2c76b8100d24196c8">  400</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Pos              8                                             </span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="a01189.html#ga8be60fff03f48d0d345868060dc6dae7">  401</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_PRIGROUP_Msk             (7UL &lt;&lt; SCB_AIRCR_PRIGROUP_Pos)                </span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="a01189.html#gaffb2737eca1eac0fc1c282a76a40953c">  403</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Pos           2                                             </span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="a01189.html#gaae1181119559a5bd36e62afa373fa720">  404</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_SYSRESETREQ_Msk          (1UL &lt;&lt; SCB_AIRCR_SYSRESETREQ_Pos)             </span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="a01189.html#gaa30a12e892bb696e61626d71359a9029">  406</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             </span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="a01189.html#ga212c5ab1c1c82c807d30d2307aa8d218">  407</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL &lt;&lt; SCB_AIRCR_VECTCLRACTIVE_Pos)           </span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="a01189.html#ga0d483d9569cd9d1b46ec0d171b1f18d8">  409</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTRESET_Pos             0                                             </span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="a01189.html#ga3006e31968bb9725e7b4ee0784d99f7f">  410</a></span>&#160;<span class="preprocessor">#define SCB_AIRCR_VECTRESET_Msk            (1UL &lt;&lt; SCB_AIRCR_VECTRESET_Pos)               </span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB System Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="a01189.html#ga3bddcec40aeaf3d3a998446100fa0e44">  413</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND_Pos               4                                             </span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="a01189.html#gafb98656644a14342e467505f69a997c9">  414</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SEVONPEND_Msk              (1UL &lt;&lt; SCB_SCR_SEVONPEND_Pos)                 </span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="a01189.html#gab304f6258ec03bd9a6e7a360515c3cfe">  416</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Pos               2                                             </span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="a01189.html#ga77c06a69c63f4b3f6ec1032e911e18e7">  417</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPDEEP_Msk              (1UL &lt;&lt; SCB_SCR_SLEEPDEEP_Pos)                 </span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="a01189.html#ga3680a15114d7fdc1e25043b881308fe9">  419</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Pos             1                                             </span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="a01189.html#ga50a243e317b9a70781b02758d45b05ee">  420</a></span>&#160;<span class="preprocessor">#define SCB_SCR_SLEEPONEXIT_Msk            (1UL &lt;&lt; SCB_SCR_SLEEPONEXIT_Pos)               </span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Configuration Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="a01189.html#gac2d20a250960a432cc74da59d20e2f86">  423</a></span>&#160;<span class="preprocessor">#define SCB_CCR_STKALIGN_Pos                9                                             </span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="a01189.html#ga33cf22d3d46af158a03aad25ddea1bcb">  424</a></span>&#160;<span class="preprocessor">#define SCB_CCR_STKALIGN_Msk               (1UL &lt;&lt; SCB_CCR_STKALIGN_Pos)                  </span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="a01189.html#ga4010a4f9e2a745af1b58abe1f791ebbf">  426</a></span>&#160;<span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Pos               8                                             </span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="a01189.html#ga89a28cc31cfc7d52d9d7a8fcc69c7eac">  427</a></span>&#160;<span class="preprocessor">#define SCB_CCR_BFHFNMIGN_Msk              (1UL &lt;&lt; SCB_CCR_BFHFNMIGN_Pos)                 </span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="a01189.html#gac8d512998bb8cd9333fb7627ddf59bba">  429</a></span>&#160;<span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Pos               4                                             </span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="a01189.html#gabb9aeac71b3abd8586d0297070f61dcb">  430</a></span>&#160;<span class="preprocessor">#define SCB_CCR_DIV_0_TRP_Msk              (1UL &lt;&lt; SCB_CCR_DIV_0_TRP_Pos)                 </span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="a01189.html#gac4e4928b864ea10fc24dbbc57d976229">  432</a></span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Pos             3                                             </span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="a01189.html#ga68c96ad594af70c007923979085c99e0">  433</a></span>&#160;<span class="preprocessor">#define SCB_CCR_UNALIGN_TRP_Msk            (1UL &lt;&lt; SCB_CCR_UNALIGN_TRP_Pos)               </span></div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="a01189.html#ga789e41f45f59a8cd455fd59fa7652e5e">  435</a></span>&#160;<span class="preprocessor">#define SCB_CCR_USERSETMPEND_Pos            1                                             </span></div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="a01189.html#ga4cf59b6343ca962c80e1885710da90aa">  436</a></span>&#160;<span class="preprocessor">#define SCB_CCR_USERSETMPEND_Msk           (1UL &lt;&lt; SCB_CCR_USERSETMPEND_Pos)              </span></div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="a01189.html#gab4615f7deb07386350365b10240a3c83">  438</a></span>&#160;<span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_Pos          0                                             </span></div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="a01189.html#gafe0f6be81b35d72d0736a0a1e3b4fbb3">  439</a></span>&#160;<span class="preprocessor">#define SCB_CCR_NONBASETHRDENA_Msk         (1UL &lt;&lt; SCB_CCR_NONBASETHRDENA_Pos)            </span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB System Handler Control and State Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="a01189.html#gae71949507636fda388ec11d5c2d30b52">  442</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Pos          18                                             </span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="a01189.html#ga056fb6be590857bbc029bed48b21dd79">  443</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTENA_Pos)             </span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="a01189.html#ga3d32edbe4a5c0335f808cfc19ec7e844">  445</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Pos          17                                             </span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="a01189.html#ga43e8cbe619c9980e0d1aacc85d9b9e47">  446</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTENA_Pos)             </span></div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="a01189.html#ga685b4564a8760b4506f14ec4307b7251">  448</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Pos          16                                             </span></div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="a01189.html#gaf084424fa1f69bea36a1c44899d83d17">  449</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTENA_Msk          (1UL &lt;&lt; SCB_SHCSR_MEMFAULTENA_Pos)             </span></div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="a01189.html#ga2f93ec9b243f94cdd3e94b8f0bf43641">  451</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Pos         15                                             </span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="a01189.html#ga6095a7acfbad66f52822b1392be88652">  452</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLPENDED_Msk         (1UL &lt;&lt; SCB_SHCSR_SVCALLPENDED_Pos)            </span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="a01189.html#gaa22551e24a72b65f1e817f7ab462203b">  454</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             </span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="a01189.html#ga677c23749c4d348f30fb471d1223e783">  455</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_BUSFAULTPENDED_Pos)          </span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="a01189.html#gaceb60fe2d8a8cb17fcd1c1f6b5aa924f">  457</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             </span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="a01189.html#ga9abc6c2e395f9e5af4ce05fc420fb04c">  458</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_MEMFAULTPENDED_Pos)          </span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="a01189.html#ga3cf03acf1fdc2edc3b047ddd47ebbf87">  460</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             </span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="a01189.html#ga122b4f732732010895e438803a29d3cc">  461</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL &lt;&lt; SCB_SHCSR_USGFAULTPENDED_Pos)          </span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="a01189.html#gaec9ca3b1213c49e2442373445e1697de">  463</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Pos           11                                             </span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="a01189.html#gafef530088dc6d6bfc9f1893d52853684">  464</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SYSTICKACT_Msk           (1UL &lt;&lt; SCB_SHCSR_SYSTICKACT_Pos)              </span></div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="a01189.html#ga9b9fa69ce4c5ce7fe0861dbccfb15939">  466</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Pos            10                                             </span></div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="a01189.html#gae0e837241a515d4cbadaaae1faa8e039">  467</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_PENDSVACT_Msk            (1UL &lt;&lt; SCB_SHCSR_PENDSVACT_Pos)               </span></div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="a01189.html#ga8b71cf4c61803752a41c96deb00d26af">  469</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MONITORACT_Pos            8                                             </span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="a01189.html#gaad09b4bc36e9bccccc2e110d20b16e1a">  470</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MONITORACT_Msk           (1UL &lt;&lt; SCB_SHCSR_MONITORACT_Pos)              </span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="a01189.html#ga977f5176be2bc8b123873861b38bc02f">  472</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Pos             7                                             </span></div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="a01189.html#ga634c0f69a233475289023ae5cb158fdf">  473</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_SVCALLACT_Msk            (1UL &lt;&lt; SCB_SHCSR_SVCALLACT_Pos)               </span></div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="a01189.html#gae06f54f5081f01ed3f6824e451ad3656">  475</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Pos           3                                             </span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="a01189.html#gab3166103b5a5f7931d0df90949c47dfe">  476</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_USGFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_USGFAULTACT_Pos)             </span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="a01189.html#gaf272760f2df9ecdd8a5fbbd65c0b767a">  478</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Pos           1                                             </span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="a01189.html#ga9d7a8b1054b655ad08d85c3c535d4f73">  479</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_BUSFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_BUSFAULTACT_Pos)             </span></div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="a01189.html#ga7c856f79a75dcc1d1517b19a67691803">  481</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Pos           0                                             </span></div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="a01189.html#ga9147fd4e1b12394ae26eadf900a023a3">  482</a></span>&#160;<span class="preprocessor">#define SCB_SHCSR_MEMFAULTACT_Msk          (1UL &lt;&lt; SCB_SHCSR_MEMFAULTACT_Pos)             </span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Configurable Fault Status Registers Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="a01189.html#gac8e4197b295c8560e68e2d71285c7879">  485</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Pos            16                                             </span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="a01189.html#ga565807b1a3f31891f1f967d0fa30d03f">  486</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL &lt;&lt; SCB_CFSR_USGFAULTSR_Pos)          </span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="a01189.html#ga555a24f4f57d199f91d1d1ab7c8c3c8a">  488</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Pos             8                                             </span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="a01189.html#ga26dc1ddfdc37a6b92597a6f7e498c1d6">  489</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL &lt;&lt; SCB_CFSR_BUSFAULTSR_Pos)            </span></div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="a01189.html#ga91f41491cec5b5acca3fbc94efbd799e">  491</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Pos             0                                             </span></div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="a01189.html#gad46716159a3808c9e7da22067d6bec98">  492</a></span>&#160;<span class="preprocessor">#define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL &lt;&lt; SCB_CFSR_MEMFAULTSR_Pos)            </span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Hard Fault Status Registers Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="a01189.html#ga300c90cfb7b35c82b4d44ad16c757ffb">  495</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Pos              31                                             </span></div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="a01189.html#gababd60e94756bb33929d5e6f25d8dba3">  496</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_DEBUGEVT_Msk              (1UL &lt;&lt; SCB_HFSR_DEBUGEVT_Pos)                 </span></div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="a01189.html#gab361e54183a378474cb419ae2a55d6f4">  498</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_FORCED_Pos                30                                             </span></div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="a01189.html#ga6560d97ed043bc01152a7247bafa3157">  499</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_FORCED_Msk                (1UL &lt;&lt; SCB_HFSR_FORCED_Pos)                   </span></div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="a01189.html#ga77993da8de35adea7bda6a4475f036ab">  501</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_VECTTBL_Pos                1                                             </span></div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="a01189.html#gaac5e289211d0a63fe879a9691cb9e1a9">  502</a></span>&#160;<span class="preprocessor">#define SCB_HFSR_VECTTBL_Msk               (1UL &lt;&lt; SCB_HFSR_VECTTBL_Pos)                  </span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="preprocessor"></span><span class="comment">/* SCB Debug Fault Status Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="a01189.html#ga13f502fb5ac673df9c287488c40b0c1d">  505</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_EXTERNAL_Pos               4                                             </span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="a01189.html#ga3cba2ec1f588ce0b10b191d6b0d23399">  506</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_EXTERNAL_Msk              (1UL &lt;&lt; SCB_DFSR_EXTERNAL_Pos)                 </span></div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="a01189.html#gad02d3eaf062ac184c18a7889c9b6de57">  508</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_VCATCH_Pos                 3                                             </span></div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="a01189.html#gacbb931575c07b324ec793775b7c44d05">  509</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_VCATCH_Msk                (1UL &lt;&lt; SCB_DFSR_VCATCH_Pos)                   </span></div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="a01189.html#gaccf82364c6d0ed7206f1084277b7cc61">  511</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_DWTTRAP_Pos                2                                             </span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="a01189.html#ga3f7384b8a761704655fd45396a305663">  512</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_DWTTRAP_Msk               (1UL &lt;&lt; SCB_DFSR_DWTTRAP_Pos)                  </span></div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="a01189.html#gaf28fdce48655f0dcefb383aebf26b050">  514</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_BKPT_Pos                   1                                             </span></div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="a01189.html#ga609edf8f50bc49adb51ae28bcecefe1f">  515</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_BKPT_Msk                  (1UL &lt;&lt; SCB_DFSR_BKPT_Pos)                     </span></div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="a01189.html#gaef4ec28427f9f88ac70a13ae4e541378">  517</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_HALTED_Pos                 0                                             </span></div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="a01189.html#ga200bcf918d57443b5e29e8ce552e4bdf">  518</a></span>&#160;<span class="preprocessor">#define SCB_DFSR_HALTED_Msk                (1UL &lt;&lt; SCB_DFSR_HALTED_Pos)                   </span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="a00156.html">  531</a></span>&#160;<span class="preprocessor">typedef struct</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;{</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;       uint32_t RESERVED0[1];</div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="a00156.html#ad99a25f5d4c163d9005ca607c24f6a98">  534</a></span>&#160;  <a class="code" href="a01185.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t <a class="code" href="a00156.html#ad99a25f5d4c163d9005ca607c24f6a98">ICTR</a>;                    </div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#if ((defined __CM3_REV) &amp;&amp; (__CM3_REV &gt;= 0x200))</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  <a class="code" href="a01185.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ACTLR;                   </div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;       uint32_t RESERVED1[1];</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;} <a class="code" href="a00156.html">SCnSCB_Type</a>;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">/* Interrupt Controller Type Register Definitions */</span></div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="a01195.html#ga0777ddf379af50f9ca41d40573bfffc5">  543</a></span>&#160;<span class="preprocessor">#define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          </span></div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="a01195.html#ga3efa0f5210051464e1034b19fc7b33c7">  544</a></span>&#160;<span class="preprocessor">#define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL &lt;&lt; SCnSCB_ICTR_INTLINESNUM_Pos)      </span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="preprocessor"></span><span class="comment">/* Auxiliary Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="a01195.html#gaab395870643a0bee78906bb15ca5bd02">  548</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISFOLD_Pos            2                                          </span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="a01195.html#gaa9dd2d4a2350499188f438d0aa9fd982">  549</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISFOLD_Msk           (1UL &lt;&lt; SCnSCB_ACTLR_DISFOLD_Pos)           </span></div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="a01195.html#gafa2eb37493c0f8dae77cde81ecf80f77">  551</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          </span></div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="a01195.html#ga6cda7b7219232a008ec52cc8e89d5d08">  552</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL &lt;&lt; SCnSCB_ACTLR_DISDEFWBUF_Pos)        </span></div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="a01195.html#gaaa3e79f5ead4a32c0ea742b2a9ffc0cd">  554</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          </span></div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="a01195.html#ga2a2818f0489ad10b6ea2964e899d4cbc">  555</a></span>&#160;<span class="preprocessor">#define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL &lt;&lt; SCnSCB_ACTLR_DISMCYCINT_Pos)        </span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="preprocessor">typedef struct</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;{</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;  <a class="code" href="a01185.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL;                    </div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  <a class="code" href="a01185.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LOAD;                    </div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  <a class="code" href="a01185.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t VAL;                     </div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  <a class="code" href="a01185.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t CALIB;                   </div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;} <a class="code" href="a00164.html">SysTick_Type</a>;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">/* SysTick Control / Status Register Definitions */</span></div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="a01190.html#gadbb65d4a815759649db41df216ed4d60">  577</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Pos         16                                             </span></div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="a01190.html#ga1bf3033ecccf200f59baefe15dbb367c">  578</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_COUNTFLAG_Msk         (1UL &lt;&lt; SysTick_CTRL_COUNTFLAG_Pos)            </span></div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="a01190.html#ga24fbc69a5f0b78d67fda2300257baff1">  580</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Pos          2                                             </span></div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="a01190.html#gaa41d06039797423a46596bd313d57373">  581</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_CLKSOURCE_Msk         (1UL &lt;&lt; SysTick_CTRL_CLKSOURCE_Pos)            </span></div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="a01190.html#ga88f45bbb89ce8df3cd2b2613c7b48214">  583</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_TICKINT_Pos            1                                             </span></div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="a01190.html#ga95bb984266ca764024836a870238a027">  584</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_TICKINT_Msk           (1UL &lt;&lt; SysTick_CTRL_TICKINT_Pos)              </span></div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="a01190.html#ga0b48cc1e36d92a92e4bf632890314810">  586</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_ENABLE_Pos             0                                             </span></div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="a01190.html#ga16c9fee0ed0235524bdeb38af328fd1f">  587</a></span>&#160;<span class="preprocessor">#define SysTick_CTRL_ENABLE_Msk            (1UL &lt;&lt; SysTick_CTRL_ENABLE_Pos)               </span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="preprocessor"></span><span class="comment">/* SysTick Reload Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="a01190.html#gaf44d10df359dc5bf5752b0894ae3bad2">  590</a></span>&#160;<span class="preprocessor">#define SysTick_LOAD_RELOAD_Pos             0                                             </span></div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="a01190.html#ga265912a7962f0e1abd170336e579b1b1">  591</a></span>&#160;<span class="preprocessor">#define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL &lt;&lt; SysTick_LOAD_RELOAD_Pos)        </span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="preprocessor"></span><span class="comment">/* SysTick Current Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="a01190.html#ga3208104c3b019b5de35ae8c21d5c34dd">  594</a></span>&#160;<span class="preprocessor">#define SysTick_VAL_CURRENT_Pos             0                                             </span></div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="a01190.html#gafc77b56d568930b49a2474debc75ab45">  595</a></span>&#160;<span class="preprocessor">#define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL &lt;&lt; SysTick_VAL_CURRENT_Pos)        </span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="preprocessor"></span><span class="comment">/* SysTick Calibration Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="a01190.html#ga534dbe414e7a46a6ce4c1eca1fbff409">  598</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_NOREF_Pos            31                                             </span></div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="a01190.html#ga3af0d891fdd99bcc8d8912d37830edb6">  599</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_NOREF_Msk            (1UL &lt;&lt; SysTick_CALIB_NOREF_Pos)               </span></div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="a01190.html#gadd0c9cd6641b9f6a0c618e7982954860">  601</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_SKEW_Pos             30                                             </span></div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="a01190.html#ga8a6a85a87334776f33d77fd147587431">  602</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_SKEW_Msk             (1UL &lt;&lt; SysTick_CALIB_SKEW_Pos)                </span></div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="a01190.html#gacae558f6e75a0bed5d826f606d8e695e">  604</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS_Pos             0                                             </span></div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="a01190.html#gaf1e68865c5aece2ad58971225bd3e95e">  605</a></span>&#160;<span class="preprocessor">#define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL &lt;&lt; SysTick_VAL_CURRENT_Pos)        </span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="a00135.html">  618</a></span>&#160;<span class="preprocessor">typedef struct</span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;{</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;  <a class="code" href="a01185.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  <span class="keyword">union</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  {</div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="a00135.html#abea77b06775d325e5f6f46203f582433">  622</a></span>&#160;    <a class="code" href="a01185.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint8_t    <a class="code" href="a00135.html#abea77b06775d325e5f6f46203f582433">u8</a>;                  </div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="a00135.html#a12aa4eb4d9dcb589a5d953c836f4e8f4">  623</a></span>&#160;    <a class="code" href="a01185.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint16_t   <a class="code" href="a00135.html#a12aa4eb4d9dcb589a5d953c836f4e8f4">u16</a>;                 </div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="a00135.html#a6882fa5af67ef5c5dfb433b3b68939df">  624</a></span>&#160;    <a class="code" href="a01185.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t   <a class="code" href="a00135.html#a6882fa5af67ef5c5dfb433b3b68939df">u32</a>;                 </div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;  }  PORT [32];                          </div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;       uint32_t RESERVED0[864];</div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="a00135.html#a91a040e1b162e1128ac1e852b4a0e589">  627</a></span>&#160;  <a class="code" href="a01185.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00135.html#a91a040e1b162e1128ac1e852b4a0e589">TER</a>;                     </div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;       uint32_t RESERVED1[15];</div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="a00135.html#a93b480aac6da620bbb611212186d47fa">  629</a></span>&#160;  <a class="code" href="a01185.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00135.html#a93b480aac6da620bbb611212186d47fa">TPR</a>;                     </div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;       uint32_t RESERVED2[15];</div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="a00135.html#a58f169e1aa40a9b8afb6296677c3bb45">  631</a></span>&#160;  <a class="code" href="a01185.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00135.html#a58f169e1aa40a9b8afb6296677c3bb45">TCR</a>;                     </div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;} <a class="code" href="a00135.html">ITM_Type</a>;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment">/* ITM Trace Privilege Register Definitions */</span></div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="a01196.html#ga7abe5e590d1611599df87a1884a352e8">  635</a></span>&#160;<span class="preprocessor">#define ITM_TPR_PRIVMASK_Pos                0                                          </span></div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="a01196.html#ga168e089d882df325a387aab3a802a46b">  636</a></span>&#160;<span class="preprocessor">#define ITM_TPR_PRIVMASK_Msk               (0xFUL &lt;&lt; ITM_TPR_PRIVMASK_Pos)             </span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="preprocessor"></span><span class="comment">/* ITM Trace Control Register Definitions */</span><span class="preprocessor"></span></div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="a01196.html#ga9174ad4a36052c377cef4e6aba2ed484">  639</a></span>&#160;<span class="preprocessor">#define ITM_TCR_BUSY_Pos                   23                                          </span></div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="a01196.html#ga43ad7cf33de12f2ef3a412d4f354c60f">  640</a></span>&#160;<span class="preprocessor">#define ITM_TCR_BUSY_Msk                   (1UL &lt;&lt; ITM_TCR_BUSY_Pos)                   </span></div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="a01196.html#gaca0281de867f33114aac0636f7ce65d3">  642</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TraceBusID_Pos             16                                          </span></div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="a01196.html#ga60c20bd9649d1da5a2be8e656ba19a60">  643</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TraceBusID_Msk             (0x7FUL &lt;&lt; ITM_TCR_TraceBusID_Pos)          </span></div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="a01196.html#ga96c7c7cbc0d98426c408090b41f583f1">  645</a></span>&#160;<span class="preprocessor">#define ITM_TCR_GTSFREQ_Pos                10                                          </span></div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="a01196.html#gade862cf009827f7f6748fc44c541b067">  646</a></span>&#160;<span class="preprocessor">#define ITM_TCR_GTSFREQ_Msk                (3UL &lt;&lt; ITM_TCR_GTSFREQ_Pos)                </span></div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="a01196.html#gad7bc9ee1732032c6e0de035f0978e473">  648</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TSPrescale_Pos              8                                          </span></div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="a01196.html#ga7a723f71bfb0204c264d8dbe8cc7ae52">  649</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TSPrescale_Msk             (3UL &lt;&lt; ITM_TCR_TSPrescale_Pos)             </span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="a01196.html#ga7a380f0c8078f6560051406583ecd6a5">  651</a></span>&#160;<span class="preprocessor">#define ITM_TCR_SWOENA_Pos                  4                                          </span></div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="a01196.html#ga97476cb65bab16a328b35f81fd02010a">  652</a></span>&#160;<span class="preprocessor">#define ITM_TCR_SWOENA_Msk                 (1UL &lt;&lt; ITM_TCR_SWOENA_Pos)                 </span></div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="a01196.html#ga543636236b85604f4bba68e7ae42a122">  654</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TXENA_Pos                   3                                          </span></div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="a01196.html#gac20ab2d72a9ecbec649d229e3800aa31">  655</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TXENA_Msk                  (1UL &lt;&lt; ITM_TCR_TXENA_Pos)                  </span></div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="a01196.html#gaa93a1147a39fc63980d299231252a30e">  657</a></span>&#160;<span class="preprocessor">#define ITM_TCR_SYNCENA_Pos                 2                                          </span></div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="a01196.html#gac89b74a78701c25b442105d7fe2bbefb">  658</a></span>&#160;<span class="preprocessor">#define ITM_TCR_SYNCENA_Msk                (1UL &lt;&lt; ITM_TCR_SYNCENA_Pos)                </span></div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="a01196.html#ga5aa381845f810114ab519b90753922a1">  660</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TSENA_Pos                   1                                          </span></div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="a01196.html#ga436b2e8fa24328f48f2da31c00fc9e65">  661</a></span>&#160;<span class="preprocessor">#define ITM_TCR_TSENA_Msk                  (1UL &lt;&lt; ITM_TCR_TSENA_Pos)                  </span></div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="a01196.html#ga3286b86004bce7ffe17ee269f87f8d9d">  663</a></span>&#160;<span class="preprocessor">#define ITM_TCR_ITMENA_Pos                  0                                          </span></div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="a01196.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">  664</a></span>&#160;<span class="preprocessor">#define ITM_TCR_ITMENA_Msk                 (1UL &lt;&lt; ITM_TCR_ITMENA_Pos)                 </span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="preprocessor"> </span><span class="comment">/* end of group CMSIS_ITM */</span><span class="preprocessor"></span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">#if (__MPU_PRESENT == 1)</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;{</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  <a class="code" href="a01185.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a>  uint32_t TYPE;                    </div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;  <a class="code" href="a01185.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL;                    </div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;  <a class="code" href="a01185.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RNR;                     </div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;  <a class="code" href="a01185.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR;                    </div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;  <a class="code" href="a01185.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR;                    </div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  <a class="code" href="a01185.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR_A1;                 </div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;  <a class="code" href="a01185.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR_A1;                 </div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  <a class="code" href="a01185.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR_A2;                 </div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  <a class="code" href="a01185.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR_A2;                 </div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  <a class="code" href="a01185.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RBAR_A3;                 </div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  <a class="code" href="a01185.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RASR_A3;                 </div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;} MPU_Type;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment">/* MPU Type Register */</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="preprocessor">#define MPU_TYPE_IREGION_Pos               16                                             </span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="preprocessor">#define MPU_TYPE_IREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_IREGION_Pos)               </span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">#define MPU_TYPE_DREGION_Pos                8                                             </span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">#define MPU_TYPE_DREGION_Msk               (0xFFUL &lt;&lt; MPU_TYPE_DREGION_Pos)               </span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="preprocessor">#define MPU_TYPE_SEPARATE_Pos               0                                             </span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">#define MPU_TYPE_SEPARATE_Msk              (1UL &lt;&lt; MPU_TYPE_SEPARATE_Pos)                 </span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Control Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Pos             2                                             </span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="preprocessor">#define MPU_CTRL_PRIVDEFENA_Msk            (1UL &lt;&lt; MPU_CTRL_PRIVDEFENA_Pos)               </span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="preprocessor">#define MPU_CTRL_HFNMIENA_Pos               1                                             </span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="preprocessor">#define MPU_CTRL_HFNMIENA_Msk              (1UL &lt;&lt; MPU_CTRL_HFNMIENA_Pos)                 </span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="preprocessor">#define MPU_CTRL_ENABLE_Pos                 0                                             </span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="preprocessor">#define MPU_CTRL_ENABLE_Msk                (1UL &lt;&lt; MPU_CTRL_ENABLE_Pos)                   </span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Region Number Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="preprocessor">#define MPU_RNR_REGION_Pos                  0                                             </span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="preprocessor">#define MPU_RNR_REGION_Msk                 (0xFFUL &lt;&lt; MPU_RNR_REGION_Pos)                 </span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Region Base Address Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="preprocessor">#define MPU_RBAR_ADDR_Pos                   5                                             </span></div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="preprocessor">#define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL &lt;&lt; MPU_RBAR_ADDR_Pos)             </span></div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;<span class="preprocessor">#define MPU_RBAR_VALID_Pos                  4                                             </span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="preprocessor">#define MPU_RBAR_VALID_Msk                 (1UL &lt;&lt; MPU_RBAR_VALID_Pos)                    </span></div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="preprocessor">#define MPU_RBAR_REGION_Pos                 0                                             </span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#define MPU_RBAR_REGION_Msk                (0xFUL &lt;&lt; MPU_RBAR_REGION_Pos)                 </span></div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="preprocessor"></span><span class="comment">/* MPU Region Attribute and Size Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="preprocessor">#define MPU_RASR_ATTRS_Pos                 16                                             </span></div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#define MPU_RASR_ATTRS_Msk                 (0xFFFFUL &lt;&lt; MPU_RASR_ATTRS_Pos)               </span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="preprocessor">#define MPU_RASR_SRD_Pos                    8                                             </span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="preprocessor">#define MPU_RASR_SRD_Msk                   (0xFFUL &lt;&lt; MPU_RASR_SRD_Pos)                   </span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="preprocessor">#define MPU_RASR_SIZE_Pos                   1                                             </span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="preprocessor">#define MPU_RASR_SIZE_Msk                  (0x1FUL &lt;&lt; MPU_RASR_SIZE_Pos)                  </span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="preprocessor">#define MPU_RASR_ENABLE_Pos                 0                                             </span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#define MPU_RASR_ENABLE_Msk                (1UL &lt;&lt; MPU_RASR_ENABLE_Pos)                   </span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;</div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="a00098.html">  752</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;{</div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="a00098.html#a25c14c022c73a725a1736e903431095d">  754</a></span>&#160;  <a class="code" href="a01185.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00098.html#a25c14c022c73a725a1736e903431095d">DHCSR</a>;                   </div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="a00098.html#afefa84bce7497652353a1b76d405d983">  755</a></span>&#160;  <a class="code" href="a01185.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a>  uint32_t <a class="code" href="a00098.html#afefa84bce7497652353a1b76d405d983">DCRSR</a>;                   </div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="a00098.html#ab8f4bb076402b61f7be6308075a789c9">  756</a></span>&#160;  <a class="code" href="a01185.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00098.html#ab8f4bb076402b61f7be6308075a789c9">DCRDR</a>;                   </div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="a00098.html#a5cdd51dbe3ebb7041880714430edd52d">  757</a></span>&#160;  <a class="code" href="a01185.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="a00098.html#a5cdd51dbe3ebb7041880714430edd52d">DEMCR</a>;                   </div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;} <a class="code" href="a00098.html">CoreDebug_Type</a>;</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="comment">/* Debug Halting Control and Status Register */</span></div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="a01191.html#gac91280edd0ce932665cf75a23d11d842">  761</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Pos         16                                             </span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="a01191.html#ga1ce997cee15edaafe4aed77751816ffc">  762</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL &lt;&lt; CoreDebug_DHCSR_DBGKEY_Pos)       </span></div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="a01191.html#ga6f934c5427ea057394268e541fa97753">  764</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             </span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="a01191.html#gac474394bcceb31a8e09566c90b3f8922">  765</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_S_RESET_ST_Pos)        </span></div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="a01191.html#ga2328118f8b3574c871a53605eb17e730">  767</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             </span></div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="a01191.html#ga89dceb5325f6bcb36a0473d65fbfcfa6">  768</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_S_RETIRE_ST_Pos)       </span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="a01191.html#ga2900dd56a988a4ed27ad664d5642807e">  770</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             </span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="a01191.html#ga7b67e4506d7f464ef5dafd6219739756">  771</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_LOCKUP_Pos)          </span></div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="a01191.html#ga349ccea33accc705595624c2d334fbcb">  773</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             </span></div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="a01191.html#ga98d51538e645c2c1a422279cd85a0a25">  774</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL &lt;&lt; CoreDebug_DHCSR_S_SLEEP_Pos)           </span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="a01191.html#ga760a9a0d7f39951dc3f07d01f1f64772">  776</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Pos         17                                             </span></div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="a01191.html#ga9f881ade3151a73bc5b02b73fe6473ca">  777</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_S_HALT_Pos)            </span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="a01191.html#ga20a71871ca8768019c51168c70c3f41d">  779</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             </span></div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="a01191.html#gac4cd6f3178de48f473d8903e8c847c07">  780</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL &lt;&lt; CoreDebug_DHCSR_S_REGRDY_Pos)          </span></div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="a01191.html#ga85747214e2656df6b05ec72e4d22bd6d">  782</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             </span></div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="a01191.html#ga53aa99b2e39a67622f3b9973e079c2b4">  783</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL &lt;&lt; CoreDebug_DHCSR_C_SNAPSTALL_Pos)       </span></div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="a01191.html#ga0d2907400eb948a4ea3886ca083ec8e3">  785</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             </span></div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="a01191.html#ga77fe1ef3c4a729c1c82fb62a94a51c31">  786</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL &lt;&lt; CoreDebug_DHCSR_C_MASKINTS_Pos)        </span></div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="a01191.html#gae1fc39e80de54c0339cbb1b298a9f0f9">  788</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Pos          2                                             </span></div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="a01191.html#gae6bda72fbd32cc5734ff3542170dc00d">  789</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_STEP_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_STEP_Pos)            </span></div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="a01191.html#gaddf1d43f8857e4efc3dc4e6b15509692">  791</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Pos          1                                             </span></div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="a01191.html#ga1d905a3aa594eb2e8bb78bcc4da05b3f">  792</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_HALT_Msk         (1UL &lt;&lt; CoreDebug_DHCSR_C_HALT_Pos)            </span></div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="a01191.html#gab557abb5b172b74d2cf44efb9d824e4e">  794</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             </span></div><div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="a01191.html#gab815c741a4fc2a61988cd2fb7594210b">  795</a></span>&#160;<span class="preprocessor">#define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL &lt;&lt; CoreDebug_DHCSR_C_DEBUGEN_Pos)         </span></div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="preprocessor"></span><span class="comment">/* Debug Core Register Selector Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="a01191.html#ga51e75942fc0614bc9bb2c0e96fcdda9a">  798</a></span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Pos         16                                             </span></div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="a01191.html#ga1eef4992d8f84bc6c0dffed1c87f90a5">  799</a></span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGWnR_Msk         (1UL &lt;&lt; CoreDebug_DCRSR_REGWnR_Pos)            </span></div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="a01191.html#ga52182c8a9f63a52470244c0bc2064f7b">  801</a></span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Pos          0                                             </span></div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="a01191.html#ga17cafbd72b55030219ce5609baa7c01d">  802</a></span>&#160;<span class="preprocessor">#define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL &lt;&lt; CoreDebug_DCRSR_REGSEL_Pos)         </span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor"></span><span class="comment">/* Debug Exception and Monitor Control Register */</span><span class="preprocessor"></span></div><div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="a01191.html#ga6ff2102b98f86540224819a1b767ba39">  805</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Pos         24                                             </span></div><div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="a01191.html#ga5e99652c1df93b441257389f49407834">  806</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_TRCENA_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_TRCENA_Pos)            </span></div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="a01191.html#ga341020a3b7450416d72544eaf8e57a64">  808</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Pos        19                                             </span></div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="a01191.html#gae6384cbe8045051186d13ef9cdeace95">  809</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_REQ_Msk        (1UL &lt;&lt; CoreDebug_DEMCR_MON_REQ_Pos)           </span></div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="a01191.html#ga9ae10710684e14a1a534e785ef390e1b">  811</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Pos       18                                             </span></div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="a01191.html#ga2ded814556de96fc369de7ae9a7ceb98">  812</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_STEP_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_STEP_Pos)          </span></div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="a01191.html#ga1e2f706a59e0d8131279af1c7e152f8d">  814</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Pos       17                                             </span></div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="a01191.html#ga68ec55930269fab78e733dcfa32392f8">  815</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_PEND_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_MON_PEND_Pos)          </span></div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="a01191.html#ga802829678f6871863ae9ecf60a10425c">  817</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Pos         16                                             </span></div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="a01191.html#gac2b46b9b65bf8d23027f255fc9641977">  818</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_MON_EN_Msk         (1UL &lt;&lt; CoreDebug_DEMCR_MON_EN_Pos)            </span></div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="a01191.html#gaed9f42053031a9a30cd8054623304c0a">  820</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             </span></div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="a01191.html#ga803fc98c5bb85f10f0347b23794847d1">  821</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_HARDERR_Pos)        </span></div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="a01191.html#ga22079a6e436f23b90308be97e19cf07e">  823</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             </span></div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="a01191.html#gad6815d8e3df302d2f0ff2c2c734ed29a">  824</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_INTERR_Pos)         </span></div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="a01191.html#gab8e3d8f0f9590a51bbf10f6da3ad6933">  826</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             </span></div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="a01191.html#ga9d29546aefe3ca8662a7fe48dd4a5b2b">  827</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_BUSERR_Pos)         </span></div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="a01191.html#ga16f0d3d2ce1e1e8cd762d938ac56c4ac">  829</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             </span></div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="a01191.html#gaa38b947d77672c48bba1280c0a642e19">  830</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_STATERR_Pos)        </span></div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="a01191.html#ga10fc7c53bca904c128bc8e1a03072d50">  832</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             </span></div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="a01191.html#ga2f98b461d19746ab2febfddebb73da6f">  833</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL &lt;&lt; CoreDebug_DEMCR_VC_CHKERR_Pos)         </span></div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="a01191.html#gac9d13eb2add61f610d5ced1f7ad2adf8">  835</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             </span></div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="a01191.html#ga03ee58b1b02fdbf21612809034562f1c">  836</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL &lt;&lt; CoreDebug_DEMCR_VC_NOCPERR_Pos)        </span></div><div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="a01191.html#ga444454f7c7748e76cd76c3809c887c41">  838</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             </span></div><div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="a01191.html#gad420a9b60620584faaca6289e83d3a87">  839</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL &lt;&lt; CoreDebug_DEMCR_VC_MMERR_Pos)          </span></div><div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="a01191.html#ga9fcf09666f7063a7303117aa32a85d5a">  841</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             </span></div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="a01191.html#ga906476e53c1e1487c30f3a1181df9e30">  842</a></span>&#160;<span class="preprocessor">#define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL &lt;&lt; CoreDebug_DEMCR_VC_CORERESET_Pos)      </span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor"></span><span class="comment">/* Memory mapping of Cortex-M3 Hardware */</span><span class="preprocessor"></span></div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="a01186.html#ga3c14ed93192c8d9143322bbf77ebf770">  852</a></span>&#160;<span class="preprocessor">#define SCS_BASE            (0xE000E000UL)                            </span></div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="a01186.html#gadd76251e412a195ec0a8f47227a8359e">  853</a></span>&#160;<span class="preprocessor">#define ITM_BASE            (0xE0000000UL)                            </span></div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="a01186.html#ga680604dbcda9e9b31a1639fcffe5230b">  854</a></span>&#160;<span class="preprocessor">#define CoreDebug_BASE      (0xE000EDF0UL)                            </span></div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="a01186.html#ga58effaac0b93006b756d33209e814646">  855</a></span>&#160;<span class="preprocessor">#define SysTick_BASE        (SCS_BASE +  0x0010UL)                    </span></div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="a01186.html#gaa0288691785a5f868238e0468b39523d">  856</a></span>&#160;<span class="preprocessor">#define NVIC_BASE           (SCS_BASE +  0x0100UL)                    </span></div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="a01186.html#gad55a7ddb8d4b2398b0c1cfec76c0d9fd">  857</a></span>&#160;<span class="preprocessor">#define SCB_BASE            (SCS_BASE +  0x0D00UL)                    </span></div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="a01186.html#ga9fe0cd2eef83a8adad94490d9ecca63f">  859</a></span>&#160;<span class="preprocessor">#define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   </span></div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="a01186.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">  860</a></span>&#160;<span class="preprocessor">#define SCB                 ((SCB_Type       *)     SCB_BASE      )   </span></div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="a01186.html#gacd96c53beeaff8f603fcda425eb295de">  861</a></span>&#160;<span class="preprocessor">#define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   </span></div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="a01186.html#gac8e97e8ce56ae9f57da1363a937f8a17">  862</a></span>&#160;<span class="preprocessor">#define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   </span></div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="a01186.html#gabae7cdf882def602cb787bb039ff6a43">  863</a></span>&#160;<span class="preprocessor">#define ITM                 ((ITM_Type       *)     ITM_BASE      )   </span></div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="a01186.html#gab6e30a2b802d9021619dbb0be7f5d63d">  864</a></span>&#160;<span class="preprocessor">#define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   </span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">#if (__MPU_PRESENT == 1)</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">  #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    </span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">  #define MPU               ((MPU_Type       *)     MPU_BASE      )   </span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="comment">/*******************************************************************************</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment"> *                Hardware Abstraction Layer</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment"> ******************************************************************************/</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment">/* ##########################   NVIC functions  #################################### */</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_SetPriorityGrouping(uint32_t PriorityGroup)</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;{</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;  uint32_t reg_value;</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;  uint32_t PriorityGroupTmp = (PriorityGroup &amp; (uint32_t)0x07);               <span class="comment">/* only values 0..7 are used          */</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;  reg_value  =  <a class="code" href="a01186.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR;                                                   <span class="comment">/* read old register configuration    */</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;  reg_value &amp;= ~(<a class="code" href="a01189.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a> | <a class="code" href="a01189.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>);             <span class="comment">/* clear bits to change               */</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;  reg_value  =  (reg_value                                 |</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;                ((uint32_t)0x5FA &lt;&lt; <a class="code" href="a01189.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>) |</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;                (PriorityGroupTmp &lt;&lt; 8));                                     <span class="comment">/* Insert write key and priorty group */</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;  <a class="code" href="a01186.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR =  reg_value;</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;}</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="keyword">static</span> __INLINE uint32_t NVIC_GetPriorityGrouping(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;{</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;  <span class="keywordflow">return</span> ((<a class="code" href="a01186.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code" href="a01189.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) &gt;&gt; <a class="code" href="a01189.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a>);   <span class="comment">/* read priority grouping field */</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;}</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_EnableIRQ(IRQn_Type <a class="code" href="a00490.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>)</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;{</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;  <a class="code" href="a01186.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISER[((uint32_t)(IRQn) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(<a class="code" href="a00490.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1F)); <span class="comment">/* enable interrupt */</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;}</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_DisableIRQ(IRQn_Type IRQn)</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;{</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;  <a class="code" href="a01186.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICER[((uint32_t)(IRQn) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(<a class="code" href="a00490.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1F)); <span class="comment">/* disable interrupt */</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;}</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="keyword">static</span> __INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;{</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;  <span class="keywordflow">return</span>((uint32_t) ((<a class="code" href="a01186.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[(uint32_t)(IRQn) &gt;&gt; 5] &amp; (1 &lt;&lt; ((uint32_t)(IRQn) &amp; 0x1F)))?1:0)); <span class="comment">/* Return 1 if pending else 0 */</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;}</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_SetPendingIRQ(IRQn_Type IRQn)</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;{</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;  <a class="code" href="a01186.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ISPR[((uint32_t)(IRQn) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(<a class="code" href="a00490.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1F)); <span class="comment">/* set interrupt pending */</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;}</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_ClearPendingIRQ(IRQn_Type IRQn)</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;{</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;  <a class="code" href="a01186.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;ICPR[((uint32_t)(IRQn) &gt;&gt; 5)] = (1 &lt;&lt; ((uint32_t)(<a class="code" href="a00490.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a>) &amp; 0x1F)); <span class="comment">/* Clear pending interrupt */</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;}</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="keyword">static</span> __INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;{</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;  <span class="keywordflow">return</span>((uint32_t)((<a class="code" href="a01186.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IABR[(uint32_t)(IRQn) &gt;&gt; 5] &amp; (1 &lt;&lt; ((uint32_t)(IRQn) &amp; 0x1F)))?1:0)); <span class="comment">/* Return 1 if active else 0 */</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;}</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;{</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;  <span class="keywordflow">if</span>(IRQn &lt; 0) {</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;    <a class="code" href="a01186.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[((uint32_t)(IRQn) &amp; 0xF)-4] = ((priority &lt;&lt; (8 - <a class="code" href="a00490.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; 0xff); } <span class="comment">/* set Priority for Cortex-M  System Interrupts */</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;    <a class="code" href="a01186.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[(uint32_t)(IRQn)] = ((priority &lt;&lt; (8 - <a class="code" href="a00490.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)) &amp; 0xff);    }        <span class="comment">/* set Priority for device specific Interrupts  */</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;}</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="keyword">static</span> __INLINE uint32_t NVIC_GetPriority(IRQn_Type IRQn)</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;{</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;  <span class="keywordflow">if</span>(IRQn &lt; 0) {</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(<a class="code" href="a01186.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;SHP[((uint32_t)(IRQn) &amp; 0xF)-4] &gt;&gt; (8 - <a class="code" href="a00490.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));  } <span class="comment">/* get priority for Cortex-M  system interrupts */</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;    <span class="keywordflow">return</span>((uint32_t)(<a class="code" href="a01186.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a>-&gt;IP[(uint32_t)(IRQn)]           &gt;&gt; (8 - <a class="code" href="a00490.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>)));  } <span class="comment">/* get priority for device specific interrupts  */</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;}</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="keyword">static</span> __INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;{</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;  uint32_t PriorityGroupTmp = (PriorityGroup &amp; 0x07);          <span class="comment">/* only values 0..7 are used          */</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;  uint32_t PreemptPriorityBits;</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;  uint32_t SubPriorityBits;</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;  PreemptPriorityBits = ((7 - PriorityGroupTmp) &gt; <a class="code" href="a00490.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) ? <a class="code" href="a00490.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a> : 7 - PriorityGroupTmp;</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;  SubPriorityBits     = ((PriorityGroupTmp + <a class="code" href="a00490.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) &lt; 7) ? 0 : PriorityGroupTmp - 7 + <a class="code" href="a00490.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>;</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;  <span class="keywordflow">return</span> (</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;           ((PreemptPriority &amp; ((1 &lt;&lt; (PreemptPriorityBits)) - 1)) &lt;&lt; SubPriorityBits) |</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;           ((SubPriority     &amp; ((1 &lt;&lt; (SubPriorityBits    )) - 1)))</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;         );</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;}</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* pPreemptPriority, uint32_t* pSubPriority)</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;{</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;  uint32_t PriorityGroupTmp = (PriorityGroup &amp; 0x07);          <span class="comment">/* only values 0..7 are used          */</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;  uint32_t PreemptPriorityBits;</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;  uint32_t SubPriorityBits;</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;  PreemptPriorityBits = ((7 - PriorityGroupTmp) &gt; <a class="code" href="a00490.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) ? <a class="code" href="a00490.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a> : 7 - PriorityGroupTmp;</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;  SubPriorityBits     = ((PriorityGroupTmp + <a class="code" href="a00490.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) &lt; 7) ? 0 : PriorityGroupTmp - 7 + <a class="code" href="a00490.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>;</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;  *pPreemptPriority = (Priority &gt;&gt; SubPriorityBits) &amp; ((1 &lt;&lt; (PreemptPriorityBits)) - 1);</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;  *pSubPriority     = (Priority                   ) &amp; ((1 &lt;&lt; (SubPriorityBits    )) - 1);</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;}</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="keyword">static</span> __INLINE <span class="keywordtype">void</span> NVIC_SystemReset(<span class="keywordtype">void</span>)</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;{</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;  __DSB();                                                     <span class="comment">/* Ensure all outstanding memory accesses included</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="comment">                                                                  buffered write are completed before reset */</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;  <a class="code" href="a01186.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR  = ((0x5FA &lt;&lt; <a class="code" href="a01189.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a>)      |</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;                 (<a class="code" href="a01186.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a>-&gt;AIRCR &amp; <a class="code" href="a01189.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a>) |</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;                 <a class="code" href="a01189.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a>);                   <span class="comment">/* Keep priority group unchanged */</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;  __DSB();                                                     <span class="comment">/* Ensure completion of memory access */</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;  <span class="keywordflow">while</span>(1);                                                    <span class="comment">/* wait until reset */</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;}</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="comment">/* ##################################    SysTick function  ############################################ */</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="preprocessor">#if (__Vendor_SysTickConfig == 0)</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="keyword">static</span> __INLINE uint32_t SysTick_Config(uint32_t ticks)</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;{</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;  <span class="keywordflow">if</span> (ticks &gt; <a class="code" href="a01190.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>)  <span class="keywordflow">return</span> (1);            <span class="comment">/* Reload value impossible */</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;  <a class="code" href="a01186.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;LOAD  = (ticks &amp; <a class="code" href="a01190.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a>) - 1;      <span class="comment">/* set reload register */</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;  NVIC_SetPriority (<a class="code" href="a01734.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>, (1&lt;&lt;<a class="code" href="a00490.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>) - 1);  <span class="comment">/* set Priority for Cortex-M0 System Interrupts */</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;  <a class="code" href="a01186.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;VAL   = 0;                                          <span class="comment">/* Load the SysTick Counter Value */</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;  <a class="code" href="a01186.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a>-&gt;CTRL  = <a class="code" href="a01190.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a> |</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;                   <a class="code" href="a01190.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a>   |</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;                   <a class="code" href="a01190.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a>;                    <span class="comment">/* Enable SysTick IRQ and SysTick Timer */</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;  <span class="keywordflow">return</span> (0);                                                  <span class="comment">/* Function successful */</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;}</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="comment">/* ##################################### Debug In/Output function ########################################### */</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="keyword">extern</span> <span class="keyword">volatile</span> int32_t <a class="code" href="a01197.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;                    </div><div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="a01197.html#gaa822cb398ee022b59e9e6c5d7bbb228a"> 1173</a></span>&#160;<span class="preprocessor">#define                 ITM_RXBUFFER_EMPTY    0x5AA55AA5 </span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="preprocessor">static __INLINE uint32_t ITM_SendChar (uint32_t ch)</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;{</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;  <span class="keywordflow">if</span> ((<a class="code" href="a01186.html#gab6e30a2b802d9021619dbb0be7f5d63d">CoreDebug</a>-&gt;DEMCR &amp; <a class="code" href="a01191.html#ga5e99652c1df93b441257389f49407834">CoreDebug_DEMCR_TRCENA_Msk</a>)  &amp;&amp;      <span class="comment">/* Trace enabled */</span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;      (<a class="code" href="a01186.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TCR &amp; <a class="code" href="a01196.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a>)                  &amp;&amp;      <span class="comment">/* ITM enabled */</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;      (<a class="code" href="a01186.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;TER &amp; (1UL &lt;&lt; 0)        )                    )     <span class="comment">/* ITM Port #0 enabled */</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;  {</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;    <span class="keywordflow">while</span> (<a class="code" href="a01186.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0].u32 == 0);</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;    <a class="code" href="a01186.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a>-&gt;PORT[0].u8 = (uint8_t) ch;</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;  }</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;  <span class="keywordflow">return</span> (ch);</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;}</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="keyword">static</span> __INLINE int32_t ITM_ReceiveChar (<span class="keywordtype">void</span>) {</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;  int32_t ch = -1;                           <span class="comment">/* no character available */</span></div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;  <span class="keywordflow">if</span> (ITM_RxBuffer != <a class="code" href="a01197.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>) {</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;    ch = <a class="code" href="a01197.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a>;</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;    ITM_RxBuffer = <a class="code" href="a01197.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>;       <span class="comment">/* ready for next character */</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;  }</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;  <span class="keywordflow">return</span> (ch);</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;}</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="keyword">static</span> __INLINE int32_t ITM_CheckChar (<span class="keywordtype">void</span>) {</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;  <span class="keywordflow">if</span> (ITM_RxBuffer == <a class="code" href="a01197.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a>) {</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;    <span class="keywordflow">return</span> (0);                                 <span class="comment">/* no character available */</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;    <span class="keywordflow">return</span> (1);                                 <span class="comment">/*    character available */</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;  }</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;}</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CORE_CM3_H_DEPENDANT */</span><span class="preprocessor"></span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __CMSIS_GENERIC */</span><span class="preprocessor"></span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;}</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="a00098_html_a5cdd51dbe3ebb7041880714430edd52d"><div class="ttname"><a href="a00098.html#a5cdd51dbe3ebb7041880714430edd52d">CoreDebug_Type::DEMCR</a></div><div class="ttdeci">__IO uint32_t DEMCR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:757</div></div>
<div class="ttc" id="a00140_html_a0b0d7f3131da89c659a2580249432749"><div class="ttname"><a href="a00140.html#a0b0d7f3131da89c659a2580249432749">NVIC_Type::STIR</a></div><div class="ttdeci">__O uint32_t STIR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:288</div></div>
<div class="ttc" id="a01189_html_ga8be60fff03f48d0d345868060dc6dae7"><div class="ttname"><a href="a01189.html#ga8be60fff03f48d0d345868060dc6dae7">SCB_AIRCR_PRIGROUP_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_PRIGROUP_Msk</div><div class="ttdef"><b>Definition:</b> core_cm3.h:401</div></div>
<div class="ttc" id="a00098_html_ab8f4bb076402b61f7be6308075a789c9"><div class="ttname"><a href="a00098.html#ab8f4bb076402b61f7be6308075a789c9">CoreDebug_Type::DCRDR</a></div><div class="ttdeci">__IO uint32_t DCRDR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:756</div></div>
<div class="ttc" id="a00155_html_a586a5225467262b378c0f231ccc77f86"><div class="ttname"><a href="a00155.html#a586a5225467262b378c0f231ccc77f86">SCB_Type::DFR</a></div><div class="ttdeci">__I uint32_t DFR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:323</div></div>
<div class="ttc" id="a00135_html_abea77b06775d325e5f6f46203f582433"><div class="ttname"><a href="a00135.html#abea77b06775d325e5f6f46203f582433">ITM_Type::u8</a></div><div class="ttdeci">__O uint8_t u8</div><div class="ttdef"><b>Definition:</b> core_cm3.h:622</div></div>
<div class="ttc" id="a00156_html"><div class="ttname"><a href="a00156.html">SCnSCB_Type</a></div><div class="ttdoc">Structure type to access the System Control and ID Register not in the SCB. </div><div class="ttdef"><b>Definition:</b> core_cm3.h:531</div></div>
<div class="ttc" id="a00155_html_aeb77053c84f49c261ab5b8374e8958ef"><div class="ttname"><a href="a00155.html#aeb77053c84f49c261ab5b8374e8958ef">SCB_Type::AFSR</a></div><div class="ttdeci">__IO uint32_t AFSR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:321</div></div>
<div class="ttc" id="a00098_html_a25c14c022c73a725a1736e903431095d"><div class="ttname"><a href="a00098.html#a25c14c022c73a725a1736e903431095d">CoreDebug_Type::DHCSR</a></div><div class="ttdeci">__IO uint32_t DHCSR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:754</div></div>
<div class="ttc" id="a01740_html_ga0da0a19156773eca7070722f26ff66a6"><div class="ttname"><a href="a01740.html#ga0da0a19156773eca7070722f26ff66a6">ISR</a></div><div class="ttdeci">#define ISR(func)</div><div class="ttdoc">Define service routine. </div><div class="ttdef"><b>Definition:</b> interrupt_sam_nvic.h:65</div></div>
<div class="ttc" id="a00155_html_aaedf846e435ed05c68784b40d3db2bf2"><div class="ttname"><a href="a00155.html#aaedf846e435ed05c68784b40d3db2bf2">SCB_Type::ADR</a></div><div class="ttdeci">__I uint32_t ADR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:324</div></div>
<div class="ttc" id="a00098_html_afefa84bce7497652353a1b76d405d983"><div class="ttname"><a href="a00098.html#afefa84bce7497652353a1b76d405d983">CoreDebug_Type::DCRSR</a></div><div class="ttdeci">__O uint32_t DCRSR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:755</div></div>
<div class="ttc" id="a01190_html_ga95bb984266ca764024836a870238a027"><div class="ttname"><a href="a01190.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_TICKINT_Msk</div><div class="ttdef"><b>Definition:</b> core_cm3.h:584</div></div>
<div class="ttc" id="a00155_html_a7bed53391da4f66d8a2a236a839d4c3d"><div class="ttname"><a href="a00155.html#a7bed53391da4f66d8a2a236a839d4c3d">SCB_Type::HFSR</a></div><div class="ttdeci">__IO uint32_t HFSR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:317</div></div>
<div class="ttc" id="a00035_html"><div class="ttname"><a href="a00035.html">APSR_Type</a></div><div class="ttdoc">Union type to access the Application Program Status Register (APSR). </div><div class="ttdef"><b>Definition:</b> core_cm0.h:182</div></div>
<div class="ttc" id="a00490_html_a666eb0caeb12ec0e281415592ae89083"><div class="ttname"><a href="a00490.html#a666eb0caeb12ec0e281415592ae89083">IRQn</a></div><div class="ttdeci">IRQn</div><div class="ttdef"><b>Definition:</b> ARMCM0.h:35</div></div>
<div class="ttc" id="a01734_html_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="a01734.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdef"><b>Definition:</b> ARMCM0.h:46</div></div>
<div class="ttc" id="a00164_html"><div class="ttname"><a href="a00164.html">SysTick_Type</a></div><div class="ttdoc">Structure type to access the System Timer (SysTick). </div><div class="ttdef"><b>Definition:</b> core_cm0.h:397</div></div>
<div class="ttc" id="a00135_html"><div class="ttname"><a href="a00135.html">ITM_Type</a></div><div class="ttdoc">Structure type to access the Instrumentation Trace Macrocell Register (ITM). </div><div class="ttdef"><b>Definition:</b> core_cm3.h:618</div></div>
<div class="ttc" id="a01186_html_gac8e97e8ce56ae9f57da1363a937f8a17"><div class="ttname"><a href="a01186.html#gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</a></div><div class="ttdeci">#define NVIC</div><div class="ttdef"><b>Definition:</b> core_cm3.h:862</div></div>
<div class="ttc" id="a00155_html_ad7d61d9525fa9162579c3da0b87bff8d"><div class="ttname"><a href="a00155.html#ad7d61d9525fa9162579c3da0b87bff8d">SCB_Type::DFSR</a></div><div class="ttdeci">__IO uint32_t DFSR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:318</div></div>
<div class="ttc" id="a00135_html_a6882fa5af67ef5c5dfb433b3b68939df"><div class="ttname"><a href="a00135.html#a6882fa5af67ef5c5dfb433b3b68939df">ITM_Type::u32</a></div><div class="ttdeci">__O uint32_t u32</div><div class="ttdef"><b>Definition:</b> core_cm3.h:624</div></div>
<div class="ttc" id="a00155_html_a2f94bf549b16fdeb172352e22309e3c4"><div class="ttname"><a href="a00155.html#a2f94bf549b16fdeb172352e22309e3c4">SCB_Type::CFSR</a></div><div class="ttdeci">__IO uint32_t CFSR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:316</div></div>
<div class="ttc" id="a00155_html"><div class="ttname"><a href="a00155.html">SCB_Type</a></div><div class="ttdoc">Structure type to access the System Control Block (SCB). </div><div class="ttdef"><b>Definition:</b> core_cm0.h:292</div></div>
<div class="ttc" id="a01186_html_gacd96c53beeaff8f603fcda425eb295de"><div class="ttname"><a href="a01186.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a></div><div class="ttdeci">#define SysTick</div><div class="ttdef"><b>Definition:</b> core_cm3.h:861</div></div>
<div class="ttc" id="a00135_html_a58f169e1aa40a9b8afb6296677c3bb45"><div class="ttname"><a href="a00135.html#a58f169e1aa40a9b8afb6296677c3bb45">ITM_Type::TCR</a></div><div class="ttdeci">__IO uint32_t TCR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:631</div></div>
<div class="ttc" id="a01186_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="a01186.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition:</b> core_cm3.h:860</div></div>
<div class="ttc" id="a01196_html_ga7dd53e3bff24ac09d94e61cb595cb2d9"><div class="ttname"><a href="a01196.html#ga7dd53e3bff24ac09d94e61cb595cb2d9">ITM_TCR_ITMENA_Msk</a></div><div class="ttdeci">#define ITM_TCR_ITMENA_Msk</div><div class="ttdef"><b>Definition:</b> core_cm3.h:664</div></div>
<div class="ttc" id="a01197_html_gaa822cb398ee022b59e9e6c5d7bbb228a"><div class="ttname"><a href="a01197.html#gaa822cb398ee022b59e9e6c5d7bbb228a">ITM_RXBUFFER_EMPTY</a></div><div class="ttdeci">#define ITM_RXBUFFER_EMPTY</div><div class="ttdef"><b>Definition:</b> core_cm3.h:1173</div></div>
<div class="ttc" id="a00155_html_a31f79afe86c949c9862e7d5fce077c3a"><div class="ttname"><a href="a00155.html#a31f79afe86c949c9862e7d5fce077c3a">SCB_Type::BFAR</a></div><div class="ttdeci">__IO uint32_t BFAR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:320</div></div>
<div class="ttc" id="a01189_html_gaae1181119559a5bd36e62afa373fa720"><div class="ttname"><a href="a01189.html#gaae1181119559a5bd36e62afa373fa720">SCB_AIRCR_SYSRESETREQ_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_SYSRESETREQ_Msk</div><div class="ttdef"><b>Definition:</b> core_cm3.h:404</div></div>
<div class="ttc" id="a00095_html"><div class="ttname"><a href="a00095.html">CONTROL_Type</a></div><div class="ttdoc">Union type to access the Control Registers (CONTROL). </div><div class="ttdef"><b>Definition:</b> core_cm0.h:244</div></div>
<div class="ttc" id="a01197_html_ga12e68e55a7badc271b948d6c7230b2a8"><div class="ttname"><a href="a01197.html#ga12e68e55a7badc271b948d6c7230b2a8">ITM_RxBuffer</a></div><div class="ttdeci">volatile int32_t ITM_RxBuffer</div></div>
<div class="ttc" id="a01190_html_ga16c9fee0ed0235524bdeb38af328fd1f"><div class="ttname"><a href="a01190.html#ga16c9fee0ed0235524bdeb38af328fd1f">SysTick_CTRL_ENABLE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_ENABLE_Msk</div><div class="ttdef"><b>Definition:</b> core_cm3.h:587</div></div>
<div class="ttc" id="a01190_html_gaa41d06039797423a46596bd313d57373"><div class="ttname"><a href="a01190.html#gaa41d06039797423a46596bd313d57373">SysTick_CTRL_CLKSOURCE_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_CLKSOURCE_Msk</div><div class="ttdef"><b>Definition:</b> core_cm3.h:581</div></div>
<div class="ttc" id="a01185_html_gaec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="a01185.html#gaec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm3.h:162</div></div>
<div class="ttc" id="a01189_html_gaca155deccdeca0f2c76b8100d24196c8"><div class="ttname"><a href="a01189.html#gaca155deccdeca0f2c76b8100d24196c8">SCB_AIRCR_PRIGROUP_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_PRIGROUP_Pos</div><div class="ttdef"><b>Definition:</b> core_cm3.h:400</div></div>
<div class="ttc" id="a00134_html"><div class="ttname"><a href="a00134.html">IPSR_Type</a></div><div class="ttdoc">Union type to access the Interrupt Program Status Register (IPSR). </div><div class="ttdef"><b>Definition:</b> core_cm0.h:205</div></div>
<div class="ttc" id="a00156_html_ad99a25f5d4c163d9005ca607c24f6a98"><div class="ttname"><a href="a00156.html#ad99a25f5d4c163d9005ca607c24f6a98">SCnSCB_Type::ICTR</a></div><div class="ttdeci">__I uint32_t ICTR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:534</div></div>
<div class="ttc" id="a01185_html_ga7e25d9380f9ef903923964322e71f2f6"><div class="ttname"><a href="a01185.html#ga7e25d9380f9ef903923964322e71f2f6">__O</a></div><div class="ttdeci">#define __O</div><div class="ttdef"><b>Definition:</b> core_cm3.h:161</div></div>
<div class="ttc" id="a01185_html_gaf63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="a01185.html#gaf63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm3.h:159</div></div>
<div class="ttc" id="a00135_html_a93b480aac6da620bbb611212186d47fa"><div class="ttname"><a href="a00135.html#a93b480aac6da620bbb611212186d47fa">ITM_Type::TPR</a></div><div class="ttdeci">__IO uint32_t TPR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:629</div></div>
<div class="ttc" id="a00490_html_ae3fe3587d5100c787e02102ce3944460"><div class="ttname"><a href="a00490.html#ae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a></div><div class="ttdeci">#define __NVIC_PRIO_BITS</div><div class="ttdef"><b>Definition:</b> ARMCM0.h:62</div></div>
<div class="ttc" id="a00140_html"><div class="ttname"><a href="a00140.html">NVIC_Type</a></div><div class="ttdoc">Structure type to access the Nested Vectored Interrupt Controller (NVIC). </div><div class="ttdef"><b>Definition:</b> core_cm0.h:267</div></div>
<div class="ttc" id="a00098_html"><div class="ttname"><a href="a00098.html">CoreDebug_Type</a></div><div class="ttdoc">Structure type to access the Core Debug Register (CoreDebug). </div><div class="ttdef"><b>Definition:</b> core_cm3.h:752</div></div>
<div class="ttc" id="a00486_html"><div class="ttname"><a href="a00486.html">core_cmInstr.h</a></div><div class="ttdoc">CMSIS Cortex-M Core Instruction Access Header File. </div></div>
<div class="ttc" id="a01186_html_gab6e30a2b802d9021619dbb0be7f5d63d"><div class="ttname"><a href="a01186.html#gab6e30a2b802d9021619dbb0be7f5d63d">CoreDebug</a></div><div class="ttdeci">#define CoreDebug</div><div class="ttdef"><b>Definition:</b> core_cm3.h:864</div></div>
<div class="ttc" id="a00155_html_ac49b24b3f222508464f111772f2c44dd"><div class="ttname"><a href="a00155.html#ac49b24b3f222508464f111772f2c44dd">SCB_Type::MMFAR</a></div><div class="ttdeci">__IO uint32_t MMFAR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:319</div></div>
<div class="ttc" id="a01189_html_gaaa27c0ba600bf82c3da08c748845b640"><div class="ttname"><a href="a01189.html#gaaa27c0ba600bf82c3da08c748845b640">SCB_AIRCR_VECTKEY_Pos</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Pos</div><div class="ttdef"><b>Definition:</b> core_cm3.h:391</div></div>
<div class="ttc" id="a01190_html_ga265912a7962f0e1abd170336e579b1b1"><div class="ttname"><a href="a01190.html#ga265912a7962f0e1abd170336e579b1b1">SysTick_LOAD_RELOAD_Msk</a></div><div class="ttdeci">#define SysTick_LOAD_RELOAD_Msk</div><div class="ttdef"><b>Definition:</b> core_cm3.h:591</div></div>
<div class="ttc" id="a00189_html"><div class="ttname"><a href="a00189.html">xPSR_Type</a></div><div class="ttdoc">Union type to access the Special-Purpose Program Status Registers (xPSR). </div><div class="ttdef"><b>Definition:</b> core_cm0.h:218</div></div>
<div class="ttc" id="a01189_html_ga90c7cf0c490e7ae55f9503a7fda1dd22"><div class="ttname"><a href="a01189.html#ga90c7cf0c490e7ae55f9503a7fda1dd22">SCB_AIRCR_VECTKEY_Msk</a></div><div class="ttdeci">#define SCB_AIRCR_VECTKEY_Msk</div><div class="ttdef"><b>Definition:</b> core_cm3.h:392</div></div>
<div class="ttc" id="a00155_html_af460b56ce524a8e3534173f0aee78e85"><div class="ttname"><a href="a00155.html#af460b56ce524a8e3534173f0aee78e85">SCB_Type::CPACR</a></div><div class="ttdeci">__IO uint32_t CPACR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:328</div></div>
<div class="ttc" id="a01191_html_ga5e99652c1df93b441257389f49407834"><div class="ttname"><a href="a01191.html#ga5e99652c1df93b441257389f49407834">CoreDebug_DEMCR_TRCENA_Msk</a></div><div class="ttdeci">#define CoreDebug_DEMCR_TRCENA_Msk</div><div class="ttdef"><b>Definition:</b> core_cm3.h:806</div></div>
<div class="ttc" id="a00135_html_a12aa4eb4d9dcb589a5d953c836f4e8f4"><div class="ttname"><a href="a00135.html#a12aa4eb4d9dcb589a5d953c836f4e8f4">ITM_Type::u16</a></div><div class="ttdeci">__O uint16_t u16</div><div class="ttdef"><b>Definition:</b> core_cm3.h:623</div></div>
<div class="ttc" id="a00155_html_a0faf96f964931cadfb71cfa54e051f6f"><div class="ttname"><a href="a00155.html#a0faf96f964931cadfb71cfa54e051f6f">SCB_Type::VTOR</a></div><div class="ttdeci">__IO uint32_t VTOR</div><div class="ttdef"><b>Definition:</b> core_cm3.h:310</div></div>
<div class="ttc" id="a00135_html_a91a040e1b162e1128ac1e852b4a0e589"><div class="ttname"><a href="a00135.html#a91a040e1b162e1128ac1e852b4a0e589">ITM_Type::TER</a></div><div class="ttdeci">__IO uint32_t TER</div><div class="ttdef"><b>Definition:</b> core_cm3.h:627</div></div>
<div class="ttc" id="a00485_html"><div class="ttname"><a href="a00485.html">core_cmFunc.h</a></div><div class="ttdoc">CMSIS Cortex-M Core Function Access Header File. </div></div>
<div class="ttc" id="a01186_html_gabae7cdf882def602cb787bb039ff6a43"><div class="ttname"><a href="a01186.html#gabae7cdf882def602cb787bb039ff6a43">ITM</a></div><div class="ttdeci">#define ITM</div><div class="ttdef"><b>Definition:</b> core_cm3.h:863</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_aa91b471be3929d389112c1a38461b52.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_caea7fe77b785ca5b0eae0c4a83adf85.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_4c1b0f40f76ee3244cab250082584630.html">Include</a></li><li class="navelem"><a class="el" href="a00482.html">core_cm3.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
