
Onedof_Firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b108  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  0800b2e0  0800b2e0  0000c2e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b384  0800b384  0000d280  2**0
                  CONTENTS
  4 .ARM          00000008  0800b384  0800b384  0000c384  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b38c  0800b38c  0000d280  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b38c  0800b38c  0000c38c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b390  0800b390  0000c390  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000280  20000000  0800b394  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000eac  20000280  0800b614  0000d280  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000112c  0800b614  0000e12c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d280  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e4e9  00000000  00000000  0000d2b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000398e  00000000  00000000  0002b799  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016d0  00000000  00000000  0002f128  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011b8  00000000  00000000  000307f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029cc5  00000000  00000000  000319b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d6f4  00000000  00000000  0005b675  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001152c2  00000000  00000000  00078d69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018e02b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000638c  00000000  00000000  0018e070  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000051  00000000  00000000  001943fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000280 	.word	0x20000280
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800b2c8 	.word	0x0800b2c8

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000284 	.word	0x20000284
 8000214:	0800b2c8 	.word	0x0800b2c8

08000218 <__aeabi_drsub>:
 8000218:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800021c:	e002      	b.n	8000224 <__adddf3>
 800021e:	bf00      	nop

08000220 <__aeabi_dsub>:
 8000220:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000224 <__adddf3>:
 8000224:	b530      	push	{r4, r5, lr}
 8000226:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800022a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800022e:	ea94 0f05 	teq	r4, r5
 8000232:	bf08      	it	eq
 8000234:	ea90 0f02 	teqeq	r0, r2
 8000238:	bf1f      	itttt	ne
 800023a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800023e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000242:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000246:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800024a:	f000 80e2 	beq.w	8000412 <__adddf3+0x1ee>
 800024e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000252:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000256:	bfb8      	it	lt
 8000258:	426d      	neglt	r5, r5
 800025a:	dd0c      	ble.n	8000276 <__adddf3+0x52>
 800025c:	442c      	add	r4, r5
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	ea82 0000 	eor.w	r0, r2, r0
 800026a:	ea83 0101 	eor.w	r1, r3, r1
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	2d36      	cmp	r5, #54	@ 0x36
 8000278:	bf88      	it	hi
 800027a:	bd30      	pophi	{r4, r5, pc}
 800027c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000280:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000284:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000288:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800028c:	d002      	beq.n	8000294 <__adddf3+0x70>
 800028e:	4240      	negs	r0, r0
 8000290:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000294:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000298:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800029c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002a0:	d002      	beq.n	80002a8 <__adddf3+0x84>
 80002a2:	4252      	negs	r2, r2
 80002a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a8:	ea94 0f05 	teq	r4, r5
 80002ac:	f000 80a7 	beq.w	80003fe <__adddf3+0x1da>
 80002b0:	f1a4 0401 	sub.w	r4, r4, #1
 80002b4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b8:	db0d      	blt.n	80002d6 <__adddf3+0xb2>
 80002ba:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002be:	fa22 f205 	lsr.w	r2, r2, r5
 80002c2:	1880      	adds	r0, r0, r2
 80002c4:	f141 0100 	adc.w	r1, r1, #0
 80002c8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002cc:	1880      	adds	r0, r0, r2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	4159      	adcs	r1, r3
 80002d4:	e00e      	b.n	80002f4 <__adddf3+0xd0>
 80002d6:	f1a5 0520 	sub.w	r5, r5, #32
 80002da:	f10e 0e20 	add.w	lr, lr, #32
 80002de:	2a01      	cmp	r2, #1
 80002e0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002e4:	bf28      	it	cs
 80002e6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ea:	fa43 f305 	asr.w	r3, r3, r5
 80002ee:	18c0      	adds	r0, r0, r3
 80002f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002f4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f8:	d507      	bpl.n	800030a <__adddf3+0xe6>
 80002fa:	f04f 0e00 	mov.w	lr, #0
 80002fe:	f1dc 0c00 	rsbs	ip, ip, #0
 8000302:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000306:	eb6e 0101 	sbc.w	r1, lr, r1
 800030a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800030e:	d31b      	bcc.n	8000348 <__adddf3+0x124>
 8000310:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000314:	d30c      	bcc.n	8000330 <__adddf3+0x10c>
 8000316:	0849      	lsrs	r1, r1, #1
 8000318:	ea5f 0030 	movs.w	r0, r0, rrx
 800031c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000320:	f104 0401 	add.w	r4, r4, #1
 8000324:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000328:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800032c:	f080 809a 	bcs.w	8000464 <__adddf3+0x240>
 8000330:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	ea41 0105 	orr.w	r1, r1, r5
 8000346:	bd30      	pop	{r4, r5, pc}
 8000348:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800034c:	4140      	adcs	r0, r0
 800034e:	eb41 0101 	adc.w	r1, r1, r1
 8000352:	3c01      	subs	r4, #1
 8000354:	bf28      	it	cs
 8000356:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800035a:	d2e9      	bcs.n	8000330 <__adddf3+0x10c>
 800035c:	f091 0f00 	teq	r1, #0
 8000360:	bf04      	itt	eq
 8000362:	4601      	moveq	r1, r0
 8000364:	2000      	moveq	r0, #0
 8000366:	fab1 f381 	clz	r3, r1
 800036a:	bf08      	it	eq
 800036c:	3320      	addeq	r3, #32
 800036e:	f1a3 030b 	sub.w	r3, r3, #11
 8000372:	f1b3 0220 	subs.w	r2, r3, #32
 8000376:	da0c      	bge.n	8000392 <__adddf3+0x16e>
 8000378:	320c      	adds	r2, #12
 800037a:	dd08      	ble.n	800038e <__adddf3+0x16a>
 800037c:	f102 0c14 	add.w	ip, r2, #20
 8000380:	f1c2 020c 	rsb	r2, r2, #12
 8000384:	fa01 f00c 	lsl.w	r0, r1, ip
 8000388:	fa21 f102 	lsr.w	r1, r1, r2
 800038c:	e00c      	b.n	80003a8 <__adddf3+0x184>
 800038e:	f102 0214 	add.w	r2, r2, #20
 8000392:	bfd8      	it	le
 8000394:	f1c2 0c20 	rsble	ip, r2, #32
 8000398:	fa01 f102 	lsl.w	r1, r1, r2
 800039c:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003a0:	bfdc      	itt	le
 80003a2:	ea41 010c 	orrle.w	r1, r1, ip
 80003a6:	4090      	lslle	r0, r2
 80003a8:	1ae4      	subs	r4, r4, r3
 80003aa:	bfa2      	ittt	ge
 80003ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003b0:	4329      	orrge	r1, r5
 80003b2:	bd30      	popge	{r4, r5, pc}
 80003b4:	ea6f 0404 	mvn.w	r4, r4
 80003b8:	3c1f      	subs	r4, #31
 80003ba:	da1c      	bge.n	80003f6 <__adddf3+0x1d2>
 80003bc:	340c      	adds	r4, #12
 80003be:	dc0e      	bgt.n	80003de <__adddf3+0x1ba>
 80003c0:	f104 0414 	add.w	r4, r4, #20
 80003c4:	f1c4 0220 	rsb	r2, r4, #32
 80003c8:	fa20 f004 	lsr.w	r0, r0, r4
 80003cc:	fa01 f302 	lsl.w	r3, r1, r2
 80003d0:	ea40 0003 	orr.w	r0, r0, r3
 80003d4:	fa21 f304 	lsr.w	r3, r1, r4
 80003d8:	ea45 0103 	orr.w	r1, r5, r3
 80003dc:	bd30      	pop	{r4, r5, pc}
 80003de:	f1c4 040c 	rsb	r4, r4, #12
 80003e2:	f1c4 0220 	rsb	r2, r4, #32
 80003e6:	fa20 f002 	lsr.w	r0, r0, r2
 80003ea:	fa01 f304 	lsl.w	r3, r1, r4
 80003ee:	ea40 0003 	orr.w	r0, r0, r3
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	fa21 f004 	lsr.w	r0, r1, r4
 80003fa:	4629      	mov	r1, r5
 80003fc:	bd30      	pop	{r4, r5, pc}
 80003fe:	f094 0f00 	teq	r4, #0
 8000402:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000406:	bf06      	itte	eq
 8000408:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800040c:	3401      	addeq	r4, #1
 800040e:	3d01      	subne	r5, #1
 8000410:	e74e      	b.n	80002b0 <__adddf3+0x8c>
 8000412:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000416:	bf18      	it	ne
 8000418:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800041c:	d029      	beq.n	8000472 <__adddf3+0x24e>
 800041e:	ea94 0f05 	teq	r4, r5
 8000422:	bf08      	it	eq
 8000424:	ea90 0f02 	teqeq	r0, r2
 8000428:	d005      	beq.n	8000436 <__adddf3+0x212>
 800042a:	ea54 0c00 	orrs.w	ip, r4, r0
 800042e:	bf04      	itt	eq
 8000430:	4619      	moveq	r1, r3
 8000432:	4610      	moveq	r0, r2
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	ea91 0f03 	teq	r1, r3
 800043a:	bf1e      	ittt	ne
 800043c:	2100      	movne	r1, #0
 800043e:	2000      	movne	r0, #0
 8000440:	bd30      	popne	{r4, r5, pc}
 8000442:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000446:	d105      	bne.n	8000454 <__adddf3+0x230>
 8000448:	0040      	lsls	r0, r0, #1
 800044a:	4149      	adcs	r1, r1
 800044c:	bf28      	it	cs
 800044e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000452:	bd30      	pop	{r4, r5, pc}
 8000454:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000458:	bf3c      	itt	cc
 800045a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800045e:	bd30      	popcc	{r4, r5, pc}
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000468:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800046c:	f04f 0000 	mov.w	r0, #0
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000476:	bf1a      	itte	ne
 8000478:	4619      	movne	r1, r3
 800047a:	4610      	movne	r0, r2
 800047c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000480:	bf1c      	itt	ne
 8000482:	460b      	movne	r3, r1
 8000484:	4602      	movne	r2, r0
 8000486:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800048a:	bf06      	itte	eq
 800048c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000490:	ea91 0f03 	teqeq	r1, r3
 8000494:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000498:	bd30      	pop	{r4, r5, pc}
 800049a:	bf00      	nop

0800049c <__aeabi_ui2d>:
 800049c:	f090 0f00 	teq	r0, #0
 80004a0:	bf04      	itt	eq
 80004a2:	2100      	moveq	r1, #0
 80004a4:	4770      	bxeq	lr
 80004a6:	b530      	push	{r4, r5, lr}
 80004a8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004ac:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b0:	f04f 0500 	mov.w	r5, #0
 80004b4:	f04f 0100 	mov.w	r1, #0
 80004b8:	e750      	b.n	800035c <__adddf3+0x138>
 80004ba:	bf00      	nop

080004bc <__aeabi_i2d>:
 80004bc:	f090 0f00 	teq	r0, #0
 80004c0:	bf04      	itt	eq
 80004c2:	2100      	moveq	r1, #0
 80004c4:	4770      	bxeq	lr
 80004c6:	b530      	push	{r4, r5, lr}
 80004c8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004cc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004d0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004d4:	bf48      	it	mi
 80004d6:	4240      	negmi	r0, r0
 80004d8:	f04f 0100 	mov.w	r1, #0
 80004dc:	e73e      	b.n	800035c <__adddf3+0x138>
 80004de:	bf00      	nop

080004e0 <__aeabi_f2d>:
 80004e0:	0042      	lsls	r2, r0, #1
 80004e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004e6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ee:	bf1f      	itttt	ne
 80004f0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004f4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004fc:	4770      	bxne	lr
 80004fe:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000502:	bf08      	it	eq
 8000504:	4770      	bxeq	lr
 8000506:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800050a:	bf04      	itt	eq
 800050c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000510:	4770      	bxeq	lr
 8000512:	b530      	push	{r4, r5, lr}
 8000514:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000520:	e71c      	b.n	800035c <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_ul2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f04f 0500 	mov.w	r5, #0
 8000532:	e00a      	b.n	800054a <__aeabi_l2d+0x16>

08000534 <__aeabi_l2d>:
 8000534:	ea50 0201 	orrs.w	r2, r0, r1
 8000538:	bf08      	it	eq
 800053a:	4770      	bxeq	lr
 800053c:	b530      	push	{r4, r5, lr}
 800053e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000542:	d502      	bpl.n	800054a <__aeabi_l2d+0x16>
 8000544:	4240      	negs	r0, r0
 8000546:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800054a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800054e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000552:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000556:	f43f aed8 	beq.w	800030a <__adddf3+0xe6>
 800055a:	f04f 0203 	mov.w	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000572:	f1c2 0320 	rsb	r3, r2, #32
 8000576:	fa00 fc03 	lsl.w	ip, r0, r3
 800057a:	fa20 f002 	lsr.w	r0, r0, r2
 800057e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000582:	ea40 000e 	orr.w	r0, r0, lr
 8000586:	fa21 f102 	lsr.w	r1, r1, r2
 800058a:	4414      	add	r4, r2
 800058c:	e6bd      	b.n	800030a <__adddf3+0xe6>
 800058e:	bf00      	nop

08000590 <__aeabi_dmul>:
 8000590:	b570      	push	{r4, r5, r6, lr}
 8000592:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000596:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800059a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800059e:	bf1d      	ittte	ne
 80005a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005a4:	ea94 0f0c 	teqne	r4, ip
 80005a8:	ea95 0f0c 	teqne	r5, ip
 80005ac:	f000 f8de 	bleq	800076c <__aeabi_dmul+0x1dc>
 80005b0:	442c      	add	r4, r5
 80005b2:	ea81 0603 	eor.w	r6, r1, r3
 80005b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005c2:	bf18      	it	ne
 80005c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005cc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005d0:	d038      	beq.n	8000644 <__aeabi_dmul+0xb4>
 80005d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005de:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005e6:	f04f 0600 	mov.w	r6, #0
 80005ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ee:	f09c 0f00 	teq	ip, #0
 80005f2:	bf18      	it	ne
 80005f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005fc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000600:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000604:	d204      	bcs.n	8000610 <__aeabi_dmul+0x80>
 8000606:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800060a:	416d      	adcs	r5, r5
 800060c:	eb46 0606 	adc.w	r6, r6, r6
 8000610:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000614:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000618:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800061c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000620:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000624:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000628:	bf88      	it	hi
 800062a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800062e:	d81e      	bhi.n	800066e <__aeabi_dmul+0xde>
 8000630:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000634:	bf08      	it	eq
 8000636:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800063a:	f150 0000 	adcs.w	r0, r0, #0
 800063e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000642:	bd70      	pop	{r4, r5, r6, pc}
 8000644:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000648:	ea46 0101 	orr.w	r1, r6, r1
 800064c:	ea40 0002 	orr.w	r0, r0, r2
 8000650:	ea81 0103 	eor.w	r1, r1, r3
 8000654:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000658:	bfc2      	ittt	gt
 800065a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800065e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000662:	bd70      	popgt	{r4, r5, r6, pc}
 8000664:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000668:	f04f 0e00 	mov.w	lr, #0
 800066c:	3c01      	subs	r4, #1
 800066e:	f300 80ab 	bgt.w	80007c8 <__aeabi_dmul+0x238>
 8000672:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000676:	bfde      	ittt	le
 8000678:	2000      	movle	r0, #0
 800067a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800067e:	bd70      	pople	{r4, r5, r6, pc}
 8000680:	f1c4 0400 	rsb	r4, r4, #0
 8000684:	3c20      	subs	r4, #32
 8000686:	da35      	bge.n	80006f4 <__aeabi_dmul+0x164>
 8000688:	340c      	adds	r4, #12
 800068a:	dc1b      	bgt.n	80006c4 <__aeabi_dmul+0x134>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0520 	rsb	r5, r4, #32
 8000694:	fa00 f305 	lsl.w	r3, r0, r5
 8000698:	fa20 f004 	lsr.w	r0, r0, r4
 800069c:	fa01 f205 	lsl.w	r2, r1, r5
 80006a0:	ea40 0002 	orr.w	r0, r0, r2
 80006a4:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b0:	fa21 f604 	lsr.w	r6, r1, r4
 80006b4:	eb42 0106 	adc.w	r1, r2, r6
 80006b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006bc:	bf08      	it	eq
 80006be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006c2:	bd70      	pop	{r4, r5, r6, pc}
 80006c4:	f1c4 040c 	rsb	r4, r4, #12
 80006c8:	f1c4 0520 	rsb	r5, r4, #32
 80006cc:	fa00 f304 	lsl.w	r3, r0, r4
 80006d0:	fa20 f005 	lsr.w	r0, r0, r5
 80006d4:	fa01 f204 	lsl.w	r2, r1, r4
 80006d8:	ea40 0002 	orr.w	r0, r0, r2
 80006dc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	f141 0100 	adc.w	r1, r1, #0
 80006e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ec:	bf08      	it	eq
 80006ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f1c4 0520 	rsb	r5, r4, #32
 80006f8:	fa00 f205 	lsl.w	r2, r0, r5
 80006fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000700:	fa20 f304 	lsr.w	r3, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea43 0302 	orr.w	r3, r3, r2
 800070c:	fa21 f004 	lsr.w	r0, r1, r4
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	fa21 f204 	lsr.w	r2, r1, r4
 8000718:	ea20 0002 	bic.w	r0, r0, r2
 800071c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f094 0f00 	teq	r4, #0
 8000730:	d10f      	bne.n	8000752 <__aeabi_dmul+0x1c2>
 8000732:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000736:	0040      	lsls	r0, r0, #1
 8000738:	eb41 0101 	adc.w	r1, r1, r1
 800073c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000740:	bf08      	it	eq
 8000742:	3c01      	subeq	r4, #1
 8000744:	d0f7      	beq.n	8000736 <__aeabi_dmul+0x1a6>
 8000746:	ea41 0106 	orr.w	r1, r1, r6
 800074a:	f095 0f00 	teq	r5, #0
 800074e:	bf18      	it	ne
 8000750:	4770      	bxne	lr
 8000752:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000756:	0052      	lsls	r2, r2, #1
 8000758:	eb43 0303 	adc.w	r3, r3, r3
 800075c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000760:	bf08      	it	eq
 8000762:	3d01      	subeq	r5, #1
 8000764:	d0f7      	beq.n	8000756 <__aeabi_dmul+0x1c6>
 8000766:	ea43 0306 	orr.w	r3, r3, r6
 800076a:	4770      	bx	lr
 800076c:	ea94 0f0c 	teq	r4, ip
 8000770:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000774:	bf18      	it	ne
 8000776:	ea95 0f0c 	teqne	r5, ip
 800077a:	d00c      	beq.n	8000796 <__aeabi_dmul+0x206>
 800077c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000780:	bf18      	it	ne
 8000782:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000786:	d1d1      	bne.n	800072c <__aeabi_dmul+0x19c>
 8000788:	ea81 0103 	eor.w	r1, r1, r3
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	f04f 0000 	mov.w	r0, #0
 8000794:	bd70      	pop	{r4, r5, r6, pc}
 8000796:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800079a:	bf06      	itte	eq
 800079c:	4610      	moveq	r0, r2
 800079e:	4619      	moveq	r1, r3
 80007a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007a4:	d019      	beq.n	80007da <__aeabi_dmul+0x24a>
 80007a6:	ea94 0f0c 	teq	r4, ip
 80007aa:	d102      	bne.n	80007b2 <__aeabi_dmul+0x222>
 80007ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b0:	d113      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007b2:	ea95 0f0c 	teq	r5, ip
 80007b6:	d105      	bne.n	80007c4 <__aeabi_dmul+0x234>
 80007b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007bc:	bf1c      	itt	ne
 80007be:	4610      	movne	r0, r2
 80007c0:	4619      	movne	r1, r3
 80007c2:	d10a      	bne.n	80007da <__aeabi_dmul+0x24a>
 80007c4:	ea81 0103 	eor.w	r1, r1, r3
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007d4:	f04f 0000 	mov.w	r0, #0
 80007d8:	bd70      	pop	{r4, r5, r6, pc}
 80007da:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007de:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007e2:	bd70      	pop	{r4, r5, r6, pc}

080007e4 <__aeabi_ddiv>:
 80007e4:	b570      	push	{r4, r5, r6, lr}
 80007e6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ea:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007f2:	bf1d      	ittte	ne
 80007f4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f8:	ea94 0f0c 	teqne	r4, ip
 80007fc:	ea95 0f0c 	teqne	r5, ip
 8000800:	f000 f8a7 	bleq	8000952 <__aeabi_ddiv+0x16e>
 8000804:	eba4 0405 	sub.w	r4, r4, r5
 8000808:	ea81 0e03 	eor.w	lr, r1, r3
 800080c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000810:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000814:	f000 8088 	beq.w	8000928 <__aeabi_ddiv+0x144>
 8000818:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800081c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000820:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000824:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000828:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800082c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000830:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000834:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000838:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800083c:	429d      	cmp	r5, r3
 800083e:	bf08      	it	eq
 8000840:	4296      	cmpeq	r6, r2
 8000842:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000846:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800084a:	d202      	bcs.n	8000852 <__aeabi_ddiv+0x6e>
 800084c:	085b      	lsrs	r3, r3, #1
 800084e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000852:	1ab6      	subs	r6, r6, r2
 8000854:	eb65 0503 	sbc.w	r5, r5, r3
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000862:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000866:	ebb6 0e02 	subs.w	lr, r6, r2
 800086a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086e:	bf22      	ittt	cs
 8000870:	1ab6      	subcs	r6, r6, r2
 8000872:	4675      	movcs	r5, lr
 8000874:	ea40 000c 	orrcs.w	r0, r0, ip
 8000878:	085b      	lsrs	r3, r3, #1
 800087a:	ea4f 0232 	mov.w	r2, r2, rrx
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008c4:	d018      	beq.n	80008f8 <__aeabi_ddiv+0x114>
 80008c6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ca:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008ce:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008d2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008d6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008da:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008de:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008e2:	d1c0      	bne.n	8000866 <__aeabi_ddiv+0x82>
 80008e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e8:	d10b      	bne.n	8000902 <__aeabi_ddiv+0x11e>
 80008ea:	ea41 0100 	orr.w	r1, r1, r0
 80008ee:	f04f 0000 	mov.w	r0, #0
 80008f2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008f6:	e7b6      	b.n	8000866 <__aeabi_ddiv+0x82>
 80008f8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008fc:	bf04      	itt	eq
 80008fe:	4301      	orreq	r1, r0
 8000900:	2000      	moveq	r0, #0
 8000902:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000906:	bf88      	it	hi
 8000908:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800090c:	f63f aeaf 	bhi.w	800066e <__aeabi_dmul+0xde>
 8000910:	ebb5 0c03 	subs.w	ip, r5, r3
 8000914:	bf04      	itt	eq
 8000916:	ebb6 0c02 	subseq.w	ip, r6, r2
 800091a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800091e:	f150 0000 	adcs.w	r0, r0, #0
 8000922:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000926:	bd70      	pop	{r4, r5, r6, pc}
 8000928:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800092c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000930:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000934:	bfc2      	ittt	gt
 8000936:	ebd4 050c 	rsbsgt	r5, r4, ip
 800093a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800093e:	bd70      	popgt	{r4, r5, r6, pc}
 8000940:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000944:	f04f 0e00 	mov.w	lr, #0
 8000948:	3c01      	subs	r4, #1
 800094a:	e690      	b.n	800066e <__aeabi_dmul+0xde>
 800094c:	ea45 0e06 	orr.w	lr, r5, r6
 8000950:	e68d      	b.n	800066e <__aeabi_dmul+0xde>
 8000952:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000956:	ea94 0f0c 	teq	r4, ip
 800095a:	bf08      	it	eq
 800095c:	ea95 0f0c 	teqeq	r5, ip
 8000960:	f43f af3b 	beq.w	80007da <__aeabi_dmul+0x24a>
 8000964:	ea94 0f0c 	teq	r4, ip
 8000968:	d10a      	bne.n	8000980 <__aeabi_ddiv+0x19c>
 800096a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800096e:	f47f af34 	bne.w	80007da <__aeabi_dmul+0x24a>
 8000972:	ea95 0f0c 	teq	r5, ip
 8000976:	f47f af25 	bne.w	80007c4 <__aeabi_dmul+0x234>
 800097a:	4610      	mov	r0, r2
 800097c:	4619      	mov	r1, r3
 800097e:	e72c      	b.n	80007da <__aeabi_dmul+0x24a>
 8000980:	ea95 0f0c 	teq	r5, ip
 8000984:	d106      	bne.n	8000994 <__aeabi_ddiv+0x1b0>
 8000986:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800098a:	f43f aefd 	beq.w	8000788 <__aeabi_dmul+0x1f8>
 800098e:	4610      	mov	r0, r2
 8000990:	4619      	mov	r1, r3
 8000992:	e722      	b.n	80007da <__aeabi_dmul+0x24a>
 8000994:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800099e:	f47f aec5 	bne.w	800072c <__aeabi_dmul+0x19c>
 80009a2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009a6:	f47f af0d 	bne.w	80007c4 <__aeabi_dmul+0x234>
 80009aa:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009ae:	f47f aeeb 	bne.w	8000788 <__aeabi_dmul+0x1f8>
 80009b2:	e712      	b.n	80007da <__aeabi_dmul+0x24a>

080009b4 <__gedf2>:
 80009b4:	f04f 3cff 	mov.w	ip, #4294967295
 80009b8:	e006      	b.n	80009c8 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__ledf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	e002      	b.n	80009c8 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__cmpdf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d8:	bf18      	it	ne
 80009da:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009de:	d01b      	beq.n	8000a18 <__cmpdf2+0x54>
 80009e0:	b001      	add	sp, #4
 80009e2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009e6:	bf0c      	ite	eq
 80009e8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ec:	ea91 0f03 	teqne	r1, r3
 80009f0:	bf02      	ittt	eq
 80009f2:	ea90 0f02 	teqeq	r0, r2
 80009f6:	2000      	moveq	r0, #0
 80009f8:	4770      	bxeq	lr
 80009fa:	f110 0f00 	cmn.w	r0, #0
 80009fe:	ea91 0f03 	teq	r1, r3
 8000a02:	bf58      	it	pl
 8000a04:	4299      	cmppl	r1, r3
 8000a06:	bf08      	it	eq
 8000a08:	4290      	cmpeq	r0, r2
 8000a0a:	bf2c      	ite	cs
 8000a0c:	17d8      	asrcs	r0, r3, #31
 8000a0e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a12:	f040 0001 	orr.w	r0, r0, #1
 8000a16:	4770      	bx	lr
 8000a18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a20:	d102      	bne.n	8000a28 <__cmpdf2+0x64>
 8000a22:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a26:	d107      	bne.n	8000a38 <__cmpdf2+0x74>
 8000a28:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a30:	d1d6      	bne.n	80009e0 <__cmpdf2+0x1c>
 8000a32:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a36:	d0d3      	beq.n	80009e0 <__cmpdf2+0x1c>
 8000a38:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a3c:	4770      	bx	lr
 8000a3e:	bf00      	nop

08000a40 <__aeabi_cdrcmple>:
 8000a40:	4684      	mov	ip, r0
 8000a42:	4610      	mov	r0, r2
 8000a44:	4662      	mov	r2, ip
 8000a46:	468c      	mov	ip, r1
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4663      	mov	r3, ip
 8000a4c:	e000      	b.n	8000a50 <__aeabi_cdcmpeq>
 8000a4e:	bf00      	nop

08000a50 <__aeabi_cdcmpeq>:
 8000a50:	b501      	push	{r0, lr}
 8000a52:	f7ff ffb7 	bl	80009c4 <__cmpdf2>
 8000a56:	2800      	cmp	r0, #0
 8000a58:	bf48      	it	mi
 8000a5a:	f110 0f00 	cmnmi.w	r0, #0
 8000a5e:	bd01      	pop	{r0, pc}

08000a60 <__aeabi_dcmpeq>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff fff4 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a68:	bf0c      	ite	eq
 8000a6a:	2001      	moveq	r0, #1
 8000a6c:	2000      	movne	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmplt>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffea 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a7c:	bf34      	ite	cc
 8000a7e:	2001      	movcc	r0, #1
 8000a80:	2000      	movcs	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmple>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffe0 	bl	8000a50 <__aeabi_cdcmpeq>
 8000a90:	bf94      	ite	ls
 8000a92:	2001      	movls	r0, #1
 8000a94:	2000      	movhi	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpge>:
 8000a9c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa0:	f7ff ffce 	bl	8000a40 <__aeabi_cdrcmple>
 8000aa4:	bf94      	ite	ls
 8000aa6:	2001      	movls	r0, #1
 8000aa8:	2000      	movhi	r0, #0
 8000aaa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aae:	bf00      	nop

08000ab0 <__aeabi_dcmpgt>:
 8000ab0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab4:	f7ff ffc4 	bl	8000a40 <__aeabi_cdrcmple>
 8000ab8:	bf34      	ite	cc
 8000aba:	2001      	movcc	r0, #1
 8000abc:	2000      	movcs	r0, #0
 8000abe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac2:	bf00      	nop

08000ac4 <__aeabi_d2iz>:
 8000ac4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000acc:	d215      	bcs.n	8000afa <__aeabi_d2iz+0x36>
 8000ace:	d511      	bpl.n	8000af4 <__aeabi_d2iz+0x30>
 8000ad0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ad4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad8:	d912      	bls.n	8000b00 <__aeabi_d2iz+0x3c>
 8000ada:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ade:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ae2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ae6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000aea:	fa23 f002 	lsr.w	r0, r3, r2
 8000aee:	bf18      	it	ne
 8000af0:	4240      	negne	r0, r0
 8000af2:	4770      	bx	lr
 8000af4:	f04f 0000 	mov.w	r0, #0
 8000af8:	4770      	bx	lr
 8000afa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000afe:	d105      	bne.n	8000b0c <__aeabi_d2iz+0x48>
 8000b00:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b04:	bf08      	it	eq
 8000b06:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b0a:	4770      	bx	lr
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop

08000b14 <__aeabi_d2uiz>:
 8000b14:	004a      	lsls	r2, r1, #1
 8000b16:	d211      	bcs.n	8000b3c <__aeabi_d2uiz+0x28>
 8000b18:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b1c:	d211      	bcs.n	8000b42 <__aeabi_d2uiz+0x2e>
 8000b1e:	d50d      	bpl.n	8000b3c <__aeabi_d2uiz+0x28>
 8000b20:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b24:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b28:	d40e      	bmi.n	8000b48 <__aeabi_d2uiz+0x34>
 8000b2a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b32:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b36:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3a:	4770      	bx	lr
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b46:	d102      	bne.n	8000b4e <__aeabi_d2uiz+0x3a>
 8000b48:	f04f 30ff 	mov.w	r0, #4294967295
 8000b4c:	4770      	bx	lr
 8000b4e:	f04f 0000 	mov.w	r0, #0
 8000b52:	4770      	bx	lr

08000b54 <__aeabi_d2f>:
 8000b54:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b58:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b5c:	bf24      	itt	cs
 8000b5e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b62:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b66:	d90d      	bls.n	8000b84 <__aeabi_d2f+0x30>
 8000b68:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b6c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b70:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b74:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b78:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b7c:	bf08      	it	eq
 8000b7e:	f020 0001 	biceq.w	r0, r0, #1
 8000b82:	4770      	bx	lr
 8000b84:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b88:	d121      	bne.n	8000bce <__aeabi_d2f+0x7a>
 8000b8a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b8e:	bfbc      	itt	lt
 8000b90:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b94:	4770      	bxlt	lr
 8000b96:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b9a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b9e:	f1c2 0218 	rsb	r2, r2, #24
 8000ba2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ba6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000baa:	fa20 f002 	lsr.w	r0, r0, r2
 8000bae:	bf18      	it	ne
 8000bb0:	f040 0001 	orrne.w	r0, r0, #1
 8000bb4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bbc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc0:	ea40 000c 	orr.w	r0, r0, ip
 8000bc4:	fa23 f302 	lsr.w	r3, r3, r2
 8000bc8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bcc:	e7cc      	b.n	8000b68 <__aeabi_d2f+0x14>
 8000bce:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bd2:	d107      	bne.n	8000be4 <__aeabi_d2f+0x90>
 8000bd4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bd8:	bf1e      	ittt	ne
 8000bda:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bde:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000be2:	4770      	bxne	lr
 8000be4:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000bec:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop

08000bf4 <__aeabi_uldivmod>:
 8000bf4:	b953      	cbnz	r3, 8000c0c <__aeabi_uldivmod+0x18>
 8000bf6:	b94a      	cbnz	r2, 8000c0c <__aeabi_uldivmod+0x18>
 8000bf8:	2900      	cmp	r1, #0
 8000bfa:	bf08      	it	eq
 8000bfc:	2800      	cmpeq	r0, #0
 8000bfe:	bf1c      	itt	ne
 8000c00:	f04f 31ff 	movne.w	r1, #4294967295
 8000c04:	f04f 30ff 	movne.w	r0, #4294967295
 8000c08:	f000 b96a 	b.w	8000ee0 <__aeabi_idiv0>
 8000c0c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c10:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c14:	f000 f806 	bl	8000c24 <__udivmoddi4>
 8000c18:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c20:	b004      	add	sp, #16
 8000c22:	4770      	bx	lr

08000c24 <__udivmoddi4>:
 8000c24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c28:	9d08      	ldr	r5, [sp, #32]
 8000c2a:	460c      	mov	r4, r1
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d14e      	bne.n	8000cce <__udivmoddi4+0xaa>
 8000c30:	4694      	mov	ip, r2
 8000c32:	458c      	cmp	ip, r1
 8000c34:	4686      	mov	lr, r0
 8000c36:	fab2 f282 	clz	r2, r2
 8000c3a:	d962      	bls.n	8000d02 <__udivmoddi4+0xde>
 8000c3c:	b14a      	cbz	r2, 8000c52 <__udivmoddi4+0x2e>
 8000c3e:	f1c2 0320 	rsb	r3, r2, #32
 8000c42:	4091      	lsls	r1, r2
 8000c44:	fa20 f303 	lsr.w	r3, r0, r3
 8000c48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c4c:	4319      	orrs	r1, r3
 8000c4e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c52:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c56:	fa1f f68c 	uxth.w	r6, ip
 8000c5a:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c5e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c62:	fb07 1114 	mls	r1, r7, r4, r1
 8000c66:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6a:	fb04 f106 	mul.w	r1, r4, r6
 8000c6e:	4299      	cmp	r1, r3
 8000c70:	d90a      	bls.n	8000c88 <__udivmoddi4+0x64>
 8000c72:	eb1c 0303 	adds.w	r3, ip, r3
 8000c76:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c7a:	f080 8112 	bcs.w	8000ea2 <__udivmoddi4+0x27e>
 8000c7e:	4299      	cmp	r1, r3
 8000c80:	f240 810f 	bls.w	8000ea2 <__udivmoddi4+0x27e>
 8000c84:	3c02      	subs	r4, #2
 8000c86:	4463      	add	r3, ip
 8000c88:	1a59      	subs	r1, r3, r1
 8000c8a:	fa1f f38e 	uxth.w	r3, lr
 8000c8e:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c92:	fb07 1110 	mls	r1, r7, r0, r1
 8000c96:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c9a:	fb00 f606 	mul.w	r6, r0, r6
 8000c9e:	429e      	cmp	r6, r3
 8000ca0:	d90a      	bls.n	8000cb8 <__udivmoddi4+0x94>
 8000ca2:	eb1c 0303 	adds.w	r3, ip, r3
 8000ca6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000caa:	f080 80fc 	bcs.w	8000ea6 <__udivmoddi4+0x282>
 8000cae:	429e      	cmp	r6, r3
 8000cb0:	f240 80f9 	bls.w	8000ea6 <__udivmoddi4+0x282>
 8000cb4:	4463      	add	r3, ip
 8000cb6:	3802      	subs	r0, #2
 8000cb8:	1b9b      	subs	r3, r3, r6
 8000cba:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa6>
 8000cc2:	40d3      	lsrs	r3, r2
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xba>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb4>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa6>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x150>
 8000ce6:	42a3      	cmp	r3, r4
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xcc>
 8000cea:	4290      	cmp	r0, r2
 8000cec:	f0c0 80f0 	bcc.w	8000ed0 <__udivmoddi4+0x2ac>
 8000cf0:	1a86      	subs	r6, r0, r2
 8000cf2:	eb64 0303 	sbc.w	r3, r4, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	2d00      	cmp	r5, #0
 8000cfa:	d0e6      	beq.n	8000cca <__udivmoddi4+0xa6>
 8000cfc:	e9c5 6300 	strd	r6, r3, [r5]
 8000d00:	e7e3      	b.n	8000cca <__udivmoddi4+0xa6>
 8000d02:	2a00      	cmp	r2, #0
 8000d04:	f040 8090 	bne.w	8000e28 <__udivmoddi4+0x204>
 8000d08:	eba1 040c 	sub.w	r4, r1, ip
 8000d0c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d10:	fa1f f78c 	uxth.w	r7, ip
 8000d14:	2101      	movs	r1, #1
 8000d16:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d1a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d1e:	fb08 4416 	mls	r4, r8, r6, r4
 8000d22:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d26:	fb07 f006 	mul.w	r0, r7, r6
 8000d2a:	4298      	cmp	r0, r3
 8000d2c:	d908      	bls.n	8000d40 <__udivmoddi4+0x11c>
 8000d2e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d32:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d36:	d202      	bcs.n	8000d3e <__udivmoddi4+0x11a>
 8000d38:	4298      	cmp	r0, r3
 8000d3a:	f200 80cd 	bhi.w	8000ed8 <__udivmoddi4+0x2b4>
 8000d3e:	4626      	mov	r6, r4
 8000d40:	1a1c      	subs	r4, r3, r0
 8000d42:	fa1f f38e 	uxth.w	r3, lr
 8000d46:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d4a:	fb08 4410 	mls	r4, r8, r0, r4
 8000d4e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d52:	fb00 f707 	mul.w	r7, r0, r7
 8000d56:	429f      	cmp	r7, r3
 8000d58:	d908      	bls.n	8000d6c <__udivmoddi4+0x148>
 8000d5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d5e:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x146>
 8000d64:	429f      	cmp	r7, r3
 8000d66:	f200 80b0 	bhi.w	8000eca <__udivmoddi4+0x2a6>
 8000d6a:	4620      	mov	r0, r4
 8000d6c:	1bdb      	subs	r3, r3, r7
 8000d6e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x9c>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d84:	fa04 f301 	lsl.w	r3, r4, r1
 8000d88:	ea43 030c 	orr.w	r3, r3, ip
 8000d8c:	40f4      	lsrs	r4, r6
 8000d8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000d92:	0c38      	lsrs	r0, r7, #16
 8000d94:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d98:	fbb4 fef0 	udiv	lr, r4, r0
 8000d9c:	fa1f fc87 	uxth.w	ip, r7
 8000da0:	fb00 441e 	mls	r4, r0, lr, r4
 8000da4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000da8:	fb0e f90c 	mul.w	r9, lr, ip
 8000dac:	45a1      	cmp	r9, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d90a      	bls.n	8000dca <__udivmoddi4+0x1a6>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dba:	f080 8084 	bcs.w	8000ec6 <__udivmoddi4+0x2a2>
 8000dbe:	45a1      	cmp	r9, r4
 8000dc0:	f240 8081 	bls.w	8000ec6 <__udivmoddi4+0x2a2>
 8000dc4:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dc8:	443c      	add	r4, r7
 8000dca:	eba4 0409 	sub.w	r4, r4, r9
 8000dce:	fa1f f983 	uxth.w	r9, r3
 8000dd2:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dd6:	fb00 4413 	mls	r4, r0, r3, r4
 8000dda:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dde:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de2:	45a4      	cmp	ip, r4
 8000de4:	d907      	bls.n	8000df6 <__udivmoddi4+0x1d2>
 8000de6:	193c      	adds	r4, r7, r4
 8000de8:	f103 30ff 	add.w	r0, r3, #4294967295
 8000dec:	d267      	bcs.n	8000ebe <__udivmoddi4+0x29a>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d965      	bls.n	8000ebe <__udivmoddi4+0x29a>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dfa:	fba0 9302 	umull	r9, r3, r0, r2
 8000dfe:	eba4 040c 	sub.w	r4, r4, ip
 8000e02:	429c      	cmp	r4, r3
 8000e04:	46ce      	mov	lr, r9
 8000e06:	469c      	mov	ip, r3
 8000e08:	d351      	bcc.n	8000eae <__udivmoddi4+0x28a>
 8000e0a:	d04e      	beq.n	8000eaa <__udivmoddi4+0x286>
 8000e0c:	b155      	cbz	r5, 8000e24 <__udivmoddi4+0x200>
 8000e0e:	ebb8 030e 	subs.w	r3, r8, lr
 8000e12:	eb64 040c 	sbc.w	r4, r4, ip
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	40cb      	lsrs	r3, r1
 8000e1c:	431e      	orrs	r6, r3
 8000e1e:	40cc      	lsrs	r4, r1
 8000e20:	e9c5 6400 	strd	r6, r4, [r5]
 8000e24:	2100      	movs	r1, #0
 8000e26:	e750      	b.n	8000cca <__udivmoddi4+0xa6>
 8000e28:	f1c2 0320 	rsb	r3, r2, #32
 8000e2c:	fa20 f103 	lsr.w	r1, r0, r3
 8000e30:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e34:	fa24 f303 	lsr.w	r3, r4, r3
 8000e38:	4094      	lsls	r4, r2
 8000e3a:	430c      	orrs	r4, r1
 8000e3c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e40:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e44:	fa1f f78c 	uxth.w	r7, ip
 8000e48:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e4c:	fb08 3110 	mls	r1, r8, r0, r3
 8000e50:	0c23      	lsrs	r3, r4, #16
 8000e52:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e56:	fb00 f107 	mul.w	r1, r0, r7
 8000e5a:	4299      	cmp	r1, r3
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x24c>
 8000e5e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e62:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e66:	d22c      	bcs.n	8000ec2 <__udivmoddi4+0x29e>
 8000e68:	4299      	cmp	r1, r3
 8000e6a:	d92a      	bls.n	8000ec2 <__udivmoddi4+0x29e>
 8000e6c:	3802      	subs	r0, #2
 8000e6e:	4463      	add	r3, ip
 8000e70:	1a5b      	subs	r3, r3, r1
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e78:	fb08 3311 	mls	r3, r8, r1, r3
 8000e7c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e80:	fb01 f307 	mul.w	r3, r1, r7
 8000e84:	42a3      	cmp	r3, r4
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x276>
 8000e88:	eb1c 0404 	adds.w	r4, ip, r4
 8000e8c:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e90:	d213      	bcs.n	8000eba <__udivmoddi4+0x296>
 8000e92:	42a3      	cmp	r3, r4
 8000e94:	d911      	bls.n	8000eba <__udivmoddi4+0x296>
 8000e96:	3902      	subs	r1, #2
 8000e98:	4464      	add	r4, ip
 8000e9a:	1ae4      	subs	r4, r4, r3
 8000e9c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ea0:	e739      	b.n	8000d16 <__udivmoddi4+0xf2>
 8000ea2:	4604      	mov	r4, r0
 8000ea4:	e6f0      	b.n	8000c88 <__udivmoddi4+0x64>
 8000ea6:	4608      	mov	r0, r1
 8000ea8:	e706      	b.n	8000cb8 <__udivmoddi4+0x94>
 8000eaa:	45c8      	cmp	r8, r9
 8000eac:	d2ae      	bcs.n	8000e0c <__udivmoddi4+0x1e8>
 8000eae:	ebb9 0e02 	subs.w	lr, r9, r2
 8000eb2:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eb6:	3801      	subs	r0, #1
 8000eb8:	e7a8      	b.n	8000e0c <__udivmoddi4+0x1e8>
 8000eba:	4631      	mov	r1, r6
 8000ebc:	e7ed      	b.n	8000e9a <__udivmoddi4+0x276>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	e799      	b.n	8000df6 <__udivmoddi4+0x1d2>
 8000ec2:	4630      	mov	r0, r6
 8000ec4:	e7d4      	b.n	8000e70 <__udivmoddi4+0x24c>
 8000ec6:	46d6      	mov	lr, sl
 8000ec8:	e77f      	b.n	8000dca <__udivmoddi4+0x1a6>
 8000eca:	4463      	add	r3, ip
 8000ecc:	3802      	subs	r0, #2
 8000ece:	e74d      	b.n	8000d6c <__udivmoddi4+0x148>
 8000ed0:	4606      	mov	r6, r0
 8000ed2:	4623      	mov	r3, r4
 8000ed4:	4608      	mov	r0, r1
 8000ed6:	e70f      	b.n	8000cf8 <__udivmoddi4+0xd4>
 8000ed8:	3e02      	subs	r6, #2
 8000eda:	4463      	add	r3, ip
 8000edc:	e730      	b.n	8000d40 <__udivmoddi4+0x11c>
 8000ede:	bf00      	nop

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <Vacuum_Status>:
//       registerFrame[0x00].U16 = 22881;
//    }
//}


void Vacuum_Status(){
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
    //Vacuum On
    if (registerFrame[0x02].U16 == 1){ // ใช้ == แทน =
 8000ee8:	4b0c      	ldr	r3, [pc, #48]	@ (8000f1c <Vacuum_Status+0x38>)
 8000eea:	889b      	ldrh	r3, [r3, #4]
 8000eec:	2b01      	cmp	r3, #1
 8000eee:	d108      	bne.n	8000f02 <Vacuum_Status+0x1e>
        strcpy(Vacuum, "On");
 8000ef0:	4b0b      	ldr	r3, [pc, #44]	@ (8000f20 <Vacuum_Status+0x3c>)
 8000ef2:	4a0c      	ldr	r2, [pc, #48]	@ (8000f24 <Vacuum_Status+0x40>)
 8000ef4:	6812      	ldr	r2, [r2, #0]
 8000ef6:	4611      	mov	r1, r2
 8000ef8:	8019      	strh	r1, [r3, #0]
 8000efa:	3302      	adds	r3, #2
 8000efc:	0c12      	lsrs	r2, r2, #16
 8000efe:	701a      	strb	r2, [r3, #0]
    }
    //Vacuum Off
    else if (registerFrame[0x02].U16 == 0){ // ใช้ == แทน =
        strcpy(Vacuum, "Off");
    }
}
 8000f00:	e006      	b.n	8000f10 <Vacuum_Status+0x2c>
    else if (registerFrame[0x02].U16 == 0){ // ใช้ == แทน =
 8000f02:	4b06      	ldr	r3, [pc, #24]	@ (8000f1c <Vacuum_Status+0x38>)
 8000f04:	889b      	ldrh	r3, [r3, #4]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d102      	bne.n	8000f10 <Vacuum_Status+0x2c>
        strcpy(Vacuum, "Off");
 8000f0a:	4b05      	ldr	r3, [pc, #20]	@ (8000f20 <Vacuum_Status+0x3c>)
 8000f0c:	4a06      	ldr	r2, [pc, #24]	@ (8000f28 <Vacuum_Status+0x44>)
 8000f0e:	601a      	str	r2, [r3, #0]
}
 8000f10:	bf00      	nop
 8000f12:	46bd      	mov	sp, r7
 8000f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f18:	4770      	bx	lr
 8000f1a:	bf00      	nop
 8000f1c:	20000e0c 	.word	0x20000e0c
 8000f20:	20000000 	.word	0x20000000
 8000f24:	0800b2e0 	.word	0x0800b2e0
 8000f28:	0066664f 	.word	0x0066664f

08000f2c <Gripper_Movement_Status>:

void Gripper_Movement_Status(){
 8000f2c:	b480      	push	{r7}
 8000f2e:	af00      	add	r7, sp, #0
    //Movement Forward
    if (registerFrame[0x03].U16 == 1){ // ใช้ == แทน =
 8000f30:	4b0c      	ldr	r3, [pc, #48]	@ (8000f64 <Gripper_Movement_Status+0x38>)
 8000f32:	88db      	ldrh	r3, [r3, #6]
 8000f34:	2b01      	cmp	r3, #1
 8000f36:	d106      	bne.n	8000f46 <Gripper_Movement_Status+0x1a>
        strcpy(Gripper, "Forward");
 8000f38:	4b0b      	ldr	r3, [pc, #44]	@ (8000f68 <Gripper_Movement_Status+0x3c>)
 8000f3a:	4a0c      	ldr	r2, [pc, #48]	@ (8000f6c <Gripper_Movement_Status+0x40>)
 8000f3c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f40:	e883 0003 	stmia.w	r3, {r0, r1}
    }
    //Movement Backward
    else if (registerFrame[0x03].U16 == 0){ // ใช้ == แทน =
        strcpy(Gripper, "Backward");
    }
}
 8000f44:	e008      	b.n	8000f58 <Gripper_Movement_Status+0x2c>
    else if (registerFrame[0x03].U16 == 0){ // ใช้ == แทน =
 8000f46:	4b07      	ldr	r3, [pc, #28]	@ (8000f64 <Gripper_Movement_Status+0x38>)
 8000f48:	88db      	ldrh	r3, [r3, #6]
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d104      	bne.n	8000f58 <Gripper_Movement_Status+0x2c>
        strcpy(Gripper, "Backward");
 8000f4e:	4b06      	ldr	r3, [pc, #24]	@ (8000f68 <Gripper_Movement_Status+0x3c>)
 8000f50:	4a07      	ldr	r2, [pc, #28]	@ (8000f70 <Gripper_Movement_Status+0x44>)
 8000f52:	ca07      	ldmia	r2, {r0, r1, r2}
 8000f54:	c303      	stmia	r3!, {r0, r1}
 8000f56:	701a      	strb	r2, [r3, #0]
}
 8000f58:	bf00      	nop
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop
 8000f64:	20000e0c 	.word	0x20000e0c
 8000f68:	2000000c 	.word	0x2000000c
 8000f6c:	0800b2e4 	.word	0x0800b2e4
 8000f70:	0800b2ec 	.word	0x0800b2ec

08000f74 <Set_Shelves>:

void Set_Shelves(){
 8000f74:	b480      	push	{r7}
 8000f76:	af00      	add	r7, sp, #0
    //Set
    if (registerFrame[0x01].U16 == 1){ // ใช้ == แทน =
 8000f78:	4b16      	ldr	r3, [pc, #88]	@ (8000fd4 <Set_Shelves+0x60>)
 8000f7a:	885b      	ldrh	r3, [r3, #2]
 8000f7c:	2b01      	cmp	r3, #1
 8000f7e:	d10f      	bne.n	8000fa0 <Set_Shelves+0x2c>
        strcpy(Shelves, "SET");
 8000f80:	4b15      	ldr	r3, [pc, #84]	@ (8000fd8 <Set_Shelves+0x64>)
 8000f82:	4a16      	ldr	r2, [pc, #88]	@ (8000fdc <Set_Shelves+0x68>)
 8000f84:	601a      	str	r2, [r3, #0]
        registerFrame[0x01].U16 = 0;
 8000f86:	4b13      	ldr	r3, [pc, #76]	@ (8000fd4 <Set_Shelves+0x60>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	805a      	strh	r2, [r3, #2]
        registerFrame[0x10].U16 = 1;
 8000f8c:	4b11      	ldr	r3, [pc, #68]	@ (8000fd4 <Set_Shelves+0x60>)
 8000f8e:	2201      	movs	r2, #1
 8000f90:	841a      	strh	r2, [r3, #32]

        if(Jogging == 1){
 8000f92:	4b13      	ldr	r3, [pc, #76]	@ (8000fe0 <Set_Shelves+0x6c>)
 8000f94:	881b      	ldrh	r3, [r3, #0]
 8000f96:	2b01      	cmp	r3, #1
 8000f98:	d102      	bne.n	8000fa0 <Set_Shelves+0x2c>
            registerFrame[0x10].U16 = 0;
 8000f9a:	4b0e      	ldr	r3, [pc, #56]	@ (8000fd4 <Set_Shelves+0x60>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	841a      	strh	r2, [r3, #32]
        }
    }

    registerFrame[0x23].U16 = 8;  //1st Shelve Position
 8000fa0:	4b0c      	ldr	r3, [pc, #48]	@ (8000fd4 <Set_Shelves+0x60>)
 8000fa2:	2208      	movs	r2, #8
 8000fa4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    registerFrame[0x24].U16 = 8;  //2nd Shelve Position
 8000fa8:	4b0a      	ldr	r3, [pc, #40]	@ (8000fd4 <Set_Shelves+0x60>)
 8000faa:	2208      	movs	r2, #8
 8000fac:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    registerFrame[0x25].U16 = 8;  //3rd Shelve Position
 8000fb0:	4b08      	ldr	r3, [pc, #32]	@ (8000fd4 <Set_Shelves+0x60>)
 8000fb2:	2208      	movs	r2, #8
 8000fb4:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
    registerFrame[0x26].U16 = 8;  //4th Shelve Position
 8000fb8:	4b06      	ldr	r3, [pc, #24]	@ (8000fd4 <Set_Shelves+0x60>)
 8000fba:	2208      	movs	r2, #8
 8000fbc:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
    registerFrame[0x27].U16 = 8;  //5th Shelve Position
 8000fc0:	4b04      	ldr	r3, [pc, #16]	@ (8000fd4 <Set_Shelves+0x60>)
 8000fc2:	2208      	movs	r2, #8
 8000fc4:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
}
 8000fc8:	bf00      	nop
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop
 8000fd4:	20000e0c 	.word	0x20000e0c
 8000fd8:	20000020 	.word	0x20000020
 8000fdc:	00544553 	.word	0x00544553
 8000fe0:	200002b2 	.word	0x200002b2

08000fe4 <Set_Goal_Point>:


void Set_Goal_Point(){
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	af00      	add	r7, sp, #0
	if (registerFrame[0x30].U16 != 0){
 8000fe8:	4b04      	ldr	r3, [pc, #16]	@ (8000ffc <Set_Goal_Point+0x18>)
 8000fea:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d001      	beq.n	8000ff6 <Set_Goal_Point+0x12>
		Run_Point_Mode();
 8000ff2:	f000 f805 	bl	8001000 <Run_Point_Mode>
	 }
}
 8000ff6:	bf00      	nop
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	20000e0c 	.word	0x20000e0c

08001000 <Run_Point_Mode>:

void Run_Point_Mode(){
 8001000:	b480      	push	{r7}
 8001002:	af00      	add	r7, sp, #0

	if (registerFrame[0x01].U16 = 8){
 8001004:	4b06      	ldr	r3, [pc, #24]	@ (8001020 <Run_Point_Mode+0x20>)
 8001006:	2208      	movs	r2, #8
 8001008:	805a      	strh	r2, [r3, #2]
		registerFrame[0x01].U16 = 0;
 800100a:	4b05      	ldr	r3, [pc, #20]	@ (8001020 <Run_Point_Mode+0x20>)
 800100c:	2200      	movs	r2, #0
 800100e:	805a      	strh	r2, [r3, #2]
		registerFrame[0x10].U16 = 1 ;
 8001010:	4b03      	ldr	r3, [pc, #12]	@ (8001020 <Run_Point_Mode+0x20>)
 8001012:	2201      	movs	r2, #1
 8001014:	841a      	strh	r2, [r3, #32]
	}
}
 8001016:	bf00      	nop
 8001018:	46bd      	mov	sp, r7
 800101a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101e:	4770      	bx	lr
 8001020:	20000e0c 	.word	0x20000e0c

08001024 <Set_Home>:

void Set_Home(){
 8001024:	b480      	push	{r7}
 8001026:	af00      	add	r7, sp, #0
	registerFrame[0x01].U16 = 2;
 8001028:	4b0c      	ldr	r3, [pc, #48]	@ (800105c <Set_Home+0x38>)
 800102a:	2202      	movs	r2, #2
 800102c:	805a      	strh	r2, [r3, #2]
	registerFrame[0x01].U16 = 0;
 800102e:	4b0b      	ldr	r3, [pc, #44]	@ (800105c <Set_Home+0x38>)
 8001030:	2200      	movs	r2, #0
 8001032:	805a      	strh	r2, [r3, #2]
	registerFrame[0x01].U16 = 2;
 8001034:	4b09      	ldr	r3, [pc, #36]	@ (800105c <Set_Home+0x38>)
 8001036:	2202      	movs	r2, #2
 8001038:	805a      	strh	r2, [r3, #2]
	strcpy(Home, "Homing...");
 800103a:	4b09      	ldr	r3, [pc, #36]	@ (8001060 <Set_Home+0x3c>)
 800103c:	4a09      	ldr	r2, [pc, #36]	@ (8001064 <Set_Home+0x40>)
 800103e:	ca07      	ldmia	r2, {r0, r1, r2}
 8001040:	c303      	stmia	r3!, {r0, r1}
 8001042:	801a      	strh	r2, [r3, #0]
	if (Jogginghome == 1){
 8001044:	4b08      	ldr	r3, [pc, #32]	@ (8001068 <Set_Home+0x44>)
 8001046:	881b      	ldrh	r3, [r3, #0]
 8001048:	2b01      	cmp	r3, #1
 800104a:	d102      	bne.n	8001052 <Set_Home+0x2e>
		registerFrame[0x01].U16 = 0;
 800104c:	4b03      	ldr	r3, [pc, #12]	@ (800105c <Set_Home+0x38>)
 800104e:	2200      	movs	r2, #0
 8001050:	805a      	strh	r2, [r3, #2]
	}


}
 8001052:	bf00      	nop
 8001054:	46bd      	mov	sp, r7
 8001056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105a:	4770      	bx	lr
 800105c:	20000e0c 	.word	0x20000e0c
 8001060:	20000054 	.word	0x20000054
 8001064:	0800b2f8 	.word	0x0800b2f8
 8001068:	200002b4 	.word	0x200002b4

0800106c <SetPick_PlaceOrder>:
void SetPick_PlaceOrder() {
 800106c:	b480      	push	{r7}
 800106e:	af00      	add	r7, sp, #0
    if (registerFrame[0x21].U16 != 00000 && registerFrame[0x22].U16 != 00000 ) {
 8001070:	4bab      	ldr	r3, [pc, #684]	@ (8001320 <SetPick_PlaceOrder+0x2b4>)
 8001072:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 8001076:	2b00      	cmp	r3, #0
 8001078:	f000 8176 	beq.w	8001368 <SetPick_PlaceOrder+0x2fc>
 800107c:	4ba8      	ldr	r3, [pc, #672]	@ (8001320 <SetPick_PlaceOrder+0x2b4>)
 800107e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001082:	2b00      	cmp	r3, #0
 8001084:	f000 8170 	beq.w	8001368 <SetPick_PlaceOrder+0x2fc>
    	strcpy(Order, "Pick");
 8001088:	4ba6      	ldr	r3, [pc, #664]	@ (8001324 <SetPick_PlaceOrder+0x2b8>)
 800108a:	4aa7      	ldr	r2, [pc, #668]	@ (8001328 <SetPick_PlaceOrder+0x2bc>)
 800108c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001090:	6018      	str	r0, [r3, #0]
 8001092:	3304      	adds	r3, #4
 8001094:	7019      	strb	r1, [r3, #0]
    	Pick[0] = registerFrame[0x21].U16/10000;
 8001096:	4ba2      	ldr	r3, [pc, #648]	@ (8001320 <SetPick_PlaceOrder+0x2b4>)
 8001098:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 800109c:	4aa3      	ldr	r2, [pc, #652]	@ (800132c <SetPick_PlaceOrder+0x2c0>)
 800109e:	fba2 2303 	umull	r2, r3, r2, r3
 80010a2:	0b5b      	lsrs	r3, r3, #13
 80010a4:	b29a      	uxth	r2, r3
 80010a6:	4ba2      	ldr	r3, [pc, #648]	@ (8001330 <SetPick_PlaceOrder+0x2c4>)
 80010a8:	801a      	strh	r2, [r3, #0]
    	countPick += Pick[0]*10000;
 80010aa:	4ba1      	ldr	r3, [pc, #644]	@ (8001330 <SetPick_PlaceOrder+0x2c4>)
 80010ac:	881b      	ldrh	r3, [r3, #0]
 80010ae:	461a      	mov	r2, r3
 80010b0:	0152      	lsls	r2, r2, #5
 80010b2:	1ad2      	subs	r2, r2, r3
 80010b4:	0092      	lsls	r2, r2, #2
 80010b6:	4413      	add	r3, r2
 80010b8:	461a      	mov	r2, r3
 80010ba:	0091      	lsls	r1, r2, #2
 80010bc:	461a      	mov	r2, r3
 80010be:	460b      	mov	r3, r1
 80010c0:	4413      	add	r3, r2
 80010c2:	011b      	lsls	r3, r3, #4
 80010c4:	b29a      	uxth	r2, r3
 80010c6:	4b9b      	ldr	r3, [pc, #620]	@ (8001334 <SetPick_PlaceOrder+0x2c8>)
 80010c8:	881b      	ldrh	r3, [r3, #0]
 80010ca:	4413      	add	r3, r2
 80010cc:	b29a      	uxth	r2, r3
 80010ce:	4b99      	ldr	r3, [pc, #612]	@ (8001334 <SetPick_PlaceOrder+0x2c8>)
 80010d0:	801a      	strh	r2, [r3, #0]
    	strcpy(Order, "Place");
 80010d2:	4b94      	ldr	r3, [pc, #592]	@ (8001324 <SetPick_PlaceOrder+0x2b8>)
 80010d4:	4a98      	ldr	r2, [pc, #608]	@ (8001338 <SetPick_PlaceOrder+0x2cc>)
 80010d6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80010da:	6018      	str	r0, [r3, #0]
 80010dc:	3304      	adds	r3, #4
 80010de:	8019      	strh	r1, [r3, #0]
    	Place[0] = registerFrame[0x22].U16/10000;
 80010e0:	4b8f      	ldr	r3, [pc, #572]	@ (8001320 <SetPick_PlaceOrder+0x2b4>)
 80010e2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80010e6:	4a91      	ldr	r2, [pc, #580]	@ (800132c <SetPick_PlaceOrder+0x2c0>)
 80010e8:	fba2 2303 	umull	r2, r3, r2, r3
 80010ec:	0b5b      	lsrs	r3, r3, #13
 80010ee:	b29a      	uxth	r2, r3
 80010f0:	4b92      	ldr	r3, [pc, #584]	@ (800133c <SetPick_PlaceOrder+0x2d0>)
 80010f2:	801a      	strh	r2, [r3, #0]
    	countPlace +=Place[0]*10000;
 80010f4:	4b91      	ldr	r3, [pc, #580]	@ (800133c <SetPick_PlaceOrder+0x2d0>)
 80010f6:	881b      	ldrh	r3, [r3, #0]
 80010f8:	461a      	mov	r2, r3
 80010fa:	0152      	lsls	r2, r2, #5
 80010fc:	1ad2      	subs	r2, r2, r3
 80010fe:	0092      	lsls	r2, r2, #2
 8001100:	4413      	add	r3, r2
 8001102:	461a      	mov	r2, r3
 8001104:	0091      	lsls	r1, r2, #2
 8001106:	461a      	mov	r2, r3
 8001108:	460b      	mov	r3, r1
 800110a:	4413      	add	r3, r2
 800110c:	011b      	lsls	r3, r3, #4
 800110e:	b29a      	uxth	r2, r3
 8001110:	4b8b      	ldr	r3, [pc, #556]	@ (8001340 <SetPick_PlaceOrder+0x2d4>)
 8001112:	881b      	ldrh	r3, [r3, #0]
 8001114:	4413      	add	r3, r2
 8001116:	b29a      	uxth	r2, r3
 8001118:	4b89      	ldr	r3, [pc, #548]	@ (8001340 <SetPick_PlaceOrder+0x2d4>)
 800111a:	801a      	strh	r2, [r3, #0]


    	strcpy(Order, "Pick");
 800111c:	4b81      	ldr	r3, [pc, #516]	@ (8001324 <SetPick_PlaceOrder+0x2b8>)
 800111e:	4a82      	ldr	r2, [pc, #520]	@ (8001328 <SetPick_PlaceOrder+0x2bc>)
 8001120:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001124:	6018      	str	r0, [r3, #0]
 8001126:	3304      	adds	r3, #4
 8001128:	7019      	strb	r1, [r3, #0]
    	Pick[1] = (registerFrame[0x21].U16- countPick)/1000;
 800112a:	4b7d      	ldr	r3, [pc, #500]	@ (8001320 <SetPick_PlaceOrder+0x2b4>)
 800112c:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 8001130:	461a      	mov	r2, r3
 8001132:	4b80      	ldr	r3, [pc, #512]	@ (8001334 <SetPick_PlaceOrder+0x2c8>)
 8001134:	881b      	ldrh	r3, [r3, #0]
 8001136:	1ad3      	subs	r3, r2, r3
 8001138:	4a82      	ldr	r2, [pc, #520]	@ (8001344 <SetPick_PlaceOrder+0x2d8>)
 800113a:	fb82 1203 	smull	r1, r2, r2, r3
 800113e:	1192      	asrs	r2, r2, #6
 8001140:	17db      	asrs	r3, r3, #31
 8001142:	1ad3      	subs	r3, r2, r3
 8001144:	b29a      	uxth	r2, r3
 8001146:	4b7a      	ldr	r3, [pc, #488]	@ (8001330 <SetPick_PlaceOrder+0x2c4>)
 8001148:	805a      	strh	r2, [r3, #2]
    	countPick += Pick[1]*1000;
 800114a:	4b79      	ldr	r3, [pc, #484]	@ (8001330 <SetPick_PlaceOrder+0x2c4>)
 800114c:	885b      	ldrh	r3, [r3, #2]
 800114e:	461a      	mov	r2, r3
 8001150:	0152      	lsls	r2, r2, #5
 8001152:	1ad2      	subs	r2, r2, r3
 8001154:	0092      	lsls	r2, r2, #2
 8001156:	4413      	add	r3, r2
 8001158:	00db      	lsls	r3, r3, #3
 800115a:	b29a      	uxth	r2, r3
 800115c:	4b75      	ldr	r3, [pc, #468]	@ (8001334 <SetPick_PlaceOrder+0x2c8>)
 800115e:	881b      	ldrh	r3, [r3, #0]
 8001160:	4413      	add	r3, r2
 8001162:	b29a      	uxth	r2, r3
 8001164:	4b73      	ldr	r3, [pc, #460]	@ (8001334 <SetPick_PlaceOrder+0x2c8>)
 8001166:	801a      	strh	r2, [r3, #0]
    	strcpy(Order, "Place");
 8001168:	4b6e      	ldr	r3, [pc, #440]	@ (8001324 <SetPick_PlaceOrder+0x2b8>)
 800116a:	4a73      	ldr	r2, [pc, #460]	@ (8001338 <SetPick_PlaceOrder+0x2cc>)
 800116c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001170:	6018      	str	r0, [r3, #0]
 8001172:	3304      	adds	r3, #4
 8001174:	8019      	strh	r1, [r3, #0]
    	Place[1] = (registerFrame[0x22].U16- countPlace)/1000;
 8001176:	4b6a      	ldr	r3, [pc, #424]	@ (8001320 <SetPick_PlaceOrder+0x2b4>)
 8001178:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800117c:	461a      	mov	r2, r3
 800117e:	4b70      	ldr	r3, [pc, #448]	@ (8001340 <SetPick_PlaceOrder+0x2d4>)
 8001180:	881b      	ldrh	r3, [r3, #0]
 8001182:	1ad3      	subs	r3, r2, r3
 8001184:	4a6f      	ldr	r2, [pc, #444]	@ (8001344 <SetPick_PlaceOrder+0x2d8>)
 8001186:	fb82 1203 	smull	r1, r2, r2, r3
 800118a:	1192      	asrs	r2, r2, #6
 800118c:	17db      	asrs	r3, r3, #31
 800118e:	1ad3      	subs	r3, r2, r3
 8001190:	b29a      	uxth	r2, r3
 8001192:	4b6a      	ldr	r3, [pc, #424]	@ (800133c <SetPick_PlaceOrder+0x2d0>)
 8001194:	805a      	strh	r2, [r3, #2]
    	countPlace +=Place[1]*1000;
 8001196:	4b69      	ldr	r3, [pc, #420]	@ (800133c <SetPick_PlaceOrder+0x2d0>)
 8001198:	885b      	ldrh	r3, [r3, #2]
 800119a:	461a      	mov	r2, r3
 800119c:	0152      	lsls	r2, r2, #5
 800119e:	1ad2      	subs	r2, r2, r3
 80011a0:	0092      	lsls	r2, r2, #2
 80011a2:	4413      	add	r3, r2
 80011a4:	00db      	lsls	r3, r3, #3
 80011a6:	b29a      	uxth	r2, r3
 80011a8:	4b65      	ldr	r3, [pc, #404]	@ (8001340 <SetPick_PlaceOrder+0x2d4>)
 80011aa:	881b      	ldrh	r3, [r3, #0]
 80011ac:	4413      	add	r3, r2
 80011ae:	b29a      	uxth	r2, r3
 80011b0:	4b63      	ldr	r3, [pc, #396]	@ (8001340 <SetPick_PlaceOrder+0x2d4>)
 80011b2:	801a      	strh	r2, [r3, #0]


    	strcpy(Order, "Pick");
 80011b4:	4b5b      	ldr	r3, [pc, #364]	@ (8001324 <SetPick_PlaceOrder+0x2b8>)
 80011b6:	4a5c      	ldr	r2, [pc, #368]	@ (8001328 <SetPick_PlaceOrder+0x2bc>)
 80011b8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011bc:	6018      	str	r0, [r3, #0]
 80011be:	3304      	adds	r3, #4
 80011c0:	7019      	strb	r1, [r3, #0]
		Pick[2] = (registerFrame[0x21].U16 - countPick) / 100;
 80011c2:	4b57      	ldr	r3, [pc, #348]	@ (8001320 <SetPick_PlaceOrder+0x2b4>)
 80011c4:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 80011c8:	461a      	mov	r2, r3
 80011ca:	4b5a      	ldr	r3, [pc, #360]	@ (8001334 <SetPick_PlaceOrder+0x2c8>)
 80011cc:	881b      	ldrh	r3, [r3, #0]
 80011ce:	1ad3      	subs	r3, r2, r3
 80011d0:	4a5d      	ldr	r2, [pc, #372]	@ (8001348 <SetPick_PlaceOrder+0x2dc>)
 80011d2:	fb82 1203 	smull	r1, r2, r2, r3
 80011d6:	1152      	asrs	r2, r2, #5
 80011d8:	17db      	asrs	r3, r3, #31
 80011da:	1ad3      	subs	r3, r2, r3
 80011dc:	b29a      	uxth	r2, r3
 80011de:	4b54      	ldr	r3, [pc, #336]	@ (8001330 <SetPick_PlaceOrder+0x2c4>)
 80011e0:	809a      	strh	r2, [r3, #4]
		countPick += Pick[2] * 100;
 80011e2:	4b53      	ldr	r3, [pc, #332]	@ (8001330 <SetPick_PlaceOrder+0x2c4>)
 80011e4:	889b      	ldrh	r3, [r3, #4]
 80011e6:	461a      	mov	r2, r3
 80011e8:	0092      	lsls	r2, r2, #2
 80011ea:	4413      	add	r3, r2
 80011ec:	461a      	mov	r2, r3
 80011ee:	0091      	lsls	r1, r2, #2
 80011f0:	461a      	mov	r2, r3
 80011f2:	460b      	mov	r3, r1
 80011f4:	4413      	add	r3, r2
 80011f6:	009b      	lsls	r3, r3, #2
 80011f8:	b29a      	uxth	r2, r3
 80011fa:	4b4e      	ldr	r3, [pc, #312]	@ (8001334 <SetPick_PlaceOrder+0x2c8>)
 80011fc:	881b      	ldrh	r3, [r3, #0]
 80011fe:	4413      	add	r3, r2
 8001200:	b29a      	uxth	r2, r3
 8001202:	4b4c      	ldr	r3, [pc, #304]	@ (8001334 <SetPick_PlaceOrder+0x2c8>)
 8001204:	801a      	strh	r2, [r3, #0]
		strcpy(Order, "Place");
 8001206:	4b47      	ldr	r3, [pc, #284]	@ (8001324 <SetPick_PlaceOrder+0x2b8>)
 8001208:	4a4b      	ldr	r2, [pc, #300]	@ (8001338 <SetPick_PlaceOrder+0x2cc>)
 800120a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800120e:	6018      	str	r0, [r3, #0]
 8001210:	3304      	adds	r3, #4
 8001212:	8019      	strh	r1, [r3, #0]
		Place[2] = (registerFrame[0x22].U16 - countPlace) / 100;
 8001214:	4b42      	ldr	r3, [pc, #264]	@ (8001320 <SetPick_PlaceOrder+0x2b4>)
 8001216:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800121a:	461a      	mov	r2, r3
 800121c:	4b48      	ldr	r3, [pc, #288]	@ (8001340 <SetPick_PlaceOrder+0x2d4>)
 800121e:	881b      	ldrh	r3, [r3, #0]
 8001220:	1ad3      	subs	r3, r2, r3
 8001222:	4a49      	ldr	r2, [pc, #292]	@ (8001348 <SetPick_PlaceOrder+0x2dc>)
 8001224:	fb82 1203 	smull	r1, r2, r2, r3
 8001228:	1152      	asrs	r2, r2, #5
 800122a:	17db      	asrs	r3, r3, #31
 800122c:	1ad3      	subs	r3, r2, r3
 800122e:	b29a      	uxth	r2, r3
 8001230:	4b42      	ldr	r3, [pc, #264]	@ (800133c <SetPick_PlaceOrder+0x2d0>)
 8001232:	809a      	strh	r2, [r3, #4]
		countPlace += Place[2] * 100;
 8001234:	4b41      	ldr	r3, [pc, #260]	@ (800133c <SetPick_PlaceOrder+0x2d0>)
 8001236:	889b      	ldrh	r3, [r3, #4]
 8001238:	461a      	mov	r2, r3
 800123a:	0092      	lsls	r2, r2, #2
 800123c:	4413      	add	r3, r2
 800123e:	461a      	mov	r2, r3
 8001240:	0091      	lsls	r1, r2, #2
 8001242:	461a      	mov	r2, r3
 8001244:	460b      	mov	r3, r1
 8001246:	4413      	add	r3, r2
 8001248:	009b      	lsls	r3, r3, #2
 800124a:	b29a      	uxth	r2, r3
 800124c:	4b3c      	ldr	r3, [pc, #240]	@ (8001340 <SetPick_PlaceOrder+0x2d4>)
 800124e:	881b      	ldrh	r3, [r3, #0]
 8001250:	4413      	add	r3, r2
 8001252:	b29a      	uxth	r2, r3
 8001254:	4b3a      	ldr	r3, [pc, #232]	@ (8001340 <SetPick_PlaceOrder+0x2d4>)
 8001256:	801a      	strh	r2, [r3, #0]


		strcpy(Order, "Pick");
 8001258:	4b32      	ldr	r3, [pc, #200]	@ (8001324 <SetPick_PlaceOrder+0x2b8>)
 800125a:	4a33      	ldr	r2, [pc, #204]	@ (8001328 <SetPick_PlaceOrder+0x2bc>)
 800125c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001260:	6018      	str	r0, [r3, #0]
 8001262:	3304      	adds	r3, #4
 8001264:	7019      	strb	r1, [r3, #0]
		Pick[3] = (registerFrame[0x21].U16 - countPick) / 10;
 8001266:	4b2e      	ldr	r3, [pc, #184]	@ (8001320 <SetPick_PlaceOrder+0x2b4>)
 8001268:	f8b3 3042 	ldrh.w	r3, [r3, #66]	@ 0x42
 800126c:	461a      	mov	r2, r3
 800126e:	4b31      	ldr	r3, [pc, #196]	@ (8001334 <SetPick_PlaceOrder+0x2c8>)
 8001270:	881b      	ldrh	r3, [r3, #0]
 8001272:	1ad3      	subs	r3, r2, r3
 8001274:	4a35      	ldr	r2, [pc, #212]	@ (800134c <SetPick_PlaceOrder+0x2e0>)
 8001276:	fb82 1203 	smull	r1, r2, r2, r3
 800127a:	1092      	asrs	r2, r2, #2
 800127c:	17db      	asrs	r3, r3, #31
 800127e:	1ad3      	subs	r3, r2, r3
 8001280:	b29a      	uxth	r2, r3
 8001282:	4b2b      	ldr	r3, [pc, #172]	@ (8001330 <SetPick_PlaceOrder+0x2c4>)
 8001284:	80da      	strh	r2, [r3, #6]
		countPick += Pick[3] * 10;
 8001286:	4b2a      	ldr	r3, [pc, #168]	@ (8001330 <SetPick_PlaceOrder+0x2c4>)
 8001288:	88db      	ldrh	r3, [r3, #6]
 800128a:	461a      	mov	r2, r3
 800128c:	0092      	lsls	r2, r2, #2
 800128e:	4413      	add	r3, r2
 8001290:	005b      	lsls	r3, r3, #1
 8001292:	b29a      	uxth	r2, r3
 8001294:	4b27      	ldr	r3, [pc, #156]	@ (8001334 <SetPick_PlaceOrder+0x2c8>)
 8001296:	881b      	ldrh	r3, [r3, #0]
 8001298:	4413      	add	r3, r2
 800129a:	b29a      	uxth	r2, r3
 800129c:	4b25      	ldr	r3, [pc, #148]	@ (8001334 <SetPick_PlaceOrder+0x2c8>)
 800129e:	801a      	strh	r2, [r3, #0]
		strcpy(Order, "Place");
 80012a0:	4b20      	ldr	r3, [pc, #128]	@ (8001324 <SetPick_PlaceOrder+0x2b8>)
 80012a2:	4a25      	ldr	r2, [pc, #148]	@ (8001338 <SetPick_PlaceOrder+0x2cc>)
 80012a4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80012a8:	6018      	str	r0, [r3, #0]
 80012aa:	3304      	adds	r3, #4
 80012ac:	8019      	strh	r1, [r3, #0]
		Place[3] = (registerFrame[0x22].U16 - countPlace) / 10;
 80012ae:	4b1c      	ldr	r3, [pc, #112]	@ (8001320 <SetPick_PlaceOrder+0x2b4>)
 80012b0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80012b4:	461a      	mov	r2, r3
 80012b6:	4b22      	ldr	r3, [pc, #136]	@ (8001340 <SetPick_PlaceOrder+0x2d4>)
 80012b8:	881b      	ldrh	r3, [r3, #0]
 80012ba:	1ad3      	subs	r3, r2, r3
 80012bc:	4a23      	ldr	r2, [pc, #140]	@ (800134c <SetPick_PlaceOrder+0x2e0>)
 80012be:	fb82 1203 	smull	r1, r2, r2, r3
 80012c2:	1092      	asrs	r2, r2, #2
 80012c4:	17db      	asrs	r3, r3, #31
 80012c6:	1ad3      	subs	r3, r2, r3
 80012c8:	b29a      	uxth	r2, r3
 80012ca:	4b1c      	ldr	r3, [pc, #112]	@ (800133c <SetPick_PlaceOrder+0x2d0>)
 80012cc:	80da      	strh	r2, [r3, #6]
		countPlace += Place[3] * 10;
 80012ce:	4b1b      	ldr	r3, [pc, #108]	@ (800133c <SetPick_PlaceOrder+0x2d0>)
 80012d0:	88db      	ldrh	r3, [r3, #6]
 80012d2:	461a      	mov	r2, r3
 80012d4:	0092      	lsls	r2, r2, #2
 80012d6:	4413      	add	r3, r2
 80012d8:	005b      	lsls	r3, r3, #1
 80012da:	b29a      	uxth	r2, r3
 80012dc:	4b18      	ldr	r3, [pc, #96]	@ (8001340 <SetPick_PlaceOrder+0x2d4>)
 80012de:	881b      	ldrh	r3, [r3, #0]
 80012e0:	4413      	add	r3, r2
 80012e2:	b29a      	uxth	r2, r3
 80012e4:	4b16      	ldr	r3, [pc, #88]	@ (8001340 <SetPick_PlaceOrder+0x2d4>)
 80012e6:	801a      	strh	r2, [r3, #0]


		strcpy(Order, "Pick");
 80012e8:	4b0e      	ldr	r3, [pc, #56]	@ (8001324 <SetPick_PlaceOrder+0x2b8>)
 80012ea:	4a0f      	ldr	r2, [pc, #60]	@ (8001328 <SetPick_PlaceOrder+0x2bc>)
 80012ec:	e892 0003 	ldmia.w	r2, {r0, r1}
 80012f0:	6018      	str	r0, [r3, #0]
 80012f2:	3304      	adds	r3, #4
 80012f4:	7019      	strb	r1, [r3, #0]
		Pick[4] = (registerFrame[0x21].U16 - countPick);
 80012f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001320 <SetPick_PlaceOrder+0x2b4>)
 80012f8:	f8b3 2042 	ldrh.w	r2, [r3, #66]	@ 0x42
 80012fc:	4b0d      	ldr	r3, [pc, #52]	@ (8001334 <SetPick_PlaceOrder+0x2c8>)
 80012fe:	881b      	ldrh	r3, [r3, #0]
 8001300:	1ad3      	subs	r3, r2, r3
 8001302:	b29a      	uxth	r2, r3
 8001304:	4b0a      	ldr	r3, [pc, #40]	@ (8001330 <SetPick_PlaceOrder+0x2c4>)
 8001306:	811a      	strh	r2, [r3, #8]
		countPick = 0;
 8001308:	4b0a      	ldr	r3, [pc, #40]	@ (8001334 <SetPick_PlaceOrder+0x2c8>)
 800130a:	2200      	movs	r2, #0
 800130c:	801a      	strh	r2, [r3, #0]
		strcpy(Order, "Place");
 800130e:	4b05      	ldr	r3, [pc, #20]	@ (8001324 <SetPick_PlaceOrder+0x2b8>)
 8001310:	4a09      	ldr	r2, [pc, #36]	@ (8001338 <SetPick_PlaceOrder+0x2cc>)
 8001312:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001316:	6018      	str	r0, [r3, #0]
 8001318:	3304      	adds	r3, #4
 800131a:	8019      	strh	r1, [r3, #0]
 800131c:	e018      	b.n	8001350 <SetPick_PlaceOrder+0x2e4>
 800131e:	bf00      	nop
 8001320:	20000e0c 	.word	0x20000e0c
 8001324:	20000034 	.word	0x20000034
 8001328:	0800b304 	.word	0x0800b304
 800132c:	d1b71759 	.word	0xd1b71759
 8001330:	2000029c 	.word	0x2000029c
 8001334:	200002b6 	.word	0x200002b6
 8001338:	0800b30c 	.word	0x0800b30c
 800133c:	200002a8 	.word	0x200002a8
 8001340:	200002b8 	.word	0x200002b8
 8001344:	10624dd3 	.word	0x10624dd3
 8001348:	51eb851f 	.word	0x51eb851f
 800134c:	66666667 	.word	0x66666667
		Place[4] = (registerFrame[0x22].U16 - countPlace);
 8001350:	4b08      	ldr	r3, [pc, #32]	@ (8001374 <SetPick_PlaceOrder+0x308>)
 8001352:	f8b3 2044 	ldrh.w	r2, [r3, #68]	@ 0x44
 8001356:	4b08      	ldr	r3, [pc, #32]	@ (8001378 <SetPick_PlaceOrder+0x30c>)
 8001358:	881b      	ldrh	r3, [r3, #0]
 800135a:	1ad3      	subs	r3, r2, r3
 800135c:	b29a      	uxth	r2, r3
 800135e:	4b07      	ldr	r3, [pc, #28]	@ (800137c <SetPick_PlaceOrder+0x310>)
 8001360:	811a      	strh	r2, [r3, #8]
		countPlace = 0;
 8001362:	4b05      	ldr	r3, [pc, #20]	@ (8001378 <SetPick_PlaceOrder+0x30c>)
 8001364:	2200      	movs	r2, #0
 8001366:	801a      	strh	r2, [r3, #0]

    }
}
 8001368:	bf00      	nop
 800136a:	46bd      	mov	sp, r7
 800136c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001370:	4770      	bx	lr
 8001372:	bf00      	nop
 8001374:	20000e0c 	.word	0x20000e0c
 8001378:	200002b8 	.word	0x200002b8
 800137c:	200002a8 	.word	0x200002a8

08001380 <Run_Jog_Mode>:



void Run_Jog_Mode() {
 8001380:	b590      	push	{r4, r7, lr}
 8001382:	b083      	sub	sp, #12
 8001384:	af00      	add	r7, sp, #0
	if (registerFrame[0x01].U16 = 4) {
 8001386:	4b1a      	ldr	r3, [pc, #104]	@ (80013f0 <Run_Jog_Mode+0x70>)
 8001388:	2204      	movs	r2, #4
 800138a:	805a      	strh	r2, [r3, #2]
		strcpy(Jogmode, "Run Jog Mode");
 800138c:	4a19      	ldr	r2, [pc, #100]	@ (80013f4 <Run_Jog_Mode+0x74>)
 800138e:	4b1a      	ldr	r3, [pc, #104]	@ (80013f8 <Run_Jog_Mode+0x78>)
 8001390:	4614      	mov	r4, r2
 8001392:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001394:	c407      	stmia	r4!, {r0, r1, r2}
 8001396:	7023      	strb	r3, [r4, #0]
		registerFrame[0x01].U16 = 0;
 8001398:	4b15      	ldr	r3, [pc, #84]	@ (80013f0 <Run_Jog_Mode+0x70>)
 800139a:	2200      	movs	r2, #0
 800139c:	805a      	strh	r2, [r3, #2]
		for (int i = 0; i < 5; i++) {
 800139e:	2300      	movs	r3, #0
 80013a0:	607b      	str	r3, [r7, #4]
 80013a2:	e01b      	b.n	80013dc <Run_Jog_Mode+0x5c>
			strcpy(Jogmode, "Go to Pick...");
 80013a4:	4a13      	ldr	r2, [pc, #76]	@ (80013f4 <Run_Jog_Mode+0x74>)
 80013a6:	4b15      	ldr	r3, [pc, #84]	@ (80013fc <Run_Jog_Mode+0x7c>)
 80013a8:	4614      	mov	r4, r2
 80013aa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013ac:	c407      	stmia	r4!, {r0, r1, r2}
 80013ae:	8023      	strh	r3, [r4, #0]
			registerFrame[0x10].U16 = 4;
 80013b0:	4b0f      	ldr	r3, [pc, #60]	@ (80013f0 <Run_Jog_Mode+0x70>)
 80013b2:	2204      	movs	r2, #4
 80013b4:	841a      	strh	r2, [r3, #32]
			SetPick_PlaceOrder(); //แก้ให้เข้ากับซัน
 80013b6:	f7ff fe59 	bl	800106c <SetPick_PlaceOrder>

			strcpy(Jogmode, "Go to Place...");
 80013ba:	4a0e      	ldr	r2, [pc, #56]	@ (80013f4 <Run_Jog_Mode+0x74>)
 80013bc:	4b10      	ldr	r3, [pc, #64]	@ (8001400 <Run_Jog_Mode+0x80>)
 80013be:	4614      	mov	r4, r2
 80013c0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013c2:	c407      	stmia	r4!, {r0, r1, r2}
 80013c4:	8023      	strh	r3, [r4, #0]
 80013c6:	3402      	adds	r4, #2
 80013c8:	0c1b      	lsrs	r3, r3, #16
 80013ca:	7023      	strb	r3, [r4, #0]
			registerFrame[0x10].U16 = 8;
 80013cc:	4b08      	ldr	r3, [pc, #32]	@ (80013f0 <Run_Jog_Mode+0x70>)
 80013ce:	2208      	movs	r2, #8
 80013d0:	841a      	strh	r2, [r3, #32]
			SetPick_PlaceOrder(); //แก้ให้เข้ากับซัน
 80013d2:	f7ff fe4b 	bl	800106c <SetPick_PlaceOrder>
		for (int i = 0; i < 5; i++) {
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	3301      	adds	r3, #1
 80013da:	607b      	str	r3, [r7, #4]
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	2b04      	cmp	r3, #4
 80013e0:	dde0      	ble.n	80013a4 <Run_Jog_Mode+0x24>
		}
	}
	registerFrame[0x10].U16 = 0;
 80013e2:	4b03      	ldr	r3, [pc, #12]	@ (80013f0 <Run_Jog_Mode+0x70>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	841a      	strh	r2, [r3, #32]
}
 80013e8:	bf00      	nop
 80013ea:	370c      	adds	r7, #12
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd90      	pop	{r4, r7, pc}
 80013f0:	20000e0c 	.word	0x20000e0c
 80013f4:	20000040 	.word	0x20000040
 80013f8:	0800b314 	.word	0x0800b314
 80013fc:	0800b324 	.word	0x0800b324
 8001400:	0800b334 	.word	0x0800b334

08001404 <modbus_1t5_Timeout>:
void Modbus_frame_response();
void modbus_ErrorTimeout(UART_HandleTypeDef* huart);

// function for interrupt
void modbus_1t5_Timeout()
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 8001408:	4b0d      	ldr	r3, [pc, #52]	@ (8001440 <modbus_1t5_Timeout+0x3c>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	2201      	movs	r2, #1
 800140e:	751a      	strb	r2, [r3, #20]
	//set 3t5 Timer
	__HAL_TIM_SET_COUNTER(hModbus->htim,0);
 8001410:	4b0b      	ldr	r3, [pc, #44]	@ (8001440 <modbus_1t5_Timeout+0x3c>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	691b      	ldr	r3, [r3, #16]
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	2200      	movs	r2, #0
 800141a:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_ENABLE(hModbus->htim);
 800141c:	4b08      	ldr	r3, [pc, #32]	@ (8001440 <modbus_1t5_Timeout+0x3c>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	691b      	ldr	r3, [r3, #16]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	681a      	ldr	r2, [r3, #0]
 8001426:	4b06      	ldr	r3, [pc, #24]	@ (8001440 <modbus_1t5_Timeout+0x3c>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	691b      	ldr	r3, [r3, #16]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f042 0201 	orr.w	r2, r2, #1
 8001432:	601a      	str	r2, [r3, #0]
}
 8001434:	bf00      	nop
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr
 800143e:	bf00      	nop
 8001440:	20000794 	.word	0x20000794

08001444 <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim)
{
 8001444:	b480      	push	{r7}
 8001446:	b083      	sub	sp, #12
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 800144c:	4b04      	ldr	r3, [pc, #16]	@ (8001460 <modbus_3t5_Timeout+0x1c>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	2201      	movs	r2, #1
 8001452:	755a      	strb	r2, [r3, #21]

}
 8001454:	bf00      	nop
 8001456:	370c      	adds	r7, #12
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr
 8001460:	20000794 	.word	0x20000794

08001464 <modbus_ErrorTimeout>:

void modbus_ErrorTimeout(UART_HandleTypeDef* huart)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b082      	sub	sp, #8
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
	if(HAL_UART_GetError(huart)==HAL_UART_ERROR_RTO)
 800146c:	6878      	ldr	r0, [r7, #4]
 800146e:	f008 fdc9 	bl	800a004 <HAL_UART_GetError>
 8001472:	4603      	mov	r3, r0
 8001474:	2b20      	cmp	r3, #32
 8001476:	d101      	bne.n	800147c <modbus_ErrorTimeout+0x18>
	{
		modbus_1t5_Timeout();
 8001478:	f7ff ffc4 	bl	8001404 <modbus_1t5_Timeout>

	}
}
 800147c:	bf00      	nop
 800147e:	3708      	adds	r7, #8
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}

08001484 <Modbus_init>:



void Modbus_init(ModbusHandleTypedef* hmodbus,u16u8_t* RegisterStartAddress)
{
 8001484:	b580      	push	{r7, lr}
 8001486:	b082      	sub	sp, #8
 8001488:	af00      	add	r7, sp, #0
 800148a:	6078      	str	r0, [r7, #4]
 800148c:	6039      	str	r1, [r7, #0]
	hModbus = hmodbus;
 800148e:	4a25      	ldr	r2, [pc, #148]	@ (8001524 <Modbus_init+0xa0>)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	6013      	str	r3, [r2, #0]

	hModbus->RegisterAddress = RegisterStartAddress;
 8001494:	4b23      	ldr	r3, [pc, #140]	@ (8001524 <Modbus_init+0xa0>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	683a      	ldr	r2, [r7, #0]
 800149a:	605a      	str	r2, [r3, #4]

	//config timer interrupt

	HAL_TIM_RegisterCallback(hmodbus->htim,HAL_TIM_PERIOD_ELAPSED_CB_ID ,(void*)modbus_3t5_Timeout);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	691b      	ldr	r3, [r3, #16]
 80014a0:	4a21      	ldr	r2, [pc, #132]	@ (8001528 <Modbus_init+0xa4>)
 80014a2:	210e      	movs	r1, #14
 80014a4:	4618      	mov	r0, r3
 80014a6:	f006 fff1 	bl	800848c <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_ReceiverTimeout_Config(hmodbus->huart, 16);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	68db      	ldr	r3, [r3, #12]
 80014ae:	2110      	movs	r1, #16
 80014b0:	4618      	mov	r0, r3
 80014b2:	f008 fd51 	bl	8009f58 <HAL_UART_ReceiverTimeout_Config>
	HAL_UART_EnableReceiverTimeout(hmodbus->huart);
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	68db      	ldr	r3, [r3, #12]
 80014ba:	4618      	mov	r0, r3
 80014bc:	f008 fd68 	bl	8009f90 <HAL_UART_EnableReceiverTimeout>

	HAL_UART_RegisterCallback(hmodbus->huart, HAL_UART_ERROR_CB_ID, (void*)modbus_ErrorTimeout);
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	68db      	ldr	r3, [r3, #12]
 80014c4:	4a19      	ldr	r2, [pc, #100]	@ (800152c <Modbus_init+0xa8>)
 80014c6:	2104      	movs	r1, #4
 80014c8:	4618      	mov	r0, r3
 80014ca:	f008 f82f 	bl	800952c <HAL_UART_RegisterCallback>
	//HAL_UART_RegisterCallback(hmodbus->huart,HAL_UART_RX_COMPLETE_CB_ID,(void*)modbus_UART_Recived);
	//start Receive
    HAL_UART_Receive_DMA(hModbus->huart,
 80014ce:	4b15      	ldr	r3, [pc, #84]	@ (8001524 <Modbus_init+0xa0>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	68d8      	ldr	r0, [r3, #12]
    		&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 80014d4:	4b13      	ldr	r3, [pc, #76]	@ (8001524 <Modbus_init+0xa0>)
 80014d6:	681a      	ldr	r2, [r3, #0]
 80014d8:	4b12      	ldr	r3, [pc, #72]	@ (8001524 <Modbus_init+0xa0>)
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
    HAL_UART_Receive_DMA(hModbus->huart,
 80014e0:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 80014e4:	4413      	add	r3, r2
 80014e6:	3302      	adds	r3, #2
 80014e8:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80014ec:	4619      	mov	r1, r3
 80014ee:	f008 f957 	bl	80097a0 <HAL_UART_Receive_DMA>
			MODBUS_UART_BUFFER_SIZE );


    if(hModbus->htim->State == HAL_TIM_STATE_READY)
 80014f2:	4b0c      	ldr	r3, [pc, #48]	@ (8001524 <Modbus_init+0xa0>)
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	691b      	ldr	r3, [r3, #16]
 80014f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80014fc:	b2db      	uxtb	r3, r3
 80014fe:	2b01      	cmp	r3, #1
 8001500:	d10c      	bne.n	800151c <Modbus_init+0x98>
    	{
    		HAL_TIM_Base_Start_IT(hModbus->htim);
 8001502:	4b08      	ldr	r3, [pc, #32]	@ (8001524 <Modbus_init+0xa0>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	691b      	ldr	r3, [r3, #16]
 8001508:	4618      	mov	r0, r3
 800150a:	f005 ff91 	bl	8007430 <HAL_TIM_Base_Start_IT>
    		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 800150e:	4b05      	ldr	r3, [pc, #20]	@ (8001524 <Modbus_init+0xa0>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	691b      	ldr	r3, [r3, #16]
 8001514:	2100      	movs	r1, #0
 8001516:	4618      	mov	r0, r3
 8001518:	f006 f9ea 	bl	80078f0 <HAL_TIM_OnePulse_Start_IT>
    	}

}
 800151c:	bf00      	nop
 800151e:	3708      	adds	r7, #8
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}
 8001524:	20000794 	.word	0x20000794
 8001528:	08001445 	.word	0x08001445
 800152c:	08001465 	.word	0x08001465

08001530 <CRC16>:
} ;

unsigned short CRC16 ( puchMsg, usDataLen ) /* The function returns the CRC as a unsigned short type */
unsigned char *puchMsg ; /* message to calculate CRC upon */
unsigned short usDataLen ; /* quantity of bytes in message */
{
 8001530:	b480      	push	{r7}
 8001532:	b085      	sub	sp, #20
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
 8001538:	460b      	mov	r3, r1
 800153a:	803b      	strh	r3, [r7, #0]
	unsigned char uchCRCHi = 0xFF ; /* high byte of CRC initialized */
 800153c:	23ff      	movs	r3, #255	@ 0xff
 800153e:	73fb      	strb	r3, [r7, #15]
	unsigned char uchCRCLo = 0xFF ; /* low byte of CRC initialized */
 8001540:	23ff      	movs	r3, #255	@ 0xff
 8001542:	73bb      	strb	r3, [r7, #14]
	unsigned uIndex ; /* will index into CRC lookup table */
	while (usDataLen--) /* pass through message buffer */
 8001544:	e013      	b.n	800156e <CRC16+0x3e>
	{
		uIndex = uchCRCLo ^ *puchMsg++ ; /* calculate the CRC */
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	1c5a      	adds	r2, r3, #1
 800154a:	607a      	str	r2, [r7, #4]
 800154c:	781a      	ldrb	r2, [r3, #0]
 800154e:	7bbb      	ldrb	r3, [r7, #14]
 8001550:	4053      	eors	r3, r2
 8001552:	b2db      	uxtb	r3, r3
 8001554:	60bb      	str	r3, [r7, #8]
		uchCRCLo = uchCRCHi ^ auchCRCHi[uIndex] ;
 8001556:	4a0f      	ldr	r2, [pc, #60]	@ (8001594 <CRC16+0x64>)
 8001558:	68bb      	ldr	r3, [r7, #8]
 800155a:	4413      	add	r3, r2
 800155c:	781a      	ldrb	r2, [r3, #0]
 800155e:	7bfb      	ldrb	r3, [r7, #15]
 8001560:	4053      	eors	r3, r2
 8001562:	73bb      	strb	r3, [r7, #14]
		uchCRCHi = auchCRCLo[uIndex] ;
 8001564:	4a0c      	ldr	r2, [pc, #48]	@ (8001598 <CRC16+0x68>)
 8001566:	68bb      	ldr	r3, [r7, #8]
 8001568:	4413      	add	r3, r2
 800156a:	781b      	ldrb	r3, [r3, #0]
 800156c:	73fb      	strb	r3, [r7, #15]
	while (usDataLen--) /* pass through message buffer */
 800156e:	883b      	ldrh	r3, [r7, #0]
 8001570:	1e5a      	subs	r2, r3, #1
 8001572:	803a      	strh	r2, [r7, #0]
 8001574:	2b00      	cmp	r3, #0
 8001576:	d1e6      	bne.n	8001546 <CRC16+0x16>
	}
	return (uchCRCHi << 8 | uchCRCLo) ;
 8001578:	7bfb      	ldrb	r3, [r7, #15]
 800157a:	021b      	lsls	r3, r3, #8
 800157c:	b21a      	sxth	r2, r3
 800157e:	7bbb      	ldrb	r3, [r7, #14]
 8001580:	b21b      	sxth	r3, r3
 8001582:	4313      	orrs	r3, r2
 8001584:	b21b      	sxth	r3, r3
 8001586:	b29b      	uxth	r3, r3
}
 8001588:	4618      	mov	r0, r3
 800158a:	3714      	adds	r7, #20
 800158c:	46bd      	mov	sp, r7
 800158e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001592:	4770      	bx	lr
 8001594:	20000168 	.word	0x20000168
 8001598:	20000068 	.word	0x20000068

0800159c <Modbus_Protocal_Worker>:



void Modbus_Protocal_Worker()
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b082      	sub	sp, #8
 80015a0:	af00      	add	r7, sp, #0
	switch(hModbus->Mstatus)
 80015a2:	4b7e      	ldr	r3, [pc, #504]	@ (800179c <Modbus_Protocal_Worker+0x200>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	7ddb      	ldrb	r3, [r3, #23]
 80015a8:	3b01      	subs	r3, #1
 80015aa:	2b03      	cmp	r3, #3
 80015ac:	d80a      	bhi.n	80015c4 <Modbus_Protocal_Worker+0x28>
 80015ae:	a201      	add	r2, pc, #4	@ (adr r2, 80015b4 <Modbus_Protocal_Worker+0x18>)
 80015b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015b4:	080015cf 	.word	0x080015cf
 80015b8:	08001763 	.word	0x08001763
 80015bc:	0800165b 	.word	0x0800165b
 80015c0:	0800169f 	.word	0x0800169f
	{
	default:
	case Modbus_state_Init:
		/*init Modbus protocal*/

		hModbus->Mstatus = Modbus_state_Idle;
 80015c4:	4b75      	ldr	r3, [pc, #468]	@ (800179c <Modbus_Protocal_Worker+0x200>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	2201      	movs	r2, #1
 80015ca:	75da      	strb	r2, [r3, #23]
		break;
 80015cc:	e0e1      	b.n	8001792 <Modbus_Protocal_Worker+0x1f6>
	case Modbus_state_Idle:
		/*Idle state*/

		//check that we have response message
		if(hModbus->TxCount)
 80015ce:	4b73      	ldr	r3, [pc, #460]	@ (800179c <Modbus_Protocal_Worker+0x200>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d006      	beq.n	80015e8 <Modbus_Protocal_Worker+0x4c>
		{
			/*set state*/
			hModbus->Mstatus= Modbus_state_Emission;
 80015da:	4b70      	ldr	r3, [pc, #448]	@ (800179c <Modbus_Protocal_Worker+0x200>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	2202      	movs	r2, #2
 80015e0:	75da      	strb	r2, [r3, #23]
			Modbus_Emission();
 80015e2:	f000 f9cd 	bl	8001980 <Modbus_Emission>
 80015e6:	e018      	b.n	800161a <Modbus_Protocal_Worker+0x7e>
		}

		// Received character
		else if(hModbus->huart->RxXferSize!=hModbus->huart->RxXferCount)
 80015e8:	4b6c      	ldr	r3, [pc, #432]	@ (800179c <Modbus_Protocal_Worker+0x200>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	68db      	ldr	r3, [r3, #12]
 80015ee:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80015f2:	4b6a      	ldr	r3, [pc, #424]	@ (800179c <Modbus_Protocal_Worker+0x200>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	68db      	ldr	r3, [r3, #12]
 80015f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80015fc:	b29b      	uxth	r3, r3
 80015fe:	429a      	cmp	r2, r3
 8001600:	d00b      	beq.n	800161a <Modbus_Protocal_Worker+0x7e>
		{
			/*reset Timer flag*/
			hModbus->Flag_T15TimeOut = 0;
 8001602:	4b66      	ldr	r3, [pc, #408]	@ (800179c <Modbus_Protocal_Worker+0x200>)
 8001604:	681b      	ldr	r3, [r3, #0]
 8001606:	2200      	movs	r2, #0
 8001608:	751a      	strb	r2, [r3, #20]
			hModbus->Flag_T35TimeOut = 0;
 800160a:	4b64      	ldr	r3, [pc, #400]	@ (800179c <Modbus_Protocal_Worker+0x200>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	2200      	movs	r2, #0
 8001610:	755a      	strb	r2, [r3, #21]
			/*set state*/
			hModbus->Mstatus= Modbus_state_Reception;
 8001612:	4b62      	ldr	r3, [pc, #392]	@ (800179c <Modbus_Protocal_Worker+0x200>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	2203      	movs	r2, #3
 8001618:	75da      	strb	r2, [r3, #23]
		}

		//check that if UART RX not start, start receiving
		if(hModbus->huart->RxState == HAL_UART_STATE_READY)
 800161a:	4b60      	ldr	r3, [pc, #384]	@ (800179c <Modbus_Protocal_Worker+0x200>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	68db      	ldr	r3, [r3, #12]
 8001620:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001624:	2b20      	cmp	r3, #32
 8001626:	f040 80ad 	bne.w	8001784 <Modbus_Protocal_Worker+0x1e8>
		{
			hModbus->modbusUartStructure.RxTail =0;
 800162a:	4b5c      	ldr	r3, [pc, #368]	@ (800179c <Modbus_Protocal_Worker+0x200>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	2200      	movs	r2, #0
 8001630:	f8a3 23a2 	strh.w	r2, [r3, #930]	@ 0x3a2
		    HAL_UART_Receive_DMA(hModbus->huart,
 8001634:	4b59      	ldr	r3, [pc, #356]	@ (800179c <Modbus_Protocal_Worker+0x200>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	68d8      	ldr	r0, [r3, #12]
		    		&(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]),
 800163a:	4b58      	ldr	r3, [pc, #352]	@ (800179c <Modbus_Protocal_Worker+0x200>)
 800163c:	681a      	ldr	r2, [r3, #0]
 800163e:	4b57      	ldr	r3, [pc, #348]	@ (800179c <Modbus_Protocal_Worker+0x200>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
		    HAL_UART_Receive_DMA(hModbus->huart,
 8001646:	f503 731c 	add.w	r3, r3, #624	@ 0x270
 800164a:	4413      	add	r3, r2
 800164c:	3302      	adds	r3, #2
 800164e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001652:	4619      	mov	r1, r3
 8001654:	f008 f8a4 	bl	80097a0 <HAL_UART_Receive_DMA>
					MODBUS_UART_BUFFER_SIZE );


		}
		break;
 8001658:	e094      	b.n	8001784 <Modbus_Protocal_Worker+0x1e8>
	case Modbus_state_Reception:

		if(hModbus->Flag_T15TimeOut)
 800165a:	4b50      	ldr	r3, [pc, #320]	@ (800179c <Modbus_Protocal_Worker+0x200>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	7d1b      	ldrb	r3, [r3, #20]
 8001660:	2b00      	cmp	r3, #0
 8001662:	f000 8091 	beq.w	8001788 <Modbus_Protocal_Worker+0x1ec>
		{
			/*reset recived flag*/
			hModbus->RecvStatus = Modbus_RecvFrame_Null;
 8001666:	4b4d      	ldr	r3, [pc, #308]	@ (800179c <Modbus_Protocal_Worker+0x200>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	22fe      	movs	r2, #254	@ 0xfe
 800166c:	759a      	strb	r2, [r3, #22]
			hModbus->modbusUartStructure.RxTail =
					hModbus->huart->RxXferSize - __HAL_DMA_GET_COUNTER(hModbus->huart->hdmarx); 			/*compute CRC and Slave address*/
 800166e:	4b4b      	ldr	r3, [pc, #300]	@ (800179c <Modbus_Protocal_Worker+0x200>)
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	68db      	ldr	r3, [r3, #12]
 8001674:	f8b3 105c 	ldrh.w	r1, [r3, #92]	@ 0x5c
 8001678:	4b48      	ldr	r3, [pc, #288]	@ (800179c <Modbus_Protocal_Worker+0x200>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	68db      	ldr	r3, [r3, #12]
 800167e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	b29a      	uxth	r2, r3
			hModbus->modbusUartStructure.RxTail =
 8001688:	4b44      	ldr	r3, [pc, #272]	@ (800179c <Modbus_Protocal_Worker+0x200>)
 800168a:	681b      	ldr	r3, [r3, #0]
					hModbus->huart->RxXferSize - __HAL_DMA_GET_COUNTER(hModbus->huart->hdmarx); 			/*compute CRC and Slave address*/
 800168c:	1a8a      	subs	r2, r1, r2
 800168e:	b292      	uxth	r2, r2
			hModbus->modbusUartStructure.RxTail =
 8001690:	f8a3 23a2 	strh.w	r2, [r3, #930]	@ 0x3a2



			hModbus->Mstatus = Modbus_state_ControlAndWaiting;
 8001694:	4b41      	ldr	r3, [pc, #260]	@ (800179c <Modbus_Protocal_Worker+0x200>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	2204      	movs	r2, #4
 800169a:	75da      	strb	r2, [r3, #23]
		}
		break;
 800169c:	e074      	b.n	8001788 <Modbus_Protocal_Worker+0x1ec>
	case Modbus_state_ControlAndWaiting:

		/*Frame Calculation , calculate once*/
		if(hModbus->RecvStatus == Modbus_RecvFrame_Null)
 800169e:	4b3f      	ldr	r3, [pc, #252]	@ (800179c <Modbus_Protocal_Worker+0x200>)
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f993 3016 	ldrsb.w	r3, [r3, #22]
 80016a6:	f113 0f02 	cmn.w	r3, #2
 80016aa:	d150      	bne.n	800174e <Modbus_Protocal_Worker+0x1b2>
		{
			hModbus->RecvStatus = Modbus_RecvFrame_Normal;
 80016ac:	4b3b      	ldr	r3, [pc, #236]	@ (800179c <Modbus_Protocal_Worker+0x200>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	2200      	movs	r2, #0
 80016b2:	759a      	strb	r2, [r3, #22]
			// check CRC
			u16u8_t CalculateCRC;
			CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferRx,hModbus->modbusUartStructure.RxTail - 2);
 80016b4:	4b39      	ldr	r3, [pc, #228]	@ (800179c <Modbus_Protocal_Worker+0x200>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f203 2272 	addw	r2, r3, #626	@ 0x272
 80016bc:	4b37      	ldr	r3, [pc, #220]	@ (800179c <Modbus_Protocal_Worker+0x200>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 80016c4:	3b02      	subs	r3, #2
 80016c6:	4619      	mov	r1, r3
 80016c8:	4610      	mov	r0, r2
 80016ca:	f7ff ff31 	bl	8001530 <CRC16>
 80016ce:	4603      	mov	r3, r0
 80016d0:	80bb      	strh	r3, [r7, #4]

			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 80016d2:	793a      	ldrb	r2, [r7, #4]
 80016d4:	4b31      	ldr	r3, [pc, #196]	@ (800179c <Modbus_Protocal_Worker+0x200>)
 80016d6:	6819      	ldr	r1, [r3, #0]
 80016d8:	4b30      	ldr	r3, [pc, #192]	@ (800179c <Modbus_Protocal_Worker+0x200>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 80016e0:	3b02      	subs	r3, #2
 80016e2:	440b      	add	r3, r1
 80016e4:	f893 3272 	ldrb.w	r3, [r3, #626]	@ 0x272
 80016e8:	429a      	cmp	r2, r3
 80016ea:	d10c      	bne.n	8001706 <Modbus_Protocal_Worker+0x16a>
			&& CalculateCRC.U8[1] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail -1]))
 80016ec:	797a      	ldrb	r2, [r7, #5]
 80016ee:	4b2b      	ldr	r3, [pc, #172]	@ (800179c <Modbus_Protocal_Worker+0x200>)
 80016f0:	6819      	ldr	r1, [r3, #0]
 80016f2:	4b2a      	ldr	r3, [pc, #168]	@ (800179c <Modbus_Protocal_Worker+0x200>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 80016fa:	3b01      	subs	r3, #1
 80016fc:	440b      	add	r3, r1
 80016fe:	f893 3272 	ldrb.w	r3, [r3, #626]	@ 0x272
			if(!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 8001702:	429a      	cmp	r2, r3
 8001704:	d004      	beq.n	8001710 <Modbus_Protocal_Worker+0x174>
			{
				// communication unsuccessful
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 8001706:	4b25      	ldr	r3, [pc, #148]	@ (800179c <Modbus_Protocal_Worker+0x200>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	22ff      	movs	r2, #255	@ 0xff
 800170c:	759a      	strb	r2, [r3, #22]
				break;
 800170e:	e040      	b.n	8001792 <Modbus_Protocal_Worker+0x1f6>
			}

			//check Slave Address
			if(hModbus->modbusUartStructure.MessageBufferRx[0] != hModbus->slaveAddress)
 8001710:	4b22      	ldr	r3, [pc, #136]	@ (800179c <Modbus_Protocal_Worker+0x200>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	f893 2272 	ldrb.w	r2, [r3, #626]	@ 0x272
 8001718:	4b20      	ldr	r3, [pc, #128]	@ (800179c <Modbus_Protocal_Worker+0x200>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	781b      	ldrb	r3, [r3, #0]
 800171e:	429a      	cmp	r2, r3
 8001720:	d113      	bne.n	800174a <Modbus_Protocal_Worker+0x1ae>
				break;

			//copy recivced frame
			memcpy(hModbus->Rxframe,
 8001722:	4b1e      	ldr	r3, [pc, #120]	@ (800179c <Modbus_Protocal_Worker+0x200>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f103 0018 	add.w	r0, r3, #24
					hModbus->modbusUartStructure.MessageBufferRx+1,
 800172a:	4b1c      	ldr	r3, [pc, #112]	@ (800179c <Modbus_Protocal_Worker+0x200>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f203 2372 	addw	r3, r3, #626	@ 0x272
			memcpy(hModbus->Rxframe,
 8001732:	1c59      	adds	r1, r3, #1
					hModbus->modbusUartStructure.RxTail-3);
 8001734:	4b19      	ldr	r3, [pc, #100]	@ (800179c <Modbus_Protocal_Worker+0x200>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	@ 0x3a2
 800173c:	3b03      	subs	r3, #3
			memcpy(hModbus->Rxframe,
 800173e:	461a      	mov	r2, r3
 8001740:	f009 fdb4 	bl	800b2ac <memcpy>

			//execute command
			Modbus_frame_response();
 8001744:	f000 f904 	bl	8001950 <Modbus_frame_response>
 8001748:	e001      	b.n	800174e <Modbus_Protocal_Worker+0x1b2>
				break;
 800174a:	bf00      	nop
					}
		break;


	}
}
 800174c:	e021      	b.n	8001792 <Modbus_Protocal_Worker+0x1f6>
		if(hModbus->Flag_T35TimeOut)
 800174e:	4b13      	ldr	r3, [pc, #76]	@ (800179c <Modbus_Protocal_Worker+0x200>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	7d5b      	ldrb	r3, [r3, #21]
 8001754:	2b00      	cmp	r3, #0
 8001756:	d019      	beq.n	800178c <Modbus_Protocal_Worker+0x1f0>
			hModbus->Mstatus = Modbus_state_Idle;
 8001758:	4b10      	ldr	r3, [pc, #64]	@ (800179c <Modbus_Protocal_Worker+0x200>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	2201      	movs	r2, #1
 800175e:	75da      	strb	r2, [r3, #23]
		break;
 8001760:	e014      	b.n	800178c <Modbus_Protocal_Worker+0x1f0>
		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001762:	4b0e      	ldr	r3, [pc, #56]	@ (800179c <Modbus_Protocal_Worker+0x200>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	68db      	ldr	r3, [r3, #12]
 8001768:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800176c:	2b20      	cmp	r3, #32
 800176e:	d10f      	bne.n	8001790 <Modbus_Protocal_Worker+0x1f4>
			hModbus->TxCount=0;
 8001770:	4b0a      	ldr	r3, [pc, #40]	@ (800179c <Modbus_Protocal_Worker+0x200>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	2200      	movs	r2, #0
 8001776:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270
			hModbus->Mstatus = Modbus_state_Idle;
 800177a:	4b08      	ldr	r3, [pc, #32]	@ (800179c <Modbus_Protocal_Worker+0x200>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	2201      	movs	r2, #1
 8001780:	75da      	strb	r2, [r3, #23]
		break;
 8001782:	e005      	b.n	8001790 <Modbus_Protocal_Worker+0x1f4>
		break;
 8001784:	bf00      	nop
 8001786:	e004      	b.n	8001792 <Modbus_Protocal_Worker+0x1f6>
		break;
 8001788:	bf00      	nop
 800178a:	e002      	b.n	8001792 <Modbus_Protocal_Worker+0x1f6>
		break;
 800178c:	bf00      	nop
 800178e:	e000      	b.n	8001792 <Modbus_Protocal_Worker+0x1f6>
		break;
 8001790:	bf00      	nop
}
 8001792:	bf00      	nop
 8001794:	3708      	adds	r7, #8
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	20000794 	.word	0x20000794

080017a0 <modbusWrite1Register>:
void modbusWrite1Register() //function 06
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b082      	sub	sp, #8
 80017a4:	af00      	add	r7, sp, #0

	//write data to register
	uint16_t startAddress = (hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]);
 80017a6:	4b1d      	ldr	r3, [pc, #116]	@ (800181c <modbusWrite1Register+0x7c>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	7e5b      	ldrb	r3, [r3, #25]
 80017ac:	021b      	lsls	r3, r3, #8
 80017ae:	b29b      	uxth	r3, r3
 80017b0:	4a1a      	ldr	r2, [pc, #104]	@ (800181c <modbusWrite1Register+0x7c>)
 80017b2:	6812      	ldr	r2, [r2, #0]
 80017b4:	7e92      	ldrb	r2, [r2, #26]
 80017b6:	4413      	add	r3, r2
 80017b8:	80fb      	strh	r3, [r7, #6]

	if(startAddress > hModbus->RegisterSize)
 80017ba:	88fa      	ldrh	r2, [r7, #6]
 80017bc:	4b17      	ldr	r3, [pc, #92]	@ (800181c <modbusWrite1Register+0x7c>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	689b      	ldr	r3, [r3, #8]
 80017c2:	429a      	cmp	r2, r3
 80017c4:	d903      	bls.n	80017ce <modbusWrite1Register+0x2e>
		{
			 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 80017c6:	2002      	movs	r0, #2
 80017c8:	f000 f8a0 	bl	800190c <ModbusErrorReply>
			 return;
 80017cc:	e023      	b.n	8001816 <modbusWrite1Register+0x76>
		}


	hModbus->RegisterAddress[startAddress].U8[1] = hModbus->Rxframe[3];
 80017ce:	4b13      	ldr	r3, [pc, #76]	@ (800181c <modbusWrite1Register+0x7c>)
 80017d0:	681a      	ldr	r2, [r3, #0]
 80017d2:	4b12      	ldr	r3, [pc, #72]	@ (800181c <modbusWrite1Register+0x7c>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	6859      	ldr	r1, [r3, #4]
 80017d8:	88fb      	ldrh	r3, [r7, #6]
 80017da:	005b      	lsls	r3, r3, #1
 80017dc:	440b      	add	r3, r1
 80017de:	7ed2      	ldrb	r2, [r2, #27]
 80017e0:	705a      	strb	r2, [r3, #1]
	hModbus->RegisterAddress[startAddress].U8[0] = hModbus->Rxframe[4];
 80017e2:	4b0e      	ldr	r3, [pc, #56]	@ (800181c <modbusWrite1Register+0x7c>)
 80017e4:	681a      	ldr	r2, [r3, #0]
 80017e6:	4b0d      	ldr	r3, [pc, #52]	@ (800181c <modbusWrite1Register+0x7c>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	6859      	ldr	r1, [r3, #4]
 80017ec:	88fb      	ldrh	r3, [r7, #6]
 80017ee:	005b      	lsls	r3, r3, #1
 80017f0:	440b      	add	r3, r1
 80017f2:	7f12      	ldrb	r2, [r2, #28]
 80017f4:	701a      	strb	r2, [r3, #0]



	//generate response
	memcpy(hModbus->Txframe,
 80017f6:	4b09      	ldr	r3, [pc, #36]	@ (800181c <modbusWrite1Register+0x7c>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f503 70a2 	add.w	r0, r3, #324	@ 0x144
			hModbus->Rxframe,
 80017fe:	4b07      	ldr	r3, [pc, #28]	@ (800181c <modbusWrite1Register+0x7c>)
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	3318      	adds	r3, #24
	memcpy(hModbus->Txframe,
 8001804:	2208      	movs	r2, #8
 8001806:	4619      	mov	r1, r3
 8001808:	f009 fd50 	bl	800b2ac <memcpy>
			8);
	//set number of byte to sent
	hModbus->TxCount=5;
 800180c:	4b03      	ldr	r3, [pc, #12]	@ (800181c <modbusWrite1Register+0x7c>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	2205      	movs	r2, #5
 8001812:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270



}
 8001816:	3708      	adds	r7, #8
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}
 800181c:	20000794 	.word	0x20000794

08001820 <modbusRead1Register>:

void modbusRead1Register() // function 03
{
 8001820:	b590      	push	{r4, r7, lr}
 8001822:	b083      	sub	sp, #12
 8001824:	af00      	add	r7, sp, #0



	uint16_t numberOfDataToRead =((hModbus->Rxframe[3]<<8)+(hModbus->Rxframe[4]));
 8001826:	4b38      	ldr	r3, [pc, #224]	@ (8001908 <modbusRead1Register+0xe8>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	7edb      	ldrb	r3, [r3, #27]
 800182c:	021b      	lsls	r3, r3, #8
 800182e:	b29b      	uxth	r3, r3
 8001830:	4a35      	ldr	r2, [pc, #212]	@ (8001908 <modbusRead1Register+0xe8>)
 8001832:	6812      	ldr	r2, [r2, #0]
 8001834:	7f12      	ldrb	r2, [r2, #28]
 8001836:	4413      	add	r3, r2
 8001838:	80fb      	strh	r3, [r7, #6]
	uint16_t startAddress =((hModbus->Rxframe[1]<<8)+(hModbus->Rxframe[2]));
 800183a:	4b33      	ldr	r3, [pc, #204]	@ (8001908 <modbusRead1Register+0xe8>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	7e5b      	ldrb	r3, [r3, #25]
 8001840:	021b      	lsls	r3, r3, #8
 8001842:	b29b      	uxth	r3, r3
 8001844:	4a30      	ldr	r2, [pc, #192]	@ (8001908 <modbusRead1Register+0xe8>)
 8001846:	6812      	ldr	r2, [r2, #0]
 8001848:	7e92      	ldrb	r2, [r2, #26]
 800184a:	4413      	add	r3, r2
 800184c:	80bb      	strh	r3, [r7, #4]

	//check quantity and address range

	if(numberOfDataToRead <1 ||numberOfDataToRead > 0x7D)
 800184e:	88fb      	ldrh	r3, [r7, #6]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d002      	beq.n	800185a <modbusRead1Register+0x3a>
 8001854:	88fb      	ldrh	r3, [r7, #6]
 8001856:	2b7d      	cmp	r3, #125	@ 0x7d
 8001858:	d903      	bls.n	8001862 <modbusRead1Register+0x42>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataValue);
 800185a:	2003      	movs	r0, #3
 800185c:	f000 f856 	bl	800190c <ModbusErrorReply>
		 return;
 8001860:	e04e      	b.n	8001900 <modbusRead1Register+0xe0>
	}

	if(startAddress > hModbus->RegisterSize || (startAddress +  numberOfDataToRead) > hModbus->RegisterSize)
 8001862:	88ba      	ldrh	r2, [r7, #4]
 8001864:	4b28      	ldr	r3, [pc, #160]	@ (8001908 <modbusRead1Register+0xe8>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	689b      	ldr	r3, [r3, #8]
 800186a:	429a      	cmp	r2, r3
 800186c:	d808      	bhi.n	8001880 <modbusRead1Register+0x60>
 800186e:	88ba      	ldrh	r2, [r7, #4]
 8001870:	88fb      	ldrh	r3, [r7, #6]
 8001872:	4413      	add	r3, r2
 8001874:	461a      	mov	r2, r3
 8001876:	4b24      	ldr	r3, [pc, #144]	@ (8001908 <modbusRead1Register+0xe8>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	689b      	ldr	r3, [r3, #8]
 800187c:	429a      	cmp	r2, r3
 800187e:	d903      	bls.n	8001888 <modbusRead1Register+0x68>
	{
		 ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 8001880:	2002      	movs	r0, #2
 8001882:	f000 f843 	bl	800190c <ModbusErrorReply>
		 return;
 8001886:	e03b      	b.n	8001900 <modbusRead1Register+0xe0>
	}


	//generate response
	hModbus->Txframe[0] = Modbus_function_Read_Holding_Register;
 8001888:	4b1f      	ldr	r3, [pc, #124]	@ (8001908 <modbusRead1Register+0xe8>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	2203      	movs	r2, #3
 800188e:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	hModbus->Txframe[1] = (2*numberOfDataToRead) & 0xFF;
 8001892:	88fb      	ldrh	r3, [r7, #6]
 8001894:	b2da      	uxtb	r2, r3
 8001896:	4b1c      	ldr	r3, [pc, #112]	@ (8001908 <modbusRead1Register+0xe8>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	0052      	lsls	r2, r2, #1
 800189c:	b2d2      	uxtb	r2, r2
 800189e:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	register int i;
	for(i=0; i<numberOfDataToRead;i++)
 80018a2:	2400      	movs	r4, #0
 80018a4:	e020      	b.n	80018e8 <modbusRead1Register+0xc8>
	{
		hModbus->Txframe[2*i+2]=hModbus->RegisterAddress[startAddress+i].U8[1];
 80018a6:	4b18      	ldr	r3, [pc, #96]	@ (8001908 <modbusRead1Register+0xe8>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	685a      	ldr	r2, [r3, #4]
 80018ac:	88bb      	ldrh	r3, [r7, #4]
 80018ae:	4423      	add	r3, r4
 80018b0:	005b      	lsls	r3, r3, #1
 80018b2:	18d1      	adds	r1, r2, r3
 80018b4:	4b14      	ldr	r3, [pc, #80]	@ (8001908 <modbusRead1Register+0xe8>)
 80018b6:	681a      	ldr	r2, [r3, #0]
 80018b8:	1c63      	adds	r3, r4, #1
 80018ba:	005b      	lsls	r3, r3, #1
 80018bc:	7849      	ldrb	r1, [r1, #1]
 80018be:	4413      	add	r3, r2
 80018c0:	460a      	mov	r2, r1
 80018c2:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
		hModbus->Txframe[2*i+3]=hModbus->RegisterAddress[startAddress+i].U8[0];
 80018c6:	4b10      	ldr	r3, [pc, #64]	@ (8001908 <modbusRead1Register+0xe8>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	685a      	ldr	r2, [r3, #4]
 80018cc:	88bb      	ldrh	r3, [r7, #4]
 80018ce:	4423      	add	r3, r4
 80018d0:	005b      	lsls	r3, r3, #1
 80018d2:	18d1      	adds	r1, r2, r3
 80018d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001908 <modbusRead1Register+0xe8>)
 80018d6:	681a      	ldr	r2, [r3, #0]
 80018d8:	0063      	lsls	r3, r4, #1
 80018da:	3303      	adds	r3, #3
 80018dc:	7809      	ldrb	r1, [r1, #0]
 80018de:	4413      	add	r3, r2
 80018e0:	460a      	mov	r2, r1
 80018e2:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	for(i=0; i<numberOfDataToRead;i++)
 80018e6:	3401      	adds	r4, #1
 80018e8:	88fb      	ldrh	r3, [r7, #6]
 80018ea:	429c      	cmp	r4, r3
 80018ec:	dbdb      	blt.n	80018a6 <modbusRead1Register+0x86>
	}
	hModbus->TxCount = 2+2*numberOfDataToRead;
 80018ee:	88fb      	ldrh	r3, [r7, #6]
 80018f0:	3301      	adds	r3, #1
 80018f2:	b2da      	uxtb	r2, r3
 80018f4:	4b04      	ldr	r3, [pc, #16]	@ (8001908 <modbusRead1Register+0xe8>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	0052      	lsls	r2, r2, #1
 80018fa:	b2d2      	uxtb	r2, r2
 80018fc:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270

}
 8001900:	370c      	adds	r7, #12
 8001902:	46bd      	mov	sp, r7
 8001904:	bd90      	pop	{r4, r7, pc}
 8001906:	bf00      	nop
 8001908:	20000794 	.word	0x20000794

0800190c <ModbusErrorReply>:

void ModbusErrorReply(uint8_t Errorcode)
{
 800190c:	b480      	push	{r7}
 800190e:	b083      	sub	sp, #12
 8001910:	af00      	add	r7, sp, #0
 8001912:	4603      	mov	r3, r0
 8001914:	71fb      	strb	r3, [r7, #7]
	hModbus->Txframe[0] = hModbus->Rxframe[0] | 0x80;
 8001916:	4b0d      	ldr	r3, [pc, #52]	@ (800194c <ModbusErrorReply+0x40>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	7e1a      	ldrb	r2, [r3, #24]
 800191c:	4b0b      	ldr	r3, [pc, #44]	@ (800194c <ModbusErrorReply+0x40>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8001924:	b2d2      	uxtb	r2, r2
 8001926:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144
	hModbus->Txframe[1] = Errorcode;
 800192a:	4b08      	ldr	r3, [pc, #32]	@ (800194c <ModbusErrorReply+0x40>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	79fa      	ldrb	r2, [r7, #7]
 8001930:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
	hModbus->TxCount = 2;
 8001934:	4b05      	ldr	r3, [pc, #20]	@ (800194c <ModbusErrorReply+0x40>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	2202      	movs	r2, #2
 800193a:	f883 2270 	strb.w	r2, [r3, #624]	@ 0x270
}
 800193e:	bf00      	nop
 8001940:	370c      	adds	r7, #12
 8001942:	46bd      	mov	sp, r7
 8001944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001948:	4770      	bx	lr
 800194a:	bf00      	nop
 800194c:	20000794 	.word	0x20000794

08001950 <Modbus_frame_response>:

void Modbus_frame_response()
{
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0
	switch(hModbus->Rxframe[0]) //check funcion
 8001954:	4b09      	ldr	r3, [pc, #36]	@ (800197c <Modbus_frame_response+0x2c>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	7e1b      	ldrb	r3, [r3, #24]
 800195a:	2b03      	cmp	r3, #3
 800195c:	d004      	beq.n	8001968 <Modbus_frame_response+0x18>
 800195e:	2b06      	cmp	r3, #6
 8001960:	d105      	bne.n	800196e <Modbus_frame_response+0x1e>
	{
	case Modbus_function_Write_SingleRegister:
		modbusWrite1Register();
 8001962:	f7ff ff1d 	bl	80017a0 <modbusWrite1Register>
		break;
 8001966:	e006      	b.n	8001976 <Modbus_frame_response+0x26>
	case Modbus_function_Read_Holding_Register:
		modbusRead1Register();
 8001968:	f7ff ff5a 	bl	8001820 <modbusRead1Register>
		break;
 800196c:	e003      	b.n	8001976 <Modbus_frame_response+0x26>
	default:
		 ModbusErrorReply(Modbus_RecvFrame_IllegalFunction);
 800196e:	2001      	movs	r0, #1
 8001970:	f7ff ffcc 	bl	800190c <ModbusErrorReply>
		break;
 8001974:	bf00      	nop

	}
}
 8001976:	bf00      	nop
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	20000794 	.word	0x20000794

08001980 <Modbus_Emission>:

void Modbus_Emission()
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b082      	sub	sp, #8
 8001984:	af00      	add	r7, sp, #0
	if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001986:	4b38      	ldr	r3, [pc, #224]	@ (8001a68 <Modbus_Emission+0xe8>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	68db      	ldr	r3, [r3, #12]
 800198c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001990:	2b20      	cmp	r3, #32
 8001992:	d15d      	bne.n	8001a50 <Modbus_Emission+0xd0>
	{
		//generate response package
		hModbus->modbusUartStructure.MessageBufferTx[0] = hModbus->slaveAddress;
 8001994:	4b34      	ldr	r3, [pc, #208]	@ (8001a68 <Modbus_Emission+0xe8>)
 8001996:	681a      	ldr	r2, [r3, #0]
 8001998:	4b33      	ldr	r3, [pc, #204]	@ (8001a68 <Modbus_Emission+0xe8>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	7812      	ldrb	r2, [r2, #0]
 800199e:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

		memcpy
		(
				hModbus->modbusUartStructure.MessageBufferTx+1,
 80019a2:	4b31      	ldr	r3, [pc, #196]	@ (8001a68 <Modbus_Emission+0xe8>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f503 7369 	add.w	r3, r3, #932	@ 0x3a4
		memcpy
 80019aa:	1c58      	adds	r0, r3, #1
				hModbus->Txframe,
 80019ac:	4b2e      	ldr	r3, [pc, #184]	@ (8001a68 <Modbus_Emission+0xe8>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f503 71a2 	add.w	r1, r3, #324	@ 0x144
				hModbus->TxCount
 80019b4:	4b2c      	ldr	r3, [pc, #176]	@ (8001a68 <Modbus_Emission+0xe8>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
		memcpy
 80019bc:	461a      	mov	r2, r3
 80019be:	f009 fc75 	bl	800b2ac <memcpy>
		);

		hModbus->modbusUartStructure.TxTail = hModbus->TxCount+3;
 80019c2:	4b29      	ldr	r3, [pc, #164]	@ (8001a68 <Modbus_Emission+0xe8>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	f893 3270 	ldrb.w	r3, [r3, #624]	@ 0x270
 80019ca:	461a      	mov	r2, r3
 80019cc:	4b26      	ldr	r3, [pc, #152]	@ (8001a68 <Modbus_Emission+0xe8>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	3203      	adds	r2, #3
 80019d2:	b292      	uxth	r2, r2
 80019d4:	f8a3 24d4 	strh.w	r2, [r3, #1236]	@ 0x4d4

		u16u8_t CalculateCRC;
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 80019d8:	4b23      	ldr	r3, [pc, #140]	@ (8001a68 <Modbus_Emission+0xe8>)
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f503 7269 	add.w	r2, r3, #932	@ 0x3a4
				hModbus->modbusUartStructure.TxTail - 2);
 80019e0:	4b21      	ldr	r3, [pc, #132]	@ (8001a68 <Modbus_Emission+0xe8>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx,
 80019e8:	3b02      	subs	r3, #2
 80019ea:	4619      	mov	r1, r3
 80019ec:	4610      	mov	r0, r2
 80019ee:	f7ff fd9f 	bl	8001530 <CRC16>
 80019f2:	4603      	mov	r3, r0
 80019f4:	80bb      	strh	r3, [r7, #4]

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-2]
 80019f6:	4b1c      	ldr	r3, [pc, #112]	@ (8001a68 <Modbus_Emission+0xe8>)
 80019f8:	681a      	ldr	r2, [r3, #0]
 80019fa:	4b1b      	ldr	r3, [pc, #108]	@ (8001a68 <Modbus_Emission+0xe8>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 8001a02:	3b02      	subs	r3, #2
													 =CalculateCRC.U8[0];
 8001a04:	7939      	ldrb	r1, [r7, #4]
 8001a06:	4413      	add	r3, r2
 8001a08:	460a      	mov	r2, r1
 8001a0a:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail-1]
 8001a0e:	4b16      	ldr	r3, [pc, #88]	@ (8001a68 <Modbus_Emission+0xe8>)
 8001a10:	681a      	ldr	r2, [r3, #0]
 8001a12:	4b15      	ldr	r3, [pc, #84]	@ (8001a68 <Modbus_Emission+0xe8>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 8001a1a:	3b01      	subs	r3, #1
													 =CalculateCRC.U8[1];
 8001a1c:	7979      	ldrb	r1, [r7, #5]
 8001a1e:	4413      	add	r3, r2
 8001a20:	460a      	mov	r2, r1
 8001a22:	f883 23a4 	strb.w	r2, [r3, #932]	@ 0x3a4


		//sent modbus

		if(hModbus->huart->gState==HAL_UART_STATE_READY)
 8001a26:	4b10      	ldr	r3, [pc, #64]	@ (8001a68 <Modbus_Emission+0xe8>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	68db      	ldr	r3, [r3, #12]
 8001a2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a30:	2b20      	cmp	r3, #32
 8001a32:	d10d      	bne.n	8001a50 <Modbus_Emission+0xd0>
		{
			HAL_UART_Transmit_DMA(hModbus->huart
 8001a34:	4b0c      	ldr	r3, [pc, #48]	@ (8001a68 <Modbus_Emission+0xe8>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	68d8      	ldr	r0, [r3, #12]
					,hModbus->modbusUartStructure.MessageBufferTx
 8001a3a:	4b0b      	ldr	r3, [pc, #44]	@ (8001a68 <Modbus_Emission+0xe8>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f503 7169 	add.w	r1, r3, #932	@ 0x3a4
					,hModbus->modbusUartStructure.TxTail);
 8001a42:	4b09      	ldr	r3, [pc, #36]	@ (8001a68 <Modbus_Emission+0xe8>)
 8001a44:	681b      	ldr	r3, [r3, #0]
			HAL_UART_Transmit_DMA(hModbus->huart
 8001a46:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	@ 0x4d4
 8001a4a:	461a      	mov	r2, r3
 8001a4c:	f007 fe28 	bl	80096a0 <HAL_UART_Transmit_DMA>



	}
	/*reset Timer flag*/
	hModbus->Flag_T15TimeOut = 0;
 8001a50:	4b05      	ldr	r3, [pc, #20]	@ (8001a68 <Modbus_Emission+0xe8>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	2200      	movs	r2, #0
 8001a56:	751a      	strb	r2, [r3, #20]
	hModbus->Flag_T35TimeOut = 0;
 8001a58:	4b03      	ldr	r3, [pc, #12]	@ (8001a68 <Modbus_Emission+0xe8>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	755a      	strb	r2, [r3, #21]

}
 8001a60:	bf00      	nop
 8001a62:	3708      	adds	r7, #8
 8001a64:	46bd      	mov	sp, r7
 8001a66:	bd80      	pop	{r7, pc}
 8001a68:	20000794 	.word	0x20000794

08001a6c <ADC_init>:
 *      Author: naker
 */

#include "adc.h"

void ADC_init(ADC_HandleTypeDef* hadc, ADC* adc){
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	b082      	sub	sp, #8
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
 8001a74:	6039      	str	r1, [r7, #0]
	HAL_ADC_Start_DMA(hadc, adc -> adc_buffer, 50);
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	2232      	movs	r2, #50	@ 0x32
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	6878      	ldr	r0, [r7, #4]
 8001a7e:	f002 fba1 	bl	80041c4 <HAL_ADC_Start_DMA>
}
 8001a82:	bf00      	nop
 8001a84:	3708      	adds	r7, #8
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd80      	pop	{r7, pc}

08001a8a <Update_adc>:

uint32_t Update_adc(ADC* adc){
 8001a8a:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001a8e:	b086      	sub	sp, #24
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
	uint64_t sum_adc = 0;
 8001a94:	f04f 0200 	mov.w	r2, #0
 8001a98:	f04f 0300 	mov.w	r3, #0
 8001a9c:	e9c7 2304 	strd	r2, r3, [r7, #16]
	for (uint8_t i = 0; i < 50; i++){
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	73fb      	strb	r3, [r7, #15]
 8001aa4:	e011      	b.n	8001aca <Update_adc+0x40>
		sum_adc += adc -> adc_buffer[i];
 8001aa6:	7bfa      	ldrb	r2, [r7, #15]
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001aae:	2200      	movs	r2, #0
 8001ab0:	461c      	mov	r4, r3
 8001ab2:	4615      	mov	r5, r2
 8001ab4:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001ab8:	eb12 0804 	adds.w	r8, r2, r4
 8001abc:	eb43 0905 	adc.w	r9, r3, r5
 8001ac0:	e9c7 8904 	strd	r8, r9, [r7, #16]
	for (uint8_t i = 0; i < 50; i++){
 8001ac4:	7bfb      	ldrb	r3, [r7, #15]
 8001ac6:	3301      	adds	r3, #1
 8001ac8:	73fb      	strb	r3, [r7, #15]
 8001aca:	7bfb      	ldrb	r3, [r7, #15]
 8001acc:	2b31      	cmp	r3, #49	@ 0x31
 8001ace:	d9ea      	bls.n	8001aa6 <Update_adc+0x1c>
	}
	return adc -> adc_avg = sum_adc / 50;
 8001ad0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001ad4:	f04f 0232 	mov.w	r2, #50	@ 0x32
 8001ad8:	f04f 0300 	mov.w	r3, #0
 8001adc:	f7ff f88a 	bl	8000bf4 <__aeabi_uldivmod>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	460b      	mov	r3, r1
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	3718      	adds	r7, #24
 8001af4:	46bd      	mov	sp, r7
 8001af6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

08001afc <Update_joy>:
 *      Author: naker
 */

#include "joy.h"

void Update_joy(JOY *joy){
 8001afc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b00:	b084      	sub	sp, #16
 8001b02:	af00      	add	r7, sp, #0
 8001b04:	6078      	str	r0, [r7, #4]
	uint8_t s_1 = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5);
 8001b06:	2120      	movs	r1, #32
 8001b08:	4835      	ldr	r0, [pc, #212]	@ (8001be0 <Update_joy+0xe4>)
 8001b0a:	f004 fb45 	bl	8006198 <HAL_GPIO_ReadPin>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	73fb      	strb	r3, [r7, #15]
	uint8_t s_2 = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_10);
 8001b12:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001b16:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b1a:	f004 fb3d 	bl	8006198 <HAL_GPIO_ReadPin>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	73bb      	strb	r3, [r7, #14]
	uint8_t s_3 = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4);
 8001b22:	2110      	movs	r1, #16
 8001b24:	482f      	ldr	r0, [pc, #188]	@ (8001be4 <Update_joy+0xe8>)
 8001b26:	f004 fb37 	bl	8006198 <HAL_GPIO_ReadPin>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	737b      	strb	r3, [r7, #13]
	uint8_t s_4 = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5);
 8001b2e:	2120      	movs	r1, #32
 8001b30:	482c      	ldr	r0, [pc, #176]	@ (8001be4 <Update_joy+0xe8>)
 8001b32:	f004 fb31 	bl	8006198 <HAL_GPIO_ReadPin>
 8001b36:	4603      	mov	r3, r0
 8001b38:	733b      	strb	r3, [r7, #12]
	if(!s_1 || !s_2 || !s_3 || !s_4){
 8001b3a:	7bfb      	ldrb	r3, [r7, #15]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d008      	beq.n	8001b52 <Update_joy+0x56>
 8001b40:	7bbb      	ldrb	r3, [r7, #14]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d005      	beq.n	8001b52 <Update_joy+0x56>
 8001b46:	7b7b      	ldrb	r3, [r7, #13]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d002      	beq.n	8001b52 <Update_joy+0x56>
 8001b4c:	7b3b      	ldrb	r3, [r7, #12]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d133      	bne.n	8001bba <Update_joy+0xbe>
		static uint8_t is_first = 1;
		static uint64_t timestamp = 0;
		if(is_first){
 8001b52:	4b25      	ldr	r3, [pc, #148]	@ (8001be8 <Update_joy+0xec>)
 8001b54:	781b      	ldrb	r3, [r3, #0]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d00c      	beq.n	8001b74 <Update_joy+0x78>
			timestamp = HAL_GetTick() + 50;
 8001b5a:	f001 ff2b 	bl	80039b4 <HAL_GetTick>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	3332      	adds	r3, #50	@ 0x32
 8001b62:	2200      	movs	r2, #0
 8001b64:	469a      	mov	sl, r3
 8001b66:	4693      	mov	fp, r2
 8001b68:	4b20      	ldr	r3, [pc, #128]	@ (8001bec <Update_joy+0xf0>)
 8001b6a:	e9c3 ab00 	strd	sl, fp, [r3]
			is_first = 0;
 8001b6e:	4b1e      	ldr	r3, [pc, #120]	@ (8001be8 <Update_joy+0xec>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	701a      	strb	r2, [r3, #0]
		}
		if (HAL_GetTick() > timestamp){
 8001b74:	f001 ff1e 	bl	80039b4 <HAL_GetTick>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	461c      	mov	r4, r3
 8001b7e:	4615      	mov	r5, r2
 8001b80:	4b1a      	ldr	r3, [pc, #104]	@ (8001bec <Update_joy+0xf0>)
 8001b82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b86:	42a2      	cmp	r2, r4
 8001b88:	41ab      	sbcs	r3, r5
 8001b8a:	d223      	bcs.n	8001bd4 <Update_joy+0xd8>
			timestamp = HAL_GetTick() + 50;
 8001b8c:	f001 ff12 	bl	80039b4 <HAL_GetTick>
 8001b90:	4603      	mov	r3, r0
 8001b92:	3332      	adds	r3, #50	@ 0x32
 8001b94:	2200      	movs	r2, #0
 8001b96:	4698      	mov	r8, r3
 8001b98:	4691      	mov	r9, r2
 8001b9a:	4b14      	ldr	r3, [pc, #80]	@ (8001bec <Update_joy+0xf0>)
 8001b9c:	e9c3 8900 	strd	r8, r9, [r3]
			joy -> s_1 = s_1;
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	7bfa      	ldrb	r2, [r7, #15]
 8001ba4:	701a      	strb	r2, [r3, #0]
			joy -> s_2 = s_2;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	7bba      	ldrb	r2, [r7, #14]
 8001baa:	705a      	strb	r2, [r3, #1]
			joy -> s_3 = s_3;
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	7b7a      	ldrb	r2, [r7, #13]
 8001bb0:	709a      	strb	r2, [r3, #2]
			joy -> s_4 = s_4;
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	7b3a      	ldrb	r2, [r7, #12]
 8001bb6:	70da      	strb	r2, [r3, #3]
	if(!s_1 || !s_2 || !s_3 || !s_4){
 8001bb8:	e00c      	b.n	8001bd4 <Update_joy+0xd8>
		}
	}else{
		joy -> s_1 = 1;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	2201      	movs	r2, #1
 8001bbe:	701a      	strb	r2, [r3, #0]
		joy -> s_2 = 1;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	705a      	strb	r2, [r3, #1]
		joy -> s_3 = 1;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2201      	movs	r2, #1
 8001bca:	709a      	strb	r2, [r3, #2]
		joy -> s_4 = 1;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2201      	movs	r2, #1
 8001bd0:	70da      	strb	r2, [r3, #3]
	}
}
 8001bd2:	e000      	b.n	8001bd6 <Update_joy+0xda>
	if(!s_1 || !s_2 || !s_3 || !s_4){
 8001bd4:	bf00      	nop
}
 8001bd6:	bf00      	nop
 8001bd8:	3710      	adds	r7, #16
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001be0:	48000400 	.word	0x48000400
 8001be4:	48000800 	.word	0x48000800
 8001be8:	20000268 	.word	0x20000268
 8001bec:	20000798 	.word	0x20000798

08001bf0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001bf4:	f001 fe79 	bl	80038ea <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001bf8:	f000 f90c 	bl	8001e14 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001bfc:	f000 fc26 	bl	800244c <MX_GPIO_Init>
  MX_DMA_Init();
 8001c00:	f000 fbea 	bl	80023d8 <MX_DMA_Init>
  MX_TIM1_Init();
 8001c04:	f000 f9c8 	bl	8001f98 <MX_TIM1_Init>
  MX_TIM3_Init();
 8001c08:	f000 fa76 	bl	80020f8 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001c0c:	f000 fac2 	bl	8002194 <MX_TIM4_Init>
  MX_ADC1_Init();
 8001c10:	f000 f94a 	bl	8001ea8 <MX_ADC1_Init>
  MX_TIM5_Init();
 8001c14:	f000 fb14 	bl	8002240 <MX_TIM5_Init>
  MX_TIM16_Init();
 8001c18:	f000 fb60 	bl	80022dc <MX_TIM16_Init>
  MX_USART2_UART_Init();
 8001c1c:	f000 fb8e 	bl	800233c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  //Modbus setting
  hmodbus.huart = &huart2;
 8001c20:	4b64      	ldr	r3, [pc, #400]	@ (8001db4 <main+0x1c4>)
 8001c22:	4a65      	ldr	r2, [pc, #404]	@ (8001db8 <main+0x1c8>)
 8001c24:	60da      	str	r2, [r3, #12]
  hmodbus.htim = &htim16;
 8001c26:	4b63      	ldr	r3, [pc, #396]	@ (8001db4 <main+0x1c4>)
 8001c28:	4a64      	ldr	r2, [pc, #400]	@ (8001dbc <main+0x1cc>)
 8001c2a:	611a      	str	r2, [r3, #16]
  hmodbus.slaveAddress = 0x15;
 8001c2c:	4b61      	ldr	r3, [pc, #388]	@ (8001db4 <main+0x1c4>)
 8001c2e:	2215      	movs	r2, #21
 8001c30:	701a      	strb	r2, [r3, #0]
  hmodbus.RegisterSize =200;
 8001c32:	4b60      	ldr	r3, [pc, #384]	@ (8001db4 <main+0x1c4>)
 8001c34:	22c8      	movs	r2, #200	@ 0xc8
 8001c36:	609a      	str	r2, [r3, #8]
  Modbus_init(&hmodbus, registerFrame);
 8001c38:	4961      	ldr	r1, [pc, #388]	@ (8001dc0 <main+0x1d0>)
 8001c3a:	485e      	ldr	r0, [pc, #376]	@ (8001db4 <main+0x1c4>)
 8001c3c:	f7ff fc22 	bl	8001484 <Modbus_init>
  //Update MODBUS timer
  HAL_TIM_Base_Start_IT(&htim5);
 8001c40:	4860      	ldr	r0, [pc, #384]	@ (8001dc4 <main+0x1d4>)
 8001c42:	f005 fbf5 	bl	8007430 <HAL_TIM_Base_Start_IT>

  //Update command timer
  HAL_TIM_Base_Start_IT(&htim3);
 8001c46:	4860      	ldr	r0, [pc, #384]	@ (8001dc8 <main+0x1d8>)
 8001c48:	f005 fbf2 	bl	8007430 <HAL_TIM_Base_Start_IT>

  //PWM generator
  HAL_TIM_Base_Start(&htim1);
 8001c4c:	485f      	ldr	r0, [pc, #380]	@ (8001dcc <main+0x1dc>)
 8001c4e:	f005 fb7f 	bl	8007350 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001c52:	2100      	movs	r1, #0
 8001c54:	485d      	ldr	r0, [pc, #372]	@ (8001dcc <main+0x1dc>)
 8001c56:	f005 fcd1 	bl	80075fc <HAL_TIM_PWM_Start>

  //Encoder reader
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8001c5a:	213c      	movs	r1, #60	@ 0x3c
 8001c5c:	485c      	ldr	r0, [pc, #368]	@ (8001dd0 <main+0x1e0>)
 8001c5e:	f005 ff89 	bl	8007b74 <HAL_TIM_Encoder_Start>
  QEI_init(&encoder, 8192, 8000, 65536);
 8001c62:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001c66:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8001c6a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001c6e:	4859      	ldr	r0, [pc, #356]	@ (8001dd4 <main+0x1e4>)
 8001c70:	f001 f901 	bl	8002e76 <QEI_init>

  //Current reader
  ADC_init(&hadc1, &current_sensor);
 8001c74:	4958      	ldr	r1, [pc, #352]	@ (8001dd8 <main+0x1e8>)
 8001c76:	4859      	ldr	r0, [pc, #356]	@ (8001ddc <main+0x1ec>)
 8001c78:	f7ff fef8 	bl	8001a6c <ADC_init>

  //Position PID
  PID_init(&p_pid, p_kp, p_ki, p_kd, 0.001);
 8001c7c:	4b58      	ldr	r3, [pc, #352]	@ (8001de0 <main+0x1f0>)
 8001c7e:	edd3 7a00 	vldr	s15, [r3]
 8001c82:	4b58      	ldr	r3, [pc, #352]	@ (8001de4 <main+0x1f4>)
 8001c84:	ed93 7a00 	vldr	s14, [r3]
 8001c88:	4b57      	ldr	r3, [pc, #348]	@ (8001de8 <main+0x1f8>)
 8001c8a:	edd3 6a00 	vldr	s13, [r3]
 8001c8e:	eddf 1a57 	vldr	s3, [pc, #348]	@ 8001dec <main+0x1fc>
 8001c92:	eeb0 1a66 	vmov.f32	s2, s13
 8001c96:	eef0 0a47 	vmov.f32	s1, s14
 8001c9a:	eeb0 0a67 	vmov.f32	s0, s15
 8001c9e:	4854      	ldr	r0, [pc, #336]	@ (8001df0 <main+0x200>)
 8001ca0:	f000 fee4 	bl	8002a6c <PID_init>
  PID_init(&v_pid, v_kp, v_ki, v_kd, 0.000125);
 8001ca4:	4b53      	ldr	r3, [pc, #332]	@ (8001df4 <main+0x204>)
 8001ca6:	edd3 7a00 	vldr	s15, [r3]
 8001caa:	4b53      	ldr	r3, [pc, #332]	@ (8001df8 <main+0x208>)
 8001cac:	ed93 7a00 	vldr	s14, [r3]
 8001cb0:	4b52      	ldr	r3, [pc, #328]	@ (8001dfc <main+0x20c>)
 8001cb2:	edd3 6a00 	vldr	s13, [r3]
 8001cb6:	eddf 1a52 	vldr	s3, [pc, #328]	@ 8001e00 <main+0x210>
 8001cba:	eeb0 1a66 	vmov.f32	s2, s13
 8001cbe:	eef0 0a47 	vmov.f32	s1, s14
 8001cc2:	eeb0 0a67 	vmov.f32	s0, s15
 8001cc6:	484f      	ldr	r0, [pc, #316]	@ (8001e04 <main+0x214>)
 8001cc8:	f000 fed0 	bl	8002a6c <PID_init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  Modbus_Protocal_Worker();
 8001ccc:	f7ff fc66 	bl	800159c <Modbus_Protocal_Worker>
	  Set_Shelves();
 8001cd0:	f7ff f950 	bl	8000f74 <Set_Shelves>
	  Gripper_Movement_Status();
 8001cd4:	f7ff f92a 	bl	8000f2c <Gripper_Movement_Status>
	  Vacuum_Status();
 8001cd8:	f7ff f904 	bl	8000ee4 <Vacuum_Status>
	  Run_Jog_Mode();
 8001cdc:	f7ff fb50 	bl	8001380 <Run_Jog_Mode>
	  SetPick_PlaceOrder();
 8001ce0:	f7ff f9c4 	bl	800106c <SetPick_PlaceOrder>
	  Set_Home();
 8001ce4:	f7ff f99e 	bl	8001024 <Set_Home>
	  Set_Goal_Point();
 8001ce8:	f7ff f97c 	bl	8000fe4 <Set_Goal_Point>
	  //Routime
	  registerFrame[0x10].U16 = 8;  //Z-axis Moving Status(0x10)
 8001cec:	4b34      	ldr	r3, [pc, #208]	@ (8001dc0 <main+0x1d0>)
 8001cee:	2208      	movs	r2, #8
 8001cf0:	841a      	strh	r2, [r3, #32]
	  registerFrame[0x11].U16 = 8;	//Z-axis Actual Position(0x11)
 8001cf2:	4b33      	ldr	r3, [pc, #204]	@ (8001dc0 <main+0x1d0>)
 8001cf4:	2208      	movs	r2, #8
 8001cf6:	845a      	strh	r2, [r3, #34]	@ 0x22
	  registerFrame[0x12].U16 = 8;  //Z-axis Actual Speed (0x12)
 8001cf8:	4b31      	ldr	r3, [pc, #196]	@ (8001dc0 <main+0x1d0>)
 8001cfa:	2208      	movs	r2, #8
 8001cfc:	849a      	strh	r2, [r3, #36]	@ 0x24
	  registerFrame[0x13].U16 = 8;  //Z-axis Acceleration(0x13)
 8001cfe:	4b30      	ldr	r3, [pc, #192]	@ (8001dc0 <main+0x1d0>)
 8001d00:	2208      	movs	r2, #8
 8001d02:	84da      	strh	r2, [r3, #38]	@ 0x26
	  registerFrame[0x40].U16 = 8;  //X-axis Actual Position(0x40)
 8001d04:	4b2e      	ldr	r3, [pc, #184]	@ (8001dc0 <main+0x1d0>)
 8001d06:	2208      	movs	r2, #8
 8001d08:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
	  while(mode == 1){
 8001d0c:	e04d      	b.n	8001daa <main+0x1ba>
		  Update_joy(&joy);
 8001d0e:	483e      	ldr	r0, [pc, #248]	@ (8001e08 <main+0x218>)
 8001d10:	f7ff fef4 	bl	8001afc <Update_joy>
		  if (!joy.s_1 && joy.s_2 && joy.s_3 && joy.s_4){
 8001d14:	4b3c      	ldr	r3, [pc, #240]	@ (8001e08 <main+0x218>)
 8001d16:	781b      	ldrb	r3, [r3, #0]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d111      	bne.n	8001d40 <main+0x150>
 8001d1c:	4b3a      	ldr	r3, [pc, #232]	@ (8001e08 <main+0x218>)
 8001d1e:	785b      	ldrb	r3, [r3, #1]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d00d      	beq.n	8001d40 <main+0x150>
 8001d24:	4b38      	ldr	r3, [pc, #224]	@ (8001e08 <main+0x218>)
 8001d26:	789b      	ldrb	r3, [r3, #2]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d009      	beq.n	8001d40 <main+0x150>
 8001d2c:	4b36      	ldr	r3, [pc, #216]	@ (8001e08 <main+0x218>)
 8001d2e:	78db      	ldrb	r3, [r3, #3]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d005      	beq.n	8001d40 <main+0x150>
			  // switch 1 has pushed
			  jog += 10; // Move up 10 mm.
 8001d34:	4b35      	ldr	r3, [pc, #212]	@ (8001e0c <main+0x21c>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	330a      	adds	r3, #10
 8001d3a:	4a34      	ldr	r2, [pc, #208]	@ (8001e0c <main+0x21c>)
 8001d3c:	6013      	str	r3, [r2, #0]
 8001d3e:	e034      	b.n	8001daa <main+0x1ba>
		  }else if (joy.s_1 && !joy.s_2 && joy.s_3 && joy.s_4){
 8001d40:	4b31      	ldr	r3, [pc, #196]	@ (8001e08 <main+0x218>)
 8001d42:	781b      	ldrb	r3, [r3, #0]
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d011      	beq.n	8001d6c <main+0x17c>
 8001d48:	4b2f      	ldr	r3, [pc, #188]	@ (8001e08 <main+0x218>)
 8001d4a:	785b      	ldrb	r3, [r3, #1]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d10d      	bne.n	8001d6c <main+0x17c>
 8001d50:	4b2d      	ldr	r3, [pc, #180]	@ (8001e08 <main+0x218>)
 8001d52:	789b      	ldrb	r3, [r3, #2]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d009      	beq.n	8001d6c <main+0x17c>
 8001d58:	4b2b      	ldr	r3, [pc, #172]	@ (8001e08 <main+0x218>)
 8001d5a:	78db      	ldrb	r3, [r3, #3]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d005      	beq.n	8001d6c <main+0x17c>
			  // switch 2 has pushed
			  jog -= 10; // Move down 10 mm.
 8001d60:	4b2a      	ldr	r3, [pc, #168]	@ (8001e0c <main+0x21c>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	3b0a      	subs	r3, #10
 8001d66:	4a29      	ldr	r2, [pc, #164]	@ (8001e0c <main+0x21c>)
 8001d68:	6013      	str	r3, [r2, #0]
 8001d6a:	e01e      	b.n	8001daa <main+0x1ba>
		  }else if (joy.s_1 && joy.s_2 && !joy.s_3 && joy.s_4){
 8001d6c:	4b26      	ldr	r3, [pc, #152]	@ (8001e08 <main+0x218>)
 8001d6e:	781b      	ldrb	r3, [r3, #0]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d01a      	beq.n	8001daa <main+0x1ba>
 8001d74:	4b24      	ldr	r3, [pc, #144]	@ (8001e08 <main+0x218>)
 8001d76:	785b      	ldrb	r3, [r3, #1]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d016      	beq.n	8001daa <main+0x1ba>
 8001d7c:	4b22      	ldr	r3, [pc, #136]	@ (8001e08 <main+0x218>)
 8001d7e:	789b      	ldrb	r3, [r3, #2]
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d112      	bne.n	8001daa <main+0x1ba>
 8001d84:	4b20      	ldr	r3, [pc, #128]	@ (8001e08 <main+0x218>)
 8001d86:	78db      	ldrb	r3, [r3, #3]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d003      	beq.n	8001d94 <main+0x1a4>
			  // switch 3 has pushed
			  mode = 0; // Change mode to Automatic
 8001d8c:	4b20      	ldr	r3, [pc, #128]	@ (8001e10 <main+0x220>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	701a      	strb	r2, [r3, #0]
 8001d92:	e00a      	b.n	8001daa <main+0x1ba>
		  }else if (joy.s_1 && joy.s_2 && joy.s_3 && !joy.s_4){
 8001d94:	4b1c      	ldr	r3, [pc, #112]	@ (8001e08 <main+0x218>)
 8001d96:	781b      	ldrb	r3, [r3, #0]
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d006      	beq.n	8001daa <main+0x1ba>
 8001d9c:	4b1a      	ldr	r3, [pc, #104]	@ (8001e08 <main+0x218>)
 8001d9e:	785b      	ldrb	r3, [r3, #1]
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d002      	beq.n	8001daa <main+0x1ba>
 8001da4:	4b18      	ldr	r3, [pc, #96]	@ (8001e08 <main+0x218>)
 8001da6:	789b      	ldrb	r3, [r3, #2]
 8001da8:	2b00      	cmp	r3, #0
	  while(mode == 1){
 8001daa:	4b19      	ldr	r3, [pc, #100]	@ (8001e10 <main+0x220>)
 8001dac:	781b      	ldrb	r3, [r3, #0]
 8001dae:	2b01      	cmp	r3, #1
 8001db0:	d0ad      	beq.n	8001d0e <main+0x11e>
	  Modbus_Protocal_Worker();
 8001db2:	e78b      	b.n	8001ccc <main+0xdc>
 8001db4:	200002bc 	.word	0x200002bc
 8001db8:	20000c68 	.word	0x20000c68
 8001dbc:	20000b9c 	.word	0x20000b9c
 8001dc0:	20000e0c 	.word	0x20000e0c
 8001dc4:	20000ad0 	.word	0x20000ad0
 8001dc8:	20000938 	.word	0x20000938
 8001dcc:	2000086c 	.word	0x2000086c
 8001dd0:	20000a04 	.word	0x20000a04
 8001dd4:	20001088 	.word	0x20001088
 8001dd8:	20000fb8 	.word	0x20000fb8
 8001ddc:	200007a0 	.word	0x200007a0
 8001de0:	20000270 	.word	0x20000270
 8001de4:	20001110 	.word	0x20001110
 8001de8:	20001114 	.word	0x20001114
 8001dec:	3a83126f 	.word	0x3a83126f
 8001df0:	200010f8 	.word	0x200010f8
 8001df4:	2000026c 	.word	0x2000026c
 8001df8:	200010e8 	.word	0x200010e8
 8001dfc:	200010ec 	.word	0x200010ec
 8001e00:	3903126f 	.word	0x3903126f
 8001e04:	200010d0 	.word	0x200010d0
 8001e08:	20000f9c 	.word	0x20000f9c
 8001e0c:	20000fa0 	.word	0x20000fa0
 8001e10:	20000fb4 	.word	0x20000fb4

08001e14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b094      	sub	sp, #80	@ 0x50
 8001e18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e1a:	f107 0318 	add.w	r3, r7, #24
 8001e1e:	2238      	movs	r2, #56	@ 0x38
 8001e20:	2100      	movs	r1, #0
 8001e22:	4618      	mov	r0, r3
 8001e24:	f009 fa16 	bl	800b254 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e28:	1d3b      	adds	r3, r7, #4
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	601a      	str	r2, [r3, #0]
 8001e2e:	605a      	str	r2, [r3, #4]
 8001e30:	609a      	str	r2, [r3, #8]
 8001e32:	60da      	str	r2, [r3, #12]
 8001e34:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001e36:	2000      	movs	r0, #0
 8001e38:	f004 f9f6 	bl	8006228 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001e3c:	2301      	movs	r3, #1
 8001e3e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001e40:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001e44:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e46:	2302      	movs	r3, #2
 8001e48:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e4a:	2303      	movs	r3, #3
 8001e4c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 8001e4e:	2306      	movs	r3, #6
 8001e50:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001e52:	2355      	movs	r3, #85	@ 0x55
 8001e54:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e56:	2302      	movs	r3, #2
 8001e58:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001e5a:	2302      	movs	r3, #2
 8001e5c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001e5e:	2302      	movs	r3, #2
 8001e60:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e62:	f107 0318 	add.w	r3, r7, #24
 8001e66:	4618      	mov	r0, r3
 8001e68:	f004 fa92 	bl	8006390 <HAL_RCC_OscConfig>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d001      	beq.n	8001e76 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8001e72:	f000 fdf5 	bl	8002a60 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e76:	230f      	movs	r3, #15
 8001e78:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e7a:	2303      	movs	r3, #3
 8001e7c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001e82:	2300      	movs	r3, #0
 8001e84:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e86:	2300      	movs	r3, #0
 8001e88:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001e8a:	1d3b      	adds	r3, r7, #4
 8001e8c:	2104      	movs	r1, #4
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f004 fd90 	bl	80069b4 <HAL_RCC_ClockConfig>
 8001e94:	4603      	mov	r3, r0
 8001e96:	2b00      	cmp	r3, #0
 8001e98:	d001      	beq.n	8001e9e <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8001e9a:	f000 fde1 	bl	8002a60 <Error_Handler>
  }
}
 8001e9e:	bf00      	nop
 8001ea0:	3750      	adds	r7, #80	@ 0x50
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}
	...

08001ea8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b08c      	sub	sp, #48	@ 0x30
 8001eac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001eae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	601a      	str	r2, [r3, #0]
 8001eb6:	605a      	str	r2, [r3, #4]
 8001eb8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001eba:	1d3b      	adds	r3, r7, #4
 8001ebc:	2220      	movs	r2, #32
 8001ebe:	2100      	movs	r1, #0
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f009 f9c7 	bl	800b254 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001ec6:	4b32      	ldr	r3, [pc, #200]	@ (8001f90 <MX_ADC1_Init+0xe8>)
 8001ec8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001ecc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001ece:	4b30      	ldr	r3, [pc, #192]	@ (8001f90 <MX_ADC1_Init+0xe8>)
 8001ed0:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001ed4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001ed6:	4b2e      	ldr	r3, [pc, #184]	@ (8001f90 <MX_ADC1_Init+0xe8>)
 8001ed8:	2200      	movs	r2, #0
 8001eda:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001edc:	4b2c      	ldr	r3, [pc, #176]	@ (8001f90 <MX_ADC1_Init+0xe8>)
 8001ede:	2200      	movs	r2, #0
 8001ee0:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001ee2:	4b2b      	ldr	r3, [pc, #172]	@ (8001f90 <MX_ADC1_Init+0xe8>)
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001ee8:	4b29      	ldr	r3, [pc, #164]	@ (8001f90 <MX_ADC1_Init+0xe8>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001eee:	4b28      	ldr	r3, [pc, #160]	@ (8001f90 <MX_ADC1_Init+0xe8>)
 8001ef0:	2204      	movs	r2, #4
 8001ef2:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001ef4:	4b26      	ldr	r3, [pc, #152]	@ (8001f90 <MX_ADC1_Init+0xe8>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001efa:	4b25      	ldr	r3, [pc, #148]	@ (8001f90 <MX_ADC1_Init+0xe8>)
 8001efc:	2201      	movs	r2, #1
 8001efe:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8001f00:	4b23      	ldr	r3, [pc, #140]	@ (8001f90 <MX_ADC1_Init+0xe8>)
 8001f02:	2201      	movs	r2, #1
 8001f04:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001f06:	4b22      	ldr	r3, [pc, #136]	@ (8001f90 <MX_ADC1_Init+0xe8>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001f0e:	4b20      	ldr	r3, [pc, #128]	@ (8001f90 <MX_ADC1_Init+0xe8>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001f14:	4b1e      	ldr	r3, [pc, #120]	@ (8001f90 <MX_ADC1_Init+0xe8>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001f1a:	4b1d      	ldr	r3, [pc, #116]	@ (8001f90 <MX_ADC1_Init+0xe8>)
 8001f1c:	2201      	movs	r2, #1
 8001f1e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001f22:	4b1b      	ldr	r3, [pc, #108]	@ (8001f90 <MX_ADC1_Init+0xe8>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001f28:	4b19      	ldr	r3, [pc, #100]	@ (8001f90 <MX_ADC1_Init+0xe8>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001f30:	4817      	ldr	r0, [pc, #92]	@ (8001f90 <MX_ADC1_Init+0xe8>)
 8001f32:	f001 ff8b 	bl	8003e4c <HAL_ADC_Init>
 8001f36:	4603      	mov	r3, r0
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d001      	beq.n	8001f40 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8001f3c:	f000 fd90 	bl	8002a60 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001f40:	2300      	movs	r3, #0
 8001f42:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001f44:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f48:	4619      	mov	r1, r3
 8001f4a:	4811      	ldr	r0, [pc, #68]	@ (8001f90 <MX_ADC1_Init+0xe8>)
 8001f4c:	f003 fa58 	bl	8005400 <HAL_ADCEx_MultiModeConfigChannel>
 8001f50:	4603      	mov	r3, r0
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d001      	beq.n	8001f5a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8001f56:	f000 fd83 	bl	8002a60 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001f5a:	4b0e      	ldr	r3, [pc, #56]	@ (8001f94 <MX_ADC1_Init+0xec>)
 8001f5c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001f5e:	2306      	movs	r3, #6
 8001f60:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001f62:	2300      	movs	r3, #0
 8001f64:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001f66:	237f      	movs	r3, #127	@ 0x7f
 8001f68:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001f6a:	2304      	movs	r3, #4
 8001f6c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f72:	1d3b      	adds	r3, r7, #4
 8001f74:	4619      	mov	r1, r3
 8001f76:	4806      	ldr	r0, [pc, #24]	@ (8001f90 <MX_ADC1_Init+0xe8>)
 8001f78:	f002 fc80 	bl	800487c <HAL_ADC_ConfigChannel>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d001      	beq.n	8001f86 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8001f82:	f000 fd6d 	bl	8002a60 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001f86:	bf00      	nop
 8001f88:	3730      	adds	r7, #48	@ 0x30
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	200007a0 	.word	0x200007a0
 8001f94:	04300002 	.word	0x04300002

08001f98 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b09c      	sub	sp, #112	@ 0x70
 8001f9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f9e:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	601a      	str	r2, [r3, #0]
 8001fa6:	605a      	str	r2, [r3, #4]
 8001fa8:	609a      	str	r2, [r3, #8]
 8001faa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fac:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	601a      	str	r2, [r3, #0]
 8001fb4:	605a      	str	r2, [r3, #4]
 8001fb6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001fb8:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	601a      	str	r2, [r3, #0]
 8001fc0:	605a      	str	r2, [r3, #4]
 8001fc2:	609a      	str	r2, [r3, #8]
 8001fc4:	60da      	str	r2, [r3, #12]
 8001fc6:	611a      	str	r2, [r3, #16]
 8001fc8:	615a      	str	r2, [r3, #20]
 8001fca:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001fcc:	1d3b      	adds	r3, r7, #4
 8001fce:	2234      	movs	r2, #52	@ 0x34
 8001fd0:	2100      	movs	r1, #0
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f009 f93e 	bl	800b254 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001fd8:	4b45      	ldr	r3, [pc, #276]	@ (80020f0 <MX_TIM1_Init+0x158>)
 8001fda:	4a46      	ldr	r2, [pc, #280]	@ (80020f4 <MX_TIM1_Init+0x15c>)
 8001fdc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 169;
 8001fde:	4b44      	ldr	r3, [pc, #272]	@ (80020f0 <MX_TIM1_Init+0x158>)
 8001fe0:	22a9      	movs	r2, #169	@ 0xa9
 8001fe2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fe4:	4b42      	ldr	r3, [pc, #264]	@ (80020f0 <MX_TIM1_Init+0x158>)
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8001fea:	4b41      	ldr	r3, [pc, #260]	@ (80020f0 <MX_TIM1_Init+0x158>)
 8001fec:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001ff0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ff2:	4b3f      	ldr	r3, [pc, #252]	@ (80020f0 <MX_TIM1_Init+0x158>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001ff8:	4b3d      	ldr	r3, [pc, #244]	@ (80020f0 <MX_TIM1_Init+0x158>)
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ffe:	4b3c      	ldr	r3, [pc, #240]	@ (80020f0 <MX_TIM1_Init+0x158>)
 8002000:	2200      	movs	r2, #0
 8002002:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002004:	483a      	ldr	r0, [pc, #232]	@ (80020f0 <MX_TIM1_Init+0x158>)
 8002006:	f005 f93f 	bl	8007288 <HAL_TIM_Base_Init>
 800200a:	4603      	mov	r3, r0
 800200c:	2b00      	cmp	r3, #0
 800200e:	d001      	beq.n	8002014 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8002010:	f000 fd26 	bl	8002a60 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002014:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002018:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800201a:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800201e:	4619      	mov	r1, r3
 8002020:	4833      	ldr	r0, [pc, #204]	@ (80020f0 <MX_TIM1_Init+0x158>)
 8002022:	f006 f8c3 	bl	80081ac <HAL_TIM_ConfigClockSource>
 8002026:	4603      	mov	r3, r0
 8002028:	2b00      	cmp	r3, #0
 800202a:	d001      	beq.n	8002030 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 800202c:	f000 fd18 	bl	8002a60 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002030:	482f      	ldr	r0, [pc, #188]	@ (80020f0 <MX_TIM1_Init+0x158>)
 8002032:	f005 fa75 	bl	8007520 <HAL_TIM_PWM_Init>
 8002036:	4603      	mov	r3, r0
 8002038:	2b00      	cmp	r3, #0
 800203a:	d001      	beq.n	8002040 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 800203c:	f000 fd10 	bl	8002a60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002040:	2300      	movs	r3, #0
 8002042:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002044:	2300      	movs	r3, #0
 8002046:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002048:	2300      	movs	r3, #0
 800204a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800204c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002050:	4619      	mov	r1, r3
 8002052:	4827      	ldr	r0, [pc, #156]	@ (80020f0 <MX_TIM1_Init+0x158>)
 8002054:	f007 f890 	bl	8009178 <HAL_TIMEx_MasterConfigSynchronization>
 8002058:	4603      	mov	r3, r0
 800205a:	2b00      	cmp	r3, #0
 800205c:	d001      	beq.n	8002062 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 800205e:	f000 fcff 	bl	8002a60 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002062:	2360      	movs	r3, #96	@ 0x60
 8002064:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 8002066:	2300      	movs	r3, #0
 8002068:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800206a:	2300      	movs	r3, #0
 800206c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800206e:	2300      	movs	r3, #0
 8002070:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8002072:	2304      	movs	r3, #4
 8002074:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002076:	2300      	movs	r3, #0
 8002078:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800207a:	2300      	movs	r3, #0
 800207c:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800207e:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002082:	2200      	movs	r2, #0
 8002084:	4619      	mov	r1, r3
 8002086:	481a      	ldr	r0, [pc, #104]	@ (80020f0 <MX_TIM1_Init+0x158>)
 8002088:	f005 ff7c 	bl	8007f84 <HAL_TIM_PWM_ConfigChannel>
 800208c:	4603      	mov	r3, r0
 800208e:	2b00      	cmp	r3, #0
 8002090:	d001      	beq.n	8002096 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8002092:	f000 fce5 	bl	8002a60 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002096:	2300      	movs	r3, #0
 8002098:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800209a:	2300      	movs	r3, #0
 800209c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800209e:	2300      	movs	r3, #0
 80020a0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80020a2:	2300      	movs	r3, #0
 80020a4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80020a6:	2300      	movs	r3, #0
 80020a8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80020aa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80020ae:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80020b0:	2300      	movs	r3, #0
 80020b2:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80020b4:	2300      	movs	r3, #0
 80020b6:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80020b8:	2300      	movs	r3, #0
 80020ba:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80020bc:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80020c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80020c2:	2300      	movs	r3, #0
 80020c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80020c6:	2300      	movs	r3, #0
 80020c8:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80020ca:	2300      	movs	r3, #0
 80020cc:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80020ce:	1d3b      	adds	r3, r7, #4
 80020d0:	4619      	mov	r1, r3
 80020d2:	4807      	ldr	r0, [pc, #28]	@ (80020f0 <MX_TIM1_Init+0x158>)
 80020d4:	f007 f8e6 	bl	80092a4 <HAL_TIMEx_ConfigBreakDeadTime>
 80020d8:	4603      	mov	r3, r0
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d001      	beq.n	80020e2 <MX_TIM1_Init+0x14a>
  {
    Error_Handler();
 80020de:	f000 fcbf 	bl	8002a60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80020e2:	4803      	ldr	r0, [pc, #12]	@ (80020f0 <MX_TIM1_Init+0x158>)
 80020e4:	f001 fa34 	bl	8003550 <HAL_TIM_MspPostInit>

}
 80020e8:	bf00      	nop
 80020ea:	3770      	adds	r7, #112	@ 0x70
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bd80      	pop	{r7, pc}
 80020f0:	2000086c 	.word	0x2000086c
 80020f4:	40012c00 	.word	0x40012c00

080020f8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b088      	sub	sp, #32
 80020fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020fe:	f107 0310 	add.w	r3, r7, #16
 8002102:	2200      	movs	r2, #0
 8002104:	601a      	str	r2, [r3, #0]
 8002106:	605a      	str	r2, [r3, #4]
 8002108:	609a      	str	r2, [r3, #8]
 800210a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800210c:	1d3b      	adds	r3, r7, #4
 800210e:	2200      	movs	r2, #0
 8002110:	601a      	str	r2, [r3, #0]
 8002112:	605a      	str	r2, [r3, #4]
 8002114:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002116:	4b1d      	ldr	r3, [pc, #116]	@ (800218c <MX_TIM3_Init+0x94>)
 8002118:	4a1d      	ldr	r2, [pc, #116]	@ (8002190 <MX_TIM3_Init+0x98>)
 800211a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 169;
 800211c:	4b1b      	ldr	r3, [pc, #108]	@ (800218c <MX_TIM3_Init+0x94>)
 800211e:	22a9      	movs	r2, #169	@ 0xa9
 8002120:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002122:	4b1a      	ldr	r3, [pc, #104]	@ (800218c <MX_TIM3_Init+0x94>)
 8002124:	2200      	movs	r2, #0
 8002126:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 8002128:	4b18      	ldr	r3, [pc, #96]	@ (800218c <MX_TIM3_Init+0x94>)
 800212a:	2263      	movs	r2, #99	@ 0x63
 800212c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800212e:	4b17      	ldr	r3, [pc, #92]	@ (800218c <MX_TIM3_Init+0x94>)
 8002130:	2200      	movs	r2, #0
 8002132:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002134:	4b15      	ldr	r3, [pc, #84]	@ (800218c <MX_TIM3_Init+0x94>)
 8002136:	2200      	movs	r2, #0
 8002138:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800213a:	4814      	ldr	r0, [pc, #80]	@ (800218c <MX_TIM3_Init+0x94>)
 800213c:	f005 f8a4 	bl	8007288 <HAL_TIM_Base_Init>
 8002140:	4603      	mov	r3, r0
 8002142:	2b00      	cmp	r3, #0
 8002144:	d001      	beq.n	800214a <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8002146:	f000 fc8b 	bl	8002a60 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800214a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800214e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002150:	f107 0310 	add.w	r3, r7, #16
 8002154:	4619      	mov	r1, r3
 8002156:	480d      	ldr	r0, [pc, #52]	@ (800218c <MX_TIM3_Init+0x94>)
 8002158:	f006 f828 	bl	80081ac <HAL_TIM_ConfigClockSource>
 800215c:	4603      	mov	r3, r0
 800215e:	2b00      	cmp	r3, #0
 8002160:	d001      	beq.n	8002166 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8002162:	f000 fc7d 	bl	8002a60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002166:	2300      	movs	r3, #0
 8002168:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800216a:	2300      	movs	r3, #0
 800216c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800216e:	1d3b      	adds	r3, r7, #4
 8002170:	4619      	mov	r1, r3
 8002172:	4806      	ldr	r0, [pc, #24]	@ (800218c <MX_TIM3_Init+0x94>)
 8002174:	f007 f800 	bl	8009178 <HAL_TIMEx_MasterConfigSynchronization>
 8002178:	4603      	mov	r3, r0
 800217a:	2b00      	cmp	r3, #0
 800217c:	d001      	beq.n	8002182 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800217e:	f000 fc6f 	bl	8002a60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002182:	bf00      	nop
 8002184:	3720      	adds	r7, #32
 8002186:	46bd      	mov	sp, r7
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	20000938 	.word	0x20000938
 8002190:	40000400 	.word	0x40000400

08002194 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b08c      	sub	sp, #48	@ 0x30
 8002198:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800219a:	f107 030c 	add.w	r3, r7, #12
 800219e:	2224      	movs	r2, #36	@ 0x24
 80021a0:	2100      	movs	r1, #0
 80021a2:	4618      	mov	r0, r3
 80021a4:	f009 f856 	bl	800b254 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021a8:	463b      	mov	r3, r7
 80021aa:	2200      	movs	r2, #0
 80021ac:	601a      	str	r2, [r3, #0]
 80021ae:	605a      	str	r2, [r3, #4]
 80021b0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80021b2:	4b21      	ldr	r3, [pc, #132]	@ (8002238 <MX_TIM4_Init+0xa4>)
 80021b4:	4a21      	ldr	r2, [pc, #132]	@ (800223c <MX_TIM4_Init+0xa8>)
 80021b6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80021b8:	4b1f      	ldr	r3, [pc, #124]	@ (8002238 <MX_TIM4_Init+0xa4>)
 80021ba:	2200      	movs	r2, #0
 80021bc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021be:	4b1e      	ldr	r3, [pc, #120]	@ (8002238 <MX_TIM4_Init+0xa4>)
 80021c0:	2200      	movs	r2, #0
 80021c2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80021c4:	4b1c      	ldr	r3, [pc, #112]	@ (8002238 <MX_TIM4_Init+0xa4>)
 80021c6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80021ca:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021cc:	4b1a      	ldr	r3, [pc, #104]	@ (8002238 <MX_TIM4_Init+0xa4>)
 80021ce:	2200      	movs	r2, #0
 80021d0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021d2:	4b19      	ldr	r3, [pc, #100]	@ (8002238 <MX_TIM4_Init+0xa4>)
 80021d4:	2200      	movs	r2, #0
 80021d6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80021d8:	2303      	movs	r3, #3
 80021da:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80021dc:	2300      	movs	r3, #0
 80021de:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80021e0:	2301      	movs	r3, #1
 80021e2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80021e4:	2300      	movs	r3, #0
 80021e6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80021e8:	2300      	movs	r3, #0
 80021ea:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80021ec:	2300      	movs	r3, #0
 80021ee:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80021f0:	2301      	movs	r3, #1
 80021f2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80021f4:	2300      	movs	r3, #0
 80021f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80021f8:	2300      	movs	r3, #0
 80021fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80021fc:	f107 030c 	add.w	r3, r7, #12
 8002200:	4619      	mov	r1, r3
 8002202:	480d      	ldr	r0, [pc, #52]	@ (8002238 <MX_TIM4_Init+0xa4>)
 8002204:	f005 fc02 	bl	8007a0c <HAL_TIM_Encoder_Init>
 8002208:	4603      	mov	r3, r0
 800220a:	2b00      	cmp	r3, #0
 800220c:	d001      	beq.n	8002212 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 800220e:	f000 fc27 	bl	8002a60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002212:	2300      	movs	r3, #0
 8002214:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002216:	2300      	movs	r3, #0
 8002218:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800221a:	463b      	mov	r3, r7
 800221c:	4619      	mov	r1, r3
 800221e:	4806      	ldr	r0, [pc, #24]	@ (8002238 <MX_TIM4_Init+0xa4>)
 8002220:	f006 ffaa 	bl	8009178 <HAL_TIMEx_MasterConfigSynchronization>
 8002224:	4603      	mov	r3, r0
 8002226:	2b00      	cmp	r3, #0
 8002228:	d001      	beq.n	800222e <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 800222a:	f000 fc19 	bl	8002a60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800222e:	bf00      	nop
 8002230:	3730      	adds	r7, #48	@ 0x30
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}
 8002236:	bf00      	nop
 8002238:	20000a04 	.word	0x20000a04
 800223c:	40000800 	.word	0x40000800

08002240 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b088      	sub	sp, #32
 8002244:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002246:	f107 0310 	add.w	r3, r7, #16
 800224a:	2200      	movs	r2, #0
 800224c:	601a      	str	r2, [r3, #0]
 800224e:	605a      	str	r2, [r3, #4]
 8002250:	609a      	str	r2, [r3, #8]
 8002252:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002254:	1d3b      	adds	r3, r7, #4
 8002256:	2200      	movs	r2, #0
 8002258:	601a      	str	r2, [r3, #0]
 800225a:	605a      	str	r2, [r3, #4]
 800225c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 800225e:	4b1d      	ldr	r3, [pc, #116]	@ (80022d4 <MX_TIM5_Init+0x94>)
 8002260:	4a1d      	ldr	r2, [pc, #116]	@ (80022d8 <MX_TIM5_Init+0x98>)
 8002262:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 169;
 8002264:	4b1b      	ldr	r3, [pc, #108]	@ (80022d4 <MX_TIM5_Init+0x94>)
 8002266:	22a9      	movs	r2, #169	@ 0xa9
 8002268:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800226a:	4b1a      	ldr	r3, [pc, #104]	@ (80022d4 <MX_TIM5_Init+0x94>)
 800226c:	2200      	movs	r2, #0
 800226e:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 19999;
 8002270:	4b18      	ldr	r3, [pc, #96]	@ (80022d4 <MX_TIM5_Init+0x94>)
 8002272:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8002276:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002278:	4b16      	ldr	r3, [pc, #88]	@ (80022d4 <MX_TIM5_Init+0x94>)
 800227a:	2200      	movs	r2, #0
 800227c:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800227e:	4b15      	ldr	r3, [pc, #84]	@ (80022d4 <MX_TIM5_Init+0x94>)
 8002280:	2200      	movs	r2, #0
 8002282:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002284:	4813      	ldr	r0, [pc, #76]	@ (80022d4 <MX_TIM5_Init+0x94>)
 8002286:	f004 ffff 	bl	8007288 <HAL_TIM_Base_Init>
 800228a:	4603      	mov	r3, r0
 800228c:	2b00      	cmp	r3, #0
 800228e:	d001      	beq.n	8002294 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8002290:	f000 fbe6 	bl	8002a60 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002294:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002298:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800229a:	f107 0310 	add.w	r3, r7, #16
 800229e:	4619      	mov	r1, r3
 80022a0:	480c      	ldr	r0, [pc, #48]	@ (80022d4 <MX_TIM5_Init+0x94>)
 80022a2:	f005 ff83 	bl	80081ac <HAL_TIM_ConfigClockSource>
 80022a6:	4603      	mov	r3, r0
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d001      	beq.n	80022b0 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 80022ac:	f000 fbd8 	bl	8002a60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022b0:	2300      	movs	r3, #0
 80022b2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022b4:	2300      	movs	r3, #0
 80022b6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80022b8:	1d3b      	adds	r3, r7, #4
 80022ba:	4619      	mov	r1, r3
 80022bc:	4805      	ldr	r0, [pc, #20]	@ (80022d4 <MX_TIM5_Init+0x94>)
 80022be:	f006 ff5b 	bl	8009178 <HAL_TIMEx_MasterConfigSynchronization>
 80022c2:	4603      	mov	r3, r0
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d001      	beq.n	80022cc <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 80022c8:	f000 fbca 	bl	8002a60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80022cc:	bf00      	nop
 80022ce:	3720      	adds	r7, #32
 80022d0:	46bd      	mov	sp, r7
 80022d2:	bd80      	pop	{r7, pc}
 80022d4:	20000ad0 	.word	0x20000ad0
 80022d8:	40000c00 	.word	0x40000c00

080022dc <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80022e0:	4b14      	ldr	r3, [pc, #80]	@ (8002334 <MX_TIM16_Init+0x58>)
 80022e2:	4a15      	ldr	r2, [pc, #84]	@ (8002338 <MX_TIM16_Init+0x5c>)
 80022e4:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 169;
 80022e6:	4b13      	ldr	r3, [pc, #76]	@ (8002334 <MX_TIM16_Init+0x58>)
 80022e8:	22a9      	movs	r2, #169	@ 0xa9
 80022ea:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022ec:	4b11      	ldr	r3, [pc, #68]	@ (8002334 <MX_TIM16_Init+0x58>)
 80022ee:	2200      	movs	r2, #0
 80022f0:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 1145;
 80022f2:	4b10      	ldr	r3, [pc, #64]	@ (8002334 <MX_TIM16_Init+0x58>)
 80022f4:	f240 4279 	movw	r2, #1145	@ 0x479
 80022f8:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022fa:	4b0e      	ldr	r3, [pc, #56]	@ (8002334 <MX_TIM16_Init+0x58>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8002300:	4b0c      	ldr	r3, [pc, #48]	@ (8002334 <MX_TIM16_Init+0x58>)
 8002302:	2200      	movs	r2, #0
 8002304:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002306:	4b0b      	ldr	r3, [pc, #44]	@ (8002334 <MX_TIM16_Init+0x58>)
 8002308:	2200      	movs	r2, #0
 800230a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800230c:	4809      	ldr	r0, [pc, #36]	@ (8002334 <MX_TIM16_Init+0x58>)
 800230e:	f004 ffbb 	bl	8007288 <HAL_TIM_Base_Init>
 8002312:	4603      	mov	r3, r0
 8002314:	2b00      	cmp	r3, #0
 8002316:	d001      	beq.n	800231c <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8002318:	f000 fba2 	bl	8002a60 <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim16, TIM_OPMODE_SINGLE) != HAL_OK)
 800231c:	2108      	movs	r1, #8
 800231e:	4805      	ldr	r0, [pc, #20]	@ (8002334 <MX_TIM16_Init+0x58>)
 8002320:	f005 fa7e 	bl	8007820 <HAL_TIM_OnePulse_Init>
 8002324:	4603      	mov	r3, r0
 8002326:	2b00      	cmp	r3, #0
 8002328:	d001      	beq.n	800232e <MX_TIM16_Init+0x52>
  {
    Error_Handler();
 800232a:	f000 fb99 	bl	8002a60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 800232e:	bf00      	nop
 8002330:	bd80      	pop	{r7, pc}
 8002332:	bf00      	nop
 8002334:	20000b9c 	.word	0x20000b9c
 8002338:	40014400 	.word	0x40014400

0800233c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002340:	4b23      	ldr	r3, [pc, #140]	@ (80023d0 <MX_USART2_UART_Init+0x94>)
 8002342:	4a24      	ldr	r2, [pc, #144]	@ (80023d4 <MX_USART2_UART_Init+0x98>)
 8002344:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 8002346:	4b22      	ldr	r3, [pc, #136]	@ (80023d0 <MX_USART2_UART_Init+0x94>)
 8002348:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 800234c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 800234e:	4b20      	ldr	r3, [pc, #128]	@ (80023d0 <MX_USART2_UART_Init+0x94>)
 8002350:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002354:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002356:	4b1e      	ldr	r3, [pc, #120]	@ (80023d0 <MX_USART2_UART_Init+0x94>)
 8002358:	2200      	movs	r2, #0
 800235a:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 800235c:	4b1c      	ldr	r3, [pc, #112]	@ (80023d0 <MX_USART2_UART_Init+0x94>)
 800235e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002362:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002364:	4b1a      	ldr	r3, [pc, #104]	@ (80023d0 <MX_USART2_UART_Init+0x94>)
 8002366:	220c      	movs	r2, #12
 8002368:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800236a:	4b19      	ldr	r3, [pc, #100]	@ (80023d0 <MX_USART2_UART_Init+0x94>)
 800236c:	2200      	movs	r2, #0
 800236e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002370:	4b17      	ldr	r3, [pc, #92]	@ (80023d0 <MX_USART2_UART_Init+0x94>)
 8002372:	2200      	movs	r2, #0
 8002374:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002376:	4b16      	ldr	r3, [pc, #88]	@ (80023d0 <MX_USART2_UART_Init+0x94>)
 8002378:	2200      	movs	r2, #0
 800237a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800237c:	4b14      	ldr	r3, [pc, #80]	@ (80023d0 <MX_USART2_UART_Init+0x94>)
 800237e:	2200      	movs	r2, #0
 8002380:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002382:	4b13      	ldr	r3, [pc, #76]	@ (80023d0 <MX_USART2_UART_Init+0x94>)
 8002384:	2200      	movs	r2, #0
 8002386:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002388:	4811      	ldr	r0, [pc, #68]	@ (80023d0 <MX_USART2_UART_Init+0x94>)
 800238a:	f007 f86f 	bl	800946c <HAL_UART_Init>
 800238e:	4603      	mov	r3, r0
 8002390:	2b00      	cmp	r3, #0
 8002392:	d001      	beq.n	8002398 <MX_USART2_UART_Init+0x5c>
  {
    Error_Handler();
 8002394:	f000 fb64 	bl	8002a60 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002398:	2100      	movs	r1, #0
 800239a:	480d      	ldr	r0, [pc, #52]	@ (80023d0 <MX_USART2_UART_Init+0x94>)
 800239c:	f008 fe8f 	bl	800b0be <HAL_UARTEx_SetTxFifoThreshold>
 80023a0:	4603      	mov	r3, r0
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d001      	beq.n	80023aa <MX_USART2_UART_Init+0x6e>
  {
    Error_Handler();
 80023a6:	f000 fb5b 	bl	8002a60 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80023aa:	2100      	movs	r1, #0
 80023ac:	4808      	ldr	r0, [pc, #32]	@ (80023d0 <MX_USART2_UART_Init+0x94>)
 80023ae:	f008 fec4 	bl	800b13a <HAL_UARTEx_SetRxFifoThreshold>
 80023b2:	4603      	mov	r3, r0
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d001      	beq.n	80023bc <MX_USART2_UART_Init+0x80>
  {
    Error_Handler();
 80023b8:	f000 fb52 	bl	8002a60 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80023bc:	4804      	ldr	r0, [pc, #16]	@ (80023d0 <MX_USART2_UART_Init+0x94>)
 80023be:	f008 fe45 	bl	800b04c <HAL_UARTEx_DisableFifoMode>
 80023c2:	4603      	mov	r3, r0
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d001      	beq.n	80023cc <MX_USART2_UART_Init+0x90>
  {
    Error_Handler();
 80023c8:	f000 fb4a 	bl	8002a60 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80023cc:	bf00      	nop
 80023ce:	bd80      	pop	{r7, pc}
 80023d0:	20000c68 	.word	0x20000c68
 80023d4:	40004400 	.word	0x40004400

080023d8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b082      	sub	sp, #8
 80023dc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80023de:	4b1a      	ldr	r3, [pc, #104]	@ (8002448 <MX_DMA_Init+0x70>)
 80023e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80023e2:	4a19      	ldr	r2, [pc, #100]	@ (8002448 <MX_DMA_Init+0x70>)
 80023e4:	f043 0304 	orr.w	r3, r3, #4
 80023e8:	6493      	str	r3, [r2, #72]	@ 0x48
 80023ea:	4b17      	ldr	r3, [pc, #92]	@ (8002448 <MX_DMA_Init+0x70>)
 80023ec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80023ee:	f003 0304 	and.w	r3, r3, #4
 80023f2:	607b      	str	r3, [r7, #4]
 80023f4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80023f6:	4b14      	ldr	r3, [pc, #80]	@ (8002448 <MX_DMA_Init+0x70>)
 80023f8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80023fa:	4a13      	ldr	r2, [pc, #76]	@ (8002448 <MX_DMA_Init+0x70>)
 80023fc:	f043 0301 	orr.w	r3, r3, #1
 8002400:	6493      	str	r3, [r2, #72]	@ 0x48
 8002402:	4b11      	ldr	r3, [pc, #68]	@ (8002448 <MX_DMA_Init+0x70>)
 8002404:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002406:	f003 0301 	and.w	r3, r3, #1
 800240a:	603b      	str	r3, [r7, #0]
 800240c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800240e:	2200      	movs	r2, #0
 8002410:	2100      	movs	r1, #0
 8002412:	200b      	movs	r0, #11
 8002414:	f003 f9d7 	bl	80057c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002418:	200b      	movs	r0, #11
 800241a:	f003 f9ee 	bl	80057fa <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800241e:	2200      	movs	r2, #0
 8002420:	2100      	movs	r1, #0
 8002422:	200c      	movs	r0, #12
 8002424:	f003 f9cf 	bl	80057c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8002428:	200c      	movs	r0, #12
 800242a:	f003 f9e6 	bl	80057fa <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800242e:	2200      	movs	r2, #0
 8002430:	2100      	movs	r1, #0
 8002432:	200d      	movs	r0, #13
 8002434:	f003 f9c7 	bl	80057c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8002438:	200d      	movs	r0, #13
 800243a:	f003 f9de 	bl	80057fa <HAL_NVIC_EnableIRQ>

}
 800243e:	bf00      	nop
 8002440:	3708      	adds	r7, #8
 8002442:	46bd      	mov	sp, r7
 8002444:	bd80      	pop	{r7, pc}
 8002446:	bf00      	nop
 8002448:	40021000 	.word	0x40021000

0800244c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b08a      	sub	sp, #40	@ 0x28
 8002450:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002452:	f107 0314 	add.w	r3, r7, #20
 8002456:	2200      	movs	r2, #0
 8002458:	601a      	str	r2, [r3, #0]
 800245a:	605a      	str	r2, [r3, #4]
 800245c:	609a      	str	r2, [r3, #8]
 800245e:	60da      	str	r2, [r3, #12]
 8002460:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002462:	4b66      	ldr	r3, [pc, #408]	@ (80025fc <MX_GPIO_Init+0x1b0>)
 8002464:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002466:	4a65      	ldr	r2, [pc, #404]	@ (80025fc <MX_GPIO_Init+0x1b0>)
 8002468:	f043 0304 	orr.w	r3, r3, #4
 800246c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800246e:	4b63      	ldr	r3, [pc, #396]	@ (80025fc <MX_GPIO_Init+0x1b0>)
 8002470:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002472:	f003 0304 	and.w	r3, r3, #4
 8002476:	613b      	str	r3, [r7, #16]
 8002478:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800247a:	4b60      	ldr	r3, [pc, #384]	@ (80025fc <MX_GPIO_Init+0x1b0>)
 800247c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800247e:	4a5f      	ldr	r2, [pc, #380]	@ (80025fc <MX_GPIO_Init+0x1b0>)
 8002480:	f043 0320 	orr.w	r3, r3, #32
 8002484:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002486:	4b5d      	ldr	r3, [pc, #372]	@ (80025fc <MX_GPIO_Init+0x1b0>)
 8002488:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800248a:	f003 0320 	and.w	r3, r3, #32
 800248e:	60fb      	str	r3, [r7, #12]
 8002490:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002492:	4b5a      	ldr	r3, [pc, #360]	@ (80025fc <MX_GPIO_Init+0x1b0>)
 8002494:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002496:	4a59      	ldr	r2, [pc, #356]	@ (80025fc <MX_GPIO_Init+0x1b0>)
 8002498:	f043 0301 	orr.w	r3, r3, #1
 800249c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800249e:	4b57      	ldr	r3, [pc, #348]	@ (80025fc <MX_GPIO_Init+0x1b0>)
 80024a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024a2:	f003 0301 	and.w	r3, r3, #1
 80024a6:	60bb      	str	r3, [r7, #8]
 80024a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80024aa:	4b54      	ldr	r3, [pc, #336]	@ (80025fc <MX_GPIO_Init+0x1b0>)
 80024ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024ae:	4a53      	ldr	r2, [pc, #332]	@ (80025fc <MX_GPIO_Init+0x1b0>)
 80024b0:	f043 0302 	orr.w	r3, r3, #2
 80024b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80024b6:	4b51      	ldr	r3, [pc, #324]	@ (80025fc <MX_GPIO_Init+0x1b0>)
 80024b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024ba:	f003 0302 	and.w	r3, r3, #2
 80024be:	607b      	str	r3, [r7, #4]
 80024c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Direaction_motor_Pin|Emergency_light_Pin, GPIO_PIN_RESET);
 80024c2:	2200      	movs	r2, #0
 80024c4:	f44f 7181 	mov.w	r1, #258	@ 0x102
 80024c8:	484d      	ldr	r0, [pc, #308]	@ (8002600 <MX_GPIO_Init+0x1b4>)
 80024ca:	f003 fe7d 	bl	80061c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|Solenoid_valve_push_Pin, GPIO_PIN_RESET);
 80024ce:	2200      	movs	r2, #0
 80024d0:	f44f 7190 	mov.w	r1, #288	@ 0x120
 80024d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80024d8:	f003 fe76 	bl	80061c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Pilot_controller_error_Pin|Pilot_motor_error_Pin|Solenoid_valve_pull_Pin|Solenoid_valve_vacuum_Pin, GPIO_PIN_RESET);
 80024dc:	2200      	movs	r2, #0
 80024de:	f240 4116 	movw	r1, #1046	@ 0x416
 80024e2:	4848      	ldr	r0, [pc, #288]	@ (8002604 <MX_GPIO_Init+0x1b8>)
 80024e4:	f003 fe70 	bl	80061c8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80024e8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80024ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80024ee:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80024f2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f4:	2300      	movs	r3, #0
 80024f6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80024f8:	f107 0314 	add.w	r3, r7, #20
 80024fc:	4619      	mov	r1, r3
 80024fe:	4840      	ldr	r0, [pc, #256]	@ (8002600 <MX_GPIO_Init+0x1b4>)
 8002500:	f003 fcc8 	bl	8005e94 <HAL_GPIO_Init>

  /*Configure GPIO pin : Direaction_motor_Pin */
  GPIO_InitStruct.Pin = Direaction_motor_Pin;
 8002504:	2302      	movs	r3, #2
 8002506:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002508:	2301      	movs	r3, #1
 800250a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800250c:	2300      	movs	r3, #0
 800250e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002510:	2303      	movs	r3, #3
 8002512:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Direaction_motor_GPIO_Port, &GPIO_InitStruct);
 8002514:	f107 0314 	add.w	r3, r7, #20
 8002518:	4619      	mov	r1, r3
 800251a:	4839      	ldr	r0, [pc, #228]	@ (8002600 <MX_GPIO_Init+0x1b4>)
 800251c:	f003 fcba 	bl	8005e94 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin Solenoid_valve_push_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|Solenoid_valve_push_Pin;
 8002520:	f44f 7390 	mov.w	r3, #288	@ 0x120
 8002524:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002526:	2301      	movs	r3, #1
 8002528:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800252a:	2300      	movs	r3, #0
 800252c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800252e:	2300      	movs	r3, #0
 8002530:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002532:	f107 0314 	add.w	r3, r7, #20
 8002536:	4619      	mov	r1, r3
 8002538:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800253c:	f003 fcaa 	bl	8005e94 <HAL_GPIO_Init>

  /*Configure GPIO pins : joy_switch_3_Pin joy_switch_4_Pin Set_home_Pin Reed_switch_pull_Pin */
  GPIO_InitStruct.Pin = joy_switch_3_Pin|joy_switch_4_Pin|Set_home_Pin|Reed_switch_pull_Pin;
 8002540:	23f0      	movs	r3, #240	@ 0xf0
 8002542:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002544:	2300      	movs	r3, #0
 8002546:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002548:	2300      	movs	r3, #0
 800254a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800254c:	f107 0314 	add.w	r3, r7, #20
 8002550:	4619      	mov	r1, r3
 8002552:	482b      	ldr	r0, [pc, #172]	@ (8002600 <MX_GPIO_Init+0x1b4>)
 8002554:	f003 fc9e 	bl	8005e94 <HAL_GPIO_Init>

  /*Configure GPIO pins : Pilot_controller_error_Pin Pilot_motor_error_Pin Solenoid_valve_pull_Pin Solenoid_valve_vacuum_Pin */
  GPIO_InitStruct.Pin = Pilot_controller_error_Pin|Pilot_motor_error_Pin|Solenoid_valve_pull_Pin|Solenoid_valve_vacuum_Pin;
 8002558:	f240 4316 	movw	r3, #1046	@ 0x416
 800255c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800255e:	2301      	movs	r3, #1
 8002560:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002562:	2300      	movs	r3, #0
 8002564:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002566:	2300      	movs	r3, #0
 8002568:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800256a:	f107 0314 	add.w	r3, r7, #20
 800256e:	4619      	mov	r1, r3
 8002570:	4824      	ldr	r0, [pc, #144]	@ (8002604 <MX_GPIO_Init+0x1b8>)
 8002572:	f003 fc8f 	bl	8005e94 <HAL_GPIO_Init>

  /*Configure GPIO pins : Proximity_Pin Emergency_switch_Pin */
  GPIO_InitStruct.Pin = Proximity_Pin|Emergency_switch_Pin;
 8002576:	f44f 4310 	mov.w	r3, #36864	@ 0x9000
 800257a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800257c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8002580:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002582:	2300      	movs	r3, #0
 8002584:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002586:	f107 0314 	add.w	r3, r7, #20
 800258a:	4619      	mov	r1, r3
 800258c:	481d      	ldr	r0, [pc, #116]	@ (8002604 <MX_GPIO_Init+0x1b8>)
 800258e:	f003 fc81 	bl	8005e94 <HAL_GPIO_Init>

  /*Configure GPIO pin : Emergency_light_Pin */
  GPIO_InitStruct.Pin = Emergency_light_Pin;
 8002592:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002596:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002598:	2301      	movs	r3, #1
 800259a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800259c:	2300      	movs	r3, #0
 800259e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025a0:	2300      	movs	r3, #0
 80025a2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Emergency_light_GPIO_Port, &GPIO_InitStruct);
 80025a4:	f107 0314 	add.w	r3, r7, #20
 80025a8:	4619      	mov	r1, r3
 80025aa:	4815      	ldr	r0, [pc, #84]	@ (8002600 <MX_GPIO_Init+0x1b4>)
 80025ac:	f003 fc72 	bl	8005e94 <HAL_GPIO_Init>

  /*Configure GPIO pins : Reed_switch_push_Pin joy_switch_2_Pin */
  GPIO_InitStruct.Pin = Reed_switch_push_Pin|joy_switch_2_Pin;
 80025b0:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80025b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025b6:	2300      	movs	r3, #0
 80025b8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025ba:	2300      	movs	r3, #0
 80025bc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025be:	f107 0314 	add.w	r3, r7, #20
 80025c2:	4619      	mov	r1, r3
 80025c4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80025c8:	f003 fc64 	bl	8005e94 <HAL_GPIO_Init>

  /*Configure GPIO pin : joy_switch_1_Pin */
  GPIO_InitStruct.Pin = joy_switch_1_Pin;
 80025cc:	2320      	movs	r3, #32
 80025ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025d0:	2300      	movs	r3, #0
 80025d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025d4:	2300      	movs	r3, #0
 80025d6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(joy_switch_1_GPIO_Port, &GPIO_InitStruct);
 80025d8:	f107 0314 	add.w	r3, r7, #20
 80025dc:	4619      	mov	r1, r3
 80025de:	4809      	ldr	r0, [pc, #36]	@ (8002604 <MX_GPIO_Init+0x1b8>)
 80025e0:	f003 fc58 	bl	8005e94 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80025e4:	2200      	movs	r2, #0
 80025e6:	2100      	movs	r1, #0
 80025e8:	2028      	movs	r0, #40	@ 0x28
 80025ea:	f003 f8ec 	bl	80057c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80025ee:	2028      	movs	r0, #40	@ 0x28
 80025f0:	f003 f903 	bl	80057fa <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80025f4:	bf00      	nop
 80025f6:	3728      	adds	r7, #40	@ 0x28
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bd80      	pop	{r7, pc}
 80025fc:	40021000 	.word	0x40021000
 8002600:	48000800 	.word	0x48000800
 8002604:	48000400 	.word	0x48000400

08002608 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
// Main timer interrupt for run program with accuracy time
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8002608:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800260c:	b086      	sub	sp, #24
 800260e:	af02      	add	r7, sp, #8
 8002610:	60f8      	str	r0, [r7, #12]
//	if(htim == &htim5){
//		//Update modbus
//		registerFrame[0x00].U16 = 22881;
//	}
	if(htim == &htim3){
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	4aa3      	ldr	r2, [pc, #652]	@ (80028a4 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8002616:	4293      	cmp	r3, r2
 8002618:	f040 813f 	bne.w	800289a <HAL_TIM_PeriodElapsedCallback+0x292>
		//Update main
		Update_qei(&encoder, &htim4);
 800261c:	49a2      	ldr	r1, [pc, #648]	@ (80028a8 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 800261e:	48a3      	ldr	r0, [pc, #652]	@ (80028ac <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8002620:	f000 fc6e 	bl	8002f00 <Update_qei>
		Update_adc(&current_sensor);
 8002624:	48a2      	ldr	r0, [pc, #648]	@ (80028b0 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8002626:	f7ff fa30 	bl	8001a8a <Update_adc>
		if((homing == 0) && (encoder.mm > 500 || encoder.mm < 0)){
 800262a:	4ba2      	ldr	r3, [pc, #648]	@ (80028b4 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 800262c:	781b      	ldrb	r3, [r3, #0]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d11a      	bne.n	8002668 <HAL_TIM_PeriodElapsedCallback+0x60>
 8002632:	4b9e      	ldr	r3, [pc, #632]	@ (80028ac <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8002634:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8002638:	ed9f 7a9f 	vldr	s14, [pc, #636]	@ 80028b8 <HAL_TIM_PeriodElapsedCallback+0x2b0>
 800263c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002640:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002644:	dc07      	bgt.n	8002656 <HAL_TIM_PeriodElapsedCallback+0x4e>
 8002646:	4b99      	ldr	r3, [pc, #612]	@ (80028ac <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8002648:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800264c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002650:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002654:	d508      	bpl.n	8002668 <HAL_TIM_PeriodElapsedCallback+0x60>
			Update_pwm(&htim1, TIM_CHANNEL_1, GPIOC, GPIO_PIN_1, 0);
 8002656:	2300      	movs	r3, #0
 8002658:	9300      	str	r3, [sp, #0]
 800265a:	2302      	movs	r3, #2
 800265c:	4a97      	ldr	r2, [pc, #604]	@ (80028bc <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 800265e:	2100      	movs	r1, #0
 8002660:	4897      	ldr	r0, [pc, #604]	@ (80028c0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002662:	f000 fb71 	bl	8002d48 <Update_pwm>
 8002666:	e118      	b.n	800289a <HAL_TIM_PeriodElapsedCallback+0x292>
		}
		else if(mode == 0 || mode == 1){
 8002668:	4b96      	ldr	r3, [pc, #600]	@ (80028c4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 800266a:	781b      	ldrb	r3, [r3, #0]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d003      	beq.n	8002678 <HAL_TIM_PeriodElapsedCallback+0x70>
 8002670:	4b94      	ldr	r3, [pc, #592]	@ (80028c4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002672:	781b      	ldrb	r3, [r3, #0]
 8002674:	2b01      	cmp	r3, #1
 8002676:	d13f      	bne.n	80026f8 <HAL_TIM_PeriodElapsedCallback+0xf0>
			Update_pwm(&htim1, TIM_CHANNEL_1, GPIOC, GPIO_PIN_1, v_output);
 8002678:	4b93      	ldr	r3, [pc, #588]	@ (80028c8 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	9300      	str	r3, [sp, #0]
 800267e:	2302      	movs	r3, #2
 8002680:	4a8e      	ldr	r2, [pc, #568]	@ (80028bc <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8002682:	2100      	movs	r1, #0
 8002684:	488e      	ldr	r0, [pc, #568]	@ (80028c0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002686:	f000 fb5f 	bl	8002d48 <Update_pwm>
			if(mode == 0){ setpoint = 0;} // If mode == 0 : set point from base system
 800268a:	4b8e      	ldr	r3, [pc, #568]	@ (80028c4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 800268c:	781b      	ldrb	r3, [r3, #0]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d104      	bne.n	800269c <HAL_TIM_PeriodElapsedCallback+0x94>
 8002692:	4b8e      	ldr	r3, [pc, #568]	@ (80028cc <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8002694:	f04f 0200 	mov.w	r2, #0
 8002698:	601a      	str	r2, [r3, #0]
 800269a:	e007      	b.n	80026ac <HAL_TIM_PeriodElapsedCallback+0xa4>
			else if(mode == 1){setpoint = 1;} // If mode == 1 : set point from joy
 800269c:	4b89      	ldr	r3, [pc, #548]	@ (80028c4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 800269e:	781b      	ldrb	r3, [r3, #0]
 80026a0:	2b01      	cmp	r3, #1
 80026a2:	d103      	bne.n	80026ac <HAL_TIM_PeriodElapsedCallback+0xa4>
 80026a4:	4b89      	ldr	r3, [pc, #548]	@ (80028cc <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 80026a6:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80026aa:	601a      	str	r2, [r3, #0]
			Update_velocity_control(test);
 80026ac:	4b88      	ldr	r3, [pc, #544]	@ (80028d0 <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	ee07 3a90 	vmov	s15, r3
 80026b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80026b8:	eeb0 0a67 	vmov.f32	s0, s15
 80026bc:	f000 f9a0 	bl	8002a00 <Update_velocity_control>
			static uint64_t timestamp = 0;
			if (timestamp == 8){
 80026c0:	4b84      	ldr	r3, [pc, #528]	@ (80028d4 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 80026c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026c6:	f1a2 0108 	sub.w	r1, r2, #8
 80026ca:	430b      	orrs	r3, r1
 80026cc:	d106      	bne.n	80026dc <HAL_TIM_PeriodElapsedCallback+0xd4>
//				Update_position_control(test);
				timestamp = 0;
 80026ce:	4981      	ldr	r1, [pc, #516]	@ (80028d4 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 80026d0:	f04f 0200 	mov.w	r2, #0
 80026d4:	f04f 0300 	mov.w	r3, #0
 80026d8:	e9c1 2300 	strd	r2, r3, [r1]
			}
			timestamp++;
 80026dc:	4b7d      	ldr	r3, [pc, #500]	@ (80028d4 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 80026de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026e2:	1c51      	adds	r1, r2, #1
 80026e4:	6039      	str	r1, [r7, #0]
 80026e6:	f143 0300 	adc.w	r3, r3, #0
 80026ea:	607b      	str	r3, [r7, #4]
 80026ec:	4b79      	ldr	r3, [pc, #484]	@ (80028d4 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 80026ee:	e9d7 1200 	ldrd	r1, r2, [r7]
 80026f2:	e9c3 1200 	strd	r1, r2, [r3]
		else if(mode == 0 || mode == 1){
 80026f6:	e0d0      	b.n	800289a <HAL_TIM_PeriodElapsedCallback+0x292>
		}
		else{
			repeat_cheack++;
 80026f8:	4b77      	ldr	r3, [pc, #476]	@ (80028d8 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 80026fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026fe:	f112 0a01 	adds.w	sl, r2, #1
 8002702:	f143 0b00 	adc.w	fp, r3, #0
 8002706:	4b74      	ldr	r3, [pc, #464]	@ (80028d8 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8002708:	e9c3 ab00 	strd	sl, fp, [r3]
			// Stop motor if emergency
			if(!HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15)){
 800270c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002710:	4872      	ldr	r0, [pc, #456]	@ (80028dc <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8002712:	f003 fd41 	bl	8006198 <HAL_GPIO_ReadPin>
 8002716:	4603      	mov	r3, r0
 8002718:	2b00      	cmp	r3, #0
 800271a:	d112      	bne.n	8002742 <HAL_TIM_PeriodElapsedCallback+0x13a>
				repeat_cheack++;
 800271c:	4b6e      	ldr	r3, [pc, #440]	@ (80028d8 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 800271e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002722:	f112 0801 	adds.w	r8, r2, #1
 8002726:	f143 0900 	adc.w	r9, r3, #0
 800272a:	4b6b      	ldr	r3, [pc, #428]	@ (80028d8 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 800272c:	e9c3 8900 	strd	r8, r9, [r3]
				Update_pwm(&htim1, TIM_CHANNEL_1, GPIOC, GPIO_PIN_1, 0);
 8002730:	2300      	movs	r3, #0
 8002732:	9300      	str	r3, [sp, #0]
 8002734:	2302      	movs	r3, #2
 8002736:	4a61      	ldr	r2, [pc, #388]	@ (80028bc <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8002738:	2100      	movs	r1, #0
 800273a:	4861      	ldr	r0, [pc, #388]	@ (80028c0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 800273c:	f000 fb04 	bl	8002d48 <Update_pwm>
					homing_ts++;
				}
			}
		}
	}
}
 8002740:	e0ab      	b.n	800289a <HAL_TIM_PeriodElapsedCallback+0x292>
			else if(wait_command){
 8002742:	4b67      	ldr	r3, [pc, #412]	@ (80028e0 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8002744:	781b      	ldrb	r3, [r3, #0]
 8002746:	2b00      	cmp	r3, #0
 8002748:	d038      	beq.n	80027bc <HAL_TIM_PeriodElapsedCallback+0x1b4>
				Update_joy(&joy);
 800274a:	4866      	ldr	r0, [pc, #408]	@ (80028e4 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 800274c:	f7ff f9d6 	bl	8001afc <Update_joy>
				if(!joy.s_1 && joy.s_2 && joy.s_3 && joy.s_4){
 8002750:	4b64      	ldr	r3, [pc, #400]	@ (80028e4 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8002752:	781b      	ldrb	r3, [r3, #0]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d115      	bne.n	8002784 <HAL_TIM_PeriodElapsedCallback+0x17c>
 8002758:	4b62      	ldr	r3, [pc, #392]	@ (80028e4 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 800275a:	785b      	ldrb	r3, [r3, #1]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d011      	beq.n	8002784 <HAL_TIM_PeriodElapsedCallback+0x17c>
 8002760:	4b60      	ldr	r3, [pc, #384]	@ (80028e4 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8002762:	789b      	ldrb	r3, [r3, #2]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d00d      	beq.n	8002784 <HAL_TIM_PeriodElapsedCallback+0x17c>
 8002768:	4b5e      	ldr	r3, [pc, #376]	@ (80028e4 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 800276a:	78db      	ldrb	r3, [r3, #3]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d009      	beq.n	8002784 <HAL_TIM_PeriodElapsedCallback+0x17c>
					mode = 0;
 8002770:	4b54      	ldr	r3, [pc, #336]	@ (80028c4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002772:	2200      	movs	r2, #0
 8002774:	701a      	strb	r2, [r3, #0]
					is_home = 0;
 8002776:	4b5c      	ldr	r3, [pc, #368]	@ (80028e8 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8002778:	2200      	movs	r2, #0
 800277a:	701a      	strb	r2, [r3, #0]
					wait_command = 0;
 800277c:	4b58      	ldr	r3, [pc, #352]	@ (80028e0 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 800277e:	2200      	movs	r2, #0
 8002780:	701a      	strb	r2, [r3, #0]
 8002782:	e08a      	b.n	800289a <HAL_TIM_PeriodElapsedCallback+0x292>
				else if(joy.s_1 && !joy.s_2 && joy.s_3 && joy.s_4){
 8002784:	4b57      	ldr	r3, [pc, #348]	@ (80028e4 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8002786:	781b      	ldrb	r3, [r3, #0]
 8002788:	2b00      	cmp	r3, #0
 800278a:	f000 8086 	beq.w	800289a <HAL_TIM_PeriodElapsedCallback+0x292>
 800278e:	4b55      	ldr	r3, [pc, #340]	@ (80028e4 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8002790:	785b      	ldrb	r3, [r3, #1]
 8002792:	2b00      	cmp	r3, #0
 8002794:	f040 8081 	bne.w	800289a <HAL_TIM_PeriodElapsedCallback+0x292>
 8002798:	4b52      	ldr	r3, [pc, #328]	@ (80028e4 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 800279a:	789b      	ldrb	r3, [r3, #2]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d07c      	beq.n	800289a <HAL_TIM_PeriodElapsedCallback+0x292>
 80027a0:	4b50      	ldr	r3, [pc, #320]	@ (80028e4 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 80027a2:	78db      	ldrb	r3, [r3, #3]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d078      	beq.n	800289a <HAL_TIM_PeriodElapsedCallback+0x292>
					mode = 1;
 80027a8:	4b46      	ldr	r3, [pc, #280]	@ (80028c4 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 80027aa:	2201      	movs	r2, #1
 80027ac:	701a      	strb	r2, [r3, #0]
					is_home = 0;
 80027ae:	4b4e      	ldr	r3, [pc, #312]	@ (80028e8 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 80027b0:	2200      	movs	r2, #0
 80027b2:	701a      	strb	r2, [r3, #0]
					wait_command = 0;
 80027b4:	4b4a      	ldr	r3, [pc, #296]	@ (80028e0 <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 80027b6:	2200      	movs	r2, #0
 80027b8:	701a      	strb	r2, [r3, #0]
}
 80027ba:	e06e      	b.n	800289a <HAL_TIM_PeriodElapsedCallback+0x292>
			else if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15)){
 80027bc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80027c0:	4846      	ldr	r0, [pc, #280]	@ (80028dc <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 80027c2:	f003 fce9 	bl	8006198 <HAL_GPIO_ReadPin>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d066      	beq.n	800289a <HAL_TIM_PeriodElapsedCallback+0x292>
				Update_pwm(&htim1, TIM_CHANNEL_1, GPIOC, GPIO_PIN_1, 0);
 80027cc:	2300      	movs	r3, #0
 80027ce:	9300      	str	r3, [sp, #0]
 80027d0:	2302      	movs	r3, #2
 80027d2:	4a3a      	ldr	r2, [pc, #232]	@ (80028bc <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 80027d4:	2100      	movs	r1, #0
 80027d6:	483a      	ldr	r0, [pc, #232]	@ (80028c0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 80027d8:	f000 fab6 	bl	8002d48 <Update_pwm>
				HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, RESET);
 80027dc:	2200      	movs	r2, #0
 80027de:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80027e2:	4836      	ldr	r0, [pc, #216]	@ (80028bc <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 80027e4:	f003 fcf0 	bl	80061c8 <HAL_GPIO_WritePin>
				if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_6)){
 80027e8:	2140      	movs	r1, #64	@ 0x40
 80027ea:	4834      	ldr	r0, [pc, #208]	@ (80028bc <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 80027ec:	f003 fcd4 	bl	8006198 <HAL_GPIO_ReadPin>
 80027f0:	4603      	mov	r3, r0
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d010      	beq.n	8002818 <HAL_TIM_PeriodElapsedCallback+0x210>
					if(homing_first == 1){
 80027f6:	4b3d      	ldr	r3, [pc, #244]	@ (80028ec <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 80027f8:	781b      	ldrb	r3, [r3, #0]
 80027fa:	2b01      	cmp	r3, #1
 80027fc:	d14d      	bne.n	800289a <HAL_TIM_PeriodElapsedCallback+0x292>
						homing = 1;
 80027fe:	4b2d      	ldr	r3, [pc, #180]	@ (80028b4 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8002800:	2201      	movs	r2, #1
 8002802:	701a      	strb	r2, [r3, #0]
						Update_pwm(&htim1, TIM_CHANNEL_1, GPIOC, GPIO_PIN_1, -100);
 8002804:	f06f 0363 	mvn.w	r3, #99	@ 0x63
 8002808:	9300      	str	r3, [sp, #0]
 800280a:	2302      	movs	r3, #2
 800280c:	4a2b      	ldr	r2, [pc, #172]	@ (80028bc <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 800280e:	2100      	movs	r1, #0
 8002810:	482b      	ldr	r0, [pc, #172]	@ (80028c0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002812:	f000 fa99 	bl	8002d48 <Update_pwm>
}
 8002816:	e040      	b.n	800289a <HAL_TIM_PeriodElapsedCallback+0x292>
				else if(homing_first == 0){
 8002818:	4b34      	ldr	r3, [pc, #208]	@ (80028ec <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 800281a:	781b      	ldrb	r3, [r3, #0]
 800281c:	2b00      	cmp	r3, #0
 800281e:	d13c      	bne.n	800289a <HAL_TIM_PeriodElapsedCallback+0x292>
					if (homing_ts == 8000){
 8002820:	4b33      	ldr	r3, [pc, #204]	@ (80028f0 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8002822:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002826:	f5a2 51fa 	sub.w	r1, r2, #8000	@ 0x1f40
 800282a:	430b      	orrs	r3, r1
 800282c:	d10b      	bne.n	8002846 <HAL_TIM_PeriodElapsedCallback+0x23e>
						homing_second = 1;
 800282e:	4b31      	ldr	r3, [pc, #196]	@ (80028f4 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8002830:	2201      	movs	r2, #1
 8002832:	701a      	strb	r2, [r3, #0]
						Update_pwm(&htim1, TIM_CHANNEL_1, GPIOC, GPIO_PIN_1, 0);
 8002834:	2300      	movs	r3, #0
 8002836:	9300      	str	r3, [sp, #0]
 8002838:	2302      	movs	r3, #2
 800283a:	4a20      	ldr	r2, [pc, #128]	@ (80028bc <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 800283c:	2100      	movs	r1, #0
 800283e:	4820      	ldr	r0, [pc, #128]	@ (80028c0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002840:	f000 fa82 	bl	8002d48 <Update_pwm>
 8002844:	e01f      	b.n	8002886 <HAL_TIM_PeriodElapsedCallback+0x27e>
					}else if(homing_ts == 18000){
 8002846:	4b2a      	ldr	r3, [pc, #168]	@ (80028f0 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8002848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800284c:	492a      	ldr	r1, [pc, #168]	@ (80028f8 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 800284e:	4411      	add	r1, r2
 8002850:	430b      	orrs	r3, r1
 8002852:	d109      	bne.n	8002868 <HAL_TIM_PeriodElapsedCallback+0x260>
						Update_pwm(&htim1, TIM_CHANNEL_1, GPIOC, GPIO_PIN_1, -80);
 8002854:	f06f 034f 	mvn.w	r3, #79	@ 0x4f
 8002858:	9300      	str	r3, [sp, #0]
 800285a:	2302      	movs	r3, #2
 800285c:	4a17      	ldr	r2, [pc, #92]	@ (80028bc <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 800285e:	2100      	movs	r1, #0
 8002860:	4817      	ldr	r0, [pc, #92]	@ (80028c0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002862:	f000 fa71 	bl	8002d48 <Update_pwm>
 8002866:	e00e      	b.n	8002886 <HAL_TIM_PeriodElapsedCallback+0x27e>
					}else if(homing_ts == 4000){
 8002868:	4b21      	ldr	r3, [pc, #132]	@ (80028f0 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 800286a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800286e:	f5a2 617a 	sub.w	r1, r2, #4000	@ 0xfa0
 8002872:	430b      	orrs	r3, r1
 8002874:	d107      	bne.n	8002886 <HAL_TIM_PeriodElapsedCallback+0x27e>
						Update_pwm(&htim1, TIM_CHANNEL_1, GPIOC, GPIO_PIN_1, 200);
 8002876:	23c8      	movs	r3, #200	@ 0xc8
 8002878:	9300      	str	r3, [sp, #0]
 800287a:	2302      	movs	r3, #2
 800287c:	4a0f      	ldr	r2, [pc, #60]	@ (80028bc <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 800287e:	2100      	movs	r1, #0
 8002880:	480f      	ldr	r0, [pc, #60]	@ (80028c0 <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002882:	f000 fa61 	bl	8002d48 <Update_pwm>
					homing_ts++;
 8002886:	4b1a      	ldr	r3, [pc, #104]	@ (80028f0 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8002888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800288c:	1c54      	adds	r4, r2, #1
 800288e:	f143 0500 	adc.w	r5, r3, #0
 8002892:	4b17      	ldr	r3, [pc, #92]	@ (80028f0 <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8002894:	e9c3 4500 	strd	r4, r5, [r3]
}
 8002898:	e7ff      	b.n	800289a <HAL_TIM_PeriodElapsedCallback+0x292>
 800289a:	bf00      	nop
 800289c:	3710      	adds	r7, #16
 800289e:	46bd      	mov	sp, r7
 80028a0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80028a4:	20000938 	.word	0x20000938
 80028a8:	20000a04 	.word	0x20000a04
 80028ac:	20001088 	.word	0x20001088
 80028b0:	20000fb8 	.word	0x20000fb8
 80028b4:	20000fb1 	.word	0x20000fb1
 80028b8:	43fa0000 	.word	0x43fa0000
 80028bc:	48000800 	.word	0x48000800
 80028c0:	2000086c 	.word	0x2000086c
 80028c4:	20000fb4 	.word	0x20000fb4
 80028c8:	200010f4 	.word	0x200010f4
 80028cc:	20000e08 	.word	0x20000e08
 80028d0:	20000e04 	.word	0x20000e04
 80028d4:	20001118 	.word	0x20001118
 80028d8:	20000df8 	.word	0x20000df8
 80028dc:	48000400 	.word	0x48000400
 80028e0:	20000fb3 	.word	0x20000fb3
 80028e4:	20000f9c 	.word	0x20000f9c
 80028e8:	20000fb2 	.word	0x20000fb2
 80028ec:	20000269 	.word	0x20000269
 80028f0:	20000fa8 	.word	0x20000fa8
 80028f4:	20000fb0 	.word	0x20000fb0
 80028f8:	ffffb9b0 	.word	0xffffb9b0

080028fc <HAL_GPIO_EXTI_Callback>:
// GPIO interrupt
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b084      	sub	sp, #16
 8002900:	af02      	add	r7, sp, #8
 8002902:	4603      	mov	r3, r0
 8002904:	80fb      	strh	r3, [r7, #6]

	if(GPIO_Pin == GPIO_PIN_15){
 8002906:	88fb      	ldrh	r3, [r7, #6]
 8002908:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800290c:	d10d      	bne.n	800292a <HAL_GPIO_EXTI_Callback+0x2e>
		// Emergency switch interrupted
		// Stop motor
		Update_pwm(&htim1, TIM_CHANNEL_1, GPIOC, GPIO_PIN_1, 0);
 800290e:	2300      	movs	r3, #0
 8002910:	9300      	str	r3, [sp, #0]
 8002912:	2302      	movs	r3, #2
 8002914:	4a2f      	ldr	r2, [pc, #188]	@ (80029d4 <HAL_GPIO_EXTI_Callback+0xd8>)
 8002916:	2100      	movs	r1, #0
 8002918:	482f      	ldr	r0, [pc, #188]	@ (80029d8 <HAL_GPIO_EXTI_Callback+0xdc>)
 800291a:	f000 fa15 	bl	8002d48 <Update_pwm>
		// Emergency light enable
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, SET);
 800291e:	2201      	movs	r2, #1
 8002920:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002924:	482b      	ldr	r0, [pc, #172]	@ (80029d4 <HAL_GPIO_EXTI_Callback+0xd8>)
 8002926:	f003 fc4f 	bl	80061c8 <HAL_GPIO_WritePin>
//		mode = 2;
	}
	if(GPIO_Pin == GPIO_PIN_12){
 800292a:	88fb      	ldrh	r3, [r7, #6]
 800292c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002930:	d14d      	bne.n	80029ce <HAL_GPIO_EXTI_Callback+0xd2>
		// Proximity interrupted
		limitswitch_test++;
 8002932:	4b2a      	ldr	r3, [pc, #168]	@ (80029dc <HAL_GPIO_EXTI_Callback+0xe0>)
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	3301      	adds	r3, #1
 8002938:	4a28      	ldr	r2, [pc, #160]	@ (80029dc <HAL_GPIO_EXTI_Callback+0xe0>)
 800293a:	6013      	str	r3, [r2, #0]
		if(homing == 1){
 800293c:	4b28      	ldr	r3, [pc, #160]	@ (80029e0 <HAL_GPIO_EXTI_Callback+0xe4>)
 800293e:	781b      	ldrb	r3, [r3, #0]
 8002940:	2b01      	cmp	r3, #1
 8002942:	d135      	bne.n	80029b0 <HAL_GPIO_EXTI_Callback+0xb4>
			// If homing
			if(homing_first == 1){
 8002944:	4b27      	ldr	r3, [pc, #156]	@ (80029e4 <HAL_GPIO_EXTI_Callback+0xe8>)
 8002946:	781b      	ldrb	r3, [r3, #0]
 8002948:	2b01      	cmp	r3, #1
 800294a:	d10b      	bne.n	8002964 <HAL_GPIO_EXTI_Callback+0x68>
				// First time stop
				Update_pwm(&htim1, TIM_CHANNEL_1, GPIOC, GPIO_PIN_1, 0);
 800294c:	2300      	movs	r3, #0
 800294e:	9300      	str	r3, [sp, #0]
 8002950:	2302      	movs	r3, #2
 8002952:	4a20      	ldr	r2, [pc, #128]	@ (80029d4 <HAL_GPIO_EXTI_Callback+0xd8>)
 8002954:	2100      	movs	r1, #0
 8002956:	4820      	ldr	r0, [pc, #128]	@ (80029d8 <HAL_GPIO_EXTI_Callback+0xdc>)
 8002958:	f000 f9f6 	bl	8002d48 <Update_pwm>
				homing_first = 0;
 800295c:	4b21      	ldr	r3, [pc, #132]	@ (80029e4 <HAL_GPIO_EXTI_Callback+0xe8>)
 800295e:	2200      	movs	r2, #0
 8002960:	701a      	strb	r2, [r3, #0]
				return;
 8002962:	e034      	b.n	80029ce <HAL_GPIO_EXTI_Callback+0xd2>
			}
			else if(homing_second == 1){
 8002964:	4b20      	ldr	r3, [pc, #128]	@ (80029e8 <HAL_GPIO_EXTI_Callback+0xec>)
 8002966:	781b      	ldrb	r3, [r3, #0]
 8002968:	2b01      	cmp	r3, #1
 800296a:	d130      	bne.n	80029ce <HAL_GPIO_EXTI_Callback+0xd2>
				// Second time stop and reset variables.
				Update_pwm(&htim1, TIM_CHANNEL_1, GPIOC, GPIO_PIN_1, 0);
 800296c:	2300      	movs	r3, #0
 800296e:	9300      	str	r3, [sp, #0]
 8002970:	2302      	movs	r3, #2
 8002972:	4a18      	ldr	r2, [pc, #96]	@ (80029d4 <HAL_GPIO_EXTI_Callback+0xd8>)
 8002974:	2100      	movs	r1, #0
 8002976:	4818      	ldr	r0, [pc, #96]	@ (80029d8 <HAL_GPIO_EXTI_Callback+0xdc>)
 8002978:	f000 f9e6 	bl	8002d48 <Update_pwm>
				homing_ts = 0;
 800297c:	491b      	ldr	r1, [pc, #108]	@ (80029ec <HAL_GPIO_EXTI_Callback+0xf0>)
 800297e:	f04f 0200 	mov.w	r2, #0
 8002982:	f04f 0300 	mov.w	r3, #0
 8002986:	e9c1 2300 	strd	r2, r3, [r1]
				is_home = 1;
 800298a:	4b19      	ldr	r3, [pc, #100]	@ (80029f0 <HAL_GPIO_EXTI_Callback+0xf4>)
 800298c:	2201      	movs	r2, #1
 800298e:	701a      	strb	r2, [r3, #0]
				homing_second = 0;
 8002990:	4b15      	ldr	r3, [pc, #84]	@ (80029e8 <HAL_GPIO_EXTI_Callback+0xec>)
 8002992:	2200      	movs	r2, #0
 8002994:	701a      	strb	r2, [r3, #0]
				homing_first = 1;
 8002996:	4b13      	ldr	r3, [pc, #76]	@ (80029e4 <HAL_GPIO_EXTI_Callback+0xe8>)
 8002998:	2201      	movs	r2, #1
 800299a:	701a      	strb	r2, [r3, #0]
				homing = 0;
 800299c:	4b10      	ldr	r3, [pc, #64]	@ (80029e0 <HAL_GPIO_EXTI_Callback+0xe4>)
 800299e:	2200      	movs	r2, #0
 80029a0:	701a      	strb	r2, [r3, #0]
				wait_command = 1;
 80029a2:	4b14      	ldr	r3, [pc, #80]	@ (80029f4 <HAL_GPIO_EXTI_Callback+0xf8>)
 80029a4:	2201      	movs	r2, #1
 80029a6:	701a      	strb	r2, [r3, #0]
				Reset_qei(&encoder);
 80029a8:	4813      	ldr	r0, [pc, #76]	@ (80029f8 <HAL_GPIO_EXTI_Callback+0xfc>)
 80029aa:	f000 fc1d 	bl	80031e8 <Reset_qei>
 80029ae:	e00e      	b.n	80029ce <HAL_GPIO_EXTI_Callback+0xd2>
			}
		}
		else{
			Update_pwm(&htim1, TIM_CHANNEL_1, GPIOC, GPIO_PIN_1, 0);
 80029b0:	2300      	movs	r3, #0
 80029b2:	9300      	str	r3, [sp, #0]
 80029b4:	2302      	movs	r3, #2
 80029b6:	4a07      	ldr	r2, [pc, #28]	@ (80029d4 <HAL_GPIO_EXTI_Callback+0xd8>)
 80029b8:	2100      	movs	r1, #0
 80029ba:	4807      	ldr	r0, [pc, #28]	@ (80029d8 <HAL_GPIO_EXTI_Callback+0xdc>)
 80029bc:	f000 f9c4 	bl	8002d48 <Update_pwm>
			mode = 2;
 80029c0:	4b0e      	ldr	r3, [pc, #56]	@ (80029fc <HAL_GPIO_EXTI_Callback+0x100>)
 80029c2:	2202      	movs	r2, #2
 80029c4:	701a      	strb	r2, [r3, #0]
			homing_first = 0;
 80029c6:	4b07      	ldr	r3, [pc, #28]	@ (80029e4 <HAL_GPIO_EXTI_Callback+0xe8>)
 80029c8:	2200      	movs	r2, #0
 80029ca:	701a      	strb	r2, [r3, #0]
			return;
 80029cc:	bf00      	nop
		}
	}
}
 80029ce:	3708      	adds	r7, #8
 80029d0:	46bd      	mov	sp, r7
 80029d2:	bd80      	pop	{r7, pc}
 80029d4:	48000800 	.word	0x48000800
 80029d8:	2000086c 	.word	0x2000086c
 80029dc:	20000e00 	.word	0x20000e00
 80029e0:	20000fb1 	.word	0x20000fb1
 80029e4:	20000269 	.word	0x20000269
 80029e8:	20000fb0 	.word	0x20000fb0
 80029ec:	20000fa8 	.word	0x20000fa8
 80029f0:	20000fb2 	.word	0x20000fb2
 80029f4:	20000fb3 	.word	0x20000fb3
 80029f8:	20001088 	.word	0x20001088
 80029fc:	20000fb4 	.word	0x20000fb4

08002a00 <Update_velocity_control>:
// Torque control update
void Update_torque_control(float32_t s){

}
// Velocity control update
void Update_velocity_control(float32_t s){
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b082      	sub	sp, #8
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	ed87 0a01 	vstr	s0, [r7, #4]
	//input is pulse unit
	v_e = s - Get_mmps(&encoder);
 8002a0a:	480f      	ldr	r0, [pc, #60]	@ (8002a48 <Update_velocity_control+0x48>)
 8002a0c:	f000 fc1d 	bl	800324a <Get_mmps>
 8002a10:	eeb0 7a40 	vmov.f32	s14, s0
 8002a14:	edd7 7a01 	vldr	s15, [r7, #4]
 8002a18:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002a1c:	4b0b      	ldr	r3, [pc, #44]	@ (8002a4c <Update_velocity_control+0x4c>)
 8002a1e:	edc3 7a00 	vstr	s15, [r3]
	v_output = Update_pid(&v_pid, v_e, 900.0, 1000.0);
 8002a22:	4b0a      	ldr	r3, [pc, #40]	@ (8002a4c <Update_velocity_control+0x4c>)
 8002a24:	edd3 7a00 	vldr	s15, [r3]
 8002a28:	ed9f 1a09 	vldr	s2, [pc, #36]	@ 8002a50 <Update_velocity_control+0x50>
 8002a2c:	eddf 0a09 	vldr	s1, [pc, #36]	@ 8002a54 <Update_velocity_control+0x54>
 8002a30:	eeb0 0a67 	vmov.f32	s0, s15
 8002a34:	4808      	ldr	r0, [pc, #32]	@ (8002a58 <Update_velocity_control+0x58>)
 8002a36:	f000 f83f 	bl	8002ab8 <Update_pid>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	4a07      	ldr	r2, [pc, #28]	@ (8002a5c <Update_velocity_control+0x5c>)
 8002a3e:	6013      	str	r3, [r2, #0]
}
 8002a40:	bf00      	nop
 8002a42:	3708      	adds	r7, #8
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}
 8002a48:	20001088 	.word	0x20001088
 8002a4c:	200010f0 	.word	0x200010f0
 8002a50:	447a0000 	.word	0x447a0000
 8002a54:	44610000 	.word	0x44610000
 8002a58:	200010d0 	.word	0x200010d0
 8002a5c:	200010f4 	.word	0x200010f4

08002a60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a60:	b480      	push	{r7}
 8002a62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a64:	b672      	cpsid	i
}
 8002a66:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a68:	bf00      	nop
 8002a6a:	e7fd      	b.n	8002a68 <Error_Handler+0x8>

08002a6c <PID_init>:
 *  Created on: Apr 26, 2024
 *      Author: naker
 */
#include "pid.h"

void PID_init(PID* pid, float32_t _kp,  float32_t _ki, float32_t _kd, float32_t _sampt){
 8002a6c:	b480      	push	{r7}
 8002a6e:	b087      	sub	sp, #28
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6178      	str	r0, [r7, #20]
 8002a74:	ed87 0a04 	vstr	s0, [r7, #16]
 8002a78:	edc7 0a03 	vstr	s1, [r7, #12]
 8002a7c:	ed87 1a02 	vstr	s2, [r7, #8]
 8002a80:	edc7 1a01 	vstr	s3, [r7, #4]
	pid -> kp = _kp;
 8002a84:	697b      	ldr	r3, [r7, #20]
 8002a86:	693a      	ldr	r2, [r7, #16]
 8002a88:	601a      	str	r2, [r3, #0]
	pid -> ki = _ki;
 8002a8a:	697b      	ldr	r3, [r7, #20]
 8002a8c:	68fa      	ldr	r2, [r7, #12]
 8002a8e:	605a      	str	r2, [r3, #4]
	pid -> kd = _kd;
 8002a90:	697b      	ldr	r3, [r7, #20]
 8002a92:	68ba      	ldr	r2, [r7, #8]
 8002a94:	609a      	str	r2, [r3, #8]
	pid -> sampt = _sampt;
 8002a96:	697b      	ldr	r3, [r7, #20]
 8002a98:	687a      	ldr	r2, [r7, #4]
 8002a9a:	60da      	str	r2, [r3, #12]
	pid -> y_n = 0.0;
 8002a9c:	6979      	ldr	r1, [r7, #20]
 8002a9e:	f04f 0200 	mov.w	r2, #0
 8002aa2:	f04f 0300 	mov.w	r3, #0
 8002aa6:	e9c1 2304 	strd	r2, r3, [r1, #16]
}
 8002aaa:	bf00      	nop
 8002aac:	371c      	adds	r7, #28
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab4:	4770      	bx	lr
	...

08002ab8 <Update_pid>:
int32_t Update_pid(PID *pid, float32_t error, float32_t pid_sat, float32_t plant_sat) {
 8002ab8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002abc:	b08a      	sub	sp, #40	@ 0x28
 8002abe:	af00      	add	r7, sp, #0
 8002ac0:	60f8      	str	r0, [r7, #12]
 8002ac2:	ed87 0a02 	vstr	s0, [r7, #8]
 8002ac6:	edc7 0a01 	vstr	s1, [r7, #4]
 8002aca:	ed87 1a00 	vstr	s2, [r7]
//	static float32_t y_n = 0; // Output[n]
	static float32_t y_n_1 = 0; // Output[n-1]
	float32_t e_n = error; // error[n]
 8002ace:	68bb      	ldr	r3, [r7, #8]
 8002ad0:	61bb      	str	r3, [r7, #24]
	static float32_t e_n_1 = 0; // error[n-1]

	float32_t p_term = e_n * pid -> kp;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	edd3 7a00 	vldr	s15, [r3]
 8002ad8:	ed97 7a06 	vldr	s14, [r7, #24]
 8002adc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ae0:	edc7 7a05 	vstr	s15, [r7, #20]
	float32_t d_term = ((e_n - e_n_1) * pid -> kd) / pid -> sampt;
 8002ae4:	4b96      	ldr	r3, [pc, #600]	@ (8002d40 <Update_pid+0x288>)
 8002ae6:	edd3 7a00 	vldr	s15, [r3]
 8002aea:	ed97 7a06 	vldr	s14, [r7, #24]
 8002aee:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	edd3 7a02 	vldr	s15, [r3, #8]
 8002af8:	ee67 6a27 	vmul.f32	s13, s14, s15
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	ed93 7a03 	vldr	s14, [r3, #12]
 8002b02:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002b06:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	float32_t i_term = ((pid -> ki * pid -> sampt / 2.0)*(e_n + e_n_1)) + y_n_1;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	ed93 7a01 	vldr	s14, [r3, #4]
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	edd3 7a03 	vldr	s15, [r3, #12]
 8002b16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b1a:	ee17 0a90 	vmov	r0, s15
 8002b1e:	f7fd fcdf 	bl	80004e0 <__aeabi_f2d>
 8002b22:	f04f 0200 	mov.w	r2, #0
 8002b26:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8002b2a:	f7fd fe5b 	bl	80007e4 <__aeabi_ddiv>
 8002b2e:	4602      	mov	r2, r0
 8002b30:	460b      	mov	r3, r1
 8002b32:	4690      	mov	r8, r2
 8002b34:	4699      	mov	r9, r3
 8002b36:	4b82      	ldr	r3, [pc, #520]	@ (8002d40 <Update_pid+0x288>)
 8002b38:	ed93 7a00 	vldr	s14, [r3]
 8002b3c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002b40:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b44:	ee17 0a90 	vmov	r0, s15
 8002b48:	f7fd fcca 	bl	80004e0 <__aeabi_f2d>
 8002b4c:	4602      	mov	r2, r0
 8002b4e:	460b      	mov	r3, r1
 8002b50:	4640      	mov	r0, r8
 8002b52:	4649      	mov	r1, r9
 8002b54:	f7fd fd1c 	bl	8000590 <__aeabi_dmul>
 8002b58:	4602      	mov	r2, r0
 8002b5a:	460b      	mov	r3, r1
 8002b5c:	4690      	mov	r8, r2
 8002b5e:	4699      	mov	r9, r3
 8002b60:	4b78      	ldr	r3, [pc, #480]	@ (8002d44 <Update_pid+0x28c>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4618      	mov	r0, r3
 8002b66:	f7fd fcbb 	bl	80004e0 <__aeabi_f2d>
 8002b6a:	4602      	mov	r2, r0
 8002b6c:	460b      	mov	r3, r1
 8002b6e:	4640      	mov	r0, r8
 8002b70:	4649      	mov	r1, r9
 8002b72:	f7fd fb57 	bl	8000224 <__adddf3>
 8002b76:	4602      	mov	r2, r0
 8002b78:	460b      	mov	r3, r1
 8002b7a:	4610      	mov	r0, r2
 8002b7c:	4619      	mov	r1, r3
 8002b7e:	f7fd ffe9 	bl	8000b54 <__aeabi_d2f>
 8002b82:	4603      	mov	r3, r0
 8002b84:	623b      	str	r3, [r7, #32]

	if(pid -> ki == 0){
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	edd3 7a01 	vldr	s15, [r3, #4]
 8002b8c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002b90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b94:	d102      	bne.n	8002b9c <Update_pid+0xe4>
		i_term = 0;
 8002b96:	f04f 0300 	mov.w	r3, #0
 8002b9a:	623b      	str	r3, [r7, #32]
	}
	if(pid -> kd == 0){
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	edd3 7a02 	vldr	s15, [r3, #8]
 8002ba2:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002ba6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002baa:	d102      	bne.n	8002bb2 <Update_pid+0xfa>
		d_term = 0;
 8002bac:	f04f 0300 	mov.w	r3, #0
 8002bb0:	627b      	str	r3, [r7, #36]	@ 0x24
	}
	pid -> y_n = p_term + d_term + i_term; // pid output
 8002bb2:	ed97 7a05 	vldr	s14, [r7, #20]
 8002bb6:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002bba:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002bbe:	edd7 7a08 	vldr	s15, [r7, #32]
 8002bc2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002bc6:	ee17 0a90 	vmov	r0, s15
 8002bca:	f7fd fc89 	bl	80004e0 <__aeabi_f2d>
 8002bce:	4602      	mov	r2, r0
 8002bd0:	460b      	mov	r3, r1
 8002bd2:	68f9      	ldr	r1, [r7, #12]
 8002bd4:	e9c1 2304 	strd	r2, r3, [r1, #16]
	uint8_t is_sat = 0;
 8002bd8:	2300      	movs	r3, #0
 8002bda:	77fb      	strb	r3, [r7, #31]
	// check is pid output is saturating
	if(pid -> y_n > pid_sat){
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	e9d3 8904 	ldrd	r8, r9, [r3, #16]
 8002be2:	6878      	ldr	r0, [r7, #4]
 8002be4:	f7fd fc7c 	bl	80004e0 <__aeabi_f2d>
 8002be8:	4602      	mov	r2, r0
 8002bea:	460b      	mov	r3, r1
 8002bec:	4640      	mov	r0, r8
 8002bee:	4649      	mov	r1, r9
 8002bf0:	f7fd ff5e 	bl	8000ab0 <__aeabi_dcmpgt>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d002      	beq.n	8002c00 <Update_pid+0x148>
		is_sat = 1;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	77fb      	strb	r3, [r7, #31]
 8002bfe:	e016      	b.n	8002c2e <Update_pid+0x176>
	}
	else if(pid -> y_n < -(pid_sat)){
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	e9d3 8904 	ldrd	r8, r9, [r3, #16]
 8002c06:	edd7 7a01 	vldr	s15, [r7, #4]
 8002c0a:	eef1 7a67 	vneg.f32	s15, s15
 8002c0e:	ee17 3a90 	vmov	r3, s15
 8002c12:	4618      	mov	r0, r3
 8002c14:	f7fd fc64 	bl	80004e0 <__aeabi_f2d>
 8002c18:	4602      	mov	r2, r0
 8002c1a:	460b      	mov	r3, r1
 8002c1c:	4640      	mov	r0, r8
 8002c1e:	4649      	mov	r1, r9
 8002c20:	f7fd ff28 	bl	8000a74 <__aeabi_dcmplt>
 8002c24:	4603      	mov	r3, r0
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d001      	beq.n	8002c2e <Update_pid+0x176>
		is_sat = 1;
 8002c2a:	2301      	movs	r3, #1
 8002c2c:	77fb      	strb	r3, [r7, #31]
	}
	// check is error sign and output sign is equal
	if(e_n * pid -> y_n == fabs(e_n * pid -> y_n)){
 8002c2e:	69b8      	ldr	r0, [r7, #24]
 8002c30:	f7fd fc56 	bl	80004e0 <__aeabi_f2d>
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002c3a:	f7fd fca9 	bl	8000590 <__aeabi_dmul>
 8002c3e:	4602      	mov	r2, r0
 8002c40:	460b      	mov	r3, r1
 8002c42:	4690      	mov	r8, r2
 8002c44:	4699      	mov	r9, r3
 8002c46:	69b8      	ldr	r0, [r7, #24]
 8002c48:	f7fd fc4a 	bl	80004e0 <__aeabi_f2d>
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002c52:	f7fd fc9d 	bl	8000590 <__aeabi_dmul>
 8002c56:	4602      	mov	r2, r0
 8002c58:	460b      	mov	r3, r1
 8002c5a:	4614      	mov	r4, r2
 8002c5c:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 8002c60:	4622      	mov	r2, r4
 8002c62:	462b      	mov	r3, r5
 8002c64:	4640      	mov	r0, r8
 8002c66:	4649      	mov	r1, r9
 8002c68:	f7fd fefa 	bl	8000a60 <__aeabi_dcmpeq>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d011      	beq.n	8002c96 <Update_pid+0x1de>
		// if pid output is saturating and error sign and output sign is  i_term = 0;
		if(is_sat == 1){
 8002c72:	7ffb      	ldrb	r3, [r7, #31]
 8002c74:	2b01      	cmp	r3, #1
 8002c76:	d10e      	bne.n	8002c96 <Update_pid+0x1de>
			pid -> y_n = p_term + d_term;
 8002c78:	ed97 7a05 	vldr	s14, [r7, #20]
 8002c7c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8002c80:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c84:	ee17 0a90 	vmov	r0, s15
 8002c88:	f7fd fc2a 	bl	80004e0 <__aeabi_f2d>
 8002c8c:	4602      	mov	r2, r0
 8002c8e:	460b      	mov	r3, r1
 8002c90:	68f9      	ldr	r1, [r7, #12]
 8002c92:	e9c1 2304 	strd	r2, r3, [r1, #16]
		}
	}
	// Plant saturation
	if(pid -> y_n > plant_sat){
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8002c9c:	6838      	ldr	r0, [r7, #0]
 8002c9e:	f7fd fc1f 	bl	80004e0 <__aeabi_f2d>
 8002ca2:	4602      	mov	r2, r0
 8002ca4:	460b      	mov	r3, r1
 8002ca6:	4620      	mov	r0, r4
 8002ca8:	4629      	mov	r1, r5
 8002caa:	f7fd ff01 	bl	8000ab0 <__aeabi_dcmpgt>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d008      	beq.n	8002cc6 <Update_pid+0x20e>
		pid -> y_n = plant_sat;
 8002cb4:	6838      	ldr	r0, [r7, #0]
 8002cb6:	f7fd fc13 	bl	80004e0 <__aeabi_f2d>
 8002cba:	4602      	mov	r2, r0
 8002cbc:	460b      	mov	r3, r1
 8002cbe:	68f9      	ldr	r1, [r7, #12]
 8002cc0:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8002cc4:	e022      	b.n	8002d0c <Update_pid+0x254>
	}
	else if(pid -> y_n < -(plant_sat)){
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
 8002ccc:	edd7 7a00 	vldr	s15, [r7]
 8002cd0:	eef1 7a67 	vneg.f32	s15, s15
 8002cd4:	ee17 3a90 	vmov	r3, s15
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f7fd fc01 	bl	80004e0 <__aeabi_f2d>
 8002cde:	4602      	mov	r2, r0
 8002ce0:	460b      	mov	r3, r1
 8002ce2:	4620      	mov	r0, r4
 8002ce4:	4629      	mov	r1, r5
 8002ce6:	f7fd fec5 	bl	8000a74 <__aeabi_dcmplt>
 8002cea:	4603      	mov	r3, r0
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d00d      	beq.n	8002d0c <Update_pid+0x254>
		pid -> y_n = (-(plant_sat));
 8002cf0:	edd7 7a00 	vldr	s15, [r7]
 8002cf4:	eef1 7a67 	vneg.f32	s15, s15
 8002cf8:	ee17 3a90 	vmov	r3, s15
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f7fd fbef 	bl	80004e0 <__aeabi_f2d>
 8002d02:	4602      	mov	r2, r0
 8002d04:	460b      	mov	r3, r1
 8002d06:	68f9      	ldr	r1, [r7, #12]
 8002d08:	e9c1 2304 	strd	r2, r3, [r1, #16]
	}
	// Update value
	y_n_1 = pid -> y_n;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002d12:	4610      	mov	r0, r2
 8002d14:	4619      	mov	r1, r3
 8002d16:	f7fd ff1d 	bl	8000b54 <__aeabi_d2f>
 8002d1a:	4603      	mov	r3, r0
 8002d1c:	4a09      	ldr	r2, [pc, #36]	@ (8002d44 <Update_pid+0x28c>)
 8002d1e:	6013      	str	r3, [r2, #0]
	e_n_1 = e_n;
 8002d20:	4a07      	ldr	r2, [pc, #28]	@ (8002d40 <Update_pid+0x288>)
 8002d22:	69bb      	ldr	r3, [r7, #24]
 8002d24:	6013      	str	r3, [r2, #0]
	return pid -> y_n;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002d2c:	4610      	mov	r0, r2
 8002d2e:	4619      	mov	r1, r3
 8002d30:	f7fd fec8 	bl	8000ac4 <__aeabi_d2iz>
 8002d34:	4603      	mov	r3, r0
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	3728      	adds	r7, #40	@ 0x28
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002d40:	20001120 	.word	0x20001120
 8002d44:	20001124 	.word	0x20001124

08002d48 <Update_pwm>:
 *      Author: naker
 */

#include "pwm.h"

void Update_pwm(TIM_HandleTypeDef* htim, uint16_t htim_channel,GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, int32_t pwm_signal) {
 8002d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d4c:	b08b      	sub	sp, #44	@ 0x2c
 8002d4e:	af00      	add	r7, sp, #0
 8002d50:	6278      	str	r0, [r7, #36]	@ 0x24
 8002d52:	61fa      	str	r2, [r7, #28]
 8002d54:	461a      	mov	r2, r3
 8002d56:	460b      	mov	r3, r1
 8002d58:	847b      	strh	r3, [r7, #34]	@ 0x22
 8002d5a:	4613      	mov	r3, r2
 8002d5c:	843b      	strh	r3, [r7, #32]
	__HAL_TIM_SET_COMPARE(htim, htim_channel, fabs(pwm_signal));
 8002d5e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d111      	bne.n	8002d88 <Update_pwm+0x40>
 8002d64:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8002d66:	f7fd fba9 	bl	80004bc <__aeabi_i2d>
 8002d6a:	4602      	mov	r2, r0
 8002d6c:	460b      	mov	r3, r1
 8002d6e:	613a      	str	r2, [r7, #16]
 8002d70:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002d74:	617b      	str	r3, [r7, #20]
 8002d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d78:	681c      	ldr	r4, [r3, #0]
 8002d7a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002d7e:	f7fd fec9 	bl	8000b14 <__aeabi_d2uiz>
 8002d82:	4603      	mov	r3, r0
 8002d84:	6363      	str	r3, [r4, #52]	@ 0x34
 8002d86:	e061      	b.n	8002e4c <Update_pwm+0x104>
 8002d88:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8002d8a:	2b04      	cmp	r3, #4
 8002d8c:	d111      	bne.n	8002db2 <Update_pwm+0x6a>
 8002d8e:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8002d90:	f7fd fb94 	bl	80004bc <__aeabi_i2d>
 8002d94:	4602      	mov	r2, r0
 8002d96:	460b      	mov	r3, r1
 8002d98:	60ba      	str	r2, [r7, #8]
 8002d9a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002d9e:	60fb      	str	r3, [r7, #12]
 8002da0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002da2:	681c      	ldr	r4, [r3, #0]
 8002da4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002da8:	f7fd feb4 	bl	8000b14 <__aeabi_d2uiz>
 8002dac:	4603      	mov	r3, r0
 8002dae:	63a3      	str	r3, [r4, #56]	@ 0x38
 8002db0:	e04c      	b.n	8002e4c <Update_pwm+0x104>
 8002db2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8002db4:	2b08      	cmp	r3, #8
 8002db6:	d111      	bne.n	8002ddc <Update_pwm+0x94>
 8002db8:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8002dba:	f7fd fb7f 	bl	80004bc <__aeabi_i2d>
 8002dbe:	4602      	mov	r2, r0
 8002dc0:	460b      	mov	r3, r1
 8002dc2:	603a      	str	r2, [r7, #0]
 8002dc4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002dc8:	607b      	str	r3, [r7, #4]
 8002dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dcc:	681c      	ldr	r4, [r3, #0]
 8002dce:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002dd2:	f7fd fe9f 	bl	8000b14 <__aeabi_d2uiz>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8002dda:	e037      	b.n	8002e4c <Update_pwm+0x104>
 8002ddc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8002dde:	2b0c      	cmp	r3, #12
 8002de0:	d110      	bne.n	8002e04 <Update_pwm+0xbc>
 8002de2:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8002de4:	f7fd fb6a 	bl	80004bc <__aeabi_i2d>
 8002de8:	4602      	mov	r2, r0
 8002dea:	460b      	mov	r3, r1
 8002dec:	4615      	mov	r5, r2
 8002dee:	f023 4600 	bic.w	r6, r3, #2147483648	@ 0x80000000
 8002df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002df4:	681c      	ldr	r4, [r3, #0]
 8002df6:	4628      	mov	r0, r5
 8002df8:	4631      	mov	r1, r6
 8002dfa:	f7fd fe8b 	bl	8000b14 <__aeabi_d2uiz>
 8002dfe:	4603      	mov	r3, r0
 8002e00:	6423      	str	r3, [r4, #64]	@ 0x40
 8002e02:	e023      	b.n	8002e4c <Update_pwm+0x104>
 8002e04:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8002e06:	2b10      	cmp	r3, #16
 8002e08:	d110      	bne.n	8002e2c <Update_pwm+0xe4>
 8002e0a:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8002e0c:	f7fd fb56 	bl	80004bc <__aeabi_i2d>
 8002e10:	4602      	mov	r2, r0
 8002e12:	460b      	mov	r3, r1
 8002e14:	4692      	mov	sl, r2
 8002e16:	f023 4b00 	bic.w	fp, r3, #2147483648	@ 0x80000000
 8002e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e1c:	681c      	ldr	r4, [r3, #0]
 8002e1e:	4650      	mov	r0, sl
 8002e20:	4659      	mov	r1, fp
 8002e22:	f7fd fe77 	bl	8000b14 <__aeabi_d2uiz>
 8002e26:	4603      	mov	r3, r0
 8002e28:	64a3      	str	r3, [r4, #72]	@ 0x48
 8002e2a:	e00f      	b.n	8002e4c <Update_pwm+0x104>
 8002e2c:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8002e2e:	f7fd fb45 	bl	80004bc <__aeabi_i2d>
 8002e32:	4602      	mov	r2, r0
 8002e34:	460b      	mov	r3, r1
 8002e36:	4690      	mov	r8, r2
 8002e38:	f023 4900 	bic.w	r9, r3, #2147483648	@ 0x80000000
 8002e3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e3e:	681c      	ldr	r4, [r3, #0]
 8002e40:	4640      	mov	r0, r8
 8002e42:	4649      	mov	r1, r9
 8002e44:	f7fd fe66 	bl	8000b14 <__aeabi_d2uiz>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	64e3      	str	r3, [r4, #76]	@ 0x4c
	if (pwm_signal < 0) {
 8002e4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	da06      	bge.n	8002e60 <Update_pwm+0x118>
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, RESET);
 8002e52:	8c3b      	ldrh	r3, [r7, #32]
 8002e54:	2200      	movs	r2, #0
 8002e56:	4619      	mov	r1, r3
 8002e58:	69f8      	ldr	r0, [r7, #28]
 8002e5a:	f003 f9b5 	bl	80061c8 <HAL_GPIO_WritePin>
	} else {
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, SET);
	}
}
 8002e5e:	e005      	b.n	8002e6c <Update_pwm+0x124>
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, SET);
 8002e60:	8c3b      	ldrh	r3, [r7, #32]
 8002e62:	2201      	movs	r2, #1
 8002e64:	4619      	mov	r1, r3
 8002e66:	69f8      	ldr	r0, [r7, #28]
 8002e68:	f003 f9ae 	bl	80061c8 <HAL_GPIO_WritePin>
}
 8002e6c:	bf00      	nop
 8002e6e:	372c      	adds	r7, #44	@ 0x2c
 8002e70:	46bd      	mov	sp, r7
 8002e72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08002e76 <QEI_init>:
 *  Created on: Apr 24, 2024
 *      Author: naker
 */
#include "qei.h"

void QEI_init(QEI* qei, int32_t ppr, int32_t freq, int32_t period){
 8002e76:	b480      	push	{r7}
 8002e78:	b085      	sub	sp, #20
 8002e7a:	af00      	add	r7, sp, #0
 8002e7c:	60f8      	str	r0, [r7, #12]
 8002e7e:	60b9      	str	r1, [r7, #8]
 8002e80:	607a      	str	r2, [r7, #4]
 8002e82:	603b      	str	r3, [r7, #0]
	qei -> ppr = ppr;
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	68ba      	ldr	r2, [r7, #8]
 8002e88:	601a      	str	r2, [r3, #0]
	qei -> freq = freq;
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	687a      	ldr	r2, [r7, #4]
 8002e8e:	605a      	str	r2, [r3, #4]
	qei -> period = period;
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	683a      	ldr	r2, [r7, #0]
 8002e94:	609a      	str	r2, [r3, #8]
	qei -> counter_value[NEW] = 0;
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	2200      	movs	r2, #0
 8002e9a:	60da      	str	r2, [r3, #12]
	qei -> counter_value[OLD] = 0;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	611a      	str	r2, [r3, #16]
	qei -> diff_counter_value = 0;
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	615a      	str	r2, [r3, #20]
	qei -> pulse = 0;
 8002ea8:	68f9      	ldr	r1, [r7, #12]
 8002eaa:	f04f 0200 	mov.w	r2, #0
 8002eae:	f04f 0300 	mov.w	r3, #0
 8002eb2:	e9c1 2306 	strd	r2, r3, [r1, #24]
	qei -> rad = 0.0;
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	f04f 0200 	mov.w	r2, #0
 8002ebc:	625a      	str	r2, [r3, #36]	@ 0x24
	qei -> rev = 0.0;
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	f04f 0200 	mov.w	r2, #0
 8002ec4:	621a      	str	r2, [r3, #32]
	qei -> mm = 0.0;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	f04f 0200 	mov.w	r2, #0
 8002ecc:	629a      	str	r2, [r3, #40]	@ 0x28
	qei -> pps = 0.0;
 8002ece:	68f9      	ldr	r1, [r7, #12]
 8002ed0:	f04f 0200 	mov.w	r2, #0
 8002ed4:	f04f 0300 	mov.w	r3, #0
 8002ed8:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
	qei -> rpm = 0.0;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	f04f 0200 	mov.w	r2, #0
 8002ee2:	639a      	str	r2, [r3, #56]	@ 0x38
	qei -> radps = 0.0;
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	f04f 0200 	mov.w	r2, #0
 8002eea:	63da      	str	r2, [r3, #60]	@ 0x3c
	qei -> mmps = 0.0;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	f04f 0200 	mov.w	r2, #0
 8002ef2:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8002ef4:	bf00      	nop
 8002ef6:	3714      	adds	r7, #20
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efe:	4770      	bx	lr

08002f00 <Update_qei>:

void Update_qei(QEI* qei, TIM_HandleTypeDef* htim){
 8002f00:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f04:	b082      	sub	sp, #8
 8002f06:	af00      	add	r7, sp, #0
 8002f08:	6078      	str	r0, [r7, #4]
 8002f0a:	6039      	str	r1, [r7, #0]
	// Update counter
	qei -> counter_value[NEW] = __HAL_TIM_GET_COUNTER(htim);
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	60da      	str	r2, [r3, #12]
	// Update difference of counter's value = NEW - OLD
	qei -> diff_counter_value = qei -> counter_value[NEW] - qei -> counter_value[OLD];
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	68da      	ldr	r2, [r3, #12]
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	691b      	ldr	r3, [r3, #16]
 8002f1e:	1ad3      	subs	r3, r2, r3
 8002f20:	461a      	mov	r2, r3
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	615a      	str	r2, [r3, #20]
	if(qei -> diff_counter_value > qei -> period / 2){
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	695a      	ldr	r2, [r3, #20]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	689b      	ldr	r3, [r3, #8]
 8002f2e:	0fd9      	lsrs	r1, r3, #31
 8002f30:	440b      	add	r3, r1
 8002f32:	105b      	asrs	r3, r3, #1
 8002f34:	429a      	cmp	r2, r3
 8002f36:	dd06      	ble.n	8002f46 <Update_qei+0x46>
		qei -> diff_counter_value -= qei -> period;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	695a      	ldr	r2, [r3, #20]
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	689b      	ldr	r3, [r3, #8]
 8002f40:	1ad2      	subs	r2, r2, r3
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	615a      	str	r2, [r3, #20]
	}
	// over flow problem
	if(qei -> diff_counter_value < -(qei -> period) / 2){
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	695a      	ldr	r2, [r3, #20]
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	425b      	negs	r3, r3
 8002f50:	0fd9      	lsrs	r1, r3, #31
 8002f52:	440b      	add	r3, r1
 8002f54:	105b      	asrs	r3, r3, #1
 8002f56:	429a      	cmp	r2, r3
 8002f58:	da06      	bge.n	8002f68 <Update_qei+0x68>
		qei -> diff_counter_value += qei -> period;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	695a      	ldr	r2, [r3, #20]
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	689b      	ldr	r3, [r3, #8]
 8002f62:	441a      	add	r2, r3
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	615a      	str	r2, [r3, #20]
	}
	// Update velocity at difference unit
	qei -> pps = (float)qei -> diff_counter_value * (float)qei -> freq;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	695b      	ldr	r3, [r3, #20]
 8002f6c:	ee07 3a90 	vmov	s15, r3
 8002f70:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	685b      	ldr	r3, [r3, #4]
 8002f78:	ee07 3a90 	vmov	s15, r3
 8002f7c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002f80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f84:	ee17 0a90 	vmov	r0, s15
 8002f88:	f7fd faaa 	bl	80004e0 <__aeabi_f2d>
 8002f8c:	4602      	mov	r2, r0
 8002f8e:	460b      	mov	r3, r1
 8002f90:	6879      	ldr	r1, [r7, #4]
 8002f92:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
	qei -> radps = qei -> pps * 2.0 * M_PI / (float)(qei -> ppr);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 8002f9c:	4602      	mov	r2, r0
 8002f9e:	460b      	mov	r3, r1
 8002fa0:	f7fd f940 	bl	8000224 <__adddf3>
 8002fa4:	4602      	mov	r2, r0
 8002fa6:	460b      	mov	r3, r1
 8002fa8:	4610      	mov	r0, r2
 8002faa:	4619      	mov	r1, r3
 8002fac:	a38a      	add	r3, pc, #552	@ (adr r3, 80031d8 <Update_qei+0x2d8>)
 8002fae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fb2:	f7fd faed 	bl	8000590 <__aeabi_dmul>
 8002fb6:	4602      	mov	r2, r0
 8002fb8:	460b      	mov	r3, r1
 8002fba:	4692      	mov	sl, r2
 8002fbc:	469b      	mov	fp, r3
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	ee07 3a90 	vmov	s15, r3
 8002fc6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002fca:	ee17 0a90 	vmov	r0, s15
 8002fce:	f7fd fa87 	bl	80004e0 <__aeabi_f2d>
 8002fd2:	4602      	mov	r2, r0
 8002fd4:	460b      	mov	r3, r1
 8002fd6:	4650      	mov	r0, sl
 8002fd8:	4659      	mov	r1, fp
 8002fda:	f7fd fc03 	bl	80007e4 <__aeabi_ddiv>
 8002fde:	4602      	mov	r2, r0
 8002fe0:	460b      	mov	r3, r1
 8002fe2:	4610      	mov	r0, r2
 8002fe4:	4619      	mov	r1, r3
 8002fe6:	f7fd fdb5 	bl	8000b54 <__aeabi_d2f>
 8002fea:	4602      	mov	r2, r0
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	63da      	str	r2, [r3, #60]	@ 0x3c
	qei -> rpm = qei -> pps * 60.0 / (float)(qei -> ppr) ;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 8002ff6:	f04f 0200 	mov.w	r2, #0
 8002ffa:	4b79      	ldr	r3, [pc, #484]	@ (80031e0 <Update_qei+0x2e0>)
 8002ffc:	f7fd fac8 	bl	8000590 <__aeabi_dmul>
 8003000:	4602      	mov	r2, r0
 8003002:	460b      	mov	r3, r1
 8003004:	4692      	mov	sl, r2
 8003006:	469b      	mov	fp, r3
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	ee07 3a90 	vmov	s15, r3
 8003010:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003014:	ee17 0a90 	vmov	r0, s15
 8003018:	f7fd fa62 	bl	80004e0 <__aeabi_f2d>
 800301c:	4602      	mov	r2, r0
 800301e:	460b      	mov	r3, r1
 8003020:	4650      	mov	r0, sl
 8003022:	4659      	mov	r1, fp
 8003024:	f7fd fbde 	bl	80007e4 <__aeabi_ddiv>
 8003028:	4602      	mov	r2, r0
 800302a:	460b      	mov	r3, r1
 800302c:	4610      	mov	r0, r2
 800302e:	4619      	mov	r1, r3
 8003030:	f7fd fd90 	bl	8000b54 <__aeabi_d2f>
 8003034:	4602      	mov	r2, r0
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	639a      	str	r2, [r3, #56]	@ 0x38
	qei -> mmps = qei -> pps * 16.0 / (float)(qei -> ppr);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	@ 0x30
 8003040:	f04f 0200 	mov.w	r2, #0
 8003044:	4b67      	ldr	r3, [pc, #412]	@ (80031e4 <Update_qei+0x2e4>)
 8003046:	f7fd faa3 	bl	8000590 <__aeabi_dmul>
 800304a:	4602      	mov	r2, r0
 800304c:	460b      	mov	r3, r1
 800304e:	4692      	mov	sl, r2
 8003050:	469b      	mov	fp, r3
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	ee07 3a90 	vmov	s15, r3
 800305a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800305e:	ee17 0a90 	vmov	r0, s15
 8003062:	f7fd fa3d 	bl	80004e0 <__aeabi_f2d>
 8003066:	4602      	mov	r2, r0
 8003068:	460b      	mov	r3, r1
 800306a:	4650      	mov	r0, sl
 800306c:	4659      	mov	r1, fp
 800306e:	f7fd fbb9 	bl	80007e4 <__aeabi_ddiv>
 8003072:	4602      	mov	r2, r0
 8003074:	460b      	mov	r3, r1
 8003076:	4610      	mov	r0, r2
 8003078:	4619      	mov	r1, r3
 800307a:	f7fd fd6b 	bl	8000b54 <__aeabi_d2f>
 800307e:	4602      	mov	r2, r0
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	641a      	str	r2, [r3, #64]	@ 0x40
	// Update position at difference unit
	qei -> pulse += qei -> diff_counter_value;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800308a:	6879      	ldr	r1, [r7, #4]
 800308c:	6949      	ldr	r1, [r1, #20]
 800308e:	17c8      	asrs	r0, r1, #31
 8003090:	460c      	mov	r4, r1
 8003092:	4605      	mov	r5, r0
 8003094:	eb12 0804 	adds.w	r8, r2, r4
 8003098:	eb43 0905 	adc.w	r9, r3, r5
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	e9c3 8906 	strd	r8, r9, [r3, #24]
	qei -> rad += (float)qei -> diff_counter_value * 2.0 * M_PI / (float)(qei -> ppr);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030a6:	4618      	mov	r0, r3
 80030a8:	f7fd fa1a 	bl	80004e0 <__aeabi_f2d>
 80030ac:	4604      	mov	r4, r0
 80030ae:	460d      	mov	r5, r1
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	695b      	ldr	r3, [r3, #20]
 80030b4:	ee07 3a90 	vmov	s15, r3
 80030b8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80030bc:	ee17 0a90 	vmov	r0, s15
 80030c0:	f7fd fa0e 	bl	80004e0 <__aeabi_f2d>
 80030c4:	4602      	mov	r2, r0
 80030c6:	460b      	mov	r3, r1
 80030c8:	f7fd f8ac 	bl	8000224 <__adddf3>
 80030cc:	4602      	mov	r2, r0
 80030ce:	460b      	mov	r3, r1
 80030d0:	4610      	mov	r0, r2
 80030d2:	4619      	mov	r1, r3
 80030d4:	a340      	add	r3, pc, #256	@ (adr r3, 80031d8 <Update_qei+0x2d8>)
 80030d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030da:	f7fd fa59 	bl	8000590 <__aeabi_dmul>
 80030de:	4602      	mov	r2, r0
 80030e0:	460b      	mov	r3, r1
 80030e2:	4690      	mov	r8, r2
 80030e4:	4699      	mov	r9, r3
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	ee07 3a90 	vmov	s15, r3
 80030ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80030f2:	ee17 0a90 	vmov	r0, s15
 80030f6:	f7fd f9f3 	bl	80004e0 <__aeabi_f2d>
 80030fa:	4602      	mov	r2, r0
 80030fc:	460b      	mov	r3, r1
 80030fe:	4640      	mov	r0, r8
 8003100:	4649      	mov	r1, r9
 8003102:	f7fd fb6f 	bl	80007e4 <__aeabi_ddiv>
 8003106:	4602      	mov	r2, r0
 8003108:	460b      	mov	r3, r1
 800310a:	4620      	mov	r0, r4
 800310c:	4629      	mov	r1, r5
 800310e:	f7fd f889 	bl	8000224 <__adddf3>
 8003112:	4602      	mov	r2, r0
 8003114:	460b      	mov	r3, r1
 8003116:	4610      	mov	r0, r2
 8003118:	4619      	mov	r1, r3
 800311a:	f7fd fd1b 	bl	8000b54 <__aeabi_d2f>
 800311e:	4602      	mov	r2, r0
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	625a      	str	r2, [r3, #36]	@ 0x24
	qei -> rev += (float)qei -> diff_counter_value / (float)(qei -> ppr);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	ed93 7a08 	vldr	s14, [r3, #32]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	695b      	ldr	r3, [r3, #20]
 800312e:	ee07 3a90 	vmov	s15, r3
 8003132:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	ee07 3a90 	vmov	s15, r3
 800313e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003142:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8003146:	ee77 7a27 	vadd.f32	s15, s14, s15
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	edc3 7a08 	vstr	s15, [r3, #32]
	qei -> mm += (float)qei -> diff_counter_value * 16.0 / (float)(qei -> ppr); // for lead 16 mm.
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003154:	4618      	mov	r0, r3
 8003156:	f7fd f9c3 	bl	80004e0 <__aeabi_f2d>
 800315a:	4604      	mov	r4, r0
 800315c:	460d      	mov	r5, r1
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	695b      	ldr	r3, [r3, #20]
 8003162:	ee07 3a90 	vmov	s15, r3
 8003166:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800316a:	ee17 0a90 	vmov	r0, s15
 800316e:	f7fd f9b7 	bl	80004e0 <__aeabi_f2d>
 8003172:	f04f 0200 	mov.w	r2, #0
 8003176:	4b1b      	ldr	r3, [pc, #108]	@ (80031e4 <Update_qei+0x2e4>)
 8003178:	f7fd fa0a 	bl	8000590 <__aeabi_dmul>
 800317c:	4602      	mov	r2, r0
 800317e:	460b      	mov	r3, r1
 8003180:	4690      	mov	r8, r2
 8003182:	4699      	mov	r9, r3
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	ee07 3a90 	vmov	s15, r3
 800318c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003190:	ee17 0a90 	vmov	r0, s15
 8003194:	f7fd f9a4 	bl	80004e0 <__aeabi_f2d>
 8003198:	4602      	mov	r2, r0
 800319a:	460b      	mov	r3, r1
 800319c:	4640      	mov	r0, r8
 800319e:	4649      	mov	r1, r9
 80031a0:	f7fd fb20 	bl	80007e4 <__aeabi_ddiv>
 80031a4:	4602      	mov	r2, r0
 80031a6:	460b      	mov	r3, r1
 80031a8:	4620      	mov	r0, r4
 80031aa:	4629      	mov	r1, r5
 80031ac:	f7fd f83a 	bl	8000224 <__adddf3>
 80031b0:	4602      	mov	r2, r0
 80031b2:	460b      	mov	r3, r1
 80031b4:	4610      	mov	r0, r2
 80031b6:	4619      	mov	r1, r3
 80031b8:	f7fd fccc 	bl	8000b54 <__aeabi_d2f>
 80031bc:	4602      	mov	r2, r0
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	629a      	str	r2, [r3, #40]	@ 0x28
	// Update acceleration at difference

	// Update OLD value
	qei -> counter_value[OLD] = qei -> counter_value[NEW];
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	68da      	ldr	r2, [r3, #12]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	611a      	str	r2, [r3, #16]

}
 80031ca:	bf00      	nop
 80031cc:	3708      	adds	r7, #8
 80031ce:	46bd      	mov	sp, r7
 80031d0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80031d4:	f3af 8000 	nop.w
 80031d8:	54442d18 	.word	0x54442d18
 80031dc:	400921fb 	.word	0x400921fb
 80031e0:	404e0000 	.word	0x404e0000
 80031e4:	40300000 	.word	0x40300000

080031e8 <Reset_qei>:

void Reset_qei(QEI* qei){
 80031e8:	b480      	push	{r7}
 80031ea:	b083      	sub	sp, #12
 80031ec:	af00      	add	r7, sp, #0
 80031ee:	6078      	str	r0, [r7, #4]
	qei -> counter_value[NEW] = 0;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2200      	movs	r2, #0
 80031f4:	60da      	str	r2, [r3, #12]
	qei -> counter_value[OLD] = 0;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2200      	movs	r2, #0
 80031fa:	611a      	str	r2, [r3, #16]
	qei -> diff_counter_value = 0;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2200      	movs	r2, #0
 8003200:	615a      	str	r2, [r3, #20]
	qei -> pulse = 0;
 8003202:	6879      	ldr	r1, [r7, #4]
 8003204:	f04f 0200 	mov.w	r2, #0
 8003208:	f04f 0300 	mov.w	r3, #0
 800320c:	e9c1 2306 	strd	r2, r3, [r1, #24]
	qei -> rad = 0;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	f04f 0200 	mov.w	r2, #0
 8003216:	625a      	str	r2, [r3, #36]	@ 0x24
	qei -> rev = 0;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	f04f 0200 	mov.w	r2, #0
 800321e:	621a      	str	r2, [r3, #32]
	qei -> pps = 0;
 8003220:	6879      	ldr	r1, [r7, #4]
 8003222:	f04f 0200 	mov.w	r2, #0
 8003226:	f04f 0300 	mov.w	r3, #0
 800322a:	e9c1 230c 	strd	r2, r3, [r1, #48]	@ 0x30
	qei -> rpm = 0;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	f04f 0200 	mov.w	r2, #0
 8003234:	639a      	str	r2, [r3, #56]	@ 0x38
	qei -> radps =0;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	f04f 0200 	mov.w	r2, #0
 800323c:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800323e:	bf00      	nop
 8003240:	370c      	adds	r7, #12
 8003242:	46bd      	mov	sp, r7
 8003244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003248:	4770      	bx	lr

0800324a <Get_mmps>:

float32_t Get_mmps(QEI* qei){
 800324a:	b480      	push	{r7}
 800324c:	b083      	sub	sp, #12
 800324e:	af00      	add	r7, sp, #0
 8003250:	6078      	str	r0, [r7, #4]
	return qei -> mmps;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003256:	ee07 3a90 	vmov	s15, r3
}
 800325a:	eeb0 0a67 	vmov.f32	s0, s15
 800325e:	370c      	adds	r7, #12
 8003260:	46bd      	mov	sp, r7
 8003262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003266:	4770      	bx	lr

08003268 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b082      	sub	sp, #8
 800326c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800326e:	4b0f      	ldr	r3, [pc, #60]	@ (80032ac <HAL_MspInit+0x44>)
 8003270:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003272:	4a0e      	ldr	r2, [pc, #56]	@ (80032ac <HAL_MspInit+0x44>)
 8003274:	f043 0301 	orr.w	r3, r3, #1
 8003278:	6613      	str	r3, [r2, #96]	@ 0x60
 800327a:	4b0c      	ldr	r3, [pc, #48]	@ (80032ac <HAL_MspInit+0x44>)
 800327c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800327e:	f003 0301 	and.w	r3, r3, #1
 8003282:	607b      	str	r3, [r7, #4]
 8003284:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003286:	4b09      	ldr	r3, [pc, #36]	@ (80032ac <HAL_MspInit+0x44>)
 8003288:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800328a:	4a08      	ldr	r2, [pc, #32]	@ (80032ac <HAL_MspInit+0x44>)
 800328c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003290:	6593      	str	r3, [r2, #88]	@ 0x58
 8003292:	4b06      	ldr	r3, [pc, #24]	@ (80032ac <HAL_MspInit+0x44>)
 8003294:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003296:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800329a:	603b      	str	r3, [r7, #0]
 800329c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800329e:	f003 f867 	bl	8006370 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80032a2:	bf00      	nop
 80032a4:	3708      	adds	r7, #8
 80032a6:	46bd      	mov	sp, r7
 80032a8:	bd80      	pop	{r7, pc}
 80032aa:	bf00      	nop
 80032ac:	40021000 	.word	0x40021000

080032b0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b09e      	sub	sp, #120	@ 0x78
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032b8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80032bc:	2200      	movs	r2, #0
 80032be:	601a      	str	r2, [r3, #0]
 80032c0:	605a      	str	r2, [r3, #4]
 80032c2:	609a      	str	r2, [r3, #8]
 80032c4:	60da      	str	r2, [r3, #12]
 80032c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80032c8:	f107 0310 	add.w	r3, r7, #16
 80032cc:	2254      	movs	r2, #84	@ 0x54
 80032ce:	2100      	movs	r1, #0
 80032d0:	4618      	mov	r0, r3
 80032d2:	f007 ffbf 	bl	800b254 <memset>
  if(hadc->Instance==ADC1)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80032de:	d167      	bne.n	80033b0 <HAL_ADC_MspInit+0x100>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80032e0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80032e4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80032e6:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80032ea:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80032ec:	f107 0310 	add.w	r3, r7, #16
 80032f0:	4618      	mov	r0, r3
 80032f2:	f003 fd7b 	bl	8006dec <HAL_RCCEx_PeriphCLKConfig>
 80032f6:	4603      	mov	r3, r0
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d001      	beq.n	8003300 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 80032fc:	f7ff fbb0 	bl	8002a60 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8003300:	4b2d      	ldr	r3, [pc, #180]	@ (80033b8 <HAL_ADC_MspInit+0x108>)
 8003302:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003304:	4a2c      	ldr	r2, [pc, #176]	@ (80033b8 <HAL_ADC_MspInit+0x108>)
 8003306:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800330a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800330c:	4b2a      	ldr	r3, [pc, #168]	@ (80033b8 <HAL_ADC_MspInit+0x108>)
 800330e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003310:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003314:	60fb      	str	r3, [r7, #12]
 8003316:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003318:	4b27      	ldr	r3, [pc, #156]	@ (80033b8 <HAL_ADC_MspInit+0x108>)
 800331a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800331c:	4a26      	ldr	r2, [pc, #152]	@ (80033b8 <HAL_ADC_MspInit+0x108>)
 800331e:	f043 0301 	orr.w	r3, r3, #1
 8003322:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003324:	4b24      	ldr	r3, [pc, #144]	@ (80033b8 <HAL_ADC_MspInit+0x108>)
 8003326:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003328:	f003 0301 	and.w	r3, r3, #1
 800332c:	60bb      	str	r3, [r7, #8]
 800332e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = Current_sensor_Pin;
 8003330:	2301      	movs	r3, #1
 8003332:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003334:	2303      	movs	r3, #3
 8003336:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003338:	2300      	movs	r3, #0
 800333a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(Current_sensor_GPIO_Port, &GPIO_InitStruct);
 800333c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003340:	4619      	mov	r1, r3
 8003342:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003346:	f002 fda5 	bl	8005e94 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800334a:	4b1c      	ldr	r3, [pc, #112]	@ (80033bc <HAL_ADC_MspInit+0x10c>)
 800334c:	4a1c      	ldr	r2, [pc, #112]	@ (80033c0 <HAL_ADC_MspInit+0x110>)
 800334e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8003350:	4b1a      	ldr	r3, [pc, #104]	@ (80033bc <HAL_ADC_MspInit+0x10c>)
 8003352:	2205      	movs	r2, #5
 8003354:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003356:	4b19      	ldr	r3, [pc, #100]	@ (80033bc <HAL_ADC_MspInit+0x10c>)
 8003358:	2200      	movs	r2, #0
 800335a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800335c:	4b17      	ldr	r3, [pc, #92]	@ (80033bc <HAL_ADC_MspInit+0x10c>)
 800335e:	2200      	movs	r2, #0
 8003360:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8003362:	4b16      	ldr	r3, [pc, #88]	@ (80033bc <HAL_ADC_MspInit+0x10c>)
 8003364:	2280      	movs	r2, #128	@ 0x80
 8003366:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003368:	4b14      	ldr	r3, [pc, #80]	@ (80033bc <HAL_ADC_MspInit+0x10c>)
 800336a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800336e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003370:	4b12      	ldr	r3, [pc, #72]	@ (80033bc <HAL_ADC_MspInit+0x10c>)
 8003372:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003376:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003378:	4b10      	ldr	r3, [pc, #64]	@ (80033bc <HAL_ADC_MspInit+0x10c>)
 800337a:	2220      	movs	r2, #32
 800337c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800337e:	4b0f      	ldr	r3, [pc, #60]	@ (80033bc <HAL_ADC_MspInit+0x10c>)
 8003380:	2200      	movs	r2, #0
 8003382:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003384:	480d      	ldr	r0, [pc, #52]	@ (80033bc <HAL_ADC_MspInit+0x10c>)
 8003386:	f002 fa53 	bl	8005830 <HAL_DMA_Init>
 800338a:	4603      	mov	r3, r0
 800338c:	2b00      	cmp	r3, #0
 800338e:	d001      	beq.n	8003394 <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 8003390:	f7ff fb66 	bl	8002a60 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	4a09      	ldr	r2, [pc, #36]	@ (80033bc <HAL_ADC_MspInit+0x10c>)
 8003398:	655a      	str	r2, [r3, #84]	@ 0x54
 800339a:	4a08      	ldr	r2, [pc, #32]	@ (80033bc <HAL_ADC_MspInit+0x10c>)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80033a0:	2200      	movs	r2, #0
 80033a2:	2100      	movs	r1, #0
 80033a4:	2012      	movs	r0, #18
 80033a6:	f002 fa0e 	bl	80057c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80033aa:	2012      	movs	r0, #18
 80033ac:	f002 fa25 	bl	80057fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80033b0:	bf00      	nop
 80033b2:	3778      	adds	r7, #120	@ 0x78
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bd80      	pop	{r7, pc}
 80033b8:	40021000 	.word	0x40021000
 80033bc:	2000080c 	.word	0x2000080c
 80033c0:	40020008 	.word	0x40020008

080033c4 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b086      	sub	sp, #24
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4a34      	ldr	r2, [pc, #208]	@ (80034a4 <HAL_TIM_Base_MspInit+0xe0>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d114      	bne.n	8003400 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80033d6:	4b34      	ldr	r3, [pc, #208]	@ (80034a8 <HAL_TIM_Base_MspInit+0xe4>)
 80033d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033da:	4a33      	ldr	r2, [pc, #204]	@ (80034a8 <HAL_TIM_Base_MspInit+0xe4>)
 80033dc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80033e0:	6613      	str	r3, [r2, #96]	@ 0x60
 80033e2:	4b31      	ldr	r3, [pc, #196]	@ (80034a8 <HAL_TIM_Base_MspInit+0xe4>)
 80033e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80033e6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80033ea:	617b      	str	r3, [r7, #20]
 80033ec:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 80033ee:	2200      	movs	r2, #0
 80033f0:	2100      	movs	r1, #0
 80033f2:	2019      	movs	r0, #25
 80033f4:	f002 f9e7 	bl	80057c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80033f8:	2019      	movs	r0, #25
 80033fa:	f002 f9fe 	bl	80057fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 80033fe:	e04c      	b.n	800349a <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM3)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a29      	ldr	r2, [pc, #164]	@ (80034ac <HAL_TIM_Base_MspInit+0xe8>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d114      	bne.n	8003434 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800340a:	4b27      	ldr	r3, [pc, #156]	@ (80034a8 <HAL_TIM_Base_MspInit+0xe4>)
 800340c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800340e:	4a26      	ldr	r2, [pc, #152]	@ (80034a8 <HAL_TIM_Base_MspInit+0xe4>)
 8003410:	f043 0302 	orr.w	r3, r3, #2
 8003414:	6593      	str	r3, [r2, #88]	@ 0x58
 8003416:	4b24      	ldr	r3, [pc, #144]	@ (80034a8 <HAL_TIM_Base_MspInit+0xe4>)
 8003418:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800341a:	f003 0302 	and.w	r3, r3, #2
 800341e:	613b      	str	r3, [r7, #16]
 8003420:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003422:	2200      	movs	r2, #0
 8003424:	2100      	movs	r1, #0
 8003426:	201d      	movs	r0, #29
 8003428:	f002 f9cd 	bl	80057c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800342c:	201d      	movs	r0, #29
 800342e:	f002 f9e4 	bl	80057fa <HAL_NVIC_EnableIRQ>
}
 8003432:	e032      	b.n	800349a <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM5)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4a1d      	ldr	r2, [pc, #116]	@ (80034b0 <HAL_TIM_Base_MspInit+0xec>)
 800343a:	4293      	cmp	r3, r2
 800343c:	d114      	bne.n	8003468 <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800343e:	4b1a      	ldr	r3, [pc, #104]	@ (80034a8 <HAL_TIM_Base_MspInit+0xe4>)
 8003440:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003442:	4a19      	ldr	r2, [pc, #100]	@ (80034a8 <HAL_TIM_Base_MspInit+0xe4>)
 8003444:	f043 0308 	orr.w	r3, r3, #8
 8003448:	6593      	str	r3, [r2, #88]	@ 0x58
 800344a:	4b17      	ldr	r3, [pc, #92]	@ (80034a8 <HAL_TIM_Base_MspInit+0xe4>)
 800344c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800344e:	f003 0308 	and.w	r3, r3, #8
 8003452:	60fb      	str	r3, [r7, #12]
 8003454:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8003456:	2200      	movs	r2, #0
 8003458:	2100      	movs	r1, #0
 800345a:	2032      	movs	r0, #50	@ 0x32
 800345c:	f002 f9b3 	bl	80057c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8003460:	2032      	movs	r0, #50	@ 0x32
 8003462:	f002 f9ca 	bl	80057fa <HAL_NVIC_EnableIRQ>
}
 8003466:	e018      	b.n	800349a <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM16)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	4a11      	ldr	r2, [pc, #68]	@ (80034b4 <HAL_TIM_Base_MspInit+0xf0>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d113      	bne.n	800349a <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8003472:	4b0d      	ldr	r3, [pc, #52]	@ (80034a8 <HAL_TIM_Base_MspInit+0xe4>)
 8003474:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003476:	4a0c      	ldr	r2, [pc, #48]	@ (80034a8 <HAL_TIM_Base_MspInit+0xe4>)
 8003478:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800347c:	6613      	str	r3, [r2, #96]	@ 0x60
 800347e:	4b0a      	ldr	r3, [pc, #40]	@ (80034a8 <HAL_TIM_Base_MspInit+0xe4>)
 8003480:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003482:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003486:	60bb      	str	r3, [r7, #8]
 8003488:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 800348a:	2200      	movs	r2, #0
 800348c:	2100      	movs	r1, #0
 800348e:	2019      	movs	r0, #25
 8003490:	f002 f999 	bl	80057c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8003494:	2019      	movs	r0, #25
 8003496:	f002 f9b0 	bl	80057fa <HAL_NVIC_EnableIRQ>
}
 800349a:	bf00      	nop
 800349c:	3718      	adds	r7, #24
 800349e:	46bd      	mov	sp, r7
 80034a0:	bd80      	pop	{r7, pc}
 80034a2:	bf00      	nop
 80034a4:	40012c00 	.word	0x40012c00
 80034a8:	40021000 	.word	0x40021000
 80034ac:	40000400 	.word	0x40000400
 80034b0:	40000c00 	.word	0x40000c00
 80034b4:	40014400 	.word	0x40014400

080034b8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b08a      	sub	sp, #40	@ 0x28
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034c0:	f107 0314 	add.w	r3, r7, #20
 80034c4:	2200      	movs	r2, #0
 80034c6:	601a      	str	r2, [r3, #0]
 80034c8:	605a      	str	r2, [r3, #4]
 80034ca:	609a      	str	r2, [r3, #8]
 80034cc:	60da      	str	r2, [r3, #12]
 80034ce:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM4)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a1c      	ldr	r2, [pc, #112]	@ (8003548 <HAL_TIM_Encoder_MspInit+0x90>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d131      	bne.n	800353e <HAL_TIM_Encoder_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80034da:	4b1c      	ldr	r3, [pc, #112]	@ (800354c <HAL_TIM_Encoder_MspInit+0x94>)
 80034dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034de:	4a1b      	ldr	r2, [pc, #108]	@ (800354c <HAL_TIM_Encoder_MspInit+0x94>)
 80034e0:	f043 0304 	orr.w	r3, r3, #4
 80034e4:	6593      	str	r3, [r2, #88]	@ 0x58
 80034e6:	4b19      	ldr	r3, [pc, #100]	@ (800354c <HAL_TIM_Encoder_MspInit+0x94>)
 80034e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034ea:	f003 0304 	and.w	r3, r3, #4
 80034ee:	613b      	str	r3, [r7, #16]
 80034f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80034f2:	4b16      	ldr	r3, [pc, #88]	@ (800354c <HAL_TIM_Encoder_MspInit+0x94>)
 80034f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034f6:	4a15      	ldr	r2, [pc, #84]	@ (800354c <HAL_TIM_Encoder_MspInit+0x94>)
 80034f8:	f043 0301 	orr.w	r3, r3, #1
 80034fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80034fe:	4b13      	ldr	r3, [pc, #76]	@ (800354c <HAL_TIM_Encoder_MspInit+0x94>)
 8003500:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003502:	f003 0301 	and.w	r3, r3, #1
 8003506:	60fb      	str	r3, [r7, #12]
 8003508:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PA11     ------> TIM4_CH1
    PA12     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = Encoder_A_Pin|Encoder_B_Pin;
 800350a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800350e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003510:	2302      	movs	r3, #2
 8003512:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003514:	2300      	movs	r3, #0
 8003516:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003518:	2300      	movs	r3, #0
 800351a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 800351c:	230a      	movs	r3, #10
 800351e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003520:	f107 0314 	add.w	r3, r7, #20
 8003524:	4619      	mov	r1, r3
 8003526:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800352a:	f002 fcb3 	bl	8005e94 <HAL_GPIO_Init>

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800352e:	2200      	movs	r2, #0
 8003530:	2100      	movs	r1, #0
 8003532:	201e      	movs	r0, #30
 8003534:	f002 f947 	bl	80057c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003538:	201e      	movs	r0, #30
 800353a:	f002 f95e 	bl	80057fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800353e:	bf00      	nop
 8003540:	3728      	adds	r7, #40	@ 0x28
 8003542:	46bd      	mov	sp, r7
 8003544:	bd80      	pop	{r7, pc}
 8003546:	bf00      	nop
 8003548:	40000800 	.word	0x40000800
 800354c:	40021000 	.word	0x40021000

08003550 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003550:	b580      	push	{r7, lr}
 8003552:	b088      	sub	sp, #32
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003558:	f107 030c 	add.w	r3, r7, #12
 800355c:	2200      	movs	r2, #0
 800355e:	601a      	str	r2, [r3, #0]
 8003560:	605a      	str	r2, [r3, #4]
 8003562:	609a      	str	r2, [r3, #8]
 8003564:	60da      	str	r2, [r3, #12]
 8003566:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4a11      	ldr	r2, [pc, #68]	@ (80035b4 <HAL_TIM_MspPostInit+0x64>)
 800356e:	4293      	cmp	r3, r2
 8003570:	d11b      	bne.n	80035aa <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003572:	4b11      	ldr	r3, [pc, #68]	@ (80035b8 <HAL_TIM_MspPostInit+0x68>)
 8003574:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003576:	4a10      	ldr	r2, [pc, #64]	@ (80035b8 <HAL_TIM_MspPostInit+0x68>)
 8003578:	f043 0304 	orr.w	r3, r3, #4
 800357c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800357e:	4b0e      	ldr	r3, [pc, #56]	@ (80035b8 <HAL_TIM_MspPostInit+0x68>)
 8003580:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003582:	f003 0304 	and.w	r3, r3, #4
 8003586:	60bb      	str	r3, [r7, #8]
 8003588:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PC0     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = PWM_signal_Pin;
 800358a:	2301      	movs	r3, #1
 800358c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800358e:	2302      	movs	r3, #2
 8003590:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003592:	2300      	movs	r3, #0
 8003594:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003596:	2300      	movs	r3, #0
 8003598:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800359a:	2302      	movs	r3, #2
 800359c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PWM_signal_GPIO_Port, &GPIO_InitStruct);
 800359e:	f107 030c 	add.w	r3, r7, #12
 80035a2:	4619      	mov	r1, r3
 80035a4:	4805      	ldr	r0, [pc, #20]	@ (80035bc <HAL_TIM_MspPostInit+0x6c>)
 80035a6:	f002 fc75 	bl	8005e94 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80035aa:	bf00      	nop
 80035ac:	3720      	adds	r7, #32
 80035ae:	46bd      	mov	sp, r7
 80035b0:	bd80      	pop	{r7, pc}
 80035b2:	bf00      	nop
 80035b4:	40012c00 	.word	0x40012c00
 80035b8:	40021000 	.word	0x40021000
 80035bc:	48000800 	.word	0x48000800

080035c0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b09e      	sub	sp, #120	@ 0x78
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035c8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80035cc:	2200      	movs	r2, #0
 80035ce:	601a      	str	r2, [r3, #0]
 80035d0:	605a      	str	r2, [r3, #4]
 80035d2:	609a      	str	r2, [r3, #8]
 80035d4:	60da      	str	r2, [r3, #12]
 80035d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80035d8:	f107 0310 	add.w	r3, r7, #16
 80035dc:	2254      	movs	r2, #84	@ 0x54
 80035de:	2100      	movs	r1, #0
 80035e0:	4618      	mov	r0, r3
 80035e2:	f007 fe37 	bl	800b254 <memset>
  if(huart->Instance==USART2)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4a4d      	ldr	r2, [pc, #308]	@ (8003720 <HAL_UART_MspInit+0x160>)
 80035ec:	4293      	cmp	r3, r2
 80035ee:	f040 8092 	bne.w	8003716 <HAL_UART_MspInit+0x156>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80035f2:	2302      	movs	r3, #2
 80035f4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80035f6:	2300      	movs	r3, #0
 80035f8:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80035fa:	f107 0310 	add.w	r3, r7, #16
 80035fe:	4618      	mov	r0, r3
 8003600:	f003 fbf4 	bl	8006dec <HAL_RCCEx_PeriphCLKConfig>
 8003604:	4603      	mov	r3, r0
 8003606:	2b00      	cmp	r3, #0
 8003608:	d001      	beq.n	800360e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800360a:	f7ff fa29 	bl	8002a60 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800360e:	4b45      	ldr	r3, [pc, #276]	@ (8003724 <HAL_UART_MspInit+0x164>)
 8003610:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003612:	4a44      	ldr	r2, [pc, #272]	@ (8003724 <HAL_UART_MspInit+0x164>)
 8003614:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003618:	6593      	str	r3, [r2, #88]	@ 0x58
 800361a:	4b42      	ldr	r3, [pc, #264]	@ (8003724 <HAL_UART_MspInit+0x164>)
 800361c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800361e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003622:	60fb      	str	r3, [r7, #12]
 8003624:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003626:	4b3f      	ldr	r3, [pc, #252]	@ (8003724 <HAL_UART_MspInit+0x164>)
 8003628:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800362a:	4a3e      	ldr	r2, [pc, #248]	@ (8003724 <HAL_UART_MspInit+0x164>)
 800362c:	f043 0301 	orr.w	r3, r3, #1
 8003630:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003632:	4b3c      	ldr	r3, [pc, #240]	@ (8003724 <HAL_UART_MspInit+0x164>)
 8003634:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003636:	f003 0301 	and.w	r3, r3, #1
 800363a:	60bb      	str	r3, [r7, #8]
 800363c:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800363e:	230c      	movs	r3, #12
 8003640:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003642:	2302      	movs	r3, #2
 8003644:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003646:	2300      	movs	r3, #0
 8003648:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800364a:	2300      	movs	r3, #0
 800364c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800364e:	2307      	movs	r3, #7
 8003650:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003652:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8003656:	4619      	mov	r1, r3
 8003658:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800365c:	f002 fc1a 	bl	8005e94 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel2;
 8003660:	4b31      	ldr	r3, [pc, #196]	@ (8003728 <HAL_UART_MspInit+0x168>)
 8003662:	4a32      	ldr	r2, [pc, #200]	@ (800372c <HAL_UART_MspInit+0x16c>)
 8003664:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8003666:	4b30      	ldr	r3, [pc, #192]	@ (8003728 <HAL_UART_MspInit+0x168>)
 8003668:	221a      	movs	r2, #26
 800366a:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800366c:	4b2e      	ldr	r3, [pc, #184]	@ (8003728 <HAL_UART_MspInit+0x168>)
 800366e:	2200      	movs	r2, #0
 8003670:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003672:	4b2d      	ldr	r3, [pc, #180]	@ (8003728 <HAL_UART_MspInit+0x168>)
 8003674:	2200      	movs	r2, #0
 8003676:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003678:	4b2b      	ldr	r3, [pc, #172]	@ (8003728 <HAL_UART_MspInit+0x168>)
 800367a:	2280      	movs	r2, #128	@ 0x80
 800367c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800367e:	4b2a      	ldr	r3, [pc, #168]	@ (8003728 <HAL_UART_MspInit+0x168>)
 8003680:	2200      	movs	r2, #0
 8003682:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003684:	4b28      	ldr	r3, [pc, #160]	@ (8003728 <HAL_UART_MspInit+0x168>)
 8003686:	2200      	movs	r2, #0
 8003688:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800368a:	4b27      	ldr	r3, [pc, #156]	@ (8003728 <HAL_UART_MspInit+0x168>)
 800368c:	2200      	movs	r2, #0
 800368e:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003690:	4b25      	ldr	r3, [pc, #148]	@ (8003728 <HAL_UART_MspInit+0x168>)
 8003692:	2200      	movs	r2, #0
 8003694:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8003696:	4824      	ldr	r0, [pc, #144]	@ (8003728 <HAL_UART_MspInit+0x168>)
 8003698:	f002 f8ca 	bl	8005830 <HAL_DMA_Init>
 800369c:	4603      	mov	r3, r0
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d001      	beq.n	80036a6 <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 80036a2:	f7ff f9dd 	bl	8002a60 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	4a1f      	ldr	r2, [pc, #124]	@ (8003728 <HAL_UART_MspInit+0x168>)
 80036aa:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80036ae:	4a1e      	ldr	r2, [pc, #120]	@ (8003728 <HAL_UART_MspInit+0x168>)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel3;
 80036b4:	4b1e      	ldr	r3, [pc, #120]	@ (8003730 <HAL_UART_MspInit+0x170>)
 80036b6:	4a1f      	ldr	r2, [pc, #124]	@ (8003734 <HAL_UART_MspInit+0x174>)
 80036b8:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80036ba:	4b1d      	ldr	r3, [pc, #116]	@ (8003730 <HAL_UART_MspInit+0x170>)
 80036bc:	221b      	movs	r2, #27
 80036be:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80036c0:	4b1b      	ldr	r3, [pc, #108]	@ (8003730 <HAL_UART_MspInit+0x170>)
 80036c2:	2210      	movs	r2, #16
 80036c4:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80036c6:	4b1a      	ldr	r3, [pc, #104]	@ (8003730 <HAL_UART_MspInit+0x170>)
 80036c8:	2200      	movs	r2, #0
 80036ca:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80036cc:	4b18      	ldr	r3, [pc, #96]	@ (8003730 <HAL_UART_MspInit+0x170>)
 80036ce:	2280      	movs	r2, #128	@ 0x80
 80036d0:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80036d2:	4b17      	ldr	r3, [pc, #92]	@ (8003730 <HAL_UART_MspInit+0x170>)
 80036d4:	2200      	movs	r2, #0
 80036d6:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80036d8:	4b15      	ldr	r3, [pc, #84]	@ (8003730 <HAL_UART_MspInit+0x170>)
 80036da:	2200      	movs	r2, #0
 80036dc:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80036de:	4b14      	ldr	r3, [pc, #80]	@ (8003730 <HAL_UART_MspInit+0x170>)
 80036e0:	2200      	movs	r2, #0
 80036e2:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80036e4:	4b12      	ldr	r3, [pc, #72]	@ (8003730 <HAL_UART_MspInit+0x170>)
 80036e6:	2200      	movs	r2, #0
 80036e8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80036ea:	4811      	ldr	r0, [pc, #68]	@ (8003730 <HAL_UART_MspInit+0x170>)
 80036ec:	f002 f8a0 	bl	8005830 <HAL_DMA_Init>
 80036f0:	4603      	mov	r3, r0
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d001      	beq.n	80036fa <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 80036f6:	f7ff f9b3 	bl	8002a60 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	4a0c      	ldr	r2, [pc, #48]	@ (8003730 <HAL_UART_MspInit+0x170>)
 80036fe:	67da      	str	r2, [r3, #124]	@ 0x7c
 8003700:	4a0b      	ldr	r2, [pc, #44]	@ (8003730 <HAL_UART_MspInit+0x170>)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003706:	2200      	movs	r2, #0
 8003708:	2100      	movs	r1, #0
 800370a:	2026      	movs	r0, #38	@ 0x26
 800370c:	f002 f85b 	bl	80057c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003710:	2026      	movs	r0, #38	@ 0x26
 8003712:	f002 f872 	bl	80057fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003716:	bf00      	nop
 8003718:	3778      	adds	r7, #120	@ 0x78
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}
 800371e:	bf00      	nop
 8003720:	40004400 	.word	0x40004400
 8003724:	40021000 	.word	0x40021000
 8003728:	20000d34 	.word	0x20000d34
 800372c:	4002001c 	.word	0x4002001c
 8003730:	20000d94 	.word	0x20000d94
 8003734:	40020030 	.word	0x40020030

08003738 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003738:	b480      	push	{r7}
 800373a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800373c:	bf00      	nop
 800373e:	e7fd      	b.n	800373c <NMI_Handler+0x4>

08003740 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003740:	b480      	push	{r7}
 8003742:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003744:	bf00      	nop
 8003746:	e7fd      	b.n	8003744 <HardFault_Handler+0x4>

08003748 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003748:	b480      	push	{r7}
 800374a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800374c:	bf00      	nop
 800374e:	e7fd      	b.n	800374c <MemManage_Handler+0x4>

08003750 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003750:	b480      	push	{r7}
 8003752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003754:	bf00      	nop
 8003756:	e7fd      	b.n	8003754 <BusFault_Handler+0x4>

08003758 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003758:	b480      	push	{r7}
 800375a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800375c:	bf00      	nop
 800375e:	e7fd      	b.n	800375c <UsageFault_Handler+0x4>

08003760 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003760:	b480      	push	{r7}
 8003762:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003764:	bf00      	nop
 8003766:	46bd      	mov	sp, r7
 8003768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800376c:	4770      	bx	lr

0800376e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800376e:	b480      	push	{r7}
 8003770:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003772:	bf00      	nop
 8003774:	46bd      	mov	sp, r7
 8003776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800377a:	4770      	bx	lr

0800377c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800377c:	b480      	push	{r7}
 800377e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003780:	bf00      	nop
 8003782:	46bd      	mov	sp, r7
 8003784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003788:	4770      	bx	lr

0800378a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800378a:	b580      	push	{r7, lr}
 800378c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800378e:	f000 f8ff 	bl	8003990 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003792:	bf00      	nop
 8003794:	bd80      	pop	{r7, pc}
	...

08003798 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800379c:	4802      	ldr	r0, [pc, #8]	@ (80037a8 <DMA1_Channel1_IRQHandler+0x10>)
 800379e:	f002 fa2a 	bl	8005bf6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80037a2:	bf00      	nop
 80037a4:	bd80      	pop	{r7, pc}
 80037a6:	bf00      	nop
 80037a8:	2000080c 	.word	0x2000080c

080037ac <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80037b0:	4802      	ldr	r0, [pc, #8]	@ (80037bc <DMA1_Channel2_IRQHandler+0x10>)
 80037b2:	f002 fa20 	bl	8005bf6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80037b6:	bf00      	nop
 80037b8:	bd80      	pop	{r7, pc}
 80037ba:	bf00      	nop
 80037bc:	20000d34 	.word	0x20000d34

080037c0 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80037c4:	4802      	ldr	r0, [pc, #8]	@ (80037d0 <DMA1_Channel3_IRQHandler+0x10>)
 80037c6:	f002 fa16 	bl	8005bf6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80037ca:	bf00      	nop
 80037cc:	bd80      	pop	{r7, pc}
 80037ce:	bf00      	nop
 80037d0:	20000d94 	.word	0x20000d94

080037d4 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80037d8:	4802      	ldr	r0, [pc, #8]	@ (80037e4 <ADC1_2_IRQHandler+0x10>)
 80037da:	f000 fdc7 	bl	800436c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80037de:	bf00      	nop
 80037e0:	bd80      	pop	{r7, pc}
 80037e2:	bf00      	nop
 80037e4:	200007a0 	.word	0x200007a0

080037e8 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80037ec:	4803      	ldr	r0, [pc, #12]	@ (80037fc <TIM1_UP_TIM16_IRQHandler+0x14>)
 80037ee:	f004 fa4f 	bl	8007c90 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 80037f2:	4803      	ldr	r0, [pc, #12]	@ (8003800 <TIM1_UP_TIM16_IRQHandler+0x18>)
 80037f4:	f004 fa4c 	bl	8007c90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80037f8:	bf00      	nop
 80037fa:	bd80      	pop	{r7, pc}
 80037fc:	2000086c 	.word	0x2000086c
 8003800:	20000b9c 	.word	0x20000b9c

08003804 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003808:	4802      	ldr	r0, [pc, #8]	@ (8003814 <TIM3_IRQHandler+0x10>)
 800380a:	f004 fa41 	bl	8007c90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800380e:	bf00      	nop
 8003810:	bd80      	pop	{r7, pc}
 8003812:	bf00      	nop
 8003814:	20000938 	.word	0x20000938

08003818 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800381c:	4802      	ldr	r0, [pc, #8]	@ (8003828 <TIM4_IRQHandler+0x10>)
 800381e:	f004 fa37 	bl	8007c90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003822:	bf00      	nop
 8003824:	bd80      	pop	{r7, pc}
 8003826:	bf00      	nop
 8003828:	20000a04 	.word	0x20000a04

0800382c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003830:	4802      	ldr	r0, [pc, #8]	@ (800383c <USART2_IRQHandler+0x10>)
 8003832:	f006 f801 	bl	8009838 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003836:	bf00      	nop
 8003838:	bd80      	pop	{r7, pc}
 800383a:	bf00      	nop
 800383c:	20000c68 	.word	0x20000c68

08003840 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Proximity_Pin);
 8003844:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8003848:	f002 fcd6 	bl	80061f8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 800384c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8003850:	f002 fcd2 	bl	80061f8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(Emergency_switch_Pin);
 8003854:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8003858:	f002 fcce 	bl	80061f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800385c:	bf00      	nop
 800385e:	bd80      	pop	{r7, pc}

08003860 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8003864:	4802      	ldr	r0, [pc, #8]	@ (8003870 <TIM5_IRQHandler+0x10>)
 8003866:	f004 fa13 	bl	8007c90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800386a:	bf00      	nop
 800386c:	bd80      	pop	{r7, pc}
 800386e:	bf00      	nop
 8003870:	20000ad0 	.word	0x20000ad0

08003874 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003874:	b480      	push	{r7}
 8003876:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8003878:	4b06      	ldr	r3, [pc, #24]	@ (8003894 <SystemInit+0x20>)
 800387a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800387e:	4a05      	ldr	r2, [pc, #20]	@ (8003894 <SystemInit+0x20>)
 8003880:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003884:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003888:	bf00      	nop
 800388a:	46bd      	mov	sp, r7
 800388c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003890:	4770      	bx	lr
 8003892:	bf00      	nop
 8003894:	e000ed00 	.word	0xe000ed00

08003898 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003898:	480d      	ldr	r0, [pc, #52]	@ (80038d0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800389a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 800389c:	f7ff ffea 	bl	8003874 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80038a0:	480c      	ldr	r0, [pc, #48]	@ (80038d4 <LoopForever+0x6>)
  ldr r1, =_edata
 80038a2:	490d      	ldr	r1, [pc, #52]	@ (80038d8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80038a4:	4a0d      	ldr	r2, [pc, #52]	@ (80038dc <LoopForever+0xe>)
  movs r3, #0
 80038a6:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80038a8:	e002      	b.n	80038b0 <LoopCopyDataInit>

080038aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80038aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80038ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80038ae:	3304      	adds	r3, #4

080038b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80038b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80038b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80038b4:	d3f9      	bcc.n	80038aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80038b6:	4a0a      	ldr	r2, [pc, #40]	@ (80038e0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80038b8:	4c0a      	ldr	r4, [pc, #40]	@ (80038e4 <LoopForever+0x16>)
  movs r3, #0
 80038ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80038bc:	e001      	b.n	80038c2 <LoopFillZerobss>

080038be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80038be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80038c0:	3204      	adds	r2, #4

080038c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80038c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80038c4:	d3fb      	bcc.n	80038be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80038c6:	f007 fccd 	bl	800b264 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80038ca:	f7fe f991 	bl	8001bf0 <main>

080038ce <LoopForever>:

LoopForever:
    b LoopForever
 80038ce:	e7fe      	b.n	80038ce <LoopForever>
  ldr   r0, =_estack
 80038d0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80038d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80038d8:	20000280 	.word	0x20000280
  ldr r2, =_sidata
 80038dc:	0800b394 	.word	0x0800b394
  ldr r2, =_sbss
 80038e0:	20000280 	.word	0x20000280
  ldr r4, =_ebss
 80038e4:	2000112c 	.word	0x2000112c

080038e8 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80038e8:	e7fe      	b.n	80038e8 <ADC3_IRQHandler>

080038ea <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80038ea:	b580      	push	{r7, lr}
 80038ec:	b082      	sub	sp, #8
 80038ee:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80038f0:	2300      	movs	r3, #0
 80038f2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80038f4:	2003      	movs	r0, #3
 80038f6:	f001 ff5b 	bl	80057b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80038fa:	2000      	movs	r0, #0
 80038fc:	f000 f80e 	bl	800391c <HAL_InitTick>
 8003900:	4603      	mov	r3, r0
 8003902:	2b00      	cmp	r3, #0
 8003904:	d002      	beq.n	800390c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003906:	2301      	movs	r3, #1
 8003908:	71fb      	strb	r3, [r7, #7]
 800390a:	e001      	b.n	8003910 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800390c:	f7ff fcac 	bl	8003268 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003910:	79fb      	ldrb	r3, [r7, #7]

}
 8003912:	4618      	mov	r0, r3
 8003914:	3708      	adds	r7, #8
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}
	...

0800391c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b084      	sub	sp, #16
 8003920:	af00      	add	r7, sp, #0
 8003922:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003924:	2300      	movs	r3, #0
 8003926:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8003928:	4b16      	ldr	r3, [pc, #88]	@ (8003984 <HAL_InitTick+0x68>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	2b00      	cmp	r3, #0
 800392e:	d022      	beq.n	8003976 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8003930:	4b15      	ldr	r3, [pc, #84]	@ (8003988 <HAL_InitTick+0x6c>)
 8003932:	681a      	ldr	r2, [r3, #0]
 8003934:	4b13      	ldr	r3, [pc, #76]	@ (8003984 <HAL_InitTick+0x68>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800393c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003940:	fbb2 f3f3 	udiv	r3, r2, r3
 8003944:	4618      	mov	r0, r3
 8003946:	f001 ff66 	bl	8005816 <HAL_SYSTICK_Config>
 800394a:	4603      	mov	r3, r0
 800394c:	2b00      	cmp	r3, #0
 800394e:	d10f      	bne.n	8003970 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2b0f      	cmp	r3, #15
 8003954:	d809      	bhi.n	800396a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003956:	2200      	movs	r2, #0
 8003958:	6879      	ldr	r1, [r7, #4]
 800395a:	f04f 30ff 	mov.w	r0, #4294967295
 800395e:	f001 ff32 	bl	80057c6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003962:	4a0a      	ldr	r2, [pc, #40]	@ (800398c <HAL_InitTick+0x70>)
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6013      	str	r3, [r2, #0]
 8003968:	e007      	b.n	800397a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800396a:	2301      	movs	r3, #1
 800396c:	73fb      	strb	r3, [r7, #15]
 800396e:	e004      	b.n	800397a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003970:	2301      	movs	r3, #1
 8003972:	73fb      	strb	r3, [r7, #15]
 8003974:	e001      	b.n	800397a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003976:	2301      	movs	r3, #1
 8003978:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800397a:	7bfb      	ldrb	r3, [r7, #15]
}
 800397c:	4618      	mov	r0, r3
 800397e:	3710      	adds	r7, #16
 8003980:	46bd      	mov	sp, r7
 8003982:	bd80      	pop	{r7, pc}
 8003984:	2000027c 	.word	0x2000027c
 8003988:	20000274 	.word	0x20000274
 800398c:	20000278 	.word	0x20000278

08003990 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003990:	b480      	push	{r7}
 8003992:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003994:	4b05      	ldr	r3, [pc, #20]	@ (80039ac <HAL_IncTick+0x1c>)
 8003996:	681a      	ldr	r2, [r3, #0]
 8003998:	4b05      	ldr	r3, [pc, #20]	@ (80039b0 <HAL_IncTick+0x20>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	4413      	add	r3, r2
 800399e:	4a03      	ldr	r2, [pc, #12]	@ (80039ac <HAL_IncTick+0x1c>)
 80039a0:	6013      	str	r3, [r2, #0]
}
 80039a2:	bf00      	nop
 80039a4:	46bd      	mov	sp, r7
 80039a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039aa:	4770      	bx	lr
 80039ac:	20001128 	.word	0x20001128
 80039b0:	2000027c 	.word	0x2000027c

080039b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80039b4:	b480      	push	{r7}
 80039b6:	af00      	add	r7, sp, #0
  return uwTick;
 80039b8:	4b03      	ldr	r3, [pc, #12]	@ (80039c8 <HAL_GetTick+0x14>)
 80039ba:	681b      	ldr	r3, [r3, #0]
}
 80039bc:	4618      	mov	r0, r3
 80039be:	46bd      	mov	sp, r7
 80039c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c4:	4770      	bx	lr
 80039c6:	bf00      	nop
 80039c8:	20001128 	.word	0x20001128

080039cc <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80039cc:	b480      	push	{r7}
 80039ce:	b083      	sub	sp, #12
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	6078      	str	r0, [r7, #4]
 80039d4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	689b      	ldr	r3, [r3, #8]
 80039da:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	431a      	orrs	r2, r3
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	609a      	str	r2, [r3, #8]
}
 80039e6:	bf00      	nop
 80039e8:	370c      	adds	r7, #12
 80039ea:	46bd      	mov	sp, r7
 80039ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f0:	4770      	bx	lr

080039f2 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80039f2:	b480      	push	{r7}
 80039f4:	b083      	sub	sp, #12
 80039f6:	af00      	add	r7, sp, #0
 80039f8:	6078      	str	r0, [r7, #4]
 80039fa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	689b      	ldr	r3, [r3, #8]
 8003a00:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	431a      	orrs	r2, r3
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	609a      	str	r2, [r3, #8]
}
 8003a0c:	bf00      	nop
 8003a0e:	370c      	adds	r7, #12
 8003a10:	46bd      	mov	sp, r7
 8003a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a16:	4770      	bx	lr

08003a18 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003a18:	b480      	push	{r7}
 8003a1a:	b083      	sub	sp, #12
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003a28:	4618      	mov	r0, r3
 8003a2a:	370c      	adds	r7, #12
 8003a2c:	46bd      	mov	sp, r7
 8003a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a32:	4770      	bx	lr

08003a34 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003a34:	b480      	push	{r7}
 8003a36:	b087      	sub	sp, #28
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	60f8      	str	r0, [r7, #12]
 8003a3c:	60b9      	str	r1, [r7, #8]
 8003a3e:	607a      	str	r2, [r7, #4]
 8003a40:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	3360      	adds	r3, #96	@ 0x60
 8003a46:	461a      	mov	r2, r3
 8003a48:	68bb      	ldr	r3, [r7, #8]
 8003a4a:	009b      	lsls	r3, r3, #2
 8003a4c:	4413      	add	r3, r2
 8003a4e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	681a      	ldr	r2, [r3, #0]
 8003a54:	4b08      	ldr	r3, [pc, #32]	@ (8003a78 <LL_ADC_SetOffset+0x44>)
 8003a56:	4013      	ands	r3, r2
 8003a58:	687a      	ldr	r2, [r7, #4]
 8003a5a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8003a5e:	683a      	ldr	r2, [r7, #0]
 8003a60:	430a      	orrs	r2, r1
 8003a62:	4313      	orrs	r3, r2
 8003a64:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003a6c:	bf00      	nop
 8003a6e:	371c      	adds	r7, #28
 8003a70:	46bd      	mov	sp, r7
 8003a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a76:	4770      	bx	lr
 8003a78:	03fff000 	.word	0x03fff000

08003a7c <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003a7c:	b480      	push	{r7}
 8003a7e:	b085      	sub	sp, #20
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	6078      	str	r0, [r7, #4]
 8003a84:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	3360      	adds	r3, #96	@ 0x60
 8003a8a:	461a      	mov	r2, r3
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	009b      	lsls	r3, r3, #2
 8003a90:	4413      	add	r3, r2
 8003a92:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8003a9c:	4618      	mov	r0, r3
 8003a9e:	3714      	adds	r7, #20
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa6:	4770      	bx	lr

08003aa8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b087      	sub	sp, #28
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	60f8      	str	r0, [r7, #12]
 8003ab0:	60b9      	str	r1, [r7, #8]
 8003ab2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	3360      	adds	r3, #96	@ 0x60
 8003ab8:	461a      	mov	r2, r3
 8003aba:	68bb      	ldr	r3, [r7, #8]
 8003abc:	009b      	lsls	r3, r3, #2
 8003abe:	4413      	add	r3, r2
 8003ac0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003ac2:	697b      	ldr	r3, [r7, #20]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	431a      	orrs	r2, r3
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003ad2:	bf00      	nop
 8003ad4:	371c      	adds	r7, #28
 8003ad6:	46bd      	mov	sp, r7
 8003ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003adc:	4770      	bx	lr

08003ade <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8003ade:	b480      	push	{r7}
 8003ae0:	b087      	sub	sp, #28
 8003ae2:	af00      	add	r7, sp, #0
 8003ae4:	60f8      	str	r0, [r7, #12]
 8003ae6:	60b9      	str	r1, [r7, #8]
 8003ae8:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	3360      	adds	r3, #96	@ 0x60
 8003aee:	461a      	mov	r2, r3
 8003af0:	68bb      	ldr	r3, [r7, #8]
 8003af2:	009b      	lsls	r3, r3, #2
 8003af4:	4413      	add	r3, r2
 8003af6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003af8:	697b      	ldr	r3, [r7, #20]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	431a      	orrs	r2, r3
 8003b04:	697b      	ldr	r3, [r7, #20]
 8003b06:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8003b08:	bf00      	nop
 8003b0a:	371c      	adds	r7, #28
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b12:	4770      	bx	lr

08003b14 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b087      	sub	sp, #28
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	60f8      	str	r0, [r7, #12]
 8003b1c:	60b9      	str	r1, [r7, #8]
 8003b1e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	3360      	adds	r3, #96	@ 0x60
 8003b24:	461a      	mov	r2, r3
 8003b26:	68bb      	ldr	r3, [r7, #8]
 8003b28:	009b      	lsls	r3, r3, #2
 8003b2a:	4413      	add	r3, r2
 8003b2c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	431a      	orrs	r2, r3
 8003b3a:	697b      	ldr	r3, [r7, #20]
 8003b3c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8003b3e:	bf00      	nop
 8003b40:	371c      	adds	r7, #28
 8003b42:	46bd      	mov	sp, r7
 8003b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b48:	4770      	bx	lr

08003b4a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8003b4a:	b480      	push	{r7}
 8003b4c:	b083      	sub	sp, #12
 8003b4e:	af00      	add	r7, sp, #0
 8003b50:	6078      	str	r0, [r7, #4]
 8003b52:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	695b      	ldr	r3, [r3, #20]
 8003b58:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003b5c:	683b      	ldr	r3, [r7, #0]
 8003b5e:	431a      	orrs	r2, r3
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	615a      	str	r2, [r3, #20]
}
 8003b64:	bf00      	nop
 8003b66:	370c      	adds	r7, #12
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6e:	4770      	bx	lr

08003b70 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8003b70:	b480      	push	{r7}
 8003b72:	b083      	sub	sp, #12
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	68db      	ldr	r3, [r3, #12]
 8003b7c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d101      	bne.n	8003b88 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003b84:	2301      	movs	r3, #1
 8003b86:	e000      	b.n	8003b8a <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003b88:	2300      	movs	r3, #0
}
 8003b8a:	4618      	mov	r0, r3
 8003b8c:	370c      	adds	r7, #12
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b94:	4770      	bx	lr

08003b96 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003b96:	b480      	push	{r7}
 8003b98:	b087      	sub	sp, #28
 8003b9a:	af00      	add	r7, sp, #0
 8003b9c:	60f8      	str	r0, [r7, #12]
 8003b9e:	60b9      	str	r1, [r7, #8]
 8003ba0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	3330      	adds	r3, #48	@ 0x30
 8003ba6:	461a      	mov	r2, r3
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	0a1b      	lsrs	r3, r3, #8
 8003bac:	009b      	lsls	r3, r3, #2
 8003bae:	f003 030c 	and.w	r3, r3, #12
 8003bb2:	4413      	add	r3, r2
 8003bb4:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003bb6:	697b      	ldr	r3, [r7, #20]
 8003bb8:	681a      	ldr	r2, [r3, #0]
 8003bba:	68bb      	ldr	r3, [r7, #8]
 8003bbc:	f003 031f 	and.w	r3, r3, #31
 8003bc0:	211f      	movs	r1, #31
 8003bc2:	fa01 f303 	lsl.w	r3, r1, r3
 8003bc6:	43db      	mvns	r3, r3
 8003bc8:	401a      	ands	r2, r3
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	0e9b      	lsrs	r3, r3, #26
 8003bce:	f003 011f 	and.w	r1, r3, #31
 8003bd2:	68bb      	ldr	r3, [r7, #8]
 8003bd4:	f003 031f 	and.w	r3, r3, #31
 8003bd8:	fa01 f303 	lsl.w	r3, r1, r3
 8003bdc:	431a      	orrs	r2, r3
 8003bde:	697b      	ldr	r3, [r7, #20]
 8003be0:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003be2:	bf00      	nop
 8003be4:	371c      	adds	r7, #28
 8003be6:	46bd      	mov	sp, r7
 8003be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bec:	4770      	bx	lr

08003bee <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8003bee:	b480      	push	{r7}
 8003bf0:	b083      	sub	sp, #12
 8003bf2:	af00      	add	r7, sp, #0
 8003bf4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bfa:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d101      	bne.n	8003c06 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8003c02:	2301      	movs	r3, #1
 8003c04:	e000      	b.n	8003c08 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8003c06:	2300      	movs	r3, #0
}
 8003c08:	4618      	mov	r0, r3
 8003c0a:	370c      	adds	r7, #12
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c12:	4770      	bx	lr

08003c14 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b087      	sub	sp, #28
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	60f8      	str	r0, [r7, #12]
 8003c1c:	60b9      	str	r1, [r7, #8]
 8003c1e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	3314      	adds	r3, #20
 8003c24:	461a      	mov	r2, r3
 8003c26:	68bb      	ldr	r3, [r7, #8]
 8003c28:	0e5b      	lsrs	r3, r3, #25
 8003c2a:	009b      	lsls	r3, r3, #2
 8003c2c:	f003 0304 	and.w	r3, r3, #4
 8003c30:	4413      	add	r3, r2
 8003c32:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8003c34:	697b      	ldr	r3, [r7, #20]
 8003c36:	681a      	ldr	r2, [r3, #0]
 8003c38:	68bb      	ldr	r3, [r7, #8]
 8003c3a:	0d1b      	lsrs	r3, r3, #20
 8003c3c:	f003 031f 	and.w	r3, r3, #31
 8003c40:	2107      	movs	r1, #7
 8003c42:	fa01 f303 	lsl.w	r3, r1, r3
 8003c46:	43db      	mvns	r3, r3
 8003c48:	401a      	ands	r2, r3
 8003c4a:	68bb      	ldr	r3, [r7, #8]
 8003c4c:	0d1b      	lsrs	r3, r3, #20
 8003c4e:	f003 031f 	and.w	r3, r3, #31
 8003c52:	6879      	ldr	r1, [r7, #4]
 8003c54:	fa01 f303 	lsl.w	r3, r1, r3
 8003c58:	431a      	orrs	r2, r3
 8003c5a:	697b      	ldr	r3, [r7, #20]
 8003c5c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003c5e:	bf00      	nop
 8003c60:	371c      	adds	r7, #28
 8003c62:	46bd      	mov	sp, r7
 8003c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c68:	4770      	bx	lr
	...

08003c6c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	b085      	sub	sp, #20
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	60f8      	str	r0, [r7, #12]
 8003c74:	60b9      	str	r1, [r7, #8]
 8003c76:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003c7e:	68bb      	ldr	r3, [r7, #8]
 8003c80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c84:	43db      	mvns	r3, r3
 8003c86:	401a      	ands	r2, r3
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	f003 0318 	and.w	r3, r3, #24
 8003c8e:	4908      	ldr	r1, [pc, #32]	@ (8003cb0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003c90:	40d9      	lsrs	r1, r3
 8003c92:	68bb      	ldr	r3, [r7, #8]
 8003c94:	400b      	ands	r3, r1
 8003c96:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c9a:	431a      	orrs	r2, r3
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8003ca2:	bf00      	nop
 8003ca4:	3714      	adds	r7, #20
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cac:	4770      	bx	lr
 8003cae:	bf00      	nop
 8003cb0:	0007ffff 	.word	0x0007ffff

08003cb4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	b083      	sub	sp, #12
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	689b      	ldr	r3, [r3, #8]
 8003cc0:	f003 031f 	and.w	r3, r3, #31
}
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	370c      	adds	r7, #12
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cce:	4770      	bx	lr

08003cd0 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	b083      	sub	sp, #12
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	689b      	ldr	r3, [r3, #8]
 8003cdc:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	370c      	adds	r7, #12
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cea:	4770      	bx	lr

08003cec <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003cec:	b480      	push	{r7}
 8003cee:	b083      	sub	sp, #12
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	689b      	ldr	r3, [r3, #8]
 8003cf8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8003cfc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003d00:	687a      	ldr	r2, [r7, #4]
 8003d02:	6093      	str	r3, [r2, #8]
}
 8003d04:	bf00      	nop
 8003d06:	370c      	adds	r7, #12
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0e:	4770      	bx	lr

08003d10 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8003d10:	b480      	push	{r7}
 8003d12:	b083      	sub	sp, #12
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003d20:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003d24:	d101      	bne.n	8003d2a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003d26:	2301      	movs	r3, #1
 8003d28:	e000      	b.n	8003d2c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003d2a:	2300      	movs	r3, #0
}
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	370c      	adds	r7, #12
 8003d30:	46bd      	mov	sp, r7
 8003d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d36:	4770      	bx	lr

08003d38 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	b083      	sub	sp, #12
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	689b      	ldr	r3, [r3, #8]
 8003d44:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003d48:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003d4c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003d54:	bf00      	nop
 8003d56:	370c      	adds	r7, #12
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5e:	4770      	bx	lr

08003d60 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003d60:	b480      	push	{r7}
 8003d62:	b083      	sub	sp, #12
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	689b      	ldr	r3, [r3, #8]
 8003d6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d70:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003d74:	d101      	bne.n	8003d7a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003d76:	2301      	movs	r3, #1
 8003d78:	e000      	b.n	8003d7c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003d7a:	2300      	movs	r3, #0
}
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	370c      	adds	r7, #12
 8003d80:	46bd      	mov	sp, r7
 8003d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d86:	4770      	bx	lr

08003d88 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003d88:	b480      	push	{r7}
 8003d8a:	b083      	sub	sp, #12
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	689b      	ldr	r3, [r3, #8]
 8003d94:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003d98:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003d9c:	f043 0201 	orr.w	r2, r3, #1
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003da4:	bf00      	nop
 8003da6:	370c      	adds	r7, #12
 8003da8:	46bd      	mov	sp, r7
 8003daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dae:	4770      	bx	lr

08003db0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8003db0:	b480      	push	{r7}
 8003db2:	b083      	sub	sp, #12
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	689b      	ldr	r3, [r3, #8]
 8003dbc:	f003 0301 	and.w	r3, r3, #1
 8003dc0:	2b01      	cmp	r3, #1
 8003dc2:	d101      	bne.n	8003dc8 <LL_ADC_IsEnabled+0x18>
 8003dc4:	2301      	movs	r3, #1
 8003dc6:	e000      	b.n	8003dca <LL_ADC_IsEnabled+0x1a>
 8003dc8:	2300      	movs	r3, #0
}
 8003dca:	4618      	mov	r0, r3
 8003dcc:	370c      	adds	r7, #12
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd4:	4770      	bx	lr

08003dd6 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003dd6:	b480      	push	{r7}
 8003dd8:	b083      	sub	sp, #12
 8003dda:	af00      	add	r7, sp, #0
 8003ddc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	689b      	ldr	r3, [r3, #8]
 8003de2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003de6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003dea:	f043 0204 	orr.w	r2, r3, #4
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003df2:	bf00      	nop
 8003df4:	370c      	adds	r7, #12
 8003df6:	46bd      	mov	sp, r7
 8003df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfc:	4770      	bx	lr

08003dfe <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003dfe:	b480      	push	{r7}
 8003e00:	b083      	sub	sp, #12
 8003e02:	af00      	add	r7, sp, #0
 8003e04:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	689b      	ldr	r3, [r3, #8]
 8003e0a:	f003 0304 	and.w	r3, r3, #4
 8003e0e:	2b04      	cmp	r3, #4
 8003e10:	d101      	bne.n	8003e16 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003e12:	2301      	movs	r3, #1
 8003e14:	e000      	b.n	8003e18 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003e16:	2300      	movs	r3, #0
}
 8003e18:	4618      	mov	r0, r3
 8003e1a:	370c      	adds	r7, #12
 8003e1c:	46bd      	mov	sp, r7
 8003e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e22:	4770      	bx	lr

08003e24 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003e24:	b480      	push	{r7}
 8003e26:	b083      	sub	sp, #12
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	689b      	ldr	r3, [r3, #8]
 8003e30:	f003 0308 	and.w	r3, r3, #8
 8003e34:	2b08      	cmp	r3, #8
 8003e36:	d101      	bne.n	8003e3c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003e38:	2301      	movs	r3, #1
 8003e3a:	e000      	b.n	8003e3e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003e3c:	2300      	movs	r3, #0
}
 8003e3e:	4618      	mov	r0, r3
 8003e40:	370c      	adds	r7, #12
 8003e42:	46bd      	mov	sp, r7
 8003e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e48:	4770      	bx	lr
	...

08003e4c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003e4c:	b590      	push	{r4, r7, lr}
 8003e4e:	b089      	sub	sp, #36	@ 0x24
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003e54:	2300      	movs	r3, #0
 8003e56:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8003e58:	2300      	movs	r3, #0
 8003e5a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d101      	bne.n	8003e66 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003e62:	2301      	movs	r3, #1
 8003e64:	e1a9      	b.n	80041ba <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	695b      	ldr	r3, [r3, #20]
 8003e6a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d109      	bne.n	8003e88 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003e74:	6878      	ldr	r0, [r7, #4]
 8003e76:	f7ff fa1b 	bl	80032b0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2200      	movs	r2, #0
 8003e84:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	4618      	mov	r0, r3
 8003e8e:	f7ff ff3f 	bl	8003d10 <LL_ADC_IsDeepPowerDownEnabled>
 8003e92:	4603      	mov	r3, r0
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d004      	beq.n	8003ea2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	f7ff ff25 	bl	8003cec <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	f7ff ff5a 	bl	8003d60 <LL_ADC_IsInternalRegulatorEnabled>
 8003eac:	4603      	mov	r3, r0
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d115      	bne.n	8003ede <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	4618      	mov	r0, r3
 8003eb8:	f7ff ff3e 	bl	8003d38 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003ebc:	4b9c      	ldr	r3, [pc, #624]	@ (8004130 <HAL_ADC_Init+0x2e4>)
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	099b      	lsrs	r3, r3, #6
 8003ec2:	4a9c      	ldr	r2, [pc, #624]	@ (8004134 <HAL_ADC_Init+0x2e8>)
 8003ec4:	fba2 2303 	umull	r2, r3, r2, r3
 8003ec8:	099b      	lsrs	r3, r3, #6
 8003eca:	3301      	adds	r3, #1
 8003ecc:	005b      	lsls	r3, r3, #1
 8003ece:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003ed0:	e002      	b.n	8003ed8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	3b01      	subs	r3, #1
 8003ed6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d1f9      	bne.n	8003ed2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	f7ff ff3c 	bl	8003d60 <LL_ADC_IsInternalRegulatorEnabled>
 8003ee8:	4603      	mov	r3, r0
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d10d      	bne.n	8003f0a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ef2:	f043 0210 	orr.w	r2, r3, #16
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003efe:	f043 0201 	orr.w	r2, r3, #1
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8003f06:	2301      	movs	r3, #1
 8003f08:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4618      	mov	r0, r3
 8003f10:	f7ff ff75 	bl	8003dfe <LL_ADC_REG_IsConversionOngoing>
 8003f14:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f1a:	f003 0310 	and.w	r3, r3, #16
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	f040 8142 	bne.w	80041a8 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8003f24:	697b      	ldr	r3, [r7, #20]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	f040 813e 	bne.w	80041a8 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f30:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003f34:	f043 0202 	orr.w	r2, r3, #2
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	4618      	mov	r0, r3
 8003f42:	f7ff ff35 	bl	8003db0 <LL_ADC_IsEnabled>
 8003f46:	4603      	mov	r3, r0
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d141      	bne.n	8003fd0 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003f54:	d004      	beq.n	8003f60 <HAL_ADC_Init+0x114>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	4a77      	ldr	r2, [pc, #476]	@ (8004138 <HAL_ADC_Init+0x2ec>)
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d10f      	bne.n	8003f80 <HAL_ADC_Init+0x134>
 8003f60:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8003f64:	f7ff ff24 	bl	8003db0 <LL_ADC_IsEnabled>
 8003f68:	4604      	mov	r4, r0
 8003f6a:	4873      	ldr	r0, [pc, #460]	@ (8004138 <HAL_ADC_Init+0x2ec>)
 8003f6c:	f7ff ff20 	bl	8003db0 <LL_ADC_IsEnabled>
 8003f70:	4603      	mov	r3, r0
 8003f72:	4323      	orrs	r3, r4
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	bf0c      	ite	eq
 8003f78:	2301      	moveq	r3, #1
 8003f7a:	2300      	movne	r3, #0
 8003f7c:	b2db      	uxtb	r3, r3
 8003f7e:	e012      	b.n	8003fa6 <HAL_ADC_Init+0x15a>
 8003f80:	486e      	ldr	r0, [pc, #440]	@ (800413c <HAL_ADC_Init+0x2f0>)
 8003f82:	f7ff ff15 	bl	8003db0 <LL_ADC_IsEnabled>
 8003f86:	4604      	mov	r4, r0
 8003f88:	486d      	ldr	r0, [pc, #436]	@ (8004140 <HAL_ADC_Init+0x2f4>)
 8003f8a:	f7ff ff11 	bl	8003db0 <LL_ADC_IsEnabled>
 8003f8e:	4603      	mov	r3, r0
 8003f90:	431c      	orrs	r4, r3
 8003f92:	486c      	ldr	r0, [pc, #432]	@ (8004144 <HAL_ADC_Init+0x2f8>)
 8003f94:	f7ff ff0c 	bl	8003db0 <LL_ADC_IsEnabled>
 8003f98:	4603      	mov	r3, r0
 8003f9a:	4323      	orrs	r3, r4
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	bf0c      	ite	eq
 8003fa0:	2301      	moveq	r3, #1
 8003fa2:	2300      	movne	r3, #0
 8003fa4:	b2db      	uxtb	r3, r3
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d012      	beq.n	8003fd0 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003fb2:	d004      	beq.n	8003fbe <HAL_ADC_Init+0x172>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4a5f      	ldr	r2, [pc, #380]	@ (8004138 <HAL_ADC_Init+0x2ec>)
 8003fba:	4293      	cmp	r3, r2
 8003fbc:	d101      	bne.n	8003fc2 <HAL_ADC_Init+0x176>
 8003fbe:	4a62      	ldr	r2, [pc, #392]	@ (8004148 <HAL_ADC_Init+0x2fc>)
 8003fc0:	e000      	b.n	8003fc4 <HAL_ADC_Init+0x178>
 8003fc2:	4a62      	ldr	r2, [pc, #392]	@ (800414c <HAL_ADC_Init+0x300>)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	685b      	ldr	r3, [r3, #4]
 8003fc8:	4619      	mov	r1, r3
 8003fca:	4610      	mov	r0, r2
 8003fcc:	f7ff fcfe 	bl	80039cc <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	7f5b      	ldrb	r3, [r3, #29]
 8003fd4:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003fda:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003fe0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8003fe6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003fee:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003ffa:	2b01      	cmp	r3, #1
 8003ffc:	d106      	bne.n	800400c <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004002:	3b01      	subs	r3, #1
 8004004:	045b      	lsls	r3, r3, #17
 8004006:	69ba      	ldr	r2, [r7, #24]
 8004008:	4313      	orrs	r3, r2
 800400a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004010:	2b00      	cmp	r3, #0
 8004012:	d009      	beq.n	8004028 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004018:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004020:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004022:	69ba      	ldr	r2, [r7, #24]
 8004024:	4313      	orrs	r3, r2
 8004026:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	68da      	ldr	r2, [r3, #12]
 800402e:	4b48      	ldr	r3, [pc, #288]	@ (8004150 <HAL_ADC_Init+0x304>)
 8004030:	4013      	ands	r3, r2
 8004032:	687a      	ldr	r2, [r7, #4]
 8004034:	6812      	ldr	r2, [r2, #0]
 8004036:	69b9      	ldr	r1, [r7, #24]
 8004038:	430b      	orrs	r3, r1
 800403a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	691b      	ldr	r3, [r3, #16]
 8004042:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	430a      	orrs	r2, r1
 8004050:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	4618      	mov	r0, r3
 8004058:	f7ff fee4 	bl	8003e24 <LL_ADC_INJ_IsConversionOngoing>
 800405c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800405e:	697b      	ldr	r3, [r7, #20]
 8004060:	2b00      	cmp	r3, #0
 8004062:	d17f      	bne.n	8004164 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004064:	693b      	ldr	r3, [r7, #16]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d17c      	bne.n	8004164 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800406e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004076:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004078:	4313      	orrs	r3, r2
 800407a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	68db      	ldr	r3, [r3, #12]
 8004082:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004086:	f023 0302 	bic.w	r3, r3, #2
 800408a:	687a      	ldr	r2, [r7, #4]
 800408c:	6812      	ldr	r2, [r2, #0]
 800408e:	69b9      	ldr	r1, [r7, #24]
 8004090:	430b      	orrs	r3, r1
 8004092:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	691b      	ldr	r3, [r3, #16]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d017      	beq.n	80040cc <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	691a      	ldr	r2, [r3, #16]
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80040aa:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80040b4:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80040b8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80040bc:	687a      	ldr	r2, [r7, #4]
 80040be:	6911      	ldr	r1, [r2, #16]
 80040c0:	687a      	ldr	r2, [r7, #4]
 80040c2:	6812      	ldr	r2, [r2, #0]
 80040c4:	430b      	orrs	r3, r1
 80040c6:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80040ca:	e013      	b.n	80040f4 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	691a      	ldr	r2, [r3, #16]
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80040da:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80040e4:	687a      	ldr	r2, [r7, #4]
 80040e6:	6812      	ldr	r2, [r2, #0]
 80040e8:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80040ec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80040f0:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80040fa:	2b01      	cmp	r3, #1
 80040fc:	d12a      	bne.n	8004154 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	691b      	ldr	r3, [r3, #16]
 8004104:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8004108:	f023 0304 	bic.w	r3, r3, #4
 800410c:	687a      	ldr	r2, [r7, #4]
 800410e:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8004110:	687a      	ldr	r2, [r7, #4]
 8004112:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004114:	4311      	orrs	r1, r2
 8004116:	687a      	ldr	r2, [r7, #4]
 8004118:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800411a:	4311      	orrs	r1, r2
 800411c:	687a      	ldr	r2, [r7, #4]
 800411e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004120:	430a      	orrs	r2, r1
 8004122:	431a      	orrs	r2, r3
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f042 0201 	orr.w	r2, r2, #1
 800412c:	611a      	str	r2, [r3, #16]
 800412e:	e019      	b.n	8004164 <HAL_ADC_Init+0x318>
 8004130:	20000274 	.word	0x20000274
 8004134:	053e2d63 	.word	0x053e2d63
 8004138:	50000100 	.word	0x50000100
 800413c:	50000400 	.word	0x50000400
 8004140:	50000500 	.word	0x50000500
 8004144:	50000600 	.word	0x50000600
 8004148:	50000300 	.word	0x50000300
 800414c:	50000700 	.word	0x50000700
 8004150:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	691a      	ldr	r2, [r3, #16]
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f022 0201 	bic.w	r2, r2, #1
 8004162:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	695b      	ldr	r3, [r3, #20]
 8004168:	2b01      	cmp	r3, #1
 800416a:	d10c      	bne.n	8004186 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004172:	f023 010f 	bic.w	r1, r3, #15
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6a1b      	ldr	r3, [r3, #32]
 800417a:	1e5a      	subs	r2, r3, #1
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	430a      	orrs	r2, r1
 8004182:	631a      	str	r2, [r3, #48]	@ 0x30
 8004184:	e007      	b.n	8004196 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	f022 020f 	bic.w	r2, r2, #15
 8004194:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800419a:	f023 0303 	bic.w	r3, r3, #3
 800419e:	f043 0201 	orr.w	r2, r3, #1
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80041a6:	e007      	b.n	80041b8 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041ac:	f043 0210 	orr.w	r2, r3, #16
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80041b4:	2301      	movs	r3, #1
 80041b6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80041b8:	7ffb      	ldrb	r3, [r7, #31]
}
 80041ba:	4618      	mov	r0, r3
 80041bc:	3724      	adds	r7, #36	@ 0x24
 80041be:	46bd      	mov	sp, r7
 80041c0:	bd90      	pop	{r4, r7, pc}
 80041c2:	bf00      	nop

080041c4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	b086      	sub	sp, #24
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	60f8      	str	r0, [r7, #12]
 80041cc:	60b9      	str	r1, [r7, #8]
 80041ce:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80041d8:	d004      	beq.n	80041e4 <HAL_ADC_Start_DMA+0x20>
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4a5a      	ldr	r2, [pc, #360]	@ (8004348 <HAL_ADC_Start_DMA+0x184>)
 80041e0:	4293      	cmp	r3, r2
 80041e2:	d101      	bne.n	80041e8 <HAL_ADC_Start_DMA+0x24>
 80041e4:	4b59      	ldr	r3, [pc, #356]	@ (800434c <HAL_ADC_Start_DMA+0x188>)
 80041e6:	e000      	b.n	80041ea <HAL_ADC_Start_DMA+0x26>
 80041e8:	4b59      	ldr	r3, [pc, #356]	@ (8004350 <HAL_ADC_Start_DMA+0x18c>)
 80041ea:	4618      	mov	r0, r3
 80041ec:	f7ff fd62 	bl	8003cb4 <LL_ADC_GetMultimode>
 80041f0:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4618      	mov	r0, r3
 80041f8:	f7ff fe01 	bl	8003dfe <LL_ADC_REG_IsConversionOngoing>
 80041fc:	4603      	mov	r3, r0
 80041fe:	2b00      	cmp	r3, #0
 8004200:	f040 809b 	bne.w	800433a <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800420a:	2b01      	cmp	r3, #1
 800420c:	d101      	bne.n	8004212 <HAL_ADC_Start_DMA+0x4e>
 800420e:	2302      	movs	r3, #2
 8004210:	e096      	b.n	8004340 <HAL_ADC_Start_DMA+0x17c>
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	2201      	movs	r2, #1
 8004216:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	4a4d      	ldr	r2, [pc, #308]	@ (8004354 <HAL_ADC_Start_DMA+0x190>)
 8004220:	4293      	cmp	r3, r2
 8004222:	d008      	beq.n	8004236 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004224:	693b      	ldr	r3, [r7, #16]
 8004226:	2b00      	cmp	r3, #0
 8004228:	d005      	beq.n	8004236 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800422a:	693b      	ldr	r3, [r7, #16]
 800422c:	2b05      	cmp	r3, #5
 800422e:	d002      	beq.n	8004236 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8004230:	693b      	ldr	r3, [r7, #16]
 8004232:	2b09      	cmp	r3, #9
 8004234:	d17a      	bne.n	800432c <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8004236:	68f8      	ldr	r0, [r7, #12]
 8004238:	f000 ff60 	bl	80050fc <ADC_Enable>
 800423c:	4603      	mov	r3, r0
 800423e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8004240:	7dfb      	ldrb	r3, [r7, #23]
 8004242:	2b00      	cmp	r3, #0
 8004244:	d16d      	bne.n	8004322 <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800424a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800424e:	f023 0301 	bic.w	r3, r3, #1
 8004252:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	4a3a      	ldr	r2, [pc, #232]	@ (8004348 <HAL_ADC_Start_DMA+0x184>)
 8004260:	4293      	cmp	r3, r2
 8004262:	d009      	beq.n	8004278 <HAL_ADC_Start_DMA+0xb4>
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	4a3b      	ldr	r2, [pc, #236]	@ (8004358 <HAL_ADC_Start_DMA+0x194>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d002      	beq.n	8004274 <HAL_ADC_Start_DMA+0xb0>
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	e003      	b.n	800427c <HAL_ADC_Start_DMA+0xb8>
 8004274:	4b39      	ldr	r3, [pc, #228]	@ (800435c <HAL_ADC_Start_DMA+0x198>)
 8004276:	e001      	b.n	800427c <HAL_ADC_Start_DMA+0xb8>
 8004278:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800427c:	68fa      	ldr	r2, [r7, #12]
 800427e:	6812      	ldr	r2, [r2, #0]
 8004280:	4293      	cmp	r3, r2
 8004282:	d002      	beq.n	800428a <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004284:	693b      	ldr	r3, [r7, #16]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d105      	bne.n	8004296 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800428e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800429a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d006      	beq.n	80042b0 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042a6:	f023 0206 	bic.w	r2, r3, #6
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	661a      	str	r2, [r3, #96]	@ 0x60
 80042ae:	e002      	b.n	80042b6 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	2200      	movs	r2, #0
 80042b4:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042ba:	4a29      	ldr	r2, [pc, #164]	@ (8004360 <HAL_ADC_Start_DMA+0x19c>)
 80042bc:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042c2:	4a28      	ldr	r2, [pc, #160]	@ (8004364 <HAL_ADC_Start_DMA+0x1a0>)
 80042c4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042ca:	4a27      	ldr	r2, [pc, #156]	@ (8004368 <HAL_ADC_Start_DMA+0x1a4>)
 80042cc:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	221c      	movs	r2, #28
 80042d4:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	2200      	movs	r2, #0
 80042da:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	685a      	ldr	r2, [r3, #4]
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f042 0210 	orr.w	r2, r2, #16
 80042ec:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	68da      	ldr	r2, [r3, #12]
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f042 0201 	orr.w	r2, r2, #1
 80042fc:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	3340      	adds	r3, #64	@ 0x40
 8004308:	4619      	mov	r1, r3
 800430a:	68ba      	ldr	r2, [r7, #8]
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	f001 fb37 	bl	8005980 <HAL_DMA_Start_IT>
 8004312:	4603      	mov	r3, r0
 8004314:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4618      	mov	r0, r3
 800431c:	f7ff fd5b 	bl	8003dd6 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8004320:	e00d      	b.n	800433e <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	2200      	movs	r2, #0
 8004326:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 800432a:	e008      	b.n	800433e <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800432c:	2301      	movs	r3, #1
 800432e:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	2200      	movs	r2, #0
 8004334:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8004338:	e001      	b.n	800433e <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800433a:	2302      	movs	r3, #2
 800433c:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800433e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004340:	4618      	mov	r0, r3
 8004342:	3718      	adds	r7, #24
 8004344:	46bd      	mov	sp, r7
 8004346:	bd80      	pop	{r7, pc}
 8004348:	50000100 	.word	0x50000100
 800434c:	50000300 	.word	0x50000300
 8004350:	50000700 	.word	0x50000700
 8004354:	50000600 	.word	0x50000600
 8004358:	50000500 	.word	0x50000500
 800435c:	50000400 	.word	0x50000400
 8004360:	08005229 	.word	0x08005229
 8004364:	08005301 	.word	0x08005301
 8004368:	0800531d 	.word	0x0800531d

0800436c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b08a      	sub	sp, #40	@ 0x28
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8004374:	2300      	movs	r3, #0
 8004376:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004390:	d004      	beq.n	800439c <HAL_ADC_IRQHandler+0x30>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	4a8e      	ldr	r2, [pc, #568]	@ (80045d0 <HAL_ADC_IRQHandler+0x264>)
 8004398:	4293      	cmp	r3, r2
 800439a:	d101      	bne.n	80043a0 <HAL_ADC_IRQHandler+0x34>
 800439c:	4b8d      	ldr	r3, [pc, #564]	@ (80045d4 <HAL_ADC_IRQHandler+0x268>)
 800439e:	e000      	b.n	80043a2 <HAL_ADC_IRQHandler+0x36>
 80043a0:	4b8d      	ldr	r3, [pc, #564]	@ (80045d8 <HAL_ADC_IRQHandler+0x26c>)
 80043a2:	4618      	mov	r0, r3
 80043a4:	f7ff fc86 	bl	8003cb4 <LL_ADC_GetMultimode>
 80043a8:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80043aa:	69fb      	ldr	r3, [r7, #28]
 80043ac:	f003 0302 	and.w	r3, r3, #2
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d017      	beq.n	80043e4 <HAL_ADC_IRQHandler+0x78>
 80043b4:	69bb      	ldr	r3, [r7, #24]
 80043b6:	f003 0302 	and.w	r3, r3, #2
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d012      	beq.n	80043e4 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043c2:	f003 0310 	and.w	r3, r3, #16
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d105      	bne.n	80043d6 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80043ce:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80043d6:	6878      	ldr	r0, [r7, #4]
 80043d8:	f001 f808 	bl	80053ec <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	2202      	movs	r2, #2
 80043e2:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80043e4:	69fb      	ldr	r3, [r7, #28]
 80043e6:	f003 0304 	and.w	r3, r3, #4
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d004      	beq.n	80043f8 <HAL_ADC_IRQHandler+0x8c>
 80043ee:	69bb      	ldr	r3, [r7, #24]
 80043f0:	f003 0304 	and.w	r3, r3, #4
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d10b      	bne.n	8004410 <HAL_ADC_IRQHandler+0xa4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80043f8:	69fb      	ldr	r3, [r7, #28]
 80043fa:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80043fe:	2b00      	cmp	r3, #0
 8004400:	f000 8094 	beq.w	800452c <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8004404:	69bb      	ldr	r3, [r7, #24]
 8004406:	f003 0308 	and.w	r3, r3, #8
 800440a:	2b00      	cmp	r3, #0
 800440c:	f000 808e 	beq.w	800452c <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004414:	f003 0310 	and.w	r3, r3, #16
 8004418:	2b00      	cmp	r3, #0
 800441a:	d105      	bne.n	8004428 <HAL_ADC_IRQHandler+0xbc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004420:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	4618      	mov	r0, r3
 800442e:	f7ff fb9f 	bl	8003b70 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004432:	4603      	mov	r3, r0
 8004434:	2b00      	cmp	r3, #0
 8004436:	d072      	beq.n	800451e <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4a64      	ldr	r2, [pc, #400]	@ (80045d0 <HAL_ADC_IRQHandler+0x264>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d009      	beq.n	8004456 <HAL_ADC_IRQHandler+0xea>
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	4a65      	ldr	r2, [pc, #404]	@ (80045dc <HAL_ADC_IRQHandler+0x270>)
 8004448:	4293      	cmp	r3, r2
 800444a:	d002      	beq.n	8004452 <HAL_ADC_IRQHandler+0xe6>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	e003      	b.n	800445a <HAL_ADC_IRQHandler+0xee>
 8004452:	4b63      	ldr	r3, [pc, #396]	@ (80045e0 <HAL_ADC_IRQHandler+0x274>)
 8004454:	e001      	b.n	800445a <HAL_ADC_IRQHandler+0xee>
 8004456:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800445a:	687a      	ldr	r2, [r7, #4]
 800445c:	6812      	ldr	r2, [r2, #0]
 800445e:	4293      	cmp	r3, r2
 8004460:	d008      	beq.n	8004474 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004462:	697b      	ldr	r3, [r7, #20]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d005      	beq.n	8004474 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8004468:	697b      	ldr	r3, [r7, #20]
 800446a:	2b05      	cmp	r3, #5
 800446c:	d002      	beq.n	8004474 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800446e:	697b      	ldr	r3, [r7, #20]
 8004470:	2b09      	cmp	r3, #9
 8004472:	d104      	bne.n	800447e <HAL_ADC_IRQHandler+0x112>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	68db      	ldr	r3, [r3, #12]
 800447a:	623b      	str	r3, [r7, #32]
 800447c:	e014      	b.n	80044a8 <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	4a53      	ldr	r2, [pc, #332]	@ (80045d0 <HAL_ADC_IRQHandler+0x264>)
 8004484:	4293      	cmp	r3, r2
 8004486:	d009      	beq.n	800449c <HAL_ADC_IRQHandler+0x130>
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	4a53      	ldr	r2, [pc, #332]	@ (80045dc <HAL_ADC_IRQHandler+0x270>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d002      	beq.n	8004498 <HAL_ADC_IRQHandler+0x12c>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	e003      	b.n	80044a0 <HAL_ADC_IRQHandler+0x134>
 8004498:	4b51      	ldr	r3, [pc, #324]	@ (80045e0 <HAL_ADC_IRQHandler+0x274>)
 800449a:	e001      	b.n	80044a0 <HAL_ADC_IRQHandler+0x134>
 800449c:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80044a0:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80044a2:	693b      	ldr	r3, [r7, #16]
 80044a4:	68db      	ldr	r3, [r3, #12]
 80044a6:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80044a8:	6a3b      	ldr	r3, [r7, #32]
 80044aa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d135      	bne.n	800451e <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	f003 0308 	and.w	r3, r3, #8
 80044bc:	2b08      	cmp	r3, #8
 80044be:	d12e      	bne.n	800451e <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4618      	mov	r0, r3
 80044c6:	f7ff fc9a 	bl	8003dfe <LL_ADC_REG_IsConversionOngoing>
 80044ca:	4603      	mov	r3, r0
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d11a      	bne.n	8004506 <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	685a      	ldr	r2, [r3, #4]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f022 020c 	bic.w	r2, r2, #12
 80044de:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044e4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	65da      	str	r2, [r3, #92]	@ 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044f0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d112      	bne.n	800451e <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044fc:	f043 0201 	orr.w	r2, r3, #1
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004504:	e00b      	b.n	800451e <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800450a:	f043 0210 	orr.w	r2, r3, #16
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	65da      	str	r2, [r3, #92]	@ 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004516:	f043 0201 	orr.w	r2, r3, #1
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	661a      	str	r2, [r3, #96]	@ 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800451e:	6878      	ldr	r0, [r7, #4]
 8004520:	f000 f984 	bl	800482c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	220c      	movs	r2, #12
 800452a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800452c:	69fb      	ldr	r3, [r7, #28]
 800452e:	f003 0320 	and.w	r3, r3, #32
 8004532:	2b00      	cmp	r3, #0
 8004534:	d004      	beq.n	8004540 <HAL_ADC_IRQHandler+0x1d4>
 8004536:	69bb      	ldr	r3, [r7, #24]
 8004538:	f003 0320 	and.w	r3, r3, #32
 800453c:	2b00      	cmp	r3, #0
 800453e:	d10b      	bne.n	8004558 <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8004540:	69fb      	ldr	r3, [r7, #28]
 8004542:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8004546:	2b00      	cmp	r3, #0
 8004548:	f000 80b3 	beq.w	80046b2 <HAL_ADC_IRQHandler+0x346>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800454c:	69bb      	ldr	r3, [r7, #24]
 800454e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004552:	2b00      	cmp	r3, #0
 8004554:	f000 80ad 	beq.w	80046b2 <HAL_ADC_IRQHandler+0x346>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800455c:	f003 0310 	and.w	r3, r3, #16
 8004560:	2b00      	cmp	r3, #0
 8004562:	d105      	bne.n	8004570 <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004568:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	4618      	mov	r0, r3
 8004576:	f7ff fb3a 	bl	8003bee <LL_ADC_INJ_IsTriggerSourceSWStart>
 800457a:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	4618      	mov	r0, r3
 8004582:	f7ff faf5 	bl	8003b70 <LL_ADC_REG_IsTriggerSourceSWStart>
 8004586:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4a10      	ldr	r2, [pc, #64]	@ (80045d0 <HAL_ADC_IRQHandler+0x264>)
 800458e:	4293      	cmp	r3, r2
 8004590:	d009      	beq.n	80045a6 <HAL_ADC_IRQHandler+0x23a>
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4a11      	ldr	r2, [pc, #68]	@ (80045dc <HAL_ADC_IRQHandler+0x270>)
 8004598:	4293      	cmp	r3, r2
 800459a:	d002      	beq.n	80045a2 <HAL_ADC_IRQHandler+0x236>
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	e003      	b.n	80045aa <HAL_ADC_IRQHandler+0x23e>
 80045a2:	4b0f      	ldr	r3, [pc, #60]	@ (80045e0 <HAL_ADC_IRQHandler+0x274>)
 80045a4:	e001      	b.n	80045aa <HAL_ADC_IRQHandler+0x23e>
 80045a6:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80045aa:	687a      	ldr	r2, [r7, #4]
 80045ac:	6812      	ldr	r2, [r2, #0]
 80045ae:	4293      	cmp	r3, r2
 80045b0:	d008      	beq.n	80045c4 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80045b2:	697b      	ldr	r3, [r7, #20]
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d005      	beq.n	80045c4 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	2b06      	cmp	r3, #6
 80045bc:	d002      	beq.n	80045c4 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 80045be:	697b      	ldr	r3, [r7, #20]
 80045c0:	2b07      	cmp	r3, #7
 80045c2:	d10f      	bne.n	80045e4 <HAL_ADC_IRQHandler+0x278>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	68db      	ldr	r3, [r3, #12]
 80045ca:	623b      	str	r3, [r7, #32]
 80045cc:	e01f      	b.n	800460e <HAL_ADC_IRQHandler+0x2a2>
 80045ce:	bf00      	nop
 80045d0:	50000100 	.word	0x50000100
 80045d4:	50000300 	.word	0x50000300
 80045d8:	50000700 	.word	0x50000700
 80045dc:	50000500 	.word	0x50000500
 80045e0:	50000400 	.word	0x50000400
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a8b      	ldr	r2, [pc, #556]	@ (8004818 <HAL_ADC_IRQHandler+0x4ac>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d009      	beq.n	8004602 <HAL_ADC_IRQHandler+0x296>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4a8a      	ldr	r2, [pc, #552]	@ (800481c <HAL_ADC_IRQHandler+0x4b0>)
 80045f4:	4293      	cmp	r3, r2
 80045f6:	d002      	beq.n	80045fe <HAL_ADC_IRQHandler+0x292>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	e003      	b.n	8004606 <HAL_ADC_IRQHandler+0x29a>
 80045fe:	4b88      	ldr	r3, [pc, #544]	@ (8004820 <HAL_ADC_IRQHandler+0x4b4>)
 8004600:	e001      	b.n	8004606 <HAL_ADC_IRQHandler+0x29a>
 8004602:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8004606:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004608:	693b      	ldr	r3, [r7, #16]
 800460a:	68db      	ldr	r3, [r3, #12]
 800460c:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	2b00      	cmp	r3, #0
 8004612:	d047      	beq.n	80046a4 <HAL_ADC_IRQHandler+0x338>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8004614:	6a3b      	ldr	r3, [r7, #32]
 8004616:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800461a:	2b00      	cmp	r3, #0
 800461c:	d007      	beq.n	800462e <HAL_ADC_IRQHandler+0x2c2>
 800461e:	68bb      	ldr	r3, [r7, #8]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d03f      	beq.n	80046a4 <HAL_ADC_IRQHandler+0x338>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8004624:	6a3b      	ldr	r3, [r7, #32]
 8004626:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 800462a:	2b00      	cmp	r3, #0
 800462c:	d13a      	bne.n	80046a4 <HAL_ADC_IRQHandler+0x338>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004638:	2b40      	cmp	r3, #64	@ 0x40
 800463a:	d133      	bne.n	80046a4 <HAL_ADC_IRQHandler+0x338>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 800463c:	6a3b      	ldr	r3, [r7, #32]
 800463e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004642:	2b00      	cmp	r3, #0
 8004644:	d12e      	bne.n	80046a4 <HAL_ADC_IRQHandler+0x338>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	4618      	mov	r0, r3
 800464c:	f7ff fbea 	bl	8003e24 <LL_ADC_INJ_IsConversionOngoing>
 8004650:	4603      	mov	r3, r0
 8004652:	2b00      	cmp	r3, #0
 8004654:	d11a      	bne.n	800468c <HAL_ADC_IRQHandler+0x320>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	685a      	ldr	r2, [r3, #4]
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8004664:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800466a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	65da      	str	r2, [r3, #92]	@ 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004676:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800467a:	2b00      	cmp	r3, #0
 800467c:	d112      	bne.n	80046a4 <HAL_ADC_IRQHandler+0x338>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004682:	f043 0201 	orr.w	r2, r3, #1
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	65da      	str	r2, [r3, #92]	@ 0x5c
 800468a:	e00b      	b.n	80046a4 <HAL_ADC_IRQHandler+0x338>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004690:	f043 0210 	orr.w	r2, r3, #16
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	65da      	str	r2, [r3, #92]	@ 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800469c:	f043 0201 	orr.w	r2, r3, #1
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	661a      	str	r2, [r3, #96]	@ 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80046a4:	6878      	ldr	r0, [r7, #4]
 80046a6:	f000 fe79 	bl	800539c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	2260      	movs	r2, #96	@ 0x60
 80046b0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80046b2:	69fb      	ldr	r3, [r7, #28]
 80046b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d011      	beq.n	80046e0 <HAL_ADC_IRQHandler+0x374>
 80046bc:	69bb      	ldr	r3, [r7, #24]
 80046be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d00c      	beq.n	80046e0 <HAL_ADC_IRQHandler+0x374>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046ca:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80046d2:	6878      	ldr	r0, [r7, #4]
 80046d4:	f000 f8be 	bl	8004854 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	2280      	movs	r2, #128	@ 0x80
 80046de:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 80046e0:	69fb      	ldr	r3, [r7, #28]
 80046e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d012      	beq.n	8004710 <HAL_ADC_IRQHandler+0x3a4>
 80046ea:	69bb      	ldr	r3, [r7, #24]
 80046ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d00d      	beq.n	8004710 <HAL_ADC_IRQHandler+0x3a4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046f8:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8004700:	6878      	ldr	r0, [r7, #4]
 8004702:	f000 fe5f 	bl	80053c4 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800470e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8004710:	69fb      	ldr	r3, [r7, #28]
 8004712:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004716:	2b00      	cmp	r3, #0
 8004718:	d012      	beq.n	8004740 <HAL_ADC_IRQHandler+0x3d4>
 800471a:	69bb      	ldr	r3, [r7, #24]
 800471c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004720:	2b00      	cmp	r3, #0
 8004722:	d00d      	beq.n	8004740 <HAL_ADC_IRQHandler+0x3d4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004728:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8004730:	6878      	ldr	r0, [r7, #4]
 8004732:	f000 fe51 	bl	80053d8 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800473e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8004740:	69fb      	ldr	r3, [r7, #28]
 8004742:	f003 0310 	and.w	r3, r3, #16
 8004746:	2b00      	cmp	r3, #0
 8004748:	d043      	beq.n	80047d2 <HAL_ADC_IRQHandler+0x466>
 800474a:	69bb      	ldr	r3, [r7, #24]
 800474c:	f003 0310 	and.w	r3, r3, #16
 8004750:	2b00      	cmp	r3, #0
 8004752:	d03e      	beq.n	80047d2 <HAL_ADC_IRQHandler+0x466>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004758:	2b00      	cmp	r3, #0
 800475a:	d102      	bne.n	8004762 <HAL_ADC_IRQHandler+0x3f6>
    {
      overrun_error = 1UL;
 800475c:	2301      	movs	r3, #1
 800475e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004760:	e021      	b.n	80047a6 <HAL_ADC_IRQHandler+0x43a>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8004762:	697b      	ldr	r3, [r7, #20]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d015      	beq.n	8004794 <HAL_ADC_IRQHandler+0x428>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004770:	d004      	beq.n	800477c <HAL_ADC_IRQHandler+0x410>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4a28      	ldr	r2, [pc, #160]	@ (8004818 <HAL_ADC_IRQHandler+0x4ac>)
 8004778:	4293      	cmp	r3, r2
 800477a:	d101      	bne.n	8004780 <HAL_ADC_IRQHandler+0x414>
 800477c:	4b29      	ldr	r3, [pc, #164]	@ (8004824 <HAL_ADC_IRQHandler+0x4b8>)
 800477e:	e000      	b.n	8004782 <HAL_ADC_IRQHandler+0x416>
 8004780:	4b29      	ldr	r3, [pc, #164]	@ (8004828 <HAL_ADC_IRQHandler+0x4bc>)
 8004782:	4618      	mov	r0, r3
 8004784:	f7ff faa4 	bl	8003cd0 <LL_ADC_GetMultiDMATransfer>
 8004788:	4603      	mov	r3, r0
 800478a:	2b00      	cmp	r3, #0
 800478c:	d00b      	beq.n	80047a6 <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 800478e:	2301      	movs	r3, #1
 8004790:	627b      	str	r3, [r7, #36]	@ 0x24
 8004792:	e008      	b.n	80047a6 <HAL_ADC_IRQHandler+0x43a>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	68db      	ldr	r3, [r3, #12]
 800479a:	f003 0301 	and.w	r3, r3, #1
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d001      	beq.n	80047a6 <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 80047a2:	2301      	movs	r3, #1
 80047a4:	627b      	str	r3, [r7, #36]	@ 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 80047a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047a8:	2b01      	cmp	r3, #1
 80047aa:	d10e      	bne.n	80047ca <HAL_ADC_IRQHandler+0x45e>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047b0:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047bc:	f043 0202 	orr.w	r2, r3, #2
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	661a      	str	r2, [r3, #96]	@ 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80047c4:	6878      	ldr	r0, [r7, #4]
 80047c6:	f000 f84f 	bl	8004868 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	2210      	movs	r2, #16
 80047d0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80047d2:	69fb      	ldr	r3, [r7, #28]
 80047d4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d018      	beq.n	800480e <HAL_ADC_IRQHandler+0x4a2>
 80047dc:	69bb      	ldr	r3, [r7, #24]
 80047de:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d013      	beq.n	800480e <HAL_ADC_IRQHandler+0x4a2>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047ea:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80047f6:	f043 0208 	orr.w	r2, r3, #8
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004806:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8004808:	6878      	ldr	r0, [r7, #4]
 800480a:	f000 fdd1 	bl	80053b0 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800480e:	bf00      	nop
 8004810:	3728      	adds	r7, #40	@ 0x28
 8004812:	46bd      	mov	sp, r7
 8004814:	bd80      	pop	{r7, pc}
 8004816:	bf00      	nop
 8004818:	50000100 	.word	0x50000100
 800481c:	50000500 	.word	0x50000500
 8004820:	50000400 	.word	0x50000400
 8004824:	50000300 	.word	0x50000300
 8004828:	50000700 	.word	0x50000700

0800482c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800482c:	b480      	push	{r7}
 800482e:	b083      	sub	sp, #12
 8004830:	af00      	add	r7, sp, #0
 8004832:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8004834:	bf00      	nop
 8004836:	370c      	adds	r7, #12
 8004838:	46bd      	mov	sp, r7
 800483a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483e:	4770      	bx	lr

08004840 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004840:	b480      	push	{r7}
 8004842:	b083      	sub	sp, #12
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8004848:	bf00      	nop
 800484a:	370c      	adds	r7, #12
 800484c:	46bd      	mov	sp, r7
 800484e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004852:	4770      	bx	lr

08004854 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8004854:	b480      	push	{r7}
 8004856:	b083      	sub	sp, #12
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800485c:	bf00      	nop
 800485e:	370c      	adds	r7, #12
 8004860:	46bd      	mov	sp, r7
 8004862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004866:	4770      	bx	lr

08004868 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004868:	b480      	push	{r7}
 800486a:	b083      	sub	sp, #12
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004870:	bf00      	nop
 8004872:	370c      	adds	r7, #12
 8004874:	46bd      	mov	sp, r7
 8004876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487a:	4770      	bx	lr

0800487c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800487c:	b580      	push	{r7, lr}
 800487e:	b0b6      	sub	sp, #216	@ 0xd8
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
 8004884:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004886:	2300      	movs	r3, #0
 8004888:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800488c:	2300      	movs	r3, #0
 800488e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8004896:	2b01      	cmp	r3, #1
 8004898:	d102      	bne.n	80048a0 <HAL_ADC_ConfigChannel+0x24>
 800489a:	2302      	movs	r3, #2
 800489c:	f000 bc13 	b.w	80050c6 <HAL_ADC_ConfigChannel+0x84a>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2201      	movs	r2, #1
 80048a4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	4618      	mov	r0, r3
 80048ae:	f7ff faa6 	bl	8003dfe <LL_ADC_REG_IsConversionOngoing>
 80048b2:	4603      	mov	r3, r0
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	f040 83f3 	bne.w	80050a0 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6818      	ldr	r0, [r3, #0]
 80048be:	683b      	ldr	r3, [r7, #0]
 80048c0:	6859      	ldr	r1, [r3, #4]
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	461a      	mov	r2, r3
 80048c8:	f7ff f965 	bl	8003b96 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	4618      	mov	r0, r3
 80048d2:	f7ff fa94 	bl	8003dfe <LL_ADC_REG_IsConversionOngoing>
 80048d6:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	4618      	mov	r0, r3
 80048e0:	f7ff faa0 	bl	8003e24 <LL_ADC_INJ_IsConversionOngoing>
 80048e4:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80048e8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	f040 81d9 	bne.w	8004ca4 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80048f2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	f040 81d4 	bne.w	8004ca4 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004904:	d10f      	bne.n	8004926 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	6818      	ldr	r0, [r3, #0]
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	2200      	movs	r2, #0
 8004910:	4619      	mov	r1, r3
 8004912:	f7ff f97f 	bl	8003c14 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800491e:	4618      	mov	r0, r3
 8004920:	f7ff f913 	bl	8003b4a <LL_ADC_SetSamplingTimeCommonConfig>
 8004924:	e00e      	b.n	8004944 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	6818      	ldr	r0, [r3, #0]
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	6819      	ldr	r1, [r3, #0]
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	689b      	ldr	r3, [r3, #8]
 8004932:	461a      	mov	r2, r3
 8004934:	f7ff f96e 	bl	8003c14 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	2100      	movs	r1, #0
 800493e:	4618      	mov	r0, r3
 8004940:	f7ff f903 	bl	8003b4a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	695a      	ldr	r2, [r3, #20]
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	68db      	ldr	r3, [r3, #12]
 800494e:	08db      	lsrs	r3, r3, #3
 8004950:	f003 0303 	and.w	r3, r3, #3
 8004954:	005b      	lsls	r3, r3, #1
 8004956:	fa02 f303 	lsl.w	r3, r2, r3
 800495a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	691b      	ldr	r3, [r3, #16]
 8004962:	2b04      	cmp	r3, #4
 8004964:	d022      	beq.n	80049ac <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6818      	ldr	r0, [r3, #0]
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	6919      	ldr	r1, [r3, #16]
 800496e:	683b      	ldr	r3, [r7, #0]
 8004970:	681a      	ldr	r2, [r3, #0]
 8004972:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004976:	f7ff f85d 	bl	8003a34 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6818      	ldr	r0, [r3, #0]
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	6919      	ldr	r1, [r3, #16]
 8004982:	683b      	ldr	r3, [r7, #0]
 8004984:	699b      	ldr	r3, [r3, #24]
 8004986:	461a      	mov	r2, r3
 8004988:	f7ff f8a9 	bl	8003ade <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	6818      	ldr	r0, [r3, #0]
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8004998:	2b01      	cmp	r3, #1
 800499a:	d102      	bne.n	80049a2 <HAL_ADC_ConfigChannel+0x126>
 800499c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80049a0:	e000      	b.n	80049a4 <HAL_ADC_ConfigChannel+0x128>
 80049a2:	2300      	movs	r3, #0
 80049a4:	461a      	mov	r2, r3
 80049a6:	f7ff f8b5 	bl	8003b14 <LL_ADC_SetOffsetSaturation>
 80049aa:	e17b      	b.n	8004ca4 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	2100      	movs	r1, #0
 80049b2:	4618      	mov	r0, r3
 80049b4:	f7ff f862 	bl	8003a7c <LL_ADC_GetOffsetChannel>
 80049b8:	4603      	mov	r3, r0
 80049ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d10a      	bne.n	80049d8 <HAL_ADC_ConfigChannel+0x15c>
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	2100      	movs	r1, #0
 80049c8:	4618      	mov	r0, r3
 80049ca:	f7ff f857 	bl	8003a7c <LL_ADC_GetOffsetChannel>
 80049ce:	4603      	mov	r3, r0
 80049d0:	0e9b      	lsrs	r3, r3, #26
 80049d2:	f003 021f 	and.w	r2, r3, #31
 80049d6:	e01e      	b.n	8004a16 <HAL_ADC_ConfigChannel+0x19a>
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	2100      	movs	r1, #0
 80049de:	4618      	mov	r0, r3
 80049e0:	f7ff f84c 	bl	8003a7c <LL_ADC_GetOffsetChannel>
 80049e4:	4603      	mov	r3, r0
 80049e6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049ea:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80049ee:	fa93 f3a3 	rbit	r3, r3
 80049f2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80049f6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80049fa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80049fe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d101      	bne.n	8004a0a <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8004a06:	2320      	movs	r3, #32
 8004a08:	e004      	b.n	8004a14 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8004a0a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004a0e:	fab3 f383 	clz	r3, r3
 8004a12:	b2db      	uxtb	r3, r3
 8004a14:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004a16:	683b      	ldr	r3, [r7, #0]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d105      	bne.n	8004a2e <HAL_ADC_ConfigChannel+0x1b2>
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	0e9b      	lsrs	r3, r3, #26
 8004a28:	f003 031f 	and.w	r3, r3, #31
 8004a2c:	e018      	b.n	8004a60 <HAL_ADC_ConfigChannel+0x1e4>
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a36:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8004a3a:	fa93 f3a3 	rbit	r3, r3
 8004a3e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8004a42:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004a46:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8004a4a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d101      	bne.n	8004a56 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8004a52:	2320      	movs	r3, #32
 8004a54:	e004      	b.n	8004a60 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8004a56:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004a5a:	fab3 f383 	clz	r3, r3
 8004a5e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004a60:	429a      	cmp	r2, r3
 8004a62:	d106      	bne.n	8004a72 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	2100      	movs	r1, #0
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	f7ff f81b 	bl	8003aa8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	2101      	movs	r1, #1
 8004a78:	4618      	mov	r0, r3
 8004a7a:	f7fe ffff 	bl	8003a7c <LL_ADC_GetOffsetChannel>
 8004a7e:	4603      	mov	r3, r0
 8004a80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d10a      	bne.n	8004a9e <HAL_ADC_ConfigChannel+0x222>
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	2101      	movs	r1, #1
 8004a8e:	4618      	mov	r0, r3
 8004a90:	f7fe fff4 	bl	8003a7c <LL_ADC_GetOffsetChannel>
 8004a94:	4603      	mov	r3, r0
 8004a96:	0e9b      	lsrs	r3, r3, #26
 8004a98:	f003 021f 	and.w	r2, r3, #31
 8004a9c:	e01e      	b.n	8004adc <HAL_ADC_ConfigChannel+0x260>
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	2101      	movs	r1, #1
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	f7fe ffe9 	bl	8003a7c <LL_ADC_GetOffsetChannel>
 8004aaa:	4603      	mov	r3, r0
 8004aac:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ab0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004ab4:	fa93 f3a3 	rbit	r3, r3
 8004ab8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8004abc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004ac0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8004ac4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d101      	bne.n	8004ad0 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8004acc:	2320      	movs	r3, #32
 8004ace:	e004      	b.n	8004ada <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8004ad0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8004ad4:	fab3 f383 	clz	r3, r3
 8004ad8:	b2db      	uxtb	r3, r3
 8004ada:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004adc:	683b      	ldr	r3, [r7, #0]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d105      	bne.n	8004af4 <HAL_ADC_ConfigChannel+0x278>
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	0e9b      	lsrs	r3, r3, #26
 8004aee:	f003 031f 	and.w	r3, r3, #31
 8004af2:	e018      	b.n	8004b26 <HAL_ADC_ConfigChannel+0x2aa>
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004afc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004b00:	fa93 f3a3 	rbit	r3, r3
 8004b04:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8004b08:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004b0c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8004b10:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d101      	bne.n	8004b1c <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8004b18:	2320      	movs	r3, #32
 8004b1a:	e004      	b.n	8004b26 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8004b1c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004b20:	fab3 f383 	clz	r3, r3
 8004b24:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004b26:	429a      	cmp	r2, r3
 8004b28:	d106      	bne.n	8004b38 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	2200      	movs	r2, #0
 8004b30:	2101      	movs	r1, #1
 8004b32:	4618      	mov	r0, r3
 8004b34:	f7fe ffb8 	bl	8003aa8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	2102      	movs	r1, #2
 8004b3e:	4618      	mov	r0, r3
 8004b40:	f7fe ff9c 	bl	8003a7c <LL_ADC_GetOffsetChannel>
 8004b44:	4603      	mov	r3, r0
 8004b46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d10a      	bne.n	8004b64 <HAL_ADC_ConfigChannel+0x2e8>
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	2102      	movs	r1, #2
 8004b54:	4618      	mov	r0, r3
 8004b56:	f7fe ff91 	bl	8003a7c <LL_ADC_GetOffsetChannel>
 8004b5a:	4603      	mov	r3, r0
 8004b5c:	0e9b      	lsrs	r3, r3, #26
 8004b5e:	f003 021f 	and.w	r2, r3, #31
 8004b62:	e01e      	b.n	8004ba2 <HAL_ADC_ConfigChannel+0x326>
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	2102      	movs	r1, #2
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	f7fe ff86 	bl	8003a7c <LL_ADC_GetOffsetChannel>
 8004b70:	4603      	mov	r3, r0
 8004b72:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b76:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004b7a:	fa93 f3a3 	rbit	r3, r3
 8004b7e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8004b82:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004b86:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8004b8a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d101      	bne.n	8004b96 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8004b92:	2320      	movs	r3, #32
 8004b94:	e004      	b.n	8004ba0 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8004b96:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004b9a:	fab3 f383 	clz	r3, r3
 8004b9e:	b2db      	uxtb	r3, r3
 8004ba0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d105      	bne.n	8004bba <HAL_ADC_ConfigChannel+0x33e>
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	0e9b      	lsrs	r3, r3, #26
 8004bb4:	f003 031f 	and.w	r3, r3, #31
 8004bb8:	e016      	b.n	8004be8 <HAL_ADC_ConfigChannel+0x36c>
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bc2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004bc6:	fa93 f3a3 	rbit	r3, r3
 8004bca:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8004bcc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004bce:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8004bd2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d101      	bne.n	8004bde <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8004bda:	2320      	movs	r3, #32
 8004bdc:	e004      	b.n	8004be8 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8004bde:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004be2:	fab3 f383 	clz	r3, r3
 8004be6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004be8:	429a      	cmp	r2, r3
 8004bea:	d106      	bne.n	8004bfa <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	2102      	movs	r1, #2
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	f7fe ff57 	bl	8003aa8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	2103      	movs	r1, #3
 8004c00:	4618      	mov	r0, r3
 8004c02:	f7fe ff3b 	bl	8003a7c <LL_ADC_GetOffsetChannel>
 8004c06:	4603      	mov	r3, r0
 8004c08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c0c:	2b00      	cmp	r3, #0
 8004c0e:	d10a      	bne.n	8004c26 <HAL_ADC_ConfigChannel+0x3aa>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	2103      	movs	r1, #3
 8004c16:	4618      	mov	r0, r3
 8004c18:	f7fe ff30 	bl	8003a7c <LL_ADC_GetOffsetChannel>
 8004c1c:	4603      	mov	r3, r0
 8004c1e:	0e9b      	lsrs	r3, r3, #26
 8004c20:	f003 021f 	and.w	r2, r3, #31
 8004c24:	e017      	b.n	8004c56 <HAL_ADC_ConfigChannel+0x3da>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	2103      	movs	r1, #3
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	f7fe ff25 	bl	8003a7c <LL_ADC_GetOffsetChannel>
 8004c32:	4603      	mov	r3, r0
 8004c34:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c36:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004c38:	fa93 f3a3 	rbit	r3, r3
 8004c3c:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8004c3e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004c40:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8004c42:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d101      	bne.n	8004c4c <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8004c48:	2320      	movs	r3, #32
 8004c4a:	e003      	b.n	8004c54 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8004c4c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004c4e:	fab3 f383 	clz	r3, r3
 8004c52:	b2db      	uxtb	r3, r3
 8004c54:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d105      	bne.n	8004c6e <HAL_ADC_ConfigChannel+0x3f2>
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	0e9b      	lsrs	r3, r3, #26
 8004c68:	f003 031f 	and.w	r3, r3, #31
 8004c6c:	e011      	b.n	8004c92 <HAL_ADC_ConfigChannel+0x416>
 8004c6e:	683b      	ldr	r3, [r7, #0]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c74:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004c76:	fa93 f3a3 	rbit	r3, r3
 8004c7a:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8004c7c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004c7e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8004c80:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d101      	bne.n	8004c8a <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8004c86:	2320      	movs	r3, #32
 8004c88:	e003      	b.n	8004c92 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8004c8a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004c8c:	fab3 f383 	clz	r3, r3
 8004c90:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004c92:	429a      	cmp	r2, r3
 8004c94:	d106      	bne.n	8004ca4 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	2103      	movs	r1, #3
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	f7fe ff02 	bl	8003aa8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	4618      	mov	r0, r3
 8004caa:	f7ff f881 	bl	8003db0 <LL_ADC_IsEnabled>
 8004cae:	4603      	mov	r3, r0
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	f040 813d 	bne.w	8004f30 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6818      	ldr	r0, [r3, #0]
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	6819      	ldr	r1, [r3, #0]
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	68db      	ldr	r3, [r3, #12]
 8004cc2:	461a      	mov	r2, r3
 8004cc4:	f7fe ffd2 	bl	8003c6c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004cc8:	683b      	ldr	r3, [r7, #0]
 8004cca:	68db      	ldr	r3, [r3, #12]
 8004ccc:	4aa2      	ldr	r2, [pc, #648]	@ (8004f58 <HAL_ADC_ConfigChannel+0x6dc>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	f040 812e 	bne.w	8004f30 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004cd8:	683b      	ldr	r3, [r7, #0]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d10b      	bne.n	8004cfc <HAL_ADC_ConfigChannel+0x480>
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	0e9b      	lsrs	r3, r3, #26
 8004cea:	3301      	adds	r3, #1
 8004cec:	f003 031f 	and.w	r3, r3, #31
 8004cf0:	2b09      	cmp	r3, #9
 8004cf2:	bf94      	ite	ls
 8004cf4:	2301      	movls	r3, #1
 8004cf6:	2300      	movhi	r3, #0
 8004cf8:	b2db      	uxtb	r3, r3
 8004cfa:	e019      	b.n	8004d30 <HAL_ADC_ConfigChannel+0x4b4>
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d02:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004d04:	fa93 f3a3 	rbit	r3, r3
 8004d08:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 8004d0a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004d0c:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8004d0e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d101      	bne.n	8004d18 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8004d14:	2320      	movs	r3, #32
 8004d16:	e003      	b.n	8004d20 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8004d18:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004d1a:	fab3 f383 	clz	r3, r3
 8004d1e:	b2db      	uxtb	r3, r3
 8004d20:	3301      	adds	r3, #1
 8004d22:	f003 031f 	and.w	r3, r3, #31
 8004d26:	2b09      	cmp	r3, #9
 8004d28:	bf94      	ite	ls
 8004d2a:	2301      	movls	r3, #1
 8004d2c:	2300      	movhi	r3, #0
 8004d2e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d079      	beq.n	8004e28 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004d34:	683b      	ldr	r3, [r7, #0]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d107      	bne.n	8004d50 <HAL_ADC_ConfigChannel+0x4d4>
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	0e9b      	lsrs	r3, r3, #26
 8004d46:	3301      	adds	r3, #1
 8004d48:	069b      	lsls	r3, r3, #26
 8004d4a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004d4e:	e015      	b.n	8004d7c <HAL_ADC_ConfigChannel+0x500>
 8004d50:	683b      	ldr	r3, [r7, #0]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d56:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004d58:	fa93 f3a3 	rbit	r3, r3
 8004d5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8004d5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004d60:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8004d62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d101      	bne.n	8004d6c <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8004d68:	2320      	movs	r3, #32
 8004d6a:	e003      	b.n	8004d74 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8004d6c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d6e:	fab3 f383 	clz	r3, r3
 8004d72:	b2db      	uxtb	r3, r3
 8004d74:	3301      	adds	r3, #1
 8004d76:	069b      	lsls	r3, r3, #26
 8004d78:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004d7c:	683b      	ldr	r3, [r7, #0]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d109      	bne.n	8004d9c <HAL_ADC_ConfigChannel+0x520>
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	0e9b      	lsrs	r3, r3, #26
 8004d8e:	3301      	adds	r3, #1
 8004d90:	f003 031f 	and.w	r3, r3, #31
 8004d94:	2101      	movs	r1, #1
 8004d96:	fa01 f303 	lsl.w	r3, r1, r3
 8004d9a:	e017      	b.n	8004dcc <HAL_ADC_ConfigChannel+0x550>
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004da2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004da4:	fa93 f3a3 	rbit	r3, r3
 8004da8:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8004daa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004dac:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8004dae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d101      	bne.n	8004db8 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8004db4:	2320      	movs	r3, #32
 8004db6:	e003      	b.n	8004dc0 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8004db8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004dba:	fab3 f383 	clz	r3, r3
 8004dbe:	b2db      	uxtb	r3, r3
 8004dc0:	3301      	adds	r3, #1
 8004dc2:	f003 031f 	and.w	r3, r3, #31
 8004dc6:	2101      	movs	r1, #1
 8004dc8:	fa01 f303 	lsl.w	r3, r1, r3
 8004dcc:	ea42 0103 	orr.w	r1, r2, r3
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d10a      	bne.n	8004df2 <HAL_ADC_ConfigChannel+0x576>
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	0e9b      	lsrs	r3, r3, #26
 8004de2:	3301      	adds	r3, #1
 8004de4:	f003 021f 	and.w	r2, r3, #31
 8004de8:	4613      	mov	r3, r2
 8004dea:	005b      	lsls	r3, r3, #1
 8004dec:	4413      	add	r3, r2
 8004dee:	051b      	lsls	r3, r3, #20
 8004df0:	e018      	b.n	8004e24 <HAL_ADC_ConfigChannel+0x5a8>
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004df8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004dfa:	fa93 f3a3 	rbit	r3, r3
 8004dfe:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8004e00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004e02:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8004e04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d101      	bne.n	8004e0e <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8004e0a:	2320      	movs	r3, #32
 8004e0c:	e003      	b.n	8004e16 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8004e0e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004e10:	fab3 f383 	clz	r3, r3
 8004e14:	b2db      	uxtb	r3, r3
 8004e16:	3301      	adds	r3, #1
 8004e18:	f003 021f 	and.w	r2, r3, #31
 8004e1c:	4613      	mov	r3, r2
 8004e1e:	005b      	lsls	r3, r3, #1
 8004e20:	4413      	add	r3, r2
 8004e22:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004e24:	430b      	orrs	r3, r1
 8004e26:	e07e      	b.n	8004f26 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d107      	bne.n	8004e44 <HAL_ADC_ConfigChannel+0x5c8>
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	0e9b      	lsrs	r3, r3, #26
 8004e3a:	3301      	adds	r3, #1
 8004e3c:	069b      	lsls	r3, r3, #26
 8004e3e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004e42:	e015      	b.n	8004e70 <HAL_ADC_ConfigChannel+0x5f4>
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e4c:	fa93 f3a3 	rbit	r3, r3
 8004e50:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8004e52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004e54:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8004e56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d101      	bne.n	8004e60 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8004e5c:	2320      	movs	r3, #32
 8004e5e:	e003      	b.n	8004e68 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8004e60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e62:	fab3 f383 	clz	r3, r3
 8004e66:	b2db      	uxtb	r3, r3
 8004e68:	3301      	adds	r3, #1
 8004e6a:	069b      	lsls	r3, r3, #26
 8004e6c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d109      	bne.n	8004e90 <HAL_ADC_ConfigChannel+0x614>
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	0e9b      	lsrs	r3, r3, #26
 8004e82:	3301      	adds	r3, #1
 8004e84:	f003 031f 	and.w	r3, r3, #31
 8004e88:	2101      	movs	r1, #1
 8004e8a:	fa01 f303 	lsl.w	r3, r1, r3
 8004e8e:	e017      	b.n	8004ec0 <HAL_ADC_ConfigChannel+0x644>
 8004e90:	683b      	ldr	r3, [r7, #0]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e96:	6a3b      	ldr	r3, [r7, #32]
 8004e98:	fa93 f3a3 	rbit	r3, r3
 8004e9c:	61fb      	str	r3, [r7, #28]
  return result;
 8004e9e:	69fb      	ldr	r3, [r7, #28]
 8004ea0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8004ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d101      	bne.n	8004eac <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8004ea8:	2320      	movs	r3, #32
 8004eaa:	e003      	b.n	8004eb4 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8004eac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eae:	fab3 f383 	clz	r3, r3
 8004eb2:	b2db      	uxtb	r3, r3
 8004eb4:	3301      	adds	r3, #1
 8004eb6:	f003 031f 	and.w	r3, r3, #31
 8004eba:	2101      	movs	r1, #1
 8004ebc:	fa01 f303 	lsl.w	r3, r1, r3
 8004ec0:	ea42 0103 	orr.w	r1, r2, r3
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d10d      	bne.n	8004eec <HAL_ADC_ConfigChannel+0x670>
 8004ed0:	683b      	ldr	r3, [r7, #0]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	0e9b      	lsrs	r3, r3, #26
 8004ed6:	3301      	adds	r3, #1
 8004ed8:	f003 021f 	and.w	r2, r3, #31
 8004edc:	4613      	mov	r3, r2
 8004ede:	005b      	lsls	r3, r3, #1
 8004ee0:	4413      	add	r3, r2
 8004ee2:	3b1e      	subs	r3, #30
 8004ee4:	051b      	lsls	r3, r3, #20
 8004ee6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004eea:	e01b      	b.n	8004f24 <HAL_ADC_ConfigChannel+0x6a8>
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ef2:	697b      	ldr	r3, [r7, #20]
 8004ef4:	fa93 f3a3 	rbit	r3, r3
 8004ef8:	613b      	str	r3, [r7, #16]
  return result;
 8004efa:	693b      	ldr	r3, [r7, #16]
 8004efc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8004efe:	69bb      	ldr	r3, [r7, #24]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d101      	bne.n	8004f08 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8004f04:	2320      	movs	r3, #32
 8004f06:	e003      	b.n	8004f10 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8004f08:	69bb      	ldr	r3, [r7, #24]
 8004f0a:	fab3 f383 	clz	r3, r3
 8004f0e:	b2db      	uxtb	r3, r3
 8004f10:	3301      	adds	r3, #1
 8004f12:	f003 021f 	and.w	r2, r3, #31
 8004f16:	4613      	mov	r3, r2
 8004f18:	005b      	lsls	r3, r3, #1
 8004f1a:	4413      	add	r3, r2
 8004f1c:	3b1e      	subs	r3, #30
 8004f1e:	051b      	lsls	r3, r3, #20
 8004f20:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004f24:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8004f26:	683a      	ldr	r2, [r7, #0]
 8004f28:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004f2a:	4619      	mov	r1, r3
 8004f2c:	f7fe fe72 	bl	8003c14 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	681a      	ldr	r2, [r3, #0]
 8004f34:	4b09      	ldr	r3, [pc, #36]	@ (8004f5c <HAL_ADC_ConfigChannel+0x6e0>)
 8004f36:	4013      	ands	r3, r2
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	f000 80be 	beq.w	80050ba <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004f46:	d004      	beq.n	8004f52 <HAL_ADC_ConfigChannel+0x6d6>
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4a04      	ldr	r2, [pc, #16]	@ (8004f60 <HAL_ADC_ConfigChannel+0x6e4>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d10a      	bne.n	8004f68 <HAL_ADC_ConfigChannel+0x6ec>
 8004f52:	4b04      	ldr	r3, [pc, #16]	@ (8004f64 <HAL_ADC_ConfigChannel+0x6e8>)
 8004f54:	e009      	b.n	8004f6a <HAL_ADC_ConfigChannel+0x6ee>
 8004f56:	bf00      	nop
 8004f58:	407f0000 	.word	0x407f0000
 8004f5c:	80080000 	.word	0x80080000
 8004f60:	50000100 	.word	0x50000100
 8004f64:	50000300 	.word	0x50000300
 8004f68:	4b59      	ldr	r3, [pc, #356]	@ (80050d0 <HAL_ADC_ConfigChannel+0x854>)
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	f7fe fd54 	bl	8003a18 <LL_ADC_GetCommonPathInternalCh>
 8004f70:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4a56      	ldr	r2, [pc, #344]	@ (80050d4 <HAL_ADC_ConfigChannel+0x858>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d004      	beq.n	8004f88 <HAL_ADC_ConfigChannel+0x70c>
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4a55      	ldr	r2, [pc, #340]	@ (80050d8 <HAL_ADC_ConfigChannel+0x85c>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d13a      	bne.n	8004ffe <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004f88:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004f8c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d134      	bne.n	8004ffe <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004f9c:	d005      	beq.n	8004faa <HAL_ADC_ConfigChannel+0x72e>
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4a4e      	ldr	r2, [pc, #312]	@ (80050dc <HAL_ADC_ConfigChannel+0x860>)
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	f040 8085 	bne.w	80050b4 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004fb2:	d004      	beq.n	8004fbe <HAL_ADC_ConfigChannel+0x742>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	4a49      	ldr	r2, [pc, #292]	@ (80050e0 <HAL_ADC_ConfigChannel+0x864>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d101      	bne.n	8004fc2 <HAL_ADC_ConfigChannel+0x746>
 8004fbe:	4a49      	ldr	r2, [pc, #292]	@ (80050e4 <HAL_ADC_ConfigChannel+0x868>)
 8004fc0:	e000      	b.n	8004fc4 <HAL_ADC_ConfigChannel+0x748>
 8004fc2:	4a43      	ldr	r2, [pc, #268]	@ (80050d0 <HAL_ADC_ConfigChannel+0x854>)
 8004fc4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8004fc8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004fcc:	4619      	mov	r1, r3
 8004fce:	4610      	mov	r0, r2
 8004fd0:	f7fe fd0f 	bl	80039f2 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004fd4:	4b44      	ldr	r3, [pc, #272]	@ (80050e8 <HAL_ADC_ConfigChannel+0x86c>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	099b      	lsrs	r3, r3, #6
 8004fda:	4a44      	ldr	r2, [pc, #272]	@ (80050ec <HAL_ADC_ConfigChannel+0x870>)
 8004fdc:	fba2 2303 	umull	r2, r3, r2, r3
 8004fe0:	099b      	lsrs	r3, r3, #6
 8004fe2:	1c5a      	adds	r2, r3, #1
 8004fe4:	4613      	mov	r3, r2
 8004fe6:	005b      	lsls	r3, r3, #1
 8004fe8:	4413      	add	r3, r2
 8004fea:	009b      	lsls	r3, r3, #2
 8004fec:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004fee:	e002      	b.n	8004ff6 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	3b01      	subs	r3, #1
 8004ff4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d1f9      	bne.n	8004ff0 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004ffc:	e05a      	b.n	80050b4 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	4a3b      	ldr	r2, [pc, #236]	@ (80050f0 <HAL_ADC_ConfigChannel+0x874>)
 8005004:	4293      	cmp	r3, r2
 8005006:	d125      	bne.n	8005054 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8005008:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800500c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005010:	2b00      	cmp	r3, #0
 8005012:	d11f      	bne.n	8005054 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a31      	ldr	r2, [pc, #196]	@ (80050e0 <HAL_ADC_ConfigChannel+0x864>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d104      	bne.n	8005028 <HAL_ADC_ConfigChannel+0x7ac>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	4a34      	ldr	r2, [pc, #208]	@ (80050f4 <HAL_ADC_ConfigChannel+0x878>)
 8005024:	4293      	cmp	r3, r2
 8005026:	d047      	beq.n	80050b8 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005030:	d004      	beq.n	800503c <HAL_ADC_ConfigChannel+0x7c0>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	4a2a      	ldr	r2, [pc, #168]	@ (80050e0 <HAL_ADC_ConfigChannel+0x864>)
 8005038:	4293      	cmp	r3, r2
 800503a:	d101      	bne.n	8005040 <HAL_ADC_ConfigChannel+0x7c4>
 800503c:	4a29      	ldr	r2, [pc, #164]	@ (80050e4 <HAL_ADC_ConfigChannel+0x868>)
 800503e:	e000      	b.n	8005042 <HAL_ADC_ConfigChannel+0x7c6>
 8005040:	4a23      	ldr	r2, [pc, #140]	@ (80050d0 <HAL_ADC_ConfigChannel+0x854>)
 8005042:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005046:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800504a:	4619      	mov	r1, r3
 800504c:	4610      	mov	r0, r2
 800504e:	f7fe fcd0 	bl	80039f2 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005052:	e031      	b.n	80050b8 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	4a27      	ldr	r2, [pc, #156]	@ (80050f8 <HAL_ADC_ConfigChannel+0x87c>)
 800505a:	4293      	cmp	r3, r2
 800505c:	d12d      	bne.n	80050ba <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800505e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005062:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005066:	2b00      	cmp	r3, #0
 8005068:	d127      	bne.n	80050ba <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4a1c      	ldr	r2, [pc, #112]	@ (80050e0 <HAL_ADC_ConfigChannel+0x864>)
 8005070:	4293      	cmp	r3, r2
 8005072:	d022      	beq.n	80050ba <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800507c:	d004      	beq.n	8005088 <HAL_ADC_ConfigChannel+0x80c>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	4a17      	ldr	r2, [pc, #92]	@ (80050e0 <HAL_ADC_ConfigChannel+0x864>)
 8005084:	4293      	cmp	r3, r2
 8005086:	d101      	bne.n	800508c <HAL_ADC_ConfigChannel+0x810>
 8005088:	4a16      	ldr	r2, [pc, #88]	@ (80050e4 <HAL_ADC_ConfigChannel+0x868>)
 800508a:	e000      	b.n	800508e <HAL_ADC_ConfigChannel+0x812>
 800508c:	4a10      	ldr	r2, [pc, #64]	@ (80050d0 <HAL_ADC_ConfigChannel+0x854>)
 800508e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005092:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005096:	4619      	mov	r1, r3
 8005098:	4610      	mov	r0, r2
 800509a:	f7fe fcaa 	bl	80039f2 <LL_ADC_SetCommonPathInternalCh>
 800509e:	e00c      	b.n	80050ba <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050a4:	f043 0220 	orr.w	r2, r3, #32
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80050ac:	2301      	movs	r3, #1
 80050ae:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80050b2:	e002      	b.n	80050ba <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80050b4:	bf00      	nop
 80050b6:	e000      	b.n	80050ba <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80050b8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2200      	movs	r2, #0
 80050be:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80050c2:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80050c6:	4618      	mov	r0, r3
 80050c8:	37d8      	adds	r7, #216	@ 0xd8
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd80      	pop	{r7, pc}
 80050ce:	bf00      	nop
 80050d0:	50000700 	.word	0x50000700
 80050d4:	c3210000 	.word	0xc3210000
 80050d8:	90c00010 	.word	0x90c00010
 80050dc:	50000600 	.word	0x50000600
 80050e0:	50000100 	.word	0x50000100
 80050e4:	50000300 	.word	0x50000300
 80050e8:	20000274 	.word	0x20000274
 80050ec:	053e2d63 	.word	0x053e2d63
 80050f0:	c7520000 	.word	0xc7520000
 80050f4:	50000500 	.word	0x50000500
 80050f8:	cb840000 	.word	0xcb840000

080050fc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b084      	sub	sp, #16
 8005100:	af00      	add	r7, sp, #0
 8005102:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8005104:	2300      	movs	r3, #0
 8005106:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	4618      	mov	r0, r3
 800510e:	f7fe fe4f 	bl	8003db0 <LL_ADC_IsEnabled>
 8005112:	4603      	mov	r3, r0
 8005114:	2b00      	cmp	r3, #0
 8005116:	d176      	bne.n	8005206 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	689a      	ldr	r2, [r3, #8]
 800511e:	4b3c      	ldr	r3, [pc, #240]	@ (8005210 <ADC_Enable+0x114>)
 8005120:	4013      	ands	r3, r2
 8005122:	2b00      	cmp	r3, #0
 8005124:	d00d      	beq.n	8005142 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800512a:	f043 0210 	orr.w	r2, r3, #16
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005136:	f043 0201 	orr.w	r2, r3, #1
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800513e:	2301      	movs	r3, #1
 8005140:	e062      	b.n	8005208 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	4618      	mov	r0, r3
 8005148:	f7fe fe1e 	bl	8003d88 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005154:	d004      	beq.n	8005160 <ADC_Enable+0x64>
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	4a2e      	ldr	r2, [pc, #184]	@ (8005214 <ADC_Enable+0x118>)
 800515c:	4293      	cmp	r3, r2
 800515e:	d101      	bne.n	8005164 <ADC_Enable+0x68>
 8005160:	4b2d      	ldr	r3, [pc, #180]	@ (8005218 <ADC_Enable+0x11c>)
 8005162:	e000      	b.n	8005166 <ADC_Enable+0x6a>
 8005164:	4b2d      	ldr	r3, [pc, #180]	@ (800521c <ADC_Enable+0x120>)
 8005166:	4618      	mov	r0, r3
 8005168:	f7fe fc56 	bl	8003a18 <LL_ADC_GetCommonPathInternalCh>
 800516c:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800516e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005172:	2b00      	cmp	r3, #0
 8005174:	d013      	beq.n	800519e <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005176:	4b2a      	ldr	r3, [pc, #168]	@ (8005220 <ADC_Enable+0x124>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	099b      	lsrs	r3, r3, #6
 800517c:	4a29      	ldr	r2, [pc, #164]	@ (8005224 <ADC_Enable+0x128>)
 800517e:	fba2 2303 	umull	r2, r3, r2, r3
 8005182:	099b      	lsrs	r3, r3, #6
 8005184:	1c5a      	adds	r2, r3, #1
 8005186:	4613      	mov	r3, r2
 8005188:	005b      	lsls	r3, r3, #1
 800518a:	4413      	add	r3, r2
 800518c:	009b      	lsls	r3, r3, #2
 800518e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005190:	e002      	b.n	8005198 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8005192:	68bb      	ldr	r3, [r7, #8]
 8005194:	3b01      	subs	r3, #1
 8005196:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005198:	68bb      	ldr	r3, [r7, #8]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d1f9      	bne.n	8005192 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800519e:	f7fe fc09 	bl	80039b4 <HAL_GetTick>
 80051a2:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80051a4:	e028      	b.n	80051f8 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	4618      	mov	r0, r3
 80051ac:	f7fe fe00 	bl	8003db0 <LL_ADC_IsEnabled>
 80051b0:	4603      	mov	r3, r0
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d104      	bne.n	80051c0 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	4618      	mov	r0, r3
 80051bc:	f7fe fde4 	bl	8003d88 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80051c0:	f7fe fbf8 	bl	80039b4 <HAL_GetTick>
 80051c4:	4602      	mov	r2, r0
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	1ad3      	subs	r3, r2, r3
 80051ca:	2b02      	cmp	r3, #2
 80051cc:	d914      	bls.n	80051f8 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f003 0301 	and.w	r3, r3, #1
 80051d8:	2b01      	cmp	r3, #1
 80051da:	d00d      	beq.n	80051f8 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80051e0:	f043 0210 	orr.w	r2, r3, #16
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80051ec:	f043 0201 	orr.w	r2, r3, #1
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80051f4:	2301      	movs	r3, #1
 80051f6:	e007      	b.n	8005208 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f003 0301 	and.w	r3, r3, #1
 8005202:	2b01      	cmp	r3, #1
 8005204:	d1cf      	bne.n	80051a6 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005206:	2300      	movs	r3, #0
}
 8005208:	4618      	mov	r0, r3
 800520a:	3710      	adds	r7, #16
 800520c:	46bd      	mov	sp, r7
 800520e:	bd80      	pop	{r7, pc}
 8005210:	8000003f 	.word	0x8000003f
 8005214:	50000100 	.word	0x50000100
 8005218:	50000300 	.word	0x50000300
 800521c:	50000700 	.word	0x50000700
 8005220:	20000274 	.word	0x20000274
 8005224:	053e2d63 	.word	0x053e2d63

08005228 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8005228:	b580      	push	{r7, lr}
 800522a:	b084      	sub	sp, #16
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005234:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800523a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800523e:	2b00      	cmp	r3, #0
 8005240:	d14b      	bne.n	80052da <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005246:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f003 0308 	and.w	r3, r3, #8
 8005258:	2b00      	cmp	r3, #0
 800525a:	d021      	beq.n	80052a0 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4618      	mov	r0, r3
 8005262:	f7fe fc85 	bl	8003b70 <LL_ADC_REG_IsTriggerSourceSWStart>
 8005266:	4603      	mov	r3, r0
 8005268:	2b00      	cmp	r3, #0
 800526a:	d032      	beq.n	80052d2 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	68db      	ldr	r3, [r3, #12]
 8005272:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005276:	2b00      	cmp	r3, #0
 8005278:	d12b      	bne.n	80052d2 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800527e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800528a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800528e:	2b00      	cmp	r3, #0
 8005290:	d11f      	bne.n	80052d2 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005296:	f043 0201 	orr.w	r2, r3, #1
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800529e:	e018      	b.n	80052d2 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	68db      	ldr	r3, [r3, #12]
 80052a6:	f003 0302 	and.w	r3, r3, #2
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d111      	bne.n	80052d2 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052b2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052be:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d105      	bne.n	80052d2 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052ca:	f043 0201 	orr.w	r2, r3, #1
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80052d2:	68f8      	ldr	r0, [r7, #12]
 80052d4:	f7ff faaa 	bl	800482c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80052d8:	e00e      	b.n	80052f8 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80052de:	f003 0310 	and.w	r3, r3, #16
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d003      	beq.n	80052ee <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80052e6:	68f8      	ldr	r0, [r7, #12]
 80052e8:	f7ff fabe 	bl	8004868 <HAL_ADC_ErrorCallback>
}
 80052ec:	e004      	b.n	80052f8 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052f4:	6878      	ldr	r0, [r7, #4]
 80052f6:	4798      	blx	r3
}
 80052f8:	bf00      	nop
 80052fa:	3710      	adds	r7, #16
 80052fc:	46bd      	mov	sp, r7
 80052fe:	bd80      	pop	{r7, pc}

08005300 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b084      	sub	sp, #16
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800530c:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800530e:	68f8      	ldr	r0, [r7, #12]
 8005310:	f7ff fa96 	bl	8004840 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005314:	bf00      	nop
 8005316:	3710      	adds	r7, #16
 8005318:	46bd      	mov	sp, r7
 800531a:	bd80      	pop	{r7, pc}

0800531c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800531c:	b580      	push	{r7, lr}
 800531e:	b084      	sub	sp, #16
 8005320:	af00      	add	r7, sp, #0
 8005322:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005328:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800532e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8005336:	68fb      	ldr	r3, [r7, #12]
 8005338:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800533a:	f043 0204 	orr.w	r2, r3, #4
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005342:	68f8      	ldr	r0, [r7, #12]
 8005344:	f7ff fa90 	bl	8004868 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005348:	bf00      	nop
 800534a:	3710      	adds	r7, #16
 800534c:	46bd      	mov	sp, r7
 800534e:	bd80      	pop	{r7, pc}

08005350 <LL_ADC_IsEnabled>:
{
 8005350:	b480      	push	{r7}
 8005352:	b083      	sub	sp, #12
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	689b      	ldr	r3, [r3, #8]
 800535c:	f003 0301 	and.w	r3, r3, #1
 8005360:	2b01      	cmp	r3, #1
 8005362:	d101      	bne.n	8005368 <LL_ADC_IsEnabled+0x18>
 8005364:	2301      	movs	r3, #1
 8005366:	e000      	b.n	800536a <LL_ADC_IsEnabled+0x1a>
 8005368:	2300      	movs	r3, #0
}
 800536a:	4618      	mov	r0, r3
 800536c:	370c      	adds	r7, #12
 800536e:	46bd      	mov	sp, r7
 8005370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005374:	4770      	bx	lr

08005376 <LL_ADC_REG_IsConversionOngoing>:
{
 8005376:	b480      	push	{r7}
 8005378:	b083      	sub	sp, #12
 800537a:	af00      	add	r7, sp, #0
 800537c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	689b      	ldr	r3, [r3, #8]
 8005382:	f003 0304 	and.w	r3, r3, #4
 8005386:	2b04      	cmp	r3, #4
 8005388:	d101      	bne.n	800538e <LL_ADC_REG_IsConversionOngoing+0x18>
 800538a:	2301      	movs	r3, #1
 800538c:	e000      	b.n	8005390 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800538e:	2300      	movs	r3, #0
}
 8005390:	4618      	mov	r0, r3
 8005392:	370c      	adds	r7, #12
 8005394:	46bd      	mov	sp, r7
 8005396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800539a:	4770      	bx	lr

0800539c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800539c:	b480      	push	{r7}
 800539e:	b083      	sub	sp, #12
 80053a0:	af00      	add	r7, sp, #0
 80053a2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80053a4:	bf00      	nop
 80053a6:	370c      	adds	r7, #12
 80053a8:	46bd      	mov	sp, r7
 80053aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ae:	4770      	bx	lr

080053b0 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80053b0:	b480      	push	{r7}
 80053b2:	b083      	sub	sp, #12
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80053b8:	bf00      	nop
 80053ba:	370c      	adds	r7, #12
 80053bc:	46bd      	mov	sp, r7
 80053be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c2:	4770      	bx	lr

080053c4 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80053c4:	b480      	push	{r7}
 80053c6:	b083      	sub	sp, #12
 80053c8:	af00      	add	r7, sp, #0
 80053ca:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80053cc:	bf00      	nop
 80053ce:	370c      	adds	r7, #12
 80053d0:	46bd      	mov	sp, r7
 80053d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d6:	4770      	bx	lr

080053d8 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80053d8:	b480      	push	{r7}
 80053da:	b083      	sub	sp, #12
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80053e0:	bf00      	nop
 80053e2:	370c      	adds	r7, #12
 80053e4:	46bd      	mov	sp, r7
 80053e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ea:	4770      	bx	lr

080053ec <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80053ec:	b480      	push	{r7}
 80053ee:	b083      	sub	sp, #12
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80053f4:	bf00      	nop
 80053f6:	370c      	adds	r7, #12
 80053f8:	46bd      	mov	sp, r7
 80053fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fe:	4770      	bx	lr

08005400 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8005400:	b590      	push	{r4, r7, lr}
 8005402:	b0a1      	sub	sp, #132	@ 0x84
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
 8005408:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800540a:	2300      	movs	r3, #0
 800540c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005416:	2b01      	cmp	r3, #1
 8005418:	d101      	bne.n	800541e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800541a:	2302      	movs	r3, #2
 800541c:	e0e7      	b.n	80055ee <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2201      	movs	r2, #1
 8005422:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8005426:	2300      	movs	r3, #0
 8005428:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800542a:	2300      	movs	r3, #0
 800542c:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005436:	d102      	bne.n	800543e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005438:	4b6f      	ldr	r3, [pc, #444]	@ (80055f8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800543a:	60bb      	str	r3, [r7, #8]
 800543c:	e009      	b.n	8005452 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4a6e      	ldr	r2, [pc, #440]	@ (80055fc <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8005444:	4293      	cmp	r3, r2
 8005446:	d102      	bne.n	800544e <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8005448:	4b6d      	ldr	r3, [pc, #436]	@ (8005600 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800544a:	60bb      	str	r3, [r7, #8]
 800544c:	e001      	b.n	8005452 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800544e:	2300      	movs	r3, #0
 8005450:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8005452:	68bb      	ldr	r3, [r7, #8]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d10b      	bne.n	8005470 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800545c:	f043 0220 	orr.w	r2, r3, #32
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2200      	movs	r2, #0
 8005468:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 800546c:	2301      	movs	r3, #1
 800546e:	e0be      	b.n	80055ee <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8005470:	68bb      	ldr	r3, [r7, #8]
 8005472:	4618      	mov	r0, r3
 8005474:	f7ff ff7f 	bl	8005376 <LL_ADC_REG_IsConversionOngoing>
 8005478:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	4618      	mov	r0, r3
 8005480:	f7ff ff79 	bl	8005376 <LL_ADC_REG_IsConversionOngoing>
 8005484:	4603      	mov	r3, r0
 8005486:	2b00      	cmp	r3, #0
 8005488:	f040 80a0 	bne.w	80055cc <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800548c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800548e:	2b00      	cmp	r3, #0
 8005490:	f040 809c 	bne.w	80055cc <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800549c:	d004      	beq.n	80054a8 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	4a55      	ldr	r2, [pc, #340]	@ (80055f8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80054a4:	4293      	cmp	r3, r2
 80054a6:	d101      	bne.n	80054ac <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80054a8:	4b56      	ldr	r3, [pc, #344]	@ (8005604 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80054aa:	e000      	b.n	80054ae <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80054ac:	4b56      	ldr	r3, [pc, #344]	@ (8005608 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80054ae:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d04b      	beq.n	8005550 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80054b8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80054ba:	689b      	ldr	r3, [r3, #8]
 80054bc:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	6859      	ldr	r1, [r3, #4]
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80054ca:	035b      	lsls	r3, r3, #13
 80054cc:	430b      	orrs	r3, r1
 80054ce:	431a      	orrs	r2, r3
 80054d0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80054d2:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80054dc:	d004      	beq.n	80054e8 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	4a45      	ldr	r2, [pc, #276]	@ (80055f8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80054e4:	4293      	cmp	r3, r2
 80054e6:	d10f      	bne.n	8005508 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 80054e8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80054ec:	f7ff ff30 	bl	8005350 <LL_ADC_IsEnabled>
 80054f0:	4604      	mov	r4, r0
 80054f2:	4841      	ldr	r0, [pc, #260]	@ (80055f8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80054f4:	f7ff ff2c 	bl	8005350 <LL_ADC_IsEnabled>
 80054f8:	4603      	mov	r3, r0
 80054fa:	4323      	orrs	r3, r4
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	bf0c      	ite	eq
 8005500:	2301      	moveq	r3, #1
 8005502:	2300      	movne	r3, #0
 8005504:	b2db      	uxtb	r3, r3
 8005506:	e012      	b.n	800552e <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8005508:	483c      	ldr	r0, [pc, #240]	@ (80055fc <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800550a:	f7ff ff21 	bl	8005350 <LL_ADC_IsEnabled>
 800550e:	4604      	mov	r4, r0
 8005510:	483b      	ldr	r0, [pc, #236]	@ (8005600 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8005512:	f7ff ff1d 	bl	8005350 <LL_ADC_IsEnabled>
 8005516:	4603      	mov	r3, r0
 8005518:	431c      	orrs	r4, r3
 800551a:	483c      	ldr	r0, [pc, #240]	@ (800560c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800551c:	f7ff ff18 	bl	8005350 <LL_ADC_IsEnabled>
 8005520:	4603      	mov	r3, r0
 8005522:	4323      	orrs	r3, r4
 8005524:	2b00      	cmp	r3, #0
 8005526:	bf0c      	ite	eq
 8005528:	2301      	moveq	r3, #1
 800552a:	2300      	movne	r3, #0
 800552c:	b2db      	uxtb	r3, r3
 800552e:	2b00      	cmp	r3, #0
 8005530:	d056      	beq.n	80055e0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8005532:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005534:	689b      	ldr	r3, [r3, #8]
 8005536:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800553a:	f023 030f 	bic.w	r3, r3, #15
 800553e:	683a      	ldr	r2, [r7, #0]
 8005540:	6811      	ldr	r1, [r2, #0]
 8005542:	683a      	ldr	r2, [r7, #0]
 8005544:	6892      	ldr	r2, [r2, #8]
 8005546:	430a      	orrs	r2, r1
 8005548:	431a      	orrs	r2, r3
 800554a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800554c:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800554e:	e047      	b.n	80055e0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8005550:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005552:	689b      	ldr	r3, [r3, #8]
 8005554:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005558:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800555a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005564:	d004      	beq.n	8005570 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	4a23      	ldr	r2, [pc, #140]	@ (80055f8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800556c:	4293      	cmp	r3, r2
 800556e:	d10f      	bne.n	8005590 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8005570:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8005574:	f7ff feec 	bl	8005350 <LL_ADC_IsEnabled>
 8005578:	4604      	mov	r4, r0
 800557a:	481f      	ldr	r0, [pc, #124]	@ (80055f8 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800557c:	f7ff fee8 	bl	8005350 <LL_ADC_IsEnabled>
 8005580:	4603      	mov	r3, r0
 8005582:	4323      	orrs	r3, r4
 8005584:	2b00      	cmp	r3, #0
 8005586:	bf0c      	ite	eq
 8005588:	2301      	moveq	r3, #1
 800558a:	2300      	movne	r3, #0
 800558c:	b2db      	uxtb	r3, r3
 800558e:	e012      	b.n	80055b6 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8005590:	481a      	ldr	r0, [pc, #104]	@ (80055fc <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8005592:	f7ff fedd 	bl	8005350 <LL_ADC_IsEnabled>
 8005596:	4604      	mov	r4, r0
 8005598:	4819      	ldr	r0, [pc, #100]	@ (8005600 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800559a:	f7ff fed9 	bl	8005350 <LL_ADC_IsEnabled>
 800559e:	4603      	mov	r3, r0
 80055a0:	431c      	orrs	r4, r3
 80055a2:	481a      	ldr	r0, [pc, #104]	@ (800560c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80055a4:	f7ff fed4 	bl	8005350 <LL_ADC_IsEnabled>
 80055a8:	4603      	mov	r3, r0
 80055aa:	4323      	orrs	r3, r4
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	bf0c      	ite	eq
 80055b0:	2301      	moveq	r3, #1
 80055b2:	2300      	movne	r3, #0
 80055b4:	b2db      	uxtb	r3, r3
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d012      	beq.n	80055e0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80055ba:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80055bc:	689b      	ldr	r3, [r3, #8]
 80055be:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80055c2:	f023 030f 	bic.w	r3, r3, #15
 80055c6:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80055c8:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80055ca:	e009      	b.n	80055e0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055d0:	f043 0220 	orr.w	r2, r3, #32
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80055d8:	2301      	movs	r3, #1
 80055da:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80055de:	e000      	b.n	80055e2 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80055e0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	2200      	movs	r2, #0
 80055e6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80055ea:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80055ee:	4618      	mov	r0, r3
 80055f0:	3784      	adds	r7, #132	@ 0x84
 80055f2:	46bd      	mov	sp, r7
 80055f4:	bd90      	pop	{r4, r7, pc}
 80055f6:	bf00      	nop
 80055f8:	50000100 	.word	0x50000100
 80055fc:	50000400 	.word	0x50000400
 8005600:	50000500 	.word	0x50000500
 8005604:	50000300 	.word	0x50000300
 8005608:	50000700 	.word	0x50000700
 800560c:	50000600 	.word	0x50000600

08005610 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005610:	b480      	push	{r7}
 8005612:	b085      	sub	sp, #20
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	f003 0307 	and.w	r3, r3, #7
 800561e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005620:	4b0c      	ldr	r3, [pc, #48]	@ (8005654 <__NVIC_SetPriorityGrouping+0x44>)
 8005622:	68db      	ldr	r3, [r3, #12]
 8005624:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005626:	68ba      	ldr	r2, [r7, #8]
 8005628:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800562c:	4013      	ands	r3, r2
 800562e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005634:	68bb      	ldr	r3, [r7, #8]
 8005636:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005638:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800563c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005640:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005642:	4a04      	ldr	r2, [pc, #16]	@ (8005654 <__NVIC_SetPriorityGrouping+0x44>)
 8005644:	68bb      	ldr	r3, [r7, #8]
 8005646:	60d3      	str	r3, [r2, #12]
}
 8005648:	bf00      	nop
 800564a:	3714      	adds	r7, #20
 800564c:	46bd      	mov	sp, r7
 800564e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005652:	4770      	bx	lr
 8005654:	e000ed00 	.word	0xe000ed00

08005658 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005658:	b480      	push	{r7}
 800565a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800565c:	4b04      	ldr	r3, [pc, #16]	@ (8005670 <__NVIC_GetPriorityGrouping+0x18>)
 800565e:	68db      	ldr	r3, [r3, #12]
 8005660:	0a1b      	lsrs	r3, r3, #8
 8005662:	f003 0307 	and.w	r3, r3, #7
}
 8005666:	4618      	mov	r0, r3
 8005668:	46bd      	mov	sp, r7
 800566a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566e:	4770      	bx	lr
 8005670:	e000ed00 	.word	0xe000ed00

08005674 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005674:	b480      	push	{r7}
 8005676:	b083      	sub	sp, #12
 8005678:	af00      	add	r7, sp, #0
 800567a:	4603      	mov	r3, r0
 800567c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800567e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005682:	2b00      	cmp	r3, #0
 8005684:	db0b      	blt.n	800569e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005686:	79fb      	ldrb	r3, [r7, #7]
 8005688:	f003 021f 	and.w	r2, r3, #31
 800568c:	4907      	ldr	r1, [pc, #28]	@ (80056ac <__NVIC_EnableIRQ+0x38>)
 800568e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005692:	095b      	lsrs	r3, r3, #5
 8005694:	2001      	movs	r0, #1
 8005696:	fa00 f202 	lsl.w	r2, r0, r2
 800569a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800569e:	bf00      	nop
 80056a0:	370c      	adds	r7, #12
 80056a2:	46bd      	mov	sp, r7
 80056a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a8:	4770      	bx	lr
 80056aa:	bf00      	nop
 80056ac:	e000e100 	.word	0xe000e100

080056b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80056b0:	b480      	push	{r7}
 80056b2:	b083      	sub	sp, #12
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	4603      	mov	r3, r0
 80056b8:	6039      	str	r1, [r7, #0]
 80056ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80056bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	db0a      	blt.n	80056da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	b2da      	uxtb	r2, r3
 80056c8:	490c      	ldr	r1, [pc, #48]	@ (80056fc <__NVIC_SetPriority+0x4c>)
 80056ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80056ce:	0112      	lsls	r2, r2, #4
 80056d0:	b2d2      	uxtb	r2, r2
 80056d2:	440b      	add	r3, r1
 80056d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80056d8:	e00a      	b.n	80056f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80056da:	683b      	ldr	r3, [r7, #0]
 80056dc:	b2da      	uxtb	r2, r3
 80056de:	4908      	ldr	r1, [pc, #32]	@ (8005700 <__NVIC_SetPriority+0x50>)
 80056e0:	79fb      	ldrb	r3, [r7, #7]
 80056e2:	f003 030f 	and.w	r3, r3, #15
 80056e6:	3b04      	subs	r3, #4
 80056e8:	0112      	lsls	r2, r2, #4
 80056ea:	b2d2      	uxtb	r2, r2
 80056ec:	440b      	add	r3, r1
 80056ee:	761a      	strb	r2, [r3, #24]
}
 80056f0:	bf00      	nop
 80056f2:	370c      	adds	r7, #12
 80056f4:	46bd      	mov	sp, r7
 80056f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fa:	4770      	bx	lr
 80056fc:	e000e100 	.word	0xe000e100
 8005700:	e000ed00 	.word	0xe000ed00

08005704 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005704:	b480      	push	{r7}
 8005706:	b089      	sub	sp, #36	@ 0x24
 8005708:	af00      	add	r7, sp, #0
 800570a:	60f8      	str	r0, [r7, #12]
 800570c:	60b9      	str	r1, [r7, #8]
 800570e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	f003 0307 	and.w	r3, r3, #7
 8005716:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005718:	69fb      	ldr	r3, [r7, #28]
 800571a:	f1c3 0307 	rsb	r3, r3, #7
 800571e:	2b04      	cmp	r3, #4
 8005720:	bf28      	it	cs
 8005722:	2304      	movcs	r3, #4
 8005724:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005726:	69fb      	ldr	r3, [r7, #28]
 8005728:	3304      	adds	r3, #4
 800572a:	2b06      	cmp	r3, #6
 800572c:	d902      	bls.n	8005734 <NVIC_EncodePriority+0x30>
 800572e:	69fb      	ldr	r3, [r7, #28]
 8005730:	3b03      	subs	r3, #3
 8005732:	e000      	b.n	8005736 <NVIC_EncodePriority+0x32>
 8005734:	2300      	movs	r3, #0
 8005736:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005738:	f04f 32ff 	mov.w	r2, #4294967295
 800573c:	69bb      	ldr	r3, [r7, #24]
 800573e:	fa02 f303 	lsl.w	r3, r2, r3
 8005742:	43da      	mvns	r2, r3
 8005744:	68bb      	ldr	r3, [r7, #8]
 8005746:	401a      	ands	r2, r3
 8005748:	697b      	ldr	r3, [r7, #20]
 800574a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800574c:	f04f 31ff 	mov.w	r1, #4294967295
 8005750:	697b      	ldr	r3, [r7, #20]
 8005752:	fa01 f303 	lsl.w	r3, r1, r3
 8005756:	43d9      	mvns	r1, r3
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800575c:	4313      	orrs	r3, r2
         );
}
 800575e:	4618      	mov	r0, r3
 8005760:	3724      	adds	r7, #36	@ 0x24
 8005762:	46bd      	mov	sp, r7
 8005764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005768:	4770      	bx	lr
	...

0800576c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b082      	sub	sp, #8
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	3b01      	subs	r3, #1
 8005778:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800577c:	d301      	bcc.n	8005782 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800577e:	2301      	movs	r3, #1
 8005780:	e00f      	b.n	80057a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005782:	4a0a      	ldr	r2, [pc, #40]	@ (80057ac <SysTick_Config+0x40>)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	3b01      	subs	r3, #1
 8005788:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800578a:	210f      	movs	r1, #15
 800578c:	f04f 30ff 	mov.w	r0, #4294967295
 8005790:	f7ff ff8e 	bl	80056b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005794:	4b05      	ldr	r3, [pc, #20]	@ (80057ac <SysTick_Config+0x40>)
 8005796:	2200      	movs	r2, #0
 8005798:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800579a:	4b04      	ldr	r3, [pc, #16]	@ (80057ac <SysTick_Config+0x40>)
 800579c:	2207      	movs	r2, #7
 800579e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80057a0:	2300      	movs	r3, #0
}
 80057a2:	4618      	mov	r0, r3
 80057a4:	3708      	adds	r7, #8
 80057a6:	46bd      	mov	sp, r7
 80057a8:	bd80      	pop	{r7, pc}
 80057aa:	bf00      	nop
 80057ac:	e000e010 	.word	0xe000e010

080057b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80057b0:	b580      	push	{r7, lr}
 80057b2:	b082      	sub	sp, #8
 80057b4:	af00      	add	r7, sp, #0
 80057b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80057b8:	6878      	ldr	r0, [r7, #4]
 80057ba:	f7ff ff29 	bl	8005610 <__NVIC_SetPriorityGrouping>
}
 80057be:	bf00      	nop
 80057c0:	3708      	adds	r7, #8
 80057c2:	46bd      	mov	sp, r7
 80057c4:	bd80      	pop	{r7, pc}

080057c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80057c6:	b580      	push	{r7, lr}
 80057c8:	b086      	sub	sp, #24
 80057ca:	af00      	add	r7, sp, #0
 80057cc:	4603      	mov	r3, r0
 80057ce:	60b9      	str	r1, [r7, #8]
 80057d0:	607a      	str	r2, [r7, #4]
 80057d2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80057d4:	f7ff ff40 	bl	8005658 <__NVIC_GetPriorityGrouping>
 80057d8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80057da:	687a      	ldr	r2, [r7, #4]
 80057dc:	68b9      	ldr	r1, [r7, #8]
 80057de:	6978      	ldr	r0, [r7, #20]
 80057e0:	f7ff ff90 	bl	8005704 <NVIC_EncodePriority>
 80057e4:	4602      	mov	r2, r0
 80057e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80057ea:	4611      	mov	r1, r2
 80057ec:	4618      	mov	r0, r3
 80057ee:	f7ff ff5f 	bl	80056b0 <__NVIC_SetPriority>
}
 80057f2:	bf00      	nop
 80057f4:	3718      	adds	r7, #24
 80057f6:	46bd      	mov	sp, r7
 80057f8:	bd80      	pop	{r7, pc}

080057fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80057fa:	b580      	push	{r7, lr}
 80057fc:	b082      	sub	sp, #8
 80057fe:	af00      	add	r7, sp, #0
 8005800:	4603      	mov	r3, r0
 8005802:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005804:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005808:	4618      	mov	r0, r3
 800580a:	f7ff ff33 	bl	8005674 <__NVIC_EnableIRQ>
}
 800580e:	bf00      	nop
 8005810:	3708      	adds	r7, #8
 8005812:	46bd      	mov	sp, r7
 8005814:	bd80      	pop	{r7, pc}

08005816 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005816:	b580      	push	{r7, lr}
 8005818:	b082      	sub	sp, #8
 800581a:	af00      	add	r7, sp, #0
 800581c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800581e:	6878      	ldr	r0, [r7, #4]
 8005820:	f7ff ffa4 	bl	800576c <SysTick_Config>
 8005824:	4603      	mov	r3, r0
}
 8005826:	4618      	mov	r0, r3
 8005828:	3708      	adds	r7, #8
 800582a:	46bd      	mov	sp, r7
 800582c:	bd80      	pop	{r7, pc}
	...

08005830 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005830:	b580      	push	{r7, lr}
 8005832:	b084      	sub	sp, #16
 8005834:	af00      	add	r7, sp, #0
 8005836:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d101      	bne.n	8005842 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800583e:	2301      	movs	r3, #1
 8005840:	e08d      	b.n	800595e <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	461a      	mov	r2, r3
 8005848:	4b47      	ldr	r3, [pc, #284]	@ (8005968 <HAL_DMA_Init+0x138>)
 800584a:	429a      	cmp	r2, r3
 800584c:	d80f      	bhi.n	800586e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	461a      	mov	r2, r3
 8005854:	4b45      	ldr	r3, [pc, #276]	@ (800596c <HAL_DMA_Init+0x13c>)
 8005856:	4413      	add	r3, r2
 8005858:	4a45      	ldr	r2, [pc, #276]	@ (8005970 <HAL_DMA_Init+0x140>)
 800585a:	fba2 2303 	umull	r2, r3, r2, r3
 800585e:	091b      	lsrs	r3, r3, #4
 8005860:	009a      	lsls	r2, r3, #2
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	4a42      	ldr	r2, [pc, #264]	@ (8005974 <HAL_DMA_Init+0x144>)
 800586a:	641a      	str	r2, [r3, #64]	@ 0x40
 800586c:	e00e      	b.n	800588c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	461a      	mov	r2, r3
 8005874:	4b40      	ldr	r3, [pc, #256]	@ (8005978 <HAL_DMA_Init+0x148>)
 8005876:	4413      	add	r3, r2
 8005878:	4a3d      	ldr	r2, [pc, #244]	@ (8005970 <HAL_DMA_Init+0x140>)
 800587a:	fba2 2303 	umull	r2, r3, r2, r3
 800587e:	091b      	lsrs	r3, r3, #4
 8005880:	009a      	lsls	r2, r3, #2
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	4a3c      	ldr	r2, [pc, #240]	@ (800597c <HAL_DMA_Init+0x14c>)
 800588a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2202      	movs	r2, #2
 8005890:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80058a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058a6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80058b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	691b      	ldr	r3, [r3, #16]
 80058b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80058bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	699b      	ldr	r3, [r3, #24]
 80058c2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80058c8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	6a1b      	ldr	r3, [r3, #32]
 80058ce:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80058d0:	68fa      	ldr	r2, [r7, #12]
 80058d2:	4313      	orrs	r3, r2
 80058d4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	68fa      	ldr	r2, [r7, #12]
 80058dc:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80058de:	6878      	ldr	r0, [r7, #4]
 80058e0:	f000 fa76 	bl	8005dd0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	689b      	ldr	r3, [r3, #8]
 80058e8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80058ec:	d102      	bne.n	80058f4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2200      	movs	r2, #0
 80058f2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	685a      	ldr	r2, [r3, #4]
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80058fc:	b2d2      	uxtb	r2, r2
 80058fe:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005904:	687a      	ldr	r2, [r7, #4]
 8005906:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005908:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	685b      	ldr	r3, [r3, #4]
 800590e:	2b00      	cmp	r3, #0
 8005910:	d010      	beq.n	8005934 <HAL_DMA_Init+0x104>
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	685b      	ldr	r3, [r3, #4]
 8005916:	2b04      	cmp	r3, #4
 8005918:	d80c      	bhi.n	8005934 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800591a:	6878      	ldr	r0, [r7, #4]
 800591c:	f000 fa96 	bl	8005e4c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005924:	2200      	movs	r2, #0
 8005926:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800592c:	687a      	ldr	r2, [r7, #4]
 800592e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005930:	605a      	str	r2, [r3, #4]
 8005932:	e008      	b.n	8005946 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	2200      	movs	r2, #0
 8005938:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	2200      	movs	r2, #0
 800593e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2200      	movs	r2, #0
 8005944:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2200      	movs	r2, #0
 800594a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2201      	movs	r2, #1
 8005950:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	2200      	movs	r2, #0
 8005958:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800595c:	2300      	movs	r3, #0
}
 800595e:	4618      	mov	r0, r3
 8005960:	3710      	adds	r7, #16
 8005962:	46bd      	mov	sp, r7
 8005964:	bd80      	pop	{r7, pc}
 8005966:	bf00      	nop
 8005968:	40020407 	.word	0x40020407
 800596c:	bffdfff8 	.word	0xbffdfff8
 8005970:	cccccccd 	.word	0xcccccccd
 8005974:	40020000 	.word	0x40020000
 8005978:	bffdfbf8 	.word	0xbffdfbf8
 800597c:	40020400 	.word	0x40020400

08005980 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8005980:	b580      	push	{r7, lr}
 8005982:	b086      	sub	sp, #24
 8005984:	af00      	add	r7, sp, #0
 8005986:	60f8      	str	r0, [r7, #12]
 8005988:	60b9      	str	r1, [r7, #8]
 800598a:	607a      	str	r2, [r7, #4]
 800598c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800598e:	2300      	movs	r3, #0
 8005990:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8005998:	2b01      	cmp	r3, #1
 800599a:	d101      	bne.n	80059a0 <HAL_DMA_Start_IT+0x20>
 800599c:	2302      	movs	r3, #2
 800599e:	e066      	b.n	8005a6e <HAL_DMA_Start_IT+0xee>
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	2201      	movs	r2, #1
 80059a4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80059ae:	b2db      	uxtb	r3, r3
 80059b0:	2b01      	cmp	r3, #1
 80059b2:	d155      	bne.n	8005a60 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	2202      	movs	r2, #2
 80059b8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	2200      	movs	r2, #0
 80059c0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	681a      	ldr	r2, [r3, #0]
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f022 0201 	bic.w	r2, r2, #1
 80059d0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80059d2:	683b      	ldr	r3, [r7, #0]
 80059d4:	687a      	ldr	r2, [r7, #4]
 80059d6:	68b9      	ldr	r1, [r7, #8]
 80059d8:	68f8      	ldr	r0, [r7, #12]
 80059da:	f000 f9bb 	bl	8005d54 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d008      	beq.n	80059f8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	681a      	ldr	r2, [r3, #0]
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	f042 020e 	orr.w	r2, r2, #14
 80059f4:	601a      	str	r2, [r3, #0]
 80059f6:	e00f      	b.n	8005a18 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	681a      	ldr	r2, [r3, #0]
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f022 0204 	bic.w	r2, r2, #4
 8005a06:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	681a      	ldr	r2, [r3, #0]
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	f042 020a 	orr.w	r2, r2, #10
 8005a16:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d007      	beq.n	8005a36 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a2a:	681a      	ldr	r2, [r3, #0]
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a30:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005a34:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d007      	beq.n	8005a4e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a42:	681a      	ldr	r2, [r3, #0]
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a48:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005a4c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	681a      	ldr	r2, [r3, #0]
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f042 0201 	orr.w	r2, r2, #1
 8005a5c:	601a      	str	r2, [r3, #0]
 8005a5e:	e005      	b.n	8005a6c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	2200      	movs	r2, #0
 8005a64:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005a68:	2302      	movs	r3, #2
 8005a6a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005a6c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a6e:	4618      	mov	r0, r3
 8005a70:	3718      	adds	r7, #24
 8005a72:	46bd      	mov	sp, r7
 8005a74:	bd80      	pop	{r7, pc}

08005a76 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005a76:	b480      	push	{r7}
 8005a78:	b085      	sub	sp, #20
 8005a7a:	af00      	add	r7, sp, #0
 8005a7c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a7e:	2300      	movs	r3, #0
 8005a80:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005a88:	b2db      	uxtb	r3, r3
 8005a8a:	2b02      	cmp	r3, #2
 8005a8c:	d005      	beq.n	8005a9a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	2204      	movs	r2, #4
 8005a92:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8005a94:	2301      	movs	r3, #1
 8005a96:	73fb      	strb	r3, [r7, #15]
 8005a98:	e037      	b.n	8005b0a <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	681a      	ldr	r2, [r3, #0]
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f022 020e 	bic.w	r2, r2, #14
 8005aa8:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005aae:	681a      	ldr	r2, [r3, #0]
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ab4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005ab8:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	681a      	ldr	r2, [r3, #0]
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	f022 0201 	bic.w	r2, r2, #1
 8005ac8:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ace:	f003 021f 	and.w	r2, r3, #31
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ad6:	2101      	movs	r1, #1
 8005ad8:	fa01 f202 	lsl.w	r2, r1, r2
 8005adc:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ae2:	687a      	ldr	r2, [r7, #4]
 8005ae4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005ae6:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d00c      	beq.n	8005b0a <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005af4:	681a      	ldr	r2, [r3, #0]
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005afa:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005afe:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b04:	687a      	ldr	r2, [r7, #4]
 8005b06:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005b08:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2201      	movs	r2, #1
 8005b0e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2200      	movs	r2, #0
 8005b16:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8005b1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	3714      	adds	r7, #20
 8005b20:	46bd      	mov	sp, r7
 8005b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b26:	4770      	bx	lr

08005b28 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005b28:	b580      	push	{r7, lr}
 8005b2a:	b084      	sub	sp, #16
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005b30:	2300      	movs	r3, #0
 8005b32:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005b3a:	b2db      	uxtb	r3, r3
 8005b3c:	2b02      	cmp	r3, #2
 8005b3e:	d00d      	beq.n	8005b5c <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	2204      	movs	r2, #4
 8005b44:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	2201      	movs	r2, #1
 8005b4a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	2200      	movs	r2, #0
 8005b52:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8005b56:	2301      	movs	r3, #1
 8005b58:	73fb      	strb	r3, [r7, #15]
 8005b5a:	e047      	b.n	8005bec <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	681a      	ldr	r2, [r3, #0]
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f022 020e 	bic.w	r2, r2, #14
 8005b6a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	681a      	ldr	r2, [r3, #0]
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f022 0201 	bic.w	r2, r2, #1
 8005b7a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b80:	681a      	ldr	r2, [r3, #0]
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b86:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005b8a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b90:	f003 021f 	and.w	r2, r3, #31
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b98:	2101      	movs	r1, #1
 8005b9a:	fa01 f202 	lsl.w	r2, r1, r2
 8005b9e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ba4:	687a      	ldr	r2, [r7, #4]
 8005ba6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005ba8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d00c      	beq.n	8005bcc <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bb6:	681a      	ldr	r2, [r3, #0]
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bbc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005bc0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005bc6:	687a      	ldr	r2, [r7, #4]
 8005bc8:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005bca:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2201      	movs	r2, #1
 8005bd0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d003      	beq.n	8005bec <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005be8:	6878      	ldr	r0, [r7, #4]
 8005bea:	4798      	blx	r3
    }
  }
  return status;
 8005bec:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bee:	4618      	mov	r0, r3
 8005bf0:	3710      	adds	r7, #16
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	bd80      	pop	{r7, pc}

08005bf6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005bf6:	b580      	push	{r7, lr}
 8005bf8:	b084      	sub	sp, #16
 8005bfa:	af00      	add	r7, sp, #0
 8005bfc:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c12:	f003 031f 	and.w	r3, r3, #31
 8005c16:	2204      	movs	r2, #4
 8005c18:	409a      	lsls	r2, r3
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	4013      	ands	r3, r2
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d026      	beq.n	8005c70 <HAL_DMA_IRQHandler+0x7a>
 8005c22:	68bb      	ldr	r3, [r7, #8]
 8005c24:	f003 0304 	and.w	r3, r3, #4
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d021      	beq.n	8005c70 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f003 0320 	and.w	r3, r3, #32
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d107      	bne.n	8005c4a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	681a      	ldr	r2, [r3, #0]
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f022 0204 	bic.w	r2, r2, #4
 8005c48:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c4e:	f003 021f 	and.w	r2, r3, #31
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c56:	2104      	movs	r1, #4
 8005c58:	fa01 f202 	lsl.w	r2, r1, r2
 8005c5c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d071      	beq.n	8005d4a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c6a:	6878      	ldr	r0, [r7, #4]
 8005c6c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8005c6e:	e06c      	b.n	8005d4a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c74:	f003 031f 	and.w	r3, r3, #31
 8005c78:	2202      	movs	r2, #2
 8005c7a:	409a      	lsls	r2, r3
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	4013      	ands	r3, r2
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d02e      	beq.n	8005ce2 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8005c84:	68bb      	ldr	r3, [r7, #8]
 8005c86:	f003 0302 	and.w	r3, r3, #2
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d029      	beq.n	8005ce2 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f003 0320 	and.w	r3, r3, #32
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d10b      	bne.n	8005cb4 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	681a      	ldr	r2, [r3, #0]
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f022 020a 	bic.w	r2, r2, #10
 8005caa:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	2201      	movs	r2, #1
 8005cb0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005cb8:	f003 021f 	and.w	r2, r3, #31
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cc0:	2102      	movs	r1, #2
 8005cc2:	fa01 f202 	lsl.w	r2, r1, r2
 8005cc6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	2200      	movs	r2, #0
 8005ccc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d038      	beq.n	8005d4a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005cdc:	6878      	ldr	r0, [r7, #4]
 8005cde:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8005ce0:	e033      	b.n	8005d4a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005ce6:	f003 031f 	and.w	r3, r3, #31
 8005cea:	2208      	movs	r2, #8
 8005cec:	409a      	lsls	r2, r3
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	4013      	ands	r3, r2
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d02a      	beq.n	8005d4c <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8005cf6:	68bb      	ldr	r3, [r7, #8]
 8005cf8:	f003 0308 	and.w	r3, r3, #8
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d025      	beq.n	8005d4c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	681a      	ldr	r2, [r3, #0]
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f022 020e 	bic.w	r2, r2, #14
 8005d0e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d14:	f003 021f 	and.w	r2, r3, #31
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d1c:	2101      	movs	r1, #1
 8005d1e:	fa01 f202 	lsl.w	r2, r1, r2
 8005d22:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	2201      	movs	r2, #1
 8005d28:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2201      	movs	r2, #1
 8005d2e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2200      	movs	r2, #0
 8005d36:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d004      	beq.n	8005d4c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d46:	6878      	ldr	r0, [r7, #4]
 8005d48:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005d4a:	bf00      	nop
 8005d4c:	bf00      	nop
}
 8005d4e:	3710      	adds	r7, #16
 8005d50:	46bd      	mov	sp, r7
 8005d52:	bd80      	pop	{r7, pc}

08005d54 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005d54:	b480      	push	{r7}
 8005d56:	b085      	sub	sp, #20
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	60f8      	str	r0, [r7, #12]
 8005d5c:	60b9      	str	r1, [r7, #8]
 8005d5e:	607a      	str	r2, [r7, #4]
 8005d60:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d66:	68fa      	ldr	r2, [r7, #12]
 8005d68:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005d6a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d004      	beq.n	8005d7e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d78:	68fa      	ldr	r2, [r7, #12]
 8005d7a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005d7c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d82:	f003 021f 	and.w	r2, r3, #31
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d8a:	2101      	movs	r1, #1
 8005d8c:	fa01 f202 	lsl.w	r2, r1, r2
 8005d90:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	683a      	ldr	r2, [r7, #0]
 8005d98:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	689b      	ldr	r3, [r3, #8]
 8005d9e:	2b10      	cmp	r3, #16
 8005da0:	d108      	bne.n	8005db4 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	687a      	ldr	r2, [r7, #4]
 8005da8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	68ba      	ldr	r2, [r7, #8]
 8005db0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005db2:	e007      	b.n	8005dc4 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	68ba      	ldr	r2, [r7, #8]
 8005dba:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	687a      	ldr	r2, [r7, #4]
 8005dc2:	60da      	str	r2, [r3, #12]
}
 8005dc4:	bf00      	nop
 8005dc6:	3714      	adds	r7, #20
 8005dc8:	46bd      	mov	sp, r7
 8005dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dce:	4770      	bx	lr

08005dd0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005dd0:	b480      	push	{r7}
 8005dd2:	b087      	sub	sp, #28
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	461a      	mov	r2, r3
 8005dde:	4b16      	ldr	r3, [pc, #88]	@ (8005e38 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8005de0:	429a      	cmp	r2, r3
 8005de2:	d802      	bhi.n	8005dea <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8005de4:	4b15      	ldr	r3, [pc, #84]	@ (8005e3c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8005de6:	617b      	str	r3, [r7, #20]
 8005de8:	e001      	b.n	8005dee <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8005dea:	4b15      	ldr	r3, [pc, #84]	@ (8005e40 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8005dec:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8005dee:	697b      	ldr	r3, [r7, #20]
 8005df0:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	b2db      	uxtb	r3, r3
 8005df8:	3b08      	subs	r3, #8
 8005dfa:	4a12      	ldr	r2, [pc, #72]	@ (8005e44 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8005dfc:	fba2 2303 	umull	r2, r3, r2, r3
 8005e00:	091b      	lsrs	r3, r3, #4
 8005e02:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e08:	089b      	lsrs	r3, r3, #2
 8005e0a:	009a      	lsls	r2, r3, #2
 8005e0c:	693b      	ldr	r3, [r7, #16]
 8005e0e:	4413      	add	r3, r2
 8005e10:	461a      	mov	r2, r3
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	4a0b      	ldr	r2, [pc, #44]	@ (8005e48 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8005e1a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	f003 031f 	and.w	r3, r3, #31
 8005e22:	2201      	movs	r2, #1
 8005e24:	409a      	lsls	r2, r3
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005e2a:	bf00      	nop
 8005e2c:	371c      	adds	r7, #28
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e34:	4770      	bx	lr
 8005e36:	bf00      	nop
 8005e38:	40020407 	.word	0x40020407
 8005e3c:	40020800 	.word	0x40020800
 8005e40:	40020820 	.word	0x40020820
 8005e44:	cccccccd 	.word	0xcccccccd
 8005e48:	40020880 	.word	0x40020880

08005e4c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005e4c:	b480      	push	{r7}
 8005e4e:	b085      	sub	sp, #20
 8005e50:	af00      	add	r7, sp, #0
 8005e52:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	685b      	ldr	r3, [r3, #4]
 8005e58:	b2db      	uxtb	r3, r3
 8005e5a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005e5c:	68fa      	ldr	r2, [r7, #12]
 8005e5e:	4b0b      	ldr	r3, [pc, #44]	@ (8005e8c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005e60:	4413      	add	r3, r2
 8005e62:	009b      	lsls	r3, r3, #2
 8005e64:	461a      	mov	r2, r3
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	4a08      	ldr	r2, [pc, #32]	@ (8005e90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8005e6e:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	3b01      	subs	r3, #1
 8005e74:	f003 031f 	and.w	r3, r3, #31
 8005e78:	2201      	movs	r2, #1
 8005e7a:	409a      	lsls	r2, r3
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8005e80:	bf00      	nop
 8005e82:	3714      	adds	r7, #20
 8005e84:	46bd      	mov	sp, r7
 8005e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8a:	4770      	bx	lr
 8005e8c:	1000823f 	.word	0x1000823f
 8005e90:	40020940 	.word	0x40020940

08005e94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005e94:	b480      	push	{r7}
 8005e96:	b087      	sub	sp, #28
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
 8005e9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005ea2:	e15a      	b.n	800615a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005ea4:	683b      	ldr	r3, [r7, #0]
 8005ea6:	681a      	ldr	r2, [r3, #0]
 8005ea8:	2101      	movs	r1, #1
 8005eaa:	697b      	ldr	r3, [r7, #20]
 8005eac:	fa01 f303 	lsl.w	r3, r1, r3
 8005eb0:	4013      	ands	r3, r2
 8005eb2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	f000 814c 	beq.w	8006154 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005ebc:	683b      	ldr	r3, [r7, #0]
 8005ebe:	685b      	ldr	r3, [r3, #4]
 8005ec0:	f003 0303 	and.w	r3, r3, #3
 8005ec4:	2b01      	cmp	r3, #1
 8005ec6:	d005      	beq.n	8005ed4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	685b      	ldr	r3, [r3, #4]
 8005ecc:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005ed0:	2b02      	cmp	r3, #2
 8005ed2:	d130      	bne.n	8005f36 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	689b      	ldr	r3, [r3, #8]
 8005ed8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005eda:	697b      	ldr	r3, [r7, #20]
 8005edc:	005b      	lsls	r3, r3, #1
 8005ede:	2203      	movs	r2, #3
 8005ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8005ee4:	43db      	mvns	r3, r3
 8005ee6:	693a      	ldr	r2, [r7, #16]
 8005ee8:	4013      	ands	r3, r2
 8005eea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005eec:	683b      	ldr	r3, [r7, #0]
 8005eee:	68da      	ldr	r2, [r3, #12]
 8005ef0:	697b      	ldr	r3, [r7, #20]
 8005ef2:	005b      	lsls	r3, r3, #1
 8005ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8005ef8:	693a      	ldr	r2, [r7, #16]
 8005efa:	4313      	orrs	r3, r2
 8005efc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	693a      	ldr	r2, [r7, #16]
 8005f02:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	685b      	ldr	r3, [r3, #4]
 8005f08:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005f0a:	2201      	movs	r2, #1
 8005f0c:	697b      	ldr	r3, [r7, #20]
 8005f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8005f12:	43db      	mvns	r3, r3
 8005f14:	693a      	ldr	r2, [r7, #16]
 8005f16:	4013      	ands	r3, r2
 8005f18:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005f1a:	683b      	ldr	r3, [r7, #0]
 8005f1c:	685b      	ldr	r3, [r3, #4]
 8005f1e:	091b      	lsrs	r3, r3, #4
 8005f20:	f003 0201 	and.w	r2, r3, #1
 8005f24:	697b      	ldr	r3, [r7, #20]
 8005f26:	fa02 f303 	lsl.w	r3, r2, r3
 8005f2a:	693a      	ldr	r2, [r7, #16]
 8005f2c:	4313      	orrs	r3, r2
 8005f2e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	693a      	ldr	r2, [r7, #16]
 8005f34:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	685b      	ldr	r3, [r3, #4]
 8005f3a:	f003 0303 	and.w	r3, r3, #3
 8005f3e:	2b03      	cmp	r3, #3
 8005f40:	d017      	beq.n	8005f72 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	68db      	ldr	r3, [r3, #12]
 8005f46:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005f48:	697b      	ldr	r3, [r7, #20]
 8005f4a:	005b      	lsls	r3, r3, #1
 8005f4c:	2203      	movs	r2, #3
 8005f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8005f52:	43db      	mvns	r3, r3
 8005f54:	693a      	ldr	r2, [r7, #16]
 8005f56:	4013      	ands	r3, r2
 8005f58:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	689a      	ldr	r2, [r3, #8]
 8005f5e:	697b      	ldr	r3, [r7, #20]
 8005f60:	005b      	lsls	r3, r3, #1
 8005f62:	fa02 f303 	lsl.w	r3, r2, r3
 8005f66:	693a      	ldr	r2, [r7, #16]
 8005f68:	4313      	orrs	r3, r2
 8005f6a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	693a      	ldr	r2, [r7, #16]
 8005f70:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	685b      	ldr	r3, [r3, #4]
 8005f76:	f003 0303 	and.w	r3, r3, #3
 8005f7a:	2b02      	cmp	r3, #2
 8005f7c:	d123      	bne.n	8005fc6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005f7e:	697b      	ldr	r3, [r7, #20]
 8005f80:	08da      	lsrs	r2, r3, #3
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	3208      	adds	r2, #8
 8005f86:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f8a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005f8c:	697b      	ldr	r3, [r7, #20]
 8005f8e:	f003 0307 	and.w	r3, r3, #7
 8005f92:	009b      	lsls	r3, r3, #2
 8005f94:	220f      	movs	r2, #15
 8005f96:	fa02 f303 	lsl.w	r3, r2, r3
 8005f9a:	43db      	mvns	r3, r3
 8005f9c:	693a      	ldr	r2, [r7, #16]
 8005f9e:	4013      	ands	r3, r2
 8005fa0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	691a      	ldr	r2, [r3, #16]
 8005fa6:	697b      	ldr	r3, [r7, #20]
 8005fa8:	f003 0307 	and.w	r3, r3, #7
 8005fac:	009b      	lsls	r3, r3, #2
 8005fae:	fa02 f303 	lsl.w	r3, r2, r3
 8005fb2:	693a      	ldr	r2, [r7, #16]
 8005fb4:	4313      	orrs	r3, r2
 8005fb6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8005fb8:	697b      	ldr	r3, [r7, #20]
 8005fba:	08da      	lsrs	r2, r3, #3
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	3208      	adds	r2, #8
 8005fc0:	6939      	ldr	r1, [r7, #16]
 8005fc2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005fcc:	697b      	ldr	r3, [r7, #20]
 8005fce:	005b      	lsls	r3, r3, #1
 8005fd0:	2203      	movs	r2, #3
 8005fd2:	fa02 f303 	lsl.w	r3, r2, r3
 8005fd6:	43db      	mvns	r3, r3
 8005fd8:	693a      	ldr	r2, [r7, #16]
 8005fda:	4013      	ands	r3, r2
 8005fdc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005fde:	683b      	ldr	r3, [r7, #0]
 8005fe0:	685b      	ldr	r3, [r3, #4]
 8005fe2:	f003 0203 	and.w	r2, r3, #3
 8005fe6:	697b      	ldr	r3, [r7, #20]
 8005fe8:	005b      	lsls	r3, r3, #1
 8005fea:	fa02 f303 	lsl.w	r3, r2, r3
 8005fee:	693a      	ldr	r2, [r7, #16]
 8005ff0:	4313      	orrs	r3, r2
 8005ff2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	693a      	ldr	r2, [r7, #16]
 8005ff8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005ffa:	683b      	ldr	r3, [r7, #0]
 8005ffc:	685b      	ldr	r3, [r3, #4]
 8005ffe:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006002:	2b00      	cmp	r3, #0
 8006004:	f000 80a6 	beq.w	8006154 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006008:	4b5b      	ldr	r3, [pc, #364]	@ (8006178 <HAL_GPIO_Init+0x2e4>)
 800600a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800600c:	4a5a      	ldr	r2, [pc, #360]	@ (8006178 <HAL_GPIO_Init+0x2e4>)
 800600e:	f043 0301 	orr.w	r3, r3, #1
 8006012:	6613      	str	r3, [r2, #96]	@ 0x60
 8006014:	4b58      	ldr	r3, [pc, #352]	@ (8006178 <HAL_GPIO_Init+0x2e4>)
 8006016:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006018:	f003 0301 	and.w	r3, r3, #1
 800601c:	60bb      	str	r3, [r7, #8]
 800601e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006020:	4a56      	ldr	r2, [pc, #344]	@ (800617c <HAL_GPIO_Init+0x2e8>)
 8006022:	697b      	ldr	r3, [r7, #20]
 8006024:	089b      	lsrs	r3, r3, #2
 8006026:	3302      	adds	r3, #2
 8006028:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800602c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800602e:	697b      	ldr	r3, [r7, #20]
 8006030:	f003 0303 	and.w	r3, r3, #3
 8006034:	009b      	lsls	r3, r3, #2
 8006036:	220f      	movs	r2, #15
 8006038:	fa02 f303 	lsl.w	r3, r2, r3
 800603c:	43db      	mvns	r3, r3
 800603e:	693a      	ldr	r2, [r7, #16]
 8006040:	4013      	ands	r3, r2
 8006042:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800604a:	d01f      	beq.n	800608c <HAL_GPIO_Init+0x1f8>
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	4a4c      	ldr	r2, [pc, #304]	@ (8006180 <HAL_GPIO_Init+0x2ec>)
 8006050:	4293      	cmp	r3, r2
 8006052:	d019      	beq.n	8006088 <HAL_GPIO_Init+0x1f4>
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	4a4b      	ldr	r2, [pc, #300]	@ (8006184 <HAL_GPIO_Init+0x2f0>)
 8006058:	4293      	cmp	r3, r2
 800605a:	d013      	beq.n	8006084 <HAL_GPIO_Init+0x1f0>
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	4a4a      	ldr	r2, [pc, #296]	@ (8006188 <HAL_GPIO_Init+0x2f4>)
 8006060:	4293      	cmp	r3, r2
 8006062:	d00d      	beq.n	8006080 <HAL_GPIO_Init+0x1ec>
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	4a49      	ldr	r2, [pc, #292]	@ (800618c <HAL_GPIO_Init+0x2f8>)
 8006068:	4293      	cmp	r3, r2
 800606a:	d007      	beq.n	800607c <HAL_GPIO_Init+0x1e8>
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	4a48      	ldr	r2, [pc, #288]	@ (8006190 <HAL_GPIO_Init+0x2fc>)
 8006070:	4293      	cmp	r3, r2
 8006072:	d101      	bne.n	8006078 <HAL_GPIO_Init+0x1e4>
 8006074:	2305      	movs	r3, #5
 8006076:	e00a      	b.n	800608e <HAL_GPIO_Init+0x1fa>
 8006078:	2306      	movs	r3, #6
 800607a:	e008      	b.n	800608e <HAL_GPIO_Init+0x1fa>
 800607c:	2304      	movs	r3, #4
 800607e:	e006      	b.n	800608e <HAL_GPIO_Init+0x1fa>
 8006080:	2303      	movs	r3, #3
 8006082:	e004      	b.n	800608e <HAL_GPIO_Init+0x1fa>
 8006084:	2302      	movs	r3, #2
 8006086:	e002      	b.n	800608e <HAL_GPIO_Init+0x1fa>
 8006088:	2301      	movs	r3, #1
 800608a:	e000      	b.n	800608e <HAL_GPIO_Init+0x1fa>
 800608c:	2300      	movs	r3, #0
 800608e:	697a      	ldr	r2, [r7, #20]
 8006090:	f002 0203 	and.w	r2, r2, #3
 8006094:	0092      	lsls	r2, r2, #2
 8006096:	4093      	lsls	r3, r2
 8006098:	693a      	ldr	r2, [r7, #16]
 800609a:	4313      	orrs	r3, r2
 800609c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800609e:	4937      	ldr	r1, [pc, #220]	@ (800617c <HAL_GPIO_Init+0x2e8>)
 80060a0:	697b      	ldr	r3, [r7, #20]
 80060a2:	089b      	lsrs	r3, r3, #2
 80060a4:	3302      	adds	r3, #2
 80060a6:	693a      	ldr	r2, [r7, #16]
 80060a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80060ac:	4b39      	ldr	r3, [pc, #228]	@ (8006194 <HAL_GPIO_Init+0x300>)
 80060ae:	689b      	ldr	r3, [r3, #8]
 80060b0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	43db      	mvns	r3, r3
 80060b6:	693a      	ldr	r2, [r7, #16]
 80060b8:	4013      	ands	r3, r2
 80060ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	685b      	ldr	r3, [r3, #4]
 80060c0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d003      	beq.n	80060d0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80060c8:	693a      	ldr	r2, [r7, #16]
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	4313      	orrs	r3, r2
 80060ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80060d0:	4a30      	ldr	r2, [pc, #192]	@ (8006194 <HAL_GPIO_Init+0x300>)
 80060d2:	693b      	ldr	r3, [r7, #16]
 80060d4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80060d6:	4b2f      	ldr	r3, [pc, #188]	@ (8006194 <HAL_GPIO_Init+0x300>)
 80060d8:	68db      	ldr	r3, [r3, #12]
 80060da:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	43db      	mvns	r3, r3
 80060e0:	693a      	ldr	r2, [r7, #16]
 80060e2:	4013      	ands	r3, r2
 80060e4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	685b      	ldr	r3, [r3, #4]
 80060ea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d003      	beq.n	80060fa <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80060f2:	693a      	ldr	r2, [r7, #16]
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	4313      	orrs	r3, r2
 80060f8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80060fa:	4a26      	ldr	r2, [pc, #152]	@ (8006194 <HAL_GPIO_Init+0x300>)
 80060fc:	693b      	ldr	r3, [r7, #16]
 80060fe:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8006100:	4b24      	ldr	r3, [pc, #144]	@ (8006194 <HAL_GPIO_Init+0x300>)
 8006102:	685b      	ldr	r3, [r3, #4]
 8006104:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	43db      	mvns	r3, r3
 800610a:	693a      	ldr	r2, [r7, #16]
 800610c:	4013      	ands	r3, r2
 800610e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006110:	683b      	ldr	r3, [r7, #0]
 8006112:	685b      	ldr	r3, [r3, #4]
 8006114:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006118:	2b00      	cmp	r3, #0
 800611a:	d003      	beq.n	8006124 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800611c:	693a      	ldr	r2, [r7, #16]
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	4313      	orrs	r3, r2
 8006122:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8006124:	4a1b      	ldr	r2, [pc, #108]	@ (8006194 <HAL_GPIO_Init+0x300>)
 8006126:	693b      	ldr	r3, [r7, #16]
 8006128:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800612a:	4b1a      	ldr	r3, [pc, #104]	@ (8006194 <HAL_GPIO_Init+0x300>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	43db      	mvns	r3, r3
 8006134:	693a      	ldr	r2, [r7, #16]
 8006136:	4013      	ands	r3, r2
 8006138:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	685b      	ldr	r3, [r3, #4]
 800613e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006142:	2b00      	cmp	r3, #0
 8006144:	d003      	beq.n	800614e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8006146:	693a      	ldr	r2, [r7, #16]
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	4313      	orrs	r3, r2
 800614c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800614e:	4a11      	ldr	r2, [pc, #68]	@ (8006194 <HAL_GPIO_Init+0x300>)
 8006150:	693b      	ldr	r3, [r7, #16]
 8006152:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006154:	697b      	ldr	r3, [r7, #20]
 8006156:	3301      	adds	r3, #1
 8006158:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	681a      	ldr	r2, [r3, #0]
 800615e:	697b      	ldr	r3, [r7, #20]
 8006160:	fa22 f303 	lsr.w	r3, r2, r3
 8006164:	2b00      	cmp	r3, #0
 8006166:	f47f ae9d 	bne.w	8005ea4 <HAL_GPIO_Init+0x10>
  }
}
 800616a:	bf00      	nop
 800616c:	bf00      	nop
 800616e:	371c      	adds	r7, #28
 8006170:	46bd      	mov	sp, r7
 8006172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006176:	4770      	bx	lr
 8006178:	40021000 	.word	0x40021000
 800617c:	40010000 	.word	0x40010000
 8006180:	48000400 	.word	0x48000400
 8006184:	48000800 	.word	0x48000800
 8006188:	48000c00 	.word	0x48000c00
 800618c:	48001000 	.word	0x48001000
 8006190:	48001400 	.word	0x48001400
 8006194:	40010400 	.word	0x40010400

08006198 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8006198:	b480      	push	{r7}
 800619a:	b085      	sub	sp, #20
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
 80061a0:	460b      	mov	r3, r1
 80061a2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	691a      	ldr	r2, [r3, #16]
 80061a8:	887b      	ldrh	r3, [r7, #2]
 80061aa:	4013      	ands	r3, r2
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d002      	beq.n	80061b6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80061b0:	2301      	movs	r3, #1
 80061b2:	73fb      	strb	r3, [r7, #15]
 80061b4:	e001      	b.n	80061ba <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80061b6:	2300      	movs	r3, #0
 80061b8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80061ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80061bc:	4618      	mov	r0, r3
 80061be:	3714      	adds	r7, #20
 80061c0:	46bd      	mov	sp, r7
 80061c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c6:	4770      	bx	lr

080061c8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80061c8:	b480      	push	{r7}
 80061ca:	b083      	sub	sp, #12
 80061cc:	af00      	add	r7, sp, #0
 80061ce:	6078      	str	r0, [r7, #4]
 80061d0:	460b      	mov	r3, r1
 80061d2:	807b      	strh	r3, [r7, #2]
 80061d4:	4613      	mov	r3, r2
 80061d6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80061d8:	787b      	ldrb	r3, [r7, #1]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d003      	beq.n	80061e6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80061de:	887a      	ldrh	r2, [r7, #2]
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80061e4:	e002      	b.n	80061ec <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80061e6:	887a      	ldrh	r2, [r7, #2]
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80061ec:	bf00      	nop
 80061ee:	370c      	adds	r7, #12
 80061f0:	46bd      	mov	sp, r7
 80061f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f6:	4770      	bx	lr

080061f8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80061f8:	b580      	push	{r7, lr}
 80061fa:	b082      	sub	sp, #8
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	4603      	mov	r3, r0
 8006200:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8006202:	4b08      	ldr	r3, [pc, #32]	@ (8006224 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006204:	695a      	ldr	r2, [r3, #20]
 8006206:	88fb      	ldrh	r3, [r7, #6]
 8006208:	4013      	ands	r3, r2
 800620a:	2b00      	cmp	r3, #0
 800620c:	d006      	beq.n	800621c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800620e:	4a05      	ldr	r2, [pc, #20]	@ (8006224 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006210:	88fb      	ldrh	r3, [r7, #6]
 8006212:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006214:	88fb      	ldrh	r3, [r7, #6]
 8006216:	4618      	mov	r0, r3
 8006218:	f7fc fb70 	bl	80028fc <HAL_GPIO_EXTI_Callback>
  }
}
 800621c:	bf00      	nop
 800621e:	3708      	adds	r7, #8
 8006220:	46bd      	mov	sp, r7
 8006222:	bd80      	pop	{r7, pc}
 8006224:	40010400 	.word	0x40010400

08006228 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006228:	b480      	push	{r7}
 800622a:	b085      	sub	sp, #20
 800622c:	af00      	add	r7, sp, #0
 800622e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2b00      	cmp	r3, #0
 8006234:	d141      	bne.n	80062ba <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006236:	4b4b      	ldr	r3, [pc, #300]	@ (8006364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800623e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006242:	d131      	bne.n	80062a8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006244:	4b47      	ldr	r3, [pc, #284]	@ (8006364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006246:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800624a:	4a46      	ldr	r2, [pc, #280]	@ (8006364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800624c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006250:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006254:	4b43      	ldr	r3, [pc, #268]	@ (8006364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800625c:	4a41      	ldr	r2, [pc, #260]	@ (8006364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800625e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006262:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006264:	4b40      	ldr	r3, [pc, #256]	@ (8006368 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	2232      	movs	r2, #50	@ 0x32
 800626a:	fb02 f303 	mul.w	r3, r2, r3
 800626e:	4a3f      	ldr	r2, [pc, #252]	@ (800636c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006270:	fba2 2303 	umull	r2, r3, r2, r3
 8006274:	0c9b      	lsrs	r3, r3, #18
 8006276:	3301      	adds	r3, #1
 8006278:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800627a:	e002      	b.n	8006282 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	3b01      	subs	r3, #1
 8006280:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006282:	4b38      	ldr	r3, [pc, #224]	@ (8006364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006284:	695b      	ldr	r3, [r3, #20]
 8006286:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800628a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800628e:	d102      	bne.n	8006296 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8006290:	68fb      	ldr	r3, [r7, #12]
 8006292:	2b00      	cmp	r3, #0
 8006294:	d1f2      	bne.n	800627c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006296:	4b33      	ldr	r3, [pc, #204]	@ (8006364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006298:	695b      	ldr	r3, [r3, #20]
 800629a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800629e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80062a2:	d158      	bne.n	8006356 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80062a4:	2303      	movs	r3, #3
 80062a6:	e057      	b.n	8006358 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80062a8:	4b2e      	ldr	r3, [pc, #184]	@ (8006364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80062aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80062ae:	4a2d      	ldr	r2, [pc, #180]	@ (8006364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80062b0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80062b4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80062b8:	e04d      	b.n	8006356 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80062c0:	d141      	bne.n	8006346 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80062c2:	4b28      	ldr	r3, [pc, #160]	@ (8006364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80062ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80062ce:	d131      	bne.n	8006334 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80062d0:	4b24      	ldr	r3, [pc, #144]	@ (8006364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80062d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80062d6:	4a23      	ldr	r2, [pc, #140]	@ (8006364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80062d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80062dc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80062e0:	4b20      	ldr	r3, [pc, #128]	@ (8006364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80062e8:	4a1e      	ldr	r2, [pc, #120]	@ (8006364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80062ea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80062ee:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80062f0:	4b1d      	ldr	r3, [pc, #116]	@ (8006368 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	2232      	movs	r2, #50	@ 0x32
 80062f6:	fb02 f303 	mul.w	r3, r2, r3
 80062fa:	4a1c      	ldr	r2, [pc, #112]	@ (800636c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80062fc:	fba2 2303 	umull	r2, r3, r2, r3
 8006300:	0c9b      	lsrs	r3, r3, #18
 8006302:	3301      	adds	r3, #1
 8006304:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006306:	e002      	b.n	800630e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	3b01      	subs	r3, #1
 800630c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800630e:	4b15      	ldr	r3, [pc, #84]	@ (8006364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006310:	695b      	ldr	r3, [r3, #20]
 8006312:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006316:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800631a:	d102      	bne.n	8006322 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	2b00      	cmp	r3, #0
 8006320:	d1f2      	bne.n	8006308 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006322:	4b10      	ldr	r3, [pc, #64]	@ (8006364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006324:	695b      	ldr	r3, [r3, #20]
 8006326:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800632a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800632e:	d112      	bne.n	8006356 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006330:	2303      	movs	r3, #3
 8006332:	e011      	b.n	8006358 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006334:	4b0b      	ldr	r3, [pc, #44]	@ (8006364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006336:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800633a:	4a0a      	ldr	r2, [pc, #40]	@ (8006364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800633c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006340:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8006344:	e007      	b.n	8006356 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006346:	4b07      	ldr	r3, [pc, #28]	@ (8006364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800634e:	4a05      	ldr	r2, [pc, #20]	@ (8006364 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006350:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006354:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8006356:	2300      	movs	r3, #0
}
 8006358:	4618      	mov	r0, r3
 800635a:	3714      	adds	r7, #20
 800635c:	46bd      	mov	sp, r7
 800635e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006362:	4770      	bx	lr
 8006364:	40007000 	.word	0x40007000
 8006368:	20000274 	.word	0x20000274
 800636c:	431bde83 	.word	0x431bde83

08006370 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8006370:	b480      	push	{r7}
 8006372:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8006374:	4b05      	ldr	r3, [pc, #20]	@ (800638c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8006376:	689b      	ldr	r3, [r3, #8]
 8006378:	4a04      	ldr	r2, [pc, #16]	@ (800638c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800637a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800637e:	6093      	str	r3, [r2, #8]
}
 8006380:	bf00      	nop
 8006382:	46bd      	mov	sp, r7
 8006384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006388:	4770      	bx	lr
 800638a:	bf00      	nop
 800638c:	40007000 	.word	0x40007000

08006390 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006390:	b580      	push	{r7, lr}
 8006392:	b088      	sub	sp, #32
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2b00      	cmp	r3, #0
 800639c:	d101      	bne.n	80063a2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800639e:	2301      	movs	r3, #1
 80063a0:	e2fe      	b.n	80069a0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f003 0301 	and.w	r3, r3, #1
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d075      	beq.n	800649a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80063ae:	4b97      	ldr	r3, [pc, #604]	@ (800660c <HAL_RCC_OscConfig+0x27c>)
 80063b0:	689b      	ldr	r3, [r3, #8]
 80063b2:	f003 030c 	and.w	r3, r3, #12
 80063b6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80063b8:	4b94      	ldr	r3, [pc, #592]	@ (800660c <HAL_RCC_OscConfig+0x27c>)
 80063ba:	68db      	ldr	r3, [r3, #12]
 80063bc:	f003 0303 	and.w	r3, r3, #3
 80063c0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80063c2:	69bb      	ldr	r3, [r7, #24]
 80063c4:	2b0c      	cmp	r3, #12
 80063c6:	d102      	bne.n	80063ce <HAL_RCC_OscConfig+0x3e>
 80063c8:	697b      	ldr	r3, [r7, #20]
 80063ca:	2b03      	cmp	r3, #3
 80063cc:	d002      	beq.n	80063d4 <HAL_RCC_OscConfig+0x44>
 80063ce:	69bb      	ldr	r3, [r7, #24]
 80063d0:	2b08      	cmp	r3, #8
 80063d2:	d10b      	bne.n	80063ec <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80063d4:	4b8d      	ldr	r3, [pc, #564]	@ (800660c <HAL_RCC_OscConfig+0x27c>)
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d05b      	beq.n	8006498 <HAL_RCC_OscConfig+0x108>
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	685b      	ldr	r3, [r3, #4]
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d157      	bne.n	8006498 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80063e8:	2301      	movs	r3, #1
 80063ea:	e2d9      	b.n	80069a0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	685b      	ldr	r3, [r3, #4]
 80063f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80063f4:	d106      	bne.n	8006404 <HAL_RCC_OscConfig+0x74>
 80063f6:	4b85      	ldr	r3, [pc, #532]	@ (800660c <HAL_RCC_OscConfig+0x27c>)
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	4a84      	ldr	r2, [pc, #528]	@ (800660c <HAL_RCC_OscConfig+0x27c>)
 80063fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006400:	6013      	str	r3, [r2, #0]
 8006402:	e01d      	b.n	8006440 <HAL_RCC_OscConfig+0xb0>
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	685b      	ldr	r3, [r3, #4]
 8006408:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800640c:	d10c      	bne.n	8006428 <HAL_RCC_OscConfig+0x98>
 800640e:	4b7f      	ldr	r3, [pc, #508]	@ (800660c <HAL_RCC_OscConfig+0x27c>)
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	4a7e      	ldr	r2, [pc, #504]	@ (800660c <HAL_RCC_OscConfig+0x27c>)
 8006414:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006418:	6013      	str	r3, [r2, #0]
 800641a:	4b7c      	ldr	r3, [pc, #496]	@ (800660c <HAL_RCC_OscConfig+0x27c>)
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	4a7b      	ldr	r2, [pc, #492]	@ (800660c <HAL_RCC_OscConfig+0x27c>)
 8006420:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006424:	6013      	str	r3, [r2, #0]
 8006426:	e00b      	b.n	8006440 <HAL_RCC_OscConfig+0xb0>
 8006428:	4b78      	ldr	r3, [pc, #480]	@ (800660c <HAL_RCC_OscConfig+0x27c>)
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	4a77      	ldr	r2, [pc, #476]	@ (800660c <HAL_RCC_OscConfig+0x27c>)
 800642e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006432:	6013      	str	r3, [r2, #0]
 8006434:	4b75      	ldr	r3, [pc, #468]	@ (800660c <HAL_RCC_OscConfig+0x27c>)
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	4a74      	ldr	r2, [pc, #464]	@ (800660c <HAL_RCC_OscConfig+0x27c>)
 800643a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800643e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	685b      	ldr	r3, [r3, #4]
 8006444:	2b00      	cmp	r3, #0
 8006446:	d013      	beq.n	8006470 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006448:	f7fd fab4 	bl	80039b4 <HAL_GetTick>
 800644c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800644e:	e008      	b.n	8006462 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006450:	f7fd fab0 	bl	80039b4 <HAL_GetTick>
 8006454:	4602      	mov	r2, r0
 8006456:	693b      	ldr	r3, [r7, #16]
 8006458:	1ad3      	subs	r3, r2, r3
 800645a:	2b64      	cmp	r3, #100	@ 0x64
 800645c:	d901      	bls.n	8006462 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800645e:	2303      	movs	r3, #3
 8006460:	e29e      	b.n	80069a0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006462:	4b6a      	ldr	r3, [pc, #424]	@ (800660c <HAL_RCC_OscConfig+0x27c>)
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800646a:	2b00      	cmp	r3, #0
 800646c:	d0f0      	beq.n	8006450 <HAL_RCC_OscConfig+0xc0>
 800646e:	e014      	b.n	800649a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006470:	f7fd faa0 	bl	80039b4 <HAL_GetTick>
 8006474:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006476:	e008      	b.n	800648a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006478:	f7fd fa9c 	bl	80039b4 <HAL_GetTick>
 800647c:	4602      	mov	r2, r0
 800647e:	693b      	ldr	r3, [r7, #16]
 8006480:	1ad3      	subs	r3, r2, r3
 8006482:	2b64      	cmp	r3, #100	@ 0x64
 8006484:	d901      	bls.n	800648a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006486:	2303      	movs	r3, #3
 8006488:	e28a      	b.n	80069a0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800648a:	4b60      	ldr	r3, [pc, #384]	@ (800660c <HAL_RCC_OscConfig+0x27c>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006492:	2b00      	cmp	r3, #0
 8006494:	d1f0      	bne.n	8006478 <HAL_RCC_OscConfig+0xe8>
 8006496:	e000      	b.n	800649a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006498:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f003 0302 	and.w	r3, r3, #2
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d075      	beq.n	8006592 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80064a6:	4b59      	ldr	r3, [pc, #356]	@ (800660c <HAL_RCC_OscConfig+0x27c>)
 80064a8:	689b      	ldr	r3, [r3, #8]
 80064aa:	f003 030c 	and.w	r3, r3, #12
 80064ae:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80064b0:	4b56      	ldr	r3, [pc, #344]	@ (800660c <HAL_RCC_OscConfig+0x27c>)
 80064b2:	68db      	ldr	r3, [r3, #12]
 80064b4:	f003 0303 	and.w	r3, r3, #3
 80064b8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80064ba:	69bb      	ldr	r3, [r7, #24]
 80064bc:	2b0c      	cmp	r3, #12
 80064be:	d102      	bne.n	80064c6 <HAL_RCC_OscConfig+0x136>
 80064c0:	697b      	ldr	r3, [r7, #20]
 80064c2:	2b02      	cmp	r3, #2
 80064c4:	d002      	beq.n	80064cc <HAL_RCC_OscConfig+0x13c>
 80064c6:	69bb      	ldr	r3, [r7, #24]
 80064c8:	2b04      	cmp	r3, #4
 80064ca:	d11f      	bne.n	800650c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80064cc:	4b4f      	ldr	r3, [pc, #316]	@ (800660c <HAL_RCC_OscConfig+0x27c>)
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d005      	beq.n	80064e4 <HAL_RCC_OscConfig+0x154>
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	68db      	ldr	r3, [r3, #12]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d101      	bne.n	80064e4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80064e0:	2301      	movs	r3, #1
 80064e2:	e25d      	b.n	80069a0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80064e4:	4b49      	ldr	r3, [pc, #292]	@ (800660c <HAL_RCC_OscConfig+0x27c>)
 80064e6:	685b      	ldr	r3, [r3, #4]
 80064e8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	691b      	ldr	r3, [r3, #16]
 80064f0:	061b      	lsls	r3, r3, #24
 80064f2:	4946      	ldr	r1, [pc, #280]	@ (800660c <HAL_RCC_OscConfig+0x27c>)
 80064f4:	4313      	orrs	r3, r2
 80064f6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80064f8:	4b45      	ldr	r3, [pc, #276]	@ (8006610 <HAL_RCC_OscConfig+0x280>)
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	4618      	mov	r0, r3
 80064fe:	f7fd fa0d 	bl	800391c <HAL_InitTick>
 8006502:	4603      	mov	r3, r0
 8006504:	2b00      	cmp	r3, #0
 8006506:	d043      	beq.n	8006590 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8006508:	2301      	movs	r3, #1
 800650a:	e249      	b.n	80069a0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	68db      	ldr	r3, [r3, #12]
 8006510:	2b00      	cmp	r3, #0
 8006512:	d023      	beq.n	800655c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006514:	4b3d      	ldr	r3, [pc, #244]	@ (800660c <HAL_RCC_OscConfig+0x27c>)
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	4a3c      	ldr	r2, [pc, #240]	@ (800660c <HAL_RCC_OscConfig+0x27c>)
 800651a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800651e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006520:	f7fd fa48 	bl	80039b4 <HAL_GetTick>
 8006524:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006526:	e008      	b.n	800653a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006528:	f7fd fa44 	bl	80039b4 <HAL_GetTick>
 800652c:	4602      	mov	r2, r0
 800652e:	693b      	ldr	r3, [r7, #16]
 8006530:	1ad3      	subs	r3, r2, r3
 8006532:	2b02      	cmp	r3, #2
 8006534:	d901      	bls.n	800653a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8006536:	2303      	movs	r3, #3
 8006538:	e232      	b.n	80069a0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800653a:	4b34      	ldr	r3, [pc, #208]	@ (800660c <HAL_RCC_OscConfig+0x27c>)
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006542:	2b00      	cmp	r3, #0
 8006544:	d0f0      	beq.n	8006528 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006546:	4b31      	ldr	r3, [pc, #196]	@ (800660c <HAL_RCC_OscConfig+0x27c>)
 8006548:	685b      	ldr	r3, [r3, #4]
 800654a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	691b      	ldr	r3, [r3, #16]
 8006552:	061b      	lsls	r3, r3, #24
 8006554:	492d      	ldr	r1, [pc, #180]	@ (800660c <HAL_RCC_OscConfig+0x27c>)
 8006556:	4313      	orrs	r3, r2
 8006558:	604b      	str	r3, [r1, #4]
 800655a:	e01a      	b.n	8006592 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800655c:	4b2b      	ldr	r3, [pc, #172]	@ (800660c <HAL_RCC_OscConfig+0x27c>)
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	4a2a      	ldr	r2, [pc, #168]	@ (800660c <HAL_RCC_OscConfig+0x27c>)
 8006562:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006566:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006568:	f7fd fa24 	bl	80039b4 <HAL_GetTick>
 800656c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800656e:	e008      	b.n	8006582 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006570:	f7fd fa20 	bl	80039b4 <HAL_GetTick>
 8006574:	4602      	mov	r2, r0
 8006576:	693b      	ldr	r3, [r7, #16]
 8006578:	1ad3      	subs	r3, r2, r3
 800657a:	2b02      	cmp	r3, #2
 800657c:	d901      	bls.n	8006582 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800657e:	2303      	movs	r3, #3
 8006580:	e20e      	b.n	80069a0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006582:	4b22      	ldr	r3, [pc, #136]	@ (800660c <HAL_RCC_OscConfig+0x27c>)
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800658a:	2b00      	cmp	r3, #0
 800658c:	d1f0      	bne.n	8006570 <HAL_RCC_OscConfig+0x1e0>
 800658e:	e000      	b.n	8006592 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006590:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	f003 0308 	and.w	r3, r3, #8
 800659a:	2b00      	cmp	r3, #0
 800659c:	d041      	beq.n	8006622 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	695b      	ldr	r3, [r3, #20]
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d01c      	beq.n	80065e0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80065a6:	4b19      	ldr	r3, [pc, #100]	@ (800660c <HAL_RCC_OscConfig+0x27c>)
 80065a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80065ac:	4a17      	ldr	r2, [pc, #92]	@ (800660c <HAL_RCC_OscConfig+0x27c>)
 80065ae:	f043 0301 	orr.w	r3, r3, #1
 80065b2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065b6:	f7fd f9fd 	bl	80039b4 <HAL_GetTick>
 80065ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80065bc:	e008      	b.n	80065d0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80065be:	f7fd f9f9 	bl	80039b4 <HAL_GetTick>
 80065c2:	4602      	mov	r2, r0
 80065c4:	693b      	ldr	r3, [r7, #16]
 80065c6:	1ad3      	subs	r3, r2, r3
 80065c8:	2b02      	cmp	r3, #2
 80065ca:	d901      	bls.n	80065d0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80065cc:	2303      	movs	r3, #3
 80065ce:	e1e7      	b.n	80069a0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80065d0:	4b0e      	ldr	r3, [pc, #56]	@ (800660c <HAL_RCC_OscConfig+0x27c>)
 80065d2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80065d6:	f003 0302 	and.w	r3, r3, #2
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d0ef      	beq.n	80065be <HAL_RCC_OscConfig+0x22e>
 80065de:	e020      	b.n	8006622 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80065e0:	4b0a      	ldr	r3, [pc, #40]	@ (800660c <HAL_RCC_OscConfig+0x27c>)
 80065e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80065e6:	4a09      	ldr	r2, [pc, #36]	@ (800660c <HAL_RCC_OscConfig+0x27c>)
 80065e8:	f023 0301 	bic.w	r3, r3, #1
 80065ec:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065f0:	f7fd f9e0 	bl	80039b4 <HAL_GetTick>
 80065f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80065f6:	e00d      	b.n	8006614 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80065f8:	f7fd f9dc 	bl	80039b4 <HAL_GetTick>
 80065fc:	4602      	mov	r2, r0
 80065fe:	693b      	ldr	r3, [r7, #16]
 8006600:	1ad3      	subs	r3, r2, r3
 8006602:	2b02      	cmp	r3, #2
 8006604:	d906      	bls.n	8006614 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006606:	2303      	movs	r3, #3
 8006608:	e1ca      	b.n	80069a0 <HAL_RCC_OscConfig+0x610>
 800660a:	bf00      	nop
 800660c:	40021000 	.word	0x40021000
 8006610:	20000278 	.word	0x20000278
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006614:	4b8c      	ldr	r3, [pc, #560]	@ (8006848 <HAL_RCC_OscConfig+0x4b8>)
 8006616:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800661a:	f003 0302 	and.w	r3, r3, #2
 800661e:	2b00      	cmp	r3, #0
 8006620:	d1ea      	bne.n	80065f8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	f003 0304 	and.w	r3, r3, #4
 800662a:	2b00      	cmp	r3, #0
 800662c:	f000 80a6 	beq.w	800677c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006630:	2300      	movs	r3, #0
 8006632:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006634:	4b84      	ldr	r3, [pc, #528]	@ (8006848 <HAL_RCC_OscConfig+0x4b8>)
 8006636:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006638:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800663c:	2b00      	cmp	r3, #0
 800663e:	d101      	bne.n	8006644 <HAL_RCC_OscConfig+0x2b4>
 8006640:	2301      	movs	r3, #1
 8006642:	e000      	b.n	8006646 <HAL_RCC_OscConfig+0x2b6>
 8006644:	2300      	movs	r3, #0
 8006646:	2b00      	cmp	r3, #0
 8006648:	d00d      	beq.n	8006666 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800664a:	4b7f      	ldr	r3, [pc, #508]	@ (8006848 <HAL_RCC_OscConfig+0x4b8>)
 800664c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800664e:	4a7e      	ldr	r2, [pc, #504]	@ (8006848 <HAL_RCC_OscConfig+0x4b8>)
 8006650:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006654:	6593      	str	r3, [r2, #88]	@ 0x58
 8006656:	4b7c      	ldr	r3, [pc, #496]	@ (8006848 <HAL_RCC_OscConfig+0x4b8>)
 8006658:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800665a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800665e:	60fb      	str	r3, [r7, #12]
 8006660:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006662:	2301      	movs	r3, #1
 8006664:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006666:	4b79      	ldr	r3, [pc, #484]	@ (800684c <HAL_RCC_OscConfig+0x4bc>)
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800666e:	2b00      	cmp	r3, #0
 8006670:	d118      	bne.n	80066a4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006672:	4b76      	ldr	r3, [pc, #472]	@ (800684c <HAL_RCC_OscConfig+0x4bc>)
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	4a75      	ldr	r2, [pc, #468]	@ (800684c <HAL_RCC_OscConfig+0x4bc>)
 8006678:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800667c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800667e:	f7fd f999 	bl	80039b4 <HAL_GetTick>
 8006682:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006684:	e008      	b.n	8006698 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006686:	f7fd f995 	bl	80039b4 <HAL_GetTick>
 800668a:	4602      	mov	r2, r0
 800668c:	693b      	ldr	r3, [r7, #16]
 800668e:	1ad3      	subs	r3, r2, r3
 8006690:	2b02      	cmp	r3, #2
 8006692:	d901      	bls.n	8006698 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8006694:	2303      	movs	r3, #3
 8006696:	e183      	b.n	80069a0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006698:	4b6c      	ldr	r3, [pc, #432]	@ (800684c <HAL_RCC_OscConfig+0x4bc>)
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d0f0      	beq.n	8006686 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	689b      	ldr	r3, [r3, #8]
 80066a8:	2b01      	cmp	r3, #1
 80066aa:	d108      	bne.n	80066be <HAL_RCC_OscConfig+0x32e>
 80066ac:	4b66      	ldr	r3, [pc, #408]	@ (8006848 <HAL_RCC_OscConfig+0x4b8>)
 80066ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066b2:	4a65      	ldr	r2, [pc, #404]	@ (8006848 <HAL_RCC_OscConfig+0x4b8>)
 80066b4:	f043 0301 	orr.w	r3, r3, #1
 80066b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80066bc:	e024      	b.n	8006708 <HAL_RCC_OscConfig+0x378>
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	689b      	ldr	r3, [r3, #8]
 80066c2:	2b05      	cmp	r3, #5
 80066c4:	d110      	bne.n	80066e8 <HAL_RCC_OscConfig+0x358>
 80066c6:	4b60      	ldr	r3, [pc, #384]	@ (8006848 <HAL_RCC_OscConfig+0x4b8>)
 80066c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066cc:	4a5e      	ldr	r2, [pc, #376]	@ (8006848 <HAL_RCC_OscConfig+0x4b8>)
 80066ce:	f043 0304 	orr.w	r3, r3, #4
 80066d2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80066d6:	4b5c      	ldr	r3, [pc, #368]	@ (8006848 <HAL_RCC_OscConfig+0x4b8>)
 80066d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066dc:	4a5a      	ldr	r2, [pc, #360]	@ (8006848 <HAL_RCC_OscConfig+0x4b8>)
 80066de:	f043 0301 	orr.w	r3, r3, #1
 80066e2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80066e6:	e00f      	b.n	8006708 <HAL_RCC_OscConfig+0x378>
 80066e8:	4b57      	ldr	r3, [pc, #348]	@ (8006848 <HAL_RCC_OscConfig+0x4b8>)
 80066ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066ee:	4a56      	ldr	r2, [pc, #344]	@ (8006848 <HAL_RCC_OscConfig+0x4b8>)
 80066f0:	f023 0301 	bic.w	r3, r3, #1
 80066f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80066f8:	4b53      	ldr	r3, [pc, #332]	@ (8006848 <HAL_RCC_OscConfig+0x4b8>)
 80066fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80066fe:	4a52      	ldr	r2, [pc, #328]	@ (8006848 <HAL_RCC_OscConfig+0x4b8>)
 8006700:	f023 0304 	bic.w	r3, r3, #4
 8006704:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	689b      	ldr	r3, [r3, #8]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d016      	beq.n	800673e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006710:	f7fd f950 	bl	80039b4 <HAL_GetTick>
 8006714:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006716:	e00a      	b.n	800672e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006718:	f7fd f94c 	bl	80039b4 <HAL_GetTick>
 800671c:	4602      	mov	r2, r0
 800671e:	693b      	ldr	r3, [r7, #16]
 8006720:	1ad3      	subs	r3, r2, r3
 8006722:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006726:	4293      	cmp	r3, r2
 8006728:	d901      	bls.n	800672e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800672a:	2303      	movs	r3, #3
 800672c:	e138      	b.n	80069a0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800672e:	4b46      	ldr	r3, [pc, #280]	@ (8006848 <HAL_RCC_OscConfig+0x4b8>)
 8006730:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006734:	f003 0302 	and.w	r3, r3, #2
 8006738:	2b00      	cmp	r3, #0
 800673a:	d0ed      	beq.n	8006718 <HAL_RCC_OscConfig+0x388>
 800673c:	e015      	b.n	800676a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800673e:	f7fd f939 	bl	80039b4 <HAL_GetTick>
 8006742:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006744:	e00a      	b.n	800675c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006746:	f7fd f935 	bl	80039b4 <HAL_GetTick>
 800674a:	4602      	mov	r2, r0
 800674c:	693b      	ldr	r3, [r7, #16]
 800674e:	1ad3      	subs	r3, r2, r3
 8006750:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006754:	4293      	cmp	r3, r2
 8006756:	d901      	bls.n	800675c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8006758:	2303      	movs	r3, #3
 800675a:	e121      	b.n	80069a0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800675c:	4b3a      	ldr	r3, [pc, #232]	@ (8006848 <HAL_RCC_OscConfig+0x4b8>)
 800675e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006762:	f003 0302 	and.w	r3, r3, #2
 8006766:	2b00      	cmp	r3, #0
 8006768:	d1ed      	bne.n	8006746 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800676a:	7ffb      	ldrb	r3, [r7, #31]
 800676c:	2b01      	cmp	r3, #1
 800676e:	d105      	bne.n	800677c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006770:	4b35      	ldr	r3, [pc, #212]	@ (8006848 <HAL_RCC_OscConfig+0x4b8>)
 8006772:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006774:	4a34      	ldr	r2, [pc, #208]	@ (8006848 <HAL_RCC_OscConfig+0x4b8>)
 8006776:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800677a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	f003 0320 	and.w	r3, r3, #32
 8006784:	2b00      	cmp	r3, #0
 8006786:	d03c      	beq.n	8006802 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	699b      	ldr	r3, [r3, #24]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d01c      	beq.n	80067ca <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006790:	4b2d      	ldr	r3, [pc, #180]	@ (8006848 <HAL_RCC_OscConfig+0x4b8>)
 8006792:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006796:	4a2c      	ldr	r2, [pc, #176]	@ (8006848 <HAL_RCC_OscConfig+0x4b8>)
 8006798:	f043 0301 	orr.w	r3, r3, #1
 800679c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067a0:	f7fd f908 	bl	80039b4 <HAL_GetTick>
 80067a4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80067a6:	e008      	b.n	80067ba <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80067a8:	f7fd f904 	bl	80039b4 <HAL_GetTick>
 80067ac:	4602      	mov	r2, r0
 80067ae:	693b      	ldr	r3, [r7, #16]
 80067b0:	1ad3      	subs	r3, r2, r3
 80067b2:	2b02      	cmp	r3, #2
 80067b4:	d901      	bls.n	80067ba <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80067b6:	2303      	movs	r3, #3
 80067b8:	e0f2      	b.n	80069a0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80067ba:	4b23      	ldr	r3, [pc, #140]	@ (8006848 <HAL_RCC_OscConfig+0x4b8>)
 80067bc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80067c0:	f003 0302 	and.w	r3, r3, #2
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d0ef      	beq.n	80067a8 <HAL_RCC_OscConfig+0x418>
 80067c8:	e01b      	b.n	8006802 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80067ca:	4b1f      	ldr	r3, [pc, #124]	@ (8006848 <HAL_RCC_OscConfig+0x4b8>)
 80067cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80067d0:	4a1d      	ldr	r2, [pc, #116]	@ (8006848 <HAL_RCC_OscConfig+0x4b8>)
 80067d2:	f023 0301 	bic.w	r3, r3, #1
 80067d6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067da:	f7fd f8eb 	bl	80039b4 <HAL_GetTick>
 80067de:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80067e0:	e008      	b.n	80067f4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80067e2:	f7fd f8e7 	bl	80039b4 <HAL_GetTick>
 80067e6:	4602      	mov	r2, r0
 80067e8:	693b      	ldr	r3, [r7, #16]
 80067ea:	1ad3      	subs	r3, r2, r3
 80067ec:	2b02      	cmp	r3, #2
 80067ee:	d901      	bls.n	80067f4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80067f0:	2303      	movs	r3, #3
 80067f2:	e0d5      	b.n	80069a0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80067f4:	4b14      	ldr	r3, [pc, #80]	@ (8006848 <HAL_RCC_OscConfig+0x4b8>)
 80067f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80067fa:	f003 0302 	and.w	r3, r3, #2
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d1ef      	bne.n	80067e2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	69db      	ldr	r3, [r3, #28]
 8006806:	2b00      	cmp	r3, #0
 8006808:	f000 80c9 	beq.w	800699e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800680c:	4b0e      	ldr	r3, [pc, #56]	@ (8006848 <HAL_RCC_OscConfig+0x4b8>)
 800680e:	689b      	ldr	r3, [r3, #8]
 8006810:	f003 030c 	and.w	r3, r3, #12
 8006814:	2b0c      	cmp	r3, #12
 8006816:	f000 8083 	beq.w	8006920 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	69db      	ldr	r3, [r3, #28]
 800681e:	2b02      	cmp	r3, #2
 8006820:	d15e      	bne.n	80068e0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006822:	4b09      	ldr	r3, [pc, #36]	@ (8006848 <HAL_RCC_OscConfig+0x4b8>)
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	4a08      	ldr	r2, [pc, #32]	@ (8006848 <HAL_RCC_OscConfig+0x4b8>)
 8006828:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800682c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800682e:	f7fd f8c1 	bl	80039b4 <HAL_GetTick>
 8006832:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006834:	e00c      	b.n	8006850 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006836:	f7fd f8bd 	bl	80039b4 <HAL_GetTick>
 800683a:	4602      	mov	r2, r0
 800683c:	693b      	ldr	r3, [r7, #16]
 800683e:	1ad3      	subs	r3, r2, r3
 8006840:	2b02      	cmp	r3, #2
 8006842:	d905      	bls.n	8006850 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8006844:	2303      	movs	r3, #3
 8006846:	e0ab      	b.n	80069a0 <HAL_RCC_OscConfig+0x610>
 8006848:	40021000 	.word	0x40021000
 800684c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006850:	4b55      	ldr	r3, [pc, #340]	@ (80069a8 <HAL_RCC_OscConfig+0x618>)
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006858:	2b00      	cmp	r3, #0
 800685a:	d1ec      	bne.n	8006836 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800685c:	4b52      	ldr	r3, [pc, #328]	@ (80069a8 <HAL_RCC_OscConfig+0x618>)
 800685e:	68da      	ldr	r2, [r3, #12]
 8006860:	4b52      	ldr	r3, [pc, #328]	@ (80069ac <HAL_RCC_OscConfig+0x61c>)
 8006862:	4013      	ands	r3, r2
 8006864:	687a      	ldr	r2, [r7, #4]
 8006866:	6a11      	ldr	r1, [r2, #32]
 8006868:	687a      	ldr	r2, [r7, #4]
 800686a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800686c:	3a01      	subs	r2, #1
 800686e:	0112      	lsls	r2, r2, #4
 8006870:	4311      	orrs	r1, r2
 8006872:	687a      	ldr	r2, [r7, #4]
 8006874:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8006876:	0212      	lsls	r2, r2, #8
 8006878:	4311      	orrs	r1, r2
 800687a:	687a      	ldr	r2, [r7, #4]
 800687c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800687e:	0852      	lsrs	r2, r2, #1
 8006880:	3a01      	subs	r2, #1
 8006882:	0552      	lsls	r2, r2, #21
 8006884:	4311      	orrs	r1, r2
 8006886:	687a      	ldr	r2, [r7, #4]
 8006888:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800688a:	0852      	lsrs	r2, r2, #1
 800688c:	3a01      	subs	r2, #1
 800688e:	0652      	lsls	r2, r2, #25
 8006890:	4311      	orrs	r1, r2
 8006892:	687a      	ldr	r2, [r7, #4]
 8006894:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006896:	06d2      	lsls	r2, r2, #27
 8006898:	430a      	orrs	r2, r1
 800689a:	4943      	ldr	r1, [pc, #268]	@ (80069a8 <HAL_RCC_OscConfig+0x618>)
 800689c:	4313      	orrs	r3, r2
 800689e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80068a0:	4b41      	ldr	r3, [pc, #260]	@ (80069a8 <HAL_RCC_OscConfig+0x618>)
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	4a40      	ldr	r2, [pc, #256]	@ (80069a8 <HAL_RCC_OscConfig+0x618>)
 80068a6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80068aa:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80068ac:	4b3e      	ldr	r3, [pc, #248]	@ (80069a8 <HAL_RCC_OscConfig+0x618>)
 80068ae:	68db      	ldr	r3, [r3, #12]
 80068b0:	4a3d      	ldr	r2, [pc, #244]	@ (80069a8 <HAL_RCC_OscConfig+0x618>)
 80068b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80068b6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068b8:	f7fd f87c 	bl	80039b4 <HAL_GetTick>
 80068bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80068be:	e008      	b.n	80068d2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068c0:	f7fd f878 	bl	80039b4 <HAL_GetTick>
 80068c4:	4602      	mov	r2, r0
 80068c6:	693b      	ldr	r3, [r7, #16]
 80068c8:	1ad3      	subs	r3, r2, r3
 80068ca:	2b02      	cmp	r3, #2
 80068cc:	d901      	bls.n	80068d2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80068ce:	2303      	movs	r3, #3
 80068d0:	e066      	b.n	80069a0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80068d2:	4b35      	ldr	r3, [pc, #212]	@ (80069a8 <HAL_RCC_OscConfig+0x618>)
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d0f0      	beq.n	80068c0 <HAL_RCC_OscConfig+0x530>
 80068de:	e05e      	b.n	800699e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80068e0:	4b31      	ldr	r3, [pc, #196]	@ (80069a8 <HAL_RCC_OscConfig+0x618>)
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	4a30      	ldr	r2, [pc, #192]	@ (80069a8 <HAL_RCC_OscConfig+0x618>)
 80068e6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80068ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068ec:	f7fd f862 	bl	80039b4 <HAL_GetTick>
 80068f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80068f2:	e008      	b.n	8006906 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068f4:	f7fd f85e 	bl	80039b4 <HAL_GetTick>
 80068f8:	4602      	mov	r2, r0
 80068fa:	693b      	ldr	r3, [r7, #16]
 80068fc:	1ad3      	subs	r3, r2, r3
 80068fe:	2b02      	cmp	r3, #2
 8006900:	d901      	bls.n	8006906 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8006902:	2303      	movs	r3, #3
 8006904:	e04c      	b.n	80069a0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006906:	4b28      	ldr	r3, [pc, #160]	@ (80069a8 <HAL_RCC_OscConfig+0x618>)
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800690e:	2b00      	cmp	r3, #0
 8006910:	d1f0      	bne.n	80068f4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8006912:	4b25      	ldr	r3, [pc, #148]	@ (80069a8 <HAL_RCC_OscConfig+0x618>)
 8006914:	68da      	ldr	r2, [r3, #12]
 8006916:	4924      	ldr	r1, [pc, #144]	@ (80069a8 <HAL_RCC_OscConfig+0x618>)
 8006918:	4b25      	ldr	r3, [pc, #148]	@ (80069b0 <HAL_RCC_OscConfig+0x620>)
 800691a:	4013      	ands	r3, r2
 800691c:	60cb      	str	r3, [r1, #12]
 800691e:	e03e      	b.n	800699e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	69db      	ldr	r3, [r3, #28]
 8006924:	2b01      	cmp	r3, #1
 8006926:	d101      	bne.n	800692c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8006928:	2301      	movs	r3, #1
 800692a:	e039      	b.n	80069a0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800692c:	4b1e      	ldr	r3, [pc, #120]	@ (80069a8 <HAL_RCC_OscConfig+0x618>)
 800692e:	68db      	ldr	r3, [r3, #12]
 8006930:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006932:	697b      	ldr	r3, [r7, #20]
 8006934:	f003 0203 	and.w	r2, r3, #3
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	6a1b      	ldr	r3, [r3, #32]
 800693c:	429a      	cmp	r2, r3
 800693e:	d12c      	bne.n	800699a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006940:	697b      	ldr	r3, [r7, #20]
 8006942:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800694a:	3b01      	subs	r3, #1
 800694c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800694e:	429a      	cmp	r2, r3
 8006950:	d123      	bne.n	800699a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006952:	697b      	ldr	r3, [r7, #20]
 8006954:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800695c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800695e:	429a      	cmp	r2, r3
 8006960:	d11b      	bne.n	800699a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006962:	697b      	ldr	r3, [r7, #20]
 8006964:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800696c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800696e:	429a      	cmp	r2, r3
 8006970:	d113      	bne.n	800699a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006972:	697b      	ldr	r3, [r7, #20]
 8006974:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800697c:	085b      	lsrs	r3, r3, #1
 800697e:	3b01      	subs	r3, #1
 8006980:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006982:	429a      	cmp	r2, r3
 8006984:	d109      	bne.n	800699a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006986:	697b      	ldr	r3, [r7, #20]
 8006988:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006990:	085b      	lsrs	r3, r3, #1
 8006992:	3b01      	subs	r3, #1
 8006994:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006996:	429a      	cmp	r2, r3
 8006998:	d001      	beq.n	800699e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800699a:	2301      	movs	r3, #1
 800699c:	e000      	b.n	80069a0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800699e:	2300      	movs	r3, #0
}
 80069a0:	4618      	mov	r0, r3
 80069a2:	3720      	adds	r7, #32
 80069a4:	46bd      	mov	sp, r7
 80069a6:	bd80      	pop	{r7, pc}
 80069a8:	40021000 	.word	0x40021000
 80069ac:	019f800c 	.word	0x019f800c
 80069b0:	feeefffc 	.word	0xfeeefffc

080069b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80069b4:	b580      	push	{r7, lr}
 80069b6:	b086      	sub	sp, #24
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	6078      	str	r0, [r7, #4]
 80069bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80069be:	2300      	movs	r3, #0
 80069c0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d101      	bne.n	80069cc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80069c8:	2301      	movs	r3, #1
 80069ca:	e11e      	b.n	8006c0a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80069cc:	4b91      	ldr	r3, [pc, #580]	@ (8006c14 <HAL_RCC_ClockConfig+0x260>)
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f003 030f 	and.w	r3, r3, #15
 80069d4:	683a      	ldr	r2, [r7, #0]
 80069d6:	429a      	cmp	r2, r3
 80069d8:	d910      	bls.n	80069fc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80069da:	4b8e      	ldr	r3, [pc, #568]	@ (8006c14 <HAL_RCC_ClockConfig+0x260>)
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	f023 020f 	bic.w	r2, r3, #15
 80069e2:	498c      	ldr	r1, [pc, #560]	@ (8006c14 <HAL_RCC_ClockConfig+0x260>)
 80069e4:	683b      	ldr	r3, [r7, #0]
 80069e6:	4313      	orrs	r3, r2
 80069e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80069ea:	4b8a      	ldr	r3, [pc, #552]	@ (8006c14 <HAL_RCC_ClockConfig+0x260>)
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	f003 030f 	and.w	r3, r3, #15
 80069f2:	683a      	ldr	r2, [r7, #0]
 80069f4:	429a      	cmp	r2, r3
 80069f6:	d001      	beq.n	80069fc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80069f8:	2301      	movs	r3, #1
 80069fa:	e106      	b.n	8006c0a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	f003 0301 	and.w	r3, r3, #1
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d073      	beq.n	8006af0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	685b      	ldr	r3, [r3, #4]
 8006a0c:	2b03      	cmp	r3, #3
 8006a0e:	d129      	bne.n	8006a64 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006a10:	4b81      	ldr	r3, [pc, #516]	@ (8006c18 <HAL_RCC_ClockConfig+0x264>)
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d101      	bne.n	8006a20 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8006a1c:	2301      	movs	r3, #1
 8006a1e:	e0f4      	b.n	8006c0a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8006a20:	f000 f99e 	bl	8006d60 <RCC_GetSysClockFreqFromPLLSource>
 8006a24:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8006a26:	693b      	ldr	r3, [r7, #16]
 8006a28:	4a7c      	ldr	r2, [pc, #496]	@ (8006c1c <HAL_RCC_ClockConfig+0x268>)
 8006a2a:	4293      	cmp	r3, r2
 8006a2c:	d93f      	bls.n	8006aae <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006a2e:	4b7a      	ldr	r3, [pc, #488]	@ (8006c18 <HAL_RCC_ClockConfig+0x264>)
 8006a30:	689b      	ldr	r3, [r3, #8]
 8006a32:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d009      	beq.n	8006a4e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d033      	beq.n	8006aae <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d12f      	bne.n	8006aae <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006a4e:	4b72      	ldr	r3, [pc, #456]	@ (8006c18 <HAL_RCC_ClockConfig+0x264>)
 8006a50:	689b      	ldr	r3, [r3, #8]
 8006a52:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006a56:	4a70      	ldr	r2, [pc, #448]	@ (8006c18 <HAL_RCC_ClockConfig+0x264>)
 8006a58:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a5c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006a5e:	2380      	movs	r3, #128	@ 0x80
 8006a60:	617b      	str	r3, [r7, #20]
 8006a62:	e024      	b.n	8006aae <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	685b      	ldr	r3, [r3, #4]
 8006a68:	2b02      	cmp	r3, #2
 8006a6a:	d107      	bne.n	8006a7c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006a6c:	4b6a      	ldr	r3, [pc, #424]	@ (8006c18 <HAL_RCC_ClockConfig+0x264>)
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d109      	bne.n	8006a8c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006a78:	2301      	movs	r3, #1
 8006a7a:	e0c6      	b.n	8006c0a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006a7c:	4b66      	ldr	r3, [pc, #408]	@ (8006c18 <HAL_RCC_ClockConfig+0x264>)
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d101      	bne.n	8006a8c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006a88:	2301      	movs	r3, #1
 8006a8a:	e0be      	b.n	8006c0a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8006a8c:	f000 f8ce 	bl	8006c2c <HAL_RCC_GetSysClockFreq>
 8006a90:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8006a92:	693b      	ldr	r3, [r7, #16]
 8006a94:	4a61      	ldr	r2, [pc, #388]	@ (8006c1c <HAL_RCC_ClockConfig+0x268>)
 8006a96:	4293      	cmp	r3, r2
 8006a98:	d909      	bls.n	8006aae <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006a9a:	4b5f      	ldr	r3, [pc, #380]	@ (8006c18 <HAL_RCC_ClockConfig+0x264>)
 8006a9c:	689b      	ldr	r3, [r3, #8]
 8006a9e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006aa2:	4a5d      	ldr	r2, [pc, #372]	@ (8006c18 <HAL_RCC_ClockConfig+0x264>)
 8006aa4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006aa8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8006aaa:	2380      	movs	r3, #128	@ 0x80
 8006aac:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006aae:	4b5a      	ldr	r3, [pc, #360]	@ (8006c18 <HAL_RCC_ClockConfig+0x264>)
 8006ab0:	689b      	ldr	r3, [r3, #8]
 8006ab2:	f023 0203 	bic.w	r2, r3, #3
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	685b      	ldr	r3, [r3, #4]
 8006aba:	4957      	ldr	r1, [pc, #348]	@ (8006c18 <HAL_RCC_ClockConfig+0x264>)
 8006abc:	4313      	orrs	r3, r2
 8006abe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006ac0:	f7fc ff78 	bl	80039b4 <HAL_GetTick>
 8006ac4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006ac6:	e00a      	b.n	8006ade <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006ac8:	f7fc ff74 	bl	80039b4 <HAL_GetTick>
 8006acc:	4602      	mov	r2, r0
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	1ad3      	subs	r3, r2, r3
 8006ad2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006ad6:	4293      	cmp	r3, r2
 8006ad8:	d901      	bls.n	8006ade <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8006ada:	2303      	movs	r3, #3
 8006adc:	e095      	b.n	8006c0a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006ade:	4b4e      	ldr	r3, [pc, #312]	@ (8006c18 <HAL_RCC_ClockConfig+0x264>)
 8006ae0:	689b      	ldr	r3, [r3, #8]
 8006ae2:	f003 020c 	and.w	r2, r3, #12
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	685b      	ldr	r3, [r3, #4]
 8006aea:	009b      	lsls	r3, r3, #2
 8006aec:	429a      	cmp	r2, r3
 8006aee:	d1eb      	bne.n	8006ac8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f003 0302 	and.w	r3, r3, #2
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d023      	beq.n	8006b44 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f003 0304 	and.w	r3, r3, #4
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d005      	beq.n	8006b14 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006b08:	4b43      	ldr	r3, [pc, #268]	@ (8006c18 <HAL_RCC_ClockConfig+0x264>)
 8006b0a:	689b      	ldr	r3, [r3, #8]
 8006b0c:	4a42      	ldr	r2, [pc, #264]	@ (8006c18 <HAL_RCC_ClockConfig+0x264>)
 8006b0e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006b12:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	f003 0308 	and.w	r3, r3, #8
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d007      	beq.n	8006b30 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8006b20:	4b3d      	ldr	r3, [pc, #244]	@ (8006c18 <HAL_RCC_ClockConfig+0x264>)
 8006b22:	689b      	ldr	r3, [r3, #8]
 8006b24:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006b28:	4a3b      	ldr	r2, [pc, #236]	@ (8006c18 <HAL_RCC_ClockConfig+0x264>)
 8006b2a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006b2e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006b30:	4b39      	ldr	r3, [pc, #228]	@ (8006c18 <HAL_RCC_ClockConfig+0x264>)
 8006b32:	689b      	ldr	r3, [r3, #8]
 8006b34:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	689b      	ldr	r3, [r3, #8]
 8006b3c:	4936      	ldr	r1, [pc, #216]	@ (8006c18 <HAL_RCC_ClockConfig+0x264>)
 8006b3e:	4313      	orrs	r3, r2
 8006b40:	608b      	str	r3, [r1, #8]
 8006b42:	e008      	b.n	8006b56 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8006b44:	697b      	ldr	r3, [r7, #20]
 8006b46:	2b80      	cmp	r3, #128	@ 0x80
 8006b48:	d105      	bne.n	8006b56 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8006b4a:	4b33      	ldr	r3, [pc, #204]	@ (8006c18 <HAL_RCC_ClockConfig+0x264>)
 8006b4c:	689b      	ldr	r3, [r3, #8]
 8006b4e:	4a32      	ldr	r2, [pc, #200]	@ (8006c18 <HAL_RCC_ClockConfig+0x264>)
 8006b50:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006b54:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006b56:	4b2f      	ldr	r3, [pc, #188]	@ (8006c14 <HAL_RCC_ClockConfig+0x260>)
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	f003 030f 	and.w	r3, r3, #15
 8006b5e:	683a      	ldr	r2, [r7, #0]
 8006b60:	429a      	cmp	r2, r3
 8006b62:	d21d      	bcs.n	8006ba0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b64:	4b2b      	ldr	r3, [pc, #172]	@ (8006c14 <HAL_RCC_ClockConfig+0x260>)
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f023 020f 	bic.w	r2, r3, #15
 8006b6c:	4929      	ldr	r1, [pc, #164]	@ (8006c14 <HAL_RCC_ClockConfig+0x260>)
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	4313      	orrs	r3, r2
 8006b72:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006b74:	f7fc ff1e 	bl	80039b4 <HAL_GetTick>
 8006b78:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b7a:	e00a      	b.n	8006b92 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006b7c:	f7fc ff1a 	bl	80039b4 <HAL_GetTick>
 8006b80:	4602      	mov	r2, r0
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	1ad3      	subs	r3, r2, r3
 8006b86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	d901      	bls.n	8006b92 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8006b8e:	2303      	movs	r3, #3
 8006b90:	e03b      	b.n	8006c0a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b92:	4b20      	ldr	r3, [pc, #128]	@ (8006c14 <HAL_RCC_ClockConfig+0x260>)
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	f003 030f 	and.w	r3, r3, #15
 8006b9a:	683a      	ldr	r2, [r7, #0]
 8006b9c:	429a      	cmp	r2, r3
 8006b9e:	d1ed      	bne.n	8006b7c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	f003 0304 	and.w	r3, r3, #4
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d008      	beq.n	8006bbe <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006bac:	4b1a      	ldr	r3, [pc, #104]	@ (8006c18 <HAL_RCC_ClockConfig+0x264>)
 8006bae:	689b      	ldr	r3, [r3, #8]
 8006bb0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	68db      	ldr	r3, [r3, #12]
 8006bb8:	4917      	ldr	r1, [pc, #92]	@ (8006c18 <HAL_RCC_ClockConfig+0x264>)
 8006bba:	4313      	orrs	r3, r2
 8006bbc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f003 0308 	and.w	r3, r3, #8
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d009      	beq.n	8006bde <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006bca:	4b13      	ldr	r3, [pc, #76]	@ (8006c18 <HAL_RCC_ClockConfig+0x264>)
 8006bcc:	689b      	ldr	r3, [r3, #8]
 8006bce:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	691b      	ldr	r3, [r3, #16]
 8006bd6:	00db      	lsls	r3, r3, #3
 8006bd8:	490f      	ldr	r1, [pc, #60]	@ (8006c18 <HAL_RCC_ClockConfig+0x264>)
 8006bda:	4313      	orrs	r3, r2
 8006bdc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006bde:	f000 f825 	bl	8006c2c <HAL_RCC_GetSysClockFreq>
 8006be2:	4602      	mov	r2, r0
 8006be4:	4b0c      	ldr	r3, [pc, #48]	@ (8006c18 <HAL_RCC_ClockConfig+0x264>)
 8006be6:	689b      	ldr	r3, [r3, #8]
 8006be8:	091b      	lsrs	r3, r3, #4
 8006bea:	f003 030f 	and.w	r3, r3, #15
 8006bee:	490c      	ldr	r1, [pc, #48]	@ (8006c20 <HAL_RCC_ClockConfig+0x26c>)
 8006bf0:	5ccb      	ldrb	r3, [r1, r3]
 8006bf2:	f003 031f 	and.w	r3, r3, #31
 8006bf6:	fa22 f303 	lsr.w	r3, r2, r3
 8006bfa:	4a0a      	ldr	r2, [pc, #40]	@ (8006c24 <HAL_RCC_ClockConfig+0x270>)
 8006bfc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8006bfe:	4b0a      	ldr	r3, [pc, #40]	@ (8006c28 <HAL_RCC_ClockConfig+0x274>)
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	4618      	mov	r0, r3
 8006c04:	f7fc fe8a 	bl	800391c <HAL_InitTick>
 8006c08:	4603      	mov	r3, r0
}
 8006c0a:	4618      	mov	r0, r3
 8006c0c:	3718      	adds	r7, #24
 8006c0e:	46bd      	mov	sp, r7
 8006c10:	bd80      	pop	{r7, pc}
 8006c12:	bf00      	nop
 8006c14:	40022000 	.word	0x40022000
 8006c18:	40021000 	.word	0x40021000
 8006c1c:	04c4b400 	.word	0x04c4b400
 8006c20:	0800b344 	.word	0x0800b344
 8006c24:	20000274 	.word	0x20000274
 8006c28:	20000278 	.word	0x20000278

08006c2c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006c2c:	b480      	push	{r7}
 8006c2e:	b087      	sub	sp, #28
 8006c30:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006c32:	4b2c      	ldr	r3, [pc, #176]	@ (8006ce4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006c34:	689b      	ldr	r3, [r3, #8]
 8006c36:	f003 030c 	and.w	r3, r3, #12
 8006c3a:	2b04      	cmp	r3, #4
 8006c3c:	d102      	bne.n	8006c44 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006c3e:	4b2a      	ldr	r3, [pc, #168]	@ (8006ce8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006c40:	613b      	str	r3, [r7, #16]
 8006c42:	e047      	b.n	8006cd4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006c44:	4b27      	ldr	r3, [pc, #156]	@ (8006ce4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006c46:	689b      	ldr	r3, [r3, #8]
 8006c48:	f003 030c 	and.w	r3, r3, #12
 8006c4c:	2b08      	cmp	r3, #8
 8006c4e:	d102      	bne.n	8006c56 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006c50:	4b26      	ldr	r3, [pc, #152]	@ (8006cec <HAL_RCC_GetSysClockFreq+0xc0>)
 8006c52:	613b      	str	r3, [r7, #16]
 8006c54:	e03e      	b.n	8006cd4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8006c56:	4b23      	ldr	r3, [pc, #140]	@ (8006ce4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006c58:	689b      	ldr	r3, [r3, #8]
 8006c5a:	f003 030c 	and.w	r3, r3, #12
 8006c5e:	2b0c      	cmp	r3, #12
 8006c60:	d136      	bne.n	8006cd0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006c62:	4b20      	ldr	r3, [pc, #128]	@ (8006ce4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006c64:	68db      	ldr	r3, [r3, #12]
 8006c66:	f003 0303 	and.w	r3, r3, #3
 8006c6a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006c6c:	4b1d      	ldr	r3, [pc, #116]	@ (8006ce4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006c6e:	68db      	ldr	r3, [r3, #12]
 8006c70:	091b      	lsrs	r3, r3, #4
 8006c72:	f003 030f 	and.w	r3, r3, #15
 8006c76:	3301      	adds	r3, #1
 8006c78:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	2b03      	cmp	r3, #3
 8006c7e:	d10c      	bne.n	8006c9a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006c80:	4a1a      	ldr	r2, [pc, #104]	@ (8006cec <HAL_RCC_GetSysClockFreq+0xc0>)
 8006c82:	68bb      	ldr	r3, [r7, #8]
 8006c84:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c88:	4a16      	ldr	r2, [pc, #88]	@ (8006ce4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006c8a:	68d2      	ldr	r2, [r2, #12]
 8006c8c:	0a12      	lsrs	r2, r2, #8
 8006c8e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006c92:	fb02 f303 	mul.w	r3, r2, r3
 8006c96:	617b      	str	r3, [r7, #20]
      break;
 8006c98:	e00c      	b.n	8006cb4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006c9a:	4a13      	ldr	r2, [pc, #76]	@ (8006ce8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006c9c:	68bb      	ldr	r3, [r7, #8]
 8006c9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ca2:	4a10      	ldr	r2, [pc, #64]	@ (8006ce4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006ca4:	68d2      	ldr	r2, [r2, #12]
 8006ca6:	0a12      	lsrs	r2, r2, #8
 8006ca8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006cac:	fb02 f303 	mul.w	r3, r2, r3
 8006cb0:	617b      	str	r3, [r7, #20]
      break;
 8006cb2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006cb4:	4b0b      	ldr	r3, [pc, #44]	@ (8006ce4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006cb6:	68db      	ldr	r3, [r3, #12]
 8006cb8:	0e5b      	lsrs	r3, r3, #25
 8006cba:	f003 0303 	and.w	r3, r3, #3
 8006cbe:	3301      	adds	r3, #1
 8006cc0:	005b      	lsls	r3, r3, #1
 8006cc2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8006cc4:	697a      	ldr	r2, [r7, #20]
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ccc:	613b      	str	r3, [r7, #16]
 8006cce:	e001      	b.n	8006cd4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8006cd4:	693b      	ldr	r3, [r7, #16]
}
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	371c      	adds	r7, #28
 8006cda:	46bd      	mov	sp, r7
 8006cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce0:	4770      	bx	lr
 8006ce2:	bf00      	nop
 8006ce4:	40021000 	.word	0x40021000
 8006ce8:	00f42400 	.word	0x00f42400
 8006cec:	016e3600 	.word	0x016e3600

08006cf0 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006cf0:	b480      	push	{r7}
 8006cf2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006cf4:	4b03      	ldr	r3, [pc, #12]	@ (8006d04 <HAL_RCC_GetHCLKFreq+0x14>)
 8006cf6:	681b      	ldr	r3, [r3, #0]
}
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	46bd      	mov	sp, r7
 8006cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d00:	4770      	bx	lr
 8006d02:	bf00      	nop
 8006d04:	20000274 	.word	0x20000274

08006d08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006d0c:	f7ff fff0 	bl	8006cf0 <HAL_RCC_GetHCLKFreq>
 8006d10:	4602      	mov	r2, r0
 8006d12:	4b06      	ldr	r3, [pc, #24]	@ (8006d2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8006d14:	689b      	ldr	r3, [r3, #8]
 8006d16:	0a1b      	lsrs	r3, r3, #8
 8006d18:	f003 0307 	and.w	r3, r3, #7
 8006d1c:	4904      	ldr	r1, [pc, #16]	@ (8006d30 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006d1e:	5ccb      	ldrb	r3, [r1, r3]
 8006d20:	f003 031f 	and.w	r3, r3, #31
 8006d24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006d28:	4618      	mov	r0, r3
 8006d2a:	bd80      	pop	{r7, pc}
 8006d2c:	40021000 	.word	0x40021000
 8006d30:	0800b354 	.word	0x0800b354

08006d34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006d38:	f7ff ffda 	bl	8006cf0 <HAL_RCC_GetHCLKFreq>
 8006d3c:	4602      	mov	r2, r0
 8006d3e:	4b06      	ldr	r3, [pc, #24]	@ (8006d58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006d40:	689b      	ldr	r3, [r3, #8]
 8006d42:	0adb      	lsrs	r3, r3, #11
 8006d44:	f003 0307 	and.w	r3, r3, #7
 8006d48:	4904      	ldr	r1, [pc, #16]	@ (8006d5c <HAL_RCC_GetPCLK2Freq+0x28>)
 8006d4a:	5ccb      	ldrb	r3, [r1, r3]
 8006d4c:	f003 031f 	and.w	r3, r3, #31
 8006d50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006d54:	4618      	mov	r0, r3
 8006d56:	bd80      	pop	{r7, pc}
 8006d58:	40021000 	.word	0x40021000
 8006d5c:	0800b354 	.word	0x0800b354

08006d60 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006d60:	b480      	push	{r7}
 8006d62:	b087      	sub	sp, #28
 8006d64:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006d66:	4b1e      	ldr	r3, [pc, #120]	@ (8006de0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006d68:	68db      	ldr	r3, [r3, #12]
 8006d6a:	f003 0303 	and.w	r3, r3, #3
 8006d6e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006d70:	4b1b      	ldr	r3, [pc, #108]	@ (8006de0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006d72:	68db      	ldr	r3, [r3, #12]
 8006d74:	091b      	lsrs	r3, r3, #4
 8006d76:	f003 030f 	and.w	r3, r3, #15
 8006d7a:	3301      	adds	r3, #1
 8006d7c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006d7e:	693b      	ldr	r3, [r7, #16]
 8006d80:	2b03      	cmp	r3, #3
 8006d82:	d10c      	bne.n	8006d9e <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006d84:	4a17      	ldr	r2, [pc, #92]	@ (8006de4 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8006d86:	68fb      	ldr	r3, [r7, #12]
 8006d88:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d8c:	4a14      	ldr	r2, [pc, #80]	@ (8006de0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006d8e:	68d2      	ldr	r2, [r2, #12]
 8006d90:	0a12      	lsrs	r2, r2, #8
 8006d92:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006d96:	fb02 f303 	mul.w	r3, r2, r3
 8006d9a:	617b      	str	r3, [r7, #20]
    break;
 8006d9c:	e00c      	b.n	8006db8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006d9e:	4a12      	ldr	r2, [pc, #72]	@ (8006de8 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006da6:	4a0e      	ldr	r2, [pc, #56]	@ (8006de0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006da8:	68d2      	ldr	r2, [r2, #12]
 8006daa:	0a12      	lsrs	r2, r2, #8
 8006dac:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006db0:	fb02 f303 	mul.w	r3, r2, r3
 8006db4:	617b      	str	r3, [r7, #20]
    break;
 8006db6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006db8:	4b09      	ldr	r3, [pc, #36]	@ (8006de0 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006dba:	68db      	ldr	r3, [r3, #12]
 8006dbc:	0e5b      	lsrs	r3, r3, #25
 8006dbe:	f003 0303 	and.w	r3, r3, #3
 8006dc2:	3301      	adds	r3, #1
 8006dc4:	005b      	lsls	r3, r3, #1
 8006dc6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8006dc8:	697a      	ldr	r2, [r7, #20]
 8006dca:	68bb      	ldr	r3, [r7, #8]
 8006dcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006dd0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8006dd2:	687b      	ldr	r3, [r7, #4]
}
 8006dd4:	4618      	mov	r0, r3
 8006dd6:	371c      	adds	r7, #28
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dde:	4770      	bx	lr
 8006de0:	40021000 	.word	0x40021000
 8006de4:	016e3600 	.word	0x016e3600
 8006de8:	00f42400 	.word	0x00f42400

08006dec <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006dec:	b580      	push	{r7, lr}
 8006dee:	b086      	sub	sp, #24
 8006df0:	af00      	add	r7, sp, #0
 8006df2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006df4:	2300      	movs	r3, #0
 8006df6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006df8:	2300      	movs	r3, #0
 8006dfa:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	f000 8098 	beq.w	8006f3a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006e0e:	4b43      	ldr	r3, [pc, #268]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006e10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d10d      	bne.n	8006e36 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006e1a:	4b40      	ldr	r3, [pc, #256]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006e1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e1e:	4a3f      	ldr	r2, [pc, #252]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006e20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006e24:	6593      	str	r3, [r2, #88]	@ 0x58
 8006e26:	4b3d      	ldr	r3, [pc, #244]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006e28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006e2e:	60bb      	str	r3, [r7, #8]
 8006e30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006e32:	2301      	movs	r3, #1
 8006e34:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006e36:	4b3a      	ldr	r3, [pc, #232]	@ (8006f20 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	4a39      	ldr	r2, [pc, #228]	@ (8006f20 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006e3c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006e40:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006e42:	f7fc fdb7 	bl	80039b4 <HAL_GetTick>
 8006e46:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006e48:	e009      	b.n	8006e5e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006e4a:	f7fc fdb3 	bl	80039b4 <HAL_GetTick>
 8006e4e:	4602      	mov	r2, r0
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	1ad3      	subs	r3, r2, r3
 8006e54:	2b02      	cmp	r3, #2
 8006e56:	d902      	bls.n	8006e5e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8006e58:	2303      	movs	r3, #3
 8006e5a:	74fb      	strb	r3, [r7, #19]
        break;
 8006e5c:	e005      	b.n	8006e6a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006e5e:	4b30      	ldr	r3, [pc, #192]	@ (8006f20 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d0ef      	beq.n	8006e4a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8006e6a:	7cfb      	ldrb	r3, [r7, #19]
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d159      	bne.n	8006f24 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006e70:	4b2a      	ldr	r3, [pc, #168]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006e72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e76:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006e7a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006e7c:	697b      	ldr	r3, [r7, #20]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d01e      	beq.n	8006ec0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e86:	697a      	ldr	r2, [r7, #20]
 8006e88:	429a      	cmp	r2, r3
 8006e8a:	d019      	beq.n	8006ec0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006e8c:	4b23      	ldr	r3, [pc, #140]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006e8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e92:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006e96:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006e98:	4b20      	ldr	r3, [pc, #128]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006e9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e9e:	4a1f      	ldr	r2, [pc, #124]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006ea0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006ea4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006ea8:	4b1c      	ldr	r3, [pc, #112]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006eaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006eae:	4a1b      	ldr	r2, [pc, #108]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006eb0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006eb4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006eb8:	4a18      	ldr	r2, [pc, #96]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006eba:	697b      	ldr	r3, [r7, #20]
 8006ebc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006ec0:	697b      	ldr	r3, [r7, #20]
 8006ec2:	f003 0301 	and.w	r3, r3, #1
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d016      	beq.n	8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006eca:	f7fc fd73 	bl	80039b4 <HAL_GetTick>
 8006ece:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006ed0:	e00b      	b.n	8006eea <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ed2:	f7fc fd6f 	bl	80039b4 <HAL_GetTick>
 8006ed6:	4602      	mov	r2, r0
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	1ad3      	subs	r3, r2, r3
 8006edc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006ee0:	4293      	cmp	r3, r2
 8006ee2:	d902      	bls.n	8006eea <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8006ee4:	2303      	movs	r3, #3
 8006ee6:	74fb      	strb	r3, [r7, #19]
            break;
 8006ee8:	e006      	b.n	8006ef8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006eea:	4b0c      	ldr	r3, [pc, #48]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006eec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ef0:	f003 0302 	and.w	r3, r3, #2
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d0ec      	beq.n	8006ed2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8006ef8:	7cfb      	ldrb	r3, [r7, #19]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d10b      	bne.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006efe:	4b07      	ldr	r3, [pc, #28]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006f00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f04:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f0c:	4903      	ldr	r1, [pc, #12]	@ (8006f1c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006f0e:	4313      	orrs	r3, r2
 8006f10:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006f14:	e008      	b.n	8006f28 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006f16:	7cfb      	ldrb	r3, [r7, #19]
 8006f18:	74bb      	strb	r3, [r7, #18]
 8006f1a:	e005      	b.n	8006f28 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006f1c:	40021000 	.word	0x40021000
 8006f20:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f24:	7cfb      	ldrb	r3, [r7, #19]
 8006f26:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006f28:	7c7b      	ldrb	r3, [r7, #17]
 8006f2a:	2b01      	cmp	r3, #1
 8006f2c:	d105      	bne.n	8006f3a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006f2e:	4ba7      	ldr	r3, [pc, #668]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006f30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f32:	4aa6      	ldr	r2, [pc, #664]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006f34:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006f38:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	f003 0301 	and.w	r3, r3, #1
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d00a      	beq.n	8006f5c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006f46:	4ba1      	ldr	r3, [pc, #644]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006f48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f4c:	f023 0203 	bic.w	r2, r3, #3
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	685b      	ldr	r3, [r3, #4]
 8006f54:	499d      	ldr	r1, [pc, #628]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006f56:	4313      	orrs	r3, r2
 8006f58:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	f003 0302 	and.w	r3, r3, #2
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d00a      	beq.n	8006f7e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006f68:	4b98      	ldr	r3, [pc, #608]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006f6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f6e:	f023 020c 	bic.w	r2, r3, #12
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	689b      	ldr	r3, [r3, #8]
 8006f76:	4995      	ldr	r1, [pc, #596]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006f78:	4313      	orrs	r3, r2
 8006f7a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f003 0304 	and.w	r3, r3, #4
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d00a      	beq.n	8006fa0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006f8a:	4b90      	ldr	r3, [pc, #576]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006f8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006f90:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	68db      	ldr	r3, [r3, #12]
 8006f98:	498c      	ldr	r1, [pc, #560]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006f9a:	4313      	orrs	r3, r2
 8006f9c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	f003 0308 	and.w	r3, r3, #8
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d00a      	beq.n	8006fc2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006fac:	4b87      	ldr	r3, [pc, #540]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006fae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fb2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	691b      	ldr	r3, [r3, #16]
 8006fba:	4984      	ldr	r1, [pc, #528]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006fbc:	4313      	orrs	r3, r2
 8006fbe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f003 0310 	and.w	r3, r3, #16
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d00a      	beq.n	8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006fce:	4b7f      	ldr	r3, [pc, #508]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006fd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fd4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	695b      	ldr	r3, [r3, #20]
 8006fdc:	497b      	ldr	r1, [pc, #492]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006fde:	4313      	orrs	r3, r2
 8006fe0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	f003 0320 	and.w	r3, r3, #32
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d00a      	beq.n	8007006 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006ff0:	4b76      	ldr	r3, [pc, #472]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8006ff2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ff6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	699b      	ldr	r3, [r3, #24]
 8006ffe:	4973      	ldr	r1, [pc, #460]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007000:	4313      	orrs	r3, r2
 8007002:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800700e:	2b00      	cmp	r3, #0
 8007010:	d00a      	beq.n	8007028 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007012:	4b6e      	ldr	r3, [pc, #440]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007014:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007018:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	69db      	ldr	r3, [r3, #28]
 8007020:	496a      	ldr	r1, [pc, #424]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007022:	4313      	orrs	r3, r2
 8007024:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007030:	2b00      	cmp	r3, #0
 8007032:	d00a      	beq.n	800704a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007034:	4b65      	ldr	r3, [pc, #404]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007036:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800703a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	6a1b      	ldr	r3, [r3, #32]
 8007042:	4962      	ldr	r1, [pc, #392]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007044:	4313      	orrs	r3, r2
 8007046:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007052:	2b00      	cmp	r3, #0
 8007054:	d00a      	beq.n	800706c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007056:	4b5d      	ldr	r3, [pc, #372]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007058:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800705c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007064:	4959      	ldr	r1, [pc, #356]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007066:	4313      	orrs	r3, r2
 8007068:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007074:	2b00      	cmp	r3, #0
 8007076:	d00a      	beq.n	800708e <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007078:	4b54      	ldr	r3, [pc, #336]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800707a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800707e:	f023 0203 	bic.w	r2, r3, #3
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007086:	4951      	ldr	r1, [pc, #324]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007088:	4313      	orrs	r3, r2
 800708a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007096:	2b00      	cmp	r3, #0
 8007098:	d00a      	beq.n	80070b0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800709a:	4b4c      	ldr	r3, [pc, #304]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800709c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070a0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070a8:	4948      	ldr	r1, [pc, #288]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80070aa:	4313      	orrs	r3, r2
 80070ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d015      	beq.n	80070e8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80070bc:	4b43      	ldr	r3, [pc, #268]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80070be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070c2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070ca:	4940      	ldr	r1, [pc, #256]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80070cc:	4313      	orrs	r3, r2
 80070ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070d6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80070da:	d105      	bne.n	80070e8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80070dc:	4b3b      	ldr	r3, [pc, #236]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80070de:	68db      	ldr	r3, [r3, #12]
 80070e0:	4a3a      	ldr	r2, [pc, #232]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80070e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80070e6:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d015      	beq.n	8007120 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80070f4:	4b35      	ldr	r3, [pc, #212]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80070f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070fa:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007102:	4932      	ldr	r1, [pc, #200]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007104:	4313      	orrs	r3, r2
 8007106:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800710e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007112:	d105      	bne.n	8007120 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007114:	4b2d      	ldr	r3, [pc, #180]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007116:	68db      	ldr	r3, [r3, #12]
 8007118:	4a2c      	ldr	r2, [pc, #176]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800711a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800711e:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8007128:	2b00      	cmp	r3, #0
 800712a:	d015      	beq.n	8007158 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800712c:	4b27      	ldr	r3, [pc, #156]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800712e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007132:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800713a:	4924      	ldr	r1, [pc, #144]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800713c:	4313      	orrs	r3, r2
 800713e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007146:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800714a:	d105      	bne.n	8007158 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800714c:	4b1f      	ldr	r3, [pc, #124]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800714e:	68db      	ldr	r3, [r3, #12]
 8007150:	4a1e      	ldr	r2, [pc, #120]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007152:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007156:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007160:	2b00      	cmp	r3, #0
 8007162:	d015      	beq.n	8007190 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007164:	4b19      	ldr	r3, [pc, #100]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007166:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800716a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007172:	4916      	ldr	r1, [pc, #88]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007174:	4313      	orrs	r3, r2
 8007176:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800717e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007182:	d105      	bne.n	8007190 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007184:	4b11      	ldr	r3, [pc, #68]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007186:	68db      	ldr	r3, [r3, #12]
 8007188:	4a10      	ldr	r2, [pc, #64]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800718a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800718e:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007198:	2b00      	cmp	r3, #0
 800719a:	d019      	beq.n	80071d0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800719c:	4b0b      	ldr	r3, [pc, #44]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800719e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071a2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071aa:	4908      	ldr	r1, [pc, #32]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071ac:	4313      	orrs	r3, r2
 80071ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80071ba:	d109      	bne.n	80071d0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80071bc:	4b03      	ldr	r3, [pc, #12]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071be:	68db      	ldr	r3, [r3, #12]
 80071c0:	4a02      	ldr	r2, [pc, #8]	@ (80071cc <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80071c6:	60d3      	str	r3, [r2, #12]
 80071c8:	e002      	b.n	80071d0 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80071ca:	bf00      	nop
 80071cc:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80071d8:	2b00      	cmp	r3, #0
 80071da:	d015      	beq.n	8007208 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80071dc:	4b29      	ldr	r3, [pc, #164]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80071de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071e2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071ea:	4926      	ldr	r1, [pc, #152]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80071ec:	4313      	orrs	r3, r2
 80071ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071f6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80071fa:	d105      	bne.n	8007208 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80071fc:	4b21      	ldr	r3, [pc, #132]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80071fe:	68db      	ldr	r3, [r3, #12]
 8007200:	4a20      	ldr	r2, [pc, #128]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007202:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007206:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007210:	2b00      	cmp	r3, #0
 8007212:	d015      	beq.n	8007240 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8007214:	4b1b      	ldr	r3, [pc, #108]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007216:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800721a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007222:	4918      	ldr	r1, [pc, #96]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007224:	4313      	orrs	r3, r2
 8007226:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800722e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007232:	d105      	bne.n	8007240 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007234:	4b13      	ldr	r3, [pc, #76]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007236:	68db      	ldr	r3, [r3, #12]
 8007238:	4a12      	ldr	r2, [pc, #72]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800723a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800723e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007248:	2b00      	cmp	r3, #0
 800724a:	d015      	beq.n	8007278 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800724c:	4b0d      	ldr	r3, [pc, #52]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800724e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007252:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800725a:	490a      	ldr	r1, [pc, #40]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800725c:	4313      	orrs	r3, r2
 800725e:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007266:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800726a:	d105      	bne.n	8007278 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800726c:	4b05      	ldr	r3, [pc, #20]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800726e:	68db      	ldr	r3, [r3, #12]
 8007270:	4a04      	ldr	r2, [pc, #16]	@ (8007284 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007272:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007276:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8007278:	7cbb      	ldrb	r3, [r7, #18]
}
 800727a:	4618      	mov	r0, r3
 800727c:	3718      	adds	r7, #24
 800727e:	46bd      	mov	sp, r7
 8007280:	bd80      	pop	{r7, pc}
 8007282:	bf00      	nop
 8007284:	40021000 	.word	0x40021000

08007288 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007288:	b580      	push	{r7, lr}
 800728a:	b082      	sub	sp, #8
 800728c:	af00      	add	r7, sp, #0
 800728e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	2b00      	cmp	r3, #0
 8007294:	d101      	bne.n	800729a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007296:	2301      	movs	r3, #1
 8007298:	e054      	b.n	8007344 <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80072a0:	b2db      	uxtb	r3, r3
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d111      	bne.n	80072ca <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	2200      	movs	r2, #0
 80072aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80072ae:	6878      	ldr	r0, [r7, #4]
 80072b0:	f001 feec 	bl	800908c <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d102      	bne.n	80072c2 <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	4a23      	ldr	r2, [pc, #140]	@ (800734c <HAL_TIM_Base_Init+0xc4>)
 80072c0:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80072c6:	6878      	ldr	r0, [r7, #4]
 80072c8:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	2202      	movs	r2, #2
 80072ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681a      	ldr	r2, [r3, #0]
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	3304      	adds	r3, #4
 80072da:	4619      	mov	r1, r3
 80072dc:	4610      	mov	r0, r2
 80072de:	f001 fa35 	bl	800874c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	2201      	movs	r2, #1
 80072e6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2201      	movs	r2, #1
 80072ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2201      	movs	r2, #1
 80072f6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	2201      	movs	r2, #1
 80072fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2201      	movs	r2, #1
 8007306:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	2201      	movs	r2, #1
 800730e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	2201      	movs	r2, #1
 8007316:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2201      	movs	r2, #1
 800731e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	2201      	movs	r2, #1
 8007326:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	2201      	movs	r2, #1
 800732e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	2201      	movs	r2, #1
 8007336:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	2201      	movs	r2, #1
 800733e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007342:	2300      	movs	r3, #0
}
 8007344:	4618      	mov	r0, r3
 8007346:	3708      	adds	r7, #8
 8007348:	46bd      	mov	sp, r7
 800734a:	bd80      	pop	{r7, pc}
 800734c:	080033c5 	.word	0x080033c5

08007350 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007350:	b480      	push	{r7}
 8007352:	b085      	sub	sp, #20
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800735e:	b2db      	uxtb	r3, r3
 8007360:	2b01      	cmp	r3, #1
 8007362:	d001      	beq.n	8007368 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007364:	2301      	movs	r3, #1
 8007366:	e04c      	b.n	8007402 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	2202      	movs	r2, #2
 800736c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	4a26      	ldr	r2, [pc, #152]	@ (8007410 <HAL_TIM_Base_Start+0xc0>)
 8007376:	4293      	cmp	r3, r2
 8007378:	d022      	beq.n	80073c0 <HAL_TIM_Base_Start+0x70>
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007382:	d01d      	beq.n	80073c0 <HAL_TIM_Base_Start+0x70>
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	4a22      	ldr	r2, [pc, #136]	@ (8007414 <HAL_TIM_Base_Start+0xc4>)
 800738a:	4293      	cmp	r3, r2
 800738c:	d018      	beq.n	80073c0 <HAL_TIM_Base_Start+0x70>
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	4a21      	ldr	r2, [pc, #132]	@ (8007418 <HAL_TIM_Base_Start+0xc8>)
 8007394:	4293      	cmp	r3, r2
 8007396:	d013      	beq.n	80073c0 <HAL_TIM_Base_Start+0x70>
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	4a1f      	ldr	r2, [pc, #124]	@ (800741c <HAL_TIM_Base_Start+0xcc>)
 800739e:	4293      	cmp	r3, r2
 80073a0:	d00e      	beq.n	80073c0 <HAL_TIM_Base_Start+0x70>
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	4a1e      	ldr	r2, [pc, #120]	@ (8007420 <HAL_TIM_Base_Start+0xd0>)
 80073a8:	4293      	cmp	r3, r2
 80073aa:	d009      	beq.n	80073c0 <HAL_TIM_Base_Start+0x70>
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	4a1c      	ldr	r2, [pc, #112]	@ (8007424 <HAL_TIM_Base_Start+0xd4>)
 80073b2:	4293      	cmp	r3, r2
 80073b4:	d004      	beq.n	80073c0 <HAL_TIM_Base_Start+0x70>
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	4a1b      	ldr	r2, [pc, #108]	@ (8007428 <HAL_TIM_Base_Start+0xd8>)
 80073bc:	4293      	cmp	r3, r2
 80073be:	d115      	bne.n	80073ec <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	689a      	ldr	r2, [r3, #8]
 80073c6:	4b19      	ldr	r3, [pc, #100]	@ (800742c <HAL_TIM_Base_Start+0xdc>)
 80073c8:	4013      	ands	r3, r2
 80073ca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	2b06      	cmp	r3, #6
 80073d0:	d015      	beq.n	80073fe <HAL_TIM_Base_Start+0xae>
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80073d8:	d011      	beq.n	80073fe <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	681a      	ldr	r2, [r3, #0]
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	f042 0201 	orr.w	r2, r2, #1
 80073e8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073ea:	e008      	b.n	80073fe <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	681a      	ldr	r2, [r3, #0]
 80073f2:	687b      	ldr	r3, [r7, #4]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	f042 0201 	orr.w	r2, r2, #1
 80073fa:	601a      	str	r2, [r3, #0]
 80073fc:	e000      	b.n	8007400 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073fe:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007400:	2300      	movs	r3, #0
}
 8007402:	4618      	mov	r0, r3
 8007404:	3714      	adds	r7, #20
 8007406:	46bd      	mov	sp, r7
 8007408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800740c:	4770      	bx	lr
 800740e:	bf00      	nop
 8007410:	40012c00 	.word	0x40012c00
 8007414:	40000400 	.word	0x40000400
 8007418:	40000800 	.word	0x40000800
 800741c:	40000c00 	.word	0x40000c00
 8007420:	40013400 	.word	0x40013400
 8007424:	40014000 	.word	0x40014000
 8007428:	40015000 	.word	0x40015000
 800742c:	00010007 	.word	0x00010007

08007430 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007430:	b480      	push	{r7}
 8007432:	b085      	sub	sp, #20
 8007434:	af00      	add	r7, sp, #0
 8007436:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800743e:	b2db      	uxtb	r3, r3
 8007440:	2b01      	cmp	r3, #1
 8007442:	d001      	beq.n	8007448 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007444:	2301      	movs	r3, #1
 8007446:	e054      	b.n	80074f2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2202      	movs	r2, #2
 800744c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	68da      	ldr	r2, [r3, #12]
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	f042 0201 	orr.w	r2, r2, #1
 800745e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	4a26      	ldr	r2, [pc, #152]	@ (8007500 <HAL_TIM_Base_Start_IT+0xd0>)
 8007466:	4293      	cmp	r3, r2
 8007468:	d022      	beq.n	80074b0 <HAL_TIM_Base_Start_IT+0x80>
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007472:	d01d      	beq.n	80074b0 <HAL_TIM_Base_Start_IT+0x80>
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	4a22      	ldr	r2, [pc, #136]	@ (8007504 <HAL_TIM_Base_Start_IT+0xd4>)
 800747a:	4293      	cmp	r3, r2
 800747c:	d018      	beq.n	80074b0 <HAL_TIM_Base_Start_IT+0x80>
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	681b      	ldr	r3, [r3, #0]
 8007482:	4a21      	ldr	r2, [pc, #132]	@ (8007508 <HAL_TIM_Base_Start_IT+0xd8>)
 8007484:	4293      	cmp	r3, r2
 8007486:	d013      	beq.n	80074b0 <HAL_TIM_Base_Start_IT+0x80>
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	4a1f      	ldr	r2, [pc, #124]	@ (800750c <HAL_TIM_Base_Start_IT+0xdc>)
 800748e:	4293      	cmp	r3, r2
 8007490:	d00e      	beq.n	80074b0 <HAL_TIM_Base_Start_IT+0x80>
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	4a1e      	ldr	r2, [pc, #120]	@ (8007510 <HAL_TIM_Base_Start_IT+0xe0>)
 8007498:	4293      	cmp	r3, r2
 800749a:	d009      	beq.n	80074b0 <HAL_TIM_Base_Start_IT+0x80>
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	4a1c      	ldr	r2, [pc, #112]	@ (8007514 <HAL_TIM_Base_Start_IT+0xe4>)
 80074a2:	4293      	cmp	r3, r2
 80074a4:	d004      	beq.n	80074b0 <HAL_TIM_Base_Start_IT+0x80>
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	4a1b      	ldr	r2, [pc, #108]	@ (8007518 <HAL_TIM_Base_Start_IT+0xe8>)
 80074ac:	4293      	cmp	r3, r2
 80074ae:	d115      	bne.n	80074dc <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	689a      	ldr	r2, [r3, #8]
 80074b6:	4b19      	ldr	r3, [pc, #100]	@ (800751c <HAL_TIM_Base_Start_IT+0xec>)
 80074b8:	4013      	ands	r3, r2
 80074ba:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	2b06      	cmp	r3, #6
 80074c0:	d015      	beq.n	80074ee <HAL_TIM_Base_Start_IT+0xbe>
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80074c8:	d011      	beq.n	80074ee <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	681a      	ldr	r2, [r3, #0]
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	f042 0201 	orr.w	r2, r2, #1
 80074d8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80074da:	e008      	b.n	80074ee <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	681a      	ldr	r2, [r3, #0]
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	f042 0201 	orr.w	r2, r2, #1
 80074ea:	601a      	str	r2, [r3, #0]
 80074ec:	e000      	b.n	80074f0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80074ee:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80074f0:	2300      	movs	r3, #0
}
 80074f2:	4618      	mov	r0, r3
 80074f4:	3714      	adds	r7, #20
 80074f6:	46bd      	mov	sp, r7
 80074f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fc:	4770      	bx	lr
 80074fe:	bf00      	nop
 8007500:	40012c00 	.word	0x40012c00
 8007504:	40000400 	.word	0x40000400
 8007508:	40000800 	.word	0x40000800
 800750c:	40000c00 	.word	0x40000c00
 8007510:	40013400 	.word	0x40013400
 8007514:	40014000 	.word	0x40014000
 8007518:	40015000 	.word	0x40015000
 800751c:	00010007 	.word	0x00010007

08007520 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007520:	b580      	push	{r7, lr}
 8007522:	b082      	sub	sp, #8
 8007524:	af00      	add	r7, sp, #0
 8007526:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2b00      	cmp	r3, #0
 800752c:	d101      	bne.n	8007532 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800752e:	2301      	movs	r3, #1
 8007530:	e054      	b.n	80075dc <HAL_TIM_PWM_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007538:	b2db      	uxtb	r3, r3
 800753a:	2b00      	cmp	r3, #0
 800753c:	d111      	bne.n	8007562 <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	2200      	movs	r2, #0
 8007542:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8007546:	6878      	ldr	r0, [r7, #4]
 8007548:	f001 fda0 	bl	800908c <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007550:	2b00      	cmp	r3, #0
 8007552:	d102      	bne.n	800755a <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	4a23      	ldr	r2, [pc, #140]	@ (80075e4 <HAL_TIM_PWM_Init+0xc4>)
 8007558:	665a      	str	r2, [r3, #100]	@ 0x64
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800755e:	6878      	ldr	r0, [r7, #4]
 8007560:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	2202      	movs	r2, #2
 8007566:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681a      	ldr	r2, [r3, #0]
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	3304      	adds	r3, #4
 8007572:	4619      	mov	r1, r3
 8007574:	4610      	mov	r0, r2
 8007576:	f001 f8e9 	bl	800874c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2201      	movs	r2, #1
 800757e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	2201      	movs	r2, #1
 8007586:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	2201      	movs	r2, #1
 800758e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	2201      	movs	r2, #1
 8007596:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	2201      	movs	r2, #1
 800759e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	2201      	movs	r2, #1
 80075a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	2201      	movs	r2, #1
 80075ae:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	2201      	movs	r2, #1
 80075b6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	2201      	movs	r2, #1
 80075be:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	2201      	movs	r2, #1
 80075c6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	2201      	movs	r2, #1
 80075ce:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	2201      	movs	r2, #1
 80075d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80075da:	2300      	movs	r3, #0
}
 80075dc:	4618      	mov	r0, r3
 80075de:	3708      	adds	r7, #8
 80075e0:	46bd      	mov	sp, r7
 80075e2:	bd80      	pop	{r7, pc}
 80075e4:	080075e9 	.word	0x080075e9

080075e8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80075e8:	b480      	push	{r7}
 80075ea:	b083      	sub	sp, #12
 80075ec:	af00      	add	r7, sp, #0
 80075ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80075f0:	bf00      	nop
 80075f2:	370c      	adds	r7, #12
 80075f4:	46bd      	mov	sp, r7
 80075f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075fa:	4770      	bx	lr

080075fc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80075fc:	b580      	push	{r7, lr}
 80075fe:	b084      	sub	sp, #16
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
 8007604:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007606:	683b      	ldr	r3, [r7, #0]
 8007608:	2b00      	cmp	r3, #0
 800760a:	d109      	bne.n	8007620 <HAL_TIM_PWM_Start+0x24>
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007612:	b2db      	uxtb	r3, r3
 8007614:	2b01      	cmp	r3, #1
 8007616:	bf14      	ite	ne
 8007618:	2301      	movne	r3, #1
 800761a:	2300      	moveq	r3, #0
 800761c:	b2db      	uxtb	r3, r3
 800761e:	e03c      	b.n	800769a <HAL_TIM_PWM_Start+0x9e>
 8007620:	683b      	ldr	r3, [r7, #0]
 8007622:	2b04      	cmp	r3, #4
 8007624:	d109      	bne.n	800763a <HAL_TIM_PWM_Start+0x3e>
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800762c:	b2db      	uxtb	r3, r3
 800762e:	2b01      	cmp	r3, #1
 8007630:	bf14      	ite	ne
 8007632:	2301      	movne	r3, #1
 8007634:	2300      	moveq	r3, #0
 8007636:	b2db      	uxtb	r3, r3
 8007638:	e02f      	b.n	800769a <HAL_TIM_PWM_Start+0x9e>
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	2b08      	cmp	r3, #8
 800763e:	d109      	bne.n	8007654 <HAL_TIM_PWM_Start+0x58>
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007646:	b2db      	uxtb	r3, r3
 8007648:	2b01      	cmp	r3, #1
 800764a:	bf14      	ite	ne
 800764c:	2301      	movne	r3, #1
 800764e:	2300      	moveq	r3, #0
 8007650:	b2db      	uxtb	r3, r3
 8007652:	e022      	b.n	800769a <HAL_TIM_PWM_Start+0x9e>
 8007654:	683b      	ldr	r3, [r7, #0]
 8007656:	2b0c      	cmp	r3, #12
 8007658:	d109      	bne.n	800766e <HAL_TIM_PWM_Start+0x72>
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007660:	b2db      	uxtb	r3, r3
 8007662:	2b01      	cmp	r3, #1
 8007664:	bf14      	ite	ne
 8007666:	2301      	movne	r3, #1
 8007668:	2300      	moveq	r3, #0
 800766a:	b2db      	uxtb	r3, r3
 800766c:	e015      	b.n	800769a <HAL_TIM_PWM_Start+0x9e>
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	2b10      	cmp	r3, #16
 8007672:	d109      	bne.n	8007688 <HAL_TIM_PWM_Start+0x8c>
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800767a:	b2db      	uxtb	r3, r3
 800767c:	2b01      	cmp	r3, #1
 800767e:	bf14      	ite	ne
 8007680:	2301      	movne	r3, #1
 8007682:	2300      	moveq	r3, #0
 8007684:	b2db      	uxtb	r3, r3
 8007686:	e008      	b.n	800769a <HAL_TIM_PWM_Start+0x9e>
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800768e:	b2db      	uxtb	r3, r3
 8007690:	2b01      	cmp	r3, #1
 8007692:	bf14      	ite	ne
 8007694:	2301      	movne	r3, #1
 8007696:	2300      	moveq	r3, #0
 8007698:	b2db      	uxtb	r3, r3
 800769a:	2b00      	cmp	r3, #0
 800769c:	d001      	beq.n	80076a2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800769e:	2301      	movs	r3, #1
 80076a0:	e0a6      	b.n	80077f0 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80076a2:	683b      	ldr	r3, [r7, #0]
 80076a4:	2b00      	cmp	r3, #0
 80076a6:	d104      	bne.n	80076b2 <HAL_TIM_PWM_Start+0xb6>
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2202      	movs	r2, #2
 80076ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80076b0:	e023      	b.n	80076fa <HAL_TIM_PWM_Start+0xfe>
 80076b2:	683b      	ldr	r3, [r7, #0]
 80076b4:	2b04      	cmp	r3, #4
 80076b6:	d104      	bne.n	80076c2 <HAL_TIM_PWM_Start+0xc6>
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2202      	movs	r2, #2
 80076bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80076c0:	e01b      	b.n	80076fa <HAL_TIM_PWM_Start+0xfe>
 80076c2:	683b      	ldr	r3, [r7, #0]
 80076c4:	2b08      	cmp	r3, #8
 80076c6:	d104      	bne.n	80076d2 <HAL_TIM_PWM_Start+0xd6>
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2202      	movs	r2, #2
 80076cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80076d0:	e013      	b.n	80076fa <HAL_TIM_PWM_Start+0xfe>
 80076d2:	683b      	ldr	r3, [r7, #0]
 80076d4:	2b0c      	cmp	r3, #12
 80076d6:	d104      	bne.n	80076e2 <HAL_TIM_PWM_Start+0xe6>
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	2202      	movs	r2, #2
 80076dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80076e0:	e00b      	b.n	80076fa <HAL_TIM_PWM_Start+0xfe>
 80076e2:	683b      	ldr	r3, [r7, #0]
 80076e4:	2b10      	cmp	r3, #16
 80076e6:	d104      	bne.n	80076f2 <HAL_TIM_PWM_Start+0xf6>
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	2202      	movs	r2, #2
 80076ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80076f0:	e003      	b.n	80076fa <HAL_TIM_PWM_Start+0xfe>
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	2202      	movs	r2, #2
 80076f6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	2201      	movs	r2, #1
 8007700:	6839      	ldr	r1, [r7, #0]
 8007702:	4618      	mov	r0, r3
 8007704:	f001 fc9c 	bl	8009040 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	4a3a      	ldr	r2, [pc, #232]	@ (80077f8 <HAL_TIM_PWM_Start+0x1fc>)
 800770e:	4293      	cmp	r3, r2
 8007710:	d018      	beq.n	8007744 <HAL_TIM_PWM_Start+0x148>
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	4a39      	ldr	r2, [pc, #228]	@ (80077fc <HAL_TIM_PWM_Start+0x200>)
 8007718:	4293      	cmp	r3, r2
 800771a:	d013      	beq.n	8007744 <HAL_TIM_PWM_Start+0x148>
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	4a37      	ldr	r2, [pc, #220]	@ (8007800 <HAL_TIM_PWM_Start+0x204>)
 8007722:	4293      	cmp	r3, r2
 8007724:	d00e      	beq.n	8007744 <HAL_TIM_PWM_Start+0x148>
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
 800772a:	4a36      	ldr	r2, [pc, #216]	@ (8007804 <HAL_TIM_PWM_Start+0x208>)
 800772c:	4293      	cmp	r3, r2
 800772e:	d009      	beq.n	8007744 <HAL_TIM_PWM_Start+0x148>
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	4a34      	ldr	r2, [pc, #208]	@ (8007808 <HAL_TIM_PWM_Start+0x20c>)
 8007736:	4293      	cmp	r3, r2
 8007738:	d004      	beq.n	8007744 <HAL_TIM_PWM_Start+0x148>
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	4a33      	ldr	r2, [pc, #204]	@ (800780c <HAL_TIM_PWM_Start+0x210>)
 8007740:	4293      	cmp	r3, r2
 8007742:	d101      	bne.n	8007748 <HAL_TIM_PWM_Start+0x14c>
 8007744:	2301      	movs	r3, #1
 8007746:	e000      	b.n	800774a <HAL_TIM_PWM_Start+0x14e>
 8007748:	2300      	movs	r3, #0
 800774a:	2b00      	cmp	r3, #0
 800774c:	d007      	beq.n	800775e <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800775c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	4a25      	ldr	r2, [pc, #148]	@ (80077f8 <HAL_TIM_PWM_Start+0x1fc>)
 8007764:	4293      	cmp	r3, r2
 8007766:	d022      	beq.n	80077ae <HAL_TIM_PWM_Start+0x1b2>
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007770:	d01d      	beq.n	80077ae <HAL_TIM_PWM_Start+0x1b2>
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	4a26      	ldr	r2, [pc, #152]	@ (8007810 <HAL_TIM_PWM_Start+0x214>)
 8007778:	4293      	cmp	r3, r2
 800777a:	d018      	beq.n	80077ae <HAL_TIM_PWM_Start+0x1b2>
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	4a24      	ldr	r2, [pc, #144]	@ (8007814 <HAL_TIM_PWM_Start+0x218>)
 8007782:	4293      	cmp	r3, r2
 8007784:	d013      	beq.n	80077ae <HAL_TIM_PWM_Start+0x1b2>
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	4a23      	ldr	r2, [pc, #140]	@ (8007818 <HAL_TIM_PWM_Start+0x21c>)
 800778c:	4293      	cmp	r3, r2
 800778e:	d00e      	beq.n	80077ae <HAL_TIM_PWM_Start+0x1b2>
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	681b      	ldr	r3, [r3, #0]
 8007794:	4a19      	ldr	r2, [pc, #100]	@ (80077fc <HAL_TIM_PWM_Start+0x200>)
 8007796:	4293      	cmp	r3, r2
 8007798:	d009      	beq.n	80077ae <HAL_TIM_PWM_Start+0x1b2>
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	4a18      	ldr	r2, [pc, #96]	@ (8007800 <HAL_TIM_PWM_Start+0x204>)
 80077a0:	4293      	cmp	r3, r2
 80077a2:	d004      	beq.n	80077ae <HAL_TIM_PWM_Start+0x1b2>
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	4a18      	ldr	r2, [pc, #96]	@ (800780c <HAL_TIM_PWM_Start+0x210>)
 80077aa:	4293      	cmp	r3, r2
 80077ac:	d115      	bne.n	80077da <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	689a      	ldr	r2, [r3, #8]
 80077b4:	4b19      	ldr	r3, [pc, #100]	@ (800781c <HAL_TIM_PWM_Start+0x220>)
 80077b6:	4013      	ands	r3, r2
 80077b8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	2b06      	cmp	r3, #6
 80077be:	d015      	beq.n	80077ec <HAL_TIM_PWM_Start+0x1f0>
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80077c6:	d011      	beq.n	80077ec <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	681a      	ldr	r2, [r3, #0]
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	f042 0201 	orr.w	r2, r2, #1
 80077d6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077d8:	e008      	b.n	80077ec <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	681a      	ldr	r2, [r3, #0]
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	f042 0201 	orr.w	r2, r2, #1
 80077e8:	601a      	str	r2, [r3, #0]
 80077ea:	e000      	b.n	80077ee <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80077ec:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80077ee:	2300      	movs	r3, #0
}
 80077f0:	4618      	mov	r0, r3
 80077f2:	3710      	adds	r7, #16
 80077f4:	46bd      	mov	sp, r7
 80077f6:	bd80      	pop	{r7, pc}
 80077f8:	40012c00 	.word	0x40012c00
 80077fc:	40013400 	.word	0x40013400
 8007800:	40014000 	.word	0x40014000
 8007804:	40014400 	.word	0x40014400
 8007808:	40014800 	.word	0x40014800
 800780c:	40015000 	.word	0x40015000
 8007810:	40000400 	.word	0x40000400
 8007814:	40000800 	.word	0x40000800
 8007818:	40000c00 	.word	0x40000c00
 800781c:	00010007 	.word	0x00010007

08007820 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8007820:	b580      	push	{r7, lr}
 8007822:	b082      	sub	sp, #8
 8007824:	af00      	add	r7, sp, #0
 8007826:	6078      	str	r0, [r7, #4]
 8007828:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	2b00      	cmp	r3, #0
 800782e:	d101      	bne.n	8007834 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 8007830:	2301      	movs	r3, #1
 8007832:	e04c      	b.n	80078ce <HAL_TIM_OnePulse_Init+0xae>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800783a:	b2db      	uxtb	r3, r3
 800783c:	2b00      	cmp	r3, #0
 800783e:	d111      	bne.n	8007864 <HAL_TIM_OnePulse_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	2200      	movs	r2, #0
 8007844:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8007848:	6878      	ldr	r0, [r7, #4]
 800784a:	f001 fc1f 	bl	800908c <TIM_ResetCallback>

    if (htim->OnePulse_MspInitCallback == NULL)
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007852:	2b00      	cmp	r3, #0
 8007854:	d102      	bne.n	800785c <HAL_TIM_OnePulse_Init+0x3c>
    {
      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	4a1f      	ldr	r2, [pc, #124]	@ (80078d8 <HAL_TIM_OnePulse_Init+0xb8>)
 800785a:	66da      	str	r2, [r3, #108]	@ 0x6c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007860:	6878      	ldr	r0, [r7, #4]
 8007862:	4798      	blx	r3
    HAL_TIM_OnePulse_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2202      	movs	r2, #2
 8007868:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681a      	ldr	r2, [r3, #0]
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	3304      	adds	r3, #4
 8007874:	4619      	mov	r1, r3
 8007876:	4610      	mov	r0, r2
 8007878:	f000 ff68 	bl	800874c <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	681a      	ldr	r2, [r3, #0]
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	f022 0208 	bic.w	r2, r2, #8
 800788a:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	6819      	ldr	r1, [r3, #0]
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	683a      	ldr	r2, [r7, #0]
 8007898:	430a      	orrs	r2, r1
 800789a:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	2201      	movs	r2, #1
 80078a0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	2201      	movs	r2, #1
 80078a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	2201      	movs	r2, #1
 80078b0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	2201      	movs	r2, #1
 80078b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	2201      	movs	r2, #1
 80078c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	2201      	movs	r2, #1
 80078c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80078cc:	2300      	movs	r3, #0
}
 80078ce:	4618      	mov	r0, r3
 80078d0:	3708      	adds	r7, #8
 80078d2:	46bd      	mov	sp, r7
 80078d4:	bd80      	pop	{r7, pc}
 80078d6:	bf00      	nop
 80078d8:	080078dd 	.word	0x080078dd

080078dc <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 80078dc:	b480      	push	{r7}
 80078de:	b083      	sub	sp, #12
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 80078e4:	bf00      	nop
 80078e6:	370c      	adds	r7, #12
 80078e8:	46bd      	mov	sp, r7
 80078ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ee:	4770      	bx	lr

080078f0 <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 80078f0:	b580      	push	{r7, lr}
 80078f2:	b084      	sub	sp, #16
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	6078      	str	r0, [r7, #4]
 80078f8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007900:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007908:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007910:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007918:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800791a:	7bfb      	ldrb	r3, [r7, #15]
 800791c:	2b01      	cmp	r3, #1
 800791e:	d108      	bne.n	8007932 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007920:	7bbb      	ldrb	r3, [r7, #14]
 8007922:	2b01      	cmp	r3, #1
 8007924:	d105      	bne.n	8007932 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007926:	7b7b      	ldrb	r3, [r7, #13]
 8007928:	2b01      	cmp	r3, #1
 800792a:	d102      	bne.n	8007932 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800792c:	7b3b      	ldrb	r3, [r7, #12]
 800792e:	2b01      	cmp	r3, #1
 8007930:	d001      	beq.n	8007936 <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 8007932:	2301      	movs	r3, #1
 8007934:	e059      	b.n	80079ea <HAL_TIM_OnePulse_Start_IT+0xfa>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	2202      	movs	r2, #2
 800793a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	2202      	movs	r2, #2
 8007942:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	2202      	movs	r2, #2
 800794a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	2202      	movs	r2, #2
 8007952:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	68da      	ldr	r2, [r3, #12]
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	f042 0202 	orr.w	r2, r2, #2
 8007964:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	68da      	ldr	r2, [r3, #12]
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	f042 0204 	orr.w	r2, r2, #4
 8007974:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	2201      	movs	r2, #1
 800797c:	2100      	movs	r1, #0
 800797e:	4618      	mov	r0, r3
 8007980:	f001 fb5e 	bl	8009040 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	2201      	movs	r2, #1
 800798a:	2104      	movs	r1, #4
 800798c:	4618      	mov	r0, r3
 800798e:	f001 fb57 	bl	8009040 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	4a17      	ldr	r2, [pc, #92]	@ (80079f4 <HAL_TIM_OnePulse_Start_IT+0x104>)
 8007998:	4293      	cmp	r3, r2
 800799a:	d018      	beq.n	80079ce <HAL_TIM_OnePulse_Start_IT+0xde>
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	4a15      	ldr	r2, [pc, #84]	@ (80079f8 <HAL_TIM_OnePulse_Start_IT+0x108>)
 80079a2:	4293      	cmp	r3, r2
 80079a4:	d013      	beq.n	80079ce <HAL_TIM_OnePulse_Start_IT+0xde>
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	4a14      	ldr	r2, [pc, #80]	@ (80079fc <HAL_TIM_OnePulse_Start_IT+0x10c>)
 80079ac:	4293      	cmp	r3, r2
 80079ae:	d00e      	beq.n	80079ce <HAL_TIM_OnePulse_Start_IT+0xde>
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	681b      	ldr	r3, [r3, #0]
 80079b4:	4a12      	ldr	r2, [pc, #72]	@ (8007a00 <HAL_TIM_OnePulse_Start_IT+0x110>)
 80079b6:	4293      	cmp	r3, r2
 80079b8:	d009      	beq.n	80079ce <HAL_TIM_OnePulse_Start_IT+0xde>
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	4a11      	ldr	r2, [pc, #68]	@ (8007a04 <HAL_TIM_OnePulse_Start_IT+0x114>)
 80079c0:	4293      	cmp	r3, r2
 80079c2:	d004      	beq.n	80079ce <HAL_TIM_OnePulse_Start_IT+0xde>
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	4a0f      	ldr	r2, [pc, #60]	@ (8007a08 <HAL_TIM_OnePulse_Start_IT+0x118>)
 80079ca:	4293      	cmp	r3, r2
 80079cc:	d101      	bne.n	80079d2 <HAL_TIM_OnePulse_Start_IT+0xe2>
 80079ce:	2301      	movs	r3, #1
 80079d0:	e000      	b.n	80079d4 <HAL_TIM_OnePulse_Start_IT+0xe4>
 80079d2:	2300      	movs	r3, #0
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d007      	beq.n	80079e8 <HAL_TIM_OnePulse_Start_IT+0xf8>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80079e6:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 80079e8:	2300      	movs	r3, #0
}
 80079ea:	4618      	mov	r0, r3
 80079ec:	3710      	adds	r7, #16
 80079ee:	46bd      	mov	sp, r7
 80079f0:	bd80      	pop	{r7, pc}
 80079f2:	bf00      	nop
 80079f4:	40012c00 	.word	0x40012c00
 80079f8:	40013400 	.word	0x40013400
 80079fc:	40014000 	.word	0x40014000
 8007a00:	40014400 	.word	0x40014400
 8007a04:	40014800 	.word	0x40014800
 8007a08:	40015000 	.word	0x40015000

08007a0c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8007a0c:	b580      	push	{r7, lr}
 8007a0e:	b086      	sub	sp, #24
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	6078      	str	r0, [r7, #4]
 8007a14:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d101      	bne.n	8007a20 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007a1c:	2301      	movs	r3, #1
 8007a1e:	e0a2      	b.n	8007b66 <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007a26:	b2db      	uxtb	r3, r3
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d111      	bne.n	8007a50 <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	2200      	movs	r2, #0
 8007a30:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8007a34:	6878      	ldr	r0, [r7, #4]
 8007a36:	f001 fb29 	bl	800908c <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	d102      	bne.n	8007a48 <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	4a4a      	ldr	r2, [pc, #296]	@ (8007b70 <HAL_TIM_Encoder_Init+0x164>)
 8007a46:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a4c:	6878      	ldr	r0, [r7, #4]
 8007a4e:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	2202      	movs	r2, #2
 8007a54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	689b      	ldr	r3, [r3, #8]
 8007a5e:	687a      	ldr	r2, [r7, #4]
 8007a60:	6812      	ldr	r2, [r2, #0]
 8007a62:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8007a66:	f023 0307 	bic.w	r3, r3, #7
 8007a6a:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681a      	ldr	r2, [r3, #0]
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	3304      	adds	r3, #4
 8007a74:	4619      	mov	r1, r3
 8007a76:	4610      	mov	r0, r2
 8007a78:	f000 fe68 	bl	800874c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	689b      	ldr	r3, [r3, #8]
 8007a82:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	699b      	ldr	r3, [r3, #24]
 8007a8a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	6a1b      	ldr	r3, [r3, #32]
 8007a92:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007a94:	683b      	ldr	r3, [r7, #0]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	697a      	ldr	r2, [r7, #20]
 8007a9a:	4313      	orrs	r3, r2
 8007a9c:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007a9e:	693b      	ldr	r3, [r7, #16]
 8007aa0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007aa4:	f023 0303 	bic.w	r3, r3, #3
 8007aa8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007aaa:	683b      	ldr	r3, [r7, #0]
 8007aac:	689a      	ldr	r2, [r3, #8]
 8007aae:	683b      	ldr	r3, [r7, #0]
 8007ab0:	699b      	ldr	r3, [r3, #24]
 8007ab2:	021b      	lsls	r3, r3, #8
 8007ab4:	4313      	orrs	r3, r2
 8007ab6:	693a      	ldr	r2, [r7, #16]
 8007ab8:	4313      	orrs	r3, r2
 8007aba:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007abc:	693b      	ldr	r3, [r7, #16]
 8007abe:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8007ac2:	f023 030c 	bic.w	r3, r3, #12
 8007ac6:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007ac8:	693b      	ldr	r3, [r7, #16]
 8007aca:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007ace:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007ad2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007ad4:	683b      	ldr	r3, [r7, #0]
 8007ad6:	68da      	ldr	r2, [r3, #12]
 8007ad8:	683b      	ldr	r3, [r7, #0]
 8007ada:	69db      	ldr	r3, [r3, #28]
 8007adc:	021b      	lsls	r3, r3, #8
 8007ade:	4313      	orrs	r3, r2
 8007ae0:	693a      	ldr	r2, [r7, #16]
 8007ae2:	4313      	orrs	r3, r2
 8007ae4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007ae6:	683b      	ldr	r3, [r7, #0]
 8007ae8:	691b      	ldr	r3, [r3, #16]
 8007aea:	011a      	lsls	r2, r3, #4
 8007aec:	683b      	ldr	r3, [r7, #0]
 8007aee:	6a1b      	ldr	r3, [r3, #32]
 8007af0:	031b      	lsls	r3, r3, #12
 8007af2:	4313      	orrs	r3, r2
 8007af4:	693a      	ldr	r2, [r7, #16]
 8007af6:	4313      	orrs	r3, r2
 8007af8:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8007b00:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8007b08:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007b0a:	683b      	ldr	r3, [r7, #0]
 8007b0c:	685a      	ldr	r2, [r3, #4]
 8007b0e:	683b      	ldr	r3, [r7, #0]
 8007b10:	695b      	ldr	r3, [r3, #20]
 8007b12:	011b      	lsls	r3, r3, #4
 8007b14:	4313      	orrs	r3, r2
 8007b16:	68fa      	ldr	r2, [r7, #12]
 8007b18:	4313      	orrs	r3, r2
 8007b1a:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	697a      	ldr	r2, [r7, #20]
 8007b22:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	693a      	ldr	r2, [r7, #16]
 8007b2a:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	681b      	ldr	r3, [r3, #0]
 8007b30:	68fa      	ldr	r2, [r7, #12]
 8007b32:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	2201      	movs	r2, #1
 8007b38:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	2201      	movs	r2, #1
 8007b40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	2201      	movs	r2, #1
 8007b48:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	2201      	movs	r2, #1
 8007b50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	2201      	movs	r2, #1
 8007b58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2201      	movs	r2, #1
 8007b60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007b64:	2300      	movs	r3, #0
}
 8007b66:	4618      	mov	r0, r3
 8007b68:	3718      	adds	r7, #24
 8007b6a:	46bd      	mov	sp, r7
 8007b6c:	bd80      	pop	{r7, pc}
 8007b6e:	bf00      	nop
 8007b70:	080034b9 	.word	0x080034b9

08007b74 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007b74:	b580      	push	{r7, lr}
 8007b76:	b084      	sub	sp, #16
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	6078      	str	r0, [r7, #4]
 8007b7c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007b84:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007b8c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007b94:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007b9c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8007b9e:	683b      	ldr	r3, [r7, #0]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d110      	bne.n	8007bc6 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007ba4:	7bfb      	ldrb	r3, [r7, #15]
 8007ba6:	2b01      	cmp	r3, #1
 8007ba8:	d102      	bne.n	8007bb0 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8007baa:	7b7b      	ldrb	r3, [r7, #13]
 8007bac:	2b01      	cmp	r3, #1
 8007bae:	d001      	beq.n	8007bb4 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8007bb0:	2301      	movs	r3, #1
 8007bb2:	e069      	b.n	8007c88 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	2202      	movs	r2, #2
 8007bb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	2202      	movs	r2, #2
 8007bc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007bc4:	e031      	b.n	8007c2a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007bc6:	683b      	ldr	r3, [r7, #0]
 8007bc8:	2b04      	cmp	r3, #4
 8007bca:	d110      	bne.n	8007bee <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007bcc:	7bbb      	ldrb	r3, [r7, #14]
 8007bce:	2b01      	cmp	r3, #1
 8007bd0:	d102      	bne.n	8007bd8 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007bd2:	7b3b      	ldrb	r3, [r7, #12]
 8007bd4:	2b01      	cmp	r3, #1
 8007bd6:	d001      	beq.n	8007bdc <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8007bd8:	2301      	movs	r3, #1
 8007bda:	e055      	b.n	8007c88 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	2202      	movs	r2, #2
 8007be0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	2202      	movs	r2, #2
 8007be8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007bec:	e01d      	b.n	8007c2a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007bee:	7bfb      	ldrb	r3, [r7, #15]
 8007bf0:	2b01      	cmp	r3, #1
 8007bf2:	d108      	bne.n	8007c06 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007bf4:	7bbb      	ldrb	r3, [r7, #14]
 8007bf6:	2b01      	cmp	r3, #1
 8007bf8:	d105      	bne.n	8007c06 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007bfa:	7b7b      	ldrb	r3, [r7, #13]
 8007bfc:	2b01      	cmp	r3, #1
 8007bfe:	d102      	bne.n	8007c06 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007c00:	7b3b      	ldrb	r3, [r7, #12]
 8007c02:	2b01      	cmp	r3, #1
 8007c04:	d001      	beq.n	8007c0a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8007c06:	2301      	movs	r3, #1
 8007c08:	e03e      	b.n	8007c88 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	2202      	movs	r2, #2
 8007c0e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	2202      	movs	r2, #2
 8007c16:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	2202      	movs	r2, #2
 8007c1e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	2202      	movs	r2, #2
 8007c26:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8007c2a:	683b      	ldr	r3, [r7, #0]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d003      	beq.n	8007c38 <HAL_TIM_Encoder_Start+0xc4>
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	2b04      	cmp	r3, #4
 8007c34:	d008      	beq.n	8007c48 <HAL_TIM_Encoder_Start+0xd4>
 8007c36:	e00f      	b.n	8007c58 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	2201      	movs	r2, #1
 8007c3e:	2100      	movs	r1, #0
 8007c40:	4618      	mov	r0, r3
 8007c42:	f001 f9fd 	bl	8009040 <TIM_CCxChannelCmd>
      break;
 8007c46:	e016      	b.n	8007c76 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	2201      	movs	r2, #1
 8007c4e:	2104      	movs	r1, #4
 8007c50:	4618      	mov	r0, r3
 8007c52:	f001 f9f5 	bl	8009040 <TIM_CCxChannelCmd>
      break;
 8007c56:	e00e      	b.n	8007c76 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	2201      	movs	r2, #1
 8007c5e:	2100      	movs	r1, #0
 8007c60:	4618      	mov	r0, r3
 8007c62:	f001 f9ed 	bl	8009040 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	2201      	movs	r2, #1
 8007c6c:	2104      	movs	r1, #4
 8007c6e:	4618      	mov	r0, r3
 8007c70:	f001 f9e6 	bl	8009040 <TIM_CCxChannelCmd>
      break;
 8007c74:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	681a      	ldr	r2, [r3, #0]
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	f042 0201 	orr.w	r2, r2, #1
 8007c84:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007c86:	2300      	movs	r3, #0
}
 8007c88:	4618      	mov	r0, r3
 8007c8a:	3710      	adds	r7, #16
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	bd80      	pop	{r7, pc}

08007c90 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007c90:	b580      	push	{r7, lr}
 8007c92:	b084      	sub	sp, #16
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	68db      	ldr	r3, [r3, #12]
 8007c9e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	691b      	ldr	r3, [r3, #16]
 8007ca6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007ca8:	68bb      	ldr	r3, [r7, #8]
 8007caa:	f003 0302 	and.w	r3, r3, #2
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d026      	beq.n	8007d00 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	f003 0302 	and.w	r3, r3, #2
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d021      	beq.n	8007d00 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	f06f 0202 	mvn.w	r2, #2
 8007cc4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	2201      	movs	r2, #1
 8007cca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	699b      	ldr	r3, [r3, #24]
 8007cd2:	f003 0303 	and.w	r3, r3, #3
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d005      	beq.n	8007ce6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007ce0:	6878      	ldr	r0, [r7, #4]
 8007ce2:	4798      	blx	r3
 8007ce4:	e009      	b.n	8007cfa <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007cec:	6878      	ldr	r0, [r7, #4]
 8007cee:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007cf6:	6878      	ldr	r0, [r7, #4]
 8007cf8:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007d00:	68bb      	ldr	r3, [r7, #8]
 8007d02:	f003 0304 	and.w	r3, r3, #4
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d026      	beq.n	8007d58 <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	f003 0304 	and.w	r3, r3, #4
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d021      	beq.n	8007d58 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	f06f 0204 	mvn.w	r2, #4
 8007d1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	2202      	movs	r2, #2
 8007d22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	699b      	ldr	r3, [r3, #24]
 8007d2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d005      	beq.n	8007d3e <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007d38:	6878      	ldr	r0, [r7, #4]
 8007d3a:	4798      	blx	r3
 8007d3c:	e009      	b.n	8007d52 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007d44:	6878      	ldr	r0, [r7, #4]
 8007d46:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007d4e:	6878      	ldr	r0, [r7, #4]
 8007d50:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	2200      	movs	r2, #0
 8007d56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007d58:	68bb      	ldr	r3, [r7, #8]
 8007d5a:	f003 0308 	and.w	r3, r3, #8
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d026      	beq.n	8007db0 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	f003 0308 	and.w	r3, r3, #8
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d021      	beq.n	8007db0 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	f06f 0208 	mvn.w	r2, #8
 8007d74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	2204      	movs	r2, #4
 8007d7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	69db      	ldr	r3, [r3, #28]
 8007d82:	f003 0303 	and.w	r3, r3, #3
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	d005      	beq.n	8007d96 <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007d90:	6878      	ldr	r0, [r7, #4]
 8007d92:	4798      	blx	r3
 8007d94:	e009      	b.n	8007daa <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007d9c:	6878      	ldr	r0, [r7, #4]
 8007d9e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007da6:	6878      	ldr	r0, [r7, #4]
 8007da8:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	2200      	movs	r2, #0
 8007dae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007db0:	68bb      	ldr	r3, [r7, #8]
 8007db2:	f003 0310 	and.w	r3, r3, #16
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d026      	beq.n	8007e08 <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	f003 0310 	and.w	r3, r3, #16
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d021      	beq.n	8007e08 <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	f06f 0210 	mvn.w	r2, #16
 8007dcc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	2208      	movs	r2, #8
 8007dd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	69db      	ldr	r3, [r3, #28]
 8007dda:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d005      	beq.n	8007dee <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007de8:	6878      	ldr	r0, [r7, #4]
 8007dea:	4798      	blx	r3
 8007dec:	e009      	b.n	8007e02 <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007df4:	6878      	ldr	r0, [r7, #4]
 8007df6:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8007dfe:	6878      	ldr	r0, [r7, #4]
 8007e00:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	2200      	movs	r2, #0
 8007e06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007e08:	68bb      	ldr	r3, [r7, #8]
 8007e0a:	f003 0301 	and.w	r3, r3, #1
 8007e0e:	2b00      	cmp	r3, #0
 8007e10:	d00e      	beq.n	8007e30 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	f003 0301 	and.w	r3, r3, #1
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d009      	beq.n	8007e30 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	f06f 0201 	mvn.w	r2, #1
 8007e24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007e2c:	6878      	ldr	r0, [r7, #4]
 8007e2e:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007e30:	68bb      	ldr	r3, [r7, #8]
 8007e32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d104      	bne.n	8007e44 <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8007e3a:	68bb      	ldr	r3, [r7, #8]
 8007e3c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d00e      	beq.n	8007e62 <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d009      	beq.n	8007e62 <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8007e56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8007e5e:	6878      	ldr	r0, [r7, #4]
 8007e60:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8007e62:	68bb      	ldr	r3, [r7, #8]
 8007e64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d00e      	beq.n	8007e8a <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d009      	beq.n	8007e8a <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007e7e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8007e86:	6878      	ldr	r0, [r7, #4]
 8007e88:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007e8a:	68bb      	ldr	r3, [r7, #8]
 8007e8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d00e      	beq.n	8007eb2 <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d009      	beq.n	8007eb2 <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007ea6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007eae:	6878      	ldr	r0, [r7, #4]
 8007eb0:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007eb2:	68bb      	ldr	r3, [r7, #8]
 8007eb4:	f003 0320 	and.w	r3, r3, #32
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d00e      	beq.n	8007eda <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	f003 0320 	and.w	r3, r3, #32
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d009      	beq.n	8007eda <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	f06f 0220 	mvn.w	r2, #32
 8007ece:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007ed6:	6878      	ldr	r0, [r7, #4]
 8007ed8:	4798      	blx	r3
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8007eda:	68bb      	ldr	r3, [r7, #8]
 8007edc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d00e      	beq.n	8007f02 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d009      	beq.n	8007f02 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8007ef6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007efe:	6878      	ldr	r0, [r7, #4]
 8007f00:	4798      	blx	r3
      HAL_TIMEx_EncoderIndexCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8007f02:	68bb      	ldr	r3, [r7, #8]
 8007f04:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d00e      	beq.n	8007f2a <HAL_TIM_IRQHandler+0x29a>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d009      	beq.n	8007f2a <HAL_TIM_IRQHandler+0x29a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8007f1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8007f26:	6878      	ldr	r0, [r7, #4]
 8007f28:	4798      	blx	r3
      HAL_TIMEx_DirectionChangeCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8007f2a:	68bb      	ldr	r3, [r7, #8]
 8007f2c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d00e      	beq.n	8007f52 <HAL_TIM_IRQHandler+0x2c2>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d009      	beq.n	8007f52 <HAL_TIM_IRQHandler+0x2c2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8007f46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8007f4e:	6878      	ldr	r0, [r7, #4]
 8007f50:	4798      	blx	r3
      HAL_TIMEx_IndexErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8007f52:	68bb      	ldr	r3, [r7, #8]
 8007f54:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d00e      	beq.n	8007f7a <HAL_TIM_IRQHandler+0x2ea>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d009      	beq.n	8007f7a <HAL_TIM_IRQHandler+0x2ea>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8007f6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8007f76:	6878      	ldr	r0, [r7, #4]
 8007f78:	4798      	blx	r3
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007f7a:	bf00      	nop
 8007f7c:	3710      	adds	r7, #16
 8007f7e:	46bd      	mov	sp, r7
 8007f80:	bd80      	pop	{r7, pc}
	...

08007f84 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007f84:	b580      	push	{r7, lr}
 8007f86:	b086      	sub	sp, #24
 8007f88:	af00      	add	r7, sp, #0
 8007f8a:	60f8      	str	r0, [r7, #12]
 8007f8c:	60b9      	str	r1, [r7, #8]
 8007f8e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007f90:	2300      	movs	r3, #0
 8007f92:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007f9a:	2b01      	cmp	r3, #1
 8007f9c:	d101      	bne.n	8007fa2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007f9e:	2302      	movs	r3, #2
 8007fa0:	e0ff      	b.n	80081a2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	2201      	movs	r2, #1
 8007fa6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	2b14      	cmp	r3, #20
 8007fae:	f200 80f0 	bhi.w	8008192 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007fb2:	a201      	add	r2, pc, #4	@ (adr r2, 8007fb8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007fb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fb8:	0800800d 	.word	0x0800800d
 8007fbc:	08008193 	.word	0x08008193
 8007fc0:	08008193 	.word	0x08008193
 8007fc4:	08008193 	.word	0x08008193
 8007fc8:	0800804d 	.word	0x0800804d
 8007fcc:	08008193 	.word	0x08008193
 8007fd0:	08008193 	.word	0x08008193
 8007fd4:	08008193 	.word	0x08008193
 8007fd8:	0800808f 	.word	0x0800808f
 8007fdc:	08008193 	.word	0x08008193
 8007fe0:	08008193 	.word	0x08008193
 8007fe4:	08008193 	.word	0x08008193
 8007fe8:	080080cf 	.word	0x080080cf
 8007fec:	08008193 	.word	0x08008193
 8007ff0:	08008193 	.word	0x08008193
 8007ff4:	08008193 	.word	0x08008193
 8007ff8:	08008111 	.word	0x08008111
 8007ffc:	08008193 	.word	0x08008193
 8008000:	08008193 	.word	0x08008193
 8008004:	08008193 	.word	0x08008193
 8008008:	08008151 	.word	0x08008151
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	68b9      	ldr	r1, [r7, #8]
 8008012:	4618      	mov	r0, r3
 8008014:	f000 fc4e 	bl	80088b4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	699a      	ldr	r2, [r3, #24]
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	f042 0208 	orr.w	r2, r2, #8
 8008026:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	699a      	ldr	r2, [r3, #24]
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f022 0204 	bic.w	r2, r2, #4
 8008036:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	6999      	ldr	r1, [r3, #24]
 800803e:	68bb      	ldr	r3, [r7, #8]
 8008040:	691a      	ldr	r2, [r3, #16]
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	430a      	orrs	r2, r1
 8008048:	619a      	str	r2, [r3, #24]
      break;
 800804a:	e0a5      	b.n	8008198 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	68b9      	ldr	r1, [r7, #8]
 8008052:	4618      	mov	r0, r3
 8008054:	f000 fcc8 	bl	80089e8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008058:	68fb      	ldr	r3, [r7, #12]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	699a      	ldr	r2, [r3, #24]
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8008066:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	699a      	ldr	r2, [r3, #24]
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008076:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	6999      	ldr	r1, [r3, #24]
 800807e:	68bb      	ldr	r3, [r7, #8]
 8008080:	691b      	ldr	r3, [r3, #16]
 8008082:	021a      	lsls	r2, r3, #8
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	430a      	orrs	r2, r1
 800808a:	619a      	str	r2, [r3, #24]
      break;
 800808c:	e084      	b.n	8008198 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	68b9      	ldr	r1, [r7, #8]
 8008094:	4618      	mov	r0, r3
 8008096:	f000 fd3b 	bl	8008b10 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	69da      	ldr	r2, [r3, #28]
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	f042 0208 	orr.w	r2, r2, #8
 80080a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	69da      	ldr	r2, [r3, #28]
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	f022 0204 	bic.w	r2, r2, #4
 80080b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	681b      	ldr	r3, [r3, #0]
 80080be:	69d9      	ldr	r1, [r3, #28]
 80080c0:	68bb      	ldr	r3, [r7, #8]
 80080c2:	691a      	ldr	r2, [r3, #16]
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	430a      	orrs	r2, r1
 80080ca:	61da      	str	r2, [r3, #28]
      break;
 80080cc:	e064      	b.n	8008198 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	68b9      	ldr	r1, [r7, #8]
 80080d4:	4618      	mov	r0, r3
 80080d6:	f000 fdad 	bl	8008c34 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	69da      	ldr	r2, [r3, #28]
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80080e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	69da      	ldr	r2, [r3, #28]
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80080f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	69d9      	ldr	r1, [r3, #28]
 8008100:	68bb      	ldr	r3, [r7, #8]
 8008102:	691b      	ldr	r3, [r3, #16]
 8008104:	021a      	lsls	r2, r3, #8
 8008106:	68fb      	ldr	r3, [r7, #12]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	430a      	orrs	r2, r1
 800810c:	61da      	str	r2, [r3, #28]
      break;
 800810e:	e043      	b.n	8008198 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	68b9      	ldr	r1, [r7, #8]
 8008116:	4618      	mov	r0, r3
 8008118:	f000 fe20 	bl	8008d5c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	f042 0208 	orr.w	r2, r2, #8
 800812a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	f022 0204 	bic.w	r2, r2, #4
 800813a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008142:	68bb      	ldr	r3, [r7, #8]
 8008144:	691a      	ldr	r2, [r3, #16]
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	430a      	orrs	r2, r1
 800814c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800814e:	e023      	b.n	8008198 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	68b9      	ldr	r1, [r7, #8]
 8008156:	4618      	mov	r0, r3
 8008158:	f000 fe6a 	bl	8008e30 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008162:	68fb      	ldr	r3, [r7, #12]
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800816a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800817a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8008182:	68bb      	ldr	r3, [r7, #8]
 8008184:	691b      	ldr	r3, [r3, #16]
 8008186:	021a      	lsls	r2, r3, #8
 8008188:	68fb      	ldr	r3, [r7, #12]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	430a      	orrs	r2, r1
 800818e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8008190:	e002      	b.n	8008198 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8008192:	2301      	movs	r3, #1
 8008194:	75fb      	strb	r3, [r7, #23]
      break;
 8008196:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008198:	68fb      	ldr	r3, [r7, #12]
 800819a:	2200      	movs	r2, #0
 800819c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80081a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80081a2:	4618      	mov	r0, r3
 80081a4:	3718      	adds	r7, #24
 80081a6:	46bd      	mov	sp, r7
 80081a8:	bd80      	pop	{r7, pc}
 80081aa:	bf00      	nop

080081ac <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80081ac:	b580      	push	{r7, lr}
 80081ae:	b084      	sub	sp, #16
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	6078      	str	r0, [r7, #4]
 80081b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80081b6:	2300      	movs	r3, #0
 80081b8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80081c0:	2b01      	cmp	r3, #1
 80081c2:	d101      	bne.n	80081c8 <HAL_TIM_ConfigClockSource+0x1c>
 80081c4:	2302      	movs	r3, #2
 80081c6:	e0f6      	b.n	80083b6 <HAL_TIM_ConfigClockSource+0x20a>
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	2201      	movs	r2, #1
 80081cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2202      	movs	r2, #2
 80081d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	689b      	ldr	r3, [r3, #8]
 80081de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80081e0:	68bb      	ldr	r3, [r7, #8]
 80081e2:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 80081e6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80081ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80081ec:	68bb      	ldr	r3, [r7, #8]
 80081ee:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80081f2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	68ba      	ldr	r2, [r7, #8]
 80081fa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80081fc:	683b      	ldr	r3, [r7, #0]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	4a6f      	ldr	r2, [pc, #444]	@ (80083c0 <HAL_TIM_ConfigClockSource+0x214>)
 8008202:	4293      	cmp	r3, r2
 8008204:	f000 80c1 	beq.w	800838a <HAL_TIM_ConfigClockSource+0x1de>
 8008208:	4a6d      	ldr	r2, [pc, #436]	@ (80083c0 <HAL_TIM_ConfigClockSource+0x214>)
 800820a:	4293      	cmp	r3, r2
 800820c:	f200 80c6 	bhi.w	800839c <HAL_TIM_ConfigClockSource+0x1f0>
 8008210:	4a6c      	ldr	r2, [pc, #432]	@ (80083c4 <HAL_TIM_ConfigClockSource+0x218>)
 8008212:	4293      	cmp	r3, r2
 8008214:	f000 80b9 	beq.w	800838a <HAL_TIM_ConfigClockSource+0x1de>
 8008218:	4a6a      	ldr	r2, [pc, #424]	@ (80083c4 <HAL_TIM_ConfigClockSource+0x218>)
 800821a:	4293      	cmp	r3, r2
 800821c:	f200 80be 	bhi.w	800839c <HAL_TIM_ConfigClockSource+0x1f0>
 8008220:	4a69      	ldr	r2, [pc, #420]	@ (80083c8 <HAL_TIM_ConfigClockSource+0x21c>)
 8008222:	4293      	cmp	r3, r2
 8008224:	f000 80b1 	beq.w	800838a <HAL_TIM_ConfigClockSource+0x1de>
 8008228:	4a67      	ldr	r2, [pc, #412]	@ (80083c8 <HAL_TIM_ConfigClockSource+0x21c>)
 800822a:	4293      	cmp	r3, r2
 800822c:	f200 80b6 	bhi.w	800839c <HAL_TIM_ConfigClockSource+0x1f0>
 8008230:	4a66      	ldr	r2, [pc, #408]	@ (80083cc <HAL_TIM_ConfigClockSource+0x220>)
 8008232:	4293      	cmp	r3, r2
 8008234:	f000 80a9 	beq.w	800838a <HAL_TIM_ConfigClockSource+0x1de>
 8008238:	4a64      	ldr	r2, [pc, #400]	@ (80083cc <HAL_TIM_ConfigClockSource+0x220>)
 800823a:	4293      	cmp	r3, r2
 800823c:	f200 80ae 	bhi.w	800839c <HAL_TIM_ConfigClockSource+0x1f0>
 8008240:	4a63      	ldr	r2, [pc, #396]	@ (80083d0 <HAL_TIM_ConfigClockSource+0x224>)
 8008242:	4293      	cmp	r3, r2
 8008244:	f000 80a1 	beq.w	800838a <HAL_TIM_ConfigClockSource+0x1de>
 8008248:	4a61      	ldr	r2, [pc, #388]	@ (80083d0 <HAL_TIM_ConfigClockSource+0x224>)
 800824a:	4293      	cmp	r3, r2
 800824c:	f200 80a6 	bhi.w	800839c <HAL_TIM_ConfigClockSource+0x1f0>
 8008250:	4a60      	ldr	r2, [pc, #384]	@ (80083d4 <HAL_TIM_ConfigClockSource+0x228>)
 8008252:	4293      	cmp	r3, r2
 8008254:	f000 8099 	beq.w	800838a <HAL_TIM_ConfigClockSource+0x1de>
 8008258:	4a5e      	ldr	r2, [pc, #376]	@ (80083d4 <HAL_TIM_ConfigClockSource+0x228>)
 800825a:	4293      	cmp	r3, r2
 800825c:	f200 809e 	bhi.w	800839c <HAL_TIM_ConfigClockSource+0x1f0>
 8008260:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8008264:	f000 8091 	beq.w	800838a <HAL_TIM_ConfigClockSource+0x1de>
 8008268:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800826c:	f200 8096 	bhi.w	800839c <HAL_TIM_ConfigClockSource+0x1f0>
 8008270:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008274:	f000 8089 	beq.w	800838a <HAL_TIM_ConfigClockSource+0x1de>
 8008278:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800827c:	f200 808e 	bhi.w	800839c <HAL_TIM_ConfigClockSource+0x1f0>
 8008280:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008284:	d03e      	beq.n	8008304 <HAL_TIM_ConfigClockSource+0x158>
 8008286:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800828a:	f200 8087 	bhi.w	800839c <HAL_TIM_ConfigClockSource+0x1f0>
 800828e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008292:	f000 8086 	beq.w	80083a2 <HAL_TIM_ConfigClockSource+0x1f6>
 8008296:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800829a:	d87f      	bhi.n	800839c <HAL_TIM_ConfigClockSource+0x1f0>
 800829c:	2b70      	cmp	r3, #112	@ 0x70
 800829e:	d01a      	beq.n	80082d6 <HAL_TIM_ConfigClockSource+0x12a>
 80082a0:	2b70      	cmp	r3, #112	@ 0x70
 80082a2:	d87b      	bhi.n	800839c <HAL_TIM_ConfigClockSource+0x1f0>
 80082a4:	2b60      	cmp	r3, #96	@ 0x60
 80082a6:	d050      	beq.n	800834a <HAL_TIM_ConfigClockSource+0x19e>
 80082a8:	2b60      	cmp	r3, #96	@ 0x60
 80082aa:	d877      	bhi.n	800839c <HAL_TIM_ConfigClockSource+0x1f0>
 80082ac:	2b50      	cmp	r3, #80	@ 0x50
 80082ae:	d03c      	beq.n	800832a <HAL_TIM_ConfigClockSource+0x17e>
 80082b0:	2b50      	cmp	r3, #80	@ 0x50
 80082b2:	d873      	bhi.n	800839c <HAL_TIM_ConfigClockSource+0x1f0>
 80082b4:	2b40      	cmp	r3, #64	@ 0x40
 80082b6:	d058      	beq.n	800836a <HAL_TIM_ConfigClockSource+0x1be>
 80082b8:	2b40      	cmp	r3, #64	@ 0x40
 80082ba:	d86f      	bhi.n	800839c <HAL_TIM_ConfigClockSource+0x1f0>
 80082bc:	2b30      	cmp	r3, #48	@ 0x30
 80082be:	d064      	beq.n	800838a <HAL_TIM_ConfigClockSource+0x1de>
 80082c0:	2b30      	cmp	r3, #48	@ 0x30
 80082c2:	d86b      	bhi.n	800839c <HAL_TIM_ConfigClockSource+0x1f0>
 80082c4:	2b20      	cmp	r3, #32
 80082c6:	d060      	beq.n	800838a <HAL_TIM_ConfigClockSource+0x1de>
 80082c8:	2b20      	cmp	r3, #32
 80082ca:	d867      	bhi.n	800839c <HAL_TIM_ConfigClockSource+0x1f0>
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d05c      	beq.n	800838a <HAL_TIM_ConfigClockSource+0x1de>
 80082d0:	2b10      	cmp	r3, #16
 80082d2:	d05a      	beq.n	800838a <HAL_TIM_ConfigClockSource+0x1de>
 80082d4:	e062      	b.n	800839c <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80082da:	683b      	ldr	r3, [r7, #0]
 80082dc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80082de:	683b      	ldr	r3, [r7, #0]
 80082e0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80082e2:	683b      	ldr	r3, [r7, #0]
 80082e4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80082e6:	f000 fe8b 	bl	8009000 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	689b      	ldr	r3, [r3, #8]
 80082f0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80082f2:	68bb      	ldr	r3, [r7, #8]
 80082f4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80082f8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	68ba      	ldr	r2, [r7, #8]
 8008300:	609a      	str	r2, [r3, #8]
      break;
 8008302:	e04f      	b.n	80083a4 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008308:	683b      	ldr	r3, [r7, #0]
 800830a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800830c:	683b      	ldr	r3, [r7, #0]
 800830e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008310:	683b      	ldr	r3, [r7, #0]
 8008312:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008314:	f000 fe74 	bl	8009000 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	689a      	ldr	r2, [r3, #8]
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008326:	609a      	str	r2, [r3, #8]
      break;
 8008328:	e03c      	b.n	80083a4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800832e:	683b      	ldr	r3, [r7, #0]
 8008330:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008332:	683b      	ldr	r3, [r7, #0]
 8008334:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008336:	461a      	mov	r2, r3
 8008338:	f000 fde6 	bl	8008f08 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	2150      	movs	r1, #80	@ 0x50
 8008342:	4618      	mov	r0, r3
 8008344:	f000 fe3f 	bl	8008fc6 <TIM_ITRx_SetConfig>
      break;
 8008348:	e02c      	b.n	80083a4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800834e:	683b      	ldr	r3, [r7, #0]
 8008350:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008352:	683b      	ldr	r3, [r7, #0]
 8008354:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008356:	461a      	mov	r2, r3
 8008358:	f000 fe05 	bl	8008f66 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	2160      	movs	r1, #96	@ 0x60
 8008362:	4618      	mov	r0, r3
 8008364:	f000 fe2f 	bl	8008fc6 <TIM_ITRx_SetConfig>
      break;
 8008368:	e01c      	b.n	80083a4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800836e:	683b      	ldr	r3, [r7, #0]
 8008370:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008372:	683b      	ldr	r3, [r7, #0]
 8008374:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008376:	461a      	mov	r2, r3
 8008378:	f000 fdc6 	bl	8008f08 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	2140      	movs	r1, #64	@ 0x40
 8008382:	4618      	mov	r0, r3
 8008384:	f000 fe1f 	bl	8008fc6 <TIM_ITRx_SetConfig>
      break;
 8008388:	e00c      	b.n	80083a4 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681a      	ldr	r2, [r3, #0]
 800838e:	683b      	ldr	r3, [r7, #0]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	4619      	mov	r1, r3
 8008394:	4610      	mov	r0, r2
 8008396:	f000 fe16 	bl	8008fc6 <TIM_ITRx_SetConfig>
      break;
 800839a:	e003      	b.n	80083a4 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800839c:	2301      	movs	r3, #1
 800839e:	73fb      	strb	r3, [r7, #15]
      break;
 80083a0:	e000      	b.n	80083a4 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 80083a2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	2201      	movs	r2, #1
 80083a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	2200      	movs	r2, #0
 80083b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80083b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80083b6:	4618      	mov	r0, r3
 80083b8:	3710      	adds	r7, #16
 80083ba:	46bd      	mov	sp, r7
 80083bc:	bd80      	pop	{r7, pc}
 80083be:	bf00      	nop
 80083c0:	00100070 	.word	0x00100070
 80083c4:	00100060 	.word	0x00100060
 80083c8:	00100050 	.word	0x00100050
 80083cc:	00100040 	.word	0x00100040
 80083d0:	00100030 	.word	0x00100030
 80083d4:	00100020 	.word	0x00100020

080083d8 <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80083d8:	b480      	push	{r7}
 80083da:	b083      	sub	sp, #12
 80083dc:	af00      	add	r7, sp, #0
 80083de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 80083e0:	bf00      	nop
 80083e2:	370c      	adds	r7, #12
 80083e4:	46bd      	mov	sp, r7
 80083e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ea:	4770      	bx	lr

080083ec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80083ec:	b480      	push	{r7}
 80083ee:	b083      	sub	sp, #12
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80083f4:	bf00      	nop
 80083f6:	370c      	adds	r7, #12
 80083f8:	46bd      	mov	sp, r7
 80083fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083fe:	4770      	bx	lr

08008400 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008400:	b480      	push	{r7}
 8008402:	b083      	sub	sp, #12
 8008404:	af00      	add	r7, sp, #0
 8008406:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008408:	bf00      	nop
 800840a:	370c      	adds	r7, #12
 800840c:	46bd      	mov	sp, r7
 800840e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008412:	4770      	bx	lr

08008414 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8008414:	b480      	push	{r7}
 8008416:	b083      	sub	sp, #12
 8008418:	af00      	add	r7, sp, #0
 800841a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 800841c:	bf00      	nop
 800841e:	370c      	adds	r7, #12
 8008420:	46bd      	mov	sp, r7
 8008422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008426:	4770      	bx	lr

08008428 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008428:	b480      	push	{r7}
 800842a:	b083      	sub	sp, #12
 800842c:	af00      	add	r7, sp, #0
 800842e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8008430:	bf00      	nop
 8008432:	370c      	adds	r7, #12
 8008434:	46bd      	mov	sp, r7
 8008436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843a:	4770      	bx	lr

0800843c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800843c:	b480      	push	{r7}
 800843e:	b083      	sub	sp, #12
 8008440:	af00      	add	r7, sp, #0
 8008442:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8008444:	bf00      	nop
 8008446:	370c      	adds	r7, #12
 8008448:	46bd      	mov	sp, r7
 800844a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800844e:	4770      	bx	lr

08008450 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008450:	b480      	push	{r7}
 8008452:	b083      	sub	sp, #12
 8008454:	af00      	add	r7, sp, #0
 8008456:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8008458:	bf00      	nop
 800845a:	370c      	adds	r7, #12
 800845c:	46bd      	mov	sp, r7
 800845e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008462:	4770      	bx	lr

08008464 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8008464:	b480      	push	{r7}
 8008466:	b083      	sub	sp, #12
 8008468:	af00      	add	r7, sp, #0
 800846a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 800846c:	bf00      	nop
 800846e:	370c      	adds	r7, #12
 8008470:	46bd      	mov	sp, r7
 8008472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008476:	4770      	bx	lr

08008478 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8008478:	b480      	push	{r7}
 800847a:	b083      	sub	sp, #12
 800847c:	af00      	add	r7, sp, #0
 800847e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8008480:	bf00      	nop
 8008482:	370c      	adds	r7, #12
 8008484:	46bd      	mov	sp, r7
 8008486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800848a:	4770      	bx	lr

0800848c <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 800848c:	b480      	push	{r7}
 800848e:	b087      	sub	sp, #28
 8008490:	af00      	add	r7, sp, #0
 8008492:	60f8      	str	r0, [r7, #12]
 8008494:	460b      	mov	r3, r1
 8008496:	607a      	str	r2, [r7, #4]
 8008498:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800849a:	2300      	movs	r3, #0
 800849c:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d101      	bne.n	80084a8 <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 80084a4:	2301      	movs	r3, #1
 80084a6:	e14a      	b.n	800873e <HAL_TIM_RegisterCallback+0x2b2>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80084ae:	b2db      	uxtb	r3, r3
 80084b0:	2b01      	cmp	r3, #1
 80084b2:	f040 80dd 	bne.w	8008670 <HAL_TIM_RegisterCallback+0x1e4>
  {
    switch (CallbackID)
 80084b6:	7afb      	ldrb	r3, [r7, #11]
 80084b8:	2b1f      	cmp	r3, #31
 80084ba:	f200 80d6 	bhi.w	800866a <HAL_TIM_RegisterCallback+0x1de>
 80084be:	a201      	add	r2, pc, #4	@ (adr r2, 80084c4 <HAL_TIM_RegisterCallback+0x38>)
 80084c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084c4:	08008545 	.word	0x08008545
 80084c8:	0800854d 	.word	0x0800854d
 80084cc:	08008555 	.word	0x08008555
 80084d0:	0800855d 	.word	0x0800855d
 80084d4:	08008565 	.word	0x08008565
 80084d8:	0800856d 	.word	0x0800856d
 80084dc:	08008575 	.word	0x08008575
 80084e0:	0800857d 	.word	0x0800857d
 80084e4:	08008585 	.word	0x08008585
 80084e8:	0800858d 	.word	0x0800858d
 80084ec:	08008595 	.word	0x08008595
 80084f0:	0800859d 	.word	0x0800859d
 80084f4:	080085a5 	.word	0x080085a5
 80084f8:	080085ad 	.word	0x080085ad
 80084fc:	080085b7 	.word	0x080085b7
 8008500:	080085c1 	.word	0x080085c1
 8008504:	080085cb 	.word	0x080085cb
 8008508:	080085d5 	.word	0x080085d5
 800850c:	080085df 	.word	0x080085df
 8008510:	080085e9 	.word	0x080085e9
 8008514:	080085f3 	.word	0x080085f3
 8008518:	080085fd 	.word	0x080085fd
 800851c:	08008607 	.word	0x08008607
 8008520:	08008611 	.word	0x08008611
 8008524:	0800861b 	.word	0x0800861b
 8008528:	08008625 	.word	0x08008625
 800852c:	0800862f 	.word	0x0800862f
 8008530:	08008639 	.word	0x08008639
 8008534:	08008643 	.word	0x08008643
 8008538:	0800864d 	.word	0x0800864d
 800853c:	08008657 	.word	0x08008657
 8008540:	08008661 	.word	0x08008661
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	687a      	ldr	r2, [r7, #4]
 8008548:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 800854a:	e0f7      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	687a      	ldr	r2, [r7, #4]
 8008550:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8008552:	e0f3      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	687a      	ldr	r2, [r7, #4]
 8008558:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 800855a:	e0ef      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	687a      	ldr	r2, [r7, #4]
 8008560:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8008562:	e0eb      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	687a      	ldr	r2, [r7, #4]
 8008568:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 800856a:	e0e7      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	687a      	ldr	r2, [r7, #4]
 8008570:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8008572:	e0e3      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	687a      	ldr	r2, [r7, #4]
 8008578:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 800857a:	e0df      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	687a      	ldr	r2, [r7, #4]
 8008580:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8008582:	e0db      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	687a      	ldr	r2, [r7, #4]
 8008588:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 800858a:	e0d7      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	687a      	ldr	r2, [r7, #4]
 8008590:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8008592:	e0d3      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	687a      	ldr	r2, [r7, #4]
 8008598:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 800859a:	e0cf      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	687a      	ldr	r2, [r7, #4]
 80085a0:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 80085a2:	e0cb      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	687a      	ldr	r2, [r7, #4]
 80085a8:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 80085aa:	e0c7      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	687a      	ldr	r2, [r7, #4]
 80085b0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 80085b4:	e0c2      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	687a      	ldr	r2, [r7, #4]
 80085ba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        break;
 80085be:	e0bd      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	687a      	ldr	r2, [r7, #4]
 80085c4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 80085c8:	e0b8      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	687a      	ldr	r2, [r7, #4]
 80085ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 80085d2:	e0b3      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	687a      	ldr	r2, [r7, #4]
 80085d8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 80085dc:	e0ae      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 80085de:	68fb      	ldr	r3, [r7, #12]
 80085e0:	687a      	ldr	r2, [r7, #4]
 80085e2:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 80085e6:	e0a9      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	687a      	ldr	r2, [r7, #4]
 80085ec:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 80085f0:	e0a4      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 80085f2:	68fb      	ldr	r3, [r7, #12]
 80085f4:	687a      	ldr	r2, [r7, #4]
 80085f6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 80085fa:	e09f      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	687a      	ldr	r2, [r7, #4]
 8008600:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 8008604:	e09a      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	687a      	ldr	r2, [r7, #4]
 800860a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 800860e:	e095      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 8008610:	68fb      	ldr	r3, [r7, #12]
 8008612:	687a      	ldr	r2, [r7, #4]
 8008614:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 8008618:	e090      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	687a      	ldr	r2, [r7, #4]
 800861e:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 8008622:	e08b      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	687a      	ldr	r2, [r7, #4]
 8008628:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 800862c:	e086      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 800862e:	68fb      	ldr	r3, [r7, #12]
 8008630:	687a      	ldr	r2, [r7, #4]
 8008632:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 8008636:	e081      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BREAK2_CB_ID :
        htim->Break2Callback                       = pCallback;
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	687a      	ldr	r2, [r7, #4]
 800863c:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 8008640:	e07c      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_INDEX_CB_ID :
        htim->EncoderIndexCallback                 = pCallback;
 8008642:	68fb      	ldr	r3, [r7, #12]
 8008644:	687a      	ldr	r2, [r7, #4]
 8008646:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 800864a:	e077      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_DIRECTION_CHANGE_CB_ID :
        htim->DirectionChangeCallback              = pCallback;
 800864c:	68fb      	ldr	r3, [r7, #12]
 800864e:	687a      	ldr	r2, [r7, #4]
 8008650:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
        break;
 8008654:	e072      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_INDEX_ERROR_CB_ID :
        htim->IndexErrorCallback                   = pCallback;
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	687a      	ldr	r2, [r7, #4]
 800865a:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800865e:	e06d      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_TRANSITION_ERROR_CB_ID :
        htim->TransitionErrorCallback              = pCallback;
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	687a      	ldr	r2, [r7, #4]
 8008664:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 8008668:	e068      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800866a:	2301      	movs	r3, #1
 800866c:	75fb      	strb	r3, [r7, #23]
        break;
 800866e:	e065      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008676:	b2db      	uxtb	r3, r3
 8008678:	2b00      	cmp	r3, #0
 800867a:	d15d      	bne.n	8008738 <HAL_TIM_RegisterCallback+0x2ac>
  {
    switch (CallbackID)
 800867c:	7afb      	ldrb	r3, [r7, #11]
 800867e:	2b0d      	cmp	r3, #13
 8008680:	d857      	bhi.n	8008732 <HAL_TIM_RegisterCallback+0x2a6>
 8008682:	a201      	add	r2, pc, #4	@ (adr r2, 8008688 <HAL_TIM_RegisterCallback+0x1fc>)
 8008684:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008688:	080086c1 	.word	0x080086c1
 800868c:	080086c9 	.word	0x080086c9
 8008690:	080086d1 	.word	0x080086d1
 8008694:	080086d9 	.word	0x080086d9
 8008698:	080086e1 	.word	0x080086e1
 800869c:	080086e9 	.word	0x080086e9
 80086a0:	080086f1 	.word	0x080086f1
 80086a4:	080086f9 	.word	0x080086f9
 80086a8:	08008701 	.word	0x08008701
 80086ac:	08008709 	.word	0x08008709
 80086b0:	08008711 	.word	0x08008711
 80086b4:	08008719 	.word	0x08008719
 80086b8:	08008721 	.word	0x08008721
 80086bc:	08008729 	.word	0x08008729
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	687a      	ldr	r2, [r7, #4]
 80086c4:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 80086c6:	e039      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	687a      	ldr	r2, [r7, #4]
 80086cc:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 80086ce:	e035      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	687a      	ldr	r2, [r7, #4]
 80086d4:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 80086d6:	e031      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	687a      	ldr	r2, [r7, #4]
 80086dc:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 80086de:	e02d      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	687a      	ldr	r2, [r7, #4]
 80086e4:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 80086e6:	e029      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	687a      	ldr	r2, [r7, #4]
 80086ec:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 80086ee:	e025      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	687a      	ldr	r2, [r7, #4]
 80086f4:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 80086f6:	e021      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	687a      	ldr	r2, [r7, #4]
 80086fc:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 80086fe:	e01d      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	687a      	ldr	r2, [r7, #4]
 8008704:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8008706:	e019      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	687a      	ldr	r2, [r7, #4]
 800870c:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 800870e:	e015      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 8008710:	68fb      	ldr	r3, [r7, #12]
 8008712:	687a      	ldr	r2, [r7, #4]
 8008714:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8008716:	e011      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	687a      	ldr	r2, [r7, #4]
 800871c:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 800871e:	e00d      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	687a      	ldr	r2, [r7, #4]
 8008724:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8008726:	e009      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	687a      	ldr	r2, [r7, #4]
 800872c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 8008730:	e004      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8008732:	2301      	movs	r3, #1
 8008734:	75fb      	strb	r3, [r7, #23]
        break;
 8008736:	e001      	b.n	800873c <HAL_TIM_RegisterCallback+0x2b0>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 8008738:	2301      	movs	r3, #1
 800873a:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800873c:	7dfb      	ldrb	r3, [r7, #23]
}
 800873e:	4618      	mov	r0, r3
 8008740:	371c      	adds	r7, #28
 8008742:	46bd      	mov	sp, r7
 8008744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008748:	4770      	bx	lr
 800874a:	bf00      	nop

0800874c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800874c:	b480      	push	{r7}
 800874e:	b085      	sub	sp, #20
 8008750:	af00      	add	r7, sp, #0
 8008752:	6078      	str	r0, [r7, #4]
 8008754:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	4a4c      	ldr	r2, [pc, #304]	@ (8008890 <TIM_Base_SetConfig+0x144>)
 8008760:	4293      	cmp	r3, r2
 8008762:	d017      	beq.n	8008794 <TIM_Base_SetConfig+0x48>
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800876a:	d013      	beq.n	8008794 <TIM_Base_SetConfig+0x48>
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	4a49      	ldr	r2, [pc, #292]	@ (8008894 <TIM_Base_SetConfig+0x148>)
 8008770:	4293      	cmp	r3, r2
 8008772:	d00f      	beq.n	8008794 <TIM_Base_SetConfig+0x48>
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	4a48      	ldr	r2, [pc, #288]	@ (8008898 <TIM_Base_SetConfig+0x14c>)
 8008778:	4293      	cmp	r3, r2
 800877a:	d00b      	beq.n	8008794 <TIM_Base_SetConfig+0x48>
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	4a47      	ldr	r2, [pc, #284]	@ (800889c <TIM_Base_SetConfig+0x150>)
 8008780:	4293      	cmp	r3, r2
 8008782:	d007      	beq.n	8008794 <TIM_Base_SetConfig+0x48>
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	4a46      	ldr	r2, [pc, #280]	@ (80088a0 <TIM_Base_SetConfig+0x154>)
 8008788:	4293      	cmp	r3, r2
 800878a:	d003      	beq.n	8008794 <TIM_Base_SetConfig+0x48>
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	4a45      	ldr	r2, [pc, #276]	@ (80088a4 <TIM_Base_SetConfig+0x158>)
 8008790:	4293      	cmp	r3, r2
 8008792:	d108      	bne.n	80087a6 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800879a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800879c:	683b      	ldr	r3, [r7, #0]
 800879e:	685b      	ldr	r3, [r3, #4]
 80087a0:	68fa      	ldr	r2, [r7, #12]
 80087a2:	4313      	orrs	r3, r2
 80087a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	4a39      	ldr	r2, [pc, #228]	@ (8008890 <TIM_Base_SetConfig+0x144>)
 80087aa:	4293      	cmp	r3, r2
 80087ac:	d023      	beq.n	80087f6 <TIM_Base_SetConfig+0xaa>
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80087b4:	d01f      	beq.n	80087f6 <TIM_Base_SetConfig+0xaa>
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	4a36      	ldr	r2, [pc, #216]	@ (8008894 <TIM_Base_SetConfig+0x148>)
 80087ba:	4293      	cmp	r3, r2
 80087bc:	d01b      	beq.n	80087f6 <TIM_Base_SetConfig+0xaa>
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	4a35      	ldr	r2, [pc, #212]	@ (8008898 <TIM_Base_SetConfig+0x14c>)
 80087c2:	4293      	cmp	r3, r2
 80087c4:	d017      	beq.n	80087f6 <TIM_Base_SetConfig+0xaa>
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	4a34      	ldr	r2, [pc, #208]	@ (800889c <TIM_Base_SetConfig+0x150>)
 80087ca:	4293      	cmp	r3, r2
 80087cc:	d013      	beq.n	80087f6 <TIM_Base_SetConfig+0xaa>
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	4a33      	ldr	r2, [pc, #204]	@ (80088a0 <TIM_Base_SetConfig+0x154>)
 80087d2:	4293      	cmp	r3, r2
 80087d4:	d00f      	beq.n	80087f6 <TIM_Base_SetConfig+0xaa>
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	4a33      	ldr	r2, [pc, #204]	@ (80088a8 <TIM_Base_SetConfig+0x15c>)
 80087da:	4293      	cmp	r3, r2
 80087dc:	d00b      	beq.n	80087f6 <TIM_Base_SetConfig+0xaa>
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	4a32      	ldr	r2, [pc, #200]	@ (80088ac <TIM_Base_SetConfig+0x160>)
 80087e2:	4293      	cmp	r3, r2
 80087e4:	d007      	beq.n	80087f6 <TIM_Base_SetConfig+0xaa>
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	4a31      	ldr	r2, [pc, #196]	@ (80088b0 <TIM_Base_SetConfig+0x164>)
 80087ea:	4293      	cmp	r3, r2
 80087ec:	d003      	beq.n	80087f6 <TIM_Base_SetConfig+0xaa>
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	4a2c      	ldr	r2, [pc, #176]	@ (80088a4 <TIM_Base_SetConfig+0x158>)
 80087f2:	4293      	cmp	r3, r2
 80087f4:	d108      	bne.n	8008808 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80087fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80087fe:	683b      	ldr	r3, [r7, #0]
 8008800:	68db      	ldr	r3, [r3, #12]
 8008802:	68fa      	ldr	r2, [r7, #12]
 8008804:	4313      	orrs	r3, r2
 8008806:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800880e:	683b      	ldr	r3, [r7, #0]
 8008810:	695b      	ldr	r3, [r3, #20]
 8008812:	4313      	orrs	r3, r2
 8008814:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	68fa      	ldr	r2, [r7, #12]
 800881a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800881c:	683b      	ldr	r3, [r7, #0]
 800881e:	689a      	ldr	r2, [r3, #8]
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008824:	683b      	ldr	r3, [r7, #0]
 8008826:	681a      	ldr	r2, [r3, #0]
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	4a18      	ldr	r2, [pc, #96]	@ (8008890 <TIM_Base_SetConfig+0x144>)
 8008830:	4293      	cmp	r3, r2
 8008832:	d013      	beq.n	800885c <TIM_Base_SetConfig+0x110>
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	4a1a      	ldr	r2, [pc, #104]	@ (80088a0 <TIM_Base_SetConfig+0x154>)
 8008838:	4293      	cmp	r3, r2
 800883a:	d00f      	beq.n	800885c <TIM_Base_SetConfig+0x110>
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	4a1a      	ldr	r2, [pc, #104]	@ (80088a8 <TIM_Base_SetConfig+0x15c>)
 8008840:	4293      	cmp	r3, r2
 8008842:	d00b      	beq.n	800885c <TIM_Base_SetConfig+0x110>
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	4a19      	ldr	r2, [pc, #100]	@ (80088ac <TIM_Base_SetConfig+0x160>)
 8008848:	4293      	cmp	r3, r2
 800884a:	d007      	beq.n	800885c <TIM_Base_SetConfig+0x110>
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	4a18      	ldr	r2, [pc, #96]	@ (80088b0 <TIM_Base_SetConfig+0x164>)
 8008850:	4293      	cmp	r3, r2
 8008852:	d003      	beq.n	800885c <TIM_Base_SetConfig+0x110>
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	4a13      	ldr	r2, [pc, #76]	@ (80088a4 <TIM_Base_SetConfig+0x158>)
 8008858:	4293      	cmp	r3, r2
 800885a:	d103      	bne.n	8008864 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800885c:	683b      	ldr	r3, [r7, #0]
 800885e:	691a      	ldr	r2, [r3, #16]
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	2201      	movs	r2, #1
 8008868:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	691b      	ldr	r3, [r3, #16]
 800886e:	f003 0301 	and.w	r3, r3, #1
 8008872:	2b01      	cmp	r3, #1
 8008874:	d105      	bne.n	8008882 <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	691b      	ldr	r3, [r3, #16]
 800887a:	f023 0201 	bic.w	r2, r3, #1
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	611a      	str	r2, [r3, #16]
  }
}
 8008882:	bf00      	nop
 8008884:	3714      	adds	r7, #20
 8008886:	46bd      	mov	sp, r7
 8008888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800888c:	4770      	bx	lr
 800888e:	bf00      	nop
 8008890:	40012c00 	.word	0x40012c00
 8008894:	40000400 	.word	0x40000400
 8008898:	40000800 	.word	0x40000800
 800889c:	40000c00 	.word	0x40000c00
 80088a0:	40013400 	.word	0x40013400
 80088a4:	40015000 	.word	0x40015000
 80088a8:	40014000 	.word	0x40014000
 80088ac:	40014400 	.word	0x40014400
 80088b0:	40014800 	.word	0x40014800

080088b4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80088b4:	b480      	push	{r7}
 80088b6:	b087      	sub	sp, #28
 80088b8:	af00      	add	r7, sp, #0
 80088ba:	6078      	str	r0, [r7, #4]
 80088bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	6a1b      	ldr	r3, [r3, #32]
 80088c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	6a1b      	ldr	r3, [r3, #32]
 80088c8:	f023 0201 	bic.w	r2, r3, #1
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	685b      	ldr	r3, [r3, #4]
 80088d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	699b      	ldr	r3, [r3, #24]
 80088da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80088e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80088e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	f023 0303 	bic.w	r3, r3, #3
 80088ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80088f0:	683b      	ldr	r3, [r7, #0]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	68fa      	ldr	r2, [r7, #12]
 80088f6:	4313      	orrs	r3, r2
 80088f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80088fa:	697b      	ldr	r3, [r7, #20]
 80088fc:	f023 0302 	bic.w	r3, r3, #2
 8008900:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008902:	683b      	ldr	r3, [r7, #0]
 8008904:	689b      	ldr	r3, [r3, #8]
 8008906:	697a      	ldr	r2, [r7, #20]
 8008908:	4313      	orrs	r3, r2
 800890a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	4a30      	ldr	r2, [pc, #192]	@ (80089d0 <TIM_OC1_SetConfig+0x11c>)
 8008910:	4293      	cmp	r3, r2
 8008912:	d013      	beq.n	800893c <TIM_OC1_SetConfig+0x88>
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	4a2f      	ldr	r2, [pc, #188]	@ (80089d4 <TIM_OC1_SetConfig+0x120>)
 8008918:	4293      	cmp	r3, r2
 800891a:	d00f      	beq.n	800893c <TIM_OC1_SetConfig+0x88>
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	4a2e      	ldr	r2, [pc, #184]	@ (80089d8 <TIM_OC1_SetConfig+0x124>)
 8008920:	4293      	cmp	r3, r2
 8008922:	d00b      	beq.n	800893c <TIM_OC1_SetConfig+0x88>
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	4a2d      	ldr	r2, [pc, #180]	@ (80089dc <TIM_OC1_SetConfig+0x128>)
 8008928:	4293      	cmp	r3, r2
 800892a:	d007      	beq.n	800893c <TIM_OC1_SetConfig+0x88>
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	4a2c      	ldr	r2, [pc, #176]	@ (80089e0 <TIM_OC1_SetConfig+0x12c>)
 8008930:	4293      	cmp	r3, r2
 8008932:	d003      	beq.n	800893c <TIM_OC1_SetConfig+0x88>
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	4a2b      	ldr	r2, [pc, #172]	@ (80089e4 <TIM_OC1_SetConfig+0x130>)
 8008938:	4293      	cmp	r3, r2
 800893a:	d10c      	bne.n	8008956 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800893c:	697b      	ldr	r3, [r7, #20]
 800893e:	f023 0308 	bic.w	r3, r3, #8
 8008942:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008944:	683b      	ldr	r3, [r7, #0]
 8008946:	68db      	ldr	r3, [r3, #12]
 8008948:	697a      	ldr	r2, [r7, #20]
 800894a:	4313      	orrs	r3, r2
 800894c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800894e:	697b      	ldr	r3, [r7, #20]
 8008950:	f023 0304 	bic.w	r3, r3, #4
 8008954:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	4a1d      	ldr	r2, [pc, #116]	@ (80089d0 <TIM_OC1_SetConfig+0x11c>)
 800895a:	4293      	cmp	r3, r2
 800895c:	d013      	beq.n	8008986 <TIM_OC1_SetConfig+0xd2>
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	4a1c      	ldr	r2, [pc, #112]	@ (80089d4 <TIM_OC1_SetConfig+0x120>)
 8008962:	4293      	cmp	r3, r2
 8008964:	d00f      	beq.n	8008986 <TIM_OC1_SetConfig+0xd2>
 8008966:	687b      	ldr	r3, [r7, #4]
 8008968:	4a1b      	ldr	r2, [pc, #108]	@ (80089d8 <TIM_OC1_SetConfig+0x124>)
 800896a:	4293      	cmp	r3, r2
 800896c:	d00b      	beq.n	8008986 <TIM_OC1_SetConfig+0xd2>
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	4a1a      	ldr	r2, [pc, #104]	@ (80089dc <TIM_OC1_SetConfig+0x128>)
 8008972:	4293      	cmp	r3, r2
 8008974:	d007      	beq.n	8008986 <TIM_OC1_SetConfig+0xd2>
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	4a19      	ldr	r2, [pc, #100]	@ (80089e0 <TIM_OC1_SetConfig+0x12c>)
 800897a:	4293      	cmp	r3, r2
 800897c:	d003      	beq.n	8008986 <TIM_OC1_SetConfig+0xd2>
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	4a18      	ldr	r2, [pc, #96]	@ (80089e4 <TIM_OC1_SetConfig+0x130>)
 8008982:	4293      	cmp	r3, r2
 8008984:	d111      	bne.n	80089aa <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008986:	693b      	ldr	r3, [r7, #16]
 8008988:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800898c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800898e:	693b      	ldr	r3, [r7, #16]
 8008990:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008994:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008996:	683b      	ldr	r3, [r7, #0]
 8008998:	695b      	ldr	r3, [r3, #20]
 800899a:	693a      	ldr	r2, [r7, #16]
 800899c:	4313      	orrs	r3, r2
 800899e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80089a0:	683b      	ldr	r3, [r7, #0]
 80089a2:	699b      	ldr	r3, [r3, #24]
 80089a4:	693a      	ldr	r2, [r7, #16]
 80089a6:	4313      	orrs	r3, r2
 80089a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	693a      	ldr	r2, [r7, #16]
 80089ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	68fa      	ldr	r2, [r7, #12]
 80089b4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80089b6:	683b      	ldr	r3, [r7, #0]
 80089b8:	685a      	ldr	r2, [r3, #4]
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	697a      	ldr	r2, [r7, #20]
 80089c2:	621a      	str	r2, [r3, #32]
}
 80089c4:	bf00      	nop
 80089c6:	371c      	adds	r7, #28
 80089c8:	46bd      	mov	sp, r7
 80089ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ce:	4770      	bx	lr
 80089d0:	40012c00 	.word	0x40012c00
 80089d4:	40013400 	.word	0x40013400
 80089d8:	40014000 	.word	0x40014000
 80089dc:	40014400 	.word	0x40014400
 80089e0:	40014800 	.word	0x40014800
 80089e4:	40015000 	.word	0x40015000

080089e8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80089e8:	b480      	push	{r7}
 80089ea:	b087      	sub	sp, #28
 80089ec:	af00      	add	r7, sp, #0
 80089ee:	6078      	str	r0, [r7, #4]
 80089f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	6a1b      	ldr	r3, [r3, #32]
 80089f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	6a1b      	ldr	r3, [r3, #32]
 80089fc:	f023 0210 	bic.w	r2, r3, #16
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	685b      	ldr	r3, [r3, #4]
 8008a08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	699b      	ldr	r3, [r3, #24]
 8008a0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008a16:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008a1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008a22:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008a24:	683b      	ldr	r3, [r7, #0]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	021b      	lsls	r3, r3, #8
 8008a2a:	68fa      	ldr	r2, [r7, #12]
 8008a2c:	4313      	orrs	r3, r2
 8008a2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008a30:	697b      	ldr	r3, [r7, #20]
 8008a32:	f023 0320 	bic.w	r3, r3, #32
 8008a36:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008a38:	683b      	ldr	r3, [r7, #0]
 8008a3a:	689b      	ldr	r3, [r3, #8]
 8008a3c:	011b      	lsls	r3, r3, #4
 8008a3e:	697a      	ldr	r2, [r7, #20]
 8008a40:	4313      	orrs	r3, r2
 8008a42:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	4a2c      	ldr	r2, [pc, #176]	@ (8008af8 <TIM_OC2_SetConfig+0x110>)
 8008a48:	4293      	cmp	r3, r2
 8008a4a:	d007      	beq.n	8008a5c <TIM_OC2_SetConfig+0x74>
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	4a2b      	ldr	r2, [pc, #172]	@ (8008afc <TIM_OC2_SetConfig+0x114>)
 8008a50:	4293      	cmp	r3, r2
 8008a52:	d003      	beq.n	8008a5c <TIM_OC2_SetConfig+0x74>
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	4a2a      	ldr	r2, [pc, #168]	@ (8008b00 <TIM_OC2_SetConfig+0x118>)
 8008a58:	4293      	cmp	r3, r2
 8008a5a:	d10d      	bne.n	8008a78 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008a5c:	697b      	ldr	r3, [r7, #20]
 8008a5e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008a62:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008a64:	683b      	ldr	r3, [r7, #0]
 8008a66:	68db      	ldr	r3, [r3, #12]
 8008a68:	011b      	lsls	r3, r3, #4
 8008a6a:	697a      	ldr	r2, [r7, #20]
 8008a6c:	4313      	orrs	r3, r2
 8008a6e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008a70:	697b      	ldr	r3, [r7, #20]
 8008a72:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008a76:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	4a1f      	ldr	r2, [pc, #124]	@ (8008af8 <TIM_OC2_SetConfig+0x110>)
 8008a7c:	4293      	cmp	r3, r2
 8008a7e:	d013      	beq.n	8008aa8 <TIM_OC2_SetConfig+0xc0>
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	4a1e      	ldr	r2, [pc, #120]	@ (8008afc <TIM_OC2_SetConfig+0x114>)
 8008a84:	4293      	cmp	r3, r2
 8008a86:	d00f      	beq.n	8008aa8 <TIM_OC2_SetConfig+0xc0>
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	4a1e      	ldr	r2, [pc, #120]	@ (8008b04 <TIM_OC2_SetConfig+0x11c>)
 8008a8c:	4293      	cmp	r3, r2
 8008a8e:	d00b      	beq.n	8008aa8 <TIM_OC2_SetConfig+0xc0>
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	4a1d      	ldr	r2, [pc, #116]	@ (8008b08 <TIM_OC2_SetConfig+0x120>)
 8008a94:	4293      	cmp	r3, r2
 8008a96:	d007      	beq.n	8008aa8 <TIM_OC2_SetConfig+0xc0>
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	4a1c      	ldr	r2, [pc, #112]	@ (8008b0c <TIM_OC2_SetConfig+0x124>)
 8008a9c:	4293      	cmp	r3, r2
 8008a9e:	d003      	beq.n	8008aa8 <TIM_OC2_SetConfig+0xc0>
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	4a17      	ldr	r2, [pc, #92]	@ (8008b00 <TIM_OC2_SetConfig+0x118>)
 8008aa4:	4293      	cmp	r3, r2
 8008aa6:	d113      	bne.n	8008ad0 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008aa8:	693b      	ldr	r3, [r7, #16]
 8008aaa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008aae:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008ab0:	693b      	ldr	r3, [r7, #16]
 8008ab2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008ab6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008ab8:	683b      	ldr	r3, [r7, #0]
 8008aba:	695b      	ldr	r3, [r3, #20]
 8008abc:	009b      	lsls	r3, r3, #2
 8008abe:	693a      	ldr	r2, [r7, #16]
 8008ac0:	4313      	orrs	r3, r2
 8008ac2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008ac4:	683b      	ldr	r3, [r7, #0]
 8008ac6:	699b      	ldr	r3, [r3, #24]
 8008ac8:	009b      	lsls	r3, r3, #2
 8008aca:	693a      	ldr	r2, [r7, #16]
 8008acc:	4313      	orrs	r3, r2
 8008ace:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	693a      	ldr	r2, [r7, #16]
 8008ad4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	68fa      	ldr	r2, [r7, #12]
 8008ada:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008adc:	683b      	ldr	r3, [r7, #0]
 8008ade:	685a      	ldr	r2, [r3, #4]
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	697a      	ldr	r2, [r7, #20]
 8008ae8:	621a      	str	r2, [r3, #32]
}
 8008aea:	bf00      	nop
 8008aec:	371c      	adds	r7, #28
 8008aee:	46bd      	mov	sp, r7
 8008af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af4:	4770      	bx	lr
 8008af6:	bf00      	nop
 8008af8:	40012c00 	.word	0x40012c00
 8008afc:	40013400 	.word	0x40013400
 8008b00:	40015000 	.word	0x40015000
 8008b04:	40014000 	.word	0x40014000
 8008b08:	40014400 	.word	0x40014400
 8008b0c:	40014800 	.word	0x40014800

08008b10 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008b10:	b480      	push	{r7}
 8008b12:	b087      	sub	sp, #28
 8008b14:	af00      	add	r7, sp, #0
 8008b16:	6078      	str	r0, [r7, #4]
 8008b18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	6a1b      	ldr	r3, [r3, #32]
 8008b1e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	6a1b      	ldr	r3, [r3, #32]
 8008b24:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	685b      	ldr	r3, [r3, #4]
 8008b30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	69db      	ldr	r3, [r3, #28]
 8008b36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008b3e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	f023 0303 	bic.w	r3, r3, #3
 8008b4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008b4c:	683b      	ldr	r3, [r7, #0]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	68fa      	ldr	r2, [r7, #12]
 8008b52:	4313      	orrs	r3, r2
 8008b54:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008b56:	697b      	ldr	r3, [r7, #20]
 8008b58:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008b5c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008b5e:	683b      	ldr	r3, [r7, #0]
 8008b60:	689b      	ldr	r3, [r3, #8]
 8008b62:	021b      	lsls	r3, r3, #8
 8008b64:	697a      	ldr	r2, [r7, #20]
 8008b66:	4313      	orrs	r3, r2
 8008b68:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	4a2b      	ldr	r2, [pc, #172]	@ (8008c1c <TIM_OC3_SetConfig+0x10c>)
 8008b6e:	4293      	cmp	r3, r2
 8008b70:	d007      	beq.n	8008b82 <TIM_OC3_SetConfig+0x72>
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	4a2a      	ldr	r2, [pc, #168]	@ (8008c20 <TIM_OC3_SetConfig+0x110>)
 8008b76:	4293      	cmp	r3, r2
 8008b78:	d003      	beq.n	8008b82 <TIM_OC3_SetConfig+0x72>
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	4a29      	ldr	r2, [pc, #164]	@ (8008c24 <TIM_OC3_SetConfig+0x114>)
 8008b7e:	4293      	cmp	r3, r2
 8008b80:	d10d      	bne.n	8008b9e <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008b82:	697b      	ldr	r3, [r7, #20]
 8008b84:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008b88:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008b8a:	683b      	ldr	r3, [r7, #0]
 8008b8c:	68db      	ldr	r3, [r3, #12]
 8008b8e:	021b      	lsls	r3, r3, #8
 8008b90:	697a      	ldr	r2, [r7, #20]
 8008b92:	4313      	orrs	r3, r2
 8008b94:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008b96:	697b      	ldr	r3, [r7, #20]
 8008b98:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8008b9c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	4a1e      	ldr	r2, [pc, #120]	@ (8008c1c <TIM_OC3_SetConfig+0x10c>)
 8008ba2:	4293      	cmp	r3, r2
 8008ba4:	d013      	beq.n	8008bce <TIM_OC3_SetConfig+0xbe>
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	4a1d      	ldr	r2, [pc, #116]	@ (8008c20 <TIM_OC3_SetConfig+0x110>)
 8008baa:	4293      	cmp	r3, r2
 8008bac:	d00f      	beq.n	8008bce <TIM_OC3_SetConfig+0xbe>
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	4a1d      	ldr	r2, [pc, #116]	@ (8008c28 <TIM_OC3_SetConfig+0x118>)
 8008bb2:	4293      	cmp	r3, r2
 8008bb4:	d00b      	beq.n	8008bce <TIM_OC3_SetConfig+0xbe>
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	4a1c      	ldr	r2, [pc, #112]	@ (8008c2c <TIM_OC3_SetConfig+0x11c>)
 8008bba:	4293      	cmp	r3, r2
 8008bbc:	d007      	beq.n	8008bce <TIM_OC3_SetConfig+0xbe>
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	4a1b      	ldr	r2, [pc, #108]	@ (8008c30 <TIM_OC3_SetConfig+0x120>)
 8008bc2:	4293      	cmp	r3, r2
 8008bc4:	d003      	beq.n	8008bce <TIM_OC3_SetConfig+0xbe>
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	4a16      	ldr	r2, [pc, #88]	@ (8008c24 <TIM_OC3_SetConfig+0x114>)
 8008bca:	4293      	cmp	r3, r2
 8008bcc:	d113      	bne.n	8008bf6 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008bce:	693b      	ldr	r3, [r7, #16]
 8008bd0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008bd4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008bd6:	693b      	ldr	r3, [r7, #16]
 8008bd8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008bdc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008bde:	683b      	ldr	r3, [r7, #0]
 8008be0:	695b      	ldr	r3, [r3, #20]
 8008be2:	011b      	lsls	r3, r3, #4
 8008be4:	693a      	ldr	r2, [r7, #16]
 8008be6:	4313      	orrs	r3, r2
 8008be8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008bea:	683b      	ldr	r3, [r7, #0]
 8008bec:	699b      	ldr	r3, [r3, #24]
 8008bee:	011b      	lsls	r3, r3, #4
 8008bf0:	693a      	ldr	r2, [r7, #16]
 8008bf2:	4313      	orrs	r3, r2
 8008bf4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	693a      	ldr	r2, [r7, #16]
 8008bfa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	68fa      	ldr	r2, [r7, #12]
 8008c00:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008c02:	683b      	ldr	r3, [r7, #0]
 8008c04:	685a      	ldr	r2, [r3, #4]
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	697a      	ldr	r2, [r7, #20]
 8008c0e:	621a      	str	r2, [r3, #32]
}
 8008c10:	bf00      	nop
 8008c12:	371c      	adds	r7, #28
 8008c14:	46bd      	mov	sp, r7
 8008c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c1a:	4770      	bx	lr
 8008c1c:	40012c00 	.word	0x40012c00
 8008c20:	40013400 	.word	0x40013400
 8008c24:	40015000 	.word	0x40015000
 8008c28:	40014000 	.word	0x40014000
 8008c2c:	40014400 	.word	0x40014400
 8008c30:	40014800 	.word	0x40014800

08008c34 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008c34:	b480      	push	{r7}
 8008c36:	b087      	sub	sp, #28
 8008c38:	af00      	add	r7, sp, #0
 8008c3a:	6078      	str	r0, [r7, #4]
 8008c3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	6a1b      	ldr	r3, [r3, #32]
 8008c42:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	6a1b      	ldr	r3, [r3, #32]
 8008c48:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	685b      	ldr	r3, [r3, #4]
 8008c54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	69db      	ldr	r3, [r3, #28]
 8008c5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008c62:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008c66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008c68:	68fb      	ldr	r3, [r7, #12]
 8008c6a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008c6e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008c70:	683b      	ldr	r3, [r7, #0]
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	021b      	lsls	r3, r3, #8
 8008c76:	68fa      	ldr	r2, [r7, #12]
 8008c78:	4313      	orrs	r3, r2
 8008c7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008c7c:	697b      	ldr	r3, [r7, #20]
 8008c7e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008c82:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008c84:	683b      	ldr	r3, [r7, #0]
 8008c86:	689b      	ldr	r3, [r3, #8]
 8008c88:	031b      	lsls	r3, r3, #12
 8008c8a:	697a      	ldr	r2, [r7, #20]
 8008c8c:	4313      	orrs	r3, r2
 8008c8e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	4a2c      	ldr	r2, [pc, #176]	@ (8008d44 <TIM_OC4_SetConfig+0x110>)
 8008c94:	4293      	cmp	r3, r2
 8008c96:	d007      	beq.n	8008ca8 <TIM_OC4_SetConfig+0x74>
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	4a2b      	ldr	r2, [pc, #172]	@ (8008d48 <TIM_OC4_SetConfig+0x114>)
 8008c9c:	4293      	cmp	r3, r2
 8008c9e:	d003      	beq.n	8008ca8 <TIM_OC4_SetConfig+0x74>
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	4a2a      	ldr	r2, [pc, #168]	@ (8008d4c <TIM_OC4_SetConfig+0x118>)
 8008ca4:	4293      	cmp	r3, r2
 8008ca6:	d10d      	bne.n	8008cc4 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8008ca8:	697b      	ldr	r3, [r7, #20]
 8008caa:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008cae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8008cb0:	683b      	ldr	r3, [r7, #0]
 8008cb2:	68db      	ldr	r3, [r3, #12]
 8008cb4:	031b      	lsls	r3, r3, #12
 8008cb6:	697a      	ldr	r2, [r7, #20]
 8008cb8:	4313      	orrs	r3, r2
 8008cba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8008cbc:	697b      	ldr	r3, [r7, #20]
 8008cbe:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008cc2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	4a1f      	ldr	r2, [pc, #124]	@ (8008d44 <TIM_OC4_SetConfig+0x110>)
 8008cc8:	4293      	cmp	r3, r2
 8008cca:	d013      	beq.n	8008cf4 <TIM_OC4_SetConfig+0xc0>
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	4a1e      	ldr	r2, [pc, #120]	@ (8008d48 <TIM_OC4_SetConfig+0x114>)
 8008cd0:	4293      	cmp	r3, r2
 8008cd2:	d00f      	beq.n	8008cf4 <TIM_OC4_SetConfig+0xc0>
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	4a1e      	ldr	r2, [pc, #120]	@ (8008d50 <TIM_OC4_SetConfig+0x11c>)
 8008cd8:	4293      	cmp	r3, r2
 8008cda:	d00b      	beq.n	8008cf4 <TIM_OC4_SetConfig+0xc0>
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	4a1d      	ldr	r2, [pc, #116]	@ (8008d54 <TIM_OC4_SetConfig+0x120>)
 8008ce0:	4293      	cmp	r3, r2
 8008ce2:	d007      	beq.n	8008cf4 <TIM_OC4_SetConfig+0xc0>
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	4a1c      	ldr	r2, [pc, #112]	@ (8008d58 <TIM_OC4_SetConfig+0x124>)
 8008ce8:	4293      	cmp	r3, r2
 8008cea:	d003      	beq.n	8008cf4 <TIM_OC4_SetConfig+0xc0>
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	4a17      	ldr	r2, [pc, #92]	@ (8008d4c <TIM_OC4_SetConfig+0x118>)
 8008cf0:	4293      	cmp	r3, r2
 8008cf2:	d113      	bne.n	8008d1c <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008cf4:	693b      	ldr	r3, [r7, #16]
 8008cf6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008cfa:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8008cfc:	693b      	ldr	r3, [r7, #16]
 8008cfe:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8008d02:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008d04:	683b      	ldr	r3, [r7, #0]
 8008d06:	695b      	ldr	r3, [r3, #20]
 8008d08:	019b      	lsls	r3, r3, #6
 8008d0a:	693a      	ldr	r2, [r7, #16]
 8008d0c:	4313      	orrs	r3, r2
 8008d0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8008d10:	683b      	ldr	r3, [r7, #0]
 8008d12:	699b      	ldr	r3, [r3, #24]
 8008d14:	019b      	lsls	r3, r3, #6
 8008d16:	693a      	ldr	r2, [r7, #16]
 8008d18:	4313      	orrs	r3, r2
 8008d1a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	693a      	ldr	r2, [r7, #16]
 8008d20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	68fa      	ldr	r2, [r7, #12]
 8008d26:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008d28:	683b      	ldr	r3, [r7, #0]
 8008d2a:	685a      	ldr	r2, [r3, #4]
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	697a      	ldr	r2, [r7, #20]
 8008d34:	621a      	str	r2, [r3, #32]
}
 8008d36:	bf00      	nop
 8008d38:	371c      	adds	r7, #28
 8008d3a:	46bd      	mov	sp, r7
 8008d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d40:	4770      	bx	lr
 8008d42:	bf00      	nop
 8008d44:	40012c00 	.word	0x40012c00
 8008d48:	40013400 	.word	0x40013400
 8008d4c:	40015000 	.word	0x40015000
 8008d50:	40014000 	.word	0x40014000
 8008d54:	40014400 	.word	0x40014400
 8008d58:	40014800 	.word	0x40014800

08008d5c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008d5c:	b480      	push	{r7}
 8008d5e:	b087      	sub	sp, #28
 8008d60:	af00      	add	r7, sp, #0
 8008d62:	6078      	str	r0, [r7, #4]
 8008d64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	6a1b      	ldr	r3, [r3, #32]
 8008d6a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	6a1b      	ldr	r3, [r3, #32]
 8008d70:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	685b      	ldr	r3, [r3, #4]
 8008d7c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008d82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008d8a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008d8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008d90:	683b      	ldr	r3, [r7, #0]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	68fa      	ldr	r2, [r7, #12]
 8008d96:	4313      	orrs	r3, r2
 8008d98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8008d9a:	693b      	ldr	r3, [r7, #16]
 8008d9c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8008da0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008da2:	683b      	ldr	r3, [r7, #0]
 8008da4:	689b      	ldr	r3, [r3, #8]
 8008da6:	041b      	lsls	r3, r3, #16
 8008da8:	693a      	ldr	r2, [r7, #16]
 8008daa:	4313      	orrs	r3, r2
 8008dac:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	4a19      	ldr	r2, [pc, #100]	@ (8008e18 <TIM_OC5_SetConfig+0xbc>)
 8008db2:	4293      	cmp	r3, r2
 8008db4:	d013      	beq.n	8008dde <TIM_OC5_SetConfig+0x82>
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	4a18      	ldr	r2, [pc, #96]	@ (8008e1c <TIM_OC5_SetConfig+0xc0>)
 8008dba:	4293      	cmp	r3, r2
 8008dbc:	d00f      	beq.n	8008dde <TIM_OC5_SetConfig+0x82>
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	4a17      	ldr	r2, [pc, #92]	@ (8008e20 <TIM_OC5_SetConfig+0xc4>)
 8008dc2:	4293      	cmp	r3, r2
 8008dc4:	d00b      	beq.n	8008dde <TIM_OC5_SetConfig+0x82>
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	4a16      	ldr	r2, [pc, #88]	@ (8008e24 <TIM_OC5_SetConfig+0xc8>)
 8008dca:	4293      	cmp	r3, r2
 8008dcc:	d007      	beq.n	8008dde <TIM_OC5_SetConfig+0x82>
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	4a15      	ldr	r2, [pc, #84]	@ (8008e28 <TIM_OC5_SetConfig+0xcc>)
 8008dd2:	4293      	cmp	r3, r2
 8008dd4:	d003      	beq.n	8008dde <TIM_OC5_SetConfig+0x82>
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	4a14      	ldr	r2, [pc, #80]	@ (8008e2c <TIM_OC5_SetConfig+0xd0>)
 8008dda:	4293      	cmp	r3, r2
 8008ddc:	d109      	bne.n	8008df2 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008dde:	697b      	ldr	r3, [r7, #20]
 8008de0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008de4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8008de6:	683b      	ldr	r3, [r7, #0]
 8008de8:	695b      	ldr	r3, [r3, #20]
 8008dea:	021b      	lsls	r3, r3, #8
 8008dec:	697a      	ldr	r2, [r7, #20]
 8008dee:	4313      	orrs	r3, r2
 8008df0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	697a      	ldr	r2, [r7, #20]
 8008df6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	68fa      	ldr	r2, [r7, #12]
 8008dfc:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008dfe:	683b      	ldr	r3, [r7, #0]
 8008e00:	685a      	ldr	r2, [r3, #4]
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	693a      	ldr	r2, [r7, #16]
 8008e0a:	621a      	str	r2, [r3, #32]
}
 8008e0c:	bf00      	nop
 8008e0e:	371c      	adds	r7, #28
 8008e10:	46bd      	mov	sp, r7
 8008e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e16:	4770      	bx	lr
 8008e18:	40012c00 	.word	0x40012c00
 8008e1c:	40013400 	.word	0x40013400
 8008e20:	40014000 	.word	0x40014000
 8008e24:	40014400 	.word	0x40014400
 8008e28:	40014800 	.word	0x40014800
 8008e2c:	40015000 	.word	0x40015000

08008e30 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008e30:	b480      	push	{r7}
 8008e32:	b087      	sub	sp, #28
 8008e34:	af00      	add	r7, sp, #0
 8008e36:	6078      	str	r0, [r7, #4]
 8008e38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	6a1b      	ldr	r3, [r3, #32]
 8008e3e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	6a1b      	ldr	r3, [r3, #32]
 8008e44:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	685b      	ldr	r3, [r3, #4]
 8008e50:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008e56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8008e5e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008e62:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008e64:	683b      	ldr	r3, [r7, #0]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	021b      	lsls	r3, r3, #8
 8008e6a:	68fa      	ldr	r2, [r7, #12]
 8008e6c:	4313      	orrs	r3, r2
 8008e6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008e70:	693b      	ldr	r3, [r7, #16]
 8008e72:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008e76:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008e78:	683b      	ldr	r3, [r7, #0]
 8008e7a:	689b      	ldr	r3, [r3, #8]
 8008e7c:	051b      	lsls	r3, r3, #20
 8008e7e:	693a      	ldr	r2, [r7, #16]
 8008e80:	4313      	orrs	r3, r2
 8008e82:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	4a1a      	ldr	r2, [pc, #104]	@ (8008ef0 <TIM_OC6_SetConfig+0xc0>)
 8008e88:	4293      	cmp	r3, r2
 8008e8a:	d013      	beq.n	8008eb4 <TIM_OC6_SetConfig+0x84>
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	4a19      	ldr	r2, [pc, #100]	@ (8008ef4 <TIM_OC6_SetConfig+0xc4>)
 8008e90:	4293      	cmp	r3, r2
 8008e92:	d00f      	beq.n	8008eb4 <TIM_OC6_SetConfig+0x84>
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	4a18      	ldr	r2, [pc, #96]	@ (8008ef8 <TIM_OC6_SetConfig+0xc8>)
 8008e98:	4293      	cmp	r3, r2
 8008e9a:	d00b      	beq.n	8008eb4 <TIM_OC6_SetConfig+0x84>
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	4a17      	ldr	r2, [pc, #92]	@ (8008efc <TIM_OC6_SetConfig+0xcc>)
 8008ea0:	4293      	cmp	r3, r2
 8008ea2:	d007      	beq.n	8008eb4 <TIM_OC6_SetConfig+0x84>
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	4a16      	ldr	r2, [pc, #88]	@ (8008f00 <TIM_OC6_SetConfig+0xd0>)
 8008ea8:	4293      	cmp	r3, r2
 8008eaa:	d003      	beq.n	8008eb4 <TIM_OC6_SetConfig+0x84>
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	4a15      	ldr	r2, [pc, #84]	@ (8008f04 <TIM_OC6_SetConfig+0xd4>)
 8008eb0:	4293      	cmp	r3, r2
 8008eb2:	d109      	bne.n	8008ec8 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008eb4:	697b      	ldr	r3, [r7, #20]
 8008eb6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008eba:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008ebc:	683b      	ldr	r3, [r7, #0]
 8008ebe:	695b      	ldr	r3, [r3, #20]
 8008ec0:	029b      	lsls	r3, r3, #10
 8008ec2:	697a      	ldr	r2, [r7, #20]
 8008ec4:	4313      	orrs	r3, r2
 8008ec6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	697a      	ldr	r2, [r7, #20]
 8008ecc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	68fa      	ldr	r2, [r7, #12]
 8008ed2:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008ed4:	683b      	ldr	r3, [r7, #0]
 8008ed6:	685a      	ldr	r2, [r3, #4]
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	693a      	ldr	r2, [r7, #16]
 8008ee0:	621a      	str	r2, [r3, #32]
}
 8008ee2:	bf00      	nop
 8008ee4:	371c      	adds	r7, #28
 8008ee6:	46bd      	mov	sp, r7
 8008ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eec:	4770      	bx	lr
 8008eee:	bf00      	nop
 8008ef0:	40012c00 	.word	0x40012c00
 8008ef4:	40013400 	.word	0x40013400
 8008ef8:	40014000 	.word	0x40014000
 8008efc:	40014400 	.word	0x40014400
 8008f00:	40014800 	.word	0x40014800
 8008f04:	40015000 	.word	0x40015000

08008f08 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008f08:	b480      	push	{r7}
 8008f0a:	b087      	sub	sp, #28
 8008f0c:	af00      	add	r7, sp, #0
 8008f0e:	60f8      	str	r0, [r7, #12]
 8008f10:	60b9      	str	r1, [r7, #8]
 8008f12:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	6a1b      	ldr	r3, [r3, #32]
 8008f18:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	6a1b      	ldr	r3, [r3, #32]
 8008f1e:	f023 0201 	bic.w	r2, r3, #1
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	699b      	ldr	r3, [r3, #24]
 8008f2a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008f2c:	693b      	ldr	r3, [r7, #16]
 8008f2e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008f32:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	011b      	lsls	r3, r3, #4
 8008f38:	693a      	ldr	r2, [r7, #16]
 8008f3a:	4313      	orrs	r3, r2
 8008f3c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008f3e:	697b      	ldr	r3, [r7, #20]
 8008f40:	f023 030a 	bic.w	r3, r3, #10
 8008f44:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008f46:	697a      	ldr	r2, [r7, #20]
 8008f48:	68bb      	ldr	r3, [r7, #8]
 8008f4a:	4313      	orrs	r3, r2
 8008f4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	693a      	ldr	r2, [r7, #16]
 8008f52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	697a      	ldr	r2, [r7, #20]
 8008f58:	621a      	str	r2, [r3, #32]
}
 8008f5a:	bf00      	nop
 8008f5c:	371c      	adds	r7, #28
 8008f5e:	46bd      	mov	sp, r7
 8008f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f64:	4770      	bx	lr

08008f66 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008f66:	b480      	push	{r7}
 8008f68:	b087      	sub	sp, #28
 8008f6a:	af00      	add	r7, sp, #0
 8008f6c:	60f8      	str	r0, [r7, #12]
 8008f6e:	60b9      	str	r1, [r7, #8]
 8008f70:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	6a1b      	ldr	r3, [r3, #32]
 8008f76:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	6a1b      	ldr	r3, [r3, #32]
 8008f7c:	f023 0210 	bic.w	r2, r3, #16
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	699b      	ldr	r3, [r3, #24]
 8008f88:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008f8a:	693b      	ldr	r3, [r7, #16]
 8008f8c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008f90:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	031b      	lsls	r3, r3, #12
 8008f96:	693a      	ldr	r2, [r7, #16]
 8008f98:	4313      	orrs	r3, r2
 8008f9a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008f9c:	697b      	ldr	r3, [r7, #20]
 8008f9e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008fa2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008fa4:	68bb      	ldr	r3, [r7, #8]
 8008fa6:	011b      	lsls	r3, r3, #4
 8008fa8:	697a      	ldr	r2, [r7, #20]
 8008faa:	4313      	orrs	r3, r2
 8008fac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	693a      	ldr	r2, [r7, #16]
 8008fb2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	697a      	ldr	r2, [r7, #20]
 8008fb8:	621a      	str	r2, [r3, #32]
}
 8008fba:	bf00      	nop
 8008fbc:	371c      	adds	r7, #28
 8008fbe:	46bd      	mov	sp, r7
 8008fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc4:	4770      	bx	lr

08008fc6 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008fc6:	b480      	push	{r7}
 8008fc8:	b085      	sub	sp, #20
 8008fca:	af00      	add	r7, sp, #0
 8008fcc:	6078      	str	r0, [r7, #4]
 8008fce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	689b      	ldr	r3, [r3, #8]
 8008fd4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8008fdc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008fe0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008fe2:	683a      	ldr	r2, [r7, #0]
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	4313      	orrs	r3, r2
 8008fe8:	f043 0307 	orr.w	r3, r3, #7
 8008fec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	68fa      	ldr	r2, [r7, #12]
 8008ff2:	609a      	str	r2, [r3, #8]
}
 8008ff4:	bf00      	nop
 8008ff6:	3714      	adds	r7, #20
 8008ff8:	46bd      	mov	sp, r7
 8008ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ffe:	4770      	bx	lr

08009000 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8009000:	b480      	push	{r7}
 8009002:	b087      	sub	sp, #28
 8009004:	af00      	add	r7, sp, #0
 8009006:	60f8      	str	r0, [r7, #12]
 8009008:	60b9      	str	r1, [r7, #8]
 800900a:	607a      	str	r2, [r7, #4]
 800900c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	689b      	ldr	r3, [r3, #8]
 8009012:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009014:	697b      	ldr	r3, [r7, #20]
 8009016:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800901a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800901c:	683b      	ldr	r3, [r7, #0]
 800901e:	021a      	lsls	r2, r3, #8
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	431a      	orrs	r2, r3
 8009024:	68bb      	ldr	r3, [r7, #8]
 8009026:	4313      	orrs	r3, r2
 8009028:	697a      	ldr	r2, [r7, #20]
 800902a:	4313      	orrs	r3, r2
 800902c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	697a      	ldr	r2, [r7, #20]
 8009032:	609a      	str	r2, [r3, #8]
}
 8009034:	bf00      	nop
 8009036:	371c      	adds	r7, #28
 8009038:	46bd      	mov	sp, r7
 800903a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800903e:	4770      	bx	lr

08009040 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8009040:	b480      	push	{r7}
 8009042:	b087      	sub	sp, #28
 8009044:	af00      	add	r7, sp, #0
 8009046:	60f8      	str	r0, [r7, #12]
 8009048:	60b9      	str	r1, [r7, #8]
 800904a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800904c:	68bb      	ldr	r3, [r7, #8]
 800904e:	f003 031f 	and.w	r3, r3, #31
 8009052:	2201      	movs	r2, #1
 8009054:	fa02 f303 	lsl.w	r3, r2, r3
 8009058:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	6a1a      	ldr	r2, [r3, #32]
 800905e:	697b      	ldr	r3, [r7, #20]
 8009060:	43db      	mvns	r3, r3
 8009062:	401a      	ands	r2, r3
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	6a1a      	ldr	r2, [r3, #32]
 800906c:	68bb      	ldr	r3, [r7, #8]
 800906e:	f003 031f 	and.w	r3, r3, #31
 8009072:	6879      	ldr	r1, [r7, #4]
 8009074:	fa01 f303 	lsl.w	r3, r1, r3
 8009078:	431a      	orrs	r2, r3
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	621a      	str	r2, [r3, #32]
}
 800907e:	bf00      	nop
 8009080:	371c      	adds	r7, #28
 8009082:	46bd      	mov	sp, r7
 8009084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009088:	4770      	bx	lr
	...

0800908c <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 800908c:	b480      	push	{r7}
 800908e:	b083      	sub	sp, #12
 8009090:	af00      	add	r7, sp, #0
 8009092:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	4a26      	ldr	r2, [pc, #152]	@ (8009130 <TIM_ResetCallback+0xa4>)
 8009098:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	4a25      	ldr	r2, [pc, #148]	@ (8009134 <TIM_ResetCallback+0xa8>)
 80090a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	4a24      	ldr	r2, [pc, #144]	@ (8009138 <TIM_ResetCallback+0xac>)
 80090a8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	4a23      	ldr	r2, [pc, #140]	@ (800913c <TIM_ResetCallback+0xb0>)
 80090b0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	4a22      	ldr	r2, [pc, #136]	@ (8009140 <TIM_ResetCallback+0xb4>)
 80090b8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	4a21      	ldr	r2, [pc, #132]	@ (8009144 <TIM_ResetCallback+0xb8>)
 80090c0:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	4a20      	ldr	r2, [pc, #128]	@ (8009148 <TIM_ResetCallback+0xbc>)
 80090c8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	4a1f      	ldr	r2, [pc, #124]	@ (800914c <TIM_ResetCallback+0xc0>)
 80090d0:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	4a1e      	ldr	r2, [pc, #120]	@ (8009150 <TIM_ResetCallback+0xc4>)
 80090d8:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	4a1d      	ldr	r2, [pc, #116]	@ (8009154 <TIM_ResetCallback+0xc8>)
 80090e0:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	4a1c      	ldr	r2, [pc, #112]	@ (8009158 <TIM_ResetCallback+0xcc>)
 80090e8:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	4a1b      	ldr	r2, [pc, #108]	@ (800915c <TIM_ResetCallback+0xd0>)
 80090f0:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	4a1a      	ldr	r2, [pc, #104]	@ (8009160 <TIM_ResetCallback+0xd4>)
 80090f8:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	4a19      	ldr	r2, [pc, #100]	@ (8009164 <TIM_ResetCallback+0xd8>)
 8009100:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  htim->EncoderIndexCallback              = HAL_TIMEx_EncoderIndexCallback;
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	4a18      	ldr	r2, [pc, #96]	@ (8009168 <TIM_ResetCallback+0xdc>)
 8009108:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  htim->DirectionChangeCallback           = HAL_TIMEx_DirectionChangeCallback;
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	4a17      	ldr	r2, [pc, #92]	@ (800916c <TIM_ResetCallback+0xe0>)
 8009110:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  htim->IndexErrorCallback                = HAL_TIMEx_IndexErrorCallback;
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	4a16      	ldr	r2, [pc, #88]	@ (8009170 <TIM_ResetCallback+0xe4>)
 8009118:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  htim->TransitionErrorCallback           = HAL_TIMEx_TransitionErrorCallback;
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	4a15      	ldr	r2, [pc, #84]	@ (8009174 <TIM_ResetCallback+0xe8>)
 8009120:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 8009124:	bf00      	nop
 8009126:	370c      	adds	r7, #12
 8009128:	46bd      	mov	sp, r7
 800912a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800912e:	4770      	bx	lr
 8009130:	08002609 	.word	0x08002609
 8009134:	080083d9 	.word	0x080083d9
 8009138:	08008451 	.word	0x08008451
 800913c:	08008465 	.word	0x08008465
 8009140:	08008401 	.word	0x08008401
 8009144:	08008415 	.word	0x08008415
 8009148:	080083ed 	.word	0x080083ed
 800914c:	08008429 	.word	0x08008429
 8009150:	0800843d 	.word	0x0800843d
 8009154:	08008479 	.word	0x08008479
 8009158:	080093cd 	.word	0x080093cd
 800915c:	080093e1 	.word	0x080093e1
 8009160:	080093f5 	.word	0x080093f5
 8009164:	08009409 	.word	0x08009409
 8009168:	0800941d 	.word	0x0800941d
 800916c:	08009431 	.word	0x08009431
 8009170:	08009445 	.word	0x08009445
 8009174:	08009459 	.word	0x08009459

08009178 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009178:	b480      	push	{r7}
 800917a:	b085      	sub	sp, #20
 800917c:	af00      	add	r7, sp, #0
 800917e:	6078      	str	r0, [r7, #4]
 8009180:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009188:	2b01      	cmp	r3, #1
 800918a:	d101      	bne.n	8009190 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800918c:	2302      	movs	r3, #2
 800918e:	e074      	b.n	800927a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	2201      	movs	r2, #1
 8009194:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	2202      	movs	r2, #2
 800919c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	685b      	ldr	r3, [r3, #4]
 80091a6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	689b      	ldr	r3, [r3, #8]
 80091ae:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80091b0:	687b      	ldr	r3, [r7, #4]
 80091b2:	681b      	ldr	r3, [r3, #0]
 80091b4:	4a34      	ldr	r2, [pc, #208]	@ (8009288 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80091b6:	4293      	cmp	r3, r2
 80091b8:	d009      	beq.n	80091ce <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	4a33      	ldr	r2, [pc, #204]	@ (800928c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80091c0:	4293      	cmp	r3, r2
 80091c2:	d004      	beq.n	80091ce <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80091c4:	687b      	ldr	r3, [r7, #4]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	4a31      	ldr	r2, [pc, #196]	@ (8009290 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80091ca:	4293      	cmp	r3, r2
 80091cc:	d108      	bne.n	80091e0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80091d4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80091d6:	683b      	ldr	r3, [r7, #0]
 80091d8:	685b      	ldr	r3, [r3, #4]
 80091da:	68fa      	ldr	r2, [r7, #12]
 80091dc:	4313      	orrs	r3, r2
 80091de:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 80091e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80091ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80091ec:	683b      	ldr	r3, [r7, #0]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	68fa      	ldr	r2, [r7, #12]
 80091f2:	4313      	orrs	r3, r2
 80091f4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80091f6:	687b      	ldr	r3, [r7, #4]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	68fa      	ldr	r2, [r7, #12]
 80091fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	681b      	ldr	r3, [r3, #0]
 8009202:	4a21      	ldr	r2, [pc, #132]	@ (8009288 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8009204:	4293      	cmp	r3, r2
 8009206:	d022      	beq.n	800924e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	681b      	ldr	r3, [r3, #0]
 800920c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009210:	d01d      	beq.n	800924e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	4a1f      	ldr	r2, [pc, #124]	@ (8009294 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8009218:	4293      	cmp	r3, r2
 800921a:	d018      	beq.n	800924e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	4a1d      	ldr	r2, [pc, #116]	@ (8009298 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8009222:	4293      	cmp	r3, r2
 8009224:	d013      	beq.n	800924e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	4a1c      	ldr	r2, [pc, #112]	@ (800929c <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800922c:	4293      	cmp	r3, r2
 800922e:	d00e      	beq.n	800924e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	4a15      	ldr	r2, [pc, #84]	@ (800928c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8009236:	4293      	cmp	r3, r2
 8009238:	d009      	beq.n	800924e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	4a18      	ldr	r2, [pc, #96]	@ (80092a0 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8009240:	4293      	cmp	r3, r2
 8009242:	d004      	beq.n	800924e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	4a11      	ldr	r2, [pc, #68]	@ (8009290 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800924a:	4293      	cmp	r3, r2
 800924c:	d10c      	bne.n	8009268 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800924e:	68bb      	ldr	r3, [r7, #8]
 8009250:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009254:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009256:	683b      	ldr	r3, [r7, #0]
 8009258:	689b      	ldr	r3, [r3, #8]
 800925a:	68ba      	ldr	r2, [r7, #8]
 800925c:	4313      	orrs	r3, r2
 800925e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	68ba      	ldr	r2, [r7, #8]
 8009266:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	2201      	movs	r2, #1
 800926c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	2200      	movs	r2, #0
 8009274:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8009278:	2300      	movs	r3, #0
}
 800927a:	4618      	mov	r0, r3
 800927c:	3714      	adds	r7, #20
 800927e:	46bd      	mov	sp, r7
 8009280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009284:	4770      	bx	lr
 8009286:	bf00      	nop
 8009288:	40012c00 	.word	0x40012c00
 800928c:	40013400 	.word	0x40013400
 8009290:	40015000 	.word	0x40015000
 8009294:	40000400 	.word	0x40000400
 8009298:	40000800 	.word	0x40000800
 800929c:	40000c00 	.word	0x40000c00
 80092a0:	40014000 	.word	0x40014000

080092a4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80092a4:	b480      	push	{r7}
 80092a6:	b085      	sub	sp, #20
 80092a8:	af00      	add	r7, sp, #0
 80092aa:	6078      	str	r0, [r7, #4]
 80092ac:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80092ae:	2300      	movs	r3, #0
 80092b0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80092b8:	2b01      	cmp	r3, #1
 80092ba:	d101      	bne.n	80092c0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80092bc:	2302      	movs	r3, #2
 80092be:	e078      	b.n	80093b2 <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	2201      	movs	r2, #1
 80092c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80092ce:	683b      	ldr	r3, [r7, #0]
 80092d0:	68db      	ldr	r3, [r3, #12]
 80092d2:	4313      	orrs	r3, r2
 80092d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80092dc:	683b      	ldr	r3, [r7, #0]
 80092de:	689b      	ldr	r3, [r3, #8]
 80092e0:	4313      	orrs	r3, r2
 80092e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80092ea:	683b      	ldr	r3, [r7, #0]
 80092ec:	685b      	ldr	r3, [r3, #4]
 80092ee:	4313      	orrs	r3, r2
 80092f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80092f8:	683b      	ldr	r3, [r7, #0]
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	4313      	orrs	r3, r2
 80092fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8009306:	683b      	ldr	r3, [r7, #0]
 8009308:	691b      	ldr	r3, [r3, #16]
 800930a:	4313      	orrs	r3, r2
 800930c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8009314:	683b      	ldr	r3, [r7, #0]
 8009316:	695b      	ldr	r3, [r3, #20]
 8009318:	4313      	orrs	r3, r2
 800931a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8009322:	683b      	ldr	r3, [r7, #0]
 8009324:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009326:	4313      	orrs	r3, r2
 8009328:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8009330:	683b      	ldr	r3, [r7, #0]
 8009332:	699b      	ldr	r3, [r3, #24]
 8009334:	041b      	lsls	r3, r3, #16
 8009336:	4313      	orrs	r3, r2
 8009338:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8009340:	683b      	ldr	r3, [r7, #0]
 8009342:	69db      	ldr	r3, [r3, #28]
 8009344:	4313      	orrs	r3, r2
 8009346:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	681b      	ldr	r3, [r3, #0]
 800934c:	4a1c      	ldr	r2, [pc, #112]	@ (80093c0 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800934e:	4293      	cmp	r3, r2
 8009350:	d009      	beq.n	8009366 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	4a1b      	ldr	r2, [pc, #108]	@ (80093c4 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8009358:	4293      	cmp	r3, r2
 800935a:	d004      	beq.n	8009366 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	4a19      	ldr	r2, [pc, #100]	@ (80093c8 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 8009362:	4293      	cmp	r3, r2
 8009364:	d11c      	bne.n	80093a0 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800936c:	683b      	ldr	r3, [r7, #0]
 800936e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009370:	051b      	lsls	r3, r3, #20
 8009372:	4313      	orrs	r3, r2
 8009374:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800937c:	683b      	ldr	r3, [r7, #0]
 800937e:	6a1b      	ldr	r3, [r3, #32]
 8009380:	4313      	orrs	r3, r2
 8009382:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8009384:	68fb      	ldr	r3, [r7, #12]
 8009386:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800938a:	683b      	ldr	r3, [r7, #0]
 800938c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800938e:	4313      	orrs	r3, r2
 8009390:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8009398:	683b      	ldr	r3, [r7, #0]
 800939a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800939c:	4313      	orrs	r3, r2
 800939e:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	68fa      	ldr	r2, [r7, #12]
 80093a6:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	2200      	movs	r2, #0
 80093ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80093b0:	2300      	movs	r3, #0
}
 80093b2:	4618      	mov	r0, r3
 80093b4:	3714      	adds	r7, #20
 80093b6:	46bd      	mov	sp, r7
 80093b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093bc:	4770      	bx	lr
 80093be:	bf00      	nop
 80093c0:	40012c00 	.word	0x40012c00
 80093c4:	40013400 	.word	0x40013400
 80093c8:	40015000 	.word	0x40015000

080093cc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80093cc:	b480      	push	{r7}
 80093ce:	b083      	sub	sp, #12
 80093d0:	af00      	add	r7, sp, #0
 80093d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80093d4:	bf00      	nop
 80093d6:	370c      	adds	r7, #12
 80093d8:	46bd      	mov	sp, r7
 80093da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093de:	4770      	bx	lr

080093e0 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80093e0:	b480      	push	{r7}
 80093e2:	b083      	sub	sp, #12
 80093e4:	af00      	add	r7, sp, #0
 80093e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 80093e8:	bf00      	nop
 80093ea:	370c      	adds	r7, #12
 80093ec:	46bd      	mov	sp, r7
 80093ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093f2:	4770      	bx	lr

080093f4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80093f4:	b480      	push	{r7}
 80093f6:	b083      	sub	sp, #12
 80093f8:	af00      	add	r7, sp, #0
 80093fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80093fc:	bf00      	nop
 80093fe:	370c      	adds	r7, #12
 8009400:	46bd      	mov	sp, r7
 8009402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009406:	4770      	bx	lr

08009408 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8009408:	b480      	push	{r7}
 800940a:	b083      	sub	sp, #12
 800940c:	af00      	add	r7, sp, #0
 800940e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8009410:	bf00      	nop
 8009412:	370c      	adds	r7, #12
 8009414:	46bd      	mov	sp, r7
 8009416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800941a:	4770      	bx	lr

0800941c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800941c:	b480      	push	{r7}
 800941e:	b083      	sub	sp, #12
 8009420:	af00      	add	r7, sp, #0
 8009422:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8009424:	bf00      	nop
 8009426:	370c      	adds	r7, #12
 8009428:	46bd      	mov	sp, r7
 800942a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800942e:	4770      	bx	lr

08009430 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8009430:	b480      	push	{r7}
 8009432:	b083      	sub	sp, #12
 8009434:	af00      	add	r7, sp, #0
 8009436:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8009438:	bf00      	nop
 800943a:	370c      	adds	r7, #12
 800943c:	46bd      	mov	sp, r7
 800943e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009442:	4770      	bx	lr

08009444 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8009444:	b480      	push	{r7}
 8009446:	b083      	sub	sp, #12
 8009448:	af00      	add	r7, sp, #0
 800944a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800944c:	bf00      	nop
 800944e:	370c      	adds	r7, #12
 8009450:	46bd      	mov	sp, r7
 8009452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009456:	4770      	bx	lr

08009458 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8009458:	b480      	push	{r7}
 800945a:	b083      	sub	sp, #12
 800945c:	af00      	add	r7, sp, #0
 800945e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8009460:	bf00      	nop
 8009462:	370c      	adds	r7, #12
 8009464:	46bd      	mov	sp, r7
 8009466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800946a:	4770      	bx	lr

0800946c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800946c:	b580      	push	{r7, lr}
 800946e:	b082      	sub	sp, #8
 8009470:	af00      	add	r7, sp, #0
 8009472:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	2b00      	cmp	r3, #0
 8009478:	d101      	bne.n	800947e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800947a:	2301      	movs	r3, #1
 800947c:	e050      	b.n	8009520 <HAL_UART_Init+0xb4>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009484:	2b00      	cmp	r3, #0
 8009486:	d114      	bne.n	80094b2 <HAL_UART_Init+0x46>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	2200      	movs	r2, #0
 800948c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8009490:	6878      	ldr	r0, [r7, #4]
 8009492:	f000 fdc5 	bl	800a020 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800949c:	2b00      	cmp	r3, #0
 800949e:	d103      	bne.n	80094a8 <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	4a21      	ldr	r2, [pc, #132]	@ (8009528 <HAL_UART_Init+0xbc>)
 80094a4:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80094ae:	6878      	ldr	r0, [r7, #4]
 80094b0:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	2224      	movs	r2, #36	@ 0x24
 80094b6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	681a      	ldr	r2, [r3, #0]
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	f022 0201 	bic.w	r2, r2, #1
 80094c8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094ce:	2b00      	cmp	r3, #0
 80094d0:	d002      	beq.n	80094d8 <HAL_UART_Init+0x6c>
  {
    UART_AdvFeatureConfig(huart);
 80094d2:	6878      	ldr	r0, [r7, #4]
 80094d4:	f001 f8f2 	bl	800a6bc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80094d8:	6878      	ldr	r0, [r7, #4]
 80094da:	f000 fdf3 	bl	800a0c4 <UART_SetConfig>
 80094de:	4603      	mov	r3, r0
 80094e0:	2b01      	cmp	r3, #1
 80094e2:	d101      	bne.n	80094e8 <HAL_UART_Init+0x7c>
  {
    return HAL_ERROR;
 80094e4:	2301      	movs	r3, #1
 80094e6:	e01b      	b.n	8009520 <HAL_UART_Init+0xb4>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	685a      	ldr	r2, [r3, #4]
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80094f6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	689a      	ldr	r2, [r3, #8]
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009506:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	681a      	ldr	r2, [r3, #0]
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	f042 0201 	orr.w	r2, r2, #1
 8009516:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009518:	6878      	ldr	r0, [r7, #4]
 800951a:	f001 f971 	bl	800a800 <UART_CheckIdleState>
 800951e:	4603      	mov	r3, r0
}
 8009520:	4618      	mov	r0, r3
 8009522:	3708      	adds	r7, #8
 8009524:	46bd      	mov	sp, r7
 8009526:	bd80      	pop	{r7, pc}
 8009528:	080035c1 	.word	0x080035c1

0800952c <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 800952c:	b480      	push	{r7}
 800952e:	b087      	sub	sp, #28
 8009530:	af00      	add	r7, sp, #0
 8009532:	60f8      	str	r0, [r7, #12]
 8009534:	460b      	mov	r3, r1
 8009536:	607a      	str	r2, [r7, #4]
 8009538:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800953a:	2300      	movs	r3, #0
 800953c:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	2b00      	cmp	r3, #0
 8009542:	d109      	bne.n	8009558 <HAL_UART_RegisterCallback+0x2c>
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800954a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    return HAL_ERROR;
 8009554:	2301      	movs	r3, #1
 8009556:	e09c      	b.n	8009692 <HAL_UART_RegisterCallback+0x166>
  }

  if (huart->gState == HAL_UART_STATE_READY)
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800955e:	2b20      	cmp	r3, #32
 8009560:	d16c      	bne.n	800963c <HAL_UART_RegisterCallback+0x110>
  {
    switch (CallbackID)
 8009562:	7afb      	ldrb	r3, [r7, #11]
 8009564:	2b0c      	cmp	r3, #12
 8009566:	d85e      	bhi.n	8009626 <HAL_UART_RegisterCallback+0xfa>
 8009568:	a201      	add	r2, pc, #4	@ (adr r2, 8009570 <HAL_UART_RegisterCallback+0x44>)
 800956a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800956e:	bf00      	nop
 8009570:	080095a5 	.word	0x080095a5
 8009574:	080095af 	.word	0x080095af
 8009578:	080095b9 	.word	0x080095b9
 800957c:	080095c3 	.word	0x080095c3
 8009580:	080095cd 	.word	0x080095cd
 8009584:	080095d7 	.word	0x080095d7
 8009588:	080095e1 	.word	0x080095e1
 800958c:	080095eb 	.word	0x080095eb
 8009590:	080095f5 	.word	0x080095f5
 8009594:	080095ff 	.word	0x080095ff
 8009598:	08009609 	.word	0x08009609
 800959c:	08009613 	.word	0x08009613
 80095a0:	0800961d 	.word	0x0800961d
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	687a      	ldr	r2, [r7, #4]
 80095a8:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 80095ac:	e070      	b.n	8009690 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	687a      	ldr	r2, [r7, #4]
 80095b2:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 80095b6:	e06b      	b.n	8009690 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	687a      	ldr	r2, [r7, #4]
 80095bc:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 80095c0:	e066      	b.n	8009690 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	687a      	ldr	r2, [r7, #4]
 80095c6:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 80095ca:	e061      	b.n	8009690 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	687a      	ldr	r2, [r7, #4]
 80095d0:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 80095d4:	e05c      	b.n	8009690 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	687a      	ldr	r2, [r7, #4]
 80095da:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 80095de:	e057      	b.n	8009690 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	687a      	ldr	r2, [r7, #4]
 80095e4:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 80095e8:	e052      	b.n	8009690 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	687a      	ldr	r2, [r7, #4]
 80095ee:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 80095f2:	e04d      	b.n	8009690 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_WAKEUP_CB_ID :
        huart->WakeupCallback = pCallback;
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	687a      	ldr	r2, [r7, #4]
 80095f8:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 80095fc:	e048      	b.n	8009690 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_RX_FIFO_FULL_CB_ID :
        huart->RxFifoFullCallback = pCallback;
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	687a      	ldr	r2, [r7, #4]
 8009602:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 8009606:	e043      	b.n	8009690 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_TX_FIFO_EMPTY_CB_ID :
        huart->TxFifoEmptyCallback = pCallback;
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	687a      	ldr	r2, [r7, #4]
 800960c:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
        break;
 8009610:	e03e      	b.n	8009690 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	687a      	ldr	r2, [r7, #4]
 8009616:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800961a:	e039      	b.n	8009690 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800961c:	68fb      	ldr	r3, [r7, #12]
 800961e:	687a      	ldr	r2, [r7, #4]
 8009620:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 8009624:	e034      	b.n	8009690 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800962c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 8009636:	2301      	movs	r3, #1
 8009638:	75fb      	strb	r3, [r7, #23]
        break;
 800963a:	e029      	b.n	8009690 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009642:	2b00      	cmp	r3, #0
 8009644:	d11a      	bne.n	800967c <HAL_UART_RegisterCallback+0x150>
  {
    switch (CallbackID)
 8009646:	7afb      	ldrb	r3, [r7, #11]
 8009648:	2b0b      	cmp	r3, #11
 800964a:	d002      	beq.n	8009652 <HAL_UART_RegisterCallback+0x126>
 800964c:	2b0c      	cmp	r3, #12
 800964e:	d005      	beq.n	800965c <HAL_UART_RegisterCallback+0x130>
 8009650:	e009      	b.n	8009666 <HAL_UART_RegisterCallback+0x13a>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	687a      	ldr	r2, [r7, #4]
 8009656:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
        break;
 800965a:	e019      	b.n	8009690 <HAL_UART_RegisterCallback+0x164>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	687a      	ldr	r2, [r7, #4]
 8009660:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
        break;
 8009664:	e014      	b.n	8009690 <HAL_UART_RegisterCallback+0x164>

      default :
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800966c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        status =  HAL_ERROR;
 8009676:	2301      	movs	r3, #1
 8009678:	75fb      	strb	r3, [r7, #23]
        break;
 800967a:	e009      	b.n	8009690 <HAL_UART_RegisterCallback+0x164>
    }
  }
  else
  {
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009682:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    status =  HAL_ERROR;
 800968c:	2301      	movs	r3, #1
 800968e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8009690:	7dfb      	ldrb	r3, [r7, #23]
}
 8009692:	4618      	mov	r0, r3
 8009694:	371c      	adds	r7, #28
 8009696:	46bd      	mov	sp, r7
 8009698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800969c:	4770      	bx	lr
 800969e:	bf00      	nop

080096a0 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80096a0:	b580      	push	{r7, lr}
 80096a2:	b08a      	sub	sp, #40	@ 0x28
 80096a4:	af00      	add	r7, sp, #0
 80096a6:	60f8      	str	r0, [r7, #12]
 80096a8:	60b9      	str	r1, [r7, #8]
 80096aa:	4613      	mov	r3, r2
 80096ac:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80096b4:	2b20      	cmp	r3, #32
 80096b6:	d167      	bne.n	8009788 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 80096b8:	68bb      	ldr	r3, [r7, #8]
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d002      	beq.n	80096c4 <HAL_UART_Transmit_DMA+0x24>
 80096be:	88fb      	ldrh	r3, [r7, #6]
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	d101      	bne.n	80096c8 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 80096c4:	2301      	movs	r3, #1
 80096c6:	e060      	b.n	800978a <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	68ba      	ldr	r2, [r7, #8]
 80096cc:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	88fa      	ldrh	r2, [r7, #6]
 80096d2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	88fa      	ldrh	r2, [r7, #6]
 80096da:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	2200      	movs	r2, #0
 80096e2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80096e6:	68fb      	ldr	r3, [r7, #12]
 80096e8:	2221      	movs	r2, #33	@ 0x21
 80096ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d028      	beq.n	8009748 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80096fa:	4a26      	ldr	r2, [pc, #152]	@ (8009794 <HAL_UART_Transmit_DMA+0xf4>)
 80096fc:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009702:	4a25      	ldr	r2, [pc, #148]	@ (8009798 <HAL_UART_Transmit_DMA+0xf8>)
 8009704:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800970a:	4a24      	ldr	r2, [pc, #144]	@ (800979c <HAL_UART_Transmit_DMA+0xfc>)
 800970c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800970e:	68fb      	ldr	r3, [r7, #12]
 8009710:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009712:	2200      	movs	r2, #0
 8009714:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800971e:	4619      	mov	r1, r3
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	3328      	adds	r3, #40	@ 0x28
 8009726:	461a      	mov	r2, r3
 8009728:	88fb      	ldrh	r3, [r7, #6]
 800972a:	f7fc f929 	bl	8005980 <HAL_DMA_Start_IT>
 800972e:	4603      	mov	r3, r0
 8009730:	2b00      	cmp	r3, #0
 8009732:	d009      	beq.n	8009748 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009734:	68fb      	ldr	r3, [r7, #12]
 8009736:	2210      	movs	r2, #16
 8009738:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	2220      	movs	r2, #32
 8009740:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8009744:	2301      	movs	r3, #1
 8009746:	e020      	b.n	800978a <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8009748:	68fb      	ldr	r3, [r7, #12]
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	2240      	movs	r2, #64	@ 0x40
 800974e:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	3308      	adds	r3, #8
 8009756:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009758:	697b      	ldr	r3, [r7, #20]
 800975a:	e853 3f00 	ldrex	r3, [r3]
 800975e:	613b      	str	r3, [r7, #16]
   return(result);
 8009760:	693b      	ldr	r3, [r7, #16]
 8009762:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009766:	627b      	str	r3, [r7, #36]	@ 0x24
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	681b      	ldr	r3, [r3, #0]
 800976c:	3308      	adds	r3, #8
 800976e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009770:	623a      	str	r2, [r7, #32]
 8009772:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009774:	69f9      	ldr	r1, [r7, #28]
 8009776:	6a3a      	ldr	r2, [r7, #32]
 8009778:	e841 2300 	strex	r3, r2, [r1]
 800977c:	61bb      	str	r3, [r7, #24]
   return(result);
 800977e:	69bb      	ldr	r3, [r7, #24]
 8009780:	2b00      	cmp	r3, #0
 8009782:	d1e5      	bne.n	8009750 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8009784:	2300      	movs	r3, #0
 8009786:	e000      	b.n	800978a <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8009788:	2302      	movs	r3, #2
  }
}
 800978a:	4618      	mov	r0, r3
 800978c:	3728      	adds	r7, #40	@ 0x28
 800978e:	46bd      	mov	sp, r7
 8009790:	bd80      	pop	{r7, pc}
 8009792:	bf00      	nop
 8009794:	0800accb 	.word	0x0800accb
 8009798:	0800ad69 	.word	0x0800ad69
 800979c:	0800af03 	.word	0x0800af03

080097a0 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80097a0:	b580      	push	{r7, lr}
 80097a2:	b08a      	sub	sp, #40	@ 0x28
 80097a4:	af00      	add	r7, sp, #0
 80097a6:	60f8      	str	r0, [r7, #12]
 80097a8:	60b9      	str	r1, [r7, #8]
 80097aa:	4613      	mov	r3, r2
 80097ac:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80097b4:	2b20      	cmp	r3, #32
 80097b6:	d137      	bne.n	8009828 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 80097b8:	68bb      	ldr	r3, [r7, #8]
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	d002      	beq.n	80097c4 <HAL_UART_Receive_DMA+0x24>
 80097be:	88fb      	ldrh	r3, [r7, #6]
 80097c0:	2b00      	cmp	r3, #0
 80097c2:	d101      	bne.n	80097c8 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 80097c4:	2301      	movs	r3, #1
 80097c6:	e030      	b.n	800982a <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	2200      	movs	r2, #0
 80097cc:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	4a18      	ldr	r2, [pc, #96]	@ (8009834 <HAL_UART_Receive_DMA+0x94>)
 80097d4:	4293      	cmp	r3, r2
 80097d6:	d01f      	beq.n	8009818 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80097d8:	68fb      	ldr	r3, [r7, #12]
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	685b      	ldr	r3, [r3, #4]
 80097de:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d018      	beq.n	8009818 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097ec:	697b      	ldr	r3, [r7, #20]
 80097ee:	e853 3f00 	ldrex	r3, [r3]
 80097f2:	613b      	str	r3, [r7, #16]
   return(result);
 80097f4:	693b      	ldr	r3, [r7, #16]
 80097f6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80097fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80097fc:	68fb      	ldr	r3, [r7, #12]
 80097fe:	681b      	ldr	r3, [r3, #0]
 8009800:	461a      	mov	r2, r3
 8009802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009804:	623b      	str	r3, [r7, #32]
 8009806:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009808:	69f9      	ldr	r1, [r7, #28]
 800980a:	6a3a      	ldr	r2, [r7, #32]
 800980c:	e841 2300 	strex	r3, r2, [r1]
 8009810:	61bb      	str	r3, [r7, #24]
   return(result);
 8009812:	69bb      	ldr	r3, [r7, #24]
 8009814:	2b00      	cmp	r3, #0
 8009816:	d1e6      	bne.n	80097e6 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8009818:	88fb      	ldrh	r3, [r7, #6]
 800981a:	461a      	mov	r2, r3
 800981c:	68b9      	ldr	r1, [r7, #8]
 800981e:	68f8      	ldr	r0, [r7, #12]
 8009820:	f001 f906 	bl	800aa30 <UART_Start_Receive_DMA>
 8009824:	4603      	mov	r3, r0
 8009826:	e000      	b.n	800982a <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8009828:	2302      	movs	r3, #2
  }
}
 800982a:	4618      	mov	r0, r3
 800982c:	3728      	adds	r7, #40	@ 0x28
 800982e:	46bd      	mov	sp, r7
 8009830:	bd80      	pop	{r7, pc}
 8009832:	bf00      	nop
 8009834:	40008000 	.word	0x40008000

08009838 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009838:	b580      	push	{r7, lr}
 800983a:	b0ba      	sub	sp, #232	@ 0xe8
 800983c:	af00      	add	r7, sp, #0
 800983e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	69db      	ldr	r3, [r3, #28]
 8009846:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	689b      	ldr	r3, [r3, #8]
 800985a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800985e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8009862:	f640 030f 	movw	r3, #2063	@ 0x80f
 8009866:	4013      	ands	r3, r2
 8009868:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800986c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009870:	2b00      	cmp	r3, #0
 8009872:	d11b      	bne.n	80098ac <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009874:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009878:	f003 0320 	and.w	r3, r3, #32
 800987c:	2b00      	cmp	r3, #0
 800987e:	d015      	beq.n	80098ac <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009880:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009884:	f003 0320 	and.w	r3, r3, #32
 8009888:	2b00      	cmp	r3, #0
 800988a:	d105      	bne.n	8009898 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800988c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009890:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009894:	2b00      	cmp	r3, #0
 8009896:	d009      	beq.n	80098ac <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800989c:	2b00      	cmp	r3, #0
 800989e:	f000 82f3 	beq.w	8009e88 <HAL_UART_IRQHandler+0x650>
      {
        huart->RxISR(huart);
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80098a6:	6878      	ldr	r0, [r7, #4]
 80098a8:	4798      	blx	r3
      }
      return;
 80098aa:	e2ed      	b.n	8009e88 <HAL_UART_IRQHandler+0x650>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80098ac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	f000 8129 	beq.w	8009b08 <HAL_UART_IRQHandler+0x2d0>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80098b6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80098ba:	4b90      	ldr	r3, [pc, #576]	@ (8009afc <HAL_UART_IRQHandler+0x2c4>)
 80098bc:	4013      	ands	r3, r2
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d106      	bne.n	80098d0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80098c2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80098c6:	4b8e      	ldr	r3, [pc, #568]	@ (8009b00 <HAL_UART_IRQHandler+0x2c8>)
 80098c8:	4013      	ands	r3, r2
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	f000 811c 	beq.w	8009b08 <HAL_UART_IRQHandler+0x2d0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80098d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80098d4:	f003 0301 	and.w	r3, r3, #1
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d011      	beq.n	8009900 <HAL_UART_IRQHandler+0xc8>
 80098dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80098e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d00b      	beq.n	8009900 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	2201      	movs	r2, #1
 80098ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80098f6:	f043 0201 	orr.w	r2, r3, #1
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009900:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009904:	f003 0302 	and.w	r3, r3, #2
 8009908:	2b00      	cmp	r3, #0
 800990a:	d011      	beq.n	8009930 <HAL_UART_IRQHandler+0xf8>
 800990c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009910:	f003 0301 	and.w	r3, r3, #1
 8009914:	2b00      	cmp	r3, #0
 8009916:	d00b      	beq.n	8009930 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	2202      	movs	r2, #2
 800991e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009926:	f043 0204 	orr.w	r2, r3, #4
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009930:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009934:	f003 0304 	and.w	r3, r3, #4
 8009938:	2b00      	cmp	r3, #0
 800993a:	d011      	beq.n	8009960 <HAL_UART_IRQHandler+0x128>
 800993c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009940:	f003 0301 	and.w	r3, r3, #1
 8009944:	2b00      	cmp	r3, #0
 8009946:	d00b      	beq.n	8009960 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	2204      	movs	r2, #4
 800994e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009956:	f043 0202 	orr.w	r2, r3, #2
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8009960:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009964:	f003 0308 	and.w	r3, r3, #8
 8009968:	2b00      	cmp	r3, #0
 800996a:	d017      	beq.n	800999c <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800996c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009970:	f003 0320 	and.w	r3, r3, #32
 8009974:	2b00      	cmp	r3, #0
 8009976:	d105      	bne.n	8009984 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8009978:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800997c:	4b5f      	ldr	r3, [pc, #380]	@ (8009afc <HAL_UART_IRQHandler+0x2c4>)
 800997e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8009980:	2b00      	cmp	r3, #0
 8009982:	d00b      	beq.n	800999c <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	2208      	movs	r2, #8
 800998a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009992:	f043 0208 	orr.w	r2, r3, #8
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800999c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80099a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d012      	beq.n	80099ce <HAL_UART_IRQHandler+0x196>
 80099a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80099ac:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80099b0:	2b00      	cmp	r3, #0
 80099b2:	d00c      	beq.n	80099ce <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80099bc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80099c4:	f043 0220 	orr.w	r2, r3, #32
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	f000 8259 	beq.w	8009e8c <HAL_UART_IRQHandler+0x654>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80099da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80099de:	f003 0320 	and.w	r3, r3, #32
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d013      	beq.n	8009a0e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80099e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80099ea:	f003 0320 	and.w	r3, r3, #32
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d105      	bne.n	80099fe <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80099f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80099f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d007      	beq.n	8009a0e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	d003      	beq.n	8009a0e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009a0a:	6878      	ldr	r0, [r7, #4]
 8009a0c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a14:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	689b      	ldr	r3, [r3, #8]
 8009a1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a22:	2b40      	cmp	r3, #64	@ 0x40
 8009a24:	d005      	beq.n	8009a32 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009a26:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009a2a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d058      	beq.n	8009ae4 <HAL_UART_IRQHandler+0x2ac>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009a32:	6878      	ldr	r0, [r7, #4]
 8009a34:	f001 f8e3 	bl	800abfe <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	689b      	ldr	r3, [r3, #8]
 8009a3e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009a42:	2b40      	cmp	r3, #64	@ 0x40
 8009a44:	d148      	bne.n	8009ad8 <HAL_UART_IRQHandler+0x2a0>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	3308      	adds	r3, #8
 8009a4c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a50:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009a54:	e853 3f00 	ldrex	r3, [r3]
 8009a58:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009a5c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009a60:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009a64:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	3308      	adds	r3, #8
 8009a6e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009a72:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009a76:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a7a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009a7e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009a82:	e841 2300 	strex	r3, r2, [r1]
 8009a86:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009a8a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d1d9      	bne.n	8009a46 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d017      	beq.n	8009acc <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009aa2:	4a18      	ldr	r2, [pc, #96]	@ (8009b04 <HAL_UART_IRQHandler+0x2cc>)
 8009aa4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009aac:	4618      	mov	r0, r3
 8009aae:	f7fc f83b 	bl	8005b28 <HAL_DMA_Abort_IT>
 8009ab2:	4603      	mov	r3, r0
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d01f      	beq.n	8009af8 <HAL_UART_IRQHandler+0x2c0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009abe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009ac0:	687a      	ldr	r2, [r7, #4]
 8009ac2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8009ac6:	4610      	mov	r0, r2
 8009ac8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009aca:	e015      	b.n	8009af8 <HAL_UART_IRQHandler+0x2c0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009ad2:	6878      	ldr	r0, [r7, #4]
 8009ad4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ad6:	e00f      	b.n	8009af8 <HAL_UART_IRQHandler+0x2c0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009ade:	6878      	ldr	r0, [r7, #4]
 8009ae0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ae2:	e009      	b.n	8009af8 <HAL_UART_IRQHandler+0x2c0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009aea:	6878      	ldr	r0, [r7, #4]
 8009aec:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	2200      	movs	r2, #0
 8009af2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8009af6:	e1c9      	b.n	8009e8c <HAL_UART_IRQHandler+0x654>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009af8:	bf00      	nop
    return;
 8009afa:	e1c7      	b.n	8009e8c <HAL_UART_IRQHandler+0x654>
 8009afc:	10000001 	.word	0x10000001
 8009b00:	04000120 	.word	0x04000120
 8009b04:	0800af87 	.word	0x0800af87

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b08:	687b      	ldr	r3, [r7, #4]
 8009b0a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b0c:	2b01      	cmp	r3, #1
 8009b0e:	f040 8157 	bne.w	8009dc0 <HAL_UART_IRQHandler+0x588>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009b12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009b16:	f003 0310 	and.w	r3, r3, #16
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	f000 8150 	beq.w	8009dc0 <HAL_UART_IRQHandler+0x588>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009b20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009b24:	f003 0310 	and.w	r3, r3, #16
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	f000 8149 	beq.w	8009dc0 <HAL_UART_IRQHandler+0x588>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	2210      	movs	r2, #16
 8009b34:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	689b      	ldr	r3, [r3, #8]
 8009b3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b40:	2b40      	cmp	r3, #64	@ 0x40
 8009b42:	f040 80bd 	bne.w	8009cc0 <HAL_UART_IRQHandler+0x488>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009b46:	687b      	ldr	r3, [r7, #4]
 8009b48:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	685b      	ldr	r3, [r3, #4]
 8009b50:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009b54:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	f000 8199 	beq.w	8009e90 <HAL_UART_IRQHandler+0x658>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009b64:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009b68:	429a      	cmp	r2, r3
 8009b6a:	f080 8191 	bcs.w	8009e90 <HAL_UART_IRQHandler+0x658>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009b74:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	f003 0320 	and.w	r3, r3, #32
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	f040 8087 	bne.w	8009c9a <HAL_UART_IRQHandler+0x462>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b94:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009b98:	e853 3f00 	ldrex	r3, [r3]
 8009b9c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009ba0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009ba4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009ba8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	461a      	mov	r2, r3
 8009bb2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8009bb6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009bba:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bbe:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009bc2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009bc6:	e841 2300 	strex	r3, r2, [r1]
 8009bca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009bce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d1da      	bne.n	8009b8c <HAL_UART_IRQHandler+0x354>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	3308      	adds	r3, #8
 8009bdc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bde:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009be0:	e853 3f00 	ldrex	r3, [r3]
 8009be4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009be6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009be8:	f023 0301 	bic.w	r3, r3, #1
 8009bec:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	3308      	adds	r3, #8
 8009bf6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009bfa:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009bfe:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c00:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009c02:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009c06:	e841 2300 	strex	r3, r2, [r1]
 8009c0a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009c0c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d1e1      	bne.n	8009bd6 <HAL_UART_IRQHandler+0x39e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	3308      	adds	r3, #8
 8009c18:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c1a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009c1c:	e853 3f00 	ldrex	r3, [r3]
 8009c20:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009c22:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009c24:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009c28:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	3308      	adds	r3, #8
 8009c32:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009c36:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009c38:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c3a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009c3c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009c3e:	e841 2300 	strex	r3, r2, [r1]
 8009c42:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009c44:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d1e3      	bne.n	8009c12 <HAL_UART_IRQHandler+0x3da>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	2220      	movs	r2, #32
 8009c4e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	2200      	movs	r2, #0
 8009c56:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009c60:	e853 3f00 	ldrex	r3, [r3]
 8009c64:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009c66:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009c68:	f023 0310 	bic.w	r3, r3, #16
 8009c6c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	461a      	mov	r2, r3
 8009c76:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009c7a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009c7c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c7e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009c80:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009c82:	e841 2300 	strex	r3, r2, [r1]
 8009c86:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009c88:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d1e4      	bne.n	8009c58 <HAL_UART_IRQHandler+0x420>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009c94:	4618      	mov	r0, r3
 8009c96:	f7fb feee 	bl	8005a76 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	2202      	movs	r2, #2
 8009c9e:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8009ca6:	687a      	ldr	r2, [r7, #4]
 8009ca8:	f8b2 105c 	ldrh.w	r1, [r2, #92]	@ 0x5c
 8009cac:	687a      	ldr	r2, [r7, #4]
 8009cae:	f8b2 205e 	ldrh.w	r2, [r2, #94]	@ 0x5e
 8009cb2:	b292      	uxth	r2, r2
 8009cb4:	1a8a      	subs	r2, r1, r2
 8009cb6:	b292      	uxth	r2, r2
 8009cb8:	4611      	mov	r1, r2
 8009cba:	6878      	ldr	r0, [r7, #4]
 8009cbc:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009cbe:	e0e7      	b.n	8009e90 <HAL_UART_IRQHandler+0x658>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009ccc:	b29b      	uxth	r3, r3
 8009cce:	1ad3      	subs	r3, r2, r3
 8009cd0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009cda:	b29b      	uxth	r3, r3
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	f000 80d9 	beq.w	8009e94 <HAL_UART_IRQHandler+0x65c>
          && (nb_rx_data > 0U))
 8009ce2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	f000 80d4 	beq.w	8009e94 <HAL_UART_IRQHandler+0x65c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cf2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cf4:	e853 3f00 	ldrex	r3, [r3]
 8009cf8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009cfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009cfc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009d00:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	461a      	mov	r2, r3
 8009d0a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009d0e:	647b      	str	r3, [r7, #68]	@ 0x44
 8009d10:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d12:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009d14:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009d16:	e841 2300 	strex	r3, r2, [r1]
 8009d1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009d1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d1e4      	bne.n	8009cec <HAL_UART_IRQHandler+0x4b4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	3308      	adds	r3, #8
 8009d28:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d2c:	e853 3f00 	ldrex	r3, [r3]
 8009d30:	623b      	str	r3, [r7, #32]
   return(result);
 8009d32:	6a3b      	ldr	r3, [r7, #32]
 8009d34:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009d38:	f023 0301 	bic.w	r3, r3, #1
 8009d3c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	3308      	adds	r3, #8
 8009d46:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009d4a:	633a      	str	r2, [r7, #48]	@ 0x30
 8009d4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d4e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009d50:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d52:	e841 2300 	strex	r3, r2, [r1]
 8009d56:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009d58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d1e1      	bne.n	8009d22 <HAL_UART_IRQHandler+0x4ea>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	2220      	movs	r2, #32
 8009d62:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	2200      	movs	r2, #0
 8009d6a:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	2200      	movs	r2, #0
 8009d70:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	681b      	ldr	r3, [r3, #0]
 8009d76:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d78:	693b      	ldr	r3, [r7, #16]
 8009d7a:	e853 3f00 	ldrex	r3, [r3]
 8009d7e:	60fb      	str	r3, [r7, #12]
   return(result);
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	f023 0310 	bic.w	r3, r3, #16
 8009d86:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	461a      	mov	r2, r3
 8009d90:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8009d94:	61fb      	str	r3, [r7, #28]
 8009d96:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d98:	69b9      	ldr	r1, [r7, #24]
 8009d9a:	69fa      	ldr	r2, [r7, #28]
 8009d9c:	e841 2300 	strex	r3, r2, [r1]
 8009da0:	617b      	str	r3, [r7, #20]
   return(result);
 8009da2:	697b      	ldr	r3, [r7, #20]
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d1e4      	bne.n	8009d72 <HAL_UART_IRQHandler+0x53a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	2202      	movs	r2, #2
 8009dac:	671a      	str	r2, [r3, #112]	@ 0x70

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8009db4:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	@ 0xce
 8009db8:	4611      	mov	r1, r2
 8009dba:	6878      	ldr	r0, [r7, #4]
 8009dbc:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009dbe:	e069      	b.n	8009e94 <HAL_UART_IRQHandler+0x65c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009dc0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009dc4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d010      	beq.n	8009dee <HAL_UART_IRQHandler+0x5b6>
 8009dcc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009dd0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d00a      	beq.n	8009dee <HAL_UART_IRQHandler+0x5b6>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8009de0:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009de8:	6878      	ldr	r0, [r7, #4]
 8009dea:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009dec:	e055      	b.n	8009e9a <HAL_UART_IRQHandler+0x662>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8009dee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009df2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d014      	beq.n	8009e24 <HAL_UART_IRQHandler+0x5ec>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009dfa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009dfe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d105      	bne.n	8009e12 <HAL_UART_IRQHandler+0x5da>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009e06:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009e0a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009e0e:	2b00      	cmp	r3, #0
 8009e10:	d008      	beq.n	8009e24 <HAL_UART_IRQHandler+0x5ec>
  {
    if (huart->TxISR != NULL)
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d03e      	beq.n	8009e98 <HAL_UART_IRQHandler+0x660>
    {
      huart->TxISR(huart);
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009e1e:	6878      	ldr	r0, [r7, #4]
 8009e20:	4798      	blx	r3
    }
    return;
 8009e22:	e039      	b.n	8009e98 <HAL_UART_IRQHandler+0x660>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009e24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009e28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d009      	beq.n	8009e44 <HAL_UART_IRQHandler+0x60c>
 8009e30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009e34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d003      	beq.n	8009e44 <HAL_UART_IRQHandler+0x60c>
  {
    UART_EndTransmit_IT(huart);
 8009e3c:	6878      	ldr	r0, [r7, #4]
 8009e3e:	f001 f8ba 	bl	800afb6 <UART_EndTransmit_IT>
    return;
 8009e42:	e02a      	b.n	8009e9a <HAL_UART_IRQHandler+0x662>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8009e44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009e48:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009e4c:	2b00      	cmp	r3, #0
 8009e4e:	d00b      	beq.n	8009e68 <HAL_UART_IRQHandler+0x630>
 8009e50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009e54:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d005      	beq.n	8009e68 <HAL_UART_IRQHandler+0x630>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8009e62:	6878      	ldr	r0, [r7, #4]
 8009e64:	4798      	blx	r3
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009e66:	e018      	b.n	8009e9a <HAL_UART_IRQHandler+0x662>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8009e68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009e6c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d012      	beq.n	8009e9a <HAL_UART_IRQHandler+0x662>
 8009e74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	da0e      	bge.n	8009e9a <HAL_UART_IRQHandler+0x662>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
 8009e7c:	687b      	ldr	r3, [r7, #4]
 8009e7e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8009e82:	6878      	ldr	r0, [r7, #4]
 8009e84:	4798      	blx	r3
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009e86:	e008      	b.n	8009e9a <HAL_UART_IRQHandler+0x662>
      return;
 8009e88:	bf00      	nop
 8009e8a:	e006      	b.n	8009e9a <HAL_UART_IRQHandler+0x662>
    return;
 8009e8c:	bf00      	nop
 8009e8e:	e004      	b.n	8009e9a <HAL_UART_IRQHandler+0x662>
      return;
 8009e90:	bf00      	nop
 8009e92:	e002      	b.n	8009e9a <HAL_UART_IRQHandler+0x662>
      return;
 8009e94:	bf00      	nop
 8009e96:	e000      	b.n	8009e9a <HAL_UART_IRQHandler+0x662>
    return;
 8009e98:	bf00      	nop
  }
}
 8009e9a:	37e8      	adds	r7, #232	@ 0xe8
 8009e9c:	46bd      	mov	sp, r7
 8009e9e:	bd80      	pop	{r7, pc}

08009ea0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009ea0:	b480      	push	{r7}
 8009ea2:	b083      	sub	sp, #12
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009ea8:	bf00      	nop
 8009eaa:	370c      	adds	r7, #12
 8009eac:	46bd      	mov	sp, r7
 8009eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb2:	4770      	bx	lr

08009eb4 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009eb4:	b480      	push	{r7}
 8009eb6:	b083      	sub	sp, #12
 8009eb8:	af00      	add	r7, sp, #0
 8009eba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8009ebc:	bf00      	nop
 8009ebe:	370c      	adds	r7, #12
 8009ec0:	46bd      	mov	sp, r7
 8009ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec6:	4770      	bx	lr

08009ec8 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009ec8:	b480      	push	{r7}
 8009eca:	b083      	sub	sp, #12
 8009ecc:	af00      	add	r7, sp, #0
 8009ece:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8009ed0:	bf00      	nop
 8009ed2:	370c      	adds	r7, #12
 8009ed4:	46bd      	mov	sp, r7
 8009ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eda:	4770      	bx	lr

08009edc <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009edc:	b480      	push	{r7}
 8009ede:	b083      	sub	sp, #12
 8009ee0:	af00      	add	r7, sp, #0
 8009ee2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8009ee4:	bf00      	nop
 8009ee6:	370c      	adds	r7, #12
 8009ee8:	46bd      	mov	sp, r7
 8009eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eee:	4770      	bx	lr

08009ef0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009ef0:	b480      	push	{r7}
 8009ef2:	b083      	sub	sp, #12
 8009ef4:	af00      	add	r7, sp, #0
 8009ef6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009ef8:	bf00      	nop
 8009efa:	370c      	adds	r7, #12
 8009efc:	46bd      	mov	sp, r7
 8009efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f02:	4770      	bx	lr

08009f04 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 8009f04:	b480      	push	{r7}
 8009f06:	b083      	sub	sp, #12
 8009f08:	af00      	add	r7, sp, #0
 8009f0a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 8009f0c:	bf00      	nop
 8009f0e:	370c      	adds	r7, #12
 8009f10:	46bd      	mov	sp, r7
 8009f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f16:	4770      	bx	lr

08009f18 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8009f18:	b480      	push	{r7}
 8009f1a:	b083      	sub	sp, #12
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8009f20:	bf00      	nop
 8009f22:	370c      	adds	r7, #12
 8009f24:	46bd      	mov	sp, r7
 8009f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f2a:	4770      	bx	lr

08009f2c <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8009f2c:	b480      	push	{r7}
 8009f2e:	b083      	sub	sp, #12
 8009f30:	af00      	add	r7, sp, #0
 8009f32:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8009f34:	bf00      	nop
 8009f36:	370c      	adds	r7, #12
 8009f38:	46bd      	mov	sp, r7
 8009f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f3e:	4770      	bx	lr

08009f40 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009f40:	b480      	push	{r7}
 8009f42:	b083      	sub	sp, #12
 8009f44:	af00      	add	r7, sp, #0
 8009f46:	6078      	str	r0, [r7, #4]
 8009f48:	460b      	mov	r3, r1
 8009f4a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009f4c:	bf00      	nop
 8009f4e:	370c      	adds	r7, #12
 8009f50:	46bd      	mov	sp, r7
 8009f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f56:	4770      	bx	lr

08009f58 <HAL_UART_ReceiverTimeout_Config>:
  * @param  TimeoutValue receiver timeout value in number of baud blocks. The timeout
  *                     value must be less or equal to 0x0FFFFFFFF.
  * @retval None
  */
void HAL_UART_ReceiverTimeout_Config(UART_HandleTypeDef *huart, uint32_t TimeoutValue)
{
 8009f58:	b480      	push	{r7}
 8009f5a:	b083      	sub	sp, #12
 8009f5c:	af00      	add	r7, sp, #0
 8009f5e:	6078      	str	r0, [r7, #4]
 8009f60:	6039      	str	r1, [r7, #0]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009f62:	687b      	ldr	r3, [r7, #4]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	4a09      	ldr	r2, [pc, #36]	@ (8009f8c <HAL_UART_ReceiverTimeout_Config+0x34>)
 8009f68:	4293      	cmp	r3, r2
 8009f6a:	d009      	beq.n	8009f80 <HAL_UART_ReceiverTimeout_Config+0x28>
  {
    assert_param(IS_UART_RECEIVER_TIMEOUT_VALUE(TimeoutValue));
    MODIFY_REG(huart->Instance->RTOR, USART_RTOR_RTO, TimeoutValue);
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	695b      	ldr	r3, [r3, #20]
 8009f72:	f003 417f 	and.w	r1, r3, #4278190080	@ 0xff000000
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	681b      	ldr	r3, [r3, #0]
 8009f7a:	683a      	ldr	r2, [r7, #0]
 8009f7c:	430a      	orrs	r2, r1
 8009f7e:	615a      	str	r2, [r3, #20]
  }
}
 8009f80:	bf00      	nop
 8009f82:	370c      	adds	r7, #12
 8009f84:	46bd      	mov	sp, r7
 8009f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f8a:	4770      	bx	lr
 8009f8c:	40008000 	.word	0x40008000

08009f90 <HAL_UART_EnableReceiverTimeout>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *                    the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_EnableReceiverTimeout(UART_HandleTypeDef *huart)
{
 8009f90:	b480      	push	{r7}
 8009f92:	b083      	sub	sp, #12
 8009f94:	af00      	add	r7, sp, #0
 8009f96:	6078      	str	r0, [r7, #4]
  if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	4a18      	ldr	r2, [pc, #96]	@ (800a000 <HAL_UART_EnableReceiverTimeout+0x70>)
 8009f9e:	4293      	cmp	r3, r2
 8009fa0:	d027      	beq.n	8009ff2 <HAL_UART_EnableReceiverTimeout+0x62>
  {
    if (huart->gState == HAL_UART_STATE_READY)
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009fa8:	2b20      	cmp	r3, #32
 8009faa:	d120      	bne.n	8009fee <HAL_UART_EnableReceiverTimeout+0x5e>
    {
      /* Process Locked */
      __HAL_LOCK(huart);
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009fb2:	2b01      	cmp	r3, #1
 8009fb4:	d101      	bne.n	8009fba <HAL_UART_EnableReceiverTimeout+0x2a>
 8009fb6:	2302      	movs	r3, #2
 8009fb8:	e01c      	b.n	8009ff4 <HAL_UART_EnableReceiverTimeout+0x64>
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	2201      	movs	r2, #1
 8009fbe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      huart->gState = HAL_UART_STATE_BUSY;
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	2224      	movs	r2, #36	@ 0x24
 8009fc6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Set the USART RTOEN bit */
      SET_BIT(huart->Instance->CR2, USART_CR2_RTOEN);
 8009fca:	687b      	ldr	r3, [r7, #4]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	685a      	ldr	r2, [r3, #4]
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8009fd8:	605a      	str	r2, [r3, #4]

      huart->gState = HAL_UART_STATE_READY;
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	2220      	movs	r2, #32
 8009fde:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      /* Process Unlocked */
      __HAL_UNLOCK(huart);
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	2200      	movs	r2, #0
 8009fe6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      return HAL_OK;
 8009fea:	2300      	movs	r3, #0
 8009fec:	e002      	b.n	8009ff4 <HAL_UART_EnableReceiverTimeout+0x64>
    }
    else
    {
      return HAL_BUSY;
 8009fee:	2302      	movs	r3, #2
 8009ff0:	e000      	b.n	8009ff4 <HAL_UART_EnableReceiverTimeout+0x64>
    }
  }
  else
  {
    return HAL_ERROR;
 8009ff2:	2301      	movs	r3, #1
  }
}
 8009ff4:	4618      	mov	r0, r3
 8009ff6:	370c      	adds	r7, #12
 8009ff8:	46bd      	mov	sp, r7
 8009ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ffe:	4770      	bx	lr
 800a000:	40008000 	.word	0x40008000

0800a004 <HAL_UART_GetError>:
  * @param  huart Pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART.
  * @retval UART Error Code
  */
uint32_t HAL_UART_GetError(const UART_HandleTypeDef *huart)
{
 800a004:	b480      	push	{r7}
 800a006:	b083      	sub	sp, #12
 800a008:	af00      	add	r7, sp, #0
 800a00a:	6078      	str	r0, [r7, #4]
  return huart->ErrorCode;
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
}
 800a012:	4618      	mov	r0, r3
 800a014:	370c      	adds	r7, #12
 800a016:	46bd      	mov	sp, r7
 800a018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a01c:	4770      	bx	lr
	...

0800a020 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 800a020:	b480      	push	{r7}
 800a022:	b083      	sub	sp, #12
 800a024:	af00      	add	r7, sp, #0
 800a026:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	4a1a      	ldr	r2, [pc, #104]	@ (800a094 <UART_InitCallbacksToDefault+0x74>)
 800a02c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	4a19      	ldr	r2, [pc, #100]	@ (800a098 <UART_InitCallbacksToDefault+0x78>)
 800a034:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	4a18      	ldr	r2, [pc, #96]	@ (800a09c <UART_InitCallbacksToDefault+0x7c>)
 800a03c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	4a17      	ldr	r2, [pc, #92]	@ (800a0a0 <UART_InitCallbacksToDefault+0x80>)
 800a044:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	4a16      	ldr	r2, [pc, #88]	@ (800a0a4 <UART_InitCallbacksToDefault+0x84>)
 800a04c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	4a15      	ldr	r2, [pc, #84]	@ (800a0a8 <UART_InitCallbacksToDefault+0x88>)
 800a054:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	4a14      	ldr	r2, [pc, #80]	@ (800a0ac <UART_InitCallbacksToDefault+0x8c>)
 800a05c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	4a13      	ldr	r2, [pc, #76]	@ (800a0b0 <UART_InitCallbacksToDefault+0x90>)
 800a064:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	4a12      	ldr	r2, [pc, #72]	@ (800a0b4 <UART_InitCallbacksToDefault+0x94>)
 800a06c:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  huart->RxFifoFullCallback        = HAL_UARTEx_RxFifoFullCallback;      /* Legacy weak RxFifoFullCallback        */
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	4a11      	ldr	r2, [pc, #68]	@ (800a0b8 <UART_InitCallbacksToDefault+0x98>)
 800a074:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
  huart->TxFifoEmptyCallback       = HAL_UARTEx_TxFifoEmptyCallback;     /* Legacy weak TxFifoEmptyCallback       */
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	4a10      	ldr	r2, [pc, #64]	@ (800a0bc <UART_InitCallbacksToDefault+0x9c>)
 800a07c:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	4a0f      	ldr	r2, [pc, #60]	@ (800a0c0 <UART_InitCallbacksToDefault+0xa0>)
 800a084:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

}
 800a088:	bf00      	nop
 800a08a:	370c      	adds	r7, #12
 800a08c:	46bd      	mov	sp, r7
 800a08e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a092:	4770      	bx	lr
 800a094:	08009eb5 	.word	0x08009eb5
 800a098:	08009ea1 	.word	0x08009ea1
 800a09c:	08009edd 	.word	0x08009edd
 800a0a0:	08009ec9 	.word	0x08009ec9
 800a0a4:	08009ef1 	.word	0x08009ef1
 800a0a8:	08009f05 	.word	0x08009f05
 800a0ac:	08009f19 	.word	0x08009f19
 800a0b0:	08009f2d 	.word	0x08009f2d
 800a0b4:	0800b011 	.word	0x0800b011
 800a0b8:	0800b025 	.word	0x0800b025
 800a0bc:	0800b039 	.word	0x0800b039
 800a0c0:	08009f41 	.word	0x08009f41

0800a0c4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a0c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a0c8:	b08c      	sub	sp, #48	@ 0x30
 800a0ca:	af00      	add	r7, sp, #0
 800a0cc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800a0ce:	2300      	movs	r3, #0
 800a0d0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800a0d4:	697b      	ldr	r3, [r7, #20]
 800a0d6:	689a      	ldr	r2, [r3, #8]
 800a0d8:	697b      	ldr	r3, [r7, #20]
 800a0da:	691b      	ldr	r3, [r3, #16]
 800a0dc:	431a      	orrs	r2, r3
 800a0de:	697b      	ldr	r3, [r7, #20]
 800a0e0:	695b      	ldr	r3, [r3, #20]
 800a0e2:	431a      	orrs	r2, r3
 800a0e4:	697b      	ldr	r3, [r7, #20]
 800a0e6:	69db      	ldr	r3, [r3, #28]
 800a0e8:	4313      	orrs	r3, r2
 800a0ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800a0ec:	697b      	ldr	r3, [r7, #20]
 800a0ee:	681b      	ldr	r3, [r3, #0]
 800a0f0:	681a      	ldr	r2, [r3, #0]
 800a0f2:	4baa      	ldr	r3, [pc, #680]	@ (800a39c <UART_SetConfig+0x2d8>)
 800a0f4:	4013      	ands	r3, r2
 800a0f6:	697a      	ldr	r2, [r7, #20]
 800a0f8:	6812      	ldr	r2, [r2, #0]
 800a0fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a0fc:	430b      	orrs	r3, r1
 800a0fe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a100:	697b      	ldr	r3, [r7, #20]
 800a102:	681b      	ldr	r3, [r3, #0]
 800a104:	685b      	ldr	r3, [r3, #4]
 800a106:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800a10a:	697b      	ldr	r3, [r7, #20]
 800a10c:	68da      	ldr	r2, [r3, #12]
 800a10e:	697b      	ldr	r3, [r7, #20]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	430a      	orrs	r2, r1
 800a114:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800a116:	697b      	ldr	r3, [r7, #20]
 800a118:	699b      	ldr	r3, [r3, #24]
 800a11a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800a11c:	697b      	ldr	r3, [r7, #20]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	4a9f      	ldr	r2, [pc, #636]	@ (800a3a0 <UART_SetConfig+0x2dc>)
 800a122:	4293      	cmp	r3, r2
 800a124:	d004      	beq.n	800a130 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800a126:	697b      	ldr	r3, [r7, #20]
 800a128:	6a1b      	ldr	r3, [r3, #32]
 800a12a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a12c:	4313      	orrs	r3, r2
 800a12e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800a130:	697b      	ldr	r3, [r7, #20]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	689b      	ldr	r3, [r3, #8]
 800a136:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800a13a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800a13e:	697a      	ldr	r2, [r7, #20]
 800a140:	6812      	ldr	r2, [r2, #0]
 800a142:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a144:	430b      	orrs	r3, r1
 800a146:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800a148:	697b      	ldr	r3, [r7, #20]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a14e:	f023 010f 	bic.w	r1, r3, #15
 800a152:	697b      	ldr	r3, [r7, #20]
 800a154:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800a156:	697b      	ldr	r3, [r7, #20]
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	430a      	orrs	r2, r1
 800a15c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800a15e:	697b      	ldr	r3, [r7, #20]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	4a90      	ldr	r2, [pc, #576]	@ (800a3a4 <UART_SetConfig+0x2e0>)
 800a164:	4293      	cmp	r3, r2
 800a166:	d125      	bne.n	800a1b4 <UART_SetConfig+0xf0>
 800a168:	4b8f      	ldr	r3, [pc, #572]	@ (800a3a8 <UART_SetConfig+0x2e4>)
 800a16a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a16e:	f003 0303 	and.w	r3, r3, #3
 800a172:	2b03      	cmp	r3, #3
 800a174:	d81a      	bhi.n	800a1ac <UART_SetConfig+0xe8>
 800a176:	a201      	add	r2, pc, #4	@ (adr r2, 800a17c <UART_SetConfig+0xb8>)
 800a178:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a17c:	0800a18d 	.word	0x0800a18d
 800a180:	0800a19d 	.word	0x0800a19d
 800a184:	0800a195 	.word	0x0800a195
 800a188:	0800a1a5 	.word	0x0800a1a5
 800a18c:	2301      	movs	r3, #1
 800a18e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a192:	e116      	b.n	800a3c2 <UART_SetConfig+0x2fe>
 800a194:	2302      	movs	r3, #2
 800a196:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a19a:	e112      	b.n	800a3c2 <UART_SetConfig+0x2fe>
 800a19c:	2304      	movs	r3, #4
 800a19e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a1a2:	e10e      	b.n	800a3c2 <UART_SetConfig+0x2fe>
 800a1a4:	2308      	movs	r3, #8
 800a1a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a1aa:	e10a      	b.n	800a3c2 <UART_SetConfig+0x2fe>
 800a1ac:	2310      	movs	r3, #16
 800a1ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a1b2:	e106      	b.n	800a3c2 <UART_SetConfig+0x2fe>
 800a1b4:	697b      	ldr	r3, [r7, #20]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	4a7c      	ldr	r2, [pc, #496]	@ (800a3ac <UART_SetConfig+0x2e8>)
 800a1ba:	4293      	cmp	r3, r2
 800a1bc:	d138      	bne.n	800a230 <UART_SetConfig+0x16c>
 800a1be:	4b7a      	ldr	r3, [pc, #488]	@ (800a3a8 <UART_SetConfig+0x2e4>)
 800a1c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a1c4:	f003 030c 	and.w	r3, r3, #12
 800a1c8:	2b0c      	cmp	r3, #12
 800a1ca:	d82d      	bhi.n	800a228 <UART_SetConfig+0x164>
 800a1cc:	a201      	add	r2, pc, #4	@ (adr r2, 800a1d4 <UART_SetConfig+0x110>)
 800a1ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1d2:	bf00      	nop
 800a1d4:	0800a209 	.word	0x0800a209
 800a1d8:	0800a229 	.word	0x0800a229
 800a1dc:	0800a229 	.word	0x0800a229
 800a1e0:	0800a229 	.word	0x0800a229
 800a1e4:	0800a219 	.word	0x0800a219
 800a1e8:	0800a229 	.word	0x0800a229
 800a1ec:	0800a229 	.word	0x0800a229
 800a1f0:	0800a229 	.word	0x0800a229
 800a1f4:	0800a211 	.word	0x0800a211
 800a1f8:	0800a229 	.word	0x0800a229
 800a1fc:	0800a229 	.word	0x0800a229
 800a200:	0800a229 	.word	0x0800a229
 800a204:	0800a221 	.word	0x0800a221
 800a208:	2300      	movs	r3, #0
 800a20a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a20e:	e0d8      	b.n	800a3c2 <UART_SetConfig+0x2fe>
 800a210:	2302      	movs	r3, #2
 800a212:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a216:	e0d4      	b.n	800a3c2 <UART_SetConfig+0x2fe>
 800a218:	2304      	movs	r3, #4
 800a21a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a21e:	e0d0      	b.n	800a3c2 <UART_SetConfig+0x2fe>
 800a220:	2308      	movs	r3, #8
 800a222:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a226:	e0cc      	b.n	800a3c2 <UART_SetConfig+0x2fe>
 800a228:	2310      	movs	r3, #16
 800a22a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a22e:	e0c8      	b.n	800a3c2 <UART_SetConfig+0x2fe>
 800a230:	697b      	ldr	r3, [r7, #20]
 800a232:	681b      	ldr	r3, [r3, #0]
 800a234:	4a5e      	ldr	r2, [pc, #376]	@ (800a3b0 <UART_SetConfig+0x2ec>)
 800a236:	4293      	cmp	r3, r2
 800a238:	d125      	bne.n	800a286 <UART_SetConfig+0x1c2>
 800a23a:	4b5b      	ldr	r3, [pc, #364]	@ (800a3a8 <UART_SetConfig+0x2e4>)
 800a23c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a240:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800a244:	2b30      	cmp	r3, #48	@ 0x30
 800a246:	d016      	beq.n	800a276 <UART_SetConfig+0x1b2>
 800a248:	2b30      	cmp	r3, #48	@ 0x30
 800a24a:	d818      	bhi.n	800a27e <UART_SetConfig+0x1ba>
 800a24c:	2b20      	cmp	r3, #32
 800a24e:	d00a      	beq.n	800a266 <UART_SetConfig+0x1a2>
 800a250:	2b20      	cmp	r3, #32
 800a252:	d814      	bhi.n	800a27e <UART_SetConfig+0x1ba>
 800a254:	2b00      	cmp	r3, #0
 800a256:	d002      	beq.n	800a25e <UART_SetConfig+0x19a>
 800a258:	2b10      	cmp	r3, #16
 800a25a:	d008      	beq.n	800a26e <UART_SetConfig+0x1aa>
 800a25c:	e00f      	b.n	800a27e <UART_SetConfig+0x1ba>
 800a25e:	2300      	movs	r3, #0
 800a260:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a264:	e0ad      	b.n	800a3c2 <UART_SetConfig+0x2fe>
 800a266:	2302      	movs	r3, #2
 800a268:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a26c:	e0a9      	b.n	800a3c2 <UART_SetConfig+0x2fe>
 800a26e:	2304      	movs	r3, #4
 800a270:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a274:	e0a5      	b.n	800a3c2 <UART_SetConfig+0x2fe>
 800a276:	2308      	movs	r3, #8
 800a278:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a27c:	e0a1      	b.n	800a3c2 <UART_SetConfig+0x2fe>
 800a27e:	2310      	movs	r3, #16
 800a280:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a284:	e09d      	b.n	800a3c2 <UART_SetConfig+0x2fe>
 800a286:	697b      	ldr	r3, [r7, #20]
 800a288:	681b      	ldr	r3, [r3, #0]
 800a28a:	4a4a      	ldr	r2, [pc, #296]	@ (800a3b4 <UART_SetConfig+0x2f0>)
 800a28c:	4293      	cmp	r3, r2
 800a28e:	d125      	bne.n	800a2dc <UART_SetConfig+0x218>
 800a290:	4b45      	ldr	r3, [pc, #276]	@ (800a3a8 <UART_SetConfig+0x2e4>)
 800a292:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a296:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800a29a:	2bc0      	cmp	r3, #192	@ 0xc0
 800a29c:	d016      	beq.n	800a2cc <UART_SetConfig+0x208>
 800a29e:	2bc0      	cmp	r3, #192	@ 0xc0
 800a2a0:	d818      	bhi.n	800a2d4 <UART_SetConfig+0x210>
 800a2a2:	2b80      	cmp	r3, #128	@ 0x80
 800a2a4:	d00a      	beq.n	800a2bc <UART_SetConfig+0x1f8>
 800a2a6:	2b80      	cmp	r3, #128	@ 0x80
 800a2a8:	d814      	bhi.n	800a2d4 <UART_SetConfig+0x210>
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d002      	beq.n	800a2b4 <UART_SetConfig+0x1f0>
 800a2ae:	2b40      	cmp	r3, #64	@ 0x40
 800a2b0:	d008      	beq.n	800a2c4 <UART_SetConfig+0x200>
 800a2b2:	e00f      	b.n	800a2d4 <UART_SetConfig+0x210>
 800a2b4:	2300      	movs	r3, #0
 800a2b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a2ba:	e082      	b.n	800a3c2 <UART_SetConfig+0x2fe>
 800a2bc:	2302      	movs	r3, #2
 800a2be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a2c2:	e07e      	b.n	800a3c2 <UART_SetConfig+0x2fe>
 800a2c4:	2304      	movs	r3, #4
 800a2c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a2ca:	e07a      	b.n	800a3c2 <UART_SetConfig+0x2fe>
 800a2cc:	2308      	movs	r3, #8
 800a2ce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a2d2:	e076      	b.n	800a3c2 <UART_SetConfig+0x2fe>
 800a2d4:	2310      	movs	r3, #16
 800a2d6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a2da:	e072      	b.n	800a3c2 <UART_SetConfig+0x2fe>
 800a2dc:	697b      	ldr	r3, [r7, #20]
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	4a35      	ldr	r2, [pc, #212]	@ (800a3b8 <UART_SetConfig+0x2f4>)
 800a2e2:	4293      	cmp	r3, r2
 800a2e4:	d12a      	bne.n	800a33c <UART_SetConfig+0x278>
 800a2e6:	4b30      	ldr	r3, [pc, #192]	@ (800a3a8 <UART_SetConfig+0x2e4>)
 800a2e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a2ec:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a2f0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a2f4:	d01a      	beq.n	800a32c <UART_SetConfig+0x268>
 800a2f6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a2fa:	d81b      	bhi.n	800a334 <UART_SetConfig+0x270>
 800a2fc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a300:	d00c      	beq.n	800a31c <UART_SetConfig+0x258>
 800a302:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a306:	d815      	bhi.n	800a334 <UART_SetConfig+0x270>
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d003      	beq.n	800a314 <UART_SetConfig+0x250>
 800a30c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a310:	d008      	beq.n	800a324 <UART_SetConfig+0x260>
 800a312:	e00f      	b.n	800a334 <UART_SetConfig+0x270>
 800a314:	2300      	movs	r3, #0
 800a316:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a31a:	e052      	b.n	800a3c2 <UART_SetConfig+0x2fe>
 800a31c:	2302      	movs	r3, #2
 800a31e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a322:	e04e      	b.n	800a3c2 <UART_SetConfig+0x2fe>
 800a324:	2304      	movs	r3, #4
 800a326:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a32a:	e04a      	b.n	800a3c2 <UART_SetConfig+0x2fe>
 800a32c:	2308      	movs	r3, #8
 800a32e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a332:	e046      	b.n	800a3c2 <UART_SetConfig+0x2fe>
 800a334:	2310      	movs	r3, #16
 800a336:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a33a:	e042      	b.n	800a3c2 <UART_SetConfig+0x2fe>
 800a33c:	697b      	ldr	r3, [r7, #20]
 800a33e:	681b      	ldr	r3, [r3, #0]
 800a340:	4a17      	ldr	r2, [pc, #92]	@ (800a3a0 <UART_SetConfig+0x2dc>)
 800a342:	4293      	cmp	r3, r2
 800a344:	d13a      	bne.n	800a3bc <UART_SetConfig+0x2f8>
 800a346:	4b18      	ldr	r3, [pc, #96]	@ (800a3a8 <UART_SetConfig+0x2e4>)
 800a348:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a34c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a350:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a354:	d01a      	beq.n	800a38c <UART_SetConfig+0x2c8>
 800a356:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800a35a:	d81b      	bhi.n	800a394 <UART_SetConfig+0x2d0>
 800a35c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a360:	d00c      	beq.n	800a37c <UART_SetConfig+0x2b8>
 800a362:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a366:	d815      	bhi.n	800a394 <UART_SetConfig+0x2d0>
 800a368:	2b00      	cmp	r3, #0
 800a36a:	d003      	beq.n	800a374 <UART_SetConfig+0x2b0>
 800a36c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a370:	d008      	beq.n	800a384 <UART_SetConfig+0x2c0>
 800a372:	e00f      	b.n	800a394 <UART_SetConfig+0x2d0>
 800a374:	2300      	movs	r3, #0
 800a376:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a37a:	e022      	b.n	800a3c2 <UART_SetConfig+0x2fe>
 800a37c:	2302      	movs	r3, #2
 800a37e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a382:	e01e      	b.n	800a3c2 <UART_SetConfig+0x2fe>
 800a384:	2304      	movs	r3, #4
 800a386:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a38a:	e01a      	b.n	800a3c2 <UART_SetConfig+0x2fe>
 800a38c:	2308      	movs	r3, #8
 800a38e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a392:	e016      	b.n	800a3c2 <UART_SetConfig+0x2fe>
 800a394:	2310      	movs	r3, #16
 800a396:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800a39a:	e012      	b.n	800a3c2 <UART_SetConfig+0x2fe>
 800a39c:	cfff69f3 	.word	0xcfff69f3
 800a3a0:	40008000 	.word	0x40008000
 800a3a4:	40013800 	.word	0x40013800
 800a3a8:	40021000 	.word	0x40021000
 800a3ac:	40004400 	.word	0x40004400
 800a3b0:	40004800 	.word	0x40004800
 800a3b4:	40004c00 	.word	0x40004c00
 800a3b8:	40005000 	.word	0x40005000
 800a3bc:	2310      	movs	r3, #16
 800a3be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800a3c2:	697b      	ldr	r3, [r7, #20]
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	4aae      	ldr	r2, [pc, #696]	@ (800a680 <UART_SetConfig+0x5bc>)
 800a3c8:	4293      	cmp	r3, r2
 800a3ca:	f040 8097 	bne.w	800a4fc <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800a3ce:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a3d2:	2b08      	cmp	r3, #8
 800a3d4:	d823      	bhi.n	800a41e <UART_SetConfig+0x35a>
 800a3d6:	a201      	add	r2, pc, #4	@ (adr r2, 800a3dc <UART_SetConfig+0x318>)
 800a3d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3dc:	0800a401 	.word	0x0800a401
 800a3e0:	0800a41f 	.word	0x0800a41f
 800a3e4:	0800a409 	.word	0x0800a409
 800a3e8:	0800a41f 	.word	0x0800a41f
 800a3ec:	0800a40f 	.word	0x0800a40f
 800a3f0:	0800a41f 	.word	0x0800a41f
 800a3f4:	0800a41f 	.word	0x0800a41f
 800a3f8:	0800a41f 	.word	0x0800a41f
 800a3fc:	0800a417 	.word	0x0800a417
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a400:	f7fc fc82 	bl	8006d08 <HAL_RCC_GetPCLK1Freq>
 800a404:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a406:	e010      	b.n	800a42a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a408:	4b9e      	ldr	r3, [pc, #632]	@ (800a684 <UART_SetConfig+0x5c0>)
 800a40a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a40c:	e00d      	b.n	800a42a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a40e:	f7fc fc0d 	bl	8006c2c <HAL_RCC_GetSysClockFreq>
 800a412:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a414:	e009      	b.n	800a42a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a416:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a41a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a41c:	e005      	b.n	800a42a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800a41e:	2300      	movs	r3, #0
 800a420:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a422:	2301      	movs	r3, #1
 800a424:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a428:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800a42a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	f000 8130 	beq.w	800a692 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800a432:	697b      	ldr	r3, [r7, #20]
 800a434:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a436:	4a94      	ldr	r2, [pc, #592]	@ (800a688 <UART_SetConfig+0x5c4>)
 800a438:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a43c:	461a      	mov	r2, r3
 800a43e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a440:	fbb3 f3f2 	udiv	r3, r3, r2
 800a444:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a446:	697b      	ldr	r3, [r7, #20]
 800a448:	685a      	ldr	r2, [r3, #4]
 800a44a:	4613      	mov	r3, r2
 800a44c:	005b      	lsls	r3, r3, #1
 800a44e:	4413      	add	r3, r2
 800a450:	69ba      	ldr	r2, [r7, #24]
 800a452:	429a      	cmp	r2, r3
 800a454:	d305      	bcc.n	800a462 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800a456:	697b      	ldr	r3, [r7, #20]
 800a458:	685b      	ldr	r3, [r3, #4]
 800a45a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800a45c:	69ba      	ldr	r2, [r7, #24]
 800a45e:	429a      	cmp	r2, r3
 800a460:	d903      	bls.n	800a46a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800a462:	2301      	movs	r3, #1
 800a464:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a468:	e113      	b.n	800a692 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a46a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a46c:	2200      	movs	r2, #0
 800a46e:	60bb      	str	r3, [r7, #8]
 800a470:	60fa      	str	r2, [r7, #12]
 800a472:	697b      	ldr	r3, [r7, #20]
 800a474:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a476:	4a84      	ldr	r2, [pc, #528]	@ (800a688 <UART_SetConfig+0x5c4>)
 800a478:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a47c:	b29b      	uxth	r3, r3
 800a47e:	2200      	movs	r2, #0
 800a480:	603b      	str	r3, [r7, #0]
 800a482:	607a      	str	r2, [r7, #4]
 800a484:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a488:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a48c:	f7f6 fbb2 	bl	8000bf4 <__aeabi_uldivmod>
 800a490:	4602      	mov	r2, r0
 800a492:	460b      	mov	r3, r1
 800a494:	4610      	mov	r0, r2
 800a496:	4619      	mov	r1, r3
 800a498:	f04f 0200 	mov.w	r2, #0
 800a49c:	f04f 0300 	mov.w	r3, #0
 800a4a0:	020b      	lsls	r3, r1, #8
 800a4a2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800a4a6:	0202      	lsls	r2, r0, #8
 800a4a8:	6979      	ldr	r1, [r7, #20]
 800a4aa:	6849      	ldr	r1, [r1, #4]
 800a4ac:	0849      	lsrs	r1, r1, #1
 800a4ae:	2000      	movs	r0, #0
 800a4b0:	460c      	mov	r4, r1
 800a4b2:	4605      	mov	r5, r0
 800a4b4:	eb12 0804 	adds.w	r8, r2, r4
 800a4b8:	eb43 0905 	adc.w	r9, r3, r5
 800a4bc:	697b      	ldr	r3, [r7, #20]
 800a4be:	685b      	ldr	r3, [r3, #4]
 800a4c0:	2200      	movs	r2, #0
 800a4c2:	469a      	mov	sl, r3
 800a4c4:	4693      	mov	fp, r2
 800a4c6:	4652      	mov	r2, sl
 800a4c8:	465b      	mov	r3, fp
 800a4ca:	4640      	mov	r0, r8
 800a4cc:	4649      	mov	r1, r9
 800a4ce:	f7f6 fb91 	bl	8000bf4 <__aeabi_uldivmod>
 800a4d2:	4602      	mov	r2, r0
 800a4d4:	460b      	mov	r3, r1
 800a4d6:	4613      	mov	r3, r2
 800a4d8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800a4da:	6a3b      	ldr	r3, [r7, #32]
 800a4dc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800a4e0:	d308      	bcc.n	800a4f4 <UART_SetConfig+0x430>
 800a4e2:	6a3b      	ldr	r3, [r7, #32]
 800a4e4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a4e8:	d204      	bcs.n	800a4f4 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800a4ea:	697b      	ldr	r3, [r7, #20]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	6a3a      	ldr	r2, [r7, #32]
 800a4f0:	60da      	str	r2, [r3, #12]
 800a4f2:	e0ce      	b.n	800a692 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800a4f4:	2301      	movs	r3, #1
 800a4f6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a4fa:	e0ca      	b.n	800a692 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a4fc:	697b      	ldr	r3, [r7, #20]
 800a4fe:	69db      	ldr	r3, [r3, #28]
 800a500:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a504:	d166      	bne.n	800a5d4 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800a506:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a50a:	2b08      	cmp	r3, #8
 800a50c:	d827      	bhi.n	800a55e <UART_SetConfig+0x49a>
 800a50e:	a201      	add	r2, pc, #4	@ (adr r2, 800a514 <UART_SetConfig+0x450>)
 800a510:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a514:	0800a539 	.word	0x0800a539
 800a518:	0800a541 	.word	0x0800a541
 800a51c:	0800a549 	.word	0x0800a549
 800a520:	0800a55f 	.word	0x0800a55f
 800a524:	0800a54f 	.word	0x0800a54f
 800a528:	0800a55f 	.word	0x0800a55f
 800a52c:	0800a55f 	.word	0x0800a55f
 800a530:	0800a55f 	.word	0x0800a55f
 800a534:	0800a557 	.word	0x0800a557
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a538:	f7fc fbe6 	bl	8006d08 <HAL_RCC_GetPCLK1Freq>
 800a53c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a53e:	e014      	b.n	800a56a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a540:	f7fc fbf8 	bl	8006d34 <HAL_RCC_GetPCLK2Freq>
 800a544:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a546:	e010      	b.n	800a56a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a548:	4b4e      	ldr	r3, [pc, #312]	@ (800a684 <UART_SetConfig+0x5c0>)
 800a54a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a54c:	e00d      	b.n	800a56a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a54e:	f7fc fb6d 	bl	8006c2c <HAL_RCC_GetSysClockFreq>
 800a552:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a554:	e009      	b.n	800a56a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a556:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a55a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a55c:	e005      	b.n	800a56a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800a55e:	2300      	movs	r3, #0
 800a560:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a562:	2301      	movs	r3, #1
 800a564:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a568:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800a56a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	f000 8090 	beq.w	800a692 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a572:	697b      	ldr	r3, [r7, #20]
 800a574:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a576:	4a44      	ldr	r2, [pc, #272]	@ (800a688 <UART_SetConfig+0x5c4>)
 800a578:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a57c:	461a      	mov	r2, r3
 800a57e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a580:	fbb3 f3f2 	udiv	r3, r3, r2
 800a584:	005a      	lsls	r2, r3, #1
 800a586:	697b      	ldr	r3, [r7, #20]
 800a588:	685b      	ldr	r3, [r3, #4]
 800a58a:	085b      	lsrs	r3, r3, #1
 800a58c:	441a      	add	r2, r3
 800a58e:	697b      	ldr	r3, [r7, #20]
 800a590:	685b      	ldr	r3, [r3, #4]
 800a592:	fbb2 f3f3 	udiv	r3, r2, r3
 800a596:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a598:	6a3b      	ldr	r3, [r7, #32]
 800a59a:	2b0f      	cmp	r3, #15
 800a59c:	d916      	bls.n	800a5cc <UART_SetConfig+0x508>
 800a59e:	6a3b      	ldr	r3, [r7, #32]
 800a5a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a5a4:	d212      	bcs.n	800a5cc <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800a5a6:	6a3b      	ldr	r3, [r7, #32]
 800a5a8:	b29b      	uxth	r3, r3
 800a5aa:	f023 030f 	bic.w	r3, r3, #15
 800a5ae:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800a5b0:	6a3b      	ldr	r3, [r7, #32]
 800a5b2:	085b      	lsrs	r3, r3, #1
 800a5b4:	b29b      	uxth	r3, r3
 800a5b6:	f003 0307 	and.w	r3, r3, #7
 800a5ba:	b29a      	uxth	r2, r3
 800a5bc:	8bfb      	ldrh	r3, [r7, #30]
 800a5be:	4313      	orrs	r3, r2
 800a5c0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800a5c2:	697b      	ldr	r3, [r7, #20]
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	8bfa      	ldrh	r2, [r7, #30]
 800a5c8:	60da      	str	r2, [r3, #12]
 800a5ca:	e062      	b.n	800a692 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800a5cc:	2301      	movs	r3, #1
 800a5ce:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800a5d2:	e05e      	b.n	800a692 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800a5d4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800a5d8:	2b08      	cmp	r3, #8
 800a5da:	d828      	bhi.n	800a62e <UART_SetConfig+0x56a>
 800a5dc:	a201      	add	r2, pc, #4	@ (adr r2, 800a5e4 <UART_SetConfig+0x520>)
 800a5de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5e2:	bf00      	nop
 800a5e4:	0800a609 	.word	0x0800a609
 800a5e8:	0800a611 	.word	0x0800a611
 800a5ec:	0800a619 	.word	0x0800a619
 800a5f0:	0800a62f 	.word	0x0800a62f
 800a5f4:	0800a61f 	.word	0x0800a61f
 800a5f8:	0800a62f 	.word	0x0800a62f
 800a5fc:	0800a62f 	.word	0x0800a62f
 800a600:	0800a62f 	.word	0x0800a62f
 800a604:	0800a627 	.word	0x0800a627
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800a608:	f7fc fb7e 	bl	8006d08 <HAL_RCC_GetPCLK1Freq>
 800a60c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a60e:	e014      	b.n	800a63a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800a610:	f7fc fb90 	bl	8006d34 <HAL_RCC_GetPCLK2Freq>
 800a614:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a616:	e010      	b.n	800a63a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800a618:	4b1a      	ldr	r3, [pc, #104]	@ (800a684 <UART_SetConfig+0x5c0>)
 800a61a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a61c:	e00d      	b.n	800a63a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800a61e:	f7fc fb05 	bl	8006c2c <HAL_RCC_GetSysClockFreq>
 800a622:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800a624:	e009      	b.n	800a63a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800a626:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800a62a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800a62c:	e005      	b.n	800a63a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800a62e:	2300      	movs	r3, #0
 800a630:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800a632:	2301      	movs	r3, #1
 800a634:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800a638:	bf00      	nop
    }

    if (pclk != 0U)
 800a63a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d028      	beq.n	800a692 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800a640:	697b      	ldr	r3, [r7, #20]
 800a642:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a644:	4a10      	ldr	r2, [pc, #64]	@ (800a688 <UART_SetConfig+0x5c4>)
 800a646:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a64a:	461a      	mov	r2, r3
 800a64c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a64e:	fbb3 f2f2 	udiv	r2, r3, r2
 800a652:	697b      	ldr	r3, [r7, #20]
 800a654:	685b      	ldr	r3, [r3, #4]
 800a656:	085b      	lsrs	r3, r3, #1
 800a658:	441a      	add	r2, r3
 800a65a:	697b      	ldr	r3, [r7, #20]
 800a65c:	685b      	ldr	r3, [r3, #4]
 800a65e:	fbb2 f3f3 	udiv	r3, r2, r3
 800a662:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a664:	6a3b      	ldr	r3, [r7, #32]
 800a666:	2b0f      	cmp	r3, #15
 800a668:	d910      	bls.n	800a68c <UART_SetConfig+0x5c8>
 800a66a:	6a3b      	ldr	r3, [r7, #32]
 800a66c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a670:	d20c      	bcs.n	800a68c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800a672:	6a3b      	ldr	r3, [r7, #32]
 800a674:	b29a      	uxth	r2, r3
 800a676:	697b      	ldr	r3, [r7, #20]
 800a678:	681b      	ldr	r3, [r3, #0]
 800a67a:	60da      	str	r2, [r3, #12]
 800a67c:	e009      	b.n	800a692 <UART_SetConfig+0x5ce>
 800a67e:	bf00      	nop
 800a680:	40008000 	.word	0x40008000
 800a684:	00f42400 	.word	0x00f42400
 800a688:	0800b35c 	.word	0x0800b35c
      }
      else
      {
        ret = HAL_ERROR;
 800a68c:	2301      	movs	r3, #1
 800a68e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800a692:	697b      	ldr	r3, [r7, #20]
 800a694:	2201      	movs	r2, #1
 800a696:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800a69a:	697b      	ldr	r3, [r7, #20]
 800a69c:	2201      	movs	r2, #1
 800a69e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a6a2:	697b      	ldr	r3, [r7, #20]
 800a6a4:	2200      	movs	r2, #0
 800a6a6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800a6a8:	697b      	ldr	r3, [r7, #20]
 800a6aa:	2200      	movs	r2, #0
 800a6ac:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800a6ae:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800a6b2:	4618      	mov	r0, r3
 800a6b4:	3730      	adds	r7, #48	@ 0x30
 800a6b6:	46bd      	mov	sp, r7
 800a6b8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800a6bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a6bc:	b480      	push	{r7}
 800a6be:	b083      	sub	sp, #12
 800a6c0:	af00      	add	r7, sp, #0
 800a6c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6c8:	f003 0308 	and.w	r3, r3, #8
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d00a      	beq.n	800a6e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	681b      	ldr	r3, [r3, #0]
 800a6d4:	685b      	ldr	r3, [r3, #4]
 800a6d6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	430a      	orrs	r2, r1
 800a6e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6ea:	f003 0301 	and.w	r3, r3, #1
 800a6ee:	2b00      	cmp	r3, #0
 800a6f0:	d00a      	beq.n	800a708 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	685b      	ldr	r3, [r3, #4]
 800a6f8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a700:	687b      	ldr	r3, [r7, #4]
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	430a      	orrs	r2, r1
 800a706:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a70c:	f003 0302 	and.w	r3, r3, #2
 800a710:	2b00      	cmp	r3, #0
 800a712:	d00a      	beq.n	800a72a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	685b      	ldr	r3, [r3, #4]
 800a71a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a722:	687b      	ldr	r3, [r7, #4]
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	430a      	orrs	r2, r1
 800a728:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a72e:	f003 0304 	and.w	r3, r3, #4
 800a732:	2b00      	cmp	r3, #0
 800a734:	d00a      	beq.n	800a74c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	685b      	ldr	r3, [r3, #4]
 800a73c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	430a      	orrs	r2, r1
 800a74a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a750:	f003 0310 	and.w	r3, r3, #16
 800a754:	2b00      	cmp	r3, #0
 800a756:	d00a      	beq.n	800a76e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	689b      	ldr	r3, [r3, #8]
 800a75e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a766:	687b      	ldr	r3, [r7, #4]
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	430a      	orrs	r2, r1
 800a76c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a772:	f003 0320 	and.w	r3, r3, #32
 800a776:	2b00      	cmp	r3, #0
 800a778:	d00a      	beq.n	800a790 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	689b      	ldr	r3, [r3, #8]
 800a780:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	430a      	orrs	r2, r1
 800a78e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a794:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d01a      	beq.n	800a7d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	685b      	ldr	r3, [r3, #4]
 800a7a2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	430a      	orrs	r2, r1
 800a7b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a7b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a7ba:	d10a      	bne.n	800a7d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	685b      	ldr	r3, [r3, #4]
 800a7c2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	430a      	orrs	r2, r1
 800a7d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a7d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d00a      	beq.n	800a7f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	685b      	ldr	r3, [r3, #4]
 800a7e4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	430a      	orrs	r2, r1
 800a7f2:	605a      	str	r2, [r3, #4]
  }
}
 800a7f4:	bf00      	nop
 800a7f6:	370c      	adds	r7, #12
 800a7f8:	46bd      	mov	sp, r7
 800a7fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7fe:	4770      	bx	lr

0800a800 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a800:	b580      	push	{r7, lr}
 800a802:	b098      	sub	sp, #96	@ 0x60
 800a804:	af02      	add	r7, sp, #8
 800a806:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	2200      	movs	r2, #0
 800a80c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a810:	f7f9 f8d0 	bl	80039b4 <HAL_GetTick>
 800a814:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	f003 0308 	and.w	r3, r3, #8
 800a820:	2b08      	cmp	r3, #8
 800a822:	d12f      	bne.n	800a884 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a824:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a828:	9300      	str	r3, [sp, #0]
 800a82a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a82c:	2200      	movs	r2, #0
 800a82e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800a832:	6878      	ldr	r0, [r7, #4]
 800a834:	f000 f88e 	bl	800a954 <UART_WaitOnFlagUntilTimeout>
 800a838:	4603      	mov	r3, r0
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d022      	beq.n	800a884 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a844:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a846:	e853 3f00 	ldrex	r3, [r3]
 800a84a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a84c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a84e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a852:	653b      	str	r3, [r7, #80]	@ 0x50
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	461a      	mov	r2, r3
 800a85a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a85c:	647b      	str	r3, [r7, #68]	@ 0x44
 800a85e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a860:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a862:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a864:	e841 2300 	strex	r3, r2, [r1]
 800a868:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a86a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d1e6      	bne.n	800a83e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	2220      	movs	r2, #32
 800a874:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	2200      	movs	r2, #0
 800a87c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a880:	2303      	movs	r3, #3
 800a882:	e063      	b.n	800a94c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	681b      	ldr	r3, [r3, #0]
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	f003 0304 	and.w	r3, r3, #4
 800a88e:	2b04      	cmp	r3, #4
 800a890:	d149      	bne.n	800a926 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a892:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a896:	9300      	str	r3, [sp, #0]
 800a898:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a89a:	2200      	movs	r2, #0
 800a89c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a8a0:	6878      	ldr	r0, [r7, #4]
 800a8a2:	f000 f857 	bl	800a954 <UART_WaitOnFlagUntilTimeout>
 800a8a6:	4603      	mov	r3, r0
 800a8a8:	2b00      	cmp	r3, #0
 800a8aa:	d03c      	beq.n	800a926 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8b4:	e853 3f00 	ldrex	r3, [r3]
 800a8b8:	623b      	str	r3, [r7, #32]
   return(result);
 800a8ba:	6a3b      	ldr	r3, [r7, #32]
 800a8bc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a8c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	461a      	mov	r2, r3
 800a8c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a8ca:	633b      	str	r3, [r7, #48]	@ 0x30
 800a8cc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a8ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a8d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a8d2:	e841 2300 	strex	r3, r2, [r1]
 800a8d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a8d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	d1e6      	bne.n	800a8ac <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	3308      	adds	r3, #8
 800a8e4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a8e6:	693b      	ldr	r3, [r7, #16]
 800a8e8:	e853 3f00 	ldrex	r3, [r3]
 800a8ec:	60fb      	str	r3, [r7, #12]
   return(result);
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	f023 0301 	bic.w	r3, r3, #1
 800a8f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	3308      	adds	r3, #8
 800a8fc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a8fe:	61fa      	str	r2, [r7, #28]
 800a900:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a902:	69b9      	ldr	r1, [r7, #24]
 800a904:	69fa      	ldr	r2, [r7, #28]
 800a906:	e841 2300 	strex	r3, r2, [r1]
 800a90a:	617b      	str	r3, [r7, #20]
   return(result);
 800a90c:	697b      	ldr	r3, [r7, #20]
 800a90e:	2b00      	cmp	r3, #0
 800a910:	d1e5      	bne.n	800a8de <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	2220      	movs	r2, #32
 800a916:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	2200      	movs	r2, #0
 800a91e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a922:	2303      	movs	r3, #3
 800a924:	e012      	b.n	800a94c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	2220      	movs	r2, #32
 800a92a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	2220      	movs	r2, #32
 800a932:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	2200      	movs	r2, #0
 800a93a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	2200      	movs	r2, #0
 800a940:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	2200      	movs	r2, #0
 800a946:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a94a:	2300      	movs	r3, #0
}
 800a94c:	4618      	mov	r0, r3
 800a94e:	3758      	adds	r7, #88	@ 0x58
 800a950:	46bd      	mov	sp, r7
 800a952:	bd80      	pop	{r7, pc}

0800a954 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a954:	b580      	push	{r7, lr}
 800a956:	b084      	sub	sp, #16
 800a958:	af00      	add	r7, sp, #0
 800a95a:	60f8      	str	r0, [r7, #12]
 800a95c:	60b9      	str	r1, [r7, #8]
 800a95e:	603b      	str	r3, [r7, #0]
 800a960:	4613      	mov	r3, r2
 800a962:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a964:	e04f      	b.n	800aa06 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a966:	69bb      	ldr	r3, [r7, #24]
 800a968:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a96c:	d04b      	beq.n	800aa06 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a96e:	f7f9 f821 	bl	80039b4 <HAL_GetTick>
 800a972:	4602      	mov	r2, r0
 800a974:	683b      	ldr	r3, [r7, #0]
 800a976:	1ad3      	subs	r3, r2, r3
 800a978:	69ba      	ldr	r2, [r7, #24]
 800a97a:	429a      	cmp	r2, r3
 800a97c:	d302      	bcc.n	800a984 <UART_WaitOnFlagUntilTimeout+0x30>
 800a97e:	69bb      	ldr	r3, [r7, #24]
 800a980:	2b00      	cmp	r3, #0
 800a982:	d101      	bne.n	800a988 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800a984:	2303      	movs	r3, #3
 800a986:	e04e      	b.n	800aa26 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	f003 0304 	and.w	r3, r3, #4
 800a992:	2b00      	cmp	r3, #0
 800a994:	d037      	beq.n	800aa06 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a996:	68bb      	ldr	r3, [r7, #8]
 800a998:	2b80      	cmp	r3, #128	@ 0x80
 800a99a:	d034      	beq.n	800aa06 <UART_WaitOnFlagUntilTimeout+0xb2>
 800a99c:	68bb      	ldr	r3, [r7, #8]
 800a99e:	2b40      	cmp	r3, #64	@ 0x40
 800a9a0:	d031      	beq.n	800aa06 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	69db      	ldr	r3, [r3, #28]
 800a9a8:	f003 0308 	and.w	r3, r3, #8
 800a9ac:	2b08      	cmp	r3, #8
 800a9ae:	d110      	bne.n	800a9d2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800a9b0:	68fb      	ldr	r3, [r7, #12]
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	2208      	movs	r2, #8
 800a9b6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a9b8:	68f8      	ldr	r0, [r7, #12]
 800a9ba:	f000 f920 	bl	800abfe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	2208      	movs	r2, #8
 800a9c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	2200      	movs	r2, #0
 800a9ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800a9ce:	2301      	movs	r3, #1
 800a9d0:	e029      	b.n	800aa26 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	69db      	ldr	r3, [r3, #28]
 800a9d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a9dc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a9e0:	d111      	bne.n	800aa06 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800a9ea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800a9ec:	68f8      	ldr	r0, [r7, #12]
 800a9ee:	f000 f906 	bl	800abfe <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	2220      	movs	r2, #32
 800a9f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	2200      	movs	r2, #0
 800a9fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800aa02:	2303      	movs	r3, #3
 800aa04:	e00f      	b.n	800aa26 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	69da      	ldr	r2, [r3, #28]
 800aa0c:	68bb      	ldr	r3, [r7, #8]
 800aa0e:	4013      	ands	r3, r2
 800aa10:	68ba      	ldr	r2, [r7, #8]
 800aa12:	429a      	cmp	r2, r3
 800aa14:	bf0c      	ite	eq
 800aa16:	2301      	moveq	r3, #1
 800aa18:	2300      	movne	r3, #0
 800aa1a:	b2db      	uxtb	r3, r3
 800aa1c:	461a      	mov	r2, r3
 800aa1e:	79fb      	ldrb	r3, [r7, #7]
 800aa20:	429a      	cmp	r2, r3
 800aa22:	d0a0      	beq.n	800a966 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800aa24:	2300      	movs	r3, #0
}
 800aa26:	4618      	mov	r0, r3
 800aa28:	3710      	adds	r7, #16
 800aa2a:	46bd      	mov	sp, r7
 800aa2c:	bd80      	pop	{r7, pc}
	...

0800aa30 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800aa30:	b580      	push	{r7, lr}
 800aa32:	b096      	sub	sp, #88	@ 0x58
 800aa34:	af00      	add	r7, sp, #0
 800aa36:	60f8      	str	r0, [r7, #12]
 800aa38:	60b9      	str	r1, [r7, #8]
 800aa3a:	4613      	mov	r3, r2
 800aa3c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	68ba      	ldr	r2, [r7, #8]
 800aa42:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800aa44:	68fb      	ldr	r3, [r7, #12]
 800aa46:	88fa      	ldrh	r2, [r7, #6]
 800aa48:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	2200      	movs	r2, #0
 800aa50:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	2222      	movs	r2, #34	@ 0x22
 800aa58:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d02d      	beq.n	800aac2 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aa6c:	4a40      	ldr	r2, [pc, #256]	@ (800ab70 <UART_Start_Receive_DMA+0x140>)
 800aa6e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aa76:	4a3f      	ldr	r2, [pc, #252]	@ (800ab74 <UART_Start_Receive_DMA+0x144>)
 800aa78:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aa80:	4a3d      	ldr	r2, [pc, #244]	@ (800ab78 <UART_Start_Receive_DMA+0x148>)
 800aa82:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800aa8a:	2200      	movs	r2, #0
 800aa8c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800aa8e:	68fb      	ldr	r3, [r7, #12]
 800aa90:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	3324      	adds	r3, #36	@ 0x24
 800aa9a:	4619      	mov	r1, r3
 800aa9c:	68fb      	ldr	r3, [r7, #12]
 800aa9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800aaa0:	461a      	mov	r2, r3
 800aaa2:	88fb      	ldrh	r3, [r7, #6]
 800aaa4:	f7fa ff6c 	bl	8005980 <HAL_DMA_Start_IT>
 800aaa8:	4603      	mov	r3, r0
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d009      	beq.n	800aac2 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	2210      	movs	r2, #16
 800aab2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	2220      	movs	r2, #32
 800aaba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800aabe:	2301      	movs	r3, #1
 800aac0:	e051      	b.n	800ab66 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	691b      	ldr	r3, [r3, #16]
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d018      	beq.n	800aafc <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aad0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800aad2:	e853 3f00 	ldrex	r3, [r3]
 800aad6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800aad8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800aada:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800aade:	657b      	str	r3, [r7, #84]	@ 0x54
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	461a      	mov	r2, r3
 800aae6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800aae8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800aaea:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aaec:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800aaee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800aaf0:	e841 2300 	strex	r3, r2, [r1]
 800aaf4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800aaf6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d1e6      	bne.n	800aaca <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aafc:	68fb      	ldr	r3, [r7, #12]
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	3308      	adds	r3, #8
 800ab02:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ab06:	e853 3f00 	ldrex	r3, [r3]
 800ab0a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ab0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab0e:	f043 0301 	orr.w	r3, r3, #1
 800ab12:	653b      	str	r3, [r7, #80]	@ 0x50
 800ab14:	68fb      	ldr	r3, [r7, #12]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	3308      	adds	r3, #8
 800ab1a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ab1c:	637a      	str	r2, [r7, #52]	@ 0x34
 800ab1e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab20:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800ab22:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ab24:	e841 2300 	strex	r3, r2, [r1]
 800ab28:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800ab2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ab2c:	2b00      	cmp	r3, #0
 800ab2e:	d1e5      	bne.n	800aafc <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	3308      	adds	r3, #8
 800ab36:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab38:	697b      	ldr	r3, [r7, #20]
 800ab3a:	e853 3f00 	ldrex	r3, [r3]
 800ab3e:	613b      	str	r3, [r7, #16]
   return(result);
 800ab40:	693b      	ldr	r3, [r7, #16]
 800ab42:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ab46:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ab48:	68fb      	ldr	r3, [r7, #12]
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	3308      	adds	r3, #8
 800ab4e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800ab50:	623a      	str	r2, [r7, #32]
 800ab52:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ab54:	69f9      	ldr	r1, [r7, #28]
 800ab56:	6a3a      	ldr	r2, [r7, #32]
 800ab58:	e841 2300 	strex	r3, r2, [r1]
 800ab5c:	61bb      	str	r3, [r7, #24]
   return(result);
 800ab5e:	69bb      	ldr	r3, [r7, #24]
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d1e5      	bne.n	800ab30 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800ab64:	2300      	movs	r3, #0
}
 800ab66:	4618      	mov	r0, r3
 800ab68:	3758      	adds	r7, #88	@ 0x58
 800ab6a:	46bd      	mov	sp, r7
 800ab6c:	bd80      	pop	{r7, pc}
 800ab6e:	bf00      	nop
 800ab70:	0800ad89 	.word	0x0800ad89
 800ab74:	0800aebd 	.word	0x0800aebd
 800ab78:	0800af03 	.word	0x0800af03

0800ab7c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800ab7c:	b480      	push	{r7}
 800ab7e:	b08f      	sub	sp, #60	@ 0x3c
 800ab80:	af00      	add	r7, sp, #0
 800ab82:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ab8a:	6a3b      	ldr	r3, [r7, #32]
 800ab8c:	e853 3f00 	ldrex	r3, [r3]
 800ab90:	61fb      	str	r3, [r7, #28]
   return(result);
 800ab92:	69fb      	ldr	r3, [r7, #28]
 800ab94:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800ab98:	637b      	str	r3, [r7, #52]	@ 0x34
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	461a      	mov	r2, r3
 800aba0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aba2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800aba4:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aba6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800aba8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800abaa:	e841 2300 	strex	r3, r2, [r1]
 800abae:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800abb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d1e6      	bne.n	800ab84 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	3308      	adds	r3, #8
 800abbc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abbe:	68fb      	ldr	r3, [r7, #12]
 800abc0:	e853 3f00 	ldrex	r3, [r3]
 800abc4:	60bb      	str	r3, [r7, #8]
   return(result);
 800abc6:	68bb      	ldr	r3, [r7, #8]
 800abc8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800abcc:	633b      	str	r3, [r7, #48]	@ 0x30
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	3308      	adds	r3, #8
 800abd4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800abd6:	61ba      	str	r2, [r7, #24]
 800abd8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abda:	6979      	ldr	r1, [r7, #20]
 800abdc:	69ba      	ldr	r2, [r7, #24]
 800abde:	e841 2300 	strex	r3, r2, [r1]
 800abe2:	613b      	str	r3, [r7, #16]
   return(result);
 800abe4:	693b      	ldr	r3, [r7, #16]
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d1e5      	bne.n	800abb6 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	2220      	movs	r2, #32
 800abee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800abf2:	bf00      	nop
 800abf4:	373c      	adds	r7, #60	@ 0x3c
 800abf6:	46bd      	mov	sp, r7
 800abf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abfc:	4770      	bx	lr

0800abfe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800abfe:	b480      	push	{r7}
 800ac00:	b095      	sub	sp, #84	@ 0x54
 800ac02:	af00      	add	r7, sp, #0
 800ac04:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	681b      	ldr	r3, [r3, #0]
 800ac0a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ac0e:	e853 3f00 	ldrex	r3, [r3]
 800ac12:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ac14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ac16:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ac1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	461a      	mov	r2, r3
 800ac22:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ac24:	643b      	str	r3, [r7, #64]	@ 0x40
 800ac26:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac28:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ac2a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ac2c:	e841 2300 	strex	r3, r2, [r1]
 800ac30:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ac32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d1e6      	bne.n	800ac06 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	3308      	adds	r3, #8
 800ac3e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac40:	6a3b      	ldr	r3, [r7, #32]
 800ac42:	e853 3f00 	ldrex	r3, [r3]
 800ac46:	61fb      	str	r3, [r7, #28]
   return(result);
 800ac48:	69fb      	ldr	r3, [r7, #28]
 800ac4a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ac4e:	f023 0301 	bic.w	r3, r3, #1
 800ac52:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ac54:	687b      	ldr	r3, [r7, #4]
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	3308      	adds	r3, #8
 800ac5a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ac5c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ac5e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac60:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800ac62:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ac64:	e841 2300 	strex	r3, r2, [r1]
 800ac68:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ac6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d1e3      	bne.n	800ac38 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ac74:	2b01      	cmp	r3, #1
 800ac76:	d118      	bne.n	800acaa <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	681b      	ldr	r3, [r3, #0]
 800ac7c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	e853 3f00 	ldrex	r3, [r3]
 800ac84:	60bb      	str	r3, [r7, #8]
   return(result);
 800ac86:	68bb      	ldr	r3, [r7, #8]
 800ac88:	f023 0310 	bic.w	r3, r3, #16
 800ac8c:	647b      	str	r3, [r7, #68]	@ 0x44
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	461a      	mov	r2, r3
 800ac94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ac96:	61bb      	str	r3, [r7, #24]
 800ac98:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac9a:	6979      	ldr	r1, [r7, #20]
 800ac9c:	69ba      	ldr	r2, [r7, #24]
 800ac9e:	e841 2300 	strex	r3, r2, [r1]
 800aca2:	613b      	str	r3, [r7, #16]
   return(result);
 800aca4:	693b      	ldr	r3, [r7, #16]
 800aca6:	2b00      	cmp	r3, #0
 800aca8:	d1e6      	bne.n	800ac78 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	2220      	movs	r2, #32
 800acae:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	2200      	movs	r2, #0
 800acb6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	2200      	movs	r2, #0
 800acbc:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800acbe:	bf00      	nop
 800acc0:	3754      	adds	r7, #84	@ 0x54
 800acc2:	46bd      	mov	sp, r7
 800acc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acc8:	4770      	bx	lr

0800acca <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800acca:	b580      	push	{r7, lr}
 800accc:	b090      	sub	sp, #64	@ 0x40
 800acce:	af00      	add	r7, sp, #0
 800acd0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800acd6:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	681b      	ldr	r3, [r3, #0]
 800acde:	f003 0320 	and.w	r3, r3, #32
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d137      	bne.n	800ad56 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800ace6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ace8:	2200      	movs	r2, #0
 800acea:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800acee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	3308      	adds	r3, #8
 800acf4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800acf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800acf8:	e853 3f00 	ldrex	r3, [r3]
 800acfc:	623b      	str	r3, [r7, #32]
   return(result);
 800acfe:	6a3b      	ldr	r3, [r7, #32]
 800ad00:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ad04:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ad06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	3308      	adds	r3, #8
 800ad0c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800ad0e:	633a      	str	r2, [r7, #48]	@ 0x30
 800ad10:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad12:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ad14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ad16:	e841 2300 	strex	r3, r2, [r1]
 800ad1a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ad1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d1e5      	bne.n	800acee <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800ad22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad28:	693b      	ldr	r3, [r7, #16]
 800ad2a:	e853 3f00 	ldrex	r3, [r3]
 800ad2e:	60fb      	str	r3, [r7, #12]
   return(result);
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ad36:	637b      	str	r3, [r7, #52]	@ 0x34
 800ad38:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	461a      	mov	r2, r3
 800ad3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad40:	61fb      	str	r3, [r7, #28]
 800ad42:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad44:	69b9      	ldr	r1, [r7, #24]
 800ad46:	69fa      	ldr	r2, [r7, #28]
 800ad48:	e841 2300 	strex	r3, r2, [r1]
 800ad4c:	617b      	str	r3, [r7, #20]
   return(result);
 800ad4e:	697b      	ldr	r3, [r7, #20]
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d1e6      	bne.n	800ad22 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800ad54:	e004      	b.n	800ad60 <UART_DMATransmitCplt+0x96>
    huart->TxCpltCallback(huart);
 800ad56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ad58:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800ad5c:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800ad5e:	4798      	blx	r3
}
 800ad60:	bf00      	nop
 800ad62:	3740      	adds	r7, #64	@ 0x40
 800ad64:	46bd      	mov	sp, r7
 800ad66:	bd80      	pop	{r7, pc}

0800ad68 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ad68:	b580      	push	{r7, lr}
 800ad6a:	b084      	sub	sp, #16
 800ad6c:	af00      	add	r7, sp, #0
 800ad6e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ad70:	687b      	ldr	r3, [r7, #4]
 800ad72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad74:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ad7c:	68f8      	ldr	r0, [r7, #12]
 800ad7e:	4798      	blx	r3
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ad80:	bf00      	nop
 800ad82:	3710      	adds	r7, #16
 800ad84:	46bd      	mov	sp, r7
 800ad86:	bd80      	pop	{r7, pc}

0800ad88 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800ad88:	b580      	push	{r7, lr}
 800ad8a:	b09c      	sub	sp, #112	@ 0x70
 800ad8c:	af00      	add	r7, sp, #0
 800ad8e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800ad90:	687b      	ldr	r3, [r7, #4]
 800ad92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad94:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	681b      	ldr	r3, [r3, #0]
 800ad9c:	f003 0320 	and.w	r3, r3, #32
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	d171      	bne.n	800ae88 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800ada4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ada6:	2200      	movs	r2, #0
 800ada8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800adac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800adb2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800adb4:	e853 3f00 	ldrex	r3, [r3]
 800adb8:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800adba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800adbc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800adc0:	66bb      	str	r3, [r7, #104]	@ 0x68
 800adc2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	461a      	mov	r2, r3
 800adc8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800adca:	65bb      	str	r3, [r7, #88]	@ 0x58
 800adcc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adce:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800add0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800add2:	e841 2300 	strex	r3, r2, [r1]
 800add6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800add8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800adda:	2b00      	cmp	r3, #0
 800addc:	d1e6      	bne.n	800adac <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800adde:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	3308      	adds	r3, #8
 800ade4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ade6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ade8:	e853 3f00 	ldrex	r3, [r3]
 800adec:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800adee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800adf0:	f023 0301 	bic.w	r3, r3, #1
 800adf4:	667b      	str	r3, [r7, #100]	@ 0x64
 800adf6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800adf8:	681b      	ldr	r3, [r3, #0]
 800adfa:	3308      	adds	r3, #8
 800adfc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800adfe:	647a      	str	r2, [r7, #68]	@ 0x44
 800ae00:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae02:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ae04:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ae06:	e841 2300 	strex	r3, r2, [r1]
 800ae0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ae0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	d1e5      	bne.n	800adde <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ae12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	3308      	adds	r3, #8
 800ae18:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae1c:	e853 3f00 	ldrex	r3, [r3]
 800ae20:	623b      	str	r3, [r7, #32]
   return(result);
 800ae22:	6a3b      	ldr	r3, [r7, #32]
 800ae24:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ae28:	663b      	str	r3, [r7, #96]	@ 0x60
 800ae2a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	3308      	adds	r3, #8
 800ae30:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800ae32:	633a      	str	r2, [r7, #48]	@ 0x30
 800ae34:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae36:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ae38:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ae3a:	e841 2300 	strex	r3, r2, [r1]
 800ae3e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ae40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ae42:	2b00      	cmp	r3, #0
 800ae44:	d1e5      	bne.n	800ae12 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800ae46:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ae48:	2220      	movs	r2, #32
 800ae4a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ae4e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ae50:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ae52:	2b01      	cmp	r3, #1
 800ae54:	d118      	bne.n	800ae88 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ae56:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ae5c:	693b      	ldr	r3, [r7, #16]
 800ae5e:	e853 3f00 	ldrex	r3, [r3]
 800ae62:	60fb      	str	r3, [r7, #12]
   return(result);
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	f023 0310 	bic.w	r3, r3, #16
 800ae6a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800ae6c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ae6e:	681b      	ldr	r3, [r3, #0]
 800ae70:	461a      	mov	r2, r3
 800ae72:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ae74:	61fb      	str	r3, [r7, #28]
 800ae76:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ae78:	69b9      	ldr	r1, [r7, #24]
 800ae7a:	69fa      	ldr	r2, [r7, #28]
 800ae7c:	e841 2300 	strex	r3, r2, [r1]
 800ae80:	617b      	str	r3, [r7, #20]
   return(result);
 800ae82:	697b      	ldr	r3, [r7, #20]
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d1e6      	bne.n	800ae56 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ae88:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ae8a:	2200      	movs	r2, #0
 800ae8c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ae8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ae90:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ae92:	2b01      	cmp	r3, #1
 800ae94:	d109      	bne.n	800aeaa <UART_DMAReceiveCplt+0x122>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 800ae96:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ae98:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800ae9c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800ae9e:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800aea2:	4611      	mov	r1, r2
 800aea4:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800aea6:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800aea8:	e004      	b.n	800aeb4 <UART_DMAReceiveCplt+0x12c>
    huart->RxCpltCallback(huart);
 800aeaa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aeac:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800aeb0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800aeb2:	4798      	blx	r3
}
 800aeb4:	bf00      	nop
 800aeb6:	3770      	adds	r7, #112	@ 0x70
 800aeb8:	46bd      	mov	sp, r7
 800aeba:	bd80      	pop	{r7, pc}

0800aebc <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800aebc:	b580      	push	{r7, lr}
 800aebe:	b084      	sub	sp, #16
 800aec0:	af00      	add	r7, sp, #0
 800aec2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aec8:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	2201      	movs	r2, #1
 800aece:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800aed4:	2b01      	cmp	r3, #1
 800aed6:	d10b      	bne.n	800aef0 <UART_DMARxHalfCplt+0x34>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
 800aed8:	68fb      	ldr	r3, [r7, #12]
 800aeda:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800aede:	68fa      	ldr	r2, [r7, #12]
 800aee0:	f8b2 205c 	ldrh.w	r2, [r2, #92]	@ 0x5c
 800aee4:	0852      	lsrs	r2, r2, #1
 800aee6:	b292      	uxth	r2, r2
 800aee8:	4611      	mov	r1, r2
 800aeea:	68f8      	ldr	r0, [r7, #12]
 800aeec:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800aeee:	e004      	b.n	800aefa <UART_DMARxHalfCplt+0x3e>
    huart->RxHalfCpltCallback(huart);
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800aef6:	68f8      	ldr	r0, [r7, #12]
 800aef8:	4798      	blx	r3
}
 800aefa:	bf00      	nop
 800aefc:	3710      	adds	r7, #16
 800aefe:	46bd      	mov	sp, r7
 800af00:	bd80      	pop	{r7, pc}

0800af02 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800af02:	b580      	push	{r7, lr}
 800af04:	b086      	sub	sp, #24
 800af06:	af00      	add	r7, sp, #0
 800af08:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af0e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800af10:	697b      	ldr	r3, [r7, #20]
 800af12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800af16:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800af18:	697b      	ldr	r3, [r7, #20]
 800af1a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800af1e:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800af20:	697b      	ldr	r3, [r7, #20]
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	689b      	ldr	r3, [r3, #8]
 800af26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800af2a:	2b80      	cmp	r3, #128	@ 0x80
 800af2c:	d109      	bne.n	800af42 <UART_DMAError+0x40>
 800af2e:	693b      	ldr	r3, [r7, #16]
 800af30:	2b21      	cmp	r3, #33	@ 0x21
 800af32:	d106      	bne.n	800af42 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800af34:	697b      	ldr	r3, [r7, #20]
 800af36:	2200      	movs	r2, #0
 800af38:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800af3c:	6978      	ldr	r0, [r7, #20]
 800af3e:	f7ff fe1d 	bl	800ab7c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800af42:	697b      	ldr	r3, [r7, #20]
 800af44:	681b      	ldr	r3, [r3, #0]
 800af46:	689b      	ldr	r3, [r3, #8]
 800af48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af4c:	2b40      	cmp	r3, #64	@ 0x40
 800af4e:	d109      	bne.n	800af64 <UART_DMAError+0x62>
 800af50:	68fb      	ldr	r3, [r7, #12]
 800af52:	2b22      	cmp	r3, #34	@ 0x22
 800af54:	d106      	bne.n	800af64 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800af56:	697b      	ldr	r3, [r7, #20]
 800af58:	2200      	movs	r2, #0
 800af5a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800af5e:	6978      	ldr	r0, [r7, #20]
 800af60:	f7ff fe4d 	bl	800abfe <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800af64:	697b      	ldr	r3, [r7, #20]
 800af66:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800af6a:	f043 0210 	orr.w	r2, r3, #16
 800af6e:	697b      	ldr	r3, [r7, #20]
 800af70:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800af74:	697b      	ldr	r3, [r7, #20]
 800af76:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800af7a:	6978      	ldr	r0, [r7, #20]
 800af7c:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800af7e:	bf00      	nop
 800af80:	3718      	adds	r7, #24
 800af82:	46bd      	mov	sp, r7
 800af84:	bd80      	pop	{r7, pc}

0800af86 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800af86:	b580      	push	{r7, lr}
 800af88:	b084      	sub	sp, #16
 800af8a:	af00      	add	r7, sp, #0
 800af8c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af92:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800af94:	68fb      	ldr	r3, [r7, #12]
 800af96:	2200      	movs	r2, #0
 800af98:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800af9c:	68fb      	ldr	r3, [r7, #12]
 800af9e:	2200      	movs	r2, #0
 800afa0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800afaa:	68f8      	ldr	r0, [r7, #12]
 800afac:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800afae:	bf00      	nop
 800afb0:	3710      	adds	r7, #16
 800afb2:	46bd      	mov	sp, r7
 800afb4:	bd80      	pop	{r7, pc}

0800afb6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800afb6:	b580      	push	{r7, lr}
 800afb8:	b088      	sub	sp, #32
 800afba:	af00      	add	r7, sp, #0
 800afbc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	e853 3f00 	ldrex	r3, [r3]
 800afca:	60bb      	str	r3, [r7, #8]
   return(result);
 800afcc:	68bb      	ldr	r3, [r7, #8]
 800afce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800afd2:	61fb      	str	r3, [r7, #28]
 800afd4:	687b      	ldr	r3, [r7, #4]
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	461a      	mov	r2, r3
 800afda:	69fb      	ldr	r3, [r7, #28]
 800afdc:	61bb      	str	r3, [r7, #24]
 800afde:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800afe0:	6979      	ldr	r1, [r7, #20]
 800afe2:	69ba      	ldr	r2, [r7, #24]
 800afe4:	e841 2300 	strex	r3, r2, [r1]
 800afe8:	613b      	str	r3, [r7, #16]
   return(result);
 800afea:	693b      	ldr	r3, [r7, #16]
 800afec:	2b00      	cmp	r3, #0
 800afee:	d1e6      	bne.n	800afbe <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	2220      	movs	r2, #32
 800aff4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	2200      	movs	r2, #0
 800affc:	679a      	str	r2, [r3, #120]	@ 0x78

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800b004:	6878      	ldr	r0, [r7, #4]
 800b006:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b008:	bf00      	nop
 800b00a:	3720      	adds	r7, #32
 800b00c:	46bd      	mov	sp, r7
 800b00e:	bd80      	pop	{r7, pc}

0800b010 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800b010:	b480      	push	{r7}
 800b012:	b083      	sub	sp, #12
 800b014:	af00      	add	r7, sp, #0
 800b016:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800b018:	bf00      	nop
 800b01a:	370c      	adds	r7, #12
 800b01c:	46bd      	mov	sp, r7
 800b01e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b022:	4770      	bx	lr

0800b024 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800b024:	b480      	push	{r7}
 800b026:	b083      	sub	sp, #12
 800b028:	af00      	add	r7, sp, #0
 800b02a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800b02c:	bf00      	nop
 800b02e:	370c      	adds	r7, #12
 800b030:	46bd      	mov	sp, r7
 800b032:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b036:	4770      	bx	lr

0800b038 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800b038:	b480      	push	{r7}
 800b03a:	b083      	sub	sp, #12
 800b03c:	af00      	add	r7, sp, #0
 800b03e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800b040:	bf00      	nop
 800b042:	370c      	adds	r7, #12
 800b044:	46bd      	mov	sp, r7
 800b046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b04a:	4770      	bx	lr

0800b04c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800b04c:	b480      	push	{r7}
 800b04e:	b085      	sub	sp, #20
 800b050:	af00      	add	r7, sp, #0
 800b052:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b05a:	2b01      	cmp	r3, #1
 800b05c:	d101      	bne.n	800b062 <HAL_UARTEx_DisableFifoMode+0x16>
 800b05e:	2302      	movs	r3, #2
 800b060:	e027      	b.n	800b0b2 <HAL_UARTEx_DisableFifoMode+0x66>
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	2201      	movs	r2, #1
 800b066:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	2224      	movs	r2, #36	@ 0x24
 800b06e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	681a      	ldr	r2, [r3, #0]
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	f022 0201 	bic.w	r2, r2, #1
 800b088:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800b08a:	68fb      	ldr	r3, [r7, #12]
 800b08c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800b090:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	2200      	movs	r2, #0
 800b096:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	681b      	ldr	r3, [r3, #0]
 800b09c:	68fa      	ldr	r2, [r7, #12]
 800b09e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b0a0:	687b      	ldr	r3, [r7, #4]
 800b0a2:	2220      	movs	r2, #32
 800b0a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	2200      	movs	r2, #0
 800b0ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b0b0:	2300      	movs	r3, #0
}
 800b0b2:	4618      	mov	r0, r3
 800b0b4:	3714      	adds	r7, #20
 800b0b6:	46bd      	mov	sp, r7
 800b0b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0bc:	4770      	bx	lr

0800b0be <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b0be:	b580      	push	{r7, lr}
 800b0c0:	b084      	sub	sp, #16
 800b0c2:	af00      	add	r7, sp, #0
 800b0c4:	6078      	str	r0, [r7, #4]
 800b0c6:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b0ce:	2b01      	cmp	r3, #1
 800b0d0:	d101      	bne.n	800b0d6 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800b0d2:	2302      	movs	r3, #2
 800b0d4:	e02d      	b.n	800b132 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	2201      	movs	r2, #1
 800b0da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	2224      	movs	r2, #36	@ 0x24
 800b0e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	681a      	ldr	r2, [r3, #0]
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	f022 0201 	bic.w	r2, r2, #1
 800b0fc:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	689b      	ldr	r3, [r3, #8]
 800b104:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	681b      	ldr	r3, [r3, #0]
 800b10c:	683a      	ldr	r2, [r7, #0]
 800b10e:	430a      	orrs	r2, r1
 800b110:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b112:	6878      	ldr	r0, [r7, #4]
 800b114:	f000 f850 	bl	800b1b8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b118:	687b      	ldr	r3, [r7, #4]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	68fa      	ldr	r2, [r7, #12]
 800b11e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b120:	687b      	ldr	r3, [r7, #4]
 800b122:	2220      	movs	r2, #32
 800b124:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	2200      	movs	r2, #0
 800b12c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b130:	2300      	movs	r3, #0
}
 800b132:	4618      	mov	r0, r3
 800b134:	3710      	adds	r7, #16
 800b136:	46bd      	mov	sp, r7
 800b138:	bd80      	pop	{r7, pc}

0800b13a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800b13a:	b580      	push	{r7, lr}
 800b13c:	b084      	sub	sp, #16
 800b13e:	af00      	add	r7, sp, #0
 800b140:	6078      	str	r0, [r7, #4]
 800b142:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800b14a:	2b01      	cmp	r3, #1
 800b14c:	d101      	bne.n	800b152 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800b14e:	2302      	movs	r3, #2
 800b150:	e02d      	b.n	800b1ae <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	2201      	movs	r2, #1
 800b156:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	2224      	movs	r2, #36	@ 0x24
 800b15e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	681a      	ldr	r2, [r3, #0]
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	f022 0201 	bic.w	r2, r2, #1
 800b178:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	689b      	ldr	r3, [r3, #8]
 800b180:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	683a      	ldr	r2, [r7, #0]
 800b18a:	430a      	orrs	r2, r1
 800b18c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800b18e:	6878      	ldr	r0, [r7, #4]
 800b190:	f000 f812 	bl	800b1b8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	681b      	ldr	r3, [r3, #0]
 800b198:	68fa      	ldr	r2, [r7, #12]
 800b19a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	2220      	movs	r2, #32
 800b1a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	2200      	movs	r2, #0
 800b1a8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800b1ac:	2300      	movs	r3, #0
}
 800b1ae:	4618      	mov	r0, r3
 800b1b0:	3710      	adds	r7, #16
 800b1b2:	46bd      	mov	sp, r7
 800b1b4:	bd80      	pop	{r7, pc}
	...

0800b1b8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800b1b8:	b480      	push	{r7}
 800b1ba:	b085      	sub	sp, #20
 800b1bc:	af00      	add	r7, sp, #0
 800b1be:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800b1c4:	2b00      	cmp	r3, #0
 800b1c6:	d108      	bne.n	800b1da <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	2201      	movs	r2, #1
 800b1cc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	2201      	movs	r2, #1
 800b1d4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800b1d8:	e031      	b.n	800b23e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800b1da:	2308      	movs	r3, #8
 800b1dc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800b1de:	2308      	movs	r3, #8
 800b1e0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	689b      	ldr	r3, [r3, #8]
 800b1e8:	0e5b      	lsrs	r3, r3, #25
 800b1ea:	b2db      	uxtb	r3, r3
 800b1ec:	f003 0307 	and.w	r3, r3, #7
 800b1f0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800b1f2:	687b      	ldr	r3, [r7, #4]
 800b1f4:	681b      	ldr	r3, [r3, #0]
 800b1f6:	689b      	ldr	r3, [r3, #8]
 800b1f8:	0f5b      	lsrs	r3, r3, #29
 800b1fa:	b2db      	uxtb	r3, r3
 800b1fc:	f003 0307 	and.w	r3, r3, #7
 800b200:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b202:	7bbb      	ldrb	r3, [r7, #14]
 800b204:	7b3a      	ldrb	r2, [r7, #12]
 800b206:	4911      	ldr	r1, [pc, #68]	@ (800b24c <UARTEx_SetNbDataToProcess+0x94>)
 800b208:	5c8a      	ldrb	r2, [r1, r2]
 800b20a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800b20e:	7b3a      	ldrb	r2, [r7, #12]
 800b210:	490f      	ldr	r1, [pc, #60]	@ (800b250 <UARTEx_SetNbDataToProcess+0x98>)
 800b212:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800b214:	fb93 f3f2 	sdiv	r3, r3, r2
 800b218:	b29a      	uxth	r2, r3
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b220:	7bfb      	ldrb	r3, [r7, #15]
 800b222:	7b7a      	ldrb	r2, [r7, #13]
 800b224:	4909      	ldr	r1, [pc, #36]	@ (800b24c <UARTEx_SetNbDataToProcess+0x94>)
 800b226:	5c8a      	ldrb	r2, [r1, r2]
 800b228:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800b22c:	7b7a      	ldrb	r2, [r7, #13]
 800b22e:	4908      	ldr	r1, [pc, #32]	@ (800b250 <UARTEx_SetNbDataToProcess+0x98>)
 800b230:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800b232:	fb93 f3f2 	sdiv	r3, r3, r2
 800b236:	b29a      	uxth	r2, r3
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800b23e:	bf00      	nop
 800b240:	3714      	adds	r7, #20
 800b242:	46bd      	mov	sp, r7
 800b244:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b248:	4770      	bx	lr
 800b24a:	bf00      	nop
 800b24c:	0800b374 	.word	0x0800b374
 800b250:	0800b37c 	.word	0x0800b37c

0800b254 <memset>:
 800b254:	4402      	add	r2, r0
 800b256:	4603      	mov	r3, r0
 800b258:	4293      	cmp	r3, r2
 800b25a:	d100      	bne.n	800b25e <memset+0xa>
 800b25c:	4770      	bx	lr
 800b25e:	f803 1b01 	strb.w	r1, [r3], #1
 800b262:	e7f9      	b.n	800b258 <memset+0x4>

0800b264 <__libc_init_array>:
 800b264:	b570      	push	{r4, r5, r6, lr}
 800b266:	4d0d      	ldr	r5, [pc, #52]	@ (800b29c <__libc_init_array+0x38>)
 800b268:	4c0d      	ldr	r4, [pc, #52]	@ (800b2a0 <__libc_init_array+0x3c>)
 800b26a:	1b64      	subs	r4, r4, r5
 800b26c:	10a4      	asrs	r4, r4, #2
 800b26e:	2600      	movs	r6, #0
 800b270:	42a6      	cmp	r6, r4
 800b272:	d109      	bne.n	800b288 <__libc_init_array+0x24>
 800b274:	4d0b      	ldr	r5, [pc, #44]	@ (800b2a4 <__libc_init_array+0x40>)
 800b276:	4c0c      	ldr	r4, [pc, #48]	@ (800b2a8 <__libc_init_array+0x44>)
 800b278:	f000 f826 	bl	800b2c8 <_init>
 800b27c:	1b64      	subs	r4, r4, r5
 800b27e:	10a4      	asrs	r4, r4, #2
 800b280:	2600      	movs	r6, #0
 800b282:	42a6      	cmp	r6, r4
 800b284:	d105      	bne.n	800b292 <__libc_init_array+0x2e>
 800b286:	bd70      	pop	{r4, r5, r6, pc}
 800b288:	f855 3b04 	ldr.w	r3, [r5], #4
 800b28c:	4798      	blx	r3
 800b28e:	3601      	adds	r6, #1
 800b290:	e7ee      	b.n	800b270 <__libc_init_array+0xc>
 800b292:	f855 3b04 	ldr.w	r3, [r5], #4
 800b296:	4798      	blx	r3
 800b298:	3601      	adds	r6, #1
 800b29a:	e7f2      	b.n	800b282 <__libc_init_array+0x1e>
 800b29c:	0800b38c 	.word	0x0800b38c
 800b2a0:	0800b38c 	.word	0x0800b38c
 800b2a4:	0800b38c 	.word	0x0800b38c
 800b2a8:	0800b390 	.word	0x0800b390

0800b2ac <memcpy>:
 800b2ac:	440a      	add	r2, r1
 800b2ae:	4291      	cmp	r1, r2
 800b2b0:	f100 33ff 	add.w	r3, r0, #4294967295
 800b2b4:	d100      	bne.n	800b2b8 <memcpy+0xc>
 800b2b6:	4770      	bx	lr
 800b2b8:	b510      	push	{r4, lr}
 800b2ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b2be:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b2c2:	4291      	cmp	r1, r2
 800b2c4:	d1f9      	bne.n	800b2ba <memcpy+0xe>
 800b2c6:	bd10      	pop	{r4, pc}

0800b2c8 <_init>:
 800b2c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2ca:	bf00      	nop
 800b2cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b2ce:	bc08      	pop	{r3}
 800b2d0:	469e      	mov	lr, r3
 800b2d2:	4770      	bx	lr

0800b2d4 <_fini>:
 800b2d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2d6:	bf00      	nop
 800b2d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b2da:	bc08      	pop	{r3}
 800b2dc:	469e      	mov	lr, r3
 800b2de:	4770      	bx	lr
