#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Sep 13 18:58:16 2023
# Process ID: 15640
# Current directory: D:/CPU_design/lab3/RAM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9288 D:\CPU_design\lab3\RAM\RAM.xpr
# Log file: D:/CPU_design/lab3/RAM/vivado.log
# Journal file: D:/CPU_design/lab3/RAM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CPU_design/lab3/RAM/RAM.xpr
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'open_project' was cancelled
open_project D:/CPU_design/lab3/RAM/RAM.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1007.625 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation -simset [get_filesets sim_cpu ]
Command: launch_simulation -simset sim_cpu
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CPU_design/lab3/RAM/RAM.sim/sim_cpu/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_cpu'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_cpu'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_cpu'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPU_design/lab3/RAM/RAM.sim/sim_cpu/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/imports/CPU_design/lab2/alu/alu.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab2/alu/alu.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab2/alu/alu.srcs/sources_1/new/CLA_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/ConJUMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConJUMP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/ConUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/DRAM_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/IRAM_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRAM_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/MUX2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/MUX2X5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/MUX4X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3X32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/imports/CPU_design/lab2/alu/alu.srcs/sources_1/new/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/PC_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/PC_updater.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_updater
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/imports/CPU_design/lab2/alu/alu.srcs/sources_1/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab2/add/add.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab2/alu/alu.srcs/sources_1/new/add_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab2/alu/alu.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab2/alu/alu.srcs/sources_1/new/adder_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2458] undeclared symbol Cin, assumed default net type wire [D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/cpu.v:153]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/entend5to32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend5to32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/extend16to32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend16to32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/noConJUMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module noConJUMP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/pcadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadder
INFO: [VRFC 10-2458] undeclared symbol Cout, assumed default net type wire [D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/pcadder.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/imports/CPU_design/lab3/registers/registers.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab2/alu/alu.srcs/sources_1/new/sub1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab_4/lab_4/lab_4.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1007.625 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPU_design/lab3/RAM/RAM.sim/sim_cpu/behav/xsim'
"xelab -wto 02dcd5e4dcee437db679e9c19484be47 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 02dcd5e4dcee437db679e9c19484be47 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [D:/CPU_design/lab2/add/add.srcs/sources_1/new/add.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [D:/CPU_design/lab2/alu/alu.srcs/sources_1/new/sub1.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.adder_4
Compiling module xil_defaultlib.CLA_16
Compiling module xil_defaultlib.adder32
Compiling module xil_defaultlib.pcadder
Compiling module xil_defaultlib.extend16to32
Compiling module xil_defaultlib.ConJUMP
Compiling module xil_defaultlib.noConJUMP
Compiling module xil_defaultlib.PC_updater
Compiling module xil_defaultlib.IRAM_top
Compiling module xil_defaultlib.ConUnit
Compiling module xil_defaultlib.MUX2X5
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.CPU_ALU
Compiling module xil_defaultlib.DRAM_top
Compiling module xil_defaultlib.extend5to32
Compiling module xil_defaultlib.MUX2X32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.MUX3X32
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/CPU_design/lab3/RAM/RAM.sim/sim_cpu/behav/xsim/xsim.dir/cpu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 13 20:37:57 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 1007.625 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPU_design/lab3/RAM/RAM.sim/sim_cpu/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_cpu:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -view {D:/CPU_design/lab3/RAM/cpu_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config D:/CPU_design/lab3/RAM/cpu_tb_behav.wcfg
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file D:\CPU_design\lab_4\lab_4\lab4.data\cpu_trace
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1007.625 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:38 . Memory (MB): peak = 1007.625 ; gain = 0.000
run all
==============================================================
Test begin!
    ----PASS!!!
Test end!
==============================================================
$finish called at time : 2720 ns : File "D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 64
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: Too many words specified in data file D:\CPU_design\lab_4\lab_4\lab4.data\cpu_trace
==============================================================
Test begin!
    ----PASS!!!
Test end!
==============================================================
$finish called at time : 2720 ns : File "D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 64
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: Too many words specified in data file D:\CPU_design\lab_4\lab_4\lab4.data\cpu_trace
==============================================================
Test begin!
    ----PASS!!!
Test end!
==============================================================
$finish called at time : 2720 ns : File "D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 64
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: Too many words specified in data file D:\CPU_design\lab_4\lab_4\lab4.data\cpu_trace
==============================================================
Test begin!
    ----PASS!!!
Test end!
==============================================================
$finish called at time : 2720 ns : File "D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 64
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: Too many words specified in data file D:\CPU_design\lab_4\lab_4\lab4.data\cpu_trace
==============================================================
Test begin!
    ----PASS!!!
Test end!
==============================================================
$finish called at time : 2720 ns : File "D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 64
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: Too many words specified in data file D:\CPU_design\lab_4\lab_4\lab4.data\cpu_trace
==============================================================
Test begin!
    ----PASS!!!
Test end!
==============================================================
$finish called at time : 2720 ns : File "D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 64
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: Too many words specified in data file D:\CPU_design\lab_4\lab_4\lab4.data\cpu_trace
==============================================================
Test begin!
    ----PASS!!!
Test end!
==============================================================
$finish called at time : 2720 ns : File "D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 64
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: Too many words specified in data file D:\CPU_design\lab_4\lab_4\lab4.data\cpu_trace
==============================================================
Test begin!
    ----PASS!!!
Test end!
==============================================================
$finish called at time : 2720 ns : File "D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 64
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: Too many words specified in data file D:\CPU_design\lab_4\lab_4\lab4.data\cpu_trace
==============================================================
Test begin!
    ----PASS!!!
Test end!
==============================================================
$finish called at time : 2720 ns : File "D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 64
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: Too many words specified in data file D:\CPU_design\lab_4\lab_4\lab4.data\cpu_trace
==============================================================
Test begin!
    ----PASS!!!
Test end!
==============================================================
$finish called at time : 2720 ns : File "D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 64
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1054.574 ; gain = 3.285
launch_simulation -simset [get_filesets sim_cpu ]
Command: launch_simulation -simset sim_cpu
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/CPU_design/lab3/RAM/RAM.sim/sim_cpu/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_cpu'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_cpu'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_cpu'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/CPU_design/lab3/RAM/RAM.sim/sim_cpu/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/imports/CPU_design/lab2/alu/alu.srcs/sources_1/new/AND.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab2/alu/alu.srcs/sources_1/new/CLA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab2/alu/alu.srcs/sources_1/new/CLA_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA_16
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/ConJUMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConJUMP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/ConUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/DRAM_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DRAM_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/IRAM_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IRAM_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/MUX2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/MUX2X5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2X5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/MUX4X32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3X32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/imports/CPU_design/lab2/alu/alu.srcs/sources_1/new/OR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/PC_ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/PC_updater.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_updater
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/imports/CPU_design/lab2/alu/alu.srcs/sources_1/new/XOR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module XOR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab2/add/add.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab2/alu/alu.srcs/sources_1/new/add_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab2/alu/alu.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab2/alu/alu.srcs/sources_1/new/adder_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/entend5to32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend5to32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/extend16to32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend16to32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/noConJUMP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module noConJUMP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/pcadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcadder
INFO: [VRFC 10-2458] undeclared symbol Cout, assumed default net type wire [D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/pcadder.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/imports/CPU_design/lab3/registers/registers.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab2/alu/alu.srcs/sources_1/new/sub1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sub
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU_design/lab_4/lab_4/lab_4.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1054.574 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPU_design/lab3/RAM/RAM.sim/sim_cpu/behav/xsim'
"xelab -wto 02dcd5e4dcee437db679e9c19484be47 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 02dcd5e4dcee437db679e9c19484be47 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [D:/CPU_design/lab2/add/add.srcs/sources_1/new/add.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Cin' [D:/CPU_design/lab2/alu/alu.srcs/sources_1/new/sub1.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.CLA
Compiling module xil_defaultlib.adder_4
Compiling module xil_defaultlib.CLA_16
Compiling module xil_defaultlib.adder32
Compiling module xil_defaultlib.pcadder
Compiling module xil_defaultlib.extend16to32
Compiling module xil_defaultlib.ConJUMP
Compiling module xil_defaultlib.noConJUMP
Compiling module xil_defaultlib.PC_updater
Compiling module xil_defaultlib.IRAM_top
Compiling module xil_defaultlib.ConUnit
Compiling module xil_defaultlib.MUX2X5
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.sub
Compiling module xil_defaultlib.AND
Compiling module xil_defaultlib.OR
Compiling module xil_defaultlib.XOR
Compiling module xil_defaultlib.CPU_ALU
Compiling module xil_defaultlib.DRAM_top
Compiling module xil_defaultlib.extend5to32
Compiling module xil_defaultlib.MUX2X32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.MUX3X32
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.cpu_top
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1054.574 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPU_design/lab3/RAM/RAM.sim/sim_cpu/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "cpu_tb_behav -key {Behavioral:sim_cpu:Functional:cpu_tb} -tclbatch {cpu_tb.tcl} -view {D:/CPU_design/lab3/RAM/cpu_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config D:/CPU_design/lab3/RAM/cpu_tb_behav.wcfg
source cpu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Too many words specified in data file D:\CPU_design\lab_4\lab_4\lab4.data\cpu_trace
INFO: [USF-XSim-96] XSim completed. Design snapshot 'cpu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 1054.574 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: Too many words specified in data file D:\CPU_design\lab_4\lab_4\lab4.data\cpu_trace
==============================================================
Test begin!
    ----PASS!!!
Test end!
==============================================================
$finish called at time : 2720 ns : File "D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 64
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: Too many words specified in data file D:\CPU_design\lab_4\lab_4\lab4.data\cpu_trace
==============================================================
Test begin!
    ----PASS!!!
Test end!
==============================================================
$finish called at time : 2720 ns : File "D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 64
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: Too many words specified in data file D:\CPU_design\lab_4\lab_4\lab4.data\cpu_trace
==============================================================
Test begin!
    ----PASS!!!
Test end!
==============================================================
$finish called at time : 2720 ns : File "D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 64
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: Too many words specified in data file D:\CPU_design\lab_4\lab_4\lab4.data\cpu_trace
==============================================================
Test begin!
    ----PASS!!!
Test end!
==============================================================
$finish called at time : 2720 ns : File "D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 64
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: Too many words specified in data file D:\CPU_design\lab_4\lab_4\lab4.data\cpu_trace
==============================================================
Test begin!
    ----PASS!!!
Test end!
==============================================================
$finish called at time : 2720 ns : File "D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 64
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: Too many words specified in data file D:\CPU_design\lab_4\lab_4\lab4.data\cpu_trace
==============================================================
Test begin!
    ----PASS!!!
Test end!
==============================================================
$finish called at time : 2720 ns : File "D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 64
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: Too many words specified in data file D:\CPU_design\lab_4\lab_4\lab4.data\cpu_trace
==============================================================
Test begin!
    ----PASS!!!
Test end!
==============================================================
$finish called at time : 2720 ns : File "D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 64
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: Too many words specified in data file D:\CPU_design\lab_4\lab_4\lab4.data\cpu_trace
==============================================================
Test begin!
    ----PASS!!!
Test end!
==============================================================
$finish called at time : 2720 ns : File "D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 64
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: Too many words specified in data file D:\CPU_design\lab_4\lab_4\lab4.data\cpu_trace
==============================================================
Test begin!
    ----PASS!!!
Test end!
==============================================================
$finish called at time : 2720 ns : File "D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 64
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
WARNING: Too many words specified in data file D:\CPU_design\lab_4\lab_4\lab4.data\cpu_trace
==============================================================
Test begin!
    ----PASS!!!
Test end!
==============================================================
$finish called at time : 2720 ns : File "D:/CPU_design/lab_4/lab_4/lab_4.srcs/sources_1/new/cpu_top.v" Line 64
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep 13 23:45:07 2023...
