v 20150101 2
L 300 700 700 700 3 0 0 0 -1 -1
L 300 100 700 100 3 0 0 0 -1 -1
L 300 100 300 700 3 0 0 0 -1 -1
A 700 400 300 270 180 3 0 0 0 -1 -1
L 300 700 300 800 3 0 0 0 -1 -1
L 300 100 300 0 3 0 0 0 -1 -1
V 1050 400 50 6 0 0 0 -1 -1 0 0 -1 -1 -1 -1
P 1100 400 1300 400 1 0 1
{
T 1000 400 5 8 0 0 0 0 1
pinnumber=OUT
T 1000 400 5 8 0 0 0 0 1
pinseq=1
T 1000 400 5 8 0 0 0 0 1
pinlabel=n_a
T 1000 400 5 8 0 0 0 0 1
pintype=io
}
P 300 100 0 100 1 0 1
{
T 300 100 5 8 0 0 0 0 1
pinnumber=IN0
T 300 100 5 8 0 0 0 0 1
pinseq=2
T 300 100 5 8 0 0 0 0 1
pinlabel=n_a
T 300 100 5 8 0 0 0 0 1
pintype=io
}
P 300 300 0 300 1 0 1
{
T 300 300 5 8 0 0 0 0 1
pinnumber=IN1
T 300 300 5 8 0 0 0 0 1
pinseq=3
T 300 300 5 8 0 0 0 0 1
pinlabel=n_a
T 300 300 5 8 0 0 0 0 1
pintype=io
}
P 300 500 0 500 1 0 1
{
T 300 500 5 8 0 0 0 0 1
pinnumber=IN2
T 300 500 5 8 0 0 0 0 1
pinseq=4
T 300 500 5 8 0 0 0 0 1
pinlabel=n_a
T 300 500 5 8 0 0 0 0 1
pintype=io
}
P 300 700 0 700 1 0 1
{
T 300 700 5 8 0 0 0 0 1
pinnumber=IN3
T 300 700 5 8 0 0 0 0 1
pinseq=5
T 300 700 5 8 0 0 0 0 1
pinlabel=n_a
T 300 700 5 8 0 0 0 0 1
pintype=io
}
T 750 350 5 10 1 1 0 6 1
refdes=U?
T 400 100 5 8 0 0 0 0 1
device=nand
T 400 200 5 8 0 0 0 0 1
description=VERILOG_PORTS=POSITIONAL
T 600 100 9 10 0 0 0 0 1
numslots=0
T 600 100 9 10 0 0 0 0 1
footprint=unknown
