{
    "Citedpaper": [
        {
            "ArticleName": "Jean-Loup Baer , Wen-Hann Wang, Retrospective: on the inclusion properties for multi-level cache hierarchies, 25 years of the international symposia on Computer architecture (selected papers), p.59-60, June 27-July 02, 1998, Barcelona, Spain", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=285954"
        }, 
        {
            "ArticleName": "Chang Hyun Park , Taekyung Heo , Jaehyuk Huh, Efficient synonym filtering and scalable delayed translation for hybrid virtual caching, ACM SIGARCH Computer Architecture News, v.44 n.3, June 2016", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=3001160"
        }, 
        {
            "ArticleName": "Jesung Kim , Sang Lyul Min , Sanghoon Jeon , Byoungchu Ahn , Deog-Kyoon Jeong , Chong Sang Kim, U-cache: a cost-effective solution to synonym problem, Proceedings of the 1st IEEE Symposium on High-Performance Computer Architecture, p.243, January 22-25, 1995", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=822602"
        }, 
        {
            "ArticleName": "Caching Hyun Park , Taekyung Heo , Jaehyuk Huh, Efficient synonym filtering and scalable delayed translation for hybrid virtual, ACM SIGARCH Computer Architecture News, v.44 n.3, June 2016", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=3001147"
        }, 
        {
            "ArticleName": "Rui Min , Yiming Hu, Improving Performance of Large Physically Indexed Caches by Decoupling Memory Addresses from Cache Addresses, IEEE Transactions on Computers, v.50 n.11, p.1191-1201, November 2001", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=507063"
        }, 
        {
            "ArticleName": "George Taylor , Peter Davies , Michael Farmwald, The TLB slice\u2014a low-cost high-speed address translation mechanism, ACM SIGARCH Computer Architecture News, v.18 n.3a, p.355-363, June 1990", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=325161"
        }, 
        {
            "ArticleName": "Bob Wheeler , Brian N. Bershad, Consistency management for virtually indexed caches, ACM SIGPLAN Notices, v.27 n.9, p.124-136, Sept. 1992", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=143499"
        }, 
        {
            "ArticleName": "J. Liedtke, Caches versus object allocation, Proceedings of the 5th International Workshop on Object Orientation in Operating Systems (IWOOOS '96), p.95, October 27-28, 1996", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=856918"
        }, 
        {
            "ArticleName": "O. A. Olukotun , T. N. Mudge , R. B. Brown, Implementing a cache for a high-performance GaAs microprocessor, ACM SIGARCH Computer Architecture News, v.19 n.3, p.138-147, May 1991", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=115967"
        }, 
        {
            "ArticleName": "A. Seznec, DASC cache, Proceedings of the 1st IEEE Symposium on High-Performance Computer Architecture, p.134, January 22-25, 1995", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=822598"
        }, 
        {
            "ArticleName": "Michel Cekleov , Michel Dubois, Virtual-Address Caches Part 1: Problems and Solutions in Uniprocessors, IEEE Micro, v.17 n.5, p.64-71, September 1997", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=624131"
        }, 
        {
            "ArticleName": "Michel Cekleov , Michel Dubois, Virtual-Address Caches, Part 2: Multiprocessor Issues, IEEE Micro, v.17 n.6, p.69-74, November 1997", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=624145"
        }, 
        {
            "ArticleName": "Raj Vaswani , John Zahorjan, The implications of cache affinity on processor scheduling for multiprogrammed, shared memory multiprocessors, ACM SIGOPS Operating Systems Review, v.25 n.5, p.26-40, Oct. 1991", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=121140"
        }, 
        {
            "ArticleName": "H\u00e5kon O. Bugge , Ernst H. Kristiansen , Bj\u00f8rn O. Bakka, Trace-driven simulations for a two-level cache design in open bus systems, ACM SIGARCH Computer Architecture News, v.18 n.2SI, p.250-259, June 1990", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=325151"
        }, 
        {
            "ArticleName": "Yuanyuan Zhou , James Philbin , Kai Li, The Multi-Queue Replacement Algorithm for Second Level Buffer Caches, Proceedings of the General Track: 2001 USENIX Annual Technical Conference, p.91-104, June 25-30, 2001", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=715773"
        }, 
        {
            "ArticleName": "R. J. Eickemeyer , S. Vassiliadis, A load-instruction unit for pipelined processors, IBM Journal of Research and Development, v.37 n.4, p.547-564, July 1993", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1666043"
        }, 
        {
            "ArticleName": "Jiachen Xue , Mithuna Thottethodi, PreTrans: reducing TLB CAM-search via page number prediction and speculative pre-translation, Proceedings of the 2013 International Symposium on Low Power Electronics and Design, September 04-06, 2013, Beijing, China", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2648750"
        }, 
        {
            "ArticleName": "Todd M. Austin , Gurindar S. Sohi, High-bandwidth address translation for multiple-issue processors, ACM SIGARCH Computer Architecture News, v.24 n.2, p.158-167, May 1996", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=232990"
        }, 
        {
            "ArticleName": "An Hsia , Ching-Wen Chen , Tzong-Jye Liu, Energy-efficient synonym data detection and consistency for virtual cache, Microprocessors & Microsystems, v.40 n.C, p.27-44, February 2016", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2875681"
        }, 
        {
            "ArticleName": "Nigel Topham , Antonio Gonz\u00e1lez , Jos\u00e9 Gonz\u00e1lez, The design and performance of a conflict-avoiding cache, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.71-80, December 01-03, 1997, Research Triangle Park, North Carolina, United States", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=266808"
        }, 
        {
            "ArticleName": "Nigel Topham , Antonio Gonz\u00e1lez, Randomized Cache Placement for Eliminating Conflicts, IEEE Transactions on Computers, v.48 n.2, p.185-192, February 1999", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=297715"
        }, 
        {
            "ArticleName": "R. E. Kessler , Mark D. Hill, Page placement algorithms for large real-indexed caches, ACM Transactions on Computer Systems (TOCS), v.10 n.4, p.338-359, Nov. 1992", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=138876"
        }, 
        {
            "ArticleName": "Keith Diefendorff , Michael Allen, Organization of the Motorola 88110 Superscalar RISC Microprocessor, IEEE Micro, v.12 n.2, p.40-63, March 1992", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=623685"
        }, 
        {
            "ArticleName": "Raksit Ashok , Saurabh Chheda , Csaba Andras Moritz, Cool-Mem: combining statically speculative memory accessing with selective address translation for energy efficiency, ACM SIGOPS Operating Systems Review, v.36 n.5, December 2002", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=605412"
        }, 
        {
            "ArticleName": "Dong Hyuk Woo , Mrinmoy Ghosh , Emre \u00d6zer , Stuart Biles , Hsien-Hsin S. Lee, Reducing energy of virtual cache synonym lookup using bloom filters, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1176783"
        }, 
        {
            "ArticleName": "Xiaogang Qiu , Michel Dubois, Options for dynamic address translation in COMAs, ACM SIGARCH Computer Architecture News, v.26 n.3, p.214-225, June 1998", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=279390"
        }, 
        {
            "ArticleName": "Lixin Zhang , Evan Speight , Ram Rajamony , Jiang Lin, Enigma: architectural and operating system support for reducing the impact of address translation, Proceedings of the 24th ACM International Conference on Supercomputing, June 02-04, 2010, Tsukuba, Ibaraki, Japan", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1810109"
        }, 
        {
            "ArticleName": "Stefanos Kaxiras , Alberto Ros, A new perspective for efficient virtual-cache coherence, ACM SIGARCH Computer Architecture News, v.41 n.3, June 2013", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2485968"
        }, 
        {
            "ArticleName": "Arkaprava Basu , Mark D. Hill , Michael M. Swift, Reducing memory reference energy with opportunistic virtual caching, ACM SIGARCH Computer Architecture News, v.40 n.3, June 2012", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2337194"
        }, 
        {
            "ArticleName": "Xiaogang Qiu , Michel Dubois, Moving Address Translation Closer to Memory in Distributed Shared-Memory Multiprocessors, IEEE Transactions on Parallel and Distributed Systems, v.16 n.7, p.612-623, July 2005", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1070726"
        }, 
        {
            "ArticleName": "Bruce Jacob , Trevor Mudge, Uniprocessor Virtual Memory without TLBs, IEEE Transactions on Computers, v.50 n.5, p.482-499, May 2001", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=376221"
        }, 
        {
            "ArticleName": "Eric J. Koldinger , Jeffrey S. Chase , Susan J. Eggers, Architecture support for single address space operating systems, ACM SIGPLAN Notices, v.27 n.9, p.175-186, Sept. 1992", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=143508"
        }, 
        {
            "ArticleName": "Yuanyuan Zhou , Zhifeng Chen , Kai Li, Second-Level Buffer Cache Management, IEEE Transactions on Parallel and Distributed Systems, v.15 n.6, p.505-519, June 2004", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=987596"
        }, 
        {
            "ArticleName": "Raksit Ashok , Saurabh Chheda , Csaba Andras Moritz, Coupling compiler-enabled and conventional memory accessing for energy efficiency, ACM Transactions on Computer Systems (TOCS), v.22 n.2, p.180-213, May 2004", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=986535"
        }, 
        {
            "ArticleName": "Hongil Yoon , Jason Lowe-Power , Gurindar S. Sohi, Filtering Translation Bandwidth with Virtual Caching, Proceedings of the Twenty-Third International Conference on Architectural Support for Programming Languages and Operating Systems, March 24-28, 2018, Williamsburg, VA, USA", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=3173195"
        }, 
        {
            "ArticleName": "S.A. Mabbs , K.E. Forward, Performance Analysis of MR-1, a Clustered Shared-Memory Multiprocessor, Journal of Parallel and Distributed Computing, v.20 n.2, p.158-175, Feb. 1994", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=180008"
        }, 
        {
            "ArticleName": "Milo Tomasevic , Veljko Milutinovic, Hardware Approaches to Cache Coherence in Shared-Memory Multiprocessors Part 2, IEEE Micro, v.14 n.6, p.61-66, December 1994", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=623888"
        }, 
        {
            "ArticleName": "Richard Uhlig , David Nagle , Trevor Mudge , Stuart Sechrest , Joel Emer, Instruction fetching: coping with code bloat, ACM SIGARCH Computer Architecture News, v.23 n.2, p.345-356, May 1995", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=224445"
        }, 
        {
            "ArticleName": "Jih-Kwon Peir , Windsor W. Hsu , Alan Jay Smith, Functional Implementation Techniques for CPU Cache Memories, IEEE Transactions on Computers, v.48 n.2, p.100-110, February 1999", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=297705"
        }, 
        {
            "ArticleName": "David Culler , Jaswinder Pal Singh , Anoop Gupta, Parallel Computer Architecture: A Hardware/Software Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1998", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=2821564"
        }, 
        {
            "ArticleName": "John L. Hennessy , David A. Patterson, Computer Architecture, Fifth Edition: A Quantitative Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2011", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1999263"
        }, 
        {
            "ArticleName": "Bruce Jacob , Spencer Ng , David Wang, Memory Systems: Cache, DRAM, Disk, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2007", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=1543376"
        }
    ], 
    "Bibilometrics": {
        "Downloads_12Months": 50, 
        "Downloads_6Weeks": 3, 
        "Downloads_cumulative": 1186, 
        "CitationCount": 42
    }, 
    "Title": "Organization and performance of a two-level virtual-real cache hierarchy", 
    "Abstract": "We propose and analyze a two-level cache organization that provides high memory bandwidth. The first-level cache is accessed directly by virtual addresses. It is small, fast, and, without the burden of address translation, can easily be optimized to match the processor speed. The virtually-addressed cache is backed up by a large physically-addressed cache; this second-level cache provides a high hit ratio and greatly reduces memory traffic. We show how the second-level cache can be easily extended to solve the synonym problem resulting from the use of a virtually-addressed cache at the first level. Moreover, the second-level cache can be used to shield the virtually-addressed first-level cache from irrelevant cache coherence interference. Finally, simulation results show that this organization has a performance advantage over a hierarchy of physically-addressed caches in a multiprocessor environment.\n", 
    "Published": 1989, 
    "References": [
        {
            "ArticleName": "A. Agarwal , R. L. Sites , M. Horowitz, ATUM: a new technique for capturing address traces using microcode, Proceedings of the 13th annual international symposium on Computer architecture, p.119-127, June 02-05, 1986, Tokyo, Japan", 
            "DOIhref": "http://doi.acm.org/10.1145/17407.17370", 
            "DOIname": "10.1145/17407.17370", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=17370"
        }, 
        {
            "ArticleName": "A. Agarwal , R. Simoni , J. Hennessy , M. Horowitz, An evaluation of directory schemes for cache coherence, Proceedings of the 15th Annual International Symposium on Computer architecture, p.280-298, May 30-June 02, 1988, Honolulu, Hawaii, United States", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=52432"
        }, 
        {
            "ArticleName": "Russell R. Atkinson , Edward M. McCreight, The dragon processor, Proceedings of the second international conference on Architectual support for programming languages and operating systems, p.65-69, October 1987, Palo Alto, California, United States", 
            "DOIhref": "http://doi.acm.org/10.1145/36206.36185", 
            "DOIname": "10.1145/36206.36185", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=36185"
        }, 
        {
            "ArticleName": "Baer, J.-L. and W.-H. Wang. Architecturalchoicesfor multilevel cache hierarchies. In Prac. 16th International Conjerence on Pamllel Processing, pages 258-261, 1987."
        }, 
        {
            "ArticleName": "J.-L. Baer , W.-H. Wang, On the inclusion properties for multi-level cache hierarchies, Proceedings of the 15th Annual International Symposium on Computer architecture, p.73-80, May 30-June 02, 1988, Honolulu, Hawaii, United States", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=52409"
        }, 
        {
            "ArticleName": "D. R. Cheriton , G. A. Slavenburg , P. D. Boyle, Software-controlled caches in the VMP multiprocessor, Proceedings of the 13th annual international symposium on Computer architecture, p.366-374, June 02-05, 1986, Tokyo, Japan", 
            "DOIhref": "http://doi.acm.org/10.1145/17407.17399", 
            "DOIname": "10.1145/17407.17399", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=17399"
        }, 
        {
            "ArticleName": "James R. Goodman, Coherency for multiprocessor virtual address caches, Proceedings of the second international conference on Architectual support for programming languages and operating systems, p.72-81, October 1987, Palo Alto, California, United States", 
            "DOIhref": "http://doi.acm.org/10.1145/36206.36186", 
            "DOIname": "10.1145/36206.36186", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=36186"
        }, 
        {
            "ArticleName": "J. R. Goodman , P. J. Woest, The Wisconsin multicube: a new large-scale cache-coherent multiprocessor, Proceedings of the 15th Annual International Symposium on Computer architecture, p.422-431, May 30-June 02, 1988, Honolulu, Hawaii, United States", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=52447"
        }, 
        {
            "ArticleName": "Ilkka J. Haikala , Petri H. Kutvonen, Split Cache Organizations, Proceedings of the Tenth International Symposium on Computer Performance Modelling, Measurement and Evaluation, p.459-472, December 19-21, 1984", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=724738"
        }, 
        {
            "ArticleName": "Hattori,A., Koshino,M. and S.Kamimoto. Three-level hierarchical storage system for FACOM M-380/382. In Proc. Information Processing IFIP, pages 693-697, 1983."
        }, 
        {
            "ArticleName": "Mark Hill , Susan Eggers , Jim Larus , George Taylor , Glenn Adams , B. K. Bose , Garth Gibson , Paul Hansen , Jon Keller , Shing Kong , Corinna Lee , Daebum Lee , Joan Pendleton , Scott Ritchie , David Wood , Ben Zorn , Paul Hilfinger , Dave Hodges , Randy Katz , John Ousterhout , Dave Patterson, Design decisions in SPUR, Computer, v.19 n.11, p.8-22, Nov. 1986", 
            "DOIhref": "https://dx.doi.org/10.1109/MC.1986.1663096", 
            "DOIname": "10.1109/MC.1986.1663096", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=9486"
        }, 
        {
            "ArticleName": "Steven A. Przybylski , John L. Hennessy, Performance directed memory hierarchy design, 1988", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=914921"
        }, 
        {
            "ArticleName": "R. T. Short , H. M. Levy, A simulation study of two-level caches, Proceedings of the 15th Annual International Symposium on Computer architecture, p.81-88, May 30-June 02, 1988, Honolulu, Hawaii, United States", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=52410"
        }, 
        {
            "ArticleName": "R. L. Sites , A. Agarwal, Multiprocessor cache analysis using ATUM, Proceedings of the 15th Annual International Symposium on Computer architecture, p.186-195, May 30-June 02, 1988, Honolulu, Hawaii, United States", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=52422"
        }, 
        {
            "ArticleName": "Alan Jay Smith, Cache Memories, ACM Computing Surveys (CSUR), v.14 n.3, p.473-530, Sept. 1982", 
            "DOIhref": "http://doi.acm.org/10.1145/356887.356892", 
            "DOIname": "10.1145/356887.356892", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=356892"
        }, 
        {
            "ArticleName": "P. Sweazey , A. J. Smith, A class of compatible cache consistency protocols and their support by the IEEE futurebus, Proceedings of the 13th annual international symposium on Computer architecture, p.414-423, June 02-05, 1986, Tokyo, Japan", 
            "DOIhref": "http://doi.acm.org/10.1145/17407.17404", 
            "DOIname": "10.1145/17407.17404", 
            "ArticleHref": "http://dl.acm.org/citation.cfm?id=17404"
        }, 
        {
            "ArticleName": "Cheng, Ray. Virtual address cache in UNIX. In Proc. USENIX Conference, pages 217-224, June 1987."
        }
    ], 
    "Authors": [
        {
            "Affiliation": "Department of Computer Science, FR-35, University of Washington, Seattle, WA", 
            "Name": "W. H. Wang"
        }, 
        {
            "Affiliation": "Department of Computer Science, FR-35, University of Washington, Seattle, WA", 
            "Name": "J.-L. Baer"
        }, 
        {
            "Affiliation": "Department of Computer Science, FR-35, University of Washington, Seattle, WA", 
            "Name": "H. M. Levy"
        }
    ], 
    "Link": "https://dl.acm.org/citation.cfm?id=74942&preflayout=flat"
}