
*** Running vivado
    with args -log test_psi_operator.vds -m64 -mode batch -messageDb vivado.pb -notrace -source test_psi_operator.tcl


****** Vivado v2015.2.1 (64-bit)
  **** SW Build 1302555 on Wed Aug  5 13:06:02 MDT 2015
  **** IP Build 1291990 on Mon Jul 27 03:18:52 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source test_psi_operator.tcl -notrace
Command: synth_design -top test_psi_operator -part xc7z045fbg676-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 244.797 ; gain = 71.027
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_psi_operator' [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_operator.v:23]
INFO: [Synth 8-638] synthesizing module 'psi_operator' [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v:23]
INFO: [Synth 8-638] synthesizing module 'complex_multiplier_ip_16_16' [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-7044-FUTURE2/realtime/complex_multiplier_ip_16_16_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'complex_multiplier_ip_16_16' (1#1) [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-7044-FUTURE2/realtime/complex_multiplier_ip_16_16_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'spram_64_ip' [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-7044-FUTURE2/realtime/spram_64_ip_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'spram_64_ip' (2#1) [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.runs/synth_1/.Xil/Vivado-7044-FUTURE2/realtime/spram_64_ip_stub.v:7]
WARNING: [Synth 8-3848] Net o_data_valid in module/entity psi_operator does not have driver. [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v:42]
INFO: [Synth 8-256] done synthesizing module 'psi_operator' (3#1) [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/psi_operator.v:23]
WARNING: [Synth 8-85] always block has no event control specified [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_operator.v:68]
INFO: [Synth 8-256] done synthesizing module 'test_psi_operator' (4#1) [G:/jiaweiwei/Project/OFDM_Synchronization/OFDM_Synchronization/OFDM_Synchronization.srcs/sources_1/code/operator/test_psi_operator.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 279.098 ; gain = 105.328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 279.098 ; gain = 105.328
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z045fbg676-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 646.000 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 646.000 ; gain = 472.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045fbg676-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 646.000 ; gain = 472.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 646.000 ; gain = 472.230
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "i_data_valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 646.000 ; gain = 472.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module test_psi_operator 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module psi_operator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 646.000 ; gain = 472.230
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 646.000 ; gain = 472.230
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 646.000 ; gain = 472.230

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
WARNING: [Synth 8-3332] Sequential element (\count_reg[35] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[36] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[37] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[38] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\count_reg[39] ) is unused and will be removed from module test_psi_operator.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 646.000 ; gain = 472.230
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 646.000 ; gain = 472.230

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 646.000 ; gain = 472.230
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 646.000 ; gain = 472.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 646.000 ; gain = 472.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[31] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[30] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[29] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[28] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[27] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[26] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[25] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[24] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[23] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[22] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[21] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[20] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[19] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[18] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[17] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[16] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[15] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[14] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[13] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[12] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[11] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[10] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[9] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[8] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[7] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[6] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[5] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[4] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[3] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[2] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\i_data_dly_reg[1] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[31] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[30] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[29] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[28] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[27] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[26] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[25] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[24] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[23] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[22] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[21] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[20] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[19] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[18] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[17] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[16] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[15] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[14] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[13] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[12] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[11] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[10] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[9] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[8] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[7] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[6] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[5] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[4] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[3] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[2] ) is unused and will be removed from module test_psi_operator.
WARNING: [Synth 8-3332] Sequential element (\uut/u1_s_axis_b_tdata_reg[1] ) is unused and will be removed from module test_psi_operator.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 646.000 ; gain = 472.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 646.000 ; gain = 472.230
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 646.000 ; gain = 472.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 646.000 ; gain = 472.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 646.000 ; gain = 472.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 646.000 ; gain = 472.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |complex_multiplier_ip_16_16 |         1|
|2     |spram_64_ip                 |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |complex_multiplier_ip_16_16 |     1|
|2     |spram_64_ip                 |     1|
|3     |BUFG                        |     1|
|4     |CARRY4                      |    13|
|5     |LUT1                        |    54|
|6     |LUT2                        |     2|
|7     |LUT3                        |     4|
|8     |LUT4                        |     5|
|9     |LUT5                        |     4|
|10    |LUT6                        |     3|
|11    |FDRE                        |   186|
+------+----------------------------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |   417|
|2     |  uut    |psi_operator |   301|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 646.000 ; gain = 472.230
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 67 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 646.000 ; gain = 79.848
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 646.000 ; gain = 472.230
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 646.000 ; gain = 447.297
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 646.000 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Nov 20 22:20:55 2016...
