$date
	Sat Jun  4 19:37:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tri_state_buffer_tb $end
$var wire 1 ! out $end
$var reg 1 " enable $end
$var reg 1 # in $end
$scope module tri_state_buffer $end
$var wire 1 " enable $end
$var wire 1 # in $end
$var wire 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x#
x"
x!
$end
#10
1!
1#
1"
#20
0!
0#
#30
z!
1#
0"
#40
0#
#50
1!
1#
1"
