
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.12-s106_1, built Wed Dec 8 18:19:02 PST 2021
Options:	
Date:		Thu May 15 01:51:38 2025
Host:		ip-10-16-10-154.rdius.us (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (2cores*4cpus*Intel(R) Xeon(R) Platinum 8259CL CPU @ 2.50GHz 36608KB)
OS:		Red Hat Enterprise Linux Server release 7.9 (Maipo)

License:
		[01:51:39.302489] Configured Lic search path (20.02-s004): 50009@10.16.0.85

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> save_global Default.globals
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef}
<CMD> set init_verilog ../../release/v0.0.4/mcs4_opt.v
<CMD> set init_mmmc_file ../../release/v0.0.4/WC_BC_GPDK045_mcs4_Analysis.view
<CMD> set init_top_cell mcs4
<CMD> set init_pwr_net VDD
<CMD> init_design
#% Begin Load MMMC data ... (date=05/15 01:53:58, mem=652.0M)
#% End Load MMMC data ... (date=05/15 01:53:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=652.5M, current mem=652.5M)
RC_Extraction_WC RC_Extraction_BC

Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_tech.lef ...

Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.

Loading LEF file /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/lef/gsclib045_multibitsDFF.lef ...
**WARN: (IMPLF-58):	MACRO 'DFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF2X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF2X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'DFF4X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF2RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF2RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF4RX1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'SPDFF4RX2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-61):	16 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
Review the LEF files specified in the init_lef_file variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.
**WARN: (IMPLF-200):	Pin 'VDD' in macro 'SDFF4RX2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSS' in macro 'SDFF4RX2' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VDD' in macro 'SDFF4RX1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'VSS' in macro 'SDFF4RX1' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Thu May 15 01:53:58 2025
viaInitial ends at Thu May 15 01:53:58 2025

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from ../../release/v0.0.4/WC_BC_GPDK045_mcs4_Analysis.view
Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
Read 489 cells in library 'slow_vdd1v0' 
Reading Lib_Set_WC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib' ...
**WARN: (TECHLIB-459):	Appending library 'slow_vdd1v0' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/slow_vdd1v0_multibitsDFF.lib)
Read 16 cells in library 'slow_vdd1v0' 
*** End library_loading (cpu=0.01min, real=0.02min, mem=14.9M, fe_cpu=0.63min, fe_real=2.35min, fe_mem=829.5M) ***
#% Begin Load netlist data ... (date=05/15 01:53:59, mem=669.7M)
*** Begin netlist parsing (mem=829.5M) ***
Pin 'VDD' of cell 'SDFF4RX2' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
Pin 'VSS' of cell 'SDFF4RX2' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
Pin 'VDD' of cell 'SDFF4RX1' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
Pin 'VSS' of cell 'SDFF4RX1' is declared as power/ground in timing library but as signal in LEF.  Treat it as power/ground.
Created 505 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../../release/v0.0.4/mcs4_opt.v'

*** Memory Usage v#1 (Current mem = 829.539M, initial mem = 311.355M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=829.5M) ***
#% End Load netlist data ... (date=05/15 01:53:59, total cpu=0:00:00.0, real=0:00:00.0, peak res=678.0M, current mem=678.0M)
Set top cell to mcs4.
Hooked 505 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell mcs4 ...
*** Netlist is unique.
** info: there are 584 modules.
** info: there are 2041 stdCell insts.

*** Memory Usage v#1 (Current mem = 883.965M, initial mem = 311.355M) ***
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
Generating auto layer map file.
Completed (cpu: 0:00:05.7 real: 0:00:06.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: AnalysisView_WC
    RC-Corner Name        : RC_Extraction_WC
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
 
 Analysis View: AnalysisView_BC
    RC-Corner Name        : RC_Extraction_BC
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading Lib_Set_BC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_basicCells.lib' ...
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 489 cells in library 'fast_vdd1v2' 
Reading Lib_Set_BC timing library '/CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib' ...
**WARN: (TECHLIB-459):	Appending library 'fast_vdd1v2' to the previously read library of the same name and nominal PVT. Cell definitions from the previously read library will not be overridden. (File /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/timing/fast_vdd1v2_multibitsDFF.lib)
Read 16 cells in library 'fast_vdd1v2' 
Reading timing constraints file '../../release/v0.0.4/mcs4_opt.CM_mcs4_slow.sdc' ...
Current (total cpu=0:00:45.4, real=0:02:30, peak res=1030.4M, current mem=1030.4M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../release/v0.0.4/mcs4_opt.CM_mcs4_slow.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../release/v0.0.4/mcs4_opt.CM_mcs4_slow.sdc, Line 10).

mcs4
INFO (CTE): Reading of timing constraints file ../../release/v0.0.4/mcs4_opt.CM_mcs4_slow.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1042.4M, current mem=1042.4M)
Current (total cpu=0:00:45.5, real=0:02:30, peak res=1042.4M, current mem=1042.4M)
Reading timing constraints file '../../release/v0.0.4/mcs4_opt.CM_mcs4_fast.sdc' ...
Current (total cpu=0:00:45.6, real=0:02:30, peak res=1042.4M, current mem=1042.4M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../release/v0.0.4/mcs4_opt.CM_mcs4_fast.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../../release/v0.0.4/mcs4_opt.CM_mcs4_fast.sdc, Line 10).

mcs4
INFO (CTE): Reading of timing constraints file ../../release/v0.0.4/mcs4_opt.CM_mcs4_fast.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1042.6M, current mem=1042.6M)
Current (total cpu=0:00:45.7, real=0:02:30, peak res=1042.6M, current mem=1042.6M)
Total number of combinational cells: 327
Total number of sequential cells: 168
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
AnalysisView_BC AnalysisView_WC

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-58            16  MACRO '%s' has been found in the databas...
WARNING   IMPLF-61             1  %d duplicated MACRO definitions have bee...
WARNING   IMPLF-200            5  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   TCLCMD-1461          4  Skipped unsupported command: %s          
WARNING   TECHLIB-302         40  No function defined for cell '%s'. The c...
WARNING   TECHLIB-459          2  Appending library '%s' to the previously...
*** Message Summary: 70 warning(s), 0 error(s)

### Start verbose source output (echo mode) for '../../pnr/Script_mcs4_pnr.tcl' ...
# set DESIGN_NAME mcs4
# set PROCESS_MODE 45
# set CORE_SITE "CoreSite"
# set OUTPUT_DIR "outputs" 
# set CLOCK_BUFFER_CELLS {CLKBUFX2 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20}
# set CLOCK_INVERTER_CELLS {CLKINVX1 CLKINVX2 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 CLKINVX12 CLKINVX16 CLKINVX20}
# set TARGET_MAX_TRANS 100ps
# set POWER_NETS {VDD VSS}
# set POWER_RING_LAYERS {top Metal1 bottom Metal1 left Metal2 right Metal2}
# set POWER_STRIPE_LAYER Metal6
# set GDS_MAP_FILE "/media/Ext/libs/IBM_PDK/bicmos8hp/v.20171220/lef/bicmos8hp_soce2gds.map"  ;
# set GDS_LIB_NAME "DesignLib"
# set GDS_MERGE_LIBS {
    "/media/Ext/libs/8HP_IP_CELL_AND_IO_Libs/BiCMOS8HP_Digital_Kit/ibm_cmos8hp/sc_1p2v_12t_rvt/v.20171220/gds2/BICMOS8HP_SC_1P2V_12T_RVT.gds"
    "/opt/libs/IBM_PDK/bicmos8hp/v.20160727/gds2/CMOS8HP_BASE_WB_IO_7LM.gds"
}  
# set TOTAL_CELL_AREA 8002.458  ;
# set TARGET_UTILIZATION 0.70  ;
# set ASPECT_RATIO 1.2        ;
# set CORE_MARGIN 4.0         ;
# set ESTIMATED_CORE_AREA [expr {$TOTAL_CELL_AREA / $TARGET_UTILIZATION}]
# set ESTIMATED_ROW_DENSITY [expr {$TOTAL_CELL_AREA / $ESTIMATED_CORE_AREA}]
# set CORE_AREA [expr {$TOTAL_CELL_AREA / $TARGET_UTILIZATION}]
# set CORE_HEIGHT_UNFORMATTED [expr {sqrt($CORE_AREA / $ASPECT_RATIO)}]
# set CORE_WIDTH_UNFORMATTED [expr {$CORE_HEIGHT_UNFORMATTED * $ASPECT_RATIO}]
# set CORE_HEIGHT [format "%.2f" $CORE_HEIGHT_UNFORMATTED]
# set CORE_WIDTH [format "%.2f" $CORE_WIDTH_UNFORMATTED]
# puts "  - Total Cell Area: ${TOTAL_CELL_AREA}"
# puts "  - Target Utilization: ${TARGET_UTILIZATION}"
# puts "  - Aspect Ratio (W/H): 1:${ASPECT_RATIO}"
# puts "  - Calculated Core Area: [format \"%.2f\" $CORE_AREA]"  ;
# puts "  - Calculated Core Width: ${CORE_WIDTH}"
# puts "  - Calculated Core Height: ${CORE_HEIGHT}"
# file mkdir -p ${OUTPUT_DIR}/reports
# file mkdir -p ${OUTPUT_DIR}/gds
# puts "\n--- Design Setup ---"
# setDesignMode -process ${PROCESS_MODE}
<CMD> setDesignMode -process 45
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
# puts "\n--- Floorplan ---"
# floorPlan -site ${CORE_SITE} -s 170.0 170.05 5.6 5.6 5.6 5.6 -adjustToSite
<CMD> floorPlan -site CoreSite -s 170.0 170.05 5.6 5.6 5.6 5.6 -adjustToSite
**WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 5.510000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Top' to 5.510000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
# suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
<CMD> zoomBox -35.02650 -11.00050 125.03050 130.62800
<CMD> zoomBox -89.74200 -20.78250 131.79050 175.24350
<CMD> zoomBox -124.53700 -27.00350 136.08950 203.61550
<CMD> fit
# fit
<CMD> fit
# puts "  - Total Cell Area: ${TOTAL_CELL_AREA}"
# puts "  - Target Utilization: ${TARGET_UTILIZATION}"
# puts "  - Aspect Ratio (W/H): 1:${ASPECT_RATIO}"
# puts "  - Calculated Core Area: ${CORE_AREA}"
# puts "  - Calculated Core Width: ${CORE_WIDTH}"
# puts "  - Calculated Core Height: ${CORE_HEIGHT}"
# puts "\n--- Power Grid ---"
# clearGlobalNets
<CMD> clearGlobalNets
**WARN: (IMPDB-2078):	Output pin Y of instance g33894 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g33890 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance rom_1_data_out_reg[3] is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance rom_0_data_out_reg[3] is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g25035__5115 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g24617__8428 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g33892 is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g33888 is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance rom_1_data_out_reg[2] is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance rom_0_data_out_reg[2] is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g25034__1881 is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g24623__1705 is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g33895 is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g33891 is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance rom_1_data_out_reg[1] is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance rom_0_data_out_reg[1] is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g25055__2398 is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g24618__5526 is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
# globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
<CMD> globalNetConnect VDD -type pgpin -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
2041 new pwr-pin connections were made to global net 'VDD'.
# globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
<CMD> globalNetConnect VSS -type pgpin -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
2041 new gnd-pin connections were made to global net 'VSS'.
# globalNetConnect VDD -type tiehi -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
<CMD> globalNetConnect VDD -type tiehi -pin VDD -instanceBasename * -hierarchicalInstance {} -verbose
# globalNetConnect VSS -type tielo -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
<CMD> globalNetConnect VSS -type tielo -pin VSS -instanceBasename * -hierarchicalInstance {} -verbose
# setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin { standardcell } -skip_via_on_wire_shape { noshape }
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin { standardcell } -skip_via_on_wire_shape { noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
# addRing -nets ${POWER_NETS} -type core_rings -follow core -layer ${POWER_RING_LAYERS} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.3 bottom 0.3 left 0.3 right 0.3} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal1 bottom Metal1 left Metal2 right Metal2} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.3 bottom 0.3 left 0.3 right 0.3} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
#% Begin addRing (date=05/15 01:54:57, mem=1080.4M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1261.1M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |        4       |       NA       |
|  Via1  |        8       |        0       |
| Metal2 |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=05/15 01:54:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1082.3M, current mem=1082.3M)
# fit
<CMD> fit
# setSrouteMode -viaConnectToShape { noshape }
<CMD> setSrouteMode -viaConnectToShape { noshape }
# sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets ${POWER_NETS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets {VDD VSS} -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
#% Begin sroute (date=05/15 01:54:57, mem=1082.3M)
*** Begin SPECIAL ROUTE on Thu May 15 01:54:57 2025 ***
SPECIAL ROUTE ran on directory: /users/iteso/iteso-s10043/designs/4004/pnr_runs/15_05_25
SPECIAL ROUTE ran on machine: ip-10-16-10-154.rdius.us (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.50Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2632.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 583 macros, 112 used
Read in 112 components
  112 core components: 112 unplaced, 0 placed, 0 fixed
Read in 21 logical pins
Read in 21 nets
Read in 2 special nets, 2 routed
Read in 224 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 200
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 100
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2653.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 300 wires.
ViaGen created 200 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       300      |       NA       |
|  Via1  |       200      |        0       |
+--------+----------------+----------------+
#% End sroute (date=05/15 01:54:58, total cpu=0:00:00.7, real=0:00:01.0, peak res=1110.6M, current mem=1101.1M)
# setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring block_ring } -skip_via_on_pin { standardcell } -skip_via_on_wire_shape { noshape }
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring block_ring } -skip_via_on_pin { standardcell } -skip_via_on_wire_shape { noshape }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
# addStripe -nets ${POWER_NETS} -layer ${POWER_STRIPE_LAYER} -direction vertical -width 0.5 -spacing 0.3 -number_of_sets 1 -start_from left -start_offset 9 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
<CMD> addStripe -nets {VDD VSS} -layer Metal6 -direction vertical -width 0.5 -spacing 0.3 -number_of_sets 1 -start_from left -start_offset 9 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
#% Begin addStripe (date=05/15 01:54:58, mem=1101.1M)

Initialize fgc environment(mem: 1280.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1280.4M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1280.4M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1280.4M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1280.4M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 2 wires.
ViaGen created 520 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via1  |       104      |        0       |
|  Via2  |       104      |        0       |
|  Via3  |       104      |        0       |
|  Via4  |       104      |        0       |
|  Via5  |       104      |        0       |
| Metal6 |        2       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=05/15 01:54:58, total cpu=0:00:00.1, real=0:00:00.0, peak res=1102.2M, current mem=1102.2M)
# puts "\n--- Placement ---"
# setPlaceMode -congEffort high -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 1 -checkRoute 1 -honorSoftBlockage true -swapEEQ 0
<CMD> setPlaceMode -congEffort high -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 1 -checkRoute 1 -honorSoftBlockage true -swapEEQ 0
# setPlaceMode -fp false
<CMD> setPlaceMode -fp false
# place_design
<CMD> place_design
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 18.72% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 121 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.3) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.9585 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=1339.32 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1339.32)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 1937
Total number of fetched objects 1937
End delay calculation. (MEM=1487.48 CPU=0:00:00.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1450.86 CPU=0:00:00.8 REAL=0:00:01.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#8 (mem=1441.3M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:02.1 mem=1449.3M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:02.3 mem=1449.3M) ***
No user-set net weight.
Net fanout histogram:
2		: 722 (37.6%) nets
3		: 757 (39.4%) nets
4     -	14	: 417 (21.7%) nets
15    -	39	: 14 (0.7%) nets
40    -	79	: 1 (0.1%) nets
80    -	159	: 8 (0.4%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 1 (0.1%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
**WARN: (IMPDB-2078):	Output pin Y of instance g33894 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g33890 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance rom_1_data_out_reg[3] is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance rom_0_data_out_reg[3] is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g25035__5115 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g24617__8428 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g33892 is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g33888 is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance rom_1_data_out_reg[2] is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance rom_0_data_out_reg[2] is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g25034__1881 is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g24623__1705 is connected to ground net data_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g33895 is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g33891 is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance rom_1_data_out_reg[1] is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Q of instance rom_0_data_out_reg[1] is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g25055__2398 is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g24618__5526 is connected to ground net data_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
#std cell=1923 (0 fixed + 1923 movable) #buf cell=9 #inv cell=100 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=1920 #term=7827 #term/net=4.08, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=17
stdCell: 1923 single + 0 double + 0 multi
Total standard cell length = 4.6872 (mm), area = 0.0080 (mm^2)
Estimated cell power/ground rail width = 0.160 um
Average module density = 0.279.
Density for the design = 0.279.
       = stdcell_area 23436 sites (8015 um^2) / alloc_area 84150 sites (28779 um^2).
Pin Density = 0.09301.
            = total # of pins 7827 / total area 84150.
Identified 6 spare or floating instances, with no clusters.
=== lastAutoLevel = 8 
**WARN: (IMPDC-348):	The output pin g33895/Y is connected to power/ground net data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin g33894/Y is connected to power/ground net data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin g33892/Y is connected to power/ground net data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin g33891/Y is connected to power/ground net data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin g33890/Y is connected to power/ground net data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin g33888/Y is connected to power/ground net data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \rom_1_data_out_reg[3] /Q is connected to power/ground net data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \rom_1_data_out_reg[2] /Q is connected to power/ground net data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \rom_1_data_out_reg[1] /Q is connected to power/ground net data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \rom_0_data_out_reg[3] /Q is connected to power/ground net data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \rom_0_data_out_reg[2] /Q is connected to power/ground net data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin \rom_0_data_out_reg[1] /Q is connected to power/ground net data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin g24617__8428/Y is connected to power/ground net data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin g24623__1705/Y is connected to power/ground net data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin g24618__5526/Y is connected to power/ground net data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin g25034__1881/Y is connected to power/ground net data_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin g25035__5115/Y is connected to power/ground net data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin g25055__2398/Y is connected to power/ground net data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin g33895/Y is connected to power/ground net data_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (IMPDC-348):	The output pin g33894/Y is connected to power/ground net data_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
**WARN: (EMS-27):	Message (IMPDC-348) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 7.974e-10 (2.04e-10 5.93e-10)
              Est.  stn bbox = 8.493e-10 (2.20e-10 6.30e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1471.4M
Iteration  2: Total net bbox = 7.974e-10 (2.04e-10 5.93e-10)
              Est.  stn bbox = 8.493e-10 (2.20e-10 6.30e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1471.4M
Iteration  3: Total net bbox = 4.445e+01 (2.17e+01 2.28e+01)
              Est.  stn bbox = 6.139e+01 (2.90e+01 3.24e+01)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 1475.6M
Active setup views:
    AnalysisView_WC
Iteration  4: Total net bbox = 4.269e+03 (1.29e+02 4.14e+03)
              Est.  stn bbox = 5.644e+03 (1.95e+02 5.45e+03)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 1507.0M
Active setup views:
    AnalysisView_WC
Iteration  5: Total net bbox = 1.528e+04 (8.27e+03 7.01e+03)
              Est.  stn bbox = 1.943e+04 (1.03e+04 9.14e+03)
              cpu = 0:00:00.8 real = 0:00:01.0 mem = 1507.0M
Active setup views:
    AnalysisView_WC
Iteration  6: Total net bbox = 1.875e+04 (9.98e+03 8.77e+03)
              Est.  stn bbox = 2.394e+04 (1.26e+04 1.13e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 1507.9M
Active setup views:
    AnalysisView_WC
Iteration  7: Total net bbox = 2.175e+04 (1.21e+04 9.68e+03)
              Est.  stn bbox = 2.711e+04 (1.48e+04 1.23e+04)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 1510.7M
Iteration  8: Total net bbox = 2.175e+04 (1.21e+04 9.68e+03)
              Est.  stn bbox = 2.711e+04 (1.48e+04 1.23e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 1510.7M
Active setup views:
    AnalysisView_WC
Active setup views:
    AnalysisView_WC
Active setup views:
    AnalysisView_WC
Iteration  9: Total net bbox = 2.395e+04 (1.23e+04 1.17e+04)
              Est.  stn bbox = 2.960e+04 (1.51e+04 1.45e+04)
              cpu = 0:00:01.4 real = 0:00:01.0 mem = 1510.7M
Active setup views:
    AnalysisView_WC
Iteration 10: Total net bbox = 2.318e+04 (1.18e+04 1.13e+04)
              Est.  stn bbox = 2.876e+04 (1.46e+04 1.41e+04)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 1511.7M
Iteration 11: Total net bbox = 2.495e+04 (1.34e+04 1.15e+04)
              Est.  stn bbox = 3.064e+04 (1.63e+04 1.43e+04)
              cpu = 0:00:04.1 real = 0:00:05.0 mem = 1511.7M
Iteration 12: Total net bbox = 2.495e+04 (1.34e+04 1.15e+04)
              Est.  stn bbox = 3.064e+04 (1.63e+04 1.43e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1511.7M
Iteration 13: Total net bbox = 2.495e+04 (1.34e+04 1.15e+04)
              Est.  stn bbox = 3.064e+04 (1.63e+04 1.43e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1511.7M
*** cost = 2.495e+04 (1.34e+04 1.15e+04) (cpu for global=0:00:07.7) real=0:00:10.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/3
**WARN: (IMPDB-2078):	Output pin Y of instance g33894 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (IMPDB-2078):	Output pin Y of instance g33890 is connected to ground net data_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
**WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Solver runtime cpu: 0:00:06.3 real: 0:00:07.1
Core Placement runtime cpu: 0:00:06.8 real: 0:00:09.0
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:05 mem=1511.7M) ***
Total net bbox length = 2.490e+04 (1.342e+04 1.147e+04) (ext = 1.941e+02)
Move report: Detail placement moves 1923 insts, mean move: 1.31 um, max move: 14.03 um 
	Max move on inst (i4004_sp_board_g178__1666): (117.09, 51.63) --> (119.20, 39.71)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1514.7MB
Summary Report:
Instances move: 1923 (out of 1923 movable)
Instances flipped: 0
Mean displacement: 1.31 um
Max displacement: 14.03 um (Instance: i4004_sp_board_g178__1666) (117.088, 51.6315) -> (119.2, 39.71)
	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: TBUFX2
Total net bbox length = 2.499e+04 (1.342e+04 1.156e+04) (ext = 1.889e+02)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1514.7MB
*** Finished refinePlace (0:01:05 mem=1514.7M) ***
*** End of Placement (cpu=0:00:11.1, real=0:00:14.0, mem=1511.7M) ***
default core: bins with density > 0.750 =  0.00 % ( 0 / 100 )
Density distribution unevenness ratio = 45.803%
*** Free Virtual Timing Model ...(mem=1511.7M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.9585 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1501.12)
Total number of fetched objects 1937
End delay calculation. (MEM=1544.42 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1544.42 CPU=0:00:00.3 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1150 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1150
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1920 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1920
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1920 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.269520e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.18 seconds, mem = 1542.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   7810 
[NR-eGR]  Metal2   (2V)         16153  12096 
[NR-eGR]  Metal3   (3H)         17599    208 
[NR-eGR]  Metal4   (4V)           661      4 
[NR-eGR]  Metal5   (5H)            21      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        34433  20118 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 24985um
[NR-eGR] Total length: 34433um, number of vias: 20118
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2475um, number of vias: 1833
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.09 seconds, mem = 1476.8M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 18.72% flops. Placement and timing QoR can be severely impacted in this case!
It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
**placeDesign ... cpu = 0: 0:15, real = 0: 0:18, mem = 1476.8M **

Optimization is working on the following views:
  Setup views: AnalysisView_WC AnalysisView_BC 
  Hold  views: AnalysisView_WC AnalysisView_BC 
Tdgp not successfully inited but do clear! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDB-2078          36  Output pin %s of instance %s is connecte...
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPDC-348           54  The output pin %s is connected to power/...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
*** Message Summary: 94 warning(s), 2 error(s)

# suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
# checkPlace
<CMD> checkPlace
Begin checking placement ... (start mem=1486.9M, init mem=1486.9M)
*info: Placed = 1923          
*info: Unplaced = 0           
Placement Density:27.85%(8015/28779)
Placement Density (including fixed std cells):27.85%(8015/28779)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1486.9M)
# checkPinAssignment -report_violating_pin
<CMD> checkPinAssignment -report_violating_pin
#% Begin checkPinAssignment (date=05/15 02:00:52, mem=1217.9M)
Checking pins of top cell mcs4 ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
mcs4        |     0 |     21 |     21 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |     21 |     21 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
#% End checkPinAssignment (date=05/15 02:00:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=1218.1M, current mem=1218.1M)
# puts "\n--- Pre-CTS Timing Analysis ---"
# setAnalysisMode -analysisType onChipVariation
<CMD> setAnalysisMode -analysisType onChipVariation
# timeDesign -preCTS -prefix preCTS_setup
<CMD> timeDesign -preCTS -prefix preCTS_setup
AAE DB initialization (MEM=1480.89 CPU=0:00:00.0 REAL=0:00:00.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
*** timeDesign #1 [begin] : totSession cpu/real = 0:01:34.0/0:09:12.3 (0.2), mem = 1480.9M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1480.9M)
Extraction called for design 'mcs4' of instances=1923 and nets=1958 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mcs4.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1480.887M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1496.72)
Total number of fetched objects 1937
Total number of fetched objects 1937
End delay calculation. (MEM=1602.09 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1565.47 CPU=0:00:01.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:02.0 totSessionCpu=0:01:36 mem=1565.5M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 45.467  | 45.467  | 47.279  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      9 (9)       |   -0.008   |     14 (14)      |
|   max_tran     |     7 (387)      |   -0.954   |    12 (1153)     |
|   max_fanout   |     17 (17)      |    -68     |     18 (18)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.850%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 2.31 sec
Total Real time: 4.0 sec
Total Memory Usage: 1539.882812 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:02.3/0:00:04.5 (0.5), totSession cpu/real = 0:01:36.3/0:09:16.8 (0.2), mem = 1539.9M
# timeDesign -preCTS -prefix preCTS_hold -hold
<CMD> timeDesign -preCTS -prefix preCTS_hold -hold
*** timeDesign #2 [begin] : totSession cpu/real = 0:01:36.3/0:09:16.8 (0.2), mem = 1539.9M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1501.9M)
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1513.18)
Total number of fetched objects 1937
Total number of fetched objects 1937
End delay calculation. (MEM=1570.14 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1570.14 CPU=0:00:01.0 REAL=0:00:01.0)
Turning on fast DC mode.
*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:01:38 mem=1570.1M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.019  | -0.345  | -1.019  |
|           TNS (ns):|-470.883 |-420.044 |-140.977 |
|    Violating Paths:|  1588   |  1580   |   430   |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

Density: 27.850%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.83 sec
Total Real time: 2.0 sec
Total Memory Usage: 1491.125 Mbytes
*** timeDesign #2 [finish] : cpu/real = 0:00:01.8/0:00:02.2 (0.8), totSession cpu/real = 0:01:38.1/0:09:19.1 (0.2), mem = 1491.1M
# suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
# puts "\n--- Clock Tree Synthesis ---"
# set_ccopt_property buffer_cells ${CLOCK_BUFFER_CELLS}
<CMD> set_ccopt_property buffer_cells {CLKBUFX2 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20}
# set_ccopt_property inverter_cells ${CLOCK_INVERTER_CELLS}
<CMD> set_ccopt_property inverter_cells {CLKINVX1 CLKINVX2 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 CLKINVX12 CLKINVX16 CLKINVX20}
# set_ccopt_property target_max_trans ${TARGET_MAX_TRANS}
<CMD> set_ccopt_property target_max_trans 100ps
# create_ccopt_clock_tree_spec -file ${DESIGN_NAME}_ccopt_CTS.spec
<CMD> create_ccopt_clock_tree_spec -file mcs4_ccopt_CTS.spec
Creating clock tree spec for modes (timing configs): ConstraintMode_WC ConstraintMode_BC
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: mcs4_ccopt_CTS.spec
# source ${DESIGN_NAME}_ccopt_CTS.spec
<CMD> get_ccopt_clock_trees
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> set_ccopt_property cts_is_sdc_clock_root -pin sysclk true
<CMD> create_ccopt_clock_tree -name My_CLK -source sysclk -no_skew_group
Extracting original clock gating for My_CLK...
  clock_tree My_CLK contains 657 sinks and 0 clock gates.
Extracting original clock gating for My_CLK done.
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_WC -early -clock_tree My_CLK 2.000
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_WC -late -clock_tree My_CLK 2.750
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_BC -early -clock_tree My_CLK 2.400
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner DelayCorner_BC -late -clock_tree My_CLK 3.300
<CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -early -rise -clock_tree My_CLK 1.000
<CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -early -fall -clock_tree My_CLK 0.750
<CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -late -rise -clock_tree My_CLK 1.000
<CMD> set_ccopt_property source_latency -delay_corner DelayCorner_WC -late -fall -clock_tree My_CLK 0.750
<CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -early -rise -clock_tree My_CLK 1.200
<CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -early -fall -clock_tree My_CLK 0.900
<CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -late -rise -clock_tree My_CLK 1.200
<CMD> set_ccopt_property source_latency -delay_corner DelayCorner_BC -late -fall -clock_tree My_CLK 0.900
<CMD> set_ccopt_property clock_period -pin sysclk 50
<CMD> set_ccopt_property timing_connectivity_info {}
<CMD> create_ccopt_skew_group -name My_CLK/ConstraintMode_WC -sources sysclk -auto_sinks
The skew group My_CLK/ConstraintMode_WC was created. It contains 657 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group My_CLK/ConstraintMode_WC true
<CMD> set_ccopt_property target_insertion_delay -skew_group My_CLK/ConstraintMode_WC 3.000
<CMD> set_ccopt_property extracted_from_clock_name -skew_group My_CLK/ConstraintMode_WC My_CLK
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group My_CLK/ConstraintMode_WC ConstraintMode_WC
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group My_CLK/ConstraintMode_WC DelayCorner_WC
<CMD> create_ccopt_skew_group -name My_CLK/ConstraintMode_BC -sources sysclk -auto_sinks
The skew group My_CLK/ConstraintMode_BC was created. It contains 657 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group My_CLK/ConstraintMode_BC true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group My_CLK/ConstraintMode_BC My_CLK
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group My_CLK/ConstraintMode_BC ConstraintMode_BC
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group My_CLK/ConstraintMode_BC DelayCorner_BC
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
# ccopt_design
<CMD> ccopt_design
#% Begin ccopt_design (date=05/15 02:07:25, mem=1226.9M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:02:09.5/0:15:44.9 (0.1), mem = 1491.5M
Runtime...
**INFO: User's settings:
setNanoRouteMode -extractThirdPartyCompatible       false
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -preserveAllSequential                   true
setPlaceMode -honorSoftBlockage                     true
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              true
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  true
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=1491.5M, init mem=1491.5M)
*info: Placed = 1923          
*info: Unplaced = 0           
Placement Density:27.85%(8015/28779)
Placement Density (including fixed std cells):27.85%(8015/28779)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=1491.5M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 657 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 657 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1489.47 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1150 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1150
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1920 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1920
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1920 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.269520e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   7810 
[NR-eGR]  Metal2   (2V)         16153  12096 
[NR-eGR]  Metal3   (3H)         17599    208 
[NR-eGR]  Metal4   (4V)           661      4 
[NR-eGR]  Metal5   (5H)            21      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        34433  20118 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 24985um
[NR-eGR] Total length: 34433um, number of vias: 20118
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2475um, number of vias: 1833
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.23 sec, Real: 0.37 sec, Curr Mem: 1497.47 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.4)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.3)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    buffer_cells is set for at least one object
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    inverter_cells is set for at least one object
    route_type is set for at least one object
    source_latency is set for at least one object
    target_insertion_delay is set for at least one object
    target_max_trans is set for at least one object
    target_max_trans_sdc is set for at least one object
  No private non-default CCOpt properties
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_tree My_CLK:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     CLKBUFX20 CLKBUFX16 CLKBUFX12 CLKBUFX8 CLKBUFX6 CLKBUFX4 CLKBUFX3 CLKBUFX2 
  Inverters:   {CLKINVX20 CLKINVX16 CLKINVX12 CLKINVX8 CLKINVX6 CLKINVX4 CLKINVX2 CLKINVX1}
  Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 28779.300um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner DelayCorner_WC:both, late and power domain auto-default:
  Slew time target (leaf):    0.100ns
  Slew time target (trunk):   0.100ns
  Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.105ns
  Buffer max distance: 449.275um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=449.275um, saturatedSlew=0.086ns, speed=3197.687um per ns, cellArea=18.269um^2 per 1000um}
  Inverter  : {lib_cell:CLKINVX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=357.183um, saturatedSlew=0.084ns, speed=4434.301um per ns, cellArea=18.192um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=448.955um, saturatedSlew=0.090ns, speed=1281.264um per ns, cellArea=33.518um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=DelayCorner_WC:both.late, optimalDrivingDistance=449.231um, saturatedSlew=0.090ns, speed=1282.418um per ns, cellArea=30.452um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree balancer configuration for skew_group My_CLK/ConstraintMode_BC:
  Sources:                     pin sysclk
  Total number of sinks:       657
  Delay constrained sinks:     657
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner DelayCorner_WC:both.late:
  Skew target:                 0.105ns
Clock tree balancer configuration for skew_group My_CLK/ConstraintMode_WC:
  Sources:                     pin sysclk
  Total number of sinks:       657
  Delay constrained sinks:     657
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner DelayCorner_WC:both.late:
  Skew target:                 0.105ns
  Insertion delay target:      3.000ns
Primary reporting skew groups are:
skew_group My_CLK/ConstraintMode_BC with 657 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:02.0 real=0:00:02.3)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.4 real=0:00:03.1)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing optimal clock node locations...
    Computing optimal clock node locations done.
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree My_CLK...
      Clustering clock_tree My_CLK done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
      misc counts      : r=1, pp=0
      cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=662.965um, total=662.965um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX20: 7 
    Bottom-up phase done. (took cpu=0:00:00.4 real=0:00:00.4)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:02:13 mem=1502.2M) ***
Total net bbox length = 2.557e+04 (1.374e+04 1.183e+04) (ext = 1.976e+02)
Move report: Detail placement moves 19 insts, mean move: 2.18 um, max move: 5.53 um 
	Max move on inst (g32871__4733): (156.60, 111.53) --> (157.00, 106.40)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1521.2MB
Summary Report:
Instances move: 19 (out of 1930 movable)
Instances flipped: 0
Mean displacement: 2.18 um
Max displacement: 5.53 um (Instance: g32871__4733) (156.6, 111.53) -> (157, 106.4)
	Length: 9 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X4
Total net bbox length = 2.558e+04 (1.374e+04 1.184e+04) (ext = 1.969e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1521.2MB
*** Finished refinePlace (0:02:13 mem=1521.2M) ***
    ClockRefiner summary
    All clock instances: Moved 7, flipped 7 and cell swapped 0 (out of a total of 664).
    The largest move was 2.51 um for ram_0_ram3_ram_array_reg[4][3].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.3)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
    Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.3 real=0:00:00.5)
    Clock DAG stats after 'Clustering':
      cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
      misc counts      : r=1, pp=0
      cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
      cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.181pF, total=0.196pF
      wire lengths     : top=0.000um, trunk=247.580um, leaf=2515.643um, total=2763.223um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=660.965um, total=660.965um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=7 avg=0.084ns sd=0.003ns min=0.081ns max=0.087ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX20: 7 
    Primary reporting skew groups after 'Clustering':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.103, max=1.108, avg=1.105, sd=0.001], skew [0.005 vs 0.105], 100% {1.103, 1.108} (wid=1.004 ws=0.003) (gid=0.104 gs=0.003)
    Skew group summary after 'Clustering':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.103, max=1.108, avg=1.105, sd=0.001], skew [0.005 vs 0.105], 100% {1.103, 1.108} (wid=1.004 ws=0.003) (gid=0.104 gs=0.003)
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.103, max=1.108, avg=1.105, sd=0.001], skew [0.005 vs 0.105], 100% {1.103, 1.108} (wid=1.004 ws=0.003) (gid=0.104 gs=0.003)
    Legalizer API calls during this step: 80 succeeded with high effort: 80 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:00.8 real=0:00:01.0)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         8 (unrouted=8, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1957 (unrouted=38, trialRouted=1919, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=35, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 8 nets for routing of which 8 have one or more fixed wires.
(ccopt eGR): Start to route 8 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 906 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 906
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 1927 nets ( ignored 1919 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 8 clock nets ( 8 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 8
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 8 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.674440e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 2 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.373830e+03um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 2 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 4.074930e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 1 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 4.442580e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 1 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.808520e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 1 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 5.543820e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   7824 
[NR-eGR]  Metal2   (2V)         15613  11724 
[NR-eGR]  Metal3   (3H)         17743    501 
[NR-eGR]  Metal4   (4V)          1377      4 
[NR-eGR]  Metal5   (5H)            21      0 
[NR-eGR]  Metal6   (6V)             0      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        34753  20053 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 25580um
[NR-eGR] Total length: 34753um, number of vias: 20053
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2795um, number of vias: 1768
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0   671 
[NR-eGR]  Metal2   (2V)           734   786 
[NR-eGR]  Metal3   (3H)          1341   311 
[NR-eGR]  Metal4   (4V)           720     0 
[NR-eGR]  Metal5   (5H)             0     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         2795  1768 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 850um
[NR-eGR] Total length: 2795um, number of vias: 1768
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2795um, number of vias: 1768
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.49 sec, Curr Mem: 1516.37 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.3 real=0:00:00.6)
    Routing using eGR only done.
Net route status summary:
  Clock:         8 (unrouted=0, trialRouted=0, noStatus=0, routed=8, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1957 (unrouted=38, trialRouted=1919, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=35, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] : totSession cpu/real = 0:02:13.2/0:15:50.1 (0.1), mem = 1516.4M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1150 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1150
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 8  Num Prerouted Wires = 2145
[NR-eGR] Read 1927 nets ( ignored 8 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 1919
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1919 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.041919e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.20 seconds, mem = 1516.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   7824 
[NR-eGR]  Metal2   (2V)         15189  11675 
[NR-eGR]  Metal3   (3H)         17129    649 
[NR-eGR]  Metal4   (4V)          1792     96 
[NR-eGR]  Metal5   (5H)           632      2 
[NR-eGR]  Metal6   (6V)             2      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        34743  20246 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 25580um
[NR-eGR] Total length: 34743um, number of vias: 20246
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.11 seconds, mem = 1514.4M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
*** IncrReplace #1 [finish] : cpu/real = 0:00:00.2/0:00:00.4 (0.7), totSession cpu/real = 0:02:13.4/0:15:50.5 (0.1), mem = 1514.4M
    Congestion Repair done. (took cpu=0:00:00.3 real=0:00:00.4)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.7 real=0:00:01.3)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'mcs4' of instances=1930 and nets=1965 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mcs4.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1514.371M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
  Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
    misc counts      : r=1, pp=0
    cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
    cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
    sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.181pF, total=0.196pF
    wire lengths     : top=0.000um, trunk=247.580um, leaf=2515.643um, total=2763.223um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=660.965um, total=660.965um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Leaf  : target=0.100ns count=7 avg=0.084ns sd=0.003ns min=0.081ns max=0.087ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUFX20: 7 
  Primary reporting skew groups after clustering cong repair call:
    skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.103, max=1.108, avg=1.105, sd=0.001], skew [0.005 vs 0.105], 100% {1.103, 1.108} (wid=1.004 ws=0.003) (gid=0.104 gs=0.003)
  Skew group summary after clustering cong repair call:
    skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.103, max=1.108, avg=1.105, sd=0.001], skew [0.005 vs 0.105], 100% {1.103, 1.108} (wid=1.004 ws=0.003) (gid=0.104 gs=0.003)
    skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.103, max=1.108, avg=1.105, sd=0.001], skew [0.005 vs 0.105], 100% {1.103, 1.108} (wid=1.004 ws=0.003) (gid=0.104 gs=0.003)
  CongRepair After Initial Clustering done. (took cpu=0:00:00.9 real=0:00:01.6)
  Stage::Clustering done. (took cpu=0:00:01.7 real=0:00:02.6)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
      misc counts      : r=1, pp=0
      cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
      cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.181pF, total=0.196pF
      wire lengths     : top=0.000um, trunk=247.580um, leaf=2515.643um, total=2763.223um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=660.965um, total=660.965um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=7 avg=0.084ns sd=0.003ns min=0.081ns max=0.087ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX20: 7 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.103, max=1.108], skew [0.005 vs 0.105]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.103, max=1.108], skew [0.005 vs 0.105]
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.103, max=1.108], skew [0.005 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.1)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
      misc counts      : r=1, pp=0
      cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
      cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.181pF, total=0.196pF
      wire lengths     : top=0.000um, trunk=247.580um, leaf=2515.643um, total=2763.223um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=660.965um, total=660.965um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=7 avg=0.084ns sd=0.003ns min=0.081ns max=0.087ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX20: 7 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.103, max=1.108, avg=1.105, sd=0.001], skew [0.005 vs 0.105], 100% {1.103, 1.108} (wid=1.004 ws=0.003) (gid=0.104 gs=0.003)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.103, max=1.108, avg=1.105, sd=0.001], skew [0.005 vs 0.105], 100% {1.103, 1.108} (wid=1.004 ws=0.003) (gid=0.104 gs=0.003)
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.103, max=1.108, avg=1.105, sd=0.001], skew [0.005 vs 0.105], 100% {1.103, 1.108} (wid=1.004 ws=0.003) (gid=0.104 gs=0.003)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.1)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
      misc counts      : r=1, pp=0
      cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
      cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.181pF, total=0.196pF
      wire lengths     : top=0.000um, trunk=247.580um, leaf=2515.643um, total=2763.223um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=660.965um, total=660.965um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=7 avg=0.084ns sd=0.003ns min=0.081ns max=0.087ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX20: 7 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.103, max=1.108], skew [0.005 vs 0.105]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.103, max=1.108], skew [0.005 vs 0.105]
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.103, max=1.108], skew [0.005 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
      misc counts      : r=1, pp=0
      cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
      cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.181pF, total=0.196pF
      wire lengths     : top=0.000um, trunk=247.580um, leaf=2515.643um, total=2763.223um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=660.965um, total=660.965um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=7 avg=0.084ns sd=0.003ns min=0.081ns max=0.087ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX20: 7 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.103, max=1.108], skew [0.005 vs 0.105]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.103, max=1.108], skew [0.005 vs 0.105]
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.103, max=1.108], skew [0.005 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
      misc counts      : r=1, pp=0
      cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
      cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.181pF, total=0.196pF
      wire lengths     : top=0.000um, trunk=247.580um, leaf=2515.643um, total=2763.223um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=660.965um, total=660.965um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=7 avg=0.084ns sd=0.003ns min=0.081ns max=0.087ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX20: 7 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.103, max=1.108], skew [0.005 vs 0.105]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.103, max=1.108], skew [0.005 vs 0.105]
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.103, max=1.108], skew [0.005 vs 0.105]
    Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.2 real=0:00:00.3)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
      misc counts      : r=1, pp=0
      cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
      cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.015pF, leaf=0.181pF, total=0.196pF
      wire lengths     : top=0.000um, trunk=247.580um, leaf=2515.643um, total=2763.223um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=660.965um, total=660.965um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=7 avg=0.084ns sd=0.003ns min=0.081ns max=0.087ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX20: 7 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.103, max=1.108], skew [0.005 vs 0.105]
    Skew group summary after 'Removing longest path buffering':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.103, max=1.108], skew [0.005 vs 0.105]
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.103, max=1.108], skew [0.005 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
      misc counts      : r=1, pp=0
      cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
      cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.180pF, total=0.198pF
      wire lengths     : top=0.000um, trunk=283.790um, leaf=2504.528um, total=2788.318um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=660.965um, total=660.965um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=7 avg=0.084ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUFX20: 7 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.103, max=1.107, avg=1.105, sd=0.001], skew [0.004 vs 0.105], 100% {1.103, 1.107} (wid=1.004 ws=0.003) (gid=0.104 gs=0.003)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.103, max=1.107, avg=1.105, sd=0.001], skew [0.004 vs 0.105], 100% {1.103, 1.107} (wid=1.004 ws=0.003) (gid=0.104 gs=0.003)
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.103, max=1.107, avg=1.105, sd=0.001], skew [0.004 vs 0.105], 100% {1.103, 1.107} (wid=1.004 ws=0.003) (gid=0.104 gs=0.003)
    Legalizer API calls during this step: 41 succeeded with high effort: 41 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:00.4 real=0:00:00.4)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.6 real=0:00:00.8)
  CCOpt::Phase::Construction done. (took cpu=0:00:02.4 real=0:00:03.6)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
      misc counts      : r=1, pp=0
      cell areas       : b=57.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=57.456um^2
      cell capacitance : b=0.014pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.014pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.180pF, total=0.198pF
      wire lengths     : top=0.000um, trunk=283.790um, leaf=2504.528um, total=2788.318um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=660.965um, total=660.965um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=7 avg=0.084ns sd=0.002ns min=0.081ns max=0.086ns {0 <= 0.060ns, 0 <= 0.080ns, 7 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX20: 7 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.103, max=1.107], skew [0.004 vs 0.105]
    Skew group summary after 'Improving clock tree routing':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.103, max=1.107], skew [0.004 vs 0.105]
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.103, max=1.107], skew [0.004 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
      misc counts      : r=1, pp=0
      cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
      cell capacitance : b=0.011pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.011pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.180pF, total=0.198pF
      wire lengths     : top=0.000um, trunk=284.390um, leaf=2502.984um, total=2787.374um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=660.965um, total=660.965um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.003ns min=0.093ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 4 <= 0.100ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CLKBUFX16: 7 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.106, max=1.111], skew [0.005 vs 0.105]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.106, max=1.111], skew [0.005 vs 0.105]
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.106, max=1.111], skew [0.005 vs 0.105]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
      misc counts      : r=1, pp=0
      cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
      cell capacitance : b=0.011pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.011pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.180pF, total=0.198pF
      wire lengths     : top=0.000um, trunk=284.390um, leaf=2502.984um, total=2787.374um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=660.965um, total=660.965um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.003ns min=0.093ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 4 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX16: 7 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.106, max=1.111], skew [0.005 vs 0.105]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.106, max=1.111], skew [0.005 vs 0.105]
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.106, max=1.111], skew [0.005 vs 0.105]
    Legalizer API calls during this step: 35 succeeded with high effort: 35 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.3 real=0:00:00.5)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
      misc counts      : r=1, pp=0
      cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
      cell capacitance : b=0.011pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.011pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.180pF, total=0.198pF
      wire lengths     : top=0.000um, trunk=284.390um, leaf=2502.984um, total=2787.374um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=660.965um, total=660.965um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
      Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.003ns min=0.093ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 4 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX16: 7 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.106, max=1.111, avg=1.109, sd=0.001], skew [0.005 vs 0.105], 100% {1.106, 1.111} (wid=1.004 ws=0.003) (gid=0.108 gs=0.004)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=1.106, max=1.111, avg=1.109, sd=0.001], skew [0.005 vs 0.105], 100% {1.106, 1.111} (wid=1.004 ws=0.003) (gid=0.108 gs=0.004)
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=1.106, max=1.111, avg=1.109, sd=0.001], skew [0.005 vs 0.105], 100% {1.106, 1.111} (wid=1.004 ws=0.003) (gid=0.108 gs=0.004)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.4 real=0:00:00.6)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 1.841ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 9 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
          misc counts      : r=1, pp=0
          cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
          cell capacitance : b=0.011pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.011pF
          sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.180pF, total=0.198pF
          wire lengths     : top=0.000um, trunk=284.390um, leaf=2502.984um, total=2787.374um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=660.965um, total=660.965um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.003ns min=0.093ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 4 <= 0.100ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUFX16: 7 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=7, i=0, icg=0, nicg=0, l=0, total=7
          misc counts      : r=1, pp=0
          cell areas       : b=47.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=47.880um^2
          cell capacitance : b=0.011pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.011pF
          sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.018pF, leaf=0.180pF, total=0.198pF
          wire lengths     : top=0.000um, trunk=284.390um, leaf=2502.984um, total=2787.374um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=660.965um, total=660.965um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.100ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
          Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.003ns min=0.093ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 3 <= 0.095ns, 4 <= 0.100ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUFX16: 7 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=101, i=0, icg=0, nicg=0, l=0, total=101
          misc counts      : r=1, pp=0
          cell areas       : b=209.304um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=209.304um^2
          cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.031pF
          sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.494pF, leaf=0.181pF, total=0.675pF
          wire lengths     : top=0.000um, trunk=8208.575um, leaf=2523.793um, total=10732.368um
          hp wire lengths  : top=0.000um, trunk=7900.490um, leaf=702.400um, total=8602.890um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=95 avg=0.083ns sd=0.019ns min=0.004ns max=0.100ns {11 <= 0.060ns, 29 <= 0.080ns, 10 <= 0.090ns, 3 <= 0.095ns, 42 <= 0.100ns}
          Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.002ns min=0.095ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 7 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX16: 7 CLKBUFX3: 2 CLKBUFX2: 92 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts      : b=101, i=0, icg=0, nicg=0, l=0, total=101
          misc counts      : r=1, pp=0
          cell areas       : b=209.304um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=209.304um^2
          cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.031pF
          sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.494pF, leaf=0.181pF, total=0.675pF
          wire lengths     : top=0.000um, trunk=8208.575um, leaf=2523.793um, total=10732.368um
          hp wire lengths  : top=0.000um, trunk=7900.490um, leaf=702.400um, total=8602.890um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
          Trunk : target=0.100ns count=95 avg=0.083ns sd=0.019ns min=0.004ns max=0.100ns {11 <= 0.060ns, 29 <= 0.080ns, 10 <= 0.090ns, 3 <= 0.095ns, 42 <= 0.100ns}
          Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.002ns min=0.095ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 7 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
           Bufs: CLKBUFX16: 7 CLKBUFX3: 2 CLKBUFX2: 92 
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:22.3 real=0:00:23.4)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=101, i=0, icg=0, nicg=0, l=0, total=101
      misc counts      : r=1, pp=0
      cell areas       : b=209.304um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=209.304um^2
      cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.031pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.494pF, leaf=0.181pF, total=0.675pF
      wire lengths     : top=0.000um, trunk=8208.575um, leaf=2523.793um, total=10732.368um
      hp wire lengths  : top=0.000um, trunk=7900.490um, leaf=702.400um, total=8602.890um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.100ns count=95 avg=0.083ns sd=0.019ns min=0.004ns max=0.100ns {11 <= 0.060ns, 29 <= 0.080ns, 10 <= 0.090ns, 3 <= 0.095ns, 42 <= 0.100ns}
      Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.002ns min=0.095ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 7 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUFX16: 7 CLKBUFX3: 2 CLKBUFX2: 92 
    Legalizer API calls during this step: 5669 succeeded with high effort: 5669 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:22.5 real=0:00:23.7)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=101, i=0, icg=0, nicg=0, l=0, total=101
    misc counts      : r=1, pp=0
    cell areas       : b=209.304um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=209.304um^2
    cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.031pF
    sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.494pF, leaf=0.181pF, total=0.675pF
    wire lengths     : top=0.000um, trunk=8208.575um, leaf=2523.793um, total=10732.368um
    hp wire lengths  : top=0.000um, trunk=7900.490um, leaf=702.400um, total=8602.890um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.100ns count=95 avg=0.083ns sd=0.019ns min=0.004ns max=0.100ns {11 <= 0.060ns, 29 <= 0.080ns, 10 <= 0.090ns, 3 <= 0.095ns, 42 <= 0.100ns}
    Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.002ns min=0.095ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 7 <= 0.100ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUFX16: 7 CLKBUFX3: 2 CLKBUFX2: 92 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.896, max=2.932], skew [0.036 vs 0.105]
  Skew group summary after Approximately balancing fragments:
    skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.896, max=2.932], skew [0.036 vs 0.105]
    skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.896, max=2.932], skew [0.036 vs 0.105]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=101, i=0, icg=0, nicg=0, l=0, total=101
      misc counts      : r=1, pp=0
      cell areas       : b=209.304um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=209.304um^2
      cell capacitance : b=0.031pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.031pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.494pF, leaf=0.181pF, total=0.675pF
      wire lengths     : top=0.000um, trunk=8208.575um, leaf=2523.793um, total=10732.368um
      hp wire lengths  : top=0.000um, trunk=7900.490um, leaf=702.400um, total=8602.890um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.100ns count=95 avg=0.083ns sd=0.019ns min=0.004ns max=0.100ns {11 <= 0.060ns, 29 <= 0.080ns, 10 <= 0.090ns, 3 <= 0.095ns, 42 <= 0.100ns}
      Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.002ns min=0.095ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 7 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUFX16: 7 CLKBUFX3: 2 CLKBUFX2: 92 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.896, max=2.932], skew [0.036 vs 0.105]
    Skew group summary after 'Improving fragments clock skew':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.896, max=2.932], skew [0.036 vs 0.105]
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.896, max=2.932], skew [0.036 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=106, i=0, icg=0, nicg=0, l=0, total=106
          misc counts      : r=1, pp=0
          cell areas       : b=219.906um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=219.906um^2
          cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
          sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.495pF, leaf=0.181pF, total=0.676pF
          wire lengths     : top=0.000um, trunk=8221.045um, leaf=2523.793um, total=10744.838um
          hp wire lengths  : top=0.000um, trunk=7910.530um, leaf=702.400um, total=8612.930um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.100ns count=100 avg=0.079ns sd=0.022ns min=0.004ns max=0.100ns {19 <= 0.060ns, 27 <= 0.080ns, 9 <= 0.090ns, 3 <= 0.095ns, 42 <= 0.100ns}
          Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.002ns min=0.095ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 7 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX16: 7 CLKBUFX6: 1 CLKBUFX3: 4 CLKBUFX2: 94 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 2:
          cell counts      : b=106, i=0, icg=0, nicg=0, l=0, total=106
          misc counts      : r=1, pp=0
          cell areas       : b=219.906um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=219.906um^2
          cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
          sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.495pF, leaf=0.181pF, total=0.676pF
          wire lengths     : top=0.000um, trunk=8221.045um, leaf=2523.793um, total=10744.838um
          hp wire lengths  : top=0.000um, trunk=7910.530um, leaf=702.400um, total=8612.930um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 2: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 2:
          Trunk : target=0.100ns count=100 avg=0.079ns sd=0.022ns min=0.004ns max=0.100ns {19 <= 0.060ns, 27 <= 0.080ns, 9 <= 0.090ns, 3 <= 0.095ns, 42 <= 0.100ns}
          Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.002ns min=0.095ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 7 <= 0.100ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 2 {count}:
           Bufs: CLKBUFX16: 7 CLKBUFX6: 1 CLKBUFX3: 4 CLKBUFX2: 94 
      Approximately balancing, wire and cell delays, iteration 2 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.3)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=106, i=0, icg=0, nicg=0, l=0, total=106
      misc counts      : r=1, pp=0
      cell areas       : b=219.906um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=219.906um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.495pF, leaf=0.181pF, total=0.676pF
      wire lengths     : top=0.000um, trunk=8221.045um, leaf=2523.793um, total=10744.838um
      hp wire lengths  : top=0.000um, trunk=7910.530um, leaf=702.400um, total=8612.930um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.100ns count=100 avg=0.079ns sd=0.022ns min=0.004ns max=0.100ns {19 <= 0.060ns, 27 <= 0.080ns, 9 <= 0.090ns, 3 <= 0.095ns, 42 <= 0.100ns}
      Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.002ns min=0.095ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 7 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX16: 7 CLKBUFX6: 1 CLKBUFX3: 4 CLKBUFX2: 94 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.927, max=2.981], skew [0.054 vs 0.105]
    Skew group summary after 'Approximately balancing step':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.927, max=2.981], skew [0.054 vs 0.105]
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.927, max=2.981], skew [0.054 vs 0.105]
    Legalizer API calls during this step: 13 succeeded with high effort: 13 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.3 real=0:00:00.5)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=106, i=0, icg=0, nicg=0, l=0, total=106
      misc counts      : r=1, pp=0
      cell areas       : b=219.906um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=219.906um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.495pF, leaf=0.181pF, total=0.676pF
      wire lengths     : top=0.000um, trunk=8221.045um, leaf=2523.793um, total=10744.838um
      hp wire lengths  : top=0.000um, trunk=7910.530um, leaf=702.400um, total=8612.930um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.100ns count=100 avg=0.079ns sd=0.022ns min=0.004ns max=0.100ns {19 <= 0.060ns, 27 <= 0.080ns, 9 <= 0.090ns, 3 <= 0.095ns, 42 <= 0.100ns}
      Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.002ns min=0.095ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 7 <= 0.100ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUFX16: 7 CLKBUFX6: 1 CLKBUFX3: 4 CLKBUFX2: 94 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.927, max=2.981], skew [0.054 vs 0.105]
    Skew group summary after 'Fixing clock tree overload':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.927, max=2.981], skew [0.054 vs 0.105]
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.927, max=2.981], skew [0.054 vs 0.105]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=106, i=0, icg=0, nicg=0, l=0, total=106
      misc counts      : r=1, pp=0
      cell areas       : b=219.906um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=219.906um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.495pF, leaf=0.181pF, total=0.676pF
      wire lengths     : top=0.000um, trunk=8221.045um, leaf=2523.793um, total=10744.838um
      hp wire lengths  : top=0.000um, trunk=7910.530um, leaf=702.400um, total=8612.930um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.100ns count=100 avg=0.079ns sd=0.022ns min=0.004ns max=0.100ns {19 <= 0.060ns, 27 <= 0.080ns, 9 <= 0.090ns, 3 <= 0.095ns, 42 <= 0.100ns}
      Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.002ns min=0.095ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 7 <= 0.100ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX16: 7 CLKBUFX6: 1 CLKBUFX3: 4 CLKBUFX2: 94 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.927, max=2.981, avg=2.961, sd=0.020], skew [0.054 vs 0.105], 100% {2.927, 2.981} (wid=1.012 ws=0.004) (gid=1.969 gs=0.051)
    Skew group summary after 'Approximately balancing paths':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.927, max=2.981, avg=2.961, sd=0.020], skew [0.054 vs 0.105], 100% {2.927, 2.981} (wid=1.012 ws=0.004) (gid=1.969 gs=0.051)
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.927, max=2.981, avg=2.961, sd=0.020], skew [0.054 vs 0.105], 100% {2.927, 2.981} (wid=1.012 ws=0.004) (gid=1.969 gs=0.051)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.1)
  Stage::Balancing done. (took cpu=0:00:23.0 real=0:00:24.7)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
  Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats before polishing:
    cell counts      : b=106, i=0, icg=0, nicg=0, l=0, total=106
    misc counts      : r=1, pp=0
    cell areas       : b=219.906um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=219.906um^2
    cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
    sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.495pF, leaf=0.181pF, total=0.676pF
    wire lengths     : top=0.000um, trunk=8221.045um, leaf=2523.793um, total=10744.838um
    hp wire lengths  : top=0.000um, trunk=7910.530um, leaf=702.400um, total=8612.930um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.100ns count=100 avg=0.079ns sd=0.022ns min=0.004ns max=0.100ns {19 <= 0.060ns, 27 <= 0.080ns, 9 <= 0.090ns, 3 <= 0.095ns, 42 <= 0.100ns}
    Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.002ns min=0.095ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 7 <= 0.100ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CLKBUFX16: 7 CLKBUFX6: 1 CLKBUFX3: 4 CLKBUFX2: 94 
  Primary reporting skew groups before polishing:
    skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.923, max=2.981], skew [0.058 vs 0.105]
  Skew group summary before polishing:
    skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.923, max=2.981], skew [0.058 vs 0.105]
    skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.923, max=2.981], skew [0.058 vs 0.105]
  Merging balancing drivers for power...
    Tried: 108 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=106, i=0, icg=0, nicg=0, l=0, total=106
      misc counts      : r=1, pp=0
      cell areas       : b=219.906um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=219.906um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.495pF, leaf=0.181pF, total=0.676pF
      wire lengths     : top=0.000um, trunk=8221.045um, leaf=2523.793um, total=10744.838um
      hp wire lengths  : top=0.000um, trunk=7910.530um, leaf=702.400um, total=8612.930um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.100ns count=100 avg=0.079ns sd=0.022ns min=0.004ns max=0.100ns {19 <= 0.060ns, 27 <= 0.080ns, 9 <= 0.090ns, 3 <= 0.095ns, 42 <= 0.100ns}
      Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.002ns min=0.095ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 7 <= 0.100ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX16: 7 CLKBUFX6: 1 CLKBUFX3: 4 CLKBUFX2: 94 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.923, max=2.981], skew [0.058 vs 0.105]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.923, max=2.981], skew [0.058 vs 0.105]
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.923, max=2.981], skew [0.058 vs 0.105]
    Legalizer API calls during this step: 263 succeeded with high effort: 263 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.7 real=0:00:00.9)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=106, i=0, icg=0, nicg=0, l=0, total=106
      misc counts      : r=1, pp=0
      cell areas       : b=219.906um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=219.906um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.495pF, leaf=0.181pF, total=0.676pF
      wire lengths     : top=0.000um, trunk=8221.045um, leaf=2523.793um, total=10744.838um
      hp wire lengths  : top=0.000um, trunk=7910.530um, leaf=702.400um, total=8612.930um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.100ns count=100 avg=0.079ns sd=0.022ns min=0.004ns max=0.100ns {19 <= 0.060ns, 27 <= 0.080ns, 9 <= 0.090ns, 3 <= 0.095ns, 42 <= 0.100ns}
      Leaf  : target=0.100ns count=7 avg=0.098ns sd=0.002ns min=0.095ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 7 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX16: 7 CLKBUFX6: 1 CLKBUFX3: 4 CLKBUFX2: 94 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.923, max=2.981, avg=2.960, sd=0.021], skew [0.058 vs 0.105], 100% {2.923, 2.981} (wid=1.013 ws=0.004) (gid=1.970 gs=0.056)
    Skew group summary after 'Improving clock skew':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.923, max=2.981, avg=2.960, sd=0.021], skew [0.058 vs 0.105], 100% {2.923, 2.981} (wid=1.013 ws=0.004) (gid=1.970 gs=0.056)
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.923, max=2.981, avg=2.960, sd=0.021], skew [0.058 vs 0.105], 100% {2.923, 2.981} (wid=1.013 ws=0.004) (gid=1.970 gs=0.056)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.1)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 242 succeeded with high effort: 242 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.2 real=0:00:00.3)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 1484 succeeded with high effort: 1484 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:01.7 real=0:00:01.9)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 235 succeeded with high effort: 235 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 1484 succeeded with high effort: 1484 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:01.6 real=0:00:01.7)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=106, i=0, icg=0, nicg=0, l=0, total=106
      misc counts      : r=1, pp=0
      cell areas       : b=219.906um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=219.906um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.472pF, leaf=0.179pF, total=0.652pF
      wire lengths     : top=0.000um, trunk=7843.565um, leaf=2494.887um, total=10338.452um
      hp wire lengths  : top=0.000um, trunk=7573.430um, leaf=681.060um, total=8254.490um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance':
      Remaining Transition : {count=2, worst=[0.001ns, 0.001ns]} avg=0.001ns sd=0.000ns sum=0.002ns
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.100ns count=100 avg=0.077ns sd=0.022ns min=0.004ns max=0.101ns {21 <= 0.060ns, 30 <= 0.080ns, 14 <= 0.090ns, 2 <= 0.095ns, 31 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.002ns min=0.095ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 7 <= 0.100ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUFX16: 7 CLKBUFX6: 1 CLKBUFX3: 4 CLKBUFX2: 94 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.923, max=2.931, avg=2.928, sd=0.002], skew [0.008 vs 0.105], 100% {2.923, 2.931} (wid=1.012 ws=0.003) (gid=1.920 gs=0.006)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.923, max=2.931, avg=2.928, sd=0.002], skew [0.008 vs 0.105], 100% {2.923, 2.931} (wid=1.012 ws=0.003) (gid=1.920 gs=0.006)
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.923, max=2.931, avg=2.928, sd=0.002], skew [0.008 vs 0.105], 100% {2.923, 2.931} (wid=1.012 ws=0.003) (gid=1.920 gs=0.006)
    Legalizer API calls during this step: 3445 succeeded with high effort: 3445 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:03.7 real=0:00:04.2)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.171pF fall=0.152pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=106, i=0, icg=0, nicg=0, l=0, total=106
      misc counts      : r=1, pp=0
      cell areas       : b=219.906um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=219.906um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.472pF, leaf=0.179pF, total=0.652pF
      wire lengths     : top=0.000um, trunk=7843.565um, leaf=2494.887um, total=10338.452um
      hp wire lengths  : top=0.000um, trunk=7573.430um, leaf=681.060um, total=8254.490um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Remaining Transition : {count=2, worst=[0.001ns, 0.001ns]} avg=0.001ns sd=0.000ns sum=0.002ns
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.100ns count=100 avg=0.077ns sd=0.022ns min=0.004ns max=0.101ns {21 <= 0.060ns, 30 <= 0.080ns, 14 <= 0.090ns, 2 <= 0.095ns, 31 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.002ns min=0.095ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 7 <= 0.100ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX16: 7 CLKBUFX6: 1 CLKBUFX3: 4 CLKBUFX2: 94 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.923, max=2.931, avg=2.928, sd=0.002], skew [0.008 vs 0.105], 100% {2.923, 2.931} (wid=1.012 ws=0.003) (gid=1.920 gs=0.006)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.923, max=2.931, avg=2.928, sd=0.002], skew [0.008 vs 0.105], 100% {2.923, 2.931} (wid=1.012 ws=0.003) (gid=1.920 gs=0.006)
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.923, max=2.931, avg=2.928, sd=0.002], skew [0.008 vs 0.105], 100% {2.923, 2.931} (wid=1.012 ws=0.003) (gid=1.920 gs=0.006)
    Legalizer API calls during this step: 214 succeeded with high effort: 214 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.2 real=0:00:00.3)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=106, i=0, icg=0, nicg=0, l=0, total=106
      misc counts      : r=1, pp=0
      cell areas       : b=219.906um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=219.906um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.472pF, leaf=0.179pF, total=0.652pF
      wire lengths     : top=0.000um, trunk=7843.565um, leaf=2494.887um, total=10338.452um
      hp wire lengths  : top=0.000um, trunk=7573.430um, leaf=681.060um, total=8254.490um
    Clock DAG net violations after 'Improving insertion delay':
      Remaining Transition : {count=2, worst=[0.001ns, 0.001ns]} avg=0.001ns sd=0.000ns sum=0.002ns
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.100ns count=100 avg=0.077ns sd=0.022ns min=0.004ns max=0.101ns {21 <= 0.060ns, 30 <= 0.080ns, 14 <= 0.090ns, 2 <= 0.095ns, 31 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.002ns min=0.095ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 7 <= 0.100ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX16: 7 CLKBUFX6: 1 CLKBUFX3: 4 CLKBUFX2: 94 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.923, max=2.931, avg=2.928, sd=0.002], skew [0.008 vs 0.105], 100% {2.923, 2.931} (wid=1.012 ws=0.003) (gid=1.920 gs=0.006)
    Skew group summary after 'Improving insertion delay':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.923, max=2.931, avg=2.928, sd=0.002], skew [0.008 vs 0.105], 100% {2.923, 2.931} (wid=1.012 ws=0.003) (gid=1.920 gs=0.006)
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.923, max=2.931, avg=2.928, sd=0.002], skew [0.008 vs 0.105], 100% {2.923, 2.931} (wid=1.012 ws=0.003) (gid=1.920 gs=0.006)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.1)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=107, filtered=107, permitted=106, cannotCompute=1, computed=105, moveTooSmall=42, resolved=0, predictFail=13, currentlyIllegal=0, legalizationFail=3, legalizedMoveTooSmall=11, ignoredLeafDriver=0, worse=453, accepted=12
        Max accepted move=16.550um, total accepted move=99.240um, average move=8.270um
        Move for wirelength. considered=107, filtered=107, permitted=106, cannotCompute=1, computed=105, moveTooSmall=42, resolved=0, predictFail=16, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=16, ignoredLeafDriver=0, worse=466, accepted=3
        Max accepted move=12.510um, total accepted move=17.710um, average move=5.903um
        Move for wirelength. considered=107, filtered=107, permitted=106, cannotCompute=1, computed=105, moveTooSmall=37, resolved=0, predictFail=14, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=17, ignoredLeafDriver=0, worse=469, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 1493 succeeded with high effort: 1493 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:02.1 real=0:00:02.2)
      Global shorten wires A1...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=107, filtered=107, permitted=106, cannotCompute=29, computed=77, moveTooSmall=122, resolved=0, predictFail=2, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=197, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 203 succeeded with high effort: 203 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.3 real=0:00:00.3)
      Global shorten wires B...
        Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=107, filtered=107, permitted=106, cannotCompute=0, computed=106, moveTooSmall=0, resolved=0, predictFail=2, currentlyIllegal=0, legalizationFail=4, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=288, accepted=5
        Max accepted move=1.400um, total accepted move=3.800um, average move=0.760um
        Move for wirelength. considered=107, filtered=107, permitted=106, cannotCompute=93, computed=13, moveTooSmall=0, resolved=0, predictFail=341, currentlyIllegal=0, legalizationFail=4, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=18, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 323 succeeded with high effort: 323 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.5 real=0:00:00.6)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=106, i=0, icg=0, nicg=0, l=0, total=106
        misc counts      : r=1, pp=0
        cell areas       : b=219.906um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=219.906um^2
        cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
        sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.470pF, leaf=0.179pF, total=0.648pF
        wire lengths     : top=0.000um, trunk=7798.325um, leaf=2483.438um, total=10281.762um
        hp wire lengths  : top=0.000um, trunk=7528.330um, leaf=670.260um, total=8198.590um
      Clock DAG net violations after 'Wire Reduction extra effort':
        Remaining Transition : {count=2, worst=[0.001ns, 0.001ns]} avg=0.001ns sd=0.000ns sum=0.002ns
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.100ns count=100 avg=0.077ns sd=0.022ns min=0.004ns max=0.101ns {21 <= 0.060ns, 32 <= 0.080ns, 13 <= 0.090ns, 4 <= 0.095ns, 28 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
        Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.002ns min=0.094ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 5 <= 0.100ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUFX16: 7 CLKBUFX6: 1 CLKBUFX3: 4 CLKBUFX2: 94 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.923, max=2.926, avg=2.924, sd=0.001], skew [0.003 vs 0.105], 100% {2.923, 2.926} (wid=1.011 ws=0.003) (gid=1.915 gs=0.002)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.923, max=2.926, avg=2.924, sd=0.001], skew [0.003 vs 0.105], 100% {2.923, 2.926} (wid=1.011 ws=0.003) (gid=1.915 gs=0.002)
        skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.923, max=2.926, avg=2.924, sd=0.001], skew [0.003 vs 0.105], 100% {2.923, 2.926} (wid=1.011 ws=0.003) (gid=1.915 gs=0.002)
      Legalizer API calls during this step: 2047 succeeded with high effort: 2047 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:03.0 real=0:00:03.3)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 108 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 106 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.1)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.1)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=106, i=0, icg=0, nicg=0, l=0, total=106
      misc counts      : r=1, pp=0
      cell areas       : b=219.906um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=219.906um^2
      cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.470pF, leaf=0.179pF, total=0.648pF
      wire lengths     : top=0.000um, trunk=7798.325um, leaf=2483.438um, total=10281.762um
      hp wire lengths  : top=0.000um, trunk=7528.330um, leaf=670.260um, total=8198.590um
    Clock DAG net violations after 'Wire Opt OverFix':
      Remaining Transition : {count=2, worst=[0.001ns, 0.001ns]} avg=0.001ns sd=0.000ns sum=0.002ns
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.100ns count=100 avg=0.077ns sd=0.022ns min=0.004ns max=0.101ns {21 <= 0.060ns, 32 <= 0.080ns, 13 <= 0.090ns, 4 <= 0.095ns, 28 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
      Leaf  : target=0.100ns count=7 avg=0.097ns sd=0.002ns min=0.094ns max=0.099ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 2 <= 0.095ns, 5 <= 0.100ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUFX16: 7 CLKBUFX6: 1 CLKBUFX3: 4 CLKBUFX2: 94 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.923, max=2.926, avg=2.924, sd=0.001], skew [0.003 vs 0.105], 100% {2.923, 2.926} (wid=1.011 ws=0.003) (gid=1.915 gs=0.002)
    Skew group summary after 'Wire Opt OverFix':
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.923, max=2.926, avg=2.924, sd=0.001], skew [0.003 vs 0.105], 100% {2.923, 2.926} (wid=1.011 ws=0.003) (gid=1.915 gs=0.002)
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.923, max=2.926, avg=2.924, sd=0.001], skew [0.003 vs 0.105], 100% {2.923, 2.926} (wid=1.011 ws=0.003) (gid=1.915 gs=0.002)
    Legalizer API calls during this step: 2047 succeeded with high effort: 2047 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:03.2 real=0:00:03.7)
  Total capacitance is (rise=0.820pF fall=0.800pF), of which (rise=0.648pF fall=0.648pF) is wire, and (rise=0.171pF fall=0.152pF) is gate.
  Stage::Polishing done. (took cpu=0:00:08.1 real=0:00:09.4)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 106 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:02:46 mem=1514.6M) ***
Total net bbox length = 3.313e+04 (1.665e+04 1.648e+04) (ext = 1.964e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1514.6MB
Summary Report:
Instances move: 0 (out of 2029 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 3.313e+04 (1.665e+04 1.648e+04) (ext = 1.964e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1514.6MB
*** Finished refinePlace (0:02:46 mem=1514.6M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 763).
  Restoring pStatusCts on 106 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.2)
  Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.4)
  CCOpt::Phase::Implementation done. (took cpu=0:00:31.6 real=0:00:35.1)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       107 (unrouted=107, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1957 (unrouted=38, trialRouted=1919, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=35, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 107 nets for routing of which 107 have one or more fixed wires.
(ccopt eGR): Start to route 107 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 906 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 906
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2026 nets ( ignored 1919 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 107 clock nets ( 107 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 107
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 107 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.019160e+04um
[NR-eGR] Create a new net group with 4 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 4 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.118682e+04um
[NR-eGR] Create a new net group with 4 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 4 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.218033e+04um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 2 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.283013e+04um
[NR-eGR] Create a new net group with 2 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 2 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.347651e+04um
[NR-eGR] Create a new net group with 2 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 2 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.477611e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   8022 
[NR-eGR]  Metal2   (2V)         15262  11880 
[NR-eGR]  Metal3   (3H)         19995    812 
[NR-eGR]  Metal4   (4V)          6385    101 
[NR-eGR]  Metal5   (5H)           642      2 
[NR-eGR]  Metal6   (6V)             2      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        42286  20817 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 33133um
[NR-eGR] Total length: 42286um, number of vias: 20817
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 10338um, number of vias: 2339
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0   869 
[NR-eGR]  Metal2   (2V)           807   991 
[NR-eGR]  Metal3   (3H)          4208   474 
[NR-eGR]  Metal4   (4V)          5313     5 
[NR-eGR]  Metal5   (5H)            10     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total        10338  2339 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 8402um
[NR-eGR] Total length: 10338um, number of vias: 2339
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 10338um, number of vias: 2339
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.24 sec, Real: 0.78 sec, Curr Mem: 1514.58 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.3 real=0:00:01.0)
      Routing using eGR only done.
Net route status summary:
  Clock:       107 (unrouted=0, trialRouted=0, noStatus=0, routed=107, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1957 (unrouted=38, trialRouted=1919, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=35, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.4 real=0:00:01.1)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'mcs4' of instances=2029 and nets=2064 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mcs4.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1514.582M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.2)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
        Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=106, i=0, icg=0, nicg=0, l=0, total=106
          misc counts      : r=1, pp=0
          cell areas       : b=219.906um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=219.906um^2
          cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
          sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.487pF, leaf=0.190pF, total=0.677pF
          wire lengths     : top=0.000um, trunk=7818.660um, leaf=2519.080um, total=10337.740um
          hp wire lengths  : top=0.000um, trunk=7528.330um, leaf=670.260um, total=8198.590um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=23, worst=[0.013ns, 0.007ns, 0.007ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.002ns, 0.002ns, ...]} avg=0.003ns sd=0.003ns sum=0.070ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.100ns count=100 avg=0.079ns sd=0.023ns min=0.004ns max=0.113ns {20 <= 0.060ns, 23 <= 0.080ns, 18 <= 0.090ns, 7 <= 0.095ns, 13 <= 0.100ns} {16 <= 0.105ns, 2 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Leaf  : target=0.100ns count=7 avg=0.100ns sd=0.003ns min=0.095ns max=0.102ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 3 <= 0.100ns} {4 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX16: 7 CLKBUFX6: 1 CLKBUFX3: 4 CLKBUFX2: 94 
        Primary reporting skew groups eGRPC initial state:
          skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.942, max=2.954, avg=2.950, sd=0.004], skew [0.012 vs 0.105], 100% {2.942, 2.954} (wid=1.012 ws=0.003) (gid=1.944 gs=0.011)
        Skew group summary eGRPC initial state:
          skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.942, max=2.954, avg=2.950, sd=0.004], skew [0.012 vs 0.105], 100% {2.942, 2.954} (wid=1.012 ws=0.003) (gid=1.944 gs=0.011)
          skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.942, max=2.954, avg=2.950, sd=0.004], skew [0.012 vs 0.105], 100% {2.942, 2.954} (wid=1.012 ws=0.003) (gid=1.944 gs=0.011)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
          
            Nodes to move:         11
            Processed:             11
            Moved (slew improved): 0
            Moved (slew fixed):    1
            Not moved:             10
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=106, i=0, icg=0, nicg=0, l=0, total=106
            misc counts      : r=1, pp=0
            cell areas       : b=219.906um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=219.906um^2
            cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
            sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.487pF, leaf=0.190pF, total=0.677pF
            wire lengths     : top=0.000um, trunk=7818.660um, leaf=2519.080um, total=10337.740um
            hp wire lengths  : top=0.000um, trunk=7521.490um, leaf=670.260um, total=8191.750um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Remaining Transition : {count=22, worst=[0.013ns, 0.007ns, 0.007ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.002ns, 0.002ns, 0.002ns, ...]} avg=0.003ns sd=0.003ns sum=0.066ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.100ns count=100 avg=0.079ns sd=0.023ns min=0.004ns max=0.113ns {20 <= 0.060ns, 22 <= 0.080ns, 20 <= 0.090ns, 7 <= 0.095ns, 13 <= 0.100ns} {15 <= 0.105ns, 2 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
            Leaf  : target=0.100ns count=7 avg=0.100ns sd=0.003ns min=0.095ns max=0.102ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 3 <= 0.100ns} {4 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUFX16: 7 CLKBUFX6: 1 CLKBUFX3: 4 CLKBUFX2: 94 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.942, max=2.957], skew [0.015 vs 0.105]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.942, max=2.957], skew [0.015 vs 0.105]
            skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.942, max=2.957], skew [0.015 vs 0.105]
          Legalizer API calls during this step: 34 succeeded with high effort: 34 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 39, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 62, numSkippedDueToCloseToSkewTarget = 6
          CCOpt-eGRPC Downsizing: considered: 39, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 39, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=106, i=0, icg=0, nicg=0, l=0, total=106
            misc counts      : r=1, pp=0
            cell areas       : b=219.906um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=219.906um^2
            cell capacitance : b=0.033pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.033pF
            sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.487pF, leaf=0.190pF, total=0.677pF
            wire lengths     : top=0.000um, trunk=7818.660um, leaf=2519.080um, total=10337.740um
            hp wire lengths  : top=0.000um, trunk=7521.490um, leaf=670.260um, total=8191.750um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Remaining Transition : {count=22, worst=[0.013ns, 0.007ns, 0.007ns, 0.004ns, 0.004ns, 0.004ns, 0.004ns, 0.002ns, 0.002ns, 0.002ns, ...]} avg=0.003ns sd=0.003ns sum=0.066ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.100ns count=100 avg=0.079ns sd=0.023ns min=0.004ns max=0.113ns {20 <= 0.060ns, 22 <= 0.080ns, 20 <= 0.090ns, 7 <= 0.095ns, 13 <= 0.100ns} {15 <= 0.105ns, 2 <= 0.110ns, 1 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
            Leaf  : target=0.100ns count=7 avg=0.100ns sd=0.003ns min=0.095ns max=0.102ns {0 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 3 <= 0.100ns} {4 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUFX16: 7 CLKBUFX6: 1 CLKBUFX3: 4 CLKBUFX2: 94 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.942, max=2.957], skew [0.015 vs 0.105]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.942, max=2.957], skew [0.015 vs 0.105]
            skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.942, max=2.957], skew [0.015 vs 0.105]
          Legalizer API calls during this step: 44 succeeded with high effort: 44 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.3 real=0:00:00.6)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 107, tested: 107, violation detected: 22, violation ignored (due to small violation): 10, cannot run: 0, attempted: 12, unsuccessful: 0, sized: 10
          
          PRO Statistics: Fix DRVs (cell sizing):
          =======================================
          
          Cell changes by Net Type:
          
          -----------------------------------------------------------------------------------------------------------------------------
          Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
          -----------------------------------------------------------------------------------------------------------------------------
          top                0                    0                    0            0                    0                    0
          trunk             10 [83.3%]            8 (80.0%)            0            0                    8 (80.0%)            2 (20.0%)
          leaf               2 [16.7%]            2 (100.0%)           0            0                    2 (100.0%)           0 (0.0%)
          -----------------------------------------------------------------------------------------------------------------------------
          Total             12 [100.0%]          10 (83.3%)            0            0                   10 (83.3%)            2 (16.7%)
          -----------------------------------------------------------------------------------------------------------------------------
          
          Upsized: 10, Downsized: 0, Sized but same area: 0, Unchanged: 2, Area change: 5.472um^2 (2.488%)
          Max. move: 3.472um (CTS_ccl_a_buf_00005 and 10 others), Min. move: 0.000um, Avg. move: 0.289um
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=106, i=0, icg=0, nicg=0, l=0, total=106
            misc counts      : r=1, pp=0
            cell areas       : b=225.378um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=225.378um^2
            cell capacitance : b=0.036pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.036pF
            sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.487pF, leaf=0.190pF, total=0.677pF
            wire lengths     : top=0.000um, trunk=7818.660um, leaf=2519.080um, total=10337.740um
            hp wire lengths  : top=0.000um, trunk=7524.310um, leaf=670.260um, total=8194.570um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Remaining Transition : {count=12, worst=[0.007ns, 0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, ...]} avg=0.002ns sd=0.002ns sum=0.024ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.100ns count=100 avg=0.077ns sd=0.021ns min=0.004ns max=0.107ns {20 <= 0.060ns, 29 <= 0.080ns, 21 <= 0.090ns, 6 <= 0.095ns, 14 <= 0.100ns} {9 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
            Leaf  : target=0.100ns count=7 avg=0.096ns sd=0.005ns min=0.088ns max=0.101ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 3 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUFX20: 2 CLKBUFX16: 5 CLKBUFX6: 1 CLKBUFX3: 12 CLKBUFX2: 86 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.880, max=2.943], skew [0.063 vs 0.105]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.880, max=2.943], skew [0.063 vs 0.105]
            skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.880, max=2.943], skew [0.063 vs 0.105]
          Legalizer API calls during this step: 48 succeeded with high effort: 48 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.4)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Moving clock insts towards fanout...
        Move to sink centre: considered=2, unsuccessful=0, alreadyClose=0, noImprovementFound=2, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
        Moving clock insts towards fanout done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=106, i=0, icg=0, nicg=0, l=0, total=106
          misc counts      : r=1, pp=0
          cell areas       : b=225.378um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=225.378um^2
          cell capacitance : b=0.036pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.036pF
          sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.487pF, leaf=0.190pF, total=0.677pF
          wire lengths     : top=0.000um, trunk=7820.745um, leaf=2519.080um, total=10339.825um
          hp wire lengths  : top=0.000um, trunk=7524.310um, leaf=670.260um, total=8194.570um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=12, worst=[0.007ns, 0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns, ...]} avg=0.002ns sd=0.002ns sum=0.024ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.100ns count=100 avg=0.077ns sd=0.021ns min=0.004ns max=0.107ns {20 <= 0.060ns, 29 <= 0.080ns, 21 <= 0.090ns, 6 <= 0.095ns, 14 <= 0.100ns} {9 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
          Leaf  : target=0.100ns count=7 avg=0.096ns sd=0.005ns min=0.088ns max=0.101ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 0 <= 0.095ns, 3 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX20: 2 CLKBUFX16: 5 CLKBUFX6: 1 CLKBUFX3: 12 CLKBUFX2: 86 
        Primary reporting skew groups before routing clock trees:
          skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.880, max=2.943, avg=2.909, sd=0.020], skew [0.063 vs 0.105], 100% {2.880, 2.943} (wid=1.011 ws=0.003) (gid=1.932 gs=0.061)
        Skew group summary before routing clock trees:
          skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.880, max=2.943, avg=2.909, sd=0.020], skew [0.063 vs 0.105], 100% {2.880, 2.943} (wid=1.011 ws=0.003) (gid=1.932 gs=0.061)
          skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.880, max=2.943, avg=2.909, sd=0.020], skew [0.063 vs 0.105], 100% {2.880, 2.943} (wid=1.011 ws=0.003) (gid=1.932 gs=0.061)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 106 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:02:48 mem=1552.8M) ***
Total net bbox length = 3.313e+04 (1.666e+04 1.647e+04) (ext = 1.964e+02)
Move report: Detail placement moves 59 insts, mean move: 0.94 um, max move: 3.51 um 
	Max move on inst (g24996__2802): (92.00, 135.47) --> (93.80, 133.76)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1552.8MB
Summary Report:
Instances move: 59 (out of 2029 movable)
Instances flipped: 0
Mean displacement: 0.94 um
Max displacement: 3.51 um (Instance: g24996__2802) (92, 135.47) -> (93.8, 133.76)
	Length: 11 sites, height: 1 rows, site name: CoreSite, cell type: AOI22X2
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 3.317e+04 (1.667e+04 1.650e+04) (ext = 1.964e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1552.8MB
*** Finished refinePlace (0:02:48 mem=1552.8M) ***
  ClockRefiner summary
  All clock instances: Moved 7, flipped 0 and cell swapped 0 (out of a total of 763).
  The largest move was 2 um for ram_0_ram1_ram_array_reg[15][1].
  Restoring pStatusCts on 106 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.3)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:01.8 real=0:00:03.5)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       107 (unrouted=0, trialRouted=0, noStatus=0, routed=107, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1957 (unrouted=38, trialRouted=1919, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=35, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 107 nets for routing of which 107 have one or more fixed wires.
(ccopt eGR): Start to route 107 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 906 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 906
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 2026 nets ( ignored 1919 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 107 clock nets ( 107 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 107
[NR-eGR] Rule id: 1  Nets: 0
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 107 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.018476e+04um
[NR-eGR] Create a new net group with 4 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 4 net(s) in layer range [3, 6]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.118340e+04um
[NR-eGR] Create a new net group with 4 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 4 net(s) in layer range [3, 8]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.218204e+04um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 10]
[NR-eGR] Layer group 4: route 3 net(s) in layer range [3, 10]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.317555e+04um
[NR-eGR] Create a new net group with 3 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 3 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.416564e+04um
[NR-eGR] Create a new net group with 3 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 3 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.615095e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   8022 
[NR-eGR]  Metal2   (2V)         15248  11882 
[NR-eGR]  Metal3   (3H)         19986    814 
[NR-eGR]  Metal4   (4V)          6392    101 
[NR-eGR]  Metal5   (5H)           641      2 
[NR-eGR]  Metal6   (6V)             2      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        42271  20821 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 33170um
[NR-eGR] Total length: 42271um, number of vias: 20821
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 10323um, number of vias: 2343
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0   869 
[NR-eGR]  Metal2   (2V)           793   993 
[NR-eGR]  Metal3   (3H)          4199   476 
[NR-eGR]  Metal4   (4V)          5321     5 
[NR-eGR]  Metal5   (5H)            10     0 
[NR-eGR]  Metal6   (6V)             0     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total        10323  2343 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 8396um
[NR-eGR] Total length: 10323um, number of vias: 2343
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 10323um, number of vias: 2343
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.21 sec, Real: 0.44 sec, Curr Mem: 1514.79 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.3 real=0:00:00.5)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 107 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
To increase the message display limit, refer to the product command reference manual.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=05/15 02:08:11, mem=1244.8M)

globalDetailRoute

#Start globalDetailRoute on Thu May 15 02:08:12 2025
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=107)
#num needed restored net=0
#need_extraction net=0 (total=2064)
#NanoRoute Version 21.12-s106_1 NR211128-2235/21_12-UB
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 107
#Total wire length = 10323 um.
#Total half perimeter of net bounding box = 8485 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 793 um.
#Total wire length on LAYER Metal3 = 4199 um.
#Total wire length on LAYER Metal4 = 5321 um.
#Total wire length on LAYER Metal5 = 10 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2343
#Up-Via Summary (total 2343):
#           
#-----------------------
# Metal1            869
# Metal2            993
# Metal3            476
# Metal4              5
#-----------------------
#                  2343 
#
#Start routing data preparation on Thu May 15 02:08:12 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 2055 nets.
#Voltage range [0.000 - 0.000] has 4 nets.
#Voltage range [0.900 - 1.320] has 5 nets.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1252.96 (MB), peak = 1288.11 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:09, elapsed time = 00:00:11, memory = 1261.61 (MB), peak = 1288.11 (MB)
#Data initialization: cpu:00:00:09, real:00:00:11, mem:1.2 GB, peak:1.3 GB
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#       18 ( 0         pin),     17 ( 1         pin),    821 ( 2         pin),
#      757 ( 3         pin),    106 ( 4         pin),    171 ( 5         pin),
#       33 ( 6         pin),     33 ( 7         pin),     14 ( 8         pin),
#       26 ( 9         pin),     47 (10-19      pin),      4 (20-29      pin),
#        1 (30-39      pin),      1 (60-69      pin),      9 (80-89      pin),
#        6 (90-99      pin),      0 (>=2000     pin).
#Total: 2064 nets, 107 (5.2%) fully global routed, 107 clocks,
#       107 nets have extra space, 107 nets have layer range,
#       107 nets have weight, 107 nets have avoid detour,
#       107 nets have priority.
#
#Nets in 1 layer range:
#   (Metal3, Metal4) :      107 ( 5.2%)
#
#107 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.3 GB
#
#Net length summary:
#Layer     H-Len   V-Len         Total       #Up-Via
#---------------------------------------------------
#Metal1        0       0       0(  0%)     869( 24%)
#Metal2        0     773     773(  7%)    2346( 63%)
#Metal3     4219       0    4219( 41%)     476( 13%)
#Metal4        0    5320    5320( 52%)       5(  0%)
#Metal5        9       0       9(  0%)       0(  0%)
#Metal6        0       0       0(  0%)       0(  0%)
#Metal7        0       0       0(  0%)       0(  0%)
#Metal8        0       0       0(  0%)       0(  0%)
#Metal9        0       0       0(  0%)       0(  0%)
#Metal10       0       0       0(  0%)       0(  0%)
#Metal11       0       0       0(  0%)       0(  0%)
#---------------------------------------------------
#           4229    6093   10322          3696      
#
#Net length and overlap summary:
#Layer     H-Len   V-Len         Total       #Up-Via      #Overlap    Overlap-Len       Trim-Len
#-----------------------------------------------------------------------------------------------
#Metal1        0       0       0(  0%)     869( 36%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal2        0     856     856(  8%)    1131( 47%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal3     4181       0    4181( 40%)     420( 17%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal4        0    5281    5281( 51%)       3(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal5        8       0       8(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal6        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal7        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal8        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal9        0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal10       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#Metal11       0       0       0(  0%)       0(  0%)       0(  0%)      0(  0.0%)      0(  0.0%)
#-----------------------------------------------------------------------------------------------
#           4189    6137   10326          2423             0            0              0        
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.31 (MB)
#Total memory = 1273.50 (MB)
#Peak memory = 1288.11 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:01, mem:1.2 GB, peak:1.3 GB
#
#Begin assignment summary ...
#
#  Total number of segments             = 1672
#  Total number of overlap segments     =    0 (  0.0%)
#  Total number of assigned segments    =  750 ( 44.9%)
#  Total number of shifted segments     =   21 (  1.3%)
#  Average movement of shifted segments =    4.14 tracks
#
#  Total number of overlaps             =    0
#  Total length of overlaps             =    0 um
#
#End assignment summary.
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 107
#Total wire length = 10144 um.
#Total half perimeter of net bounding box = 8485 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 673 um.
#Total wire length on LAYER Metal3 = 4181 um.
#Total wire length on LAYER Metal4 = 5281 um.
#Total wire length on LAYER Metal5 = 8 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2423
#Up-Via Summary (total 2423):
#           
#-----------------------
# Metal1            869
# Metal2           1131
# Metal3            420
# Metal4              3
#-----------------------
#                  2423 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:12
#Increased memory = 26.21 (MB)
#Total memory = 1271.99 (MB)
#Peak memory = 1288.11 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1281.34 (MB), peak = 1307.90 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 107
#Total wire length = 10433 um.
#Total half perimeter of net bounding box = 8485 um.
#Total wire length on LAYER Metal1 = 1 um.
#Total wire length on LAYER Metal2 = 366 um.
#Total wire length on LAYER Metal3 = 4425 um.
#Total wire length on LAYER Metal4 = 5635 um.
#Total wire length on LAYER Metal5 = 8 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 2378
#Up-Via Summary (total 2378):
#           
#-----------------------
# Metal1            869
# Metal2            849
# Metal3            657
# Metal4              3
#-----------------------
#                  2378 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 9.38 (MB)
#Total memory = 1281.36 (MB)
#Peak memory = 1307.90 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 9.38 (MB)
#Total memory = 1281.37 (MB)
#Peak memory = 1307.90 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:17
#Elapsed time = 00:00:19
#Increased memory = 41.87 (MB)
#Total memory = 1286.71 (MB)
#Peak memory = 1307.90 (MB)
#Number of warnings = 0
#Total number of warnings = 17
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu May 15 02:08:31 2025
#
% End globalDetailRoute (date=05/15 02:08:31, total cpu=0:00:17.2, real=0:00:19.0, peak res=1307.9M, current mem=1284.7M)
        NanoRoute done. (took cpu=0:00:17.2 real=0:00:19.4)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 107 net(s)
Set FIXED placed status on 106 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1545.46 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1150 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1150
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 107  Num Prerouted Wires = 2492
[NR-eGR] Read 2026 nets ( ignored 107 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0
[NR-eGR] Rule id: 1  Nets: 1919
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1919 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.046365e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   8022 
[NR-eGR]  Metal2   (2V)         14625  11657 
[NR-eGR]  Metal3   (3H)         18883   1307 
[NR-eGR]  Metal4   (4V)          6782    445 
[NR-eGR]  Metal5   (5H)          2033     42 
[NR-eGR]  Metal6   (6V)           159      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        42482  21473 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 33170um
[NR-eGR] Total length: 42482um, number of vias: 21473
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.16 sec, Real: 0.24 sec, Curr Mem: 1545.46 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.3)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       107 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=107, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1957 (unrouted=38, trialRouted=1919, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=35, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:17.8 real=0:00:20.4)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'mcs4' of instances=2029 and nets=2064 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mcs4.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1545.465M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
  Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=106, i=0, icg=0, nicg=0, l=0, total=106
    misc counts      : r=1, pp=0
    cell areas       : b=225.378um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=225.378um^2
    cell capacitance : b=0.036pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.036pF
    sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.482pF, leaf=0.188pF, total=0.670pF
    wire lengths     : top=0.000um, trunk=7798.265um, leaf=2635.050um, total=10433.315um
    hp wire lengths  : top=0.000um, trunk=7524.310um, leaf=670.260um, total=8194.570um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=10, worst=[0.006ns, 0.003ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.001ns, 0.000ns, 0.000ns]} avg=0.001ns sd=0.002ns sum=0.015ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.100ns count=100 avg=0.076ns sd=0.021ns min=0.004ns max=0.106ns {20 <= 0.060ns, 31 <= 0.080ns, 20 <= 0.090ns, 8 <= 0.095ns, 11 <= 0.100ns} {9 <= 0.105ns, 1 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
    Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.006ns min=0.086ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 4 <= 0.100ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX20: 2 CLKBUFX16: 5 CLKBUFX6: 1 CLKBUFX3: 12 CLKBUFX2: 86 
  Primary reporting skew groups after routing clock trees:
    skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.875, max=2.939, avg=2.902, sd=0.020], skew [0.065 vs 0.105], 100% {2.875, 2.939} (wid=1.011 ws=0.003) (gid=1.930 gs=0.063)
  Skew group summary after routing clock trees:
    skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.875, max=2.939, avg=2.902, sd=0.020], skew [0.065 vs 0.105], 100% {2.875, 2.939} (wid=1.011 ws=0.003) (gid=1.930 gs=0.063)
    skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.875, max=2.939, avg=2.902, sd=0.020], skew [0.065 vs 0.105], 100% {2.875, 2.939} (wid=1.011 ws=0.003) (gid=1.930 gs=0.063)
  CCOpt::Phase::Routing done. (took cpu=0:00:18.0 real=0:00:20.7)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 107, tested: 107, violation detected: 10, violation ignored (due to small violation): 0, cannot run: 0, attempted: 10, unsuccessful: 0, sized: 9
      
      PRO Statistics: Fix DRVs (initial upsizing):
      ============================================
      
      Cell changes by Net Type:
      
      ---------------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized             Downsized    Swapped Same Size    Total Changed       Not Sized
      ---------------------------------------------------------------------------------------------------------------------------
      top                0                    0                   0            0                    0                   0
      trunk             10 [100.0%]           9 (90.0%)           0            0                    9 (90.0%)           1 (10.0%)
      leaf               0                    0                   0            0                    0                   0
      ---------------------------------------------------------------------------------------------------------------------------
      Total             10 [100.0%]           9 (90.0%)           0            0                    9 (90.0%)           1 (10.0%)
      ---------------------------------------------------------------------------------------------------------------------------
      
      Upsized: 9, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 3.078um^2 (1.366%)
      Max. move: 0.200um (CTS_cdb_buf_00052 and 8 others), Min. move: 0.000um, Avg. move: 0.020um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=106, i=0, icg=0, nicg=0, l=0, total=106
        misc counts      : r=1, pp=0
        cell areas       : b=228.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=228.456um^2
        cell capacitance : b=0.037pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.037pF
        sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.482pF, leaf=0.188pF, total=0.670pF
        wire lengths     : top=0.000um, trunk=7798.265um, leaf=2635.050um, total=10433.315um
        hp wire lengths  : top=0.000um, trunk=7523.910um, leaf=670.260um, total=8194.170um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Remaining Transition : {count=2, worst=[0.002ns, 0.001ns]} avg=0.001ns sd=0.001ns sum=0.003ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.100ns count=100 avg=0.074ns sd=0.020ns min=0.004ns max=0.102ns {20 <= 0.060ns, 39 <= 0.080ns, 21 <= 0.090ns, 6 <= 0.095ns, 12 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
        Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.006ns min=0.086ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 4 <= 0.100ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUFX20: 2 CLKBUFX16: 5 CLKBUFX6: 1 CLKBUFX3: 21 CLKBUFX2: 77 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.804, max=2.908], skew [0.104 vs 0.105]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.804, max=2.908], skew [0.104 vs 0.105]
        skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.804, max=2.908], skew [0.104 vs 0.105]
      Legalizer API calls during this step: 80 succeeded with high effort: 80 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.2 real=0:00:00.3)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 2 fragments, 2 fraglets and 3 vertices; 32 variables and 78 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 107, tested: 107, violation detected: 2, violation ignored (due to small violation): 0, cannot run: 0, attempted: 2, unsuccessful: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              2 [100.0%]           0           0            0                    0 (0.0%)           2 (100.0%)
      leaf               0                    0           0            0                    0                  0
      -------------------------------------------------------------------------------------------------------------------
      Total              2 [100.0%]           0           0            0                    0 (0.0%)           2 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 2, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=106, i=0, icg=0, nicg=0, l=0, total=106
        misc counts      : r=1, pp=0
        cell areas       : b=228.456um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=228.456um^2
        cell capacitance : b=0.037pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.037pF
        sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.482pF, leaf=0.188pF, total=0.670pF
        wire lengths     : top=0.000um, trunk=7798.265um, leaf=2635.050um, total=10433.315um
        hp wire lengths  : top=0.000um, trunk=7523.910um, leaf=670.260um, total=8194.170um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Remaining Transition : {count=2, worst=[0.002ns, 0.001ns]} avg=0.001ns sd=0.001ns sum=0.003ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.100ns count=100 avg=0.074ns sd=0.020ns min=0.004ns max=0.102ns {20 <= 0.060ns, 39 <= 0.080ns, 21 <= 0.090ns, 6 <= 0.095ns, 12 <= 0.100ns} {2 <= 0.105ns, 0 <= 0.110ns, 0 <= 0.120ns, 0 <= 0.150ns, 0 > 0.150ns}
        Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.006ns min=0.086ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 4 <= 0.100ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUFX20: 2 CLKBUFX16: 5 CLKBUFX6: 1 CLKBUFX3: 21 CLKBUFX2: 77 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.804, max=2.908], skew [0.104 vs 0.105]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.804, max=2.908], skew [0.104 vs 0.105]
        skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.804, max=2.908], skew [0.104 vs 0.105]
      Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 2 buffers and inverters.
    success count. Default: 0, QS: 2, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 107, nets tested: 107, nets violation detected: 2, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 2, nets unsuccessful: 0, buffered: 2
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=108, i=0, icg=0, nicg=0, l=0, total=108
      misc counts      : r=1, pp=0
      cell areas       : b=232.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=232.560um^2
      cell capacitance : b=0.038pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.038pF
      sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.484pF, leaf=0.188pF, total=0.671pF
      wire lengths     : top=0.000um, trunk=7798.265um, leaf=2635.050um, total=10433.315um
      hp wire lengths  : top=0.000um, trunk=7529.110um, leaf=670.260um, total=8199.370um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.100ns count=102 avg=0.072ns sd=0.020ns min=0.004ns max=0.100ns {22 <= 0.060ns, 42 <= 0.080ns, 20 <= 0.090ns, 6 <= 0.095ns, 12 <= 0.100ns}
      Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.006ns min=0.086ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 4 <= 0.100ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUFX20: 2 CLKBUFX16: 5 CLKBUFX6: 1 CLKBUFX3: 23 CLKBUFX2: 77 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.805, max=2.908, avg=2.870, sd=0.037], skew [0.103 vs 0.105], 100% {2.805, 2.908} (wid=1.011 ws=0.003) (gid=1.898 gs=0.104)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.805, max=2.908, avg=2.870, sd=0.037], skew [0.103 vs 0.105], 100% {2.805, 2.908} (wid=1.011 ws=0.003) (gid=1.898 gs=0.104)
      skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.805, max=2.908, avg=2.870, sd=0.037], skew [0.103 vs 0.105], 100% {2.805, 2.908} (wid=1.011 ws=0.003) (gid=1.898 gs=0.104)
    Buffering to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      PRO Statistics: Fix Skew (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=108, i=0, icg=0, nicg=0, l=0, total=108
        misc counts      : r=1, pp=0
        cell areas       : b=232.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=232.560um^2
        cell capacitance : b=0.038pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.038pF
        sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.484pF, leaf=0.188pF, total=0.671pF
        wire lengths     : top=0.000um, trunk=7798.265um, leaf=2635.050um, total=10433.315um
        hp wire lengths  : top=0.000um, trunk=7529.110um, leaf=670.260um, total=8199.370um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.100ns count=102 avg=0.072ns sd=0.020ns min=0.004ns max=0.100ns {22 <= 0.060ns, 42 <= 0.080ns, 20 <= 0.090ns, 6 <= 0.095ns, 12 <= 0.100ns}
        Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.006ns min=0.086ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 4 <= 0.100ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUFX20: 2 CLKBUFX16: 5 CLKBUFX6: 1 CLKBUFX3: 23 CLKBUFX2: 77 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.805, max=2.908, avg=2.870, sd=0.037], skew [0.103 vs 0.105], 100% {2.805, 2.908} (wid=1.011 ws=0.003) (gid=1.898 gs=0.104)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.805, max=2.908, avg=2.870, sd=0.037], skew [0.103 vs 0.105], 100% {2.805, 2.908} (wid=1.011 ws=0.003) (gid=1.898 gs=0.104)
        skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.805, max=2.908, avg=2.870, sd=0.037], skew [0.103 vs 0.105], 100% {2.805, 2.908} (wid=1.011 ws=0.003) (gid=1.898 gs=0.104)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.1)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - ClockRefiner...
    Soft fixed 108 clock instances.
    Performing Single Pass Refine Place.
*** Starting refinePlace (0:03:06 mem=1545.7M) ***
Total net bbox length = 3.318e+04 (1.668e+04 1.650e+04) (ext = 1.964e+02)
Move report: Detail placement moves 6 insts, mean move: 0.45 um, max move: 1.71 um 
	Max move on inst (g32427__1666): (169.60, 39.71) --> (169.60, 38.00)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1548.7MB
Summary Report:
Instances move: 6 (out of 2031 movable)
Instances flipped: 0
Mean displacement: 0.45 um
Max displacement: 1.71 um (Instance: g32427__1666) (169.6, 39.71) -> (169.6, 38)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NAND2X1
	Violation at original loc: Placement Blockage Violation
Total net bbox length = 3.317e+04 (1.668e+04 1.649e+04) (ext = 1.964e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 1548.7MB
*** Finished refinePlace (0:03:07 mem=1548.7M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 765).
    Restoring pStatusCts on 108 clock instances.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.5)
  PostConditioning done.
Net route status summary:
  Clock:       109 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=109, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1957 (unrouted=38, trialRouted=1919, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=35, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
  Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=108, i=0, icg=0, nicg=0, l=0, total=108
    misc counts      : r=1, pp=0
    cell areas       : b=232.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=232.560um^2
    cell capacitance : b=0.038pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.038pF
    sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.484pF, leaf=0.188pF, total=0.671pF
    wire lengths     : top=0.000um, trunk=7815.990um, leaf=2635.050um, total=10451.040um
    hp wire lengths  : top=0.000um, trunk=7529.110um, leaf=670.260um, total=8199.370um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.100ns count=102 avg=0.072ns sd=0.020ns min=0.004ns max=0.100ns {22 <= 0.060ns, 42 <= 0.080ns, 20 <= 0.090ns, 6 <= 0.095ns, 12 <= 0.100ns}
    Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.006ns min=0.086ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 4 <= 0.100ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUFX20: 2 CLKBUFX16: 5 CLKBUFX6: 1 CLKBUFX3: 23 CLKBUFX2: 77 
  Primary reporting skew groups after post-conditioning:
    skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.805, max=2.908, avg=2.870, sd=0.037], skew [0.103 vs 0.105], 100% {2.805, 2.908} (wid=1.011 ws=0.003) (gid=1.898 gs=0.104)
  Skew group summary after post-conditioning:
    skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.805, max=2.908, avg=2.870, sd=0.037], skew [0.103 vs 0.105], 100% {2.805, 2.908} (wid=1.011 ws=0.003) (gid=1.898 gs=0.104)
    skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.805, max=2.908, avg=2.870, sd=0.037], skew [0.103 vs 0.105], 100% {2.805, 2.908} (wid=1.011 ws=0.003) (gid=1.898 gs=0.104)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.9 real=0:00:01.7)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------------
  Cell type                     Count    Area       Capacitance
  -------------------------------------------------------------
  Buffers                        108     232.560       0.038
  Inverters                        0       0.000       0.000
  Integrated Clock Gates           0       0.000       0.000
  Non-Integrated Clock Gates       0       0.000       0.000
  Clock Logic                      0       0.000       0.000
  All                            108     232.560       0.038
  -------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      7815.990
  Leaf       2635.050
  Total     10451.040
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       7529.110
  Leaf         670.260
  Total       8199.370
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.038    0.484    0.522
  Leaf     0.138    0.188    0.326
  Total    0.176    0.671    0.847
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
   657     0.138     0.000       0.000      0.000    0.000
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                  Over Target
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.100      102      0.072       0.020      0.004    0.100    {22 <= 0.060ns, 42 <= 0.080ns, 20 <= 0.090ns, 6 <= 0.095ns, 12 <= 0.100ns}         -
  Leaf        0.100        7      0.095       0.006      0.086    0.100    {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 4 <= 0.100ns}             -
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ------------------------------------------
  Name         Type      Inst     Inst Area 
                         Count    (um^2)
  ------------------------------------------
  CLKBUFX20    buffer      2        16.416
  CLKBUFX16    buffer      5        34.200
  CLKBUFX6     buffer      1         3.078
  CLKBUFX3     buffer     23        47.196
  CLKBUFX2     buffer     77       131.670
  ------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                 Skew Group                  Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  DelayCorner_WC:both.late    My_CLK/ConstraintMode_BC    2.805     2.908     0.103       0.105         0.003           0.002           2.870        0.037     100% {2.805, 2.908}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                 Skew Group                  Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  DelayCorner_WC:both.late    My_CLK/ConstraintMode_BC    2.805     2.908     0.103       0.105         0.003           0.002           2.870        0.037     100% {2.805, 2.908}
  DelayCorner_WC:both.late    My_CLK/ConstraintMode_WC    2.805     2.908     0.103       0.105         0.003           0.002           2.870        0.037     100% {2.805, 2.908}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1611.78)
Total number of fetched objects 2045
Total number of fetched objects 2045
End delay calculation. (MEM=1646.66 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1646.66 CPU=0:00:00.6 REAL=0:00:00.0)
	Clock: My_CLK, View: AnalysisView_WC, Ideal Latency: 2, Propagated Latency: 1.86718
	 Executing: set_clock_latency -source -early -min -rise 1.13282 [get_pins sysclk]
	Clock: My_CLK, View: AnalysisView_WC, Ideal Latency: 2, Propagated Latency: 1.86718
	 Executing: set_clock_latency -source -late -min -rise 1.13282 [get_pins sysclk]
	Clock: My_CLK, View: AnalysisView_WC, Ideal Latency: 1.5, Propagated Latency: 1.88286
	 Executing: set_clock_latency -source -early -min -fall 0.36714 [get_pins sysclk]
	Clock: My_CLK, View: AnalysisView_WC, Ideal Latency: 1.5, Propagated Latency: 1.88286
	 Executing: set_clock_latency -source -late -min -fall 0.36714 [get_pins sysclk]
	Clock: My_CLK, View: AnalysisView_WC, Ideal Latency: 2, Propagated Latency: 1.86718
	 Executing: set_clock_latency -source -early -max -rise 1.13282 [get_pins sysclk]
	Clock: My_CLK, View: AnalysisView_WC, Ideal Latency: 2, Propagated Latency: 1.86718
	 Executing: set_clock_latency -source -late -max -rise 1.13282 [get_pins sysclk]
	Clock: My_CLK, View: AnalysisView_WC, Ideal Latency: 1.5, Propagated Latency: 1.88286
	 Executing: set_clock_latency -source -early -max -fall 0.36714 [get_pins sysclk]
	Clock: My_CLK, View: AnalysisView_WC, Ideal Latency: 1.5, Propagated Latency: 1.88286
	 Executing: set_clock_latency -source -late -max -fall 0.36714 [get_pins sysclk]
	Clock: My_CLK, View: AnalysisView_BC, Ideal Latency: 2.4, Propagated Latency: 0.36006
	 Executing: set_clock_latency -source -early -min -rise 3.23994 [get_pins sysclk]
	Clock: My_CLK, View: AnalysisView_BC, Ideal Latency: 2.4, Propagated Latency: 0.36006
	 Executing: set_clock_latency -source -late -min -rise 3.23994 [get_pins sysclk]
	Clock: My_CLK, View: AnalysisView_BC, Ideal Latency: 1.8, Propagated Latency: 0.380554
	 Executing: set_clock_latency -source -early -min -fall 2.31945 [get_pins sysclk]
	Clock: My_CLK, View: AnalysisView_BC, Ideal Latency: 1.8, Propagated Latency: 0.380554
	 Executing: set_clock_latency -source -late -min -fall 2.31945 [get_pins sysclk]
	Clock: My_CLK, View: AnalysisView_BC, Ideal Latency: 2.4, Propagated Latency: 0.36006
	 Executing: set_clock_latency -source -early -max -rise 3.23994 [get_pins sysclk]
	Clock: My_CLK, View: AnalysisView_BC, Ideal Latency: 2.4, Propagated Latency: 0.36006
	 Executing: set_clock_latency -source -late -max -rise 3.23994 [get_pins sysclk]
	Clock: My_CLK, View: AnalysisView_BC, Ideal Latency: 1.8, Propagated Latency: 0.380554
	 Executing: set_clock_latency -source -early -max -fall 2.31945 [get_pins sysclk]
	Clock: My_CLK, View: AnalysisView_BC, Ideal Latency: 1.8, Propagated Latency: 0.380554
	 Executing: set_clock_latency -source -late -max -fall 2.31945 [get_pins sysclk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:01.2 real=0:00:01.4)
Clock DAG stats after update timingGraph:
  cell counts      : b=108, i=0, icg=0, nicg=0, l=0, total=108
  misc counts      : r=1, pp=0
  cell areas       : b=232.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=232.560um^2
  cell capacitance : b=0.038pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.038pF
  sink capacitance : count=657, total=0.138pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.484pF, leaf=0.188pF, total=0.671pF
  wire lengths     : top=0.000um, trunk=7815.990um, leaf=2635.050um, total=10451.040um
  hp wire lengths  : top=0.000um, trunk=7529.110um, leaf=670.260um, total=8199.370um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.100ns count=102 avg=0.072ns sd=0.020ns min=0.004ns max=0.100ns {22 <= 0.060ns, 42 <= 0.080ns, 20 <= 0.090ns, 6 <= 0.095ns, 12 <= 0.100ns}
  Leaf  : target=0.100ns count=7 avg=0.095ns sd=0.006ns min=0.086ns max=0.100ns {0 <= 0.060ns, 0 <= 0.080ns, 2 <= 0.090ns, 1 <= 0.095ns, 4 <= 0.100ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX20: 2 CLKBUFX16: 5 CLKBUFX6: 1 CLKBUFX3: 23 CLKBUFX2: 77 
Primary reporting skew groups after update timingGraph:
  skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.805, max=2.908, avg=2.870, sd=0.037], skew [0.103 vs 0.105], 100% {2.805, 2.908} (wid=1.011 ws=0.003) (gid=1.898 gs=0.104)
Skew group summary after update timingGraph:
  skew_group My_CLK/ConstraintMode_BC: insertion delay [min=2.805, max=2.908, avg=2.870, sd=0.037], skew [0.103 vs 0.105], 100% {2.805, 2.908} (wid=1.011 ws=0.003) (gid=1.898 gs=0.104)
  skew_group My_CLK/ConstraintMode_WC: insertion delay [min=2.805, max=2.908, avg=2.870, sd=0.037], skew [0.103 vs 0.105], 100% {2.805, 2.908} (wid=1.011 ws=0.003) (gid=1.898 gs=0.104)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:01.2 real=0:00:01.5)
Runtime done. (took cpu=0:00:58.6 real=0:01:09)
Runtime Summary
===============
Clock Runtime:  (62%) Core CTS          43.59 (Init 2.71, Construction 1.84, Implementation 34.84, eGRPC 2.03, PostConditioning 1.11, Other 1.06)
Clock Runtime:  (33%) CTS services      23.06 (RefinePlace 1.33, EarlyGlobalClock 1.86, NanoRoute 19.41, ExtractRC 0.46, TimingAnalysis 0.00)
Clock Runtime:   (3%) Other CTS          2.63 (Init 0.58, CongRepair/EGR-DP 0.66, TimingUpdate 1.40, Other 0.00)
Clock Runtime: (100%) Total             69.29

Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1281.8M, totSessionCpu=0:03:08 **
GigaOpt running with 1 threads.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
*** InitOpt #1 [begin] : totSession cpu/real = 0:03:08.2/0:16:54.6 (0.2), mem = 1527.8M
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1314.9M, totSessionCpu=0:03:10 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1545.8M)

Footprint cell information for calculating maxBufDist
*info: There are 10 candidate Buffer cells
*info: There are 12 candidate Inverter cells

Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1770.22)
Total number of fetched objects 2045
Total number of fetched objects 2045
End delay calculation. (MEM=1774.22 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1774.22 CPU=0:00:01.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:03:13 mem=1774.2M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 46.015  | 46.015  | 47.196  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      4 (4)       |   -0.008   |     14 (14)      |
|   max_tran     |     10 (489)     |   -0.979   |     11 (496)     |
|   max_fanout   |     17 (17)      |     0      |     24 (24)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 28.658%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:06, mem = 1456.0M, totSessionCpu=0:03:13 **
*** InitOpt #1 [finish] : cpu/real = 0:00:05.3/0:00:05.7 (0.9), totSession cpu/real = 0:03:13.5/0:17:00.3 (0.2), mem = 1691.5M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] : totSession cpu/real = 0:03:13.7/0:17:00.5 (0.2), mem = 1691.5M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        109 | default  |
+---------------+------------+----------+
*** CongRefineRouteType #1 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.4), totSession cpu/real = 0:03:13.7/0:17:00.5 (0.2), mem = 1691.5M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 1691.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1691.5M) ***
*** Starting optimizing excluded clock nets MEM= 1691.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1691.5M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] : totSession cpu/real = 0:03:13.7/0:17:00.6 (0.2), mem = 1691.5M
Info: 109 nets with fixed/cover wires excluded.
Info: 109 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] : cpu/real = 0:00:00.4/0:00:00.5 (0.9), totSession cpu/real = 0:03:14.1/0:17:01.0 (0.2), mem = 1691.6M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] : totSession cpu/real = 0:03:14.2/0:17:01.2 (0.2), mem = 1707.6M
Info: 109 nets with fixed/cover wires excluded.
Info: 109 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    19|   845|    -1.03|     4|     8|    -0.00|    17|    17|     0|     0|    46.02|     0.00|       0|       0|       0| 28.66%|          |         |
|     2|    16|    -1.00|     4|     8|    -0.00|    23|    23|     0|     0|    46.50|     0.00|      21|       6|       8| 28.81%| 0:00:01.0|  1865.8M|
|     2|    16|    -1.00|     4|     8|    -0.00|    23|    23|     0|     0|    46.50|     0.00|       0|       0|       0| 28.81%| 0:00:00.0|  1865.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        109 | default  |
+---------------+------------+----------+


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 6 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     6 net(s): Could not be fixed because it is multi driver net.


*** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1865.8M) ***

*** Starting refinePlace (0:03:17 mem=1814.8M) ***
Total net bbox length = 3.400e+04 (1.700e+04 1.701e+04) (ext = 1.279e+02)
Move report: Detail placement moves 32 insts, mean move: 1.10 um, max move: 3.42 um 
	Max move on inst (FE_OFC15_p_out_0): (175.20, 85.88) --> (175.20, 82.46)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1817.8MB
Summary Report:
Instances move: 32 (out of 1950 movable)
Instances flipped: 0
Mean displacement: 1.10 um
Max displacement: 3.42 um (Instance: FE_OFC15_p_out_0) (175.2, 85.88) -> (175.2, 82.46)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Total net bbox length = 3.401e+04 (1.700e+04 1.701e+04) (ext = 1.301e+02)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1817.8MB
*** Finished refinePlace (0:03:17 mem=1817.8M) ***
*** maximum move = 3.42 um ***
*** Finished re-routing un-routed nets (1814.8M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1814.8M) ***
*** DrvOpt #2 [finish] : cpu/real = 0:00:03.1/0:00:03.6 (0.9), totSession cpu/real = 0:03:17.3/0:17:04.8 (0.2), mem = 1729.8M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1468.7M, totSessionCpu=0:03:17 **

Optimization is working on the following views:
  Setup views: AnalysisView_WC 
  Hold  views: AnalysisView_WC 
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 109 nets with fixed/cover wires excluded.
Info: 109 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] : totSession cpu/real = 0:03:17.5/0:17:05.1 (0.2), mem = 1767.9M
*info: 109 clock nets excluded
*info: 10 multi-driver nets excluded.
*info: 16 no-driver nets excluded.
*info: 109 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |  Worst View   |Pathgroup|                  End Point                   |
+--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------+
|   0.000|   0.000|   28.81%|   0:00:00.0| 1787.0M|AnalysisView_WC|       NA| NA                                           |
+--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1787.0M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1787.0M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        109 | default  |
+---------------+------------+----------+
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] : cpu/real = 0:00:01.8/0:00:01.9 (0.9), totSession cpu/real = 0:03:19.3/0:17:07.0 (0.2), mem = 1727.9M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 109 nets with fixed/cover wires excluded.
Info: 109 clock nets excluded from IPO operation.
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] : totSession cpu/real = 0:03:19.4/0:17:07.2 (0.2), mem = 1723.9M
Info: 109 nets with fixed/cover wires excluded.
Info: 109 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2|    16|    -1.00|     4|     4|    -0.00|    23|    23|     0|     0|    46.50|     0.00|       0|       0|       0| 28.81%|          |         |
|     2|    16|    -1.00|     4|     4|    -0.00|    23|    23|     0|     0|    46.50|     0.00|       0|       0|       0| 28.81%| 0:00:00.0|  1813.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        109 | default  |
+---------------+------------+----------+


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 6 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     6 net(s): Could not be fixed because it is multi driver net.


*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1813.8M) ***

*** DrvOpt #3 [finish] : cpu/real = 0:00:01.4/0:00:01.6 (0.9), totSession cpu/real = 0:03:20.8/0:17:08.9 (0.2), mem = 1733.7M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=1733.7M)
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 46.497  | 46.497  | 47.676  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.001   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (7)       |
|   max_fanout   |     23 (23)      |     0      |     30 (30)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 28.812%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:15, mem = 1471.7M, totSessionCpu=0:03:21 **

Active setup views:
 AnalysisView_WC
  Dominating endpoints: 0
  Dominating TNS: -0.000

Info: 109 nets with fixed/cover wires excluded.
Info: 109 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] : totSession cpu/real = 0:03:21.3/0:17:09.5 (0.2), mem = 1785.2M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 28.81
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   28.81%|        -|   0.000|   0.000|   0:00:00.0| 1791.3M|
|   28.60%|       75|   0.000|   0.000|   0:00:04.0| 1865.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 28.60
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        109 | default  |
+---------------+------------+----------+
End: Core Area Reclaim Optimization (cpu = 0:00:04.1) (real = 0:00:05.0) **
*** AreaOpt #1 [finish] : cpu/real = 0:00:04.1/0:00:04.7 (0.9), totSession cpu/real = 0:03:25.3/0:17:14.3 (0.2), mem = 1865.6M
End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:05, mem=1748.50M, totSessionCpu=0:03:25).
Info: 109 nets with fixed/cover wires excluded.
Info: 109 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] : totSession cpu/real = 0:03:25.5/0:17:14.5 (0.2), mem = 1805.7M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 28.60
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   28.60%|        -|   0.083|   0.000|   0:00:00.0| 1805.7M|
|   28.60%|        0|   0.083|   0.000|   0:00:01.0| 1805.7M|
|   28.60%|        0|   0.083|   0.000|   0:00:00.0| 1805.7M|
|   28.60%|        0|   0.083|   0.000|   0:00:00.0| 1805.7M|
|   26.81%|      379|   0.083|   0.000|   0:00:01.0| 1829.3M|
|   26.63%|       55|   0.083|   0.000|   0:00:01.0| 1829.3M|
|   26.62%|        3|   0.083|   0.000|   0:00:00.0| 1829.3M|
|   26.62%|        0|   0.083|   0.000|   0:00:00.0| 1829.3M|
|   26.62%|        0|   0.083|   0.000|   0:00:00.0| 1829.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 26.62
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        109 | default  |
+---------------+------------+----------+
End: Core Area Reclaim Optimization (cpu = 0:00:02.6) (real = 0:00:03.0) **
*** Starting refinePlace (0:03:28 mem=1829.3M) ***
Total net bbox length = 3.383e+04 (1.687e+04 1.696e+04) (ext = 1.333e+02)
Move report: Detail placement moves 79 insts, mean move: 0.77 um, max move: 4.60 um 
	Max move on inst (FE_OFC92_n_953): (122.20, 161.12) --> (126.80, 161.12)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1833.4MB
Summary Report:
Instances move: 79 (out of 1949 movable)
Instances flipped: 0
Mean displacement: 0.77 um
Max displacement: 4.60 um (Instance: FE_OFC92_n_953) (122.2, 161.12) -> (126.8, 161.12)
	Length: 9 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX6
Total net bbox length = 3.385e+04 (1.688e+04 1.697e+04) (ext = 1.333e+02)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1833.4MB
*** Finished refinePlace (0:03:28 mem=1833.4M) ***
*** maximum move = 4.60 um ***
*** Finished re-routing un-routed nets (1830.4M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1830.4M) ***
*** AreaOpt #2 [finish] : cpu/real = 0:00:03.0/0:00:03.7 (0.8), totSession cpu/real = 0:03:28.5/0:17:18.2 (0.2), mem = 1830.4M
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:04, mem=1749.31M, totSessionCpu=0:03:28).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:03:29 mem=1749.3M) ***
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Timing cost in AAE based: 75.3981989995227195
Move report: Detail placement moves 787 insts, mean move: 2.57 um, max move: 20.42 um 
	Max move on inst (g33884): (151.60, 73.91) --> (134.60, 70.49)
	Runtime: CPU: 0:00:03.1 REAL: 0:00:04.0 MEM: 1752.4MB
Summary Report:
Instances move: 787 (out of 1949 movable)
Instances flipped: 0
Mean displacement: 2.57 um
Max displacement: 20.42 um (Instance: g33884) (151.6, 73.91) -> (134.6, 70.49)
	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: INVX3
Runtime: CPU: 0:00:03.2 REAL: 0:00:04.0 MEM: 1752.4MB
*** Finished refinePlace (0:03:32 mem=1752.4M) ***
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1150 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1150
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 104  Num Prerouted Wires = 1323
[NR-eGR] Read 2054 nets ( ignored 104 )
[NR-eGR] There are 5 clock nets ( 5 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1945
[NR-eGR] Rule id: 1  Nets: 5
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 5 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.696320e+03um
[NR-eGR] Layer group 2: route 1945 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.132378e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         3( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   8078 
[NR-eGR]  Metal2   (2V)         13818  11337 
[NR-eGR]  Metal3   (3H)         18550   1674 
[NR-eGR]  Metal4   (4V)          7159    428 
[NR-eGR]  Metal5   (5H)          1810     47 
[NR-eGR]  Metal6   (6V)           138      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        41474  21564 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 33207um
[NR-eGR] Total length: 41474um, number of vias: 21564
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 1799um, number of vias: 1639
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.29 sec, Real: 0.37 sec, Curr Mem: 1710.36 MB )
Extraction called for design 'mcs4' of instances=2057 and nets=2092 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mcs4.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1710.359M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] : totSession cpu/real = 0:03:32.4/0:17:23.3 (0.2), mem = 1729.4M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        109 | default  |
+---------------+------------+----------+
*** CongRefineRouteType #2 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.8), totSession cpu/real = 0:03:32.4/0:17:23.3 (0.2), mem = 1729.4M
End: GigaOpt Route Type Constraints Refinement
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1719.44)
Total number of fetched objects 2071
End delay calculation. (MEM=1747.87 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1747.87 CPU=0:00:00.6 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] : totSession cpu/real = 0:03:33.3/0:17:24.4 (0.2), mem = 1747.9M
Info: 104 nets with fixed/cover wires excluded.
Info: 109 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2|    16|    -1.04|     4|     4|    -0.00|    24|    24|     0|     0|    46.40|     0.00|       0|       0|       0| 26.62%|          |         |
|     2|    16|    -1.04|     4|     4|    -0.00|    25|    25|     0|     0|    46.40|     0.00|       2|       0|       2| 26.63%| 0:00:01.0|  1820.8M|
|     2|    16|    -1.04|     4|     4|    -0.00|    25|    25|     0|     0|    46.40|     0.00|       0|       0|       0| 26.63%| 0:00:00.0|  1820.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        109 | default  |
+---------------+------------+----------+


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 6 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     6 net(s): Could not be fixed because it is multi driver net.


*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=1820.8M) ***

*** DrvOpt #4 [finish] : cpu/real = 0:00:00.9/0:00:01.1 (0.8), totSession cpu/real = 0:03:34.2/0:17:25.5 (0.2), mem = 1736.7M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:03:34 mem=1736.7M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 45.803%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1736.7M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 4 insts, mean move: 0.58 um, max move: 1.71 um 
	Max move on inst (g24791__6260): (146.20, 116.66) --> (146.20, 118.37)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1739.8MB
Summary Report:
Instances move: 4 (out of 1951 movable)
Instances flipped: 0
Mean displacement: 0.58 um
Max displacement: 1.71 um (Instance: g24791__6260) (146.2, 116.66) -> (146.2, 118.37)
	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: AND2X1
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1739.8MB
*** Finished refinePlace (0:03:34 mem=1739.8M) ***
Register exp ratio and priority group on 0 nets on 2069 nets : 

Active setup views:
 AnalysisView_WC
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'mcs4' of instances=2059 and nets=2094 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mcs4.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1699.926M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1708.21)
Total number of fetched objects 2073
End delay calculation. (MEM=1749.17 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1749.17 CPU=0:00:00.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:03:36 mem=1749.2M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:28, real = 0:00:33, mem = 1484.2M, totSessionCpu=0:03:36 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 46.401  | 46.401  | 47.654  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.001   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (7)       |
|   max_fanout   |     25 (25)      |    -60     |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 26.629%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:28, real = 0:00:36, mem = 1484.9M, totSessionCpu=0:03:36 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
*** Message Summary: 3 warning(s), 0 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:01:27.1/0:01:45.4 (0.8), totSession cpu/real = 0:03:36.6/0:17:30.4 (0.2), mem = 1722.6M
#% End ccopt_design (date=05/15 02:09:11, total cpu=0:01:27, real=0:01:46, peak res=1531.8M, current mem=1374.1M)
# suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
# puts "\n--- Post-CTS Timing Analysis ---"
# timeDesign -postCTS -prefix postCTS_setup
<CMD> timeDesign -postCTS -prefix postCTS_setup
*** timeDesign #3 [begin] : totSession cpu/real = 0:03:38.0/0:17:48.2 (0.2), mem = 1622.6M
Start to check current routing status for nets...
Early Global Route is going to be called for routing.
End to check current routing status for nets (mem=1618.6M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1150 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1150
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 2043  Num Prerouted Wires = 25486
[NR-eGR] Read 2056 nets ( ignored 2043 )
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 12
[NR-eGR] Rule id: 1  Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.317400e+02um
[NR-eGR] Layer group 2: route 12 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.504800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   8082 
[NR-eGR]  Metal2   (2V)         13786  11340 
[NR-eGR]  Metal3   (3H)         18543   1721 
[NR-eGR]  Metal4   (4V)          7193    418 
[NR-eGR]  Metal5   (5H)          1782     49 
[NR-eGR]  Metal6   (6V)           138      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        41442  21610 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 33357um
[NR-eGR] Total length: 41442um, number of vias: 21610
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 348um, number of vias: 335
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.15 sec, Real: 0.31 sec, Curr Mem: 1600.64 MB )
Extraction called for design 'mcs4' of instances=2059 and nets=2094 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mcs4.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1580.641M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1590.94)
Total number of fetched objects 2073
End delay calculation. (MEM=1647.9 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1647.9 CPU=0:00:00.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:03:39 mem=1647.9M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 46.400  | 46.400  | 47.654  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.001   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (7)       |
|   max_fanout   |     25 (25)      |    -60     |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 26.629%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.8 sec
Total Real time: 6.0 sec
Total Memory Usage: 1617.3125 Mbytes
*** timeDesign #3 [finish] : cpu/real = 0:00:01.8/0:00:06.0 (0.3), totSession cpu/real = 0:03:39.7/0:17:54.2 (0.2), mem = 1617.3M
# timeDesign -postCTS -prefix postCTS_hold -hold
<CMD> timeDesign -postCTS -prefix postCTS_hold -hold
*** timeDesign #4 [begin] : totSession cpu/real = 0:03:39.8/0:17:54.2 (0.2), mem = 1617.3M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1582.3M)
*** Enable all active views. ***
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1592.6)
Total number of fetched objects 2073
Total number of fetched objects 2073
End delay calculation. (MEM=1649.56 CPU=0:00:01.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1649.56 CPU=0:00:01.3 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:02.0 totSessionCpu=0:03:42 mem=1649.6M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.262  | -0.262  |  0.250  |
|           TNS (ns):|-367.205 |-367.205 |  0.000  |
|    Violating Paths:|  1820   |  1820   |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

Density: 26.629%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 2.43 sec
Total Real time: 3.0 sec
Total Memory Usage: 1568.546875 Mbytes
*** timeDesign #4 [finish] : cpu/real = 0:00:02.4/0:00:03.6 (0.7), totSession cpu/real = 0:03:42.2/0:17:57.8 (0.2), mem = 1568.5M
# suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
# report_ccopt_clock_trees -file ${OUTPUT_DIR}/reports/clock_trees.rpt
<CMD> report_ccopt_clock_trees -file outputs/reports/clock_trees.rpt
Ignoring AAE DB Resetting ...
Updating timing graph...
  
  Leaving CCOpt scope - BuildTimeGraph...
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1576.84)
Total number of fetched objects 2073
Total number of fetched objects 2073
End delay calculation. (MEM=1654.66 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1654.66 CPU=0:00:01.0 REAL=0:00:01.0)
  Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:01.1 real=0:00:01.1)
Updating timing graph done.
Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis...
  Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
Updating latch analysis done.
Clock tree timing engine global stage delay update for DelayCorner_WC:both.early...
Clock tree timing engine global stage delay update for DelayCorner_WC:both.early done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for DelayCorner_BC:both.early...
Clock tree timing engine global stage delay update for DelayCorner_BC:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for DelayCorner_BC:both.late...
Clock tree timing engine global stage delay update for DelayCorner_BC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
# report_ccopt_skew_groups -file ${OUTPUT_DIR}/reports/skew_groups.rpt
<CMD> report_ccopt_skew_groups -file outputs/reports/skew_groups.rpt
Clock tree timing engine global stage delay update for DelayCorner_WC:both.early...
Clock tree timing engine global stage delay update for DelayCorner_WC:both.early done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for DelayCorner_WC:both.late...
Clock tree timing engine global stage delay update for DelayCorner_WC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for DelayCorner_BC:both.early...
Clock tree timing engine global stage delay update for DelayCorner_BC:both.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for DelayCorner_BC:both.late...
Clock tree timing engine global stage delay update for DelayCorner_BC:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
# puts "\n--- Timing Optimization ---"
# puts "\n  --  Driver Optimization  --"
# setOptMode -fixFanoutLoad true
<CMD> setOptMode -fixFanoutLoad true
# setOptMode -addInstancePrefix postCTSdrv
<CMD> setOptMode -addInstancePrefix postCTSdrv
# optDesign -postCTS -drv
<CMD> optDesign -postCTS -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1377.3M, totSessionCpu=0:04:01 **
GigaOpt running with 1 threads.
**INFO: User settings:
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -ecoRoute                         false
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeHoldViews                         { AnalysisView_WC AnalysisView_BC }
setOptMode -activeSetupViews                        { AnalysisView_WC AnalysisView_BC }
setOptMode -addInstancePrefix                       postCTSdrv
setOptMode -autoSetupViews                          { AnalysisView_WC}
setOptMode -autoTDGRSetupViews                      { AnalysisView_WC}
setOptMode -drcMargin                               0
setOptMode -fixDrc                                  true
setOptMode -fixFanoutLoad                           true
setOptMode -preserveAllSequential                   false
setOptMode -setupTargetSlack                        0
setPlaceMode -honorSoftBlockage                     true
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              true
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  true
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       onChipVariation
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -skew                               true
setAnalysisMode -virtualIPO                         false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
**INFO: Enabling NR-eGR flow for DRV Fixing.
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #1 [begin] : totSession cpu/real = 0:04:00.6/0:21:30.5 (0.2), mem = 1614.7M
*** InitOpt #2 [begin] : totSession cpu/real = 0:04:00.6/0:21:30.5 (0.2), mem = 1614.7M
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1384.9M, totSessionCpu=0:04:02 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1628.7M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1608.68)
Total number of fetched objects 2073
Total number of fetched objects 2073
End delay calculation. (MEM=1660.38 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1660.38 CPU=0:00:01.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:04:03 mem=1660.4M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 46.400  | 46.400  | 47.654  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.002   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (7)       |
|   max_fanout   |     25 (25)      |     0      |     32 (32)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 26.629%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1385.6M, totSessionCpu=0:04:04 **
*** InitOpt #2 [finish] : cpu/real = 0:00:03.1/0:00:03.5 (0.9), totSession cpu/real = 0:04:03.7/0:21:34.0 (0.2), mem = 1630.6M
OPTC: m1 20.0 20.0
*** Starting optimizing excluded clock nets MEM= 1630.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1630.6M) ***
*** Starting optimizing excluded clock nets MEM= 1630.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1630.6M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #5 [begin] : totSession cpu/real = 0:04:04.1/0:21:34.8 (0.2), mem = 1630.6M
Info: 103 nets with fixed/cover wires excluded.
Info: 109 clock nets excluded from IPO operation.
*** DrvOpt #5 [finish] : cpu/real = 0:00:01.9/0:00:02.3 (0.8), totSession cpu/real = 0:04:06.0/0:21:37.1 (0.2), mem = 1758.5M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Begin: Processing multi-driver nets
*** DrvOpt #6 [begin] : totSession cpu/real = 0:04:06.0/0:21:37.1 (0.2), mem = 1758.5M
Info: 103 nets with fixed/cover wires excluded.
Info: 109 clock nets excluded from IPO operation.
*** Starting multi-driver net buffering ***
*summary: 10 non-ignored multi-driver nets.
*       : 10 unbuffered.
*       : 10 bufferable.
*       : 0 targeted for timing fix; 0 buffered.
*       : 2 targeted for DRV fix; 2 buffered.
*       : buffered 2 multi-driver nets total:
*       : used 2 buffers of type 'CLKBUFX2'.
*** Finished buffering multi-driver nets (CPU=0:00:00.1, MEM=1815.8M) ***

*** Finish Multi Driver Net Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1892.0M) ***

*** DrvOpt #6 [finish] : cpu/real = 0:00:00.7/0:00:00.8 (0.8), totSession cpu/real = 0:04:06.6/0:21:37.9 (0.2), mem = 1847.4M
End: Processing multi-driver nets
*** DrvOpt #7 [begin] : totSession cpu/real = 0:04:06.6/0:21:37.9 (0.2), mem = 1847.4M
Info: 103 nets with fixed/cover wires excluded.
Info: 109 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     6|    -1.02|     4|     8|    -0.00|    25|    50|     0|     0|    46.29|     0.00|       0|       0|       0| 26.64%|          |         |
|     1|     6|    -1.02|     4|     8|    -0.00|     1|     2|     0|     0|    46.12|     0.00|      45|       6|      21| 26.85%| 0:00:01.0|  1866.5M|
|     1|     6|    -1.02|     4|     8|    -0.00|     0|     0|     0|     0|    46.12|     0.00|       1|       0|       1| 26.85%| 0:00:00.0|  1866.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        109 | default  |
+---------------+------------+----------+


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 5 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     5 net(s): Could not be fixed because it is multi driver net.


*** Finish DRV Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=1866.5M) ***

*** Starting refinePlace (0:04:08 mem=1854.5M) ***
Total net bbox length = 3.453e+04 (1.728e+04 1.725e+04) (ext = 1.459e+02)
Move report: Detail placement moves 74 insts, mean move: 1.21 um, max move: 5.62 um 
	Max move on inst (postCTSdrvFE_OFC158_n_214): (90.40, 126.92) --> (88.20, 123.50)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1858.6MB
Summary Report:
Instances move: 74 (out of 2005 movable)
Instances flipped: 0
Mean displacement: 1.21 um
Max displacement: 5.62 um (Instance: postCTSdrvFE_OFC158_n_214) (90.4, 126.92) -> (88.2, 123.5)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 3.456e+04 (1.731e+04 1.726e+04) (ext = 1.459e+02)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1858.6MB
*** Finished refinePlace (0:04:08 mem=1858.6M) ***
*** maximum move = 5.62 um ***
*** Finished re-routing un-routed nets (1855.6M) ***

*** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=1855.6M) ***
*** DrvOpt #7 [finish] : cpu/real = 0:00:02.0/0:00:02.5 (0.8), totSession cpu/real = 0:04:08.6/0:21:40.3 (0.2), mem = 1772.5M
End: GigaOpt DRV Optimization
GigaOpt: Cleaning up trial route
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1150 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1150
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 103  Num Prerouted Wires = 1060
[NR-eGR] Read 2110 nets ( ignored 103 )
[NR-eGR] There are 6 clock nets ( 6 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 2001
[NR-eGR] Rule id: 1  Nets: 6
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 6 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.026350e+03um
[NR-eGR] Layer group 2: route 2001 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.177009e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         3( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         3( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   8190 
[NR-eGR]  Metal2   (2V)         13910  11505 
[NR-eGR]  Metal3   (3H)         18602   1742 
[NR-eGR]  Metal4   (4V)          7212    416 
[NR-eGR]  Metal5   (5H)          1757     42 
[NR-eGR]  Metal6   (6V)           124      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        41604  21895 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 34564um
[NR-eGR] Total length: 41604um, number of vias: 21895
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2148um, number of vias: 1977
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.28 sec, Real: 0.65 sec, Curr Mem: 1736.47 MB )
GigaOpt: Cleaning up extraction
Extraction called for design 'mcs4' of instances=2113 and nets=2148 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mcs4.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 1736.473M)
GigaOpt: Cleaning up delay & timing
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1744.76)
Total number of fetched objects 2127
Total number of fetched objects 2127
End delay calculation. (MEM=1785.72 CPU=0:00:00.9 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1785.72 CPU=0:00:01.1 REAL=0:00:02.0)
Begin: GigaOpt DRV Optimization (small scale fixing)
*** DrvOpt #8 [begin] : totSession cpu/real = 0:04:10.5/0:21:43.6 (0.2), mem = 1785.7M
Info: 103 nets with fixed/cover wires excluded.
Info: 109 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     6|    -1.01|     4|     8|    -0.00|     0|     0|     0|     0|    46.09|     0.00|       0|       0|       0| 26.85%|          |         |
|     1|     6|    -1.01|     4|     8|    -0.00|     0|     0|     0|     0|    46.09|     0.00|       0|       0|       0| 26.85%| 0:00:00.0|  1859.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        109 | default  |
+---------------+------------+----------+


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 5 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     5 net(s): Could not be fixed because it is multi driver net.


*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1859.7M) ***

*** DrvOpt #8 [finish] : cpu/real = 0:00:00.8/0:00:01.0 (0.8), totSession cpu/real = 0:04:11.3/0:21:44.6 (0.2), mem = 1779.6M
End: GigaOpt DRV Optimization (small scale fixing)
GigaOpt: Cleaning up delay & timing

------------------------------------------------------------------
     Summary (cpu=0.12min real=0.17min mem=1779.6M)
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 46.087  | 46.087  | 47.337  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.002   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 26.854%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:14, mem = 1510.0M, totSessionCpu=0:04:12 **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:11, real = 0:00:14, mem = 1510.0M, totSessionCpu=0:04:12 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 46.087  | 46.087  | 47.337  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.002   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 26.854%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:18, mem = 1510.0M, totSessionCpu=0:04:12 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:00:11.8/0:00:18.1 (0.7), totSession cpu/real = 0:04:12.4/0:21:48.6 (0.2), mem = 1779.9M
# timeDesign -postCTS -prefix postCTS_setup_DRVfix
<CMD> timeDesign -postCTS -prefix postCTS_setup_DRVfix
*** timeDesign #5 [begin] : totSession cpu/real = 0:04:12.4/0:21:48.7 (0.2), mem = 1779.9M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1682.9M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 46.087  | 46.087  | 47.337  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.002   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 26.854%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.98 sec
Total Real time: 3.0 sec
Total Memory Usage: 1683.082031 Mbytes
*** timeDesign #5 [finish] : cpu/real = 0:00:01.0/0:00:03.3 (0.3), totSession cpu/real = 0:04:13.4/0:21:52.0 (0.2), mem = 1683.1M
# timeDesign -postCTS -prefix postCTS_hold_DRVfix -hold
<CMD> timeDesign -postCTS -prefix postCTS_hold_DRVfix -hold
*** timeDesign #6 [begin] : totSession cpu/real = 0:04:13.4/0:21:52.0 (0.2), mem = 1683.1M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1643.1M)
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1653.37)
Total number of fetched objects 2127
Total number of fetched objects 2127
End delay calculation. (MEM=1694.33 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1694.33 CPU=0:00:01.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:04:15 mem=1694.3M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.262  | -0.262  |  0.250  |
|           TNS (ns):|-348.128 |-348.128 |  0.000  |
|    Violating Paths:|  1787   |  1787   |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

Density: 26.854%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.77 sec
Total Real time: 2.0 sec
Total Memory Usage: 1612.3125 Mbytes
*** timeDesign #6 [finish] : cpu/real = 0:00:01.8/0:00:02.0 (0.9), totSession cpu/real = 0:04:15.2/0:21:54.0 (0.2), mem = 1612.3M
# suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
# puts "\n  --  Setup Optimization  --"
# setOptMode -addInstancePrefix postCTSsetup
<CMD> setOptMode -addInstancePrefix postCTSsetup
# optDesign -postCTS
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1348.5M, totSessionCpu=0:04:16 **
GigaOpt running with 1 threads.
**INFO: User settings:
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -ecoRoute                         false
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -addInstancePrefix                       postCTSsetup
setOptMode -drcMargin                               0
setOptMode -fixDrc                                  true
setOptMode -fixFanoutLoad                           true
setOptMode -preserveAllSequential                   false
setOptMode -setupTargetSlack                        0
setPlaceMode -honorSoftBlockage                     true
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              true
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  true
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       onChipVariation
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -skew                               true
setAnalysisMode -virtualIPO                         false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #2 [begin] : totSession cpu/real = 0:04:15.9/0:22:01.0 (0.2), mem = 1628.4M
*** InitOpt #3 [begin] : totSession cpu/real = 0:04:15.9/0:22:01.0 (0.2), mem = 1628.4M
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1380.7M, totSessionCpu=0:04:17 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1642.4M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1788.29)
Total number of fetched objects 2127
Total number of fetched objects 2127
End delay calculation. (MEM=1811.37 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1811.37 CPU=0:00:01.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:04:20 mem=1811.4M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 46.087  | 46.087  | 47.337  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.002   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 26.854%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1517.3M, totSessionCpu=0:04:20 **
*** InitOpt #3 [finish] : cpu/real = 0:00:04.3/0:00:04.7 (0.9), totSession cpu/real = 0:04:20.2/0:22:05.7 (0.2), mem = 1780.6M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #3 [begin] : totSession cpu/real = 0:04:20.5/0:22:06.1 (0.2), mem = 1780.6M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        109 | default  |
+---------------+------------+----------+
*** CongRefineRouteType #3 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.8), totSession cpu/real = 0:04:20.5/0:22:06.1 (0.2), mem = 1780.6M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 1780.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1780.6M) ***
*** Starting optimizing excluded clock nets MEM= 1780.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1780.6M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #9 [begin] : totSession cpu/real = 0:04:20.6/0:22:06.2 (0.2), mem = 1780.6M
Info: 103 nets with fixed/cover wires excluded.
Info: 109 clock nets excluded from IPO operation.
*** DrvOpt #9 [finish] : cpu/real = 0:00:00.6/0:00:00.8 (0.7), totSession cpu/real = 0:04:21.2/0:22:07.0 (0.2), mem = 1780.8M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #10 [begin] : totSession cpu/real = 0:04:21.3/0:22:07.3 (0.2), mem = 1796.8M
Info: 103 nets with fixed/cover wires excluded.
Info: 109 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     6|    -1.01|     4|     8|    -0.00|     0|     0|     0|     0|    46.09|     0.00|       0|       0|       0| 26.85%|          |         |
|     1|     6|    -1.01|     4|     8|    -0.00|     0|     0|     0|     0|    46.09|     0.00|       0|       0|       0| 26.85%| 0:00:00.0|  1879.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        109 | default  |
+---------------+------------+----------+


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 5 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     5 net(s): Could not be fixed because it is multi driver net.


*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=1879.6M) ***

*** DrvOpt #10 [finish] : cpu/real = 0:00:01.8/0:00:02.0 (0.9), totSession cpu/real = 0:04:23.1/0:22:09.3 (0.2), mem = 1799.6M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:07, real = 0:00:09, mem = 1518.5M, totSessionCpu=0:04:23 **

Optimization is working on the following views:
  Setup views: AnalysisView_WC 
  Hold  views: AnalysisView_WC 
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 103 nets with fixed/cover wires excluded.
Info: 109 clock nets excluded from IPO operation.
*** GlobalOpt #2 [begin] : totSession cpu/real = 0:04:23.3/0:22:09.6 (0.2), mem = 1837.7M
*info: 109 clock nets excluded
*info: 10 multi-driver nets excluded.
*info: 16 no-driver nets excluded.
*info: 103 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |  Worst View   |Pathgroup|                  End Point                   |
+--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------+
|   0.000|   0.000|   26.85%|   0:00:00.0| 1875.9M|AnalysisView_WC|       NA| NA                                           |
+--------+--------+---------+------------+--------+---------------+---------+----------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1875.9M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1875.9M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        109 | default  |
+---------------+------------+----------+
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #2 [finish] : cpu/real = 0:00:01.4/0:00:01.6 (0.9), totSession cpu/real = 0:04:24.7/0:22:11.1 (0.2), mem = 1802.8M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 103 nets with fixed/cover wires excluded.
Info: 109 clock nets excluded from IPO operation.
Begin: GigaOpt DRV Optimization
*** DrvOpt #11 [begin] : totSession cpu/real = 0:04:24.9/0:22:11.3 (0.2), mem = 1798.8M
Info: 103 nets with fixed/cover wires excluded.
Info: 109 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     6|    -1.01|     4|     4|    -0.00|     0|     0|     0|     0|    46.09|     0.00|       0|       0|       0| 26.85%|          |         |
|     1|     6|    -1.01|     4|     4|    -0.00|     0|     0|     0|     0|    46.09|     0.00|       0|       0|       0| 26.85%| 0:00:00.0|  1887.6M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        109 | default  |
+---------------+------------+----------+


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 5 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     5 net(s): Could not be fixed because it is multi driver net.


*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1887.6M) ***

*** DrvOpt #11 [finish] : cpu/real = 0:00:01.4/0:00:01.5 (0.9), totSession cpu/real = 0:04:26.3/0:22:12.8 (0.2), mem = 1807.6M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=1807.6M)
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 46.087  | 46.087  | 47.337  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.001   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 26.854%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:12, mem = 1524.3M, totSessionCpu=0:04:26 **

Active setup views:
 AnalysisView_WC
  Dominating endpoints: 0
  Dominating TNS: -0.000

Info: 103 nets with fixed/cover wires excluded.
Info: 109 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] : totSession cpu/real = 0:04:26.7/0:22:13.4 (0.2), mem = 1859.1M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 26.85
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   26.85%|        -|   0.000|   0.000|   0:00:00.0| 1865.1M|
|   26.81%|       19|   0.000|   0.000|   0:00:02.0| 1930.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 26.81
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        109 | default  |
+---------------+------------+----------+
End: Core Area Reclaim Optimization (cpu = 0:00:03.4) (real = 0:00:03.0) **
*** AreaOpt #3 [finish] : cpu/real = 0:00:03.4/0:00:03.7 (0.9), totSession cpu/real = 0:04:30.1/0:22:17.1 (0.2), mem = 1930.9M
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1821.86M, totSessionCpu=0:04:30).
Info: 103 nets with fixed/cover wires excluded.
Info: 109 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #4 [begin] : totSession cpu/real = 0:04:30.3/0:22:17.3 (0.2), mem = 1879.1M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 26.81
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   26.81%|        -|   0.083|   0.000|   0:00:00.0| 1879.1M|
|   26.81%|        0|   0.083|   0.000|   0:00:00.0| 1879.1M|
|   26.81%|        0|   0.083|   0.000|   0:00:00.0| 1879.1M|
|   26.81%|        0|   0.083|   0.000|   0:00:00.0| 1879.1M|
|   26.74%|       24|   0.083|   0.000|   0:00:01.0| 1902.7M|
|   26.74%|        4|   0.083|   0.000|   0:00:00.0| 1902.7M|
|   26.74%|        0|   0.083|   0.000|   0:00:00.0| 1902.7M|
|   26.74%|        0|   0.083|   0.000|   0:00:00.0| 1902.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 26.74
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        109 | default  |
+---------------+------------+----------+
End: Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
*** Starting refinePlace (0:04:31 mem=1902.7M) ***
Total net bbox length = 3.454e+04 (1.730e+04 1.724e+04) (ext = 1.459e+02)
Move report: Detail placement moves 24 insts, mean move: 0.90 um, max move: 1.91 um 
	Max move on inst (postCTSsetupFE_OFC177_n): (93.60, 121.79) --> (93.80, 123.50)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1907.8MB
Summary Report:
Instances move: 24 (out of 2000 movable)
Instances flipped: 0
Mean displacement: 0.90 um
Max displacement: 1.91 um (Instance: postCTSsetupFE_OFC177_n) (93.6, 121.79) -> (93.8, 123.5)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: BUFX3
Total net bbox length = 3.455e+04 (1.730e+04 1.724e+04) (ext = 1.459e+02)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1907.8MB
*** Finished refinePlace (0:04:31 mem=1907.8M) ***
*** maximum move = 1.91 um ***
*** Finished re-routing un-routed nets (1902.8M) ***

*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=1902.8M) ***
*** AreaOpt #4 [finish] : cpu/real = 0:00:01.3/0:00:01.7 (0.8), totSession cpu/real = 0:04:31.6/0:22:19.0 (0.2), mem = 1902.8M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1821.68M, totSessionCpu=0:04:32).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:04:32 mem=1821.7M) ***
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:00.0)***
Timing cost in AAE based: 75.5343087719520554
Move report: Detail placement moves 351 insts, mean move: 3.01 um, max move: 30.28 um 
	Max move on inst (postCTSdrvFE_OFC143_n_211): (134.00, 157.70) --> (117.40, 171.38)
	Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 1825.7MB
Summary Report:
Instances move: 351 (out of 2000 movable)
Instances flipped: 0
Mean displacement: 3.01 um
Max displacement: 30.28 um (Instance: postCTSdrvFE_OFC143_n_211) (134, 157.7) -> (117.4, 171.38)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:02.3 REAL: 0:00:03.0 MEM: 1825.7MB
*** Finished refinePlace (0:04:34 mem=1825.7M) ***
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1150 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1150
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 103  Num Prerouted Wires = 1060
[NR-eGR] Read 2105 nets ( ignored 103 )
[NR-eGR] There are 6 clock nets ( 6 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1996
[NR-eGR] Rule id: 1  Nets: 6
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 6 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.024640e+03um
[NR-eGR] Layer group 2: route 1996 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 3.166236e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         4( 0.04%)   ( 0.04%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         4( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   8180 
[NR-eGR]  Metal2   (2V)         13921  11479 
[NR-eGR]  Metal3   (3H)         18615   1720 
[NR-eGR]  Metal4   (4V)          7146    421 
[NR-eGR]  Metal5   (5H)          1714     40 
[NR-eGR]  Metal6   (6V)            70      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        41465  21840 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 34378um
[NR-eGR] Total length: 41465um, number of vias: 21840
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 2147um, number of vias: 1978
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.29 sec, Real: 0.48 sec, Curr Mem: 1784.10 MB )
Extraction called for design 'mcs4' of instances=2108 and nets=2143 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mcs4.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1784.098M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #4 [begin] : totSession cpu/real = 0:04:34.5/0:22:22.6 (0.2), mem = 1803.2M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        109 | default  |
+---------------+------------+----------+
*** CongRefineRouteType #4 [finish] : cpu/real = 0:00:00.0/0:00:00.0 (0.5), totSession cpu/real = 0:04:34.6/0:22:22.6 (0.2), mem = 1803.2M
End: GigaOpt Route Type Constraints Refinement
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1801.18)
Total number of fetched objects 2122
End delay calculation. (MEM=1837.61 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1837.61 CPU=0:00:00.6 REAL=0:00:01.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #12 [begin] : totSession cpu/real = 0:04:35.5/0:22:23.6 (0.2), mem = 1837.6M
Info: 103 nets with fixed/cover wires excluded.
Info: 109 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|     6|    -1.01|     4|     4|    -0.00|     0|     0|     0|     0|    46.04|     0.00|       0|       0|       0| 26.74%|          |         |
|     1|     6|    -1.01|     4|     4|    -0.00|     0|     0|     0|     0|    46.04|     0.00|       0|       0|       0| 26.74%| 0:00:00.0|  1907.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal3 (z=3)  |        109 | default  |
+---------------+------------+----------+


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 5 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     5 net(s): Could not be fixed because it is multi driver net.


*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1907.0M) ***

*** DrvOpt #12 [finish] : cpu/real = 0:00:00.7/0:00:00.8 (0.9), totSession cpu/real = 0:04:36.2/0:22:24.4 (0.2), mem = 1820.0M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:04:36 mem=1820.0M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 45.846%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=1820.0M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 2 insts, mean move: 0.20 um, max move: 0.20 um 
	Max move on inst (postCTSdrvFE_OFC152_n_970): (90.80, 132.05) --> (91.00, 132.05)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1820.0MB
Summary Report:
Instances move: 2 (out of 2000 movable)
Instances flipped: 0
Mean displacement: 0.20 um
Max displacement: 0.20 um (Instance: postCTSdrvFE_OFC152_n_970) (90.8, 132.05) -> (91, 132.05)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: BUFX3
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 1820.0MB
*** Finished refinePlace (0:04:36 mem=1820.0M) ***
Register exp ratio and priority group on 0 nets on 2118 nets : 

Active setup views:
 AnalysisView_WC
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'mcs4' of instances=2108 and nets=2143 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mcs4.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1783.105M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1791.39)
Total number of fetched objects 2122
End delay calculation. (MEM=1834.36 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1834.36 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:04:38 mem=1834.4M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:22, real = 0:00:25, mem = 1529.8M, totSessionCpu=0:04:38 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 46.044  | 46.044  | 47.244  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.001   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 26.736%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:23, real = 0:00:28, mem = 1530.5M, totSessionCpu=0:04:38 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #2 [finish] : cpu/real = 0:00:22.4/0:00:28.2 (0.8), totSession cpu/real = 0:04:38.3/0:22:29.2 (0.2), mem = 1807.8M
# timeDesign -postCTS -prefix postCTS_setup_Setupfix
<CMD> timeDesign -postCTS -prefix postCTS_setup_Setupfix
*** timeDesign #7 [begin] : totSession cpu/real = 0:04:38.3/0:22:29.2 (0.2), mem = 1807.8M
Start to check current routing status for nets...
Early Global Route is going to be called for routing.
End to check current routing status for nets (mem=1702.8M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1150 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1150
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 2099  Num Prerouted Wires = 26491
[NR-eGR] Read 2105 nets ( ignored 2099 )
[NR-eGR] There are 1 clock nets ( 1 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 5
[NR-eGR] Rule id: 1  Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.505500e+02um
[NR-eGR] Layer group 2: route 5 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.087600e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0   8180 
[NR-eGR]  Metal2   (2V)         13901  11476 
[NR-eGR]  Metal3   (3H)         18606   1794 
[NR-eGR]  Metal4   (4V)          7161    419 
[NR-eGR]  Metal5   (5H)          1706     40 
[NR-eGR]  Metal6   (6V)            70      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        41444  21909 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 34378um
[NR-eGR] Total length: 41444um, number of vias: 21909
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 369um, number of vias: 353
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.19 sec, Real: 0.43 sec, Curr Mem: 1684.78 MB )
Extraction called for design 'mcs4' of instances=2108 and nets=2143 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design mcs4.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1665.781M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1676.08)
Total number of fetched objects 2122
End delay calculation. (MEM=1733.04 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1733.04 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:04:40 mem=1733.0M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 46.036  | 46.036  | 47.246  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.001   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 26.736%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.87 sec
Total Real time: 4.0 sec
Total Memory Usage: 1702.453125 Mbytes
*** timeDesign #7 [finish] : cpu/real = 0:00:01.9/0:00:04.4 (0.4), totSession cpu/real = 0:04:40.1/0:22:33.7 (0.2), mem = 1702.5M
# timeDesign -postCTS -prefix postCTS_hold_Setupfix -hold
<CMD> timeDesign -postCTS -prefix postCTS_hold_Setupfix -hold
*** timeDesign #8 [begin] : totSession cpu/real = 0:04:40.1/0:22:33.7 (0.2), mem = 1702.5M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1668.4M)
*** Enable all active views. ***
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1678.74)
Total number of fetched objects 2122
Total number of fetched objects 2122
End delay calculation. (MEM=1733.7 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1733.7 CPU=0:00:01.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:02.0 totSessionCpu=0:04:42 mem=1733.7M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_WC AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.262  | -0.262  |  0.246  |
|           TNS (ns):|-350.405 |-350.405 |  0.000  |
|    Violating Paths:|  1791   |  1791   |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

Density: 26.736%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 2.05 sec
Total Real time: 2.0 sec
Total Memory Usage: 1657.6875 Mbytes
*** timeDesign #8 [finish] : cpu/real = 0:00:02.1/0:00:02.4 (0.9), totSession cpu/real = 0:04:42.2/0:22:36.0 (0.2), mem = 1657.7M
# suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
# puts "\n  --  Hold Optimization  --"
# setOptMode -addInstancePrefix postCTShold
<CMD> setOptMode -addInstancePrefix postCTShold
# optDesign -postCTS -hold
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1365.2M, totSessionCpu=0:04:44 **
GigaOpt running with 1 threads.
**INFO: User settings:
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -ecoRoute                         false
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeHoldViews                         { AnalysisView_WC AnalysisView_BC }
setOptMode -activeSetupViews                        { AnalysisView_WC AnalysisView_BC }
setOptMode -addInstancePrefix                       postCTShold
setOptMode -autoSetupViews                          { AnalysisView_WC}
setOptMode -autoTDGRSetupViews                      { AnalysisView_WC}
setOptMode -drcMargin                               0
setOptMode -fixDrc                                  true
setOptMode -fixFanoutLoad                           true
setOptMode -preserveAllSequential                   false
setOptMode -setupTargetSlack                        0
setPlaceMode -honorSoftBlockage                     true
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              true
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  true
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       onChipVariation
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -skew                               true
setAnalysisMode -virtualIPO                         false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #3 [begin] : totSession cpu/real = 0:04:44.2/0:22:57.4 (0.2), mem = 1673.8M
*** InitOpt #4 [begin] : totSession cpu/real = 0:04:44.2/0:22:57.4 (0.2), mem = 1673.8M
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1397.2M, totSessionCpu=0:04:46 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1685.8M)
Compute RC Scale Done ...
*** InitOpt #4 [finish] : cpu/real = 0:00:03.2/0:00:03.4 (0.9), totSession cpu/real = 0:04:47.4/0:23:00.8 (0.2), mem = 1906.7M
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:04:49 mem=1793.7M ***
*** BuildHoldData #1 [begin] : totSession cpu/real = 0:04:48.8/0:23:02.3 (0.2), mem = 1793.7M
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1793.66)
Total number of fetched objects 2122
Total number of fetched objects 2122
End delay calculation. (MEM=1837.36 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1837.36 CPU=0:00:01.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:02.0 totSessionCpu=0:04:51 mem=1837.4M)

Active hold views:
 AnalysisView_BC
  Dominating endpoints: 1842
  Dominating TNS: -350.402

Done building cte hold timing graph (fixHold) cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:04:51 mem=1868.6M ***
Done building hold timer [6722 node(s), 8567 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:04:51 mem=1868.6M ***
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1848.62)
Total number of fetched objects 2122
End delay calculation. (MEM=1856.44 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1856.44 CPU=0:00:00.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:04:52 mem=1856.4M)
Done building cte setup timing graph (fixHold) cpu=0:00:03.3 real=0:00:03.0 totSessionCpu=0:04:52 mem=1856.4M ***

*Info: minBufDelay = 66.8 ps, libStdDelay = 38.0 ps, minBufSize = 6840000 (5.0)
*Info: worst delay setup view: AnalysisView_WC

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC
Hold views included:
 AnalysisView_WC AnalysisView_BC

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 46.036  | 46.036  | 47.246  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.262  | -0.262  |  0.246  |
|           TNS (ns):|-350.405 |-350.405 |  0.000  |
|    Violating Paths:|  1791   |  1791   |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.001   |     14 (14)      |
|   max_tran     |      0 (0)       |   0.000    |      1 (6)       |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 26.736%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1548.9M, totSessionCpu=0:04:54 **
*** BuildHoldData #1 [finish] : cpu/real = 0:00:04.7/0:00:05.5 (0.9), totSession cpu/real = 0:04:53.5/0:23:07.8 (0.2), mem = 1831.4M
*** HoldOpt #1 [begin] : totSession cpu/real = 0:04:53.5/0:23:07.8 (0.2), mem = 1831.4M
*info: Run optDesign holdfix with 1 thread.
Info: 102 nets with fixed/cover wires excluded.
Info: 109 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:04.9 real=0:00:05.0 totSessionCpu=0:04:54 mem=1888.7M density=26.736% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.262|  -350.40|    1791|          0|       0(     0)|   26.74%|   0:00:00.0|  1914.7M|
|   1|  -0.262|  -350.40|    1791|          0|       0(     0)|   26.74%|   0:00:00.0|  1914.7M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.262|  -350.40|    1791|          0|       0(     0)|   26.74%|   0:00:00.0|  1914.7M|
|   1|  -0.252|  -169.56|    1481|        570|       0(     0)|   46.34%|   0:00:10.0|  1968.0M|
|   2|  -0.252|   -88.36|    1011|        410|       0(     0)|   59.74%|   0:00:07.0|  1968.0M|
|   3|  -0.252|   -62.25|     571|        407|      19(    19)|   64.95%|   0:00:07.0|  1968.0M|
|   4|  -0.252|   -41.67|     462|        304|       0(     0)|   68.25%|   0:00:02.0|  1968.0M|
|   5|  -0.252|   -34.87|     311|        113|       0(     0)|   69.28%|   0:00:02.0|  1968.0M|
|   6|  -0.252|   -29.28|     286|        198|       0(     0)|   70.67%|   0:00:02.0|  1968.0M|
|   7|  -0.252|   -22.71|     225|        178|       0(     0)|   72.02%|   0:00:02.0|  1968.0M|
|   8|  -0.252|   -18.65|     198|        122|       2(     0)|   72.93%|   0:00:01.0|  1968.0M|
|   9|  -0.252|   -13.15|     144|         75|       0(     0)|   74.41%|   0:00:00.0|  1968.0M|
|  10|  -0.252|    -8.15|      94|         63|       3(     0)|   75.79%|   0:00:02.0|  1968.0M|
|  11|  -0.252|    -6.79|      68|         26|       0(     0)|   76.23%|   0:00:01.0|  1968.0M|
|  12|  -0.252|    -6.62|      64|          5|       0(     0)|   76.29%|   0:00:01.0|  1968.0M|
|  13|  -0.252|    -6.58|      63|          1|       1(     0)|   76.31%|   0:00:00.0|  1968.0M|
|  14|  -0.252|    -6.57|      62|          1|       0(     0)|   76.32%|   0:00:00.0|  1968.0M|
|  15|  -0.252|    -6.57|      62|          0|       0(     0)|   76.32%|   0:00:00.0|  1968.0M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 2473 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)
*info:    Total 25 instances resized for Phase I
*info:        in which 19 FF resizing 
*info:        in which 0 ripple resizing (0.000%)

Phase II ......
Executing transform: AddBuffer
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.252|    -6.57|      62|          0|       0(     0)|   76.32%|   0:00:00.0|  1978.0M|
|   1|  -0.252|    -6.57|      62|          0|       0(     0)|   76.32%|   0:00:02.0|  1978.0M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

Phase III ......
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.252|    -6.57|      62|          0|       0(     0)|   76.32%|   0:00:00.0|  1978.0M|
|   1|  -0.251|    -6.36|      60|          2|       5(     0)|   76.33%|   0:00:02.0|  1978.0M|
|   2|  -0.251|    -6.13|      60|          2|       0(     0)|   76.40%|   0:00:00.0|  1978.0M|
|   3|  -0.251|    -5.95|      58|          2|       0(     0)|   76.47%|   0:00:00.0|  1978.0M|
|   4|  -0.251|    -5.95|      58|          0|       0(     0)|   76.47%|   0:00:00.0|  1978.0M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 6 cells added for Phase III
*info:        in which 0 is ripple commits (0.000%)
*info:    Total 5 instances resized for Phase III
*info:        in which 0 FF resizing 
*info:        in which 0 ripple resizing (0.000%)

Phase IV ......
Executing transform: AddBuffer + Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.251|    -5.95|      58|          0|       0(     0)|   76.47%|   0:00:00.0|  1978.0M|
|   1|  -0.144|    -1.44|      33|         33|       0(     0)|   77.54%|   0:00:00.0|  1978.0M|
|   2|  -0.037|    -0.06|       5|         28|       0(     0)|   78.08%|   0:00:00.0|  1978.0M|
|   3|  -0.007|    -0.01|       1|          4|       0(     0)|   78.11%|   0:00:00.0|  1978.0M|
|   4|   0.000|     0.00|       0|          1|       0(     0)|   78.11%|   0:00:00.0|  1978.0M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 66 cells added for Phase IV
*info:        in which 0 is ripple commits (0.000%)

*** Finished Core Fixing (fixHold) cpu=0:00:40.6 real=0:00:49.0 totSessionCpu=0:05:29 mem=1978.0M density=78.114% ***

*info:
*info: Added a total of 2545 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:          578 cells of type 'CLKBUFX2' used
*info:          196 cells of type 'CLKBUFX4' used
*info:            1 cell  of type 'CLKBUFX6' used
*info:          494 cells of type 'DLY1X1' used
*info:          101 cells of type 'DLY2X1' used
*info:           84 cells of type 'DLY2X4' used
*info:          107 cells of type 'DLY3X1' used
*info:          984 cells of type 'DLY4X1' used
*info:
*info: Total 30 instances resized
*info:       in which 19 FF resizing
*info:

*** Starting refinePlace (0:05:29 mem=1965.0M) ***
Total net bbox length = 1.805e+05 (1.215e+05 5.905e+04) (ext = 1.605e+02)
Move report: Detail placement moves 1596 insts, mean move: 1.81 um, max move: 18.37 um 
	Max move on inst (g33230__4733): (150.00, 79.04) --> (156.40, 91.01)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1968.0MB
Summary Report:
Instances move: 1596 (out of 4545 movable)
Instances flipped: 0
Mean displacement: 1.81 um
Max displacement: 18.37 um (Instance: g33230__4733) (150, 79.04) -> (156.4, 91.01)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X1
Total net bbox length = 1.814e+05 (1.219e+05 5.952e+04) (ext = 1.590e+02)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1968.0MB
*** Finished refinePlace (0:05:30 mem=1968.0M) ***
*** maximum move = 18.37 um ***
*** Finished re-routing un-routed nets (1965.0M) ***

*** Finish Physical Update (cpu=0:00:00.7 real=0:00:01.0 mem=1965.0M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:41.4 real=0:00:50.0 totSessionCpu=0:05:30 mem=1975.0M density=78.114%) ***
**INFO: total 3826 insts, 3848 nets marked don't touch
**INFO: total 3826 insts, 3848 nets marked don't touch DB property
**INFO: total 3826 insts, 3848 nets unmarked don't touch

*** HoldOpt #1 [finish] : cpu/real = 0:00:36.7/0:00:45.0 (0.8), totSession cpu/real = 0:05:30.3/0:23:52.8 (0.2), mem = 1879.0M
*** Steiner Routed Nets: 72.172%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt_HOLD: max_tran 1 => 6, max_cap 14 => 14 (threshold 10) - Skip drv recovery
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.02085
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization

Active setup views:
 AnalysisView_WC
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 1150 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 1150
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 102  Num Prerouted Wires = 784
[NR-eGR] Read 4650 nets ( ignored 102 )
[NR-eGR] There are 7 clock nets ( 7 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 4541
[NR-eGR] Rule id: 1  Nets: 7
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 7 net(s) in layer range [3, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.404260e+03um
[NR-eGR] Layer group 2: route 4541 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.791242e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)        10( 0.09%)   ( 0.09%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        10( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.26 sec, Real: 0.46 sec, Curr Mem: 1915.12 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:47, real = 0:00:58, mem = 1501.4M, totSessionCpu=0:05:31 **
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1835.41)
Total number of fetched objects 4667
End delay calculation. (MEM=1873.63 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1873.63 CPU=0:00:01.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:02.0 totSessionCpu=0:05:33 mem=1873.6M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1810.62)
Total number of fetched objects 4667
End delay calculation. (MEM=1878.33 CPU=0:00:00.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1878.33 CPU=0:00:01.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:02.0 totSessionCpu=0:05:35 mem=1878.3M)

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 
Hold views included:
 AnalysisView_BC

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.796  | 40.796  | 46.226  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  0.307  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      9 (9)       |   -0.002   |     14 (14)      |
|   max_tran     |      5 (50)      |   -0.211   |      6 (56)      |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.114%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:52, real = 0:01:08, mem = 1558.2M, totSessionCpu=0:05:36 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #3 [finish] : cpu/real = 0:00:51.7/0:01:07.2 (0.8), totSession cpu/real = 0:05:35.9/0:24:04.5 (0.2), mem = 1846.7M
# timeDesign -postCTS -prefix postCTS_setup_Holdfix
<CMD> timeDesign -postCTS -prefix postCTS_setup_Holdfix
*** timeDesign #9 [begin] : totSession cpu/real = 0:05:35.9/0:24:04.6 (0.2), mem = 1846.7M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1758.7M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 40.796  | 40.796  | 46.226  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      9 (9)       |   -0.002   |     14 (14)      |
|   max_tran     |      5 (50)      |   -0.211   |      6 (56)      |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.114%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.07 sec
Total Real time: 3.0 sec
Total Memory Usage: 1758.898438 Mbytes
*** timeDesign #9 [finish] : cpu/real = 0:00:01.1/0:00:03.3 (0.3), totSession cpu/real = 0:05:37.0/0:24:07.9 (0.2), mem = 1758.9M
# timeDesign -postCTS -prefix postCTS_hold_Holdfix -hold
<CMD> timeDesign -postCTS -prefix postCTS_hold_Holdfix -hold
*** timeDesign #10 [begin] : totSession cpu/real = 0:05:37.0/0:24:07.9 (0.2), mem = 1758.9M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1724.9M)
*** Enable all active views. ***

Optimization is working on the following views:
  Setup views:  AnalysisView_WC
  Hold  views: AnalysisView_BC 
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=1735.19)
Total number of fetched objects 4667
End delay calculation. (MEM=1790.15 CPU=0:00:00.8 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1790.15 CPU=0:00:01.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:02.0 totSessionCpu=0:05:39 mem=1790.1M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  0.307  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    4    |    4    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

Density: 78.114%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
*** Enable all active views. ***
Reported timing to dir ./timingReports
Total CPU time: 2.2 sec
Total Real time: 3.0 sec
Total Memory Usage: 1710.132812 Mbytes
*** timeDesign #10 [finish] : cpu/real = 0:00:02.2/0:00:03.0 (0.7), totSession cpu/real = 0:05:39.2/0:24:10.9 (0.2), mem = 1710.1M
# suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
<CMD> zoomBox 44.12100 177.14700 68.01600 159.37100
<CMD> selectWire 48.0600 174.0950 51.1400 174.1750 3 FE_PHN1321_ram_0_ram1_ram_array_6_1
<CMD> deselectAll
<CMD> selectInst postCTSholdFE_PHC1054_ram_0_ram3_ram_array_10_1
<CMD> deselectAll
<CMD> selectInst postCTSholdFE_PHC1054_ram_0_ram3_ram_array_10_1
<CMD> fit
<CMD> zoomBox 38.00150 24.45150 75.01000 -2.94050
<CMD> deselectAll
<CMD> fit
<CMD> zoomBox 142.90700 152.08600 178.74950 118.28350
<CMD> fit
<CMD> zoomBox 151.64900 176.56400 188.36600 156.16600
<CMD> zoomBox 169.45550 176.47450 174.73400 171.79250
<CMD> selectInst postCTSholdFE_PHC503_ram_0_ram3_ram_array_9_0
<CMD> fit
<CMD> zoomBox 25.76250 43.10100 87.54050 -3.52350
<CMD> zoomBox 43.46150 26.46900 64.72850 8.40550
# puts "\n--- Routing ---"
# setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -timingEngine {}
# setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
# setNanoRouteMode -quiet -routeTopRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
# setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
# setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
# setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
# setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
# routeDesign -globalDetail
<CMD> routeDesign -globalDetail
#% Begin routeDesign (date=05/15 02:16:48, mem=1419.7M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1419.67 (MB), peak = 1596.89 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          41.7
setNanoRouteMode -routeWithSiDriven            true
setNanoRouteMode -routeWithSiPostRouteFix      false
setNanoRouteMode -routeWithTimingDriven        true
setNanoRouteMode -timingEngine                 {}
setDesignMode -process                         45
setExtractRCMode -coupling_c_th                0.1
setExtractRCMode -engine                       preRoute
setExtractRCMode -relative_c_th                1
setExtractRCMode -total_c_th                   0
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setDelayCalMode -socv_accuracy_mode            low
setSIMode -separate_delta_delay_on_data        true

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1727.6M, init mem=1727.6M)
*info: Placed = 4653           (Fixed = 108)
*info: Unplaced = 0           
Placement Density:78.11%(22481/28779)
Placement Density (including fixed std cells):78.11%(22481/28779)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1727.6M)
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (102) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1727.6M) ***
% Begin globalDetailRoute (date=05/15 02:16:48, mem=1419.9M)

globalDetailRoute

#Start globalDetailRoute on Thu May 15 02:16:48 2025
#
#Generating timing data, please wait...
#4663 total nets, 4650 already routed, 4650 will ignore in trialRoute
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1421.29 (MB), peak = 1596.89 (MB)
#Reporting timing...
**WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 50.000 (ns)
#OPT Pruned View (First enabled view): AnalysisView_WC
#Default setup view is reset to AnalysisView_WC.
#Stage 1: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1474.53 (MB), peak = 1596.89 (MB)
#Library Standard Delay: 38.00ps
#Slack threshold: 76.00ps
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1474.57 (MB), peak = 1596.89 (MB)
#Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1482.33 (MB), peak = 1596.89 (MB)
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1482.34 (MB), peak = 1596.89 (MB)
#Current view: AnalysisView_WC AnalysisView_BC 
#Current enabled view: AnalysisView_WC 
#Generating timing data took: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1482.34 (MB), peak = 1596.89 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=4688)
#NanoRoute Version 21.12-s106_1 NR211128-2235/21_12-UB
#Start routing data preparation on Thu May 15 02:16:52 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 4679 nets.
#Voltage range [0.000 - 0.000] has 4 nets.
#Voltage range [0.900 - 1.320] has 5 nets.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1487.41 (MB), peak = 1596.89 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1495.98 (MB), peak = 1596.89 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1497.00 (MB), peak = 1596.89 (MB)
#Total number of trivial nets (e.g. < 2 pins) = 35 (skipped).
#Total number of routable nets = 4653.
#Total number of nets in the design = 4688.
#4564 routable nets do not have any wires.
#89 routable nets have routed wires.
#4564 nets will be global routed.
#20 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#89 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Finished routing data preparation on Thu May 15 02:17:00 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.11 (MB)
#Total memory = 1497.11 (MB)
#Peak memory = 1596.89 (MB)
#
#
#Start global routing on Thu May 15 02:17:00 2025
#
#
#Start global routing initialization on Thu May 15 02:17:00 2025
#
#Number of eco nets is 13
#
#Start global routing data preparation on Thu May 15 02:17:00 2025
#
#Start routing resource analysis on Thu May 15 02:17:00 2025
#
#Routing resource analysis is done on Thu May 15 02:17:00 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         205         749        4096    69.09%
#  Metal2         V         873          33        4096     0.00%
#  Metal3         H         933          21        4096     0.00%
#  Metal4         V         875          31        4096     0.00%
#  Metal5         H         950           4        4096     0.00%
#  Metal6         V         898           8        4096     0.00%
#  Metal7         H         953           1        4096     0.00%
#  Metal8         V         906           0        4096     0.00%
#  Metal9         H         953           1        4096     0.00%
#  Metal10        V         361           0        4096     0.00%
#  Metal11        H         381           0        4096     0.00%
#  --------------------------------------------------------------
#  Total                   8289       8.10%       45056     6.28%
#
#  109 nets (2.33%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu May 15 02:17:00 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1498.40 (MB), peak = 1596.89 (MB)
#
#
#Global routing initialization is done on Thu May 15 02:17:00 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1498.47 (MB), peak = 1596.89 (MB)
#
#Skip 1/3 round for no nets in the round...
#Route nets in 2/3 round...
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1502.14 (MB), peak = 1596.89 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1502.14 (MB), peak = 1596.89 (MB)
#
#Route nets in 3/3 round...
#start global routing iteration 3...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1513.27 (MB), peak = 1596.89 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1513.85 (MB), peak = 1596.89 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 35 (skipped).
#Total number of routable nets = 4653.
#Total number of nets in the design = 4688.
#
#4653 routable nets have routed wires.
#20 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#89 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 20            4544  
#------------------------------------------------
#        Total                 20            4544  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                109            4544  
#------------------------------------------------
#        Total                109            4544  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        0(0.00%)   (0.00%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  Metal7        0(0.00%)   (0.00%)
#  Metal8        0(0.00%)   (0.00%)
#  Metal9        0(0.00%)   (0.00%)
#  Metal10       0(0.00%)   (0.00%)
#  Metal11       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 109
#Total wire length = 187523 um.
#Total half perimeter of net bounding box = 185593 um.
#Total wire length on LAYER Metal1 = 958 um.
#Total wire length on LAYER Metal2 = 22089 um.
#Total wire length on LAYER Metal3 = 52026 um.
#Total wire length on LAYER Metal4 = 26045 um.
#Total wire length on LAYER Metal5 = 42635 um.
#Total wire length on LAYER Metal6 = 14672 um.
#Total wire length on LAYER Metal7 = 28081 um.
#Total wire length on LAYER Metal8 = 83 um.
#Total wire length on LAYER Metal9 = 935 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 34013
#Up-Via Summary (total 34013):
#           
#-----------------------
# Metal1          13299
# Metal2          11027
# Metal3           4183
# Metal4           2935
# Metal5           1314
# Metal6           1159
# Metal7             50
# Metal8             46
#-----------------------
#                 34013 
#
#Total number of involved regular nets 1126
#Maximum src to sink distance  164.4
#Average of max src_to_sink distance  41.7
#Average of ave src_to_sink distance  31.5
#Total number of involved priority nets 20
#Maximum src to sink distance for priority net 117.1
#Average of max src_to_sink distance for priority net 84.9
#Average of ave src_to_sink distance for priority net 71.7
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 16.38 (MB)
#Total memory = 1513.49 (MB)
#Peak memory = 1596.89 (MB)
#
#Finished global routing on Thu May 15 02:17:07 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1513.44 (MB), peak = 1596.89 (MB)
#Start Track Assignment.
#Done with 8669 horizontal wires in 2 hboxes and 7458 vertical wires in 2 hboxes.
#Done with 1724 horizontal wires in 2 hboxes and 1706 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1       952.11 	  0.00%  	  0.00% 	  0.00%
# Metal2     21867.01 	  0.05%  	  0.00% 	  0.00%
# Metal3     48884.40 	  0.15%  	  0.00% 	  0.02%
# Metal4     21211.90 	  0.04%  	  0.00% 	  0.00%
# Metal5     42635.36 	  0.02%  	  0.00% 	  0.00%
# Metal6     14618.76 	  0.01%  	  0.00% 	  0.00%
# Metal7     28072.56 	  0.00%  	  0.00% 	  0.00%
# Metal8        75.47 	  0.00%  	  0.00% 	  0.00%
# Metal9       936.70 	  0.00%  	  0.00% 	  0.00%
# Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
# Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      179254.27  	  0.06% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 109
#Total wire length = 186399 um.
#Total half perimeter of net bounding box = 185593 um.
#Total wire length on LAYER Metal1 = 951 um.
#Total wire length on LAYER Metal2 = 21717 um.
#Total wire length on LAYER Metal3 = 51772 um.
#Total wire length on LAYER Metal4 = 25839 um.
#Total wire length on LAYER Metal5 = 42516 um.
#Total wire length on LAYER Metal6 = 14569 um.
#Total wire length on LAYER Metal7 = 28026 um.
#Total wire length on LAYER Metal8 = 75 um.
#Total wire length on LAYER Metal9 = 935 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 34013
#Up-Via Summary (total 34013):
#           
#-----------------------
# Metal1          13299
# Metal2          11027
# Metal3           4183
# Metal4           2935
# Metal5           1314
# Metal6           1159
# Metal7             50
# Metal8             46
#-----------------------
#                 34013 
#
#cpu time = 00:00:02, elapsed time = 00:00:03, memory = 1513.90 (MB), peak = 1596.89 (MB)
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Finish check_net_pin_list step Enter extract_rc_after_routing
#Extract in track assign mode
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner RC_Extraction_WC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
#Corner RC_Extraction_BC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV_On
# Corner(s) : 
#RC_Extraction_WC [25.00] 
#RC_Extraction_BC [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=286 [11, 792]
#Generating the tQuantus model file automatically.
#num_tile=24090 avg_aspect_ratio=2.082489 
#Vertical num_row 55 per_row= 432 halo= 12000 
#hor_num_col = 63 final aspect_ratio= 1.726033
#Build RC corners: cpu time = 00:00:33, elapsed time = 00:01:02, memory = 1590.14 (MB), peak = 1728.07 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.09 (MB)
#Total memory = 1598.61 (MB)
#Peak memory = 1728.07 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#
#Start Post Track Assignment Wire Spread.
#Done with 4517 horizontal wires in 2 hboxes and 2749 vertical wires in 2 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#4x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 9 hboxes with single thread on machine with  Xeon 2.50GHz 36608KB Cache 4CPU...
#Process 0 special clock nets for rc extraction
#Total 4650 nets were built. 1423 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:04, elapsed time = 00:00:05 .
#   Increased memory =    32.86 (MB), total memory =  1631.93 (MB), peak memory =  1728.07 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1598.99 (MB), peak = 1728.07 (MB)
#RC Statistics: 22502 Res, 15777 Ground Cap, 5405 XCap (Edge to Edge)
#RC V/H edge ratio: 0.51, Avg V/H Edge Length: 9214.67 (15986), Avg L-Edge Length: 27923.49 (5113)
#Register nets and terms for rcdb /tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_nweu7d.rcdb.d
#Finish registering nets and terms for rcdb.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 29064 nodes, 24414 edges, and 10988 xcaps
#1423 inserted nodes are removed
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_nweu7d.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2033.906M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_nweu7d.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell mcs4 has rcdb /tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_nweu7d.rcdb.d specified
Cell mcs4, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:01.0 real: 0:00:01.0 mem: 2009.906M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:43
#Elapsed time = 00:01:13
#Increased memory = 86.61 (MB)
#Total memory = 1600.51 (MB)
#Peak memory = 1728.07 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
#Reporting timing...
**WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 50.000 (ns)
#Stage 1: cpu time = 00:00:03, elapsed time = 00:00:04, memory = 1607.51 (MB), peak = 1728.07 (MB)
#Library Standard Delay: 38.00ps
#Slack threshold: 0.00ps
#*** Analyzed 0 timing critical paths
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1607.61 (MB), peak = 1728.07 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1608.23 (MB), peak = 1728.07 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
Worst slack reported in the design = 44.826057 (late)
*** writeDesignTiming (0:00:00.4) ***
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1608.46 (MB), peak = 1728.07 (MB)
Un-suppress "**WARN ..." messages.
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 4650
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
Current (total cpu=0:06:54, real=0:26:51, peak res=1728.1M, current mem=1571.5M)
mcs4
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1582.0M, current mem=1582.0M)
Current (total cpu=0:06:54, real=0:26:51, peak res=1728.1M, current mem=1582.0M)
Current (total cpu=0:06:54, real=0:26:51, peak res=1728.1M, current mem=1582.0M)
mcs4
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1582.3M, current mem=1582.3M)
Current (total cpu=0:06:54, real=0:26:51, peak res=1728.1M, current mem=1582.3M)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1582.36 (MB), peak = 1728.07 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 4650
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 388 horizontal wires in 2 hboxes and 372 vertical wires in 2 hboxes.
#Done with 34 horizontal wires in 2 hboxes and 76 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1       952.31 	  0.00%  	  0.00% 	  0.00%
# Metal2     21838.87 	  0.02%  	  0.00% 	  0.00%
# Metal3     48860.01 	  0.15%  	  0.00% 	  0.02%
# Metal4     21210.41 	  0.05%  	  0.00% 	  0.01%
# Metal5     42638.78 	  0.02%  	  0.00% 	  0.00%
# Metal6     14619.71 	  0.00%  	  0.00% 	  0.00%
# Metal7     28072.16 	  0.00%  	  0.00% 	  0.00%
# Metal8        75.47 	  0.00%  	  0.00% 	  0.00%
# Metal9       936.70 	  0.00%  	  0.00% 	  0.00%
# Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
# Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      179204.42  	  0.06% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total number of nets with non-default rule or having extra spacing = 109
#Total wire length = 186348 um.
#Total half perimeter of net bounding box = 185593 um.
#Total wire length on LAYER Metal1 = 951 um.
#Total wire length on LAYER Metal2 = 21694 um.
#Total wire length on LAYER Metal3 = 51746 um.
#Total wire length on LAYER Metal4 = 25835 um.
#Total wire length on LAYER Metal5 = 42518 um.
#Total wire length on LAYER Metal6 = 14569 um.
#Total wire length on LAYER Metal7 = 28025 um.
#Total wire length on LAYER Metal8 = 75 um.
#Total wire length on LAYER Metal9 = 935 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 34013
#Up-Via Summary (total 34013):
#           
#-----------------------
# Metal1          13299
# Metal2          11027
# Metal3           4183
# Metal4           2935
# Metal5           1314
# Metal6           1159
# Metal7             50
# Metal8             46
#-----------------------
#                 34013 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1582.38 (MB), peak = 1728.07 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:01:06
#Elapsed time = 00:01:39
#Increased memory = 99.50 (MB)
#Total memory = 1582.38 (MB)
#Peak memory = 1728.07 (MB)
#Start reading timing information from file .timing_file_9585.tif.gz ...
#Read in timing information for 21 ports, 4653 instances from timing file .timing_file_9585.tif.gz.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 6
#
#    By Layer and Type :
#	         EOLSpc    Short   Totals
#	Metal1        1        3        4
#	Metal2        0        2        2
#	Totals        1        5        6
#3976 out of 4653 instances (85.5%) need to be verified(marked ipoed), dirty area = 61.8%.
#   number of violations = 0
#cpu time = 00:01:16, elapsed time = 00:01:26, memory = 1580.64 (MB), peak = 1728.07 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 109
#Total wire length = 192816 um.
#Total half perimeter of net bounding box = 185593 um.
#Total wire length on LAYER Metal1 = 1285 um.
#Total wire length on LAYER Metal2 = 24475 um.
#Total wire length on LAYER Metal3 = 52674 um.
#Total wire length on LAYER Metal4 = 27328 um.
#Total wire length on LAYER Metal5 = 41643 um.
#Total wire length on LAYER Metal6 = 15392 um.
#Total wire length on LAYER Metal7 = 28873 um.
#Total wire length on LAYER Metal8 = 153 um.
#Total wire length on LAYER Metal9 = 993 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 36533
#Up-Via Summary (total 36533):
#           
#-----------------------
# Metal1          13343
# Metal2          12337
# Metal3           5026
# Metal4           3081
# Metal5           1421
# Metal6           1207
# Metal7             68
# Metal8             50
#-----------------------
#                 36533 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:16
#Elapsed time = 00:01:27
#Increased memory = -1.74 (MB)
#Total memory = 1580.64 (MB)
#Peak memory = 1728.07 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1581.43 (MB), peak = 1728.07 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 109
#Total wire length = 192816 um.
#Total half perimeter of net bounding box = 185593 um.
#Total wire length on LAYER Metal1 = 1285 um.
#Total wire length on LAYER Metal2 = 24475 um.
#Total wire length on LAYER Metal3 = 52668 um.
#Total wire length on LAYER Metal4 = 27329 um.
#Total wire length on LAYER Metal5 = 41648 um.
#Total wire length on LAYER Metal6 = 15392 um.
#Total wire length on LAYER Metal7 = 28873 um.
#Total wire length on LAYER Metal8 = 153 um.
#Total wire length on LAYER Metal9 = 993 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 36537
#Up-Via Summary (total 36537):
#           
#-----------------------
# Metal1          13343
# Metal2          12337
# Metal3           5028
# Metal4           3083
# Metal5           1421
# Metal6           1207
# Metal7             68
# Metal8             50
#-----------------------
#                 36537 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 109
#Total wire length = 192816 um.
#Total half perimeter of net bounding box = 185593 um.
#Total wire length on LAYER Metal1 = 1285 um.
#Total wire length on LAYER Metal2 = 24475 um.
#Total wire length on LAYER Metal3 = 52668 um.
#Total wire length on LAYER Metal4 = 27329 um.
#Total wire length on LAYER Metal5 = 41648 um.
#Total wire length on LAYER Metal6 = 15392 um.
#Total wire length on LAYER Metal7 = 28873 um.
#Total wire length on LAYER Metal8 = 153 um.
#Total wire length on LAYER Metal9 = 993 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 36537
#Up-Via Summary (total 36537):
#           
#-----------------------
# Metal1          13343
# Metal2          12337
# Metal3           5028
# Metal4           3083
# Metal5           1421
# Metal6           1207
# Metal7             68
# Metal8             50
#-----------------------
#                 36537 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:01:18
#Elapsed time = 00:01:29
#Increased memory = -0.93 (MB)
#Total memory = 1581.45 (MB)
#Peak memory = 1728.07 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:02:28
#Elapsed time = 00:03:12
#Increased memory = 145.22 (MB)
#Total memory = 1565.07 (MB)
#Peak memory = 1728.07 (MB)
#Number of warnings = 2
#Total number of warnings = 21
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu May 15 02:20:00 2025
#
% End globalDetailRoute (date=05/15 02:20:00, total cpu=0:02:28, real=0:03:12, peak res=1728.1M, current mem=1565.1M)
#***Restoring views
#Default setup view is reset to AnalysisView_WC.
#Default setup view is reset to AnalysisView_WC.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:02:28, elapsed time = 00:03:13, memory = 1545.27 (MB), peak = 1728.07 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
WARNING   TCLCMD-1403          1  '%s'                                     
*** Message Summary: 3 warning(s), 0 error(s)

#% End routeDesign (date=05/15 02:20:01, total cpu=0:02:29, real=0:03:13, peak res=1728.1M, current mem=1545.3M)
# suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
<CMD> fit
<CMD> zoomBox -151.70200 -9.06000 332.90200 190.26000
# puts "\n--- Post-Route Timing Analysis ---"
# timeDesign -postRoute -prefix postRoute_setup
<CMD> timeDesign -postRoute -prefix postRoute_setup
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
*** timeDesign #11 [begin] : totSession cpu/real = 0:08:17.4/0:29:28.7 (0.3), mem = 1959.6M
 Reset EOS DB
Ignoring AAE DB Resetting ...
#Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=4688)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Thu May 15 02:21:10 2025
#
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1546.89 (MB), peak = 1728.07 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner RC_Extraction_WC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
#Corner RC_Extraction_BC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV-On
# Corner(s) : 
#RC_Extraction_WC [25.00] 
#RC_Extraction_BC [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:03, memory = 1549.65 (MB), peak = 1728.07 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1549.65 (MB)
#Peak memory = 1728.07 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#4x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 9 hboxes with single thread on machine with  Xeon 2.50GHz 36608KB Cache 4CPU...
#Process 0 special clock nets for rc extraction
#Total 4650 nets were built. 1465 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:05, elapsed time = 00:00:06 .
#   Increased memory =    31.11 (MB), total memory =  1580.76 (MB), peak memory =  1728.07 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_fw4kn7.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1553.27 (MB), peak = 1728.07 (MB)
#RC Statistics: 26950 Res, 18330 Ground Cap, 11675 XCap (Edge to Edge)
#RC V/H edge ratio: 0.75, Avg V/H Edge Length: 13083.17 (16345), Avg L-Edge Length: 9804.10 (7451)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_fw4kn7.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 31617 nodes, 26967 edges, and 23680 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1550.28 (MB), peak = 1728.07 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_fw4kn7.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 1969.379M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_fw4kn7.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell mcs4 has rcdb /tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_fw4kn7.rcdb.d specified
Cell mcs4, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:01.4 real: 0:00:02.0 mem: 1969.379M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:08
#Elapsed time = 00:00:11
#Increased memory = 3.51 (MB)
#Total memory = 1550.39 (MB)
#Peak memory = 1728.07 (MB)
#
#1465 inserted nodes are removed
#	no debugging net set
#Start Inst Signature in MT(0)
#Start Net Signature in MT(66012157)
#Calculate SNet Signature in MT (115713840)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.50GHz 36608KB Cache 4CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.01 (MB), total memory =  1548.09 (MB), peak memory =  1728.07 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1548.08 (MB), peak memory =  1728.07 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1548.08 (MB), peak memory =  1728.07 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1548.07 (MB), peak memory =  1728.07 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.01 (MB), total memory =  1548.08 (MB), peak memory =  1728.07 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.00 (MB), total memory =  1548.07 (MB), peak memory =  1728.07 (MB)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=1976.69 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1976.69)
Reading RCDB with compressed RC data.
Total number of fetched objects 4667
AAE_INFO-618: Total number of nets in the design is 4688,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2031.24 CPU=0:00:02.7 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=1994.62 CPU=0:00:03.0 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1994.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1994.6M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1943.84)
Glitch Analysis: View AnalysisView_WC -- Total Number of Nets Skipped = 28. 
Glitch Analysis: View AnalysisView_WC -- Total Number of Nets Analyzed = 4667. 
Total number of fetched objects 4667
AAE_INFO-618: Total number of nets in the design is 4688,  2.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1986.59 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=1986.59 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:05.0 totSessionCpu=0:08:30 mem=1986.6M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 39.735  | 39.735  | 46.178  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.003   |     10 (10)      |
|   max_tran     |     18 (78)      |   -0.342   |     19 (84)      |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.114%
Total number of glitch violations: 0
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 14.3 sec
Total Real time: 26.0 sec
Total Memory Usage: 1960.179688 Mbytes
Reset AAE Options
*** timeDesign #11 [finish] : cpu/real = 0:00:14.3/0:00:25.4 (0.6), totSession cpu/real = 0:08:31.7/0:29:54.2 (0.3), mem = 1960.2M
# timeDesign -postRoute -prefix postRoute_hold -hold
<CMD> timeDesign -postRoute -prefix postRoute_hold -hold
*** timeDesign #12 [begin] : totSession cpu/real = 0:08:31.7/0:29:54.2 (0.3), mem = 1960.2M
 Reset EOS DB
Ignoring AAE DB Resetting ...
#Start Inst Signature in MT(0)
#Start Net Signature in MT(66012157)
#Calculate SNet Signature in MT (115713840)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.50GHz 36608KB Cache 4CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1589.09 (MB), peak memory =  1728.07 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1589.09 (MB), peak memory =  1728.07 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1589.09 (MB), peak memory =  1728.07 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1589.09 (MB), peak memory =  1728.07 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1589.09 (MB), peak memory =  1728.07 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -2.00 (MB), total memory =  1589.09 (MB), peak memory =  1728.07 (MB)
The design is extracted. Skipping TQuantus.
*** Enable all active views. ***

Optimization is working on the following views:
  Setup views:  AnalysisView_WC
  Hold  views: AnalysisView_BC 
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1926.23)
Reading RCDB with compressed RC data.
Total number of fetched objects 4667
AAE_INFO-618: Total number of nets in the design is 4688,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=1970.45 CPU=0:00:02.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1970.45 CPU=0:00:02.2 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1970.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1970.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1937.66)
Glitch Analysis: View AnalysisView_BC -- Total Number of Nets Skipped = 126. 
Glitch Analysis: View AnalysisView_BC -- Total Number of Nets Analyzed = 4667. 
Total number of fetched objects 4667
AAE_INFO-618: Total number of nets in the design is 4688,  68.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=1980.34 CPU=0:00:02.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1980.34 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:04.9 real=0:00:05.0 totSessionCpu=0:08:37 mem=1980.3M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 AnalysisView_BC 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.011  | -0.011  |  0.286  |
|           TNS (ns):| -0.221  | -0.221  |  0.000  |
|    Violating Paths:|   84    |   84    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

Density: 78.114%
------------------------------------------------------------------
*** Enable all active views. ***
Reported timing to dir ./timingReports
Total CPU time: 6.02 sec
Total Real time: 7.0 sec
Total Memory Usage: 1904.328125 Mbytes
Reset AAE Options
*** timeDesign #12 [finish] : cpu/real = 0:00:06.0/0:00:07.3 (0.8), totSession cpu/real = 0:08:37.7/0:30:01.5 (0.3), mem = 1904.3M
# suspend
**INFO(SUSPEND): The current script is stopped at 'suspend' command. Type 'resume' to continue.
# puts "\n--- GDS Output ---"
# set nameGDS "${DESIGN_NAME}_final.gds"
# streamOut ${OUTPUT_DIR}/${nameGDS} -mapFile ${GDS_MAP_FILE} -libName ${GDS_LIB_NAME} -merge ${GDS_MERGE_LIBS} -outputMacros -units 1000 -mode ALL
<CMD> streamOut outputs/mcs4_final.gds -mapFile /media/Ext/libs/IBM_PDK/bicmos8hp/v.20171220/lef/bicmos8hp_soce2gds.map -libName DesignLib -merge {
    "/media/Ext/libs/8HP_IP_CELL_AND_IO_Libs/BiCMOS8HP_Digital_Kit/ibm_cmos8hp/sc_1p2v_12t_rvt/v.20171220/gds2/BICMOS8HP_SC_1P2V_12T_RVT.gds"
    "/opt/libs/IBM_PDK/bicmos8hp/v.20160727/gds2/CMOS8HP_BASE_WB_IO_7LM.gds"
} -outputMacros -units 1000 -mode ALL
**ERROR: (IMPOGDS-2):	Cannot open '/media/Ext/libs/IBM_PDK/bicmos8hp/v.20171220/lef/bicmos8hp_soce2gds.map'
**ERROR: (IMPSE-110):	File '../../pnr/Script_mcs4_pnr.tcl' line 213: errors out.
### End verbose source output for '../../pnr/Script_mcs4_pnr.tcl'.

<CMD> zoomBox 30.71650 167.23900 55.48600 138.68150
<CMD> fit
<CMD> zoomBox -47.37950 133.72750 13.52400 61.45950
<CMD> zoomBox -3.66800 93.26150 2.67100 87.13350
<CMD> zoomBox -0.38650 90.96800 0.22250 90.56500
<CMD> selectObject IO_Pin {io_pad[5]}
<CMD> zoomBox -0.15300 90.82600 0.15600 90.65300
<CMD> zoomBox -0.30500 90.61700 0.38050 90.89900
<CMD> zoomBox -0.34900 90.60100 0.45750 90.93250
<CMD> zoomBox -0.40050 90.58150 0.54850 90.97200
<CMD> fit
<CMD> zoomBox 80.83800 2.88750 98.90500 -6.14600
<CMD> zoomBox 87.25000 0.66850 90.48550 -0.67850
<CMD> deselectAll
<CMD> selectObject IO_Pin {p_out[5]}
<CMD> deselectAll
<CMD> fit
<CMD> zoomBox 79.96400 -0.31800 98.61350 -9.06000
<CMD> fit
<CMD> zoomBox -121.76050 1.29950 290.15300 170.72150
<CMD> zoomBox -227.90250 -37.29750 442.82950 238.57800
<CMD> zoomBox 78.62550 4.24500 98.79150 -11.48450
<CMD> zoomBox 84.05150 0.40450 85.17850 -0.30850
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> zoomBox 85.68150 -0.34400 87.72150 0.49500
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> zoomBox 87.14300 -0.43450 89.96700 0.72700
<CMD> panPage 1 0
<CMD> zoomBox 87.75200 -0.49200 91.07450 0.87450
<CMD> zoomBox 87.14250 -0.63950 91.74150 1.25200
<CMD> panPage 1 0
<CMD> zoomBox 87.67900 -0.84500 94.04550 1.77350
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> panPage 1 0
<CMD> zoomBox 93.41100 -1.30950 103.77800 2.95450
<CMD> zoomBox -10.20400 -26.49700 217.18200 67.02800
<CMD> zoomBox -29.36250 -31.15400 238.15050 78.87550
<CMD> zoomBox -51.90250 -36.63300 262.81900 92.81350
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> zoomBox 178.22450 101.36750 191.09350 73.54800
<CMD> zoomBox 155.83700 75.00000 213.32850 98.64650
<CMD> zoomBox 163.46350 77.10600 205.00150 94.19100
<CMD> zoomBox 166.19050 77.85500 201.49850 92.37750
<CMD> zoomBox 176.69750 80.67900 188.01650 85.33450
<CMD> zoomBox 178.01300 80.97300 186.19200 84.33700
<CMD> zoomBox 180.34700 81.50700 182.97050 82.58600
<CMD> zoomBox 180.63850 81.57200 182.53400 82.35150
<CMD> panPage 0 1
<CMD> zoomBox 169.34300 79.22200 199.38300 91.57750
<CMD> zoomBox 154.21400 75.73400 221.91700 103.58050
<CMD> panPage 0 1
<CMD> zoomBox 149.41500 82.98150 229.06550 115.74200
<CMD> zoomBox 181.21750 98.26000 182.51100 96.48800
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> zoomBox 181.22550 93.11400 181.39150 92.92750
<CMD> zoomBox 169.12050 88.05800 200.20550 100.84350
<CMD> zoomBox 166.97950 87.18400 203.55000 102.22550
<CMD> zoomBox 164.46100 86.15550 207.48500 103.85150
<CMD> zoomBox 149.08500 79.87750 231.50700 113.77800
<CMD> zoomBox -10.96700 14.52550 481.56900 217.10800
<CMD> zoomBox -131.74350 -34.79000 670.26950 295.08200
<CMD> zoomBox -186.97800 -57.34350 756.56750 330.74150
<CMD> zoomBox -251.95950 -83.87650 858.09450 372.69400
<CMD> zoomBox -199.79450 -62.75000 743.75150 325.33500
<CMD> zoomBox -159.62450 -52.19700 642.39000 277.67550
<CMD> zoomBox -125.48050 -43.22700 556.23300 237.16500
<CMD> zoomBox 172.12850 195.35200 200.00400 137.55200
<CMD> zoomBox 168.87000 184.62000 186.95350 168.48000
<CMD> zoomBox 174.50200 182.42550 181.41550 176.21950
<CMD> selectWire 1.8500 178.1500 179.3500 178.9500 1 VSS
<CMD> fit
<CMD> deselectAll
<CMD> zoomBox -10.08000 14.25250 12.64950 -11.68250
<CMD> zoomBox -7.53100 2.15700 10.66900 -2.50650
<CMD> fit
<CMD> zoomBox -207.49700 -18.98500 362.62500 215.50900
<CMD> zoomBox -151.70200 -9.06050 332.90200 190.25950
<CMD> zoomBox -104.27600 -0.62450 307.63750 168.79750
<CMD> zoomBox 82.48450 4.08150 93.63050 -3.10150
<CMD> optDesign -postRoute -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1526.0M, totSessionCpu=0:09:01 **
GigaOpt running with 1 threads.
**INFO: User settings:
setNanoRouteMode -drouteUseLefPinTaperRule                      true
setNanoRouteMode -extractDesignSignature                        127775306
setNanoRouteMode -extractRcModelFile                            rc_model.bin
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           41.7
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeSiEffort                                 high
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       false
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 0.1
setExtractRCMode -engine                                        postRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setUsefulSkewMode -ecoRoute                                     false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeHoldViews                                     { AnalysisView_WC AnalysisView_BC }
setOptMode -activeSetupViews                                    { AnalysisView_WC AnalysisView_BC }
setOptMode -addInstancePrefix                                   postCTShold
setOptMode -autoHoldViews                                       { AnalysisView_BC}
setOptMode -autoSetupViews                                      { AnalysisView_WC}
setOptMode -autoTDGRSetupViews                                  { AnalysisView_WC}
setOptMode -autoViewHoldTargetSlack                             0
setOptMode -drcMargin                                           0
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       true
setOptMode -preserveAllSequential                               false
setOptMode -setupTargetSlack                                    0
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -honorSoftBlockage                                 true
setPlaceMode -place_design_floorplan_mode                       false
setPlaceMode -place_detail_check_route                          true
setPlaceMode -place_detail_preserve_routing                     true
setPlaceMode -place_detail_remove_affected_routing              true
setPlaceMode -place_detail_swap_eeq_cells                       false
setPlaceMode -place_global_clock_gate_aware                     true
setPlaceMode -place_global_cong_effort                          high
setPlaceMode -place_global_ignore_scan                          true
setPlaceMode -place_global_ignore_spare                         false
setPlaceMode -place_global_module_aware_spare                   false
setPlaceMode -place_global_place_io_pins                        true
setPlaceMode -place_global_reorder_scan                         true
setPlaceMode -powerDriven                                       false
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -skew                                           true
setAnalysisMode -virtualIPO                                     false

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
*** optDesign #4 [begin] : totSession cpu/real = 0:09:01.2/0:36:55.4 (0.2), mem = 1921.1M
*** InitOpt #5 [begin] : totSession cpu/real = 0:09:01.2/0:36:55.4 (0.2), mem = 1921.1M
**optDesign ... cpu = 0:00:02, real = 0:00:04, mem = 1561.5M, totSessionCpu=0:09:03 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1943.1M, init mem=1943.1M)
*info: Placed = 4653           (Fixed = 108)
*info: Unplaced = 0           
Placement Density:78.11%(22481/28779)
Placement Density (including fixed std cells):78.11%(22481/28779)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1943.1M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
*** InitOpt #5 [finish] : cpu/real = 0:00:02.0/0:00:03.7 (0.5), totSession cpu/real = 0:09:03.1/0:36:59.1 (0.2), mem = 1943.1M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
#Start Inst Signature in MT(0)
#Start Net Signature in MT(66012157)
#Calculate SNet Signature in MT (115713840)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.50GHz 36608KB Cache 4CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1552.19 (MB), peak memory =  1728.07 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1552.19 (MB), peak memory =  1728.07 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1552.19 (MB), peak memory =  1728.07 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1552.19 (MB), peak memory =  1728.07 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1552.19 (MB), peak memory =  1728.07 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -8.36 (MB), total memory =  1552.19 (MB), peak memory =  1728.07 (MB)
The design is extracted. Skipping TQuantus.

Optimization is working on the following views:
  Setup views: AnalysisView_WC 
  Hold  views:  AnalysisView_BC
**INFO: flowCheckPoint #2 OptimizationHold
GigaOpt Hold Optimizer is used
Reading RCDB with compressed RC data.
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:09:05 mem=1989.8M ***
*** BuildHoldData #2 [begin] : totSession cpu/real = 0:09:04.5/0:37:00.9 (0.2), mem = 1989.8M
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=1987.77)
Total number of fetched objects 4667
AAE_INFO-618: Total number of nets in the design is 4688,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2015.25 CPU=0:00:02.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2015.25 CPU=0:00:02.5 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2015.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2015.2M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1968.46)
Glitch Analysis: View AnalysisView_BC -- Total Number of Nets Skipped = 126. 
Glitch Analysis: View AnalysisView_BC -- Total Number of Nets Analyzed = 4667. 
Total number of fetched objects 4667
AAE_INFO-618: Total number of nets in the design is 4688,  68.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2011.22 CPU=0:00:02.4 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2011.22 CPU=0:00:02.4 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:05.7 real=0:00:08.0 totSessionCpu=0:09:11 mem=2011.2M)
Done building cte hold timing graph (fixHold) cpu=0:00:06.3 real=0:00:09.0 totSessionCpu=0:09:11 mem=2011.2M ***
Done building hold timer [11708 node(s), 13429 edge(s), 1 view(s)] (fixHold) cpu=0:00:06.9 real=0:00:10.0 totSessionCpu=0:09:11 mem=2026.5M ***
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2006.48)
Total number of fetched objects 4667
AAE_INFO-618: Total number of nets in the design is 4688,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2007.53 CPU=0:00:02.6 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=2007.53 CPU=0:00:02.7 REAL=0:00:05.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2007.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2007.5M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=1973.74)
Glitch Analysis: View AnalysisView_WC -- Total Number of Nets Skipped = 28. 
Glitch Analysis: View AnalysisView_WC -- Total Number of Nets Analyzed = 4667. 
Total number of fetched objects 4667
AAE_INFO-618: Total number of nets in the design is 4688,  2.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2017.42 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2017.42 CPU=0:00:00.2 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:03.8 real=0:00:07.0 totSessionCpu=0:09:16 mem=2017.4M)
Done building cte setup timing graph (fixHold) cpu=0:00:11.1 real=0:00:17.0 totSessionCpu=0:09:16 mem=2017.4M ***
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 66.8 ps, libStdDelay = 38.0 ps, minBufSize = 6840000 (5.0)
*Info: worst delay setup view: AnalysisView_WC

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC
Hold views included:
 AnalysisView_BC

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 39.735  | 39.735  | 46.178  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.011  | -0.011  |  0.286  |
|           TNS (ns):| -0.221  | -0.221  |  0.000  |
|    Violating Paths:|   84    |   84    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.003   |     10 (10)      |
|   max_tran     |     18 (78)      |   -0.342   |     19 (84)      |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.114%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:30, mem = 1604.9M, totSessionCpu=0:09:19 **
*** BuildHoldData #2 [finish] : cpu/real = 0:00:14.2/0:00:24.0 (0.6), totSession cpu/real = 0:09:18.7/0:37:24.9 (0.2), mem = 2014.8M
*** HoldOpt #2 [begin] : totSession cpu/real = 0:09:18.7/0:37:24.9 (0.2), mem = 2014.8M
*info: Run optDesign holdfix with 1 thread.
Info: 109 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:14.7 real=0:00:25.0 totSessionCpu=0:09:19 mem=2230.7M density=78.114% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.011|    -0.22|      84|          0|       0(     0)|   78.11%|   0:00:00.0|  2230.7M|
|   1|  -0.011|    -0.22|      84|          0|       0(     0)|   78.11%|   0:00:01.0|  2230.7M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.011|    -0.22|      84|          0|       0(     0)|   78.11%|   0:00:00.0|  2230.7M|
|   1|  -0.008|    -0.09|      43|         35|       3(     0)|   78.32%|   0:00:02.0|  2238.7M|
|   2|  -0.006|    -0.07|      35|          8|       0(     0)|   78.37%|   0:00:01.0|  2238.7M|
|   3|  -0.006|    -0.01|       3|         23|       6(     0)|   78.52%|   0:00:02.0|  2238.7M|
|   4|  -0.006|    -0.01|       2|          1|       0(     0)|   78.53%|   0:00:01.0|  2238.7M|
|   5|  -0.006|    -0.01|       2|          0|       0(     0)|   78.53%|   0:00:00.0|  2238.7M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 67 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)
*info:    Total 9 instances resized for Phase I
*info:        in which 0 FF resizing 
*info:        in which 0 ripple resizing (0.000%)

Phase II ......
Executing transform: AddBuffer
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.006|    -0.01|       2|          0|       0(     0)|   78.53%|   0:00:00.0|  2238.7M|
|   1|  -0.006|    -0.01|       2|          0|       0(     0)|   78.53%|   0:00:00.0|  2238.7M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

Phase III ......
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.006|    -0.01|       2|          0|       0(     0)|   78.53%|   0:00:00.0|  2238.7M|
|   1|  -0.006|    -0.01|       2|          0|       0(     0)|   78.53%|   0:00:00.0|  2238.7M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 8 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:     8 net(s): Could not be fixed because of no legal loc.

Resizing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because of no legal loc.
*info:     5 net(s): Could not be fixed because of hold slack degradation.
*info:     2 net(s): Could not be fixed because all the cells are filtered.


*** Finished Core Fixing (fixHold) cpu=0:00:18.4 real=0:00:34.0 totSessionCpu=0:09:23 mem=2238.7M density=78.526% ***

*info:
*info: Added a total of 67 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           63 cells of type 'CLKBUFX2' used
*info:            2 cells of type 'CLKBUFX4' used
*info:            1 cell  of type 'DLY1X1' used
*info:            1 cell  of type 'DLY2X4' used
*info:
*info: Total 9 instances resized
*info:       in which 0 FF resizing
*info:

*** Finish Post Route Hold Fixing (cpu=0:00:18.4 real=0:00:34.0 totSessionCpu=0:09:23 mem=2238.7M density=78.526%) ***
**INFO: total 76 insts, 0 nets marked don't touch
**INFO: total 76 insts, 0 nets marked don't touch DB property
**INFO: total 76 insts, 0 nets unmarked don't touch

*** HoldOpt #2 [finish] : cpu/real = 0:00:04.2/0:00:09.7 (0.4), totSession cpu/real = 0:09:22.9/0:37:34.6 (0.2), mem = 2131.6M
**INFO: Skipping refine place as no non-legal commits were detected
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:22, real = 0:00:40, mem = 1711.0M, totSessionCpu=0:09:23 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2131.80M, totSessionCpu=0:09:23).
**optDesign ... cpu = 0:00:22, real = 0:00:40, mem = 1711.1M, totSessionCpu=0:09:23 **

Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:09:23 mem=2170.0M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 2170.0MB
Summary Report:
Instances move: 0 (out of 4612 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2170.0MB
*** Finished refinePlace (0:09:24 mem=2170.0M) ***

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 39.735  | 39.735  | 46.178  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.003   |     10 (10)      |
|   max_tran     |     18 (78)      |   -0.342   |     19 (84)      |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.526%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:23, real = 0:00:43, mem = 1711.3M, totSessionCpu=0:09:24 **
**INFO: flowCheckPoint #3 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
Existing Dirty Nets : 134
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 134
*** EcoRoute #1 [begin] : totSession cpu/real = 0:09:24.0/0:37:38.0 (0.2), mem = 2122.6M

globalDetailRoute

#Start globalDetailRoute on Thu May 15 02:29:18 2025
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=4755)
#NanoRoute Version 21.12-s106_1 NR211128-2235/21_12-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 35 (skipped).
#Total number of routable nets = 4720.
#Total number of nets in the design = 4755.
#151 routable nets do not have any wires.
#4569 routable nets have routed wires.
#151 nets will be global routed.
#109 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Thu May 15 02:29:20 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 4746 nets.
#Voltage range [0.000 - 0.000] has 4 nets.
#Voltage range [0.900 - 1.320] has 5 nets.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1711.95 (MB), peak = 1745.52 (MB)
#Processed 78/0 dirty instances, 76/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(76 insts marked dirty, reset pre-exisiting dirty flag on 76 insts, 0 nets marked need extraction)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:03, memory = 1716.52 (MB), peak = 1745.52 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu May 15 02:29:23 2025
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:04
#Increased memory = 8.43 (MB)
#Total memory = 1716.52 (MB)
#Peak memory = 1745.52 (MB)
#
#
#Start global routing on Thu May 15 02:29:23 2025
#
#
#Start global routing initialization on Thu May 15 02:29:23 2025
#
#Number of eco nets is 110
#
#Start global routing data preparation on Thu May 15 02:29:23 2025
#
#Start routing resource analysis on Thu May 15 02:29:23 2025
#
#Routing resource analysis is done on Thu May 15 02:29:24 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         196         758        4096    69.58%
#  Metal2         V         556         350        4096     0.00%
#  Metal3         H         560         394        4096     0.00%
#  Metal4         V         698         208        4096     0.00%
#  Metal5         H         697         257        4096     0.00%
#  Metal6         V         798         108        4096     0.00%
#  Metal7         H         791         163        4096     0.00%
#  Metal8         V         904           2        4096     0.00%
#  Metal9         H         948           6        4096     0.00%
#  Metal10        V         361           0        4096     0.00%
#  Metal11        H         381           0        4096     0.00%
#  --------------------------------------------------------------
#  Total                   6892      21.72%       45056     6.33%
#
#  109 nets (2.29%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Thu May 15 02:29:24 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1717.09 (MB), peak = 1745.52 (MB)
#
#
#Global routing initialization is done on Thu May 15 02:29:24 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1717.09 (MB), peak = 1745.52 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1717.47 (MB), peak = 1745.52 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1717.47 (MB), peak = 1745.52 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 35 (skipped).
#Total number of routable nets = 4720.
#Total number of nets in the design = 4755.
#
#4720 routable nets have routed wires.
#109 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             151  
#-----------------------------
#        Total             151  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                109            4611  
#------------------------------------------------
#        Total                109            4611  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        3(0.18%)   (0.18%)
#  Metal2        1(0.02%)   (0.02%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  Metal7        0(0.00%)   (0.00%)
#  Metal8        0(0.00%)   (0.00%)
#  Metal9        0(0.00%)   (0.00%)
#  Metal10       0(0.00%)   (0.00%)
#  Metal11       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      4(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.01% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 109
#Total wire length = 197987 um.
#Total half perimeter of net bounding box = 190779 um.
#Total wire length on LAYER Metal1 = 1282 um.
#Total wire length on LAYER Metal2 = 24780 um.
#Total wire length on LAYER Metal3 = 56599 um.
#Total wire length on LAYER Metal4 = 27571 um.
#Total wire length on LAYER Metal5 = 42328 um.
#Total wire length on LAYER Metal6 = 15423 um.
#Total wire length on LAYER Metal7 = 28857 um.
#Total wire length on LAYER Metal8 = 153 um.
#Total wire length on LAYER Metal9 = 993 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 36916
#Up-Via Summary (total 36916):
#           
#-----------------------
# Metal1          13474
# Metal2          12484
# Metal3           5081
# Metal4           3121
# Metal5           1429
# Metal6           1209
# Metal7             68
# Metal8             50
#-----------------------
#                 36916 
#
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:02
#Increased memory = 0.95 (MB)
#Total memory = 1717.47 (MB)
#Peak memory = 1745.52 (MB)
#
#Finished global routing on Thu May 15 02:29:25 2025
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1716.91 (MB), peak = 1745.52 (MB)
#Start Track Assignment.
#Done with 148 horizontal wires in 2 hboxes and 66 vertical wires in 2 hboxes.
#Done with 5 horizontal wires in 2 hboxes and 12 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 109
#Total wire length = 197993 um.
#Total half perimeter of net bounding box = 190779 um.
#Total wire length on LAYER Metal1 = 1282 um.
#Total wire length on LAYER Metal2 = 24790 um.
#Total wire length on LAYER Metal3 = 56606 um.
#Total wire length on LAYER Metal4 = 27566 um.
#Total wire length on LAYER Metal5 = 42323 um.
#Total wire length on LAYER Metal6 = 15422 um.
#Total wire length on LAYER Metal7 = 28857 um.
#Total wire length on LAYER Metal8 = 153 um.
#Total wire length on LAYER Metal9 = 993 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 36916
#Up-Via Summary (total 36916):
#           
#-----------------------
# Metal1          13474
# Metal2          12484
# Metal3           5081
# Metal4           3121
# Metal5           1429
# Metal6           1209
# Metal7             68
# Metal8             50
#-----------------------
#                 36916 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1716.91 (MB), peak = 1745.52 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:08
#Increased memory = 8.82 (MB)
#Total memory = 1716.91 (MB)
#Peak memory = 1745.52 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 18.2% of the total area was rechecked for DRC, and 52.9% required routing.
#   number of violations = 25
#
#    By Layer and Type :
#	         EOLSpc    Short      Mar   Totals
#	Metal1        1        3        0        4
#	Metal2        0       10        1       11
#	Metal3        0       10        0       10
#	Totals        1       23        1       25
#76 out of 4720 instances (1.6%) need to be verified(marked ipoed), dirty area = 0.5%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:11, elapsed time = 00:00:18, memory = 1713.46 (MB), peak = 1792.02 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 109
#Total wire length = 198101 um.
#Total half perimeter of net bounding box = 190779 um.
#Total wire length on LAYER Metal1 = 1282 um.
#Total wire length on LAYER Metal2 = 24795 um.
#Total wire length on LAYER Metal3 = 56593 um.
#Total wire length on LAYER Metal4 = 27659 um.
#Total wire length on LAYER Metal5 = 42348 um.
#Total wire length on LAYER Metal6 = 15436 um.
#Total wire length on LAYER Metal7 = 28842 um.
#Total wire length on LAYER Metal8 = 153 um.
#Total wire length on LAYER Metal9 = 993 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 37000
#Up-Via Summary (total 37000):
#           
#-----------------------
# Metal1          13478
# Metal2          12509
# Metal3           5118
# Metal4           3139
# Metal5           1429
# Metal6           1209
# Metal7             68
# Metal8             50
#-----------------------
#                 37000 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:12
#Elapsed time = 00:00:19
#Increased memory = -3.45 (MB)
#Total memory = 1713.46 (MB)
#Peak memory = 1792.02 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1711.31 (MB), peak = 1792.02 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 109
#Total wire length = 198101 um.
#Total half perimeter of net bounding box = 190779 um.
#Total wire length on LAYER Metal1 = 1282 um.
#Total wire length on LAYER Metal2 = 24795 um.
#Total wire length on LAYER Metal3 = 56593 um.
#Total wire length on LAYER Metal4 = 27659 um.
#Total wire length on LAYER Metal5 = 42348 um.
#Total wire length on LAYER Metal6 = 15436 um.
#Total wire length on LAYER Metal7 = 28842 um.
#Total wire length on LAYER Metal8 = 153 um.
#Total wire length on LAYER Metal9 = 993 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 37000
#Up-Via Summary (total 37000):
#           
#-----------------------
# Metal1          13478
# Metal2          12509
# Metal3           5118
# Metal4           3139
# Metal5           1429
# Metal6           1209
# Metal7             68
# Metal8             50
#-----------------------
#                 37000 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 109
#Total wire length = 198101 um.
#Total half perimeter of net bounding box = 190779 um.
#Total wire length on LAYER Metal1 = 1282 um.
#Total wire length on LAYER Metal2 = 24795 um.
#Total wire length on LAYER Metal3 = 56593 um.
#Total wire length on LAYER Metal4 = 27659 um.
#Total wire length on LAYER Metal5 = 42348 um.
#Total wire length on LAYER Metal6 = 15436 um.
#Total wire length on LAYER Metal7 = 28842 um.
#Total wire length on LAYER Metal8 = 153 um.
#Total wire length on LAYER Metal9 = 993 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 37000
#Up-Via Summary (total 37000):
#           
#-----------------------
# Metal1          13478
# Metal2          12509
# Metal3           5118
# Metal4           3139
# Metal5           1429
# Metal6           1209
# Metal7             68
# Metal8             50
#-----------------------
#                 37000 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:22
#Increased memory = -5.60 (MB)
#Total memory = 1711.31 (MB)
#Peak memory = 1792.02 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:18
#Elapsed time = 00:00:32
#Increased memory = -65.14 (MB)
#Total memory = 1646.21 (MB)
#Peak memory = 1792.02 (MB)
#Number of warnings = 0
#Total number of warnings = 21
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu May 15 02:29:50 2025
#
*** EcoRoute #1 [finish] : cpu/real = 0:00:17.7/0:00:31.8 (0.6), totSession cpu/real = 0:09:41.6/0:38:09.8 (0.3), mem = 2066.1M
**optDesign ... cpu = 0:00:41, real = 0:01:15, mem = 1645.7M, totSessionCpu=0:09:42 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #4 PostEcoSummary
Initializing multi-corner resistance tables ...
#Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=4755)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Thu May 15 02:29:51 2025
#
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1646.28 (MB), peak = 1792.02 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner RC_Extraction_WC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
#Corner RC_Extraction_BC /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV-On
# Corner(s) : 
#RC_Extraction_WC [25.00] 
#RC_Extraction_BC [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /CMC/kits/cadence/GPDK045/gsclib045_all_v4.4/gsclib045/qrc/qx/gpdk045.tch 25.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:08, memory = 1648.68 (MB), peak = 1792.02 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1648.68 (MB)
#Peak memory = 1792.02 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#4x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 9 hboxes with single thread on machine with  Xeon 2.50GHz 36608KB Cache 4CPU...
#Process 0 special clock nets for rc extraction
#Total 4717 nets were built. 1513 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:05, elapsed time = 00:00:11 .
#   Increased memory =    48.28 (MB), total memory =  1697.05 (MB), peak memory =  1792.02 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_M4m7Ko.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1669.60 (MB), peak = 1792.02 (MB)
#RC Statistics: 27437 Res, 18750 Ground Cap, 12108 XCap (Edge to Edge)
#RC V/H edge ratio: 0.75, Avg V/H Edge Length: 13320.20 (16732), Avg L-Edge Length: 9788.86 (7503)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_M4m7Ko.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 32171 nodes, 27454 edges, and 24624 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1666.61 (MB), peak = 1792.02 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_M4m7Ko.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2087.438M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_M4m7Ko.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell mcs4 has rcdb /tmp/innovus_temp_9585_ip-10-16-10-154.rdius.us_kevyn.carrillo@iteso.mx_QuEAp3/nr9585_M4m7Ko.rcdb.d specified
Cell mcs4, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:01.9 real: 0:00:03.0 mem: 2087.438M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:10
#Elapsed time = 00:00:25
#Increased memory = 20.35 (MB)
#Total memory = 1666.63 (MB)
#Peak memory = 1792.02 (MB)
#
#1513 inserted nodes are removed
#	no debugging net set
#Start Inst Signature in MT(0)
#Start Net Signature in MT(58221427)
#Calculate SNet Signature in MT (70796418)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.50GHz 36608KB Cache 4CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1658.33 (MB), peak memory =  1792.02 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1658.33 (MB), peak memory =  1792.02 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1658.33 (MB), peak memory =  1792.02 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1658.33 (MB), peak memory =  1792.02 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1658.33 (MB), peak memory =  1792.02 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.52 (MB), total memory =  1658.33 (MB), peak memory =  1792.02 (MB)
**optDesign ... cpu = 0:00:52, real = 0:01:42, mem = 1658.3M, totSessionCpu=0:09:52 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2079.72)
Reading RCDB with compressed RC data.
Total number of fetched objects 4734
AAE_INFO-618: Total number of nets in the design is 4755,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2104.46 CPU=0:00:02.6 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=2104.46 CPU=0:00:02.7 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2104.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2104.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2069.67)
Glitch Analysis: View AnalysisView_WC -- Total Number of Nets Skipped = 32. 
Glitch Analysis: View AnalysisView_WC -- Total Number of Nets Analyzed = 4734. 
Total number of fetched objects 4734
AAE_INFO-618: Total number of nets in the design is 4755,  2.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2112.35 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2112.35 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:06.0 totSessionCpu=0:09:56 mem=2112.4M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 39.671  | 39.671  | 46.180  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.003   |     10 (10)      |
|   max_tran     |     20 (83)      |   -0.342   |     21 (89)      |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.526%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:56, real = 0:01:49, mem = 1707.4M, totSessionCpu=0:09:57 **
Executing marking Critical Nets1
GigaOpt: LEF-safe TNS opt is disabled in the current flow
**INFO: flowCheckPoint #5 OptimizationRecovery
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:56, real = 0:01:49, mem = 1707.4M, totSessionCpu=0:09:57 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2114.47M, totSessionCpu=0:09:57).
**optDesign ... cpu = 0:00:56, real = 0:01:49, mem = 1707.4M, totSessionCpu=0:09:57 **

Latch borrow mode reset to max_borrow

Optimization is working on the following views:
  Setup views: AnalysisView_WC 
  Hold  views:  AnalysisView_BC
**INFO: flowCheckPoint #6 FinalSummary
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:56, real = 0:01:50, mem = 1707.5M, totSessionCpu=0:09:57 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: mcs4
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2125)
Total number of fetched objects 4734
AAE_INFO-618: Total number of nets in the design is 4755,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2140.61 CPU=0:00:02.4 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2140.61 CPU=0:00:02.5 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2140.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2140.6M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2092.82)
Glitch Analysis: View AnalysisView_BC -- Total Number of Nets Skipped = 128. 
Glitch Analysis: View AnalysisView_BC -- Total Number of Nets Analyzed = 4734. 
Total number of fetched objects 4734
AAE_INFO-618: Total number of nets in the design is 4755,  68.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=2135.5 CPU=0:00:02.4 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=2135.5 CPU=0:00:02.5 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:05.9 real=0:00:10.0 totSessionCpu=0:10:04 mem=2135.5M)
Restoring timing graph ...
Done restore timing graph

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 AnalysisView_WC 
Hold views included:
 AnalysisView_BC

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 39.671  | 39.671  | 46.180  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.004  | -0.004  |  0.285  |
|           TNS (ns):| -0.006  | -0.006  |  0.000  |
|    Violating Paths:|    3    |    3    |    0    |
|          All Paths:|  1842   |  1820   |   684   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.003   |     10 (10)      |
|   max_tran     |     20 (83)      |   -0.342   |     21 (89)      |
|   max_fanout   |      0 (0)       |     0      |      7 (7)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.526%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:01:06, real = 0:02:22, mem = 1750.7M, totSessionCpu=0:10:07 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #4 [finish] : cpu/real = 0:01:05.6/0:02:21.9 (0.5), totSession cpu/real = 0:10:06.8/0:39:17.2 (0.3), mem = 2160.0M
<CMD> fit
<CMD> zoomBox 81.12950 25.61700 115.22350 3.76200
<CMD> zoomBox 98.16050 9.76900 101.00400 7.08500
<CMD> selectWire 99.4600 7.0850 99.5400 8.1150 2 FE_PHN809_i4004_sp_board_dram_array_0_2
<CMD> deselectAll
<CMD> selectWire 96.0600 8.0350 132.3400 8.1150 3 FE_PHN373_i4004_sp_board_dram_array_0_2
<CMD> zoomBox 94.85050 6.92200 103.88400 10.63750
<CMD> zoomBox -262.92300 -31.55650 355.13050 222.65200
<CMD> zoomBox 82.33950 -0.70950 97.94900 -9.25750
<CMD> deselectAll
<CMD> fit
<CMD> zoomBox 155.43750 94.67950 185.74350 66.12200
<CMD> zoomBox 174.70250 82.32150 177.75050 78.81400
<CMD> selectWire 176.2600 56.8650 176.3400 97.7950 2 {i4004_ip_board_dram_array[3][0]}
<CMD> deselectAll
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu May 15 02:41:10 2025

Design Name: mcs4
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (181.2000, 181.2000)
Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu May 15 02:41:11 2025
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.5  MEM: 0.000M)

<CMD> zoomBox 171.53800 78.45450 181.57050 82.58100
<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> getMultiCpuUsage -localCpu
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report mcs4.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report mcs4.drc.rpt                    # string, default="", user setting
 *** Starting Verify DRC (MEM: 2160.0) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 25 Viols.

 Violation Summary By Layer and Type:

	          Short   EOLSpc      Mar   Totals
	Metal1        3        1        0        4
	Metal2       10        0        1       11
	Metal3       10        0        0       10
	Totals       23        1        1       25

 *** End Verify DRC (CPU: 0:00:02.9  ELAPSED TIME: 3.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> zoomBox 84.46 54.285 85.52 55.345
<CMD> zoomBox 83.89600 54.36600 86.08650 55.26700
<CMD> zoomBox 84.06100 54.43500 85.92350 55.20100
<CMD> zoomBox 84.20150 54.49350 85.78550 55.14500
<CMD> zoomBox 84.32100 54.54300 85.66750 55.09700
<CMD> zoomBox 84.42200 54.58550 85.56700 55.05650
<CMD> zoomBox 76.36 5.635 77.44 6.715
<CMD> selectWire 76.4600 4.8050 76.5400 8.4950 2 {i4004_sp_board_dram_array[1][2]}
<CMD> zoomBox 75.96800 5.78100 77.86550 6.56150
<CMD> setLayerPreference pinObj -isVisible 1
<CMD> zoomBox 75.76700 5.70350 78.00000 6.62200
<CMD> panPage 0 1
<CMD> panPage 0 -1
<CMD> deselectAll
<CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
<CMD> deselectAll
<CMD> selectWire 76.8600 6.1350 77.3400 6.2150 2 FE_PHN407_i4004_sp_board_dram_array_2_1
<CMD> deselectObject Net FE_PHN407_i4004_sp_board_dram_array_2_1
<CMD> selectObject Pin {i4004_sp_board_dram_array_reg[2][1]/SI}
<CMD> deselectObject Pin {i4004_sp_board_dram_array_reg[2][1]/SI}
<CMD> selectObject Net FE_PHN407_i4004_sp_board_dram_array_2_1
<CMD> deselectObject Net FE_PHN407_i4004_sp_board_dram_array_2_1
<CMD> selectObject Pin g32839__6161/A0
<CMD> deselectObject Pin g32839__6161/A0
<CMD> selectObject Pin postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1/Y
<CMD> deselectObject Pin postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1/Y
<CMD> selectObject Pin g32839__6161/A0
<CMD> zoomBox 75.50800 5.62500 78.13500 6.70550
<CMD> zoomBox 75.20400 5.53250 78.29550 6.80400
<CMD> zoomBox 74.84750 5.42400 78.48450 6.92000
<CMD> zoomBox 73.35400 4.96850 79.27800 7.40500
<CMD> zoomBox 73.90100 5.16500 78.93650 7.23600
<CMD> zoomBox 74.76150 5.45950 78.40000 6.95600
<CMD> zoomBox 75.09750 5.57400 78.19050 6.84600
<CMD> zoomBox 75.62600 5.75400 77.86050 6.67300
<CMD> zoomBox 76.00800 5.88400 77.62200 6.54800
<CMD> deselectAll
<CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
<CMD> deselectAll
<CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
<CMD> deselectAll
<CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
<CMD> zoomBox 75.65000 5.78100 77.88550 6.70050
<CMD> zoomBox 75.42300 5.71600 78.05300 6.79750
<CMD> zoomBox 75.15600 5.63900 78.25000 6.91150
<CMD> zoomBox 74.84150 5.54800 78.48150 7.04500
<CMD> zoomBox 74.47150 5.44050 78.75400 7.20200
<CMD> zoomBox 74.03550 5.31450 79.07450 7.38700
<CMD> zoomBox 73.52300 5.16550 79.45150 7.60400
<CMD> zoomBox 72.92000 4.99050 79.89550 7.85950
<CMD> zoomBox 72.21050 4.78450 80.41750 8.16000
<CMD> zoomBox 70.39400 4.25700 81.75400 8.92950
<CMD> zoomBox 71.38550 4.53750 81.04250 8.50950
<CMD> zoomBox 74.88550 5.52800 78.52850 7.02650
<CMD> zoomBox 75.89850 5.81450 77.80050 6.59700
<CMD> deselectAll
<CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
<CMD> deselectAll
<CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
<CMD> setLayerPreference pinObj -isSelectable 1
<CMD> deselectAll
<CMD> selectObject Pin postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1/Y
<CMD> deselectObject Pin postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1/Y
<CMD> selectObject Pin postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1/Y
<CMD> selectObject Pin postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1/Y
<CMD> deselectObject Pin postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1/Y
<CMD> selectObject Net FE_PHN407_i4004_sp_board_dram_array_2_1
<CMD> gui_select -rect {76.99400 6.27300 76.93700 6.24600}
<CMD> deselectAll
<CMD> panPage 0 1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> deselectAll
<CMD> selectWire 76.8600 6.1350 77.3400 6.2150 2 FE_PHN407_i4004_sp_board_dram_array_2_1
<CMD> zoomBox 75.72050 5.75250 77.95850 6.67300
<CMD> zoomBox 75.51150 5.67950 78.14450 6.76250
<CMD> zoomBox 75.26550 5.59350 78.36300 6.86750
<CMD> zoomBox 74.97650 5.49200 78.62050 6.99100
<CMD> zoomBox 74.63550 5.37300 78.92350 7.13650
<CMD> zoomBox 73.76250 5.06750 79.69850 7.50900
<CMD> zoomBox 73.20700 4.87350 80.19100 7.74600
<CMD> zoomBox 72.55400 4.64500 80.77050 8.02450
<CMD> zoomBox 73.20700 4.87350 80.19100 7.74600
<CMD> zoomBox 73.76200 5.06750 79.69850 7.50900
<CMD> zoomBox 74.23450 5.23200 79.28050 7.30750
<CMD> zoomBox 74.63550 5.37250 78.92550 7.13700
<CMD> zoomBox 74.98000 5.49250 78.62700 6.99250
<CMD> zoomBox 75.53000 5.68150 78.16550 6.76550
<CMD> zoomBox 75.74850 5.75600 77.98900 6.67750
<CMD> zoomBox 76.09300 5.87300 77.71200 6.53900
<CMD> deselectAll
<CMD> selectWire 76.8600 6.1350 77.3400 6.2150 2 FE_PHN407_i4004_sp_board_dram_array_2_1
<CMD> deselectAll
<CMD> selectWire 76.8600 6.1350 77.3400 6.2150 2 FE_PHN407_i4004_sp_board_dram_array_2_1
<CMD> deleteSelectedFromFPlan
<CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
<CMD> deselectAll
<CMD> selectMarker 76.8600 6.1350 76.9400 6.2150 2 1 6
<CMD> deselectAll
<CMD> selectObject Pin postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1/Y
<CMD> deselectAll
<CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
<CMD> deselectAll
<CMD> selectWire 76.8600 4.0450 76.9400 7.9250 2 FE_PHN423_i4004_sp_board_dram_array_1_1
<CMD> deleteSelectedFromFPlan
<CMD> undo
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> deselectAll
<CMD> selectWire 77.2600 0.8150 77.3400 6.2150 2 FE_PHN407_i4004_sp_board_dram_array_2_1
<CMD> uiSetTool addWire
<CMD> setEditMode -type regular
**ERROR: (IMPSPR-55):	<e> to open Edit Route form to input net name(s).
<CMD> setEditMode -type patch
<CMD> setEditMode -type regular
**ERROR: (IMPSPR-55):	<e> to open Edit Route form to input net name(s).
<CMD> uiSetTool select
<CMD> deselectAll
<CMD> selectWire 77.2600 0.8150 77.3400 6.2150 2 FE_PHN407_i4004_sp_board_dram_array_2_1
<CMD> deselectAll
<CMD> selectWire 77.2600 0.8150 77.3400 6.2150 2 FE_PHN407_i4004_sp_board_dram_array_2_1
<CMD> deselectAll
<CMD> selectWire 77.2600 0.8150 77.3400 6.2150 2 FE_PHN407_i4004_sp_board_dram_array_2_1
<CMD> deselectAll
<CMD> selectWire 77.2600 0.8150 77.3400 6.2150 2 FE_PHN407_i4004_sp_board_dram_array_2_1
<CMD> deselectAll
<CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
<CMD> deselectAll
<CMD> selectWire 77.2600 0.8150 77.3400 6.2150 2 FE_PHN407_i4004_sp_board_dram_array_2_1
<CMD> uiSetTool addWire
**ERROR: (IMPSPR-55):	<e> to open Edit Route form to input net name(s).
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_vertical Metal2 -width_horizontal 0.080 -width_vertical 0.080 -shape None
<CMD> setEditMode -width_horizontal 0.060
<CMD> setEditMode -spacing_horizontal 0.060
<CMD> setEditMode -spacing_vertical 0.070
<CMD> setEditMode -spacing 0.060
<CMD> editAddRoute 77.31 6.1825
<CMD> editAddRoute 77.309 6.177
<CMD> zoomBox 75.89000 5.82600 77.79600 6.61000
<CMD> uiSetTool select
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> deselectAll
<CMD> selectWire 77.2600 0.8150 77.3400 6.2150 2 FE_PHN407_i4004_sp_board_dram_array_2_1
<CMD> setEditMode -layer_horizontal Metal2
<CMD> uiSetTool addWire
<CMD> setEditMode -width_horizontal 0.080
<CMD> setEditMode -spacing_horizontal 0.070
<CMD> editAddRoute 77.3115 6.187
<CMD> editAddRoute 77.13 6.178
<CMD> editAddRoute 77.1095 5.9545
<CMD> setEditMode -layer_horizontal Metal1
<CMD> setEditMode -width_horizontal 0.060
<CMD> zoomBox 75.71600 5.79050 77.95900 6.71300
<CMD> zoomBox 75.51200 5.74850 78.15100 6.83400
<CMD> zoomBox 75.25200 5.70950 78.35700 6.98650
<CMD> zoomBox 75.49400 5.75000 78.13350 6.83550
<CMD> zoomBox 75.70000 5.78400 77.94350 6.70700
<CMD> panPage 0 -1
<CMD> uiSetTool select
<CMD> deselectAll
<CMD> selectWire 49.2600 5.7550 78.5400 5.8350 5 FE_PHN929_p_out_4
<CMD> deselectAll
<CMD> selectWire 77.2600 0.8150 77.3400 6.2150 2 FE_PHN407_i4004_sp_board_dram_array_2_1
<CMD> uiSetTool addWire
<CMD> setEditMode -layer_horizontal Metal3
<CMD> setEditMode -width_horizontal 0.080
<CMD> editAddRoute 77.315 6.1725
<CMD> editAddRoute 77.0355 6.1655
<CMD> editAddRoute 77.0705 5.9455
<CMD> setEditMode -layer_horizontal Metal1
<CMD> setEditMode -width_horizontal 0.060
<CMD> editAddRoute 76.8345 5.9885
<CMD> editAddRoute 77.312 6.1775
<CMD> setEditMode -layer_horizontal Metal3
<CMD> setEditMode -width_horizontal 0.080
<CMD> editAddRoute 77.057 6.16
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 -1
<CMD> editAddRoute 77.0905 6.5995
<CMD> setEditMode -layer_horizontal Metal1
<CMD> setEditMode -width_horizontal 0.060
<CMD> zoomBox 75.90750 6.13450 77.81500 6.91900
<CMD> zoomBox 76.07950 6.19700 77.70100 6.86400
<CMD> zoomBox 76.22450 6.25000 77.60300 6.81700
<CMD> editAddRoute 77.108 6.6205
<CMD> editAddRoute 77.109 6.6195
<CMD> editCommitRoute 77.109 6.6195
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> zoomBox 76.36100 6.30100 77.53300 6.78300
<CMD> zoomBox 76.47750 6.34500 77.47450 6.75500
<CMD> editAddRoute 77.117 6.566
<CMD> uiSetTool select
<CMD> deselectAll
<CMD> selectMarker 77.0700 6.5250 77.1250 6.5850 1 1 6
<CMD> deselectAll
<CMD> selectMarker 77.0700 6.5250 77.1250 6.5850 1 1 6
<CMD> editSelect -object_type {Wire Via}
**WARN: (IMPWIN-1481):	You have selected more than 10000 wires/vias, we will temporarily disable the function "Hilite Net When Selecting a Wire". 
<CMD> deselectAll
<CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
<CMD> deselectAll
<CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
<CMD> deselectAll
<CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
<CMD> deselectAll
<CMD> selectMarker 77.0700 6.5250 77.1250 6.5850 1 1 6
<CMD> deselectAll
<CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
<CMD> deselectAll
<CMD> selectMarker 77.0700 6.5250 77.1250 6.5850 1 1 6
<CMD> deselectAll
<CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
<CMD> zoomBox 76.57550 6.38050 77.42300 6.72900
<CMD> zoomBox 76.65900 6.41200 77.38000 6.70850
<CMD> zoomBox 76.73050 6.43850 77.34350 6.69050
<CMD> setLayerPreference Metal2 -isVisible 0
<CMD> deselectAll
<CMD> selectMarker 77.0700 6.5250 77.1250 6.5850 1 1 6
<CMD> deselectAll
<CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
<CMD> deselectAll
<CMD> selectMarker 77.0700 6.5250 77.1250 6.5850 1 1 6
<CMD> deselectAll
<CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
<CMD> zoomBox 76.66750 6.41600 77.38850 6.71250
<CMD> zoomBox 76.59350 6.38900 77.44150 6.73800
<CMD> zoomBox 76.40200 6.32050 77.57800 6.80400
<CMD> undo
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> zoomBox 76.25150 6.29300 77.63500 6.86200
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> setLayerPreference Metal2 -isVisible 1
<CMD> uiSetTool addWire
<CMD> editAddRoute 77.309 6.1865
<CMD> setEditMode -layer_horizontal Metal3
<CMD> setEditMode -width_horizontal 0.080
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> zoomBox 76.10850 6.43200 77.73600 7.10150
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> editAddRoute 77.058 6.1755
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> editAddRoute 77.0885 6.6015
<CMD> editCommitRoute 77.0885 6.6015
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> setEditMode -layer_horizontal Metal1
<CMD> setEditMode -width_horizontal 0.060
<CMD> editAddRoute 77.111 6.566
<CMD> editAddRoute 76.965 6.556
<CMD> editAddRoute 76.999 6.563
<CMD> editAddRoute 77.11 6.5675
<CMD> setLayerPreference layoutObj -isVisible 1
<CMD> setLayerPreference layoutObj -isVisible 0
<CMD> editAddRoute 77.11 6.563
<CMD> editAddRoute 76.967 6.557
<CMD> uiSetTool select
<CMD> deselectAll
<CMD> selectObject Pin postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1/Y
<CMD> zoomBox 75.95400 6.18350 77.86850 6.97100
<CMD> zoomBox 76.10850 6.23100 77.73600 6.90050
<CMD> deselectAll
<CMD> selectObject Pin postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1/Y
<CMD> uiSetTool addWire
<CMD> editAddRoute 76.972 6.5685
<CMD> editAddRoute 76.97 6.5685
<CMD> zoomBox 76.34850 6.31950 77.52500 6.80350
<CMD> zoomBox 76.44200 6.35400 77.44250 6.76550
<CMD> editAddRoute 76.972 6.559
<CMD> editAddRoute 76.851 6.563
<CMD> editAddRoute 77.125 6.5545
<CMD> editAddRoute 76.853 6.562
<CMD> editAddRoute 77.126 6.5505
<CMD> editCommitRoute 77.126 6.5505
<CMD> uiSetTool select
<CMD> deselectAll
<CMD> selectWire 76.8550 6.5250 77.0050 6.5850 1 FE_PHN407_i4004_sp_board_dram_array_2_1
<CMD> uiSetTool addWire
<CMD> editAddRoute 76.9825 6.5595
<CMD> editAddRoute 77.1255 6.556
<CMD> editAddRoute 77.1175 6.552
<CMD> editCommitRoute 77.1175 6.552
<CMD> editAddRoute 77.011 6.5605
<CMD> editAddRoute 76.981 6.5575
<CMD> editAddRoute 77.1265 6.5525
<CMD> editAddRoute 77.1315 6.467
<CMD> editCommitRoute 77.1315 6.467
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> zoomBox 76.54700 6.38800 77.39750 6.73800
<CMD> zoomBox 76.63450 6.41550 77.35800 6.71300
<CMD> zoomBox 76.77300 6.45800 77.29600 6.67300
<CMD> zoomBox 76.82650 6.47400 77.27150 6.65700
<CMD> zoomBox 76.91150 6.49900 77.23300 6.63100
<CMD> zoomBox 76.94450 6.50850 77.21800 6.62100
<CMD> panPage 0 1
<CMD> panPage 0 -1
<CMD> editAddRoute 77.153 6.585
<CMD> uiSetTool select
<CMD> deselectAll
<CMD> selectWire 76.8550 6.5250 77.1300 6.5850 1 FE_PHN407_i4004_sp_board_dram_array_2_1
<CMD> deselectAll
<CMD> selectWire 77.0600 6.1350 77.1400 6.6000 2 FE_PHN407_i4004_sp_board_dram_array_2_1
<CMD> deselectAll
<CMD> selectMarker 77.0650 6.5250 77.1250 6.5850 1 1 6
<CMD> deselectAll
<CMD> selectMarker 77.0650 6.5250 77.1250 6.5850 1 1 6
<CMD> deselectAll
<CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
<CMD> zoomBox 76.86050 6.49000 77.24000 6.64600
<CMD> zoomBox 76.74500 6.46450 77.27050 6.68050
<CMD> zoomBox 76.67150 6.44800 77.29000 6.70250
<CMD> zoomBox 76.58450 6.42900 77.31300 6.72850
<CMD> zoomBox 76.48250 6.40650 77.33950 6.75900
<CMD> panPage 1 0
<CMD> zoomBox 76.62000 6.38000 77.62800 6.79450
<CMD> zoomBox 76.31250 6.31150 77.70950 6.88600
<CMD> zoomBox 76.16300 6.26450 77.80650 6.94050
<CMD> zoomBox 75.78000 6.14350 78.05550 7.07950
<CMD> zoomBox 77.06750 6.61950 77.17300 6.52800
<CMD> panPage 0 -1
<CMD> zoomBox 76.99200 6.49450 77.25350 6.60200
<CMD> zoomBox 76.97200 6.48750 77.27950 6.61400
<CMD> panPage -1 0
<CMD> panPage 1 0
<CMD> deselectAll
<CMD> selectWire 77.0600 6.1350 77.1400 6.6000 2 FE_PHN407_i4004_sp_board_dram_array_2_1
<CMD> setLayerPreference layoutObj -isVisible 1
<CMD> setLayerPreference obsstdCell -isVisible 1
<CMD> zoomBox 76.92850 6.47800 77.29100 6.62700
<CMD> zoomBox 76.74650 6.43800 77.33750 6.68100
<CMD> zoomBox 76.56500 6.39800 77.38350 6.73450
<CMD> zoomBox 75.74600 6.21750 77.59250 6.97700
<CMD> zoomBox 75.48600 6.16050 77.65850 7.05400
<CMD> setLayerPreference obsstdCell -isVisible 0
<CMD> zoomBox 75.74000 6.23650 77.58700 6.99600
<CMD> zoomBox 75.95650 6.29700 77.52650 6.94250
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> panPage 0 -1
<CMD> zoomBox 76.13150 6.17550 77.46600 6.72450
<CMD> zoomBox 76.28000 6.23700 77.41450 6.70350
<CMD> zoomBox 76.40450 6.28400 77.36850 6.68050
<CMD> panPage 0 1
<CMD> zoomBox 76.52500 6.42750 77.34450 6.76450
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> setLayerPreference obsstdCell -isVisible 1
<CMD> zoomBox 76.39800 6.39100 77.36200 6.78750
<CMD> zoomBox 76.24850 6.34800 77.38250 6.81450
<CMD> zoomBox 76.07200 6.26200 77.64300 6.90800
<CMD> zoomBox 75.95900 6.20900 77.80700 6.96900
<CMD> zoomBox 76.12950 6.25850 77.70050 6.90450
<CMD> zoomBox 76.27450 6.30000 77.61000 6.84950
<CMD> zoomBox 76.83200 6.46100 77.26250 6.63800
<CMD> zoomBox 76.98000 6.50350 77.17100 6.58200
<CMD> zoomBox 76.95900 6.49750 77.18400 6.59000
<CMD> zoomBox 76.90450 6.48200 77.21700 6.61050
<CMD> zoomBox 76.83000 6.46000 77.26350 6.63850
<CMD> zoomBox 76.77550 6.44250 77.28650 6.65250
<CMD> zoomBox 76.70450 6.42800 77.30550 6.67500
<CMD> panPage 0 -1
<CMD> zoomBox 76.52900 6.31550 77.36100 6.65750
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> zoomBox 76.41750 6.08600 77.39600 6.48850
<CMD> zoomBox 76.28600 6.05750 77.43750 6.53100
<CMD> zoomBox 76.13150 6.02400 77.48600 6.58100
<CMD> zoomBox 75.94950 5.98450 77.54300 6.64000
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> zoomBox 75.74600 5.55550 77.62100 6.32650
<CMD> panPage 0 1
<CMD> zoomBox 75.50700 5.74400 77.71300 6.65150
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> panPage 0 1
<CMD> panPage 0 -1
<CMD> zoomBox 75.21950 5.69950 77.81550 6.76700
<CMD> panPage 0 1
<CMD> panPage 0 -1
<CMD> zoomBox 74.92450 5.64300 77.97900 6.89950
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> undo
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> undo
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> undo
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> undo
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> undo
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> deleteSelectedFromFPlan
<CMD> selectWire 77.2600 0.8150 77.3400 6.2150 2 FE_PHN407_i4004_sp_board_dram_array_2_1
<CMD> uiSetTool addWire
<CMD> setEditMode -layer_horizontal Metal3
<CMD> setEditMode -width_horizontal 0.080
<CMD> editAddRoute 77.3195 5.994
<CMD> editAddRoute 76.7315 6.0085
<CMD> editAddRoute 77.3175 6.0065
<CMD> editAddRoute 76.7575 5.992
<CMD> editAddRoute 77.323 5.99
<CMD> editAddRoute 77.022 5.972
<CMD> editAddRoute 74.9755 6.896
<CMD> editAddRoute 77.3215 6.04
<CMD> editAddRoute 77.055 5.9865
<CMD> setEditMode -layer_horizontal Metal1
<CMD> setEditMode -width_horizontal 0.060
<CMD> editAddRoute 76.9685 5.9495
<CMD> zoomBox 74.55350 5.57750 78.14800 7.05600
<CMD> zoomBox 74.11750 5.50050 78.34650 7.24000
<CMD> zoomBox 74.55650 5.56500 78.15100 7.04350
<CMD> editAddRoute 76.863 5.9975
<CMD> editAddRoute 76.8715 5.95
<CMD> editAddRoute 77.0705 5.9715
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> editAddRoute 77.107 5.636
<CMD> editAddRoute 76.8975 6.0075
<CMD> editAddRoute 77.118 5.9905
<CMD> editAddRoute 77.1225 5.7265
<CMD> setEditMode -layer_horizontal Metal3
<CMD> setEditMode -width_horizontal 0.080
<CMD> editAddRoute 77.3515 5.811
<CMD> editAddRoute 77.334 5.835
<CMD> editCommitRoute 77.334 5.835
<CMD> zoomBox 74.96850 5.23600 78.02450 6.49300
<CMD> zoomBox 75.31900 5.33350 77.91700 6.40200
<CMD> editAddRoute 77.3345 5.952
<CMD> uiSetTool select
<CMD> zoomBox 75.56400 5.46750 77.77200 6.37550
<CMD> deselectAll
<CMD> selectObject Pin postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1/Y
<CMD> deselectAll
<CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu May 15 03:03:03 2025

Design Name: mcs4
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (181.2000, 181.2000)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net FE_PHN407_i4004_sp_board_dram_array_2_1: has an unconnected terminal, has regular routing with opens, dangling Wire.

Begin Summary 
    1 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
    1 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
    2 Problem(s) (IMPVFC-94): The net has dangling wire(s).
    4 total info(s) created.
End Summary

End Time: Thu May 15 03:03:04 2025
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 4 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.4  MEM: 0.000M)

<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> zoomBox 75.29900 5.40250 77.89700 6.47100
<CMD> zoomBox 75.56350 5.46700 77.77200 6.37550
<CMD> zoomBox 74.98600 5.32600 78.04350 6.58350
<CMD> zoomBox 73.08050 4.86250 78.93750 7.27150
<CMD> zoomBox 72.37700 4.69150 79.26750 7.52550
<CMD_INTERNAL> violationBrowserClose
<CMD> zoomBox 73.09000 4.87150 78.94700 7.28050
<CMD> zoomBox 74.21100 5.15700 78.44300 6.89750
<CMD> setEditMode -type special
<CMD> setEditMode -type patch
<CMD> setEditMode -type special
<CMD> setEditMode -type regular
<CMD> setEditMode -nets {}
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
*** Begin SPECIAL ROUTE on Thu May 15 03:08:30 2025 ***
SPECIAL ROUTE ran on directory: /users/iteso/iteso-s10043/designs/4004/pnr_runs/15_05_25
SPECIAL ROUTE ran on machine: ip-10-16-10-154.rdius.us (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.50Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3606.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 583 macros, 92 used
Read in 4720 components
  4720 core components: 0 unplaced, 4612 placed, 108 fixed
Read in 21 physical pins
  21 physical pins: 0 unplaced, 21 placed, 0 fixed
Read in 21 nets
Read in 2 special nets, 2 routed
Read in 9461 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:01, peak: 3608.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 21 io pins ...
 Updating DB with 0 via definition ...
sroute created 0 wire.
ViaGen created 0 via, deleted 0 via to avoid violation.
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu May 15 03:08:54 2025

Design Name: mcs4
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (181.2000, 181.2000)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net FE_PHN407_i4004_sp_board_dram_array_2_1: has an unconnected terminal, has regular routing with opens, dangling Wire.

Begin Summary 
    1 Problem(s) (IMPVFC-96): Terminal(s) are not connected.
    1 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
    2 Problem(s) (IMPVFC-94): The net has dangling wire(s).
    4 total info(s) created.
End Summary

End Time: Thu May 15 03:08:56 2025
Time Elapsed: 0:00:02.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 4 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.5  MEM: 0.000M)

<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> deselectAll
<CMD> selectMarker 76.8950 0.7900 139.1700 7.9850 -1 3 7
<CMD> zoomBox 74.61750 5.32400 78.21450 6.80350
<CMD> zoomBox 74.96300 5.46600 78.02050 6.72350
<CMD> zoomBox 75.25700 5.57300 77.85600 6.64200
<CMD> deselectAll
<CMD> selectWire 77.2600 5.7550 77.3400 6.2150 2 FE_PHN407_i4004_sp_board_dram_array_2_1
<CMD> deselectAll
<CMD> selectMarker 76.8950 0.7900 139.1700 7.9850 -1 3 7
<CMD> deselectAll
<CMD> selectMarker 76.8600 6.1350 76.9400 6.2150 2 1 6
<CMD> deselectAll
<CMD> selectObject Pin postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1/Y
<CMD> deselectAll
<CMD> selectWire 76.8950 5.9550 77.1300 6.0150 1 FE_PHN407_i4004_sp_board_dram_array_2_1
<CMD> panPage 0 1
<CMD> panPage 0 -1
<CMD> deselectAll
<CMD> selectMarker 76.8350 5.9300 76.9650 6.6800 1 3 21
<CMD_INTERNAL> violationBrowserUnHilite -tool Verify -type Connectivity -subtype {Antenna (DanglingWire)} -violation {  Metal1(1)  FE_PHN407_i4004_sp_board_dram_array_2_1    (76.925, 5.985) (76.925, 5.985)  0x7f90e18fe230}
<CMD> deselectAll
<CMD> selectObject Pin postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1/Y
<CMD> zoomBox 75.51850 5.63250 77.72800 6.54150
<CMD> zoomBox 76.22600 5.79450 77.38050 6.26950
<CMD> zoomBox 76.75100 5.91450 77.12200 6.06700
<CMD> zoomBox 76.81900 5.92900 77.08750 6.03950
<CMD> deselectAll
<CMD> selectWire 76.8950 5.9550 77.1300 6.0150 1 FE_PHN407_i4004_sp_board_dram_array_2_1
<CMD> deselectAll
<CMD> selectWire 76.8950 5.9550 77.1300 6.0150 1 FE_PHN407_i4004_sp_board_dram_array_2_1
<CMD> deselectAll
<CMD> selectWire 76.8950 5.9550 77.1300 6.0150 1 FE_PHN407_i4004_sp_board_dram_array_2_1
<CMD> deselectAll
<CMD> selectObject Pin postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1/Y
<CMD> setLayerPreference Metal2 -isVisible 0
<CMD> zoomBox 76.77000 5.91550 77.14200 6.06850
<CMD> panPage 0 1
<CMD> zoomBox 76.73900 5.95300 77.17650 6.13300
<CMD> zoomBox 76.70250 5.94300 77.21700 6.15450
<CMD> zoomBox 76.18500 5.79950 77.79450 6.46150
<CMD> panPage 0 1
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> panPage 0 -1
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> deselectAll
<CMD> selectObject Pin postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1/Y
<CMD> panPage 0 1
<CMD> panPage 0 -1
<CMD> setLayerPreference Metal1 -isVisible 0
<CMD> setLayerPreference Metal1 -isVisible 1
<CMD> setLayerPreference Metal1 -isVisible 0
<CMD> setLayerPreference Metal1 -isVisible 1
<CMD> deselectAll
<CMD> selectWire 76.8950 5.9550 77.1300 6.0150 1 FE_PHN407_i4004_sp_board_dram_array_2_1
<CMD> editChangeMask -to 0
<CMD> redraw
<CMD> deselectAll
<CMD> selectMarker 76.8950 0.7900 139.1700 7.9850 -1 3 7
<CMD> zoomBox 76.29300 5.82900 77.66100 6.39150
<CMD> zoomBox 76.38500 5.85350 77.54800 6.33200
<CMD> zoomBox 76.46250 5.87450 77.45150 6.28150
<CMD> zoomBox 76.28400 5.82450 77.65400 6.38800
<CMD> zoomBox 76.17100 5.79250 77.78300 6.45550
<CMD> zoomBox 75.88100 5.71050 78.11300 6.62850
<CMD> zoomBox 75.69700 5.65850 78.32300 6.73850
<CMD> zoomBox 75.48000 5.59700 78.57000 6.86800
<CMD> zoomBox 75.22500 5.52450 78.86050 7.02000
<CMD> zoomBox 74.92450 5.43950 79.20250 7.19900
<CMD> zoomBox 74.57150 5.33950 79.60450 7.40950
<CMD> zoomBox 74.92450 5.43000 79.20250 7.18950
<CMD> zoomBox 75.21950 5.52100 78.85600 7.01650
<CMD> zoomBox 75.47050 5.59800 78.56150 6.86950
<CMD> zoomBox 75.68350 5.66400 78.31100 6.74450
<CMD> zoomBox 75.86550 5.71850 78.09900 6.63700
<CMD> zoomBox 76.15350 5.79850 77.76700 6.46200
<CMD> zoomBox 76.26600 5.83000 77.63750 6.39400
<CMD> deselectAll
<CMD> selectWire 76.8950 5.9550 77.1300 6.0150 1 FE_PHN407_i4004_sp_board_dram_array_2_1
<CMD> uiSetTool addWire
<CMD> setLayerPreference Metal2/Wire -isVisible 1
<CMD> redraw
**ERROR: (IMPSPR-55):	<e> to open Edit Route form to input net name(s).
**ERROR: (IMPSPR-55):	<e> to open Edit Route form to input net name(s).
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> setEditMode -type special
<CMD> setEditMode -width_vertical 0.080
<CMD> editAddRoute 76.2865 6.386
<CMD> editAddRoute 77.008 5.9775
**WARN: (IMPPP-570):	The power planner detected cut layer obstruction(s) and cannot create via on the Via1 layer at (77.035004, 5.780000) (77.165001, 6.035000).
Type 'man IMPPP-570' for more detail.
<CMD> editAddRoute 76.8365 5.99
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.01).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.01).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.04).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.05).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.05).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.05).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.05).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.05).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.04).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.03).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.03).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.04).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.03).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.03).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.05).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.05).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.05).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.05).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.05).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.05).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.03).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.03).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.02).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.02).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.01).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.01).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.01).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.01).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.01).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.01).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.01).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.01).
<CMD> editAddRoute 76.9045 5.99
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.89, 5.95) (76.96, 5.99).
<CMD> editAddRoute 76.835 5.986
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.01).
**WARN: (IMPPP-531):	ViaGen Warning: Due to SPACING rule violation, viaGen fail to generate via on layer Via1 at (76.79, 5.95) (76.88, 6.01).
<CMD> editCommitRoute 76.835 5.986
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> setEditMode -width_vertical 0.080
<CMD> editAddRoute 76.9975 6.04
<CMD> uiSetTool select
<CMD> selectObject Pin postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1/Y
<CMD> setEditMode -nets FE_PHN407_i4004_sp_board_dram_array_2_1
<CMD> deselectAll
<CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
<CMD> man route_fix_signoff_drc
<CMD> route_fix_signoff_drc
#% Begin route_fix_signoff_drc (date=05/15 03:15:02, mem=1435.0M)

route_fix_signoff_drc

#Start route_fix_signoff_drc on Thu May 15 03:15:03 2025
#
Initializing multi-corner resistance tables ...
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=1 (total=4755)
#NanoRoute Version 21.12-s106_1 NR211128-2235/21_12-UB
#Start routing data preparation on Thu May 15 03:15:04 2025
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.320.
#Voltage range [0.000 - 1.320] has 4746 nets.
#Voltage range [0.000 - 0.000] has 4 nets.
#Voltage range [0.900 - 1.320] has 5 nets.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1426.93 (MB), peak = 1803.67 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:05, memory = 1432.15 (MB), peak = 1803.67 (MB)
#
#Connectivity extraction summary:
#1 routed nets are extracted.
#    1 (0.02%) extracted nets are partially routed.
#4719 routed net(s) are imported.
#35 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 4755.
#
#WARNING (NRDR-14) Net FE_PHN407_i4004_sp_board_dram_array_2_1 is not global routed.
#WARNING (NRDR-13) Some nets are not global routed. Detail routing cannot be run.
#WARNING (NRDR-16) 1 nets out of 4720 nets are not global routed. Please run globalRoute or globalDetailRoute on these nets before detailRoute.
#Cpu time = 00:00:02
#Elapsed time = 00:00:05
#Increased memory = 10.23 (MB)
#Total memory = 1432.48 (MB)
#Peak memory = 1803.67 (MB)
#	no debugging net set
#Cpu time = 00:00:03
#Elapsed time = 00:00:08
#Increased memory = -61.90 (MB)
#Total memory = 1373.49 (MB)
#Peak memory = 1803.67 (MB)
#WARNING (NRIF-19) Check ERROR messages in log file and correct them if possible.
#% End route_fix_signoff_drc (date=05/15 03:15:11, total cpu=0:00:02.6, real=0:00:08.0, peak res=1435.0M, current mem=1373.5M)

<CMD_INTERNAL> violationBrowserClose
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report mcs4.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report mcs4.drc.rpt                    # string, default="", user setting
 *** Starting Verify DRC (MEM: 2057.0) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 24 Viols.

 Violation Summary By Layer and Type:

	          Short   EOLSpc      Mar   Totals
	Metal1        3        1        0        4
	Metal2        9        0        1       10
	Metal3       10        0        0       10
	Totals       22        1        1       24

 *** End Verify DRC (CPU: 0:00:02.8  ELAPSED TIME: 3.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> zoomBox 76.8 5.675 77.8 6.675
<CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
<CMD> deselectAll
<CMD> selectObject Pin postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1/Y
<CMD> setEditMode -nets FE_PHN407_i4004_sp_board_dram_array_2_1
<CMD> deselectAll
<CMD> selectMarker 76.8950 0.7900 139.1700 7.9850 -1 3 7
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
*** Begin SPECIAL ROUTE on Thu May 15 03:16:38 2025 ***
SPECIAL ROUTE ran on directory: /users/iteso/iteso-s10043/designs/4004/pnr_runs/15_05_25
SPECIAL ROUTE ran on machine: ip-10-16-10-154.rdius.us (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.50Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3608.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 583 macros, 92 used
Read in 4720 components
  4720 core components: 0 unplaced, 4612 placed, 108 fixed
Read in 21 physical pins
  21 physical pins: 0 unplaced, 21 placed, 0 fixed
Read in 21 nets
Read in 3 special nets, 3 routed
Read in 9461 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3608.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 21 io pins ...
 Updating DB with 0 via definition ...
sroute created 0 wire.
ViaGen created 0 via, deleted 0 via to avoid violation.
<CMD> deselectAll
<CMD> selectMarker 76.8950 0.7900 139.1700 7.9850 -1 3 7
<CMD> get_verify_drc_mode -disable_rules -quiet
<CMD> get_verify_drc_mode -quiet -area
<CMD> get_verify_drc_mode -quiet -layer_range
<CMD> get_verify_drc_mode -check_ndr_spacing -quiet
<CMD> get_verify_drc_mode -check_only -quiet
<CMD> get_verify_drc_mode -check_same_via_cell -quiet
<CMD> get_verify_drc_mode -exclude_pg_net -quiet
<CMD> get_verify_drc_mode -ignore_trial_route -quiet
<CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
<CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
<CMD> get_verify_drc_mode -limit -quiet
<CMD> set_verify_drc_mode -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report mcs4.drc.rpt -limit 1000
<CMD> verify_drc
#-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
#-check_same_via_cell true               # bool, default=false, user setting
#-report mcs4.drc.rpt                    # string, default="", user setting
 *** Starting Verify DRC (MEM: 2060.0) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 24 Viols.

 Violation Summary By Layer and Type:

	          Short   EOLSpc      Mar   Totals
	Metal1        3        1        0        4
	Metal2        9        0        1       10
	Metal3       10        0        0       10
	Totals       22        1        1       24

 *** End Verify DRC (CPU: 0:00:02.7  ELAPSED TIME: 2.00  MEM: 0.0M) ***

<CMD> set_verify_drc_mode -area {0 0 0 0}
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu May 15 03:17:03 2025

Design Name: mcs4
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (181.2000, 181.2000)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net FE_PHN407_i4004_sp_board_dram_array_2_1: dangling Wire.

Begin Summary 
    1 Problem(s) (IMPVFC-94): The net has dangling wire(s).
    1 total info(s) created.
End Summary

End Time: Thu May 15 03:17:03 2025
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 1 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.3  MEM: 0.000M)

<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD_INTERNAL> violationBrowserClose
<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> violationBrowser -all -no_display_false -filter_query Metal2(2) -displayByLayer
<CMD_INTERNAL> violationBrowserClose
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu May 15 03:17:51 2025

Design Name: mcs4
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (181.2000, 181.2000)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net FE_PHN407_i4004_sp_board_dram_array_2_1: dangling Wire.

Begin Summary 
    1 Problem(s) (IMPVFC-94): The net has dangling wire(s).
    1 total info(s) created.
End Summary

End Time: Thu May 15 03:17:51 2025
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 1 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.3  MEM: 0.000M)

<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu May 15 03:17:55 2025

Design Name: mcs4
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (181.2000, 181.2000)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net FE_PHN407_i4004_sp_board_dram_array_2_1: dangling Wire.

Begin Summary 
    1 Problem(s) (IMPVFC-94): The net has dangling wire(s).
    1 total info(s) created.
End Summary

End Time: Thu May 15 03:17:56 2025
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 1 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.5  MEM: 0.000M)

<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> zoomBox 76.8 5.675 77.8 6.675
**ERROR: (IMPSYT-6000):	No Object Selected.
<CMD> zoomBox 76.8 5.675 77.8 6.675
<CMD> zoomBox 76.8 5.675 77.8 6.675
<CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
<CMD> deselectAll
<CMD> selectVia 77.0350 5.7800 77.1650 6.0500 2 FE_PHN407_i4004_sp_board_dram_array_2_1
<CMD> setEditMode -via_create_by Viacell -via_cell_name M2_M1_1x2_HV_S -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -status ROUTED
<CMD> zoomBox 76.38850 5.72150 78.14550 6.44400
<CMD> zoomBox 76.60150 5.76550 77.87200 6.28800
<CMD> zoomBox 76.75600 5.79750 77.67400 6.17500
<CMD> deselectAll
<CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
<CMD> deselectAll
<CMD> selectVia 77.0350 5.7800 77.1650 6.0500 2 FE_PHN407_i4004_sp_board_dram_array_2_1
<CMD> setEditMode -via_create_by Viacell -via_cell_name M2_M1_1x2_HV_S -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -status ROUTED
<CMD> deselectAll
<CMD> selectVia 77.0350 5.7800 77.1650 6.0500 2 FE_PHN407_i4004_sp_board_dram_array_2_1
<CMD> setEditMode -via_create_by Viacell -via_cell_name M2_M1_1x2_HV_S -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -status ROUTED
<CMD> editSelect -object_type {Wire Via}
**WARN: (IMPWIN-1481):	You have selected more than 10000 wires/vias, we will temporarily disable the function "Hilite Net When Selecting a Wire". 
<CMD> setEditMode -via_create_by Viacell -via_cell_name M5_M4_VH -nets sync_pad -status ROUTED
<CMD> deselectAll
<CMD> selectVia 77.0350 5.7800 77.1650 6.0500 2 FE_PHN407_i4004_sp_board_dram_array_2_1
<CMD> deleteSelectedFromFPlan
<CMD> panPage 0 -1
<CMD> panPage 0 1
<CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
<CMD> zoomBox 76.60700 5.73000 77.87750 6.25250
<CMD> deselectAll
<CMD> selectInst postCTSholdFE_PHC407_i4004_sp_board_dram_array_2_1
<CMD> zoomBox 76.51200 5.68700 78.00650 6.30150
<CMD> zoomBox 76.40000 5.63600 78.15850 6.35950
<CMD> deselectAll
<CMD> selectWire 76.8950 5.9550 77.1300 6.0150 1 FE_PHN407_i4004_sp_board_dram_array_2_1
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> zoomBox 76.50400 5.68750 77.99950 6.30250
<CMD> zoomBox 76.59300 5.73100 77.86450 6.25400
<CMD> zoomBox 76.67100 5.76900 77.75200 6.21350
<CMD> zoomBox 76.79350 5.82850 77.57450 6.14950
<CMD> zoomBox 76.88150 5.87100 77.44700 6.10350
<CMD> zoomBox 76.91600 5.88750 77.39700 6.08550
<CMD> uiSetTool stretchWire
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> editResize -direction x -offset -0.005 -side high -keep_center_line auto
<CMD> selectWire 76.8950 5.9550 77.1300 6.0150 1 FE_PHN407_i4004_sp_board_dram_array_2_1
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> setEditMode -snap false
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> editResize -direction x -offset -0.015 -side high -keep_center_line auto
<CMD> selectWire 76.8950 5.9550 77.1300 6.0150 1 FE_PHN407_i4004_sp_board_dram_array_2_1
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> editResize -direction x -offset 0.005 -side high -keep_center_line auto
<CMD> selectWire 76.8950 5.9550 77.1300 6.0150 1 FE_PHN407_i4004_sp_board_dram_array_2_1
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> zoomBox 76.88650 5.87250 77.45300 6.10550
<CMD> uiSetTool stretchWire
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> editResize -direction x -offset -0.145 -side high -keep_center_line auto
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> uiSetTool stretchWire
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> editResize -direction x -offset 0.13 -side high -keep_center_line auto
<CMD> setEditMode -status ROUTED -nets FE_PHN407_i4004_sp_board_dram_array_2_1 -layer_horizontal Metal1 -width_horizontal 0.060 -width_vertical 0.060 -shape None
<CMD> zoomBox 76.86400 5.85850 77.53150 6.13300
<CMD> zoomBox 76.83800 5.84200 77.62350 6.16500
<CMD> zoomBox 76.80700 5.82250 77.73150 6.20300
<CMD> zoomBox 76.77000 5.80000 77.85850 6.24750
<CMD> panPage 0 -1
<CMD> zoomBox 76.72700 5.63900 78.00750 6.16550
<CMD> zoomBox 76.61600 5.57050 78.38850 6.29950
<CMD> zoomBox 74.97050 4.56600 83.97950 8.27150
<CMD> panPage 0 1
<CMD> panPage 0 -1
