<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Agilex™ 9 SoC FPGA Direct RF-Series</title>

    <!-- slider -->
    <link rel="stylesheet" href="/css/all.min.css">
    <link rel="stylesheet" href="/css/animate.min.css">
    <link rel="stylesheet" href="/css/owl.carousel.min.css">
    <link rel="stylesheet" href="/css/owl.theme.default.min.css">
    <!-- nav header -->
    <link rel="stylesheet" href="/css/dk_nav_header.css">

    <link rel="stylesheet" href="/css/dk_agilex_9_SoC_FPGA_direct_RF_series.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
        .mv_teaching_padd{
            padding-inline: 4.6875rem 9rem !important;
        }
        a{
            text-decoration: none !important;
        }
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header> 
<!-- --------------------------------------------------------------------- -->
    <section>
        <nav class="mb_sub_nv">
            <div class="mv_breadcrumb">
                <ol class="mv_spark_breadcrumb_items">
                    <li><a href="/y_index/Intel_Products.html">Intel® Products</a></li>
                    <li><a href="/Product/B8_FPGA_CPLD.html">Altera® FPGA, SoC FPGA and CPLD</a></li>
                    <li><a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_agilex_FPGA_portfolio_agilex_FPGA_portfolio.html">Agilex™ FPGA Portfolio</a></li>
                    <li><a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_agilex_FPGA_portfolio_agilex_9_FPGAs_and_SoC_FPGAs.html">Agilex™ 9 FPGA and SoC FPGA</a></li>
                    <li><p class="mb-0">Agilex™ 9 SoC FPGA Direct RF-Series</p></li>
                </ol>
            </div>
        </nav>
    </section>
<!-- --------------------------------------------------------------------- -->
    <!----------------------------------- Agilex™ FPG ---------------------------->
    <section>
        <div class="mv_intel_data_bg_color">
            <div class="container">
                <div class="row">
                    <div class="mv_intel_data_content col-lg-9 col-md-12">
                        <h1>Agilex™ 9 SoC FPGA Direct RF-Series</h1>
                        <div class=" mv_intel_data_respomsive_image">
                            <img src="/img/mv_image/data-center-gpu-max-badge.png.rendition.intel.web.480.270.png" alt="">
                        </div>
                        <p>Direct RF-Series devices integrate FPGAs and industry-leading high-performance wideband data converters and medium-band data converters with hi-fidelity performance. These Direct RF SoC FPGAs use Intel 10 nm SuperFin process technology, Quad-core Arm processors, ultra-low converter interface latency, transceiver rates up to 58 Gbps, and provide high channel density packages to address difficult size, weight, and power constraints.​</p>
                        <p><a href="">Read the FPGA Direct RF-Series product brief ›</a></p>
                    </div>
                    <div class="mv_intel_data_image col-lg-3 col-md-12">
                        <img src="/img/mv_image/badge-agilex-inside-reduced_1920-1080.webp" alt="">
                    </div>
                </div>
            </div>  
        </div>
        <div class="mv_key_bg_color">
            <div class="container">
                <ul class="nav nav-pills mv_nav_pills_key_features" id="pills-tab" role="tablist">
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_nav_link_key_features active" id="pills-home-tab"
                            data-bs-toggle="pill" data-bs-target="#pills-home" type="button" role="tab"
                            aria-controls="pills-home" aria-selected="true">Overview</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="/darshit/dk_product/agilex_9_SoC_FPGA_direct_RF_series_product.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Products</a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!--------------------------------- Optimized for -------------------------------->
    <!-- Optimized -->
    <section>
        <div class="mv_maximize_bg_color mv_maximize_inpect_without_slider">
            <div class="container">
                <div class="row">
                    <div class="mv_maximize col-xs-12">
                        <h2 style="margin-bottom: 2rem;">Optimized Edge Solutions for Radio Frequency Applications</h2>
                    </div>
                </div>
                <div class="row">
                    <div class="col-xs-12 col-sm-4 ">
                        <div class="mv_maximize_comntent">
                            <h4>Up to eight channels of</h4>
                            <p class="mv_headline_font">64
                                <span class="mv_maximize_bottom">Gsps</span>
                            </p>
                            <p class="">ADC/DAC converters integrated with an SoC FPGA</p>
                        </div>
                    </div>
                    <div class="col-xs-12 col-sm-4 ">
                        <div class="mv_maximize_comntent">
                            <h4>Up to sixteen channels of</h4>
                            <p class="mv_headline_font">12
                                <span class="mv_maximize_bottom">Gsps</span>
                            </p>
                            <p class="">DAC converters and 20 channels of 4 Gsps ADC converters integrated with an SoC FPGA</p>
                        </div>
                    </div>
                    <div class="col-xs-12 col-sm-4 ">
                        <div class="mv_maximize_comntent">
                            <h4>Converters combined with up to</h4>
                            <p class="mv_headline_font">25
                                <!-- <span class="mv_maximize_bottom">Gbps</span> -->
                            </p>
                            <p class="">TFLOPS of digital signal processing performance (FP16)​</p>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>

    <!-- Optimized slider -->
    <section>
        <div class="mv_maximize_bg_color mv_maximize_inpect_slider">
            <div class="container">
                <div class="mv_maximize">
                    <h2>Optimized for Cost-Effective and Space-Efficient Designs</h2>
                </div>
                <div class="mv_main_spark owl-carousel owl-theme mv_maximize_carousel">
                    <div class="mv_maximize_comntent">
                        <h4>Up to</h4>
                        <p class="mv_headline_font">1.9
                            <span class="mv_maximize_bottom">x</span>
                        </p>
                        <p class="">performance gain on HPC and AI workloads over competition due to the
                            Intel<sup>®</sup> Max Series GPU large L2 cache.<sup>1</sup></p>
                    </div>
                    <div class="mv_maximize_comntent">
                        <h4>Up to</h4>
                        <p class="mv_headline_font">38
                            <span class="mv_maximize_bottom">%</span>
                        </p>
                        <p class="">lower total power vs. competing FPGAs<sup>1</sup></p>
                    </div>
                    <div class="mv_maximize_comntent">
                        <h4>Up to</h4>
                        <p class="mv_headline_font">12.5
                            <span class="mv_maximize_bottom">Gbps</span>
                        </p>
                        <p class="">transceivers​</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!----------------------------------- Direct RF-Series ----------------------------------->
    <section>
        <div class="mv_deploy_nav_tab" style="background-color: #f7f7f7 !important;">
            <div class="container">
                <ul class="nav nav-pills mv_deploy_nav_pills justify-content-lg-center oveflow-x-auto list-unstyled" id="pills-tab" role="tablist">
                    <li class="nav-item" role="presentation">
                        <button class="nav-link active mv_deploy_nav_link" id="pills-home-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-home" type="button" role="tab" aria-controls="pills-home"
                            aria-selected="true">
                            <div class="dk_direct_chip">
                                <div>
                                    <i style="font-size: 2.5rem; margin-right: .5rem;" class="fa-solid fa-microchip"></i>
                                </div>
                                <div>
                                    <p class="dk_direct_text mb-0">Direct RF-Series chip image</p>
                                </div>
                            </div>
                        </button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-profile-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-profile" type="button" role="tab" aria-controls="pills-profile"
                            aria-selected="false">
                            <div class="dk_direct_chip">
                                <div>
                                    <i style="font-size: 2.5rem; margin-right: .5rem;" class="fa-brands fa-youtube"></i>
                                </div>
                                <div>
                                    <p class="dk_direct_text mb-0">Watch Customer Testimonial</p>
                                </div>
                            </div>
                        </button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-video-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-video" type="button" role="tab" aria-controls="pills-video"
                            aria-selected="false">
                            <div class="dk_direct_chip">
                                <div>
                                    <i style="font-size: 2.5rem; margin-right: .5rem;" class="fa-brands fa-youtube"></i>
                                </div>
                                <div>
                                    <p class="dk_direct_text mb-0">Watch Evaluation Platform Demo</p>
                                </div>
                            </div>
                        </button>
                    </li>
                </ul>
            </div>
            <div class="container">
                <div class="tab-content dk_game_padd" id="pills-tabContent" style="background-color: #f7f7f7 !important;">
                    <div class="tab-pane fade show active" id="pills-home" role="tabpanel"
                        aria-labelledby="pills-home-tab" tabindex="0">
                        <div class="container">
                            <div class="">
                                <div class="row justify-content-center">
                                    <div class="col-md-6">
                                        <img class="w-100" src="/img/darshit_image/direct-rf-fpga-agilex-chip-belmont-and-laguna.png.rendition.intel.web.864.486.png" alt="">
                                    </div>
                                    <div class="col-md-4 align-content-center">
                                        <h3 style="font-weight: 300;">Game-Changing Analog-Enabled FPGA</h3>
                                        <p>Intel’s 3D heterogenous architecture quickly enables composable system solutions.</p>
                                    </div>
                                </div>
                            </div>
                        </div>
                    </div>
                    <div class="tab-pane fade" id="pills-profile" role="tabpanel" aria-labelledby="pills-profile-tab"
                        tabindex="0">
                       <div class="container">
                            <div class="">
                                <div class="row justify-content-center">
                                    <div class="col-md-6 align-content-center">
                                        <video class="w-100 dk_intel_video" controls loop>
                                            <source src="/img/darshit_image/video.mp4">
                                        </video>
                                    </div>
                                    <div class="col-md-4 align-content-center">
                                        <h3 style="font-weight: 300; padding-top:1rem;">Radio Frequency FPGA Customer Testimonial</h3>
                                        <p>This video demonstrates how you can solve tomorrow’s challenging missions with composable system solutions.</p>
                                    </div>
                                </div>
                            </div>
                        </div>
                    </div>
                    <div class="tab-pane fade" id="pills-video" role="tabpanel" aria-labelledby="pills-video-tab"
                        tabindex="0">
                        <div class="container">
                            <div class="">
                                <div class="row justify-content-center">
                                    <div class="col-md-6 align-content-center">
                                        <video class="w-100 dk_intel_video" controls loop>
                                            <source src="/img/darshit_image/video.mp4">
                                        </video>
                                    </div>
                                    <div class="col-md-4 align-content-center">
                                        <h3 style="font-weight: 300; padding-top: 1rem;">Direct RF-Series FPGA Evaluation Platform Demo</h3>
                                        <p>Learn about the Direct RF-Series FPGA Evaluation Platform while gaining a brief market overview and using the platform to show three RF performance sweeps: ADC noise spectral density, ADC spurious free dynamic range, and DAC intermodulation distortion.</p>
                                    </div>
                                </div>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!--------------------------------- Benefits ------------------------------------->
    <section>
        <div class="mv_learn_more_padd" style="background-color: #f7f7f7;">
            <div class="container">
                <div class="mv_learn_more_con">
                    <h1 class="mb-3" style="font-weight: 350; text-align: center;">Benefits</h1>
                    <div class="row justify-content-center">
                        <div style="padding: 16px;" class="col-lg-4 col-md-6 col-sm-6">
                            <h4 style="font-weight: 350;">High-Performance Wideband Frequency Agility</h4>
                            <p>Multi-channel converters with an RF bandwidth of 36 GHz and an instantaneous RF bandwidth of 32 GHz provide the ability to retune receivers and transmitters quickly while providing simultaneous wideband and narrowband tracking.</p>
                        </div>
                        <div style="padding: 16px;" class="col-lg-4 col-md-6 col-sm-6">
                            <h4 style="font-weight: 350;">Low Latency and Power Consumption</h4>
                            <p>Embedded Multi-die Interconnect Bridge (EMIB) and Advanced Interconnect Bus (AIB) tile interconnect technology to integrate RF-capable ADCs and DACs with Agilex™ 9 FPGA monolithic die. With programmable hardened IP, provide low latency and power consumption when converting between the analog and digital domains.</p>
                        </div>
                        <div style="padding: 16px;" class="col-lg-4 col-md-6 col-sm-6">
                            <h4 style="font-weight: 350;">Total Cost of Ownership and Risk</h4>
                            <p>These devices significantly impact the system-level size and cost (eliminating a substantial amount of external analog circuitry, associated power supplies, cooling, and chassis). This integrated and digital solution increases system reliability, which lowers system costs. An RF tool chain integrated into Quartus® Prime Software will lower risk and time to market.</p>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

     <!---------------------------------- Use Cases ------------------------------------->
     <section>
        <div class="mv_learn_how_padd text-white">
            <div class="container">
                <h2 style="font-weight: 350; text-align: center;">Use Cases and Applications</h2>
                <div class="row" style="justify-content: center;">
                    <div style="padding:16px;" class="col-md-4 col-sm-6">
                        <img class="w-100 mb-3" src="/img/darshit_image/adobestock-34391776.jpeg.rendition.intel.web.416.234.jpg" alt="">
                        <h4 style="font-weight: 350;"><a class="b_special_a" href="">Delivering a Game-Changing Portfolio of Analog-Enabled FPGAs</a></h4>
                        <p>ntel is continuing to work with leading makers of cutting-edge analog RF converters to develop ADC and DAC tiles that are compatible with Intel’s EMIB, AIB, and multichip innovative packaging technologies. The new analog-enabled Direct-RF Series FPGA portfolio provides concrete evidence that these technologies are ready and provide unique value to be able to tackle the toughest problems on the RF Edge.</p>
                        <a class="dk_learn" href="">Read the whitepaper</a>
                    </div>
                    <div style="padding:16px;" class="col-md-4 col-sm-6">
                        <img class="w-100 mb-3" src="/img/darshit_image/adobestock-327009010_1920-1080.avif" alt="">
                        <h4 style="font-weight: 350;"><a class="b_special_a" href="">Addressing Digital Beamforming Systems’ Needs</a></h4>
                        <p>As today’s beamforming platforms demand more antenna elements, wider bandwidth “all-digital’ systems, and higher-performance processing for intelligent rapid decision-making at the edge–Direct RF FPGAs provide a mission-critical solution to address future threats. Wide RF bandwidth and high-performance FPGAs provide a revolutionary value towards providing Direct RF capability for radar and military EW applications.</p>
                        <a class="dk_learn" href="">Read the solution brief</a>
                    </div>
                    <div style="padding:16px;" class="col-md-4 col-sm-6">
                        <img class="w-100 mb-3" src="/img/darshit_image/adobestock-375885621_1920-1080.avif" alt="">
                        <h4 class="b_special_a3" style="font-weight: 350;"><a class="b_special_a" href="">Intel and DOD Deliver SHIP (State-of-the-art Heterogeneous Integration Prototype) Program devices to BAE Six Quarters Ahead of Schedule</a></h4>
                        <p>Intel develops industry-leading multi-chip packaging enabling up to 10 times value to the defense industrial base–value including performance capability and mission time to market.</p>
                        <a class="dk_learn" href="">Read Intel Newsroom</a>
                    </div>
                </div>
            </div>
        </div>
    </section> 
    <!-- --------------------------------------------------------------------------- -->

    <!--------------------------------- Key Features ------------------------------------->
    <section>
        <div class="mv_learn_more_padd">
            <div class="container">
                <div class="mv_learn_more_con">
                    <h1 class="mb-3" style="font-weight: 350; text-align: center;">Key Features</h1>
                    <div class="row justify-content-center">
                        <div style="padding: 16px;" class="col-lg-4 col-md-6 col-sm-6">
                            <h4 style="font-weight: 350;">Advanced Interconnect Bus (AIB)</h4>
                            <p>AIB is a very wide, multi-channel, high-speed, low-power, and low-latency parallel bus with a simple clocked interface bus protocol designed specifically to meet the requirements for die-to-die interconnect. The CHIPs alliance has published AIB as a standard.</p>
                        </div>
                        <div style="padding: 16px;" class="col-lg-4 col-md-6 col-sm-6">
                            <h4 style="font-weight: 350;">Embedded Multi-Die Interconnect Bridge (EMIB)​</h4>
                            <p>Low latency and low power solutions due to Embedded Multi-Die Interconnect Bridge (EMIB), Advanced Interconnect Bus (AIB) tile interconnect technology, high-performance ADC and DAC with hardened IP, and Agilex™ 9 FPGA monolithic die.</p>
                        </div>
                        <div style="padding: 16px;" class="col-lg-4 col-md-6 col-sm-6">
                            <h4 style="font-weight: 350;">A Variety of Additional I/O Functionality</h4>
                            <p>Different semiconductor chiplets or tiles can provide FPGAs with a variety of additional I/O functionality including high bandwidth memory (HBM) DRAM, PCIe 4.0 and 5.0, and 58/116 Gbps serial transceiver ports that allow these FPGAs to interface with a wide variety of devices.</p>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!--------------------------------- Want to -------------------------------------->
    <section>
        <div style="text-align: center; background-color:#0068b5; color: #fff;" class="mv_deploy_nav_tab">
            <div class="container">
                <h1 style="font-weight: 350;">Want to Learn More About RF Devices?</h1>
                <p>Contact our sales team for inquiries.</p>
                <a class="dk_learn" href="">Contact us</a>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------------------- Related Links ---------------------------------->
    <section>
        <div class="mv_discover_more_padd">
            <div class="container">
                <h2 class="mb-3" style="font-weight: 350; color: #fff;">Related Links</h2>
                <div class="row mv_intel_tiber_content">
                    <div class="mv_intel_tiber col-xxl-4 col-md-6">
                        <div class="mv_intel_card">
                            <div class="mv_intel_tiber_img">
                                <i class="fa-regular fa-file"></i>
                            </div>
                            <div style="align-content: center;">
                                <a href="" class="dk_issue">Analog RF Technology</a>
                            </div>
                        </div>
                    </div>
                    <div class="mv_intel_tiber col-xxl-4 col-md-6">
                        <div class="mv_intel_card">
                            <div class="mv_intel_tiber_img">
                                <i class="fa-regular fa-file"></i>
                            </div>
                            <div style="align-content: center;">
                                <a href="" class="dk_issue">FPGA Community</a>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!-------------------- Product and Performance Information ----------------------->
    <section class="container py-5">
        <h4 class="h6">Product and Performance Information</h4>
        <div class="disclaimer" style="font-size: 12px;"><sup>1</sup> Performance varies by use, configuration and other factors. Learn more at <a class="b_special_a1" href="">www.intel.com/PerformanceIndex</a>​. Performance results are based on testing as of dates shown in configurations and may not reflect all publicly available ​updates. See backup for configuration details. No product or component can be absolutely secure. Your costs and results may vary.</div>
    </section>
    <!-- ---------------------------------------------------------------------------- -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

</body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

    <script src="/js/jquery-3.7.1.js"></script>
    <script src="/js/owl.carousel.min.js"></script>
    <script src="/js/mv_slider.js"></script>

    <script>
        // (Intel Data Center GPU Max Series -> (Intel Data Center GPU Max Series Overview)) Maximize Impact
        $(document).ready(function () {

            $('.owl-carousel.mv_maximize_carousel').owlCarousel({
                loop: true,
                margin: 10,
                nav: false,
                dots: true,
                // nav:true,
                // center:true,

                // autoplay:true,
                // autoplayTimeout:2000,
                // autoplayHoverPause:true,
                // animateIn:'animate__fadeIn',
                // animateOut:'animate__fadeOut',

                responsive: {
                    320: {
                        items: 1,
                    },
                    375: {
                        items: 1,
                    },
                    425: {
                        items: 1,
                    },
                    767: {
                        items: 1,
                    }
                }
            })

        });
    </script>

    <!-- nav script -->
    <script>
        document.addEventListener('DOMContentLoaded', function () {
        const nav = document.querySelector('.VK_client_app_navigation');
        const navLinks = document.querySelectorAll('.VK_ai_nav_bar a');
        const sections = document.querySelectorAll('section[id]');
        let navOffset = nav.offsetTop;

            // Add smooth scrolling to all links
            navLinks.forEach(link => {
                link.addEventListener('click', function (e) {
                    e.preventDefault();
                    document.querySelector(this.getAttribute('href')).scrollIntoView({
                        behavior: 'smooth'
                    });
                });
            });

            // Sticky Navigation
            window.addEventListener('scroll', () => {
                if (window.pageYOffset >= navOffset) {
                    nav.classList.add('VK_sticky_nav_bar');
                } else {
                    nav.classList.remove('VK_sticky_nav_bar');
                }
                // Section highlighting
                sections.forEach(section => {
                    const sectionTop = section.offsetTop - nav.clientHeight;
                    const sectionHeight = section.clientHeight;
                    if (window.pageYOffset >= sectionTop && window.pageYOffset <= sectionTop + sectionHeight) {
                        navLinks.forEach(link => {
                            link.classList.remove('active');
                            if (link.getAttribute('href') === `#${section.id}`) {
                                link.classList.add('active');
                                
                                // Ensure the active link is visible in the nav bar
                                const navBar = document.querySelector('.VK_ai_nav_bar');
                                const activeLink = document.querySelector('.VK_ai_nav_bar a.active');
                                const linkRect = activeLink.getBoundingClientRect();
                                const navBarRect = navBar.getBoundingClientRect();

                                if (linkRect.left < navBarRect.left || linkRect.right > navBarRect.right) {
                                    activeLink.scrollIntoView({ inline: 'center', behavior: 'smooth' });
                                }
                            }
                        });
                    }
                });
            });
        });
    </script>

</html>  
