<map id="AMDGPUMachineFunction.h" name="AMDGPUMachineFunction.h">
<area shape="rect" id="node2" href="$R600MachineFunctionInfo_8h.html" title="R600MachineFunctionInfo.h" alt="" coords="2578,80,2773,107"/>
<area shape="rect" id="node14" href="$SIMachineFunctionInfo_8h.html" title="SIMachineFunctionInfo.h" alt="" coords="1065,80,1240,107"/>
<area shape="rect" id="node24" href="$AMDGPUMachineFunction_8cpp.html" title="AMDGPUMachineFunction.cpp" alt="" coords="2797,80,3010,107"/>
<area shape="rect" id="node3" href="$AMDGPUAsmPrinter_8cpp.html" title="AMDGPUAsmPrinter.cpp" alt="" coords="1665,155,1843,181"/>
<area shape="rect" id="node4" href="$AMDGPUFrameLowering_8cpp.html" title="AMDGPUFrameLowering.cpp" alt="" coords="2675,155,2878,181"/>
<area shape="rect" id="node5" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets. " alt="" coords="1867,155,2054,181"/>
<area shape="rect" id="node6" href="$R600ClauseMergePass_8cpp.html" title="R600ClauseMergePass.cpp" alt="" coords="2903,155,3096,181"/>
<area shape="rect" id="node7" href="$R600ControlFlowFinalizer_8cpp.html" title="R600ControlFlowFinalizer.cpp" alt="" coords="3120,155,3324,181"/>
<area shape="rect" id="node8" href="$R600EmitClauseMarkers_8cpp.html" title="R600EmitClauseMarkers.cpp" alt="" coords="3348,155,3552,181"/>
<area shape="rect" id="node9" href="$R600ExpandSpecialInstrs_8cpp.html" title="R600ExpandSpecialInstrs.cpp" alt="" coords="3576,155,3785,181"/>
<area shape="rect" id="node10" href="$R600InstrInfo_8cpp.html" title="R600 Implementation of TargetInstrInfo. " alt="" coords="3809,155,3941,181"/>
<area shape="rect" id="node11" href="$R600ISelLowering_8cpp.html" title="Custom DAG lowering for R600. " alt="" coords="2078,155,2238,181"/>
<area shape="rect" id="node12" href="$R600MachineFunctionInfo_8cpp.html" title="R600MachineFunctionInfo.cpp" alt="" coords="2262,155,2473,181"/>
<area shape="rect" id="node13" href="$R600RegisterInfo_8cpp.html" title="R600 implementation of the TargetRegisterInfo class. " alt="" coords="2497,155,2651,181"/>
<area shape="rect" id="node15" href="$AMDGPUISelDAGToDAG_8cpp.html" title="Defines an instruction selector for the AMDGPU target. " alt="" coords="593,155,795,181"/>
<area shape="rect" id="node16" href="$AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget. " alt="" coords="819,155,990,181"/>
<area shape="rect" id="node17" href="$SIInsertWaits_8cpp.html" title="Insert wait instructions for memory reads and writes. " alt="" coords="1014,155,1145,181"/>
<area shape="rect" id="node18" href="$SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo. " alt="" coords="1169,155,1281,181"/>
<area shape="rect" id="node19" href="$SIISelLowering_8cpp.html" title="Custom DAG lowering for SI. " alt="" coords="1305,155,1445,181"/>
<area shape="rect" id="node20" href="$SILowerControlFlow_8cpp.html" title="This pass lowers the pseudo control flow instructions to real machine instructions. " alt="" coords="1470,155,1641,181"/>
<area shape="rect" id="node21" href="$SIMachineFunctionInfo_8cpp.html" title="SIMachineFunctionInfo.cpp" alt="" coords="5,155,196,181"/>
<area shape="rect" id="node22" href="$SIPrepareScratchRegs_8cpp.html" title="SIPrepareScratchRegs.cpp" alt="" coords="220,155,411,181"/>
<area shape="rect" id="node23" href="$SIRegisterInfo_8cpp.html" title="SI implementation of the TargetRegisterInfo class. " alt="" coords="435,155,569,181"/>
</map>
