{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1640082700534 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1640082700534 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 21 14:31:40 2021 " "Processing started: Tue Dec 21 14:31:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1640082700534 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1640082700534 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Scheme -c Scheme " "Command: quartus_map --read_settings_files=on --write_settings_files=off Scheme -c Scheme" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1640082700534 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1640082700842 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "T.v(3) " "Verilog HDL information at T.v(3): always construct contains both blocking and non-blocking assignments" {  } { { "T.v" "" { Text "C:/Users/Den/Documents/sch/T.v" 3 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1640082700906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t.v 1 1 " "Found 1 design units, including 1 entities, in source file t.v" { { "Info" "ISGN_ENTITY_NAME" "1 T " "Found entity 1: T" {  } { { "T.v" "" { Text "C:/Users/Den/Documents/sch/T.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640082700906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640082700906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mx.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MX " "Found entity 1: MX" {  } { { "MX.bdf" "" { Schematic "C:/Users/Den/Documents/sch/MX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640082700911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640082700911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scheme.bdf 1 1 " "Found 1 design units, including 1 entities, in source file scheme.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Scheme " "Found entity 1: Scheme" {  } { { "Scheme.bdf" "" { Schematic "C:/Users/Den/Documents/sch/Scheme.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640082700912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640082700912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "170ap4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file 170ap4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 170AP4 " "Found entity 1: 170AP4" {  } { { "170AP4.bdf" "" { Schematic "C:/Users/Den/Documents/sch/170AP4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640082700917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640082700917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/Users/Den/Documents/sch/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640082700921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640082700921 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "CT2.v(10) " "Verilog HDL information at CT2.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "CT2.v" "" { Text "C:/Users/Den/Documents/sch/CT2.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1640082700924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ct2.v 1 1 " "Found 1 design units, including 1 entities, in source file ct2.v" { { "Info" "ISGN_ENTITY_NAME" "1 CT2 " "Found entity 1: CT2" {  } { { "CT2.v" "" { Text "C:/Users/Den/Documents/sch/CT2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640082700925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640082700925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plm.v 1 1 " "Found 1 design units, including 1 entities, in source file plm.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLM " "Found entity 1: PLM" {  } { { "PLM.v" "" { Text "C:/Users/Den/Documents/sch/PLM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1640082700926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1640082700926 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LOADPOM PLM.v(7) " "Verilog HDL Implicit Net warning at PLM.v(7): created implicit net for \"LOADPOM\"" {  } { { "PLM.v" "" { Text "C:/Users/Den/Documents/sch/PLM.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640082700927 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Scheme " "Elaborating entity \"Scheme\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1640082700957 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 D24 " "Primitive \"OR2\" of instance \"D24\" not used" {  } { { "Scheme.bdf" "" { Schematic "C:/Users/Den/Documents/sch/Scheme.bdf" { { 64 1408 1472 112 "D24" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1640082700965 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT D28_2 " "Primitive \"NOT\" of instance \"D28_2\" not used" {  } { { "Scheme.bdf" "" { Schematic "C:/Users/Den/Documents/sch/Scheme.bdf" { { 80 1264 1312 112 "D28_2" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1640082700965 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOR2 D39 " "Primitive \"NOR2\" of instance \"D39\" not used" {  } { { "Scheme.bdf" "" { Schematic "C:/Users/Den/Documents/sch/Scheme.bdf" { { 296 1360 1424 344 "D39" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1640082700965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CT2 CT2:D44 " "Elaborating entity \"CT2\" for hierarchy \"CT2:D44\"" {  } { { "Scheme.bdf" "D44" { Schematic "C:/Users/Den/Documents/sch/Scheme.bdf" { { -208 592 736 32 "D44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1640082700966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLM PLM:D40 " "Elaborating entity \"PLM\" for hierarchy \"PLM:D40\"" {  } { { "Scheme.bdf" "D40" { Schematic "C:/Users/Den/Documents/sch/Scheme.bdf" { { 280 640 832 616 "D40" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1640082700973 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LOADPOM PLM.v(7) " "Verilog HDL or VHDL warning at PLM.v(7): object \"LOADPOM\" assigned a value but never read" {  } { { "PLM.v" "" { Text "C:/Users/Den/Documents/sch/PLM.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1640082700980 "|Scheme|PLM:D40"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LOADROM PLM.v(1) " "Output port \"LOADROM\" at PLM.v(1) has no driver" {  } { { "PLM.v" "" { Text "C:/Users/Den/Documents/sch/PLM.v" 1 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1640082700981 "|Scheme|PLM:D40"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T T:D15 " "Elaborating entity \"T\" for hierarchy \"T:D15\"" {  } { { "Scheme.bdf" "D15" { Schematic "C:/Users/Den/Documents/sch/Scheme.bdf" { { -224 1328 1432 -104 "D15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1640082700991 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1640082701206 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Den/Documents/sch/output_files/Scheme.map.smsg " "Generated suppressed messages file C:/Users/Den/Documents/sch/output_files/Scheme.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1640082701239 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1640082701333 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640082701333 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "inC1 " "No output dependent on input pin \"inC1\"" {  } { { "Scheme.bdf" "" { Schematic "C:/Users/Den/Documents/sch/Scheme.bdf" { { -328 -136 32 -312 "inC1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640082701408 "|Scheme|inC1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "A1 " "No output dependent on input pin \"A1\"" {  } { { "Scheme.bdf" "" { Schematic "C:/Users/Den/Documents/sch/Scheme.bdf" { { 168 -144 24 184 "A1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1640082701408 "|Scheme|A1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1640082701408 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1640082701408 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1640082701408 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24 " "Implemented 24 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1640082701408 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1640082701408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4600 " "Peak virtual memory: 4600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1640082701420 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 21 14:31:41 2021 " "Processing ended: Tue Dec 21 14:31:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1640082701420 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1640082701420 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1640082701420 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1640082701420 ""}
