
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.09

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.12 source latency wr_ptr[3]$_SDFFE_PN0P_/CK ^
  -0.11 target latency mem[4][0]$_DFFE_PP_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: mem[4][0]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[4][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   36.45    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   39.73    0.03    0.06    0.07 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.07 ^ clkbuf_4_9_0_clk/A (CLKBUF_X3)
     9   13.80    0.01    0.05    0.11 ^ clkbuf_4_9_0_clk/Z (CLKBUF_X3)
                                         clknet_4_9_0_clk (net)
                  0.01    0.00    0.11 ^ mem[4][0]$_DFFE_PP_/CK (DFF_X1)
     2    2.17    0.01    0.09    0.21 ^ mem[4][0]$_DFFE_PP_/Q (DFF_X1)
                                         mem[4][0] (net)
                  0.01    0.00    0.21 ^ _0720_/B (MUX2_X1)
     1    1.32    0.01    0.03    0.24 ^ _0720_/Z (MUX2_X1)
                                         _0084_ (net)
                  0.01    0.00    0.24 ^ mem[4][0]$_DFFE_PP_/D (DFF_X1)
                                  0.24   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   36.45    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   39.73    0.03    0.06    0.07 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.07 ^ clkbuf_4_9_0_clk/A (CLKBUF_X3)
     9   13.80    0.01    0.05    0.11 ^ clkbuf_4_9_0_clk/Z (CLKBUF_X3)
                                         clknet_4_9_0_clk (net)
                  0.01    0.00    0.11 ^ mem[4][0]$_DFFE_PP_/CK (DFF_X1)
                          0.00    0.11   clock reconvergence pessimism
                          0.01    0.12   library hold time
                                  0.12   data required time
-----------------------------------------------------------------------------
                                  0.12   data required time
                                 -0.24   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   36.45    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   39.73    0.03    0.06    0.07 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.07 ^ clkbuf_4_15_0_clk/A (CLKBUF_X3)
    10   16.91    0.02    0.05    0.12 ^ clkbuf_4_15_0_clk/Z (CLKBUF_X3)
                                         clknet_4_15_0_clk (net)
                  0.02    0.00    0.12 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
     3    8.91    0.01    0.13    0.24 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         rd_ptr[0] (net)
                  0.01    0.00    0.24 ^ _0999_/A (HA_X1)
     2    5.78    0.02    0.04    0.29 ^ _0999_/CO (HA_X1)
                                         _0568_ (net)
                  0.02    0.00    0.29 ^ _0579_/A (INV_X1)
     2    5.82    0.01    0.02    0.30 v _0579_/ZN (INV_X1)
                                         _0549_ (net)
                  0.01    0.00    0.30 v _0990_/CI (FA_X1)
     2    6.43    0.02    0.08    0.38 v _0990_/CO (FA_X1)
                                         _0550_ (net)
                  0.02    0.00    0.38 v _0577_/B (XOR2_X2)
     5   18.53    0.03    0.07    0.45 v _0577_/Z (XOR2_X2)
                                         net9 (net)
                  0.03    0.00    0.45 v _0590_/A3 (OR3_X4)
     3   14.00    0.01    0.08    0.54 v _0590_/ZN (OR3_X4)
                                         _0166_ (net)
                  0.01    0.00    0.54 v _0591_/A (INV_X4)
     1    6.75    0.01    0.02    0.55 ^ _0591_/ZN (INV_X4)
                                         _0167_ (net)
                  0.01    0.00    0.55 ^ _0592_/B (OAI211_X4)
     2    9.33    0.02    0.03    0.58 v _0592_/ZN (OAI211_X4)
                                         _0168_ (net)
                  0.02    0.00    0.58 v _0593_/A (BUF_X8)
    10   49.87    0.01    0.03    0.62 v _0593_/Z (BUF_X8)
                                         _0169_ (net)
                  0.01    0.00    0.62 v _0594_/A (BUF_X16)
    10   47.65    0.01    0.03    0.65 v _0594_/Z (BUF_X16)
                                         _0170_ (net)
                  0.01    0.00    0.65 v _0595_/A (INV_X4)
     1   27.41    0.02    0.02    0.67 ^ _0595_/ZN (INV_X4)
                                         net6 (net)
                  0.02    0.01    0.68 ^ output6/A (BUF_X1)
     1    0.41    0.00    0.02    0.71 ^ output6/Z (BUF_X1)
                                         full (net)
                  0.00    0.00    0.71 ^ full (out)
                                  0.71   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   36.45    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   39.73    0.03    0.06    0.07 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.07 ^ clkbuf_4_15_0_clk/A (CLKBUF_X3)
    10   16.91    0.02    0.05    0.12 ^ clkbuf_4_15_0_clk/Z (CLKBUF_X3)
                                         clknet_4_15_0_clk (net)
                  0.02    0.00    0.12 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
     3    8.91    0.01    0.13    0.24 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
                                         rd_ptr[0] (net)
                  0.01    0.00    0.24 ^ _0999_/A (HA_X1)
     2    5.78    0.02    0.04    0.29 ^ _0999_/CO (HA_X1)
                                         _0568_ (net)
                  0.02    0.00    0.29 ^ _0579_/A (INV_X1)
     2    5.82    0.01    0.02    0.30 v _0579_/ZN (INV_X1)
                                         _0549_ (net)
                  0.01    0.00    0.30 v _0990_/CI (FA_X1)
     2    6.43    0.02    0.08    0.38 v _0990_/CO (FA_X1)
                                         _0550_ (net)
                  0.02    0.00    0.38 v _0577_/B (XOR2_X2)
     5   18.53    0.03    0.07    0.45 v _0577_/Z (XOR2_X2)
                                         net9 (net)
                  0.03    0.00    0.45 v _0590_/A3 (OR3_X4)
     3   14.00    0.01    0.08    0.54 v _0590_/ZN (OR3_X4)
                                         _0166_ (net)
                  0.01    0.00    0.54 v _0591_/A (INV_X4)
     1    6.75    0.01    0.02    0.55 ^ _0591_/ZN (INV_X4)
                                         _0167_ (net)
                  0.01    0.00    0.55 ^ _0592_/B (OAI211_X4)
     2    9.33    0.02    0.03    0.58 v _0592_/ZN (OAI211_X4)
                                         _0168_ (net)
                  0.02    0.00    0.58 v _0593_/A (BUF_X8)
    10   49.87    0.01    0.03    0.62 v _0593_/Z (BUF_X8)
                                         _0169_ (net)
                  0.01    0.00    0.62 v _0594_/A (BUF_X16)
    10   47.65    0.01    0.03    0.65 v _0594_/Z (BUF_X16)
                                         _0170_ (net)
                  0.01    0.00    0.65 v _0595_/A (INV_X4)
     1   27.41    0.02    0.02    0.67 ^ _0595_/ZN (INV_X4)
                                         net6 (net)
                  0.02    0.01    0.68 ^ output6/A (BUF_X1)
     1    0.41    0.00    0.02    0.71 ^ output6/Z (BUF_X1)
                                         full (net)
                  0.00    0.00    0.71 ^ full (out)
                                  0.71   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.71   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.13063058257102966

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6580

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
8.315896987915039

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7242

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[1][5]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.07    0.07 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.12 ^ clkbuf_4_15_0_clk/Z (CLKBUF_X3)
   0.00    0.12 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X2)
   0.13    0.24 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X2)
   0.04    0.29 ^ _0999_/CO (HA_X1)
   0.02    0.30 v _0579_/ZN (INV_X1)
   0.08    0.38 v _0990_/CO (FA_X1)
   0.07    0.45 v _0577_/Z (XOR2_X2)
   0.08    0.54 v _0590_/ZN (OR3_X4)
   0.02    0.55 ^ _0591_/ZN (INV_X4)
   0.03    0.58 v _0592_/ZN (OAI211_X4)
   0.04    0.62 v _0593_/Z (BUF_X8)
   0.03    0.65 v _0594_/Z (BUF_X16)
   0.03    0.68 ^ _0692_/ZN (NAND4_X4)
   0.06    0.74 v _0698_/Z (MUX2_X1)
   0.00    0.74 v mem[1][5]$_DFFE_PP_/D (DFF_X1)
           0.74   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.07    1.07 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    1.11 ^ clkbuf_4_3_0_clk/Z (CLKBUF_X3)
   0.00    1.11 ^ mem[1][5]$_DFFE_PP_/CK (DFF_X1)
   0.00    1.11   clock reconvergence pessimism
  -0.04    1.08   library setup time
           1.08   data required time
---------------------------------------------------------
           1.08   data required time
          -0.74   data arrival time
---------------------------------------------------------
           0.33   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: mem[4][0]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: mem[4][0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.07    0.07 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.11 ^ clkbuf_4_9_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ mem[4][0]$_DFFE_PP_/CK (DFF_X1)
   0.09    0.21 ^ mem[4][0]$_DFFE_PP_/Q (DFF_X1)
   0.03    0.24 ^ _0720_/Z (MUX2_X1)
   0.00    0.24 ^ mem[4][0]$_DFFE_PP_/D (DFF_X1)
           0.24   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.07    0.07 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.11 ^ clkbuf_4_9_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ mem[4][0]$_DFFE_PP_/CK (DFF_X1)
   0.00    0.11   clock reconvergence pessimism
   0.01    0.12   library hold time
           0.12   data required time
---------------------------------------------------------
           0.12   data required time
          -0.24   data arrival time
---------------------------------------------------------
           0.12   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.1151

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.1178

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.7063

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.0937

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
13.266317

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.46e-03   1.20e-04   1.16e-05   1.59e-03  35.6%
Combinational          1.22e-03   1.05e-03   1.80e-05   2.29e-03  51.1%
Clock                  2.39e-04   3.55e-04   9.76e-07   5.95e-04  13.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.92e-03   1.53e-03   3.05e-05   4.48e-03 100.0%
                          65.2%      34.1%       0.7%
