INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/rain-projects/adder_32_1bit/adder_32_1bit.srcs/sources_1/new/adder_32_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/rain-projects/adder_32_1bit/adder_32_1bit.srcs/sim_1/new/adder_32_1bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder_32bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/rain-projects/adder_32_1bit/adder_32_1bit.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
