# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do TopModule_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying c:/intelfpga_lite/22.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/lmnjm/OneDrive/Documents/Summer\ 2024/EE417\ Programmable\ Logic\ Devices/Lecture\ 07/Example\ 3/Datapath {C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/Example 3/Datapath/DataPath.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:44:00 on Jun 30,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/Example 3/Datapath" C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/Example 3/Datapath/DataPath.v 
# -- Compiling module DataPath
# 
# Top level modules:
# 	DataPath
# End time: 05:44:00 on Jun 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lmnjm/OneDrive/Documents/Summer\ 2024/EE417\ Programmable\ Logic\ Devices/Lecture\ 07/Example\ 3/Controller {C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/Example 3/Controller/Controller.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:44:00 on Jun 30,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/Example 3/Controller" C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/Example 3/Controller/Controller.v 
# -- Compiling module Controller
# 
# Top level modules:
# 	Controller
# End time: 05:44:00 on Jun 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/lmnjm/OneDrive/Documents/Summer\ 2024/EE417\ Programmable\ Logic\ Devices/Lecture\ 07/Example\ 3/TopModule {C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/Example 3/TopModule/TopModule.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:44:00 on Jun 30,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/Example 3/TopModule" C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/Example 3/TopModule/TopModule.v 
# -- Compiling module TopModule
# 
# Top level modules:
# 	TopModule
# End time: 05:44:00 on Jun 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/lmnjm/OneDrive/Documents/Summer\ 2024/EE417\ Programmable\ Logic\ Devices/Lecture\ 07/Example\ 3/TopModule {C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/Example 3/TopModule/tb_TopModule.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 05:44:00 on Jun 30,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/Example 3/TopModule" C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/Example 3/TopModule/tb_TopModule.v 
# -- Compiling module tb_TopModule
# 
# Top level modules:
# 	tb_TopModule
# End time: 05:44:00 on Jun 30,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_TopModule
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_TopModule 
# Start time: 05:44:00 on Jun 30,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "Controller(fast)".
# Loading work.tb_TopModule(fast)
# Loading work.TopModule(fast)
# Loading work.DataPath(fast)
# Loading work.Controller(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Time: 0 | count: 00000001 | shift_left: 0 | shift_right: 0
# Time: 15 | count: 00000001 | shift_left: 1 | shift_right: 0
# Time: 25 | count: 00000010 | shift_left: 0 | shift_right: 1
# Time: 35 | count: 00000001 | shift_left: 0 | shift_right: 1
# Time: 45 | count: 10000000 | shift_left: 0 | shift_right: 1
# Time: 55 | count: 01000000 | shift_left: 0 | shift_right: 1
# Time: 65 | count: 00100000 | shift_left: 0 | shift_right: 1
# Time: 75 | count: 00010000 | shift_left: 0 | shift_right: 1
# Time: 85 | count: 00001000 | shift_left: 0 | shift_right: 1
# Time: 95 | count: 00000100 | shift_left: 0 | shift_right: 1
# Time: 105 | count: 00000010 | shift_left: 0 | shift_right: 1
# Time: 115 | count: 00000001 | shift_left: 0 | shift_right: 1
# Time: 125 | count: 10000000 | shift_left: 0 | shift_right: 1
# Time: 135 | count: 01000000 | shift_left: 0 | shift_right: 1
# Time: 145 | count: 00100000 | shift_left: 0 | shift_right: 1
# Time: 155 | count: 00010000 | shift_left: 0 | shift_right: 1
# Time: 165 | count: 00001000 | shift_left: 0 | shift_right: 1
# Time: 175 | count: 00000100 | shift_left: 0 | shift_right: 1
# Time: 185 | count: 00000010 | shift_left: 0 | shift_right: 1
# Time: 195 | count: 00000001 | shift_left: 0 | shift_right: 1
# Time: 205 | count: 10000000 | shift_left: 0 | shift_right: 0
# Time: 225 | count: 00000001 | shift_left: 1 | shift_right: 0
# Time: 235 | count: 00000010 | shift_left: 0 | shift_right: 1
# Time: 245 | count: 00000001 | shift_left: 0 | shift_right: 1
# Time: 255 | count: 10000000 | shift_left: 0 | shift_right: 1
# Time: 265 | count: 01000000 | shift_left: 0 | shift_right: 1
# Time: 275 | count: 00100000 | shift_left: 0 | shift_right: 1
# Time: 285 | count: 00010000 | shift_left: 0 | shift_right: 1
# Time: 295 | count: 00001000 | shift_left: 0 | shift_right: 1
# Time: 305 | count: 00000100 | shift_left: 0 | shift_right: 1
# Time: 315 | count: 00000010 | shift_left: 0 | shift_right: 1
# Time: 325 | count: 00000001 | shift_left: 0 | shift_right: 1
# Time: 335 | count: 10000000 | shift_left: 0 | shift_right: 1
# Time: 345 | count: 01000000 | shift_left: 0 | shift_right: 1
# Time: 355 | count: 00100000 | shift_left: 0 | shift_right: 1
# Time: 365 | count: 00010000 | shift_left: 0 | shift_right: 1
# Time: 375 | count: 00001000 | shift_left: 0 | shift_right: 1
# Time: 385 | count: 00000100 | shift_left: 0 | shift_right: 1
# Time: 395 | count: 00000010 | shift_left: 0 | shift_right: 1
# Time: 405 | count: 00000001 | shift_left: 0 | shift_right: 1
# Time: 415 | count: 10000000 | shift_left: 0 | shift_right: 0
# Time: 435 | count: 00000001 | shift_left: 1 | shift_right: 0
# Time: 445 | count: 00000010 | shift_left: 0 | shift_right: 1
# Time: 455 | count: 00000001 | shift_left: 0 | shift_right: 1
# Time: 465 | count: 10000000 | shift_left: 0 | shift_right: 1
# Time: 475 | count: 01000000 | shift_left: 0 | shift_right: 1
# Time: 485 | count: 00100000 | shift_left: 0 | shift_right: 1
# Time: 495 | count: 00010000 | shift_left: 0 | shift_right: 1
# Time: 505 | count: 00001000 | shift_left: 0 | shift_right: 1
# ** Note: $stop    : C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/Example 3/TopModule/tb_TopModule.v(98)
#    Time: 510 ps  Iteration: 0  Instance: /tb_TopModule
# Break in Module tb_TopModule at C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 07/Example 3/TopModule/tb_TopModule.v line 98
# End time: 05:44:57 on Jun 30,2024, Elapsed time: 0:00:57
# Errors: 0, Warnings: 0
