EESchema Schematic File Version 2
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:robosub_parts
LIBS:hydrophone-adc-cache
EELAYER 25 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 13
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 6250 950  1250 3450
U 59B57308
F0 "MicroZed-JX1" 60
F1 "micro-zed-jx1.sch" 60
F2 "LVDS0+" I R 7500 1100 60 
F3 "LVDS0-" I R 7500 1200 60 
F4 "LVDS2+" I R 7500 1350 60 
F5 "LVDS2-" I R 7500 1450 60 
F6 "LVDS4+" I R 7500 1600 60 
F7 "LVDS4-" I R 7500 1700 60 
F8 "LVDS6+" I R 7500 1850 60 
F9 "LVDS6-" I R 7500 1950 60 
F10 "LVDS8+" I R 7500 2100 60 
F11 "LVDS8-" I R 7500 2200 60 
F12 "LVDS10+" I R 7500 2350 60 
F13 "LVDS10-" I R 7500 2450 60 
F14 "LVDS12+" I R 7500 2600 60 
F15 "LVDS12-" I R 7500 2700 60 
F16 "LVDS14+" I R 7500 2850 60 
F17 "LVDS14-" I R 7500 2950 60 
F18 "LVDS16+" I R 7500 3100 60 
F19 "LVDS16-" I R 7500 3200 60 
F20 "LVDS18+" I R 7500 3350 60 
F21 "LVDS18-" I R 7500 3450 60 
F22 "LVDS20+" I R 7500 3600 60 
F23 "LVDS20-" I R 7500 3700 60 
$EndSheet
$Sheet
S 8300 1050 1050 3250
U 59B576AA
F0 "MicroZed-JX2" 60
F1 "microzed-jx2.sch" 60
F2 "Vccio_en" I R 9350 1350 60 
F3 "PG_MODULE" I R 9350 1650 60 
F4 "LVDS1+" I R 9350 1850 60 
F5 "LVDS1-" I R 9350 1950 60 
F6 "LVDS3+" I R 9350 2100 60 
F7 "LVDS3-" I R 9350 2200 60 
F8 "LVDS5+" I R 9350 2350 60 
F9 "LVDS5-" I R 9350 2450 60 
F10 "LVDS7+" I R 9350 2600 60 
F11 "LVDS7-" I R 9350 2700 60 
F12 "LVDS9+" I R 9350 2850 60 
F13 "LVDS9-" I R 9350 2950 60 
F14 "LVDS11+" I R 9350 3100 60 
F15 "LVDS11-" I R 9350 3200 60 
F16 "LVDS13+" I R 9350 3350 60 
F17 "LVDS13-" I R 9350 3450 60 
F18 "LVDS15+" I R 9350 3600 60 
F19 "LVDS15-" I R 9350 3700 60 
F20 "LVDS17+" I R 9350 3850 60 
F21 "LVDS17-" I R 9350 3950 60 
F22 "LVDS19+" I R 9350 4100 60 
F23 "LVDS19-" I R 9350 4200 60 
$EndSheet
$Sheet
S 3300 900  1250 3050
U 59B58ABF
F0 "ADC" 60
F1 "adc.sch" 60
F2 "OUT1A+" I R 4550 1050 60 
F3 "OUT1A-" I R 4550 1150 60 
F4 "OUT1B+" I R 4550 1300 60 
F5 "OUT1B-" I R 4550 1400 60 
F6 "OUT2A+" I R 4550 1550 60 
F7 "OUT2A-" I R 4550 1650 60 
F8 "OUT2B+" I R 4550 1800 60 
F9 "OUT2B-" I R 4550 1900 60 
F10 "OUT3A+" I R 4550 2050 60 
F11 "OUT3A-" I R 4550 2150 60 
F12 "OUT3B+" I R 4550 2300 60 
F13 "OUT3B-" I R 4550 2400 60 
F14 "OUT4A+" I R 4550 2550 60 
F15 "OUT4A-" I R 4550 2650 60 
F16 "OUT4B+" I R 4550 2800 60 
F17 "OUT4B-" I R 4550 2900 60 
F18 "SAMP_CLK+" I L 3300 1050 60 
F19 "SAMP_CLK-" I L 3300 1150 60 
F20 "~CS" I L 3300 1450 60 
F21 "SCK" I L 3300 1550 60 
F22 "MOSI" I L 3300 1650 60 
F23 "MISO" I L 3300 1750 60 
F24 "FR_CLK+" I R 4550 3400 60 
F25 "FR_CLK-" I R 4550 3500 60 
F26 "DATA_CLK+" I R 4550 3700 60 
F27 "DATA_CLK-" I R 4550 3800 60 
$EndSheet
$Sheet
S 1000 950  1200 1050
U 59B574D9
F0 "Power" 60
F1 "power.sch" 60
F2 "v_good" I R 2200 1150 60 
F3 "Vccio_en" I L 1000 1150 60 
$EndSheet
Text Label 9450 1350 0    60   ~ 0
vccio_en
Wire Wire Line
	9450 1350 9350 1350
Text Label 900  1150 2    60   ~ 0
vccio_en
Wire Wire Line
	900  1150 1000 1150
Text Label 2300 1150 0    60   ~ 0
v_good
Wire Wire Line
	2300 1150 2200 1150
Text Label 9450 1650 0    60   ~ 0
v_good
Wire Wire Line
	9450 1650 9350 1650
Text Label 3200 1050 2    60   ~ 0
samp_clk+
Text Label 3200 1150 2    60   ~ 0
samp_clk-
Wire Wire Line
	3200 1150 3300 1150
Wire Wire Line
	3200 1050 3300 1050
Text Label 4650 1050 0    60   ~ 0
out1a+
Text Label 4650 1150 0    60   ~ 0
out1a-
Text Label 4650 1300 0    60   ~ 0
out1b+
Text Label 4650 1400 0    60   ~ 0
out1b-
Wire Wire Line
	4550 1050 4650 1050
Wire Wire Line
	4550 1150 4650 1150
Wire Wire Line
	4550 1300 4650 1300
Wire Wire Line
	4550 1400 4650 1400
Text Label 4650 1550 0    60   ~ 0
out2a+
Text Label 4650 1650 0    60   ~ 0
out2a-
Text Label 4650 1800 0    60   ~ 0
out2b+
Text Label 4650 1900 0    60   ~ 0
out2b-
Wire Wire Line
	4550 1550 4650 1550
Wire Wire Line
	4550 1650 4650 1650
Wire Wire Line
	4550 1800 4650 1800
Wire Wire Line
	4550 1900 4650 1900
Text Label 4650 2050 0    60   ~ 0
out3a+
Text Label 4650 2150 0    60   ~ 0
out3a-
Text Label 4650 2300 0    60   ~ 0
out3b+
Text Label 4650 2400 0    60   ~ 0
out3b-
Wire Wire Line
	4550 2050 4650 2050
Wire Wire Line
	4550 2150 4650 2150
Wire Wire Line
	4550 2300 4650 2300
Wire Wire Line
	4550 2400 4650 2400
Text Label 4650 2550 0    60   ~ 0
out4a+
Text Label 4650 2650 0    60   ~ 0
out4a-
Text Label 4650 2800 0    60   ~ 0
out4b+
Text Label 4650 2900 0    60   ~ 0
out4b-
Wire Wire Line
	4550 2550 4650 2550
Wire Wire Line
	4550 2650 4650 2650
Wire Wire Line
	4550 2800 4650 2800
Wire Wire Line
	4550 2900 4650 2900
Text Label 4650 3400 0    60   ~ 0
fr_clk+
Wire Wire Line
	4650 3400 4550 3400
Text Label 4650 3500 0    60   ~ 0
fr_clk-
Wire Wire Line
	4650 3500 4550 3500
Text Label 4650 3700 0    60   ~ 0
data_clk+
Text Label 4650 3800 0    60   ~ 0
data_clk-
Wire Wire Line
	4650 3700 4550 3700
Wire Wire Line
	4550 3800 4650 3800
Text Label 7600 1100 0    60   ~ 0
samp_clk+
Text Label 7600 1200 0    60   ~ 0
samp_clk-
Wire Wire Line
	7600 1100 7500 1100
Wire Wire Line
	7500 1200 7600 1200
Text Label 7600 1600 0    60   ~ 0
out4b+
Text Label 7600 1700 0    60   ~ 0
out4b-
Text Label 7600 2100 0    60   ~ 0
out4a+
Text Label 7600 2200 0    60   ~ 0
out4a-
Wire Wire Line
	7600 2200 7500 2200
Wire Wire Line
	7600 2100 7500 2100
Wire Wire Line
	7600 1700 7500 1700
Wire Wire Line
	7600 1600 7500 1600
Text Label 7600 3100 0    60   ~ 0
out3a+
Text Label 7600 3200 0    60   ~ 0
out3a-
Text Label 7600 2850 0    60   ~ 0
out3b+
Text Label 7600 2950 0    60   ~ 0
out3b-
Wire Wire Line
	7600 2850 7500 2850
Wire Wire Line
	7500 2950 7600 2950
Wire Wire Line
	7600 3100 7500 3100
Wire Wire Line
	7500 3200 7600 3200
Text Label 9450 3600 0    60   ~ 0
fr_clk+
Wire Wire Line
	9450 3600 9350 3600
Text Label 9450 3700 0    60   ~ 0
fr_clk-
Wire Wire Line
	9450 3700 9350 3700
Text Label 9450 3350 0    60   ~ 0
data_clk+
Text Label 9450 3450 0    60   ~ 0
data_clk-
Wire Wire Line
	9450 3350 9350 3350
Wire Wire Line
	9350 3450 9450 3450
Text Label 9450 1850 0    60   ~ 0
out1a+
Text Label 9450 1950 0    60   ~ 0
out1a-
Text Label 9450 2100 0    60   ~ 0
out1b+
Text Label 9450 2200 0    60   ~ 0
out1b-
Wire Wire Line
	9350 1850 9450 1850
Wire Wire Line
	9350 1950 9450 1950
Wire Wire Line
	9350 2100 9450 2100
Wire Wire Line
	9350 2200 9450 2200
Text Label 9450 2350 0    60   ~ 0
out2a+
Text Label 9450 2450 0    60   ~ 0
out2a-
Text Label 9450 3100 0    60   ~ 0
out2b+
Text Label 9450 3200 0    60   ~ 0
out2b-
Wire Wire Line
	9350 2350 9450 2350
Wire Wire Line
	9350 2450 9450 2450
Wire Wire Line
	9350 3100 9450 3100
Wire Wire Line
	9350 3200 9450 3200
$EndSCHEMATC
