
---------- Begin Simulation Statistics ----------
final_tick                               212617770750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  15530                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702492                       # Number of bytes of host memory used
host_op_rate                                    30633                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1287.85                       # Real time elapsed on the host
host_tick_rate                              165094832                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000001                       # Number of instructions simulated
sim_ops                                      39450571                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.212618                       # Number of seconds simulated
sim_ticks                                212617770750                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  15141940                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 12347574                       # number of cc regfile writes
system.cpu.committedInsts                    20000001                       # Number of Instructions Simulated
system.cpu.committedOps                      39450571                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              38.240604                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        38.240604                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  23355513                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      296                       # number of floating regfile writes
system.cpu.idleCycles                           45849                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  762                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2953151                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.054787                       # Inst execution rate
system.cpu.iew.exec_refs                     23645694                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   23480292                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  263065                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                165753                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 14                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                74                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             23480799                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            41908263                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                165402                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               857                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              41901736                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     10                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents             340874384                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  43578                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles             340831571                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             15                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          471                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            291                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  22132468                       # num instructions consuming a value
system.cpu.iew.wb_count                      40572762                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.674720                       # average fanout of values written-back
system.cpu.iew.wb_producers                  14933209                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.053049                       # insts written-back per cycle
system.cpu.iew.wb_sent                       41901346                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 66414888                       # number of integer regfile reads
system.cpu.int_regfile_writes                15467986                       # number of integer regfile writes
system.cpu.ipc                               0.026150                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.026150                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               709      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              18254988     43.57%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  632      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    28      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  12      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   84      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   64      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 128      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     43.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               165460      0.39%     43.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              125549      0.30%     44.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              56      0.00%     44.26% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite       23354884     55.74%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               41902594                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                23440994                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            46796253                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     22026918                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           24769536                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      107655                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.002569                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1691      1.57%      1.57% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      1.57% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      1.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      1.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      1.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      1.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      1.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      1.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      1.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      1.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      1.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      1.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      1.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     10      0.01%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     1      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  20199     18.76%     20.34% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    25      0.02%     20.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 2      0.00%     20.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            85727     79.63%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               18568546                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          801882910                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     18545844                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          19596416                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   41908227                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  41902594                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  36                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         2457674                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                44                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             35                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      5335573                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     764766277                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.054791                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.339745                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           735796662     96.21%     96.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            22806724      2.98%     99.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2492964      0.33%     99.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1391828      0.18%     99.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1931386      0.25%     99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               60766      0.01%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              140408      0.02%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              101676      0.01%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               43863      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       764766277                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.054788                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.loadValPred.constant_verification_unit.constLoadHits        15948                       # Number of loads marked constant that hit in the CVU CAM
system.cpu.loadValPred.constant_verification_unit.constLoadMisses        46777                       # Number of loads marked constant that missed in the CVU CAM
system.cpu.loadValPred.constant_verification_unit.numCAMReplacements        29344                       # Number of CVU CAM entries replaced
system.cpu.loadValPred.constant_verification_unit.numLoadAccesses        62725                       # Number of loads marked constant which accessed the CVU
system.cpu.loadValPred.constant_verification_unit.numStoreAccesses     22151938                       # Number of store instructions which accessed the CVU
system.cpu.loadValPred.constant_verification_unit.numStoreHits          734                       # Number of stores that hit in the CVU CAM
system.cpu.loadValPred.constant_verification_unit.numStoreMisses     22151204                       # Number of stores that missed in the CVU CAM
system.cpu.loadValPred.numConstLoads            31377                       # Number of loads classified as constant
system.cpu.loadValPred.numConstLoadsCorrect        15948                       # Number of constant loads correctly predicted
system.cpu.loadValPred.numConstLoadsMispredicted        46777                       # Number of constant loads incorrectly predicted
system.cpu.loadValPred.numPredictableLoads        31340                       # Number of loads classified as predictable
system.cpu.loadValPred.numPredictableLoadsCorrect        24033                       # Number of loads correctly classified as predictable
system.cpu.loadValPred.numPredictableLoadsIncorrect         7219                       # Number of loads incorrectly classified as predictable
system.cpu.loadValPred.totalLoads              165753                       # Total loads processed by the Load value predictor
system.cpu.memDep0.conflictingLoads              6017                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4172                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               165753                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            23480799                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                29556469                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.numCycles                        764812126                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             254                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2741484                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5487452                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2745104                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          392                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5491109                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            392                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 3083433                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3078357                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               896                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3077478                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3076781                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.977352                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2312                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             118                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 13                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              105                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           48                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         2414440                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls               1                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               696                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    764463949                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.051606                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     0.316213                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0       737288104     96.45%     96.45% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        19247427      2.52%     98.96% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         4779477      0.63%     99.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         2760922      0.36%     99.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4           47631      0.01%     99.96% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          149572      0.02%     99.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           50203      0.01%     99.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7            3082      0.00%     99.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          137531      0.02%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    764463949                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             20000001                       # Number of instructions committed
system.cpu.commit.opsCommitted               39450571                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    22229671                       # Number of memory references committed
system.cpu.commit.loads                        164196                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2781128                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                   21941054                       # Number of committed floating point instructions.
system.cpu.commit.integer                    39449810                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                  2130                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass          550      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     17219452     43.65%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult          631      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            8      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           70      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           56      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          112      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     43.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       164154      0.42%     44.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       124731      0.32%     44.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead           42      0.00%     44.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite     21940744     55.62%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     39450571                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        137531                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     19462839                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         19462839                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     19462839                       # number of overall hits
system.cpu.dcache.overall_hits::total        19462839                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2745805                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2745805                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2745805                       # number of overall misses
system.cpu.dcache.overall_misses::total       2745805                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 201497077139                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 201497077139                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 201497077139                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 201497077139                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     22208644                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22208644                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     22208644                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22208644                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.123637                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.123637                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.123637                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.123637                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73383.607772                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73383.607772                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73383.607772                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73383.607772                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2605                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                33                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    78.939394                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2744971                       # number of writebacks
system.cpu.dcache.writebacks::total           2744971                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          221                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          221                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          221                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          221                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2745584                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2745584                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2745584                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2745584                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 199957232081                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 199957232081                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 199957232081                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 199957232081                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.123627                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.123627                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.123627                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.123627                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 72828.670360                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 72828.670360                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 72828.670360                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 72828.670360                       # average overall mshr miss latency
system.cpu.dcache.replacements                2745071                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       142818                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          142818                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          365                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           365                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23330038                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23330038                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       143183                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       143183                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002549                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002549                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 63917.912329                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63917.912329                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          221                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          221                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          144                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          144                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9949064                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9949064                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001006                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001006                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69090.722222                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69090.722222                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     19320021                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       19320021                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2745440                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2745440                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 201473747101                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 201473747101                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     22065461                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     22065461                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124423                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124423                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73384.866215                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73384.866215                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      2745440                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      2745440                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 199947283017                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 199947283017                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.124423                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.124423                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72828.866417                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72828.866417                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 212617770750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.937892                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            22208422                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2745583                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              8.088782                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            160962                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.937892                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999879                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999879                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          131                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          381                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         180414735                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        180414735                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 212617770750                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1900859                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             757369820                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                    497922                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               4954098                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  43578                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2948029                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   213                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               42130170                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                   922                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                      165335                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    23480293                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            69                       # TLB misses on read requests
system.cpu.dtb.wrMisses                       1371274                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 212617770750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 212617770750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 212617770750                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            6193221                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       22205310                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3083433                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3079106                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     758529171                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   87558                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                    6                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles            10                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           89                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   6167532                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                   446                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          764766277                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.057343                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             0.563740                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                754982467     98.72%     98.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    27593      0.00%     98.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  2968606      0.39%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                     8663      0.00%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  3608002      0.47%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                     8046      0.00%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   953062      0.12%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                     5951      0.00%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2203887      0.29%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            764766277                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.004032                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.029034                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      6166964                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          6166964                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      6166964                       # number of overall hits
system.cpu.icache.overall_hits::total         6166964                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          568                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            568                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          568                       # number of overall misses
system.cpu.icache.overall_misses::total           568                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     37436035                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     37436035                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     37436035                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     37436035                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      6167532                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      6167532                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      6167532                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      6167532                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000092                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000092                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000092                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000092                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65908.512324                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65908.512324                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65908.512324                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65908.512324                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          841                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   140.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           33                       # number of writebacks
system.cpu.icache.writebacks::total                33                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          147                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          147                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          147                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          147                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          421                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          421                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          421                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          421                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     29014303                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29014303                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     29014303                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29014303                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68917.584323                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68917.584323                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68917.584323                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68917.584323                       # average overall mshr miss latency
system.cpu.icache.replacements                     33                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      6166964                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         6166964                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          568                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           568                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     37436035                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     37436035                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      6167532                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      6167532                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000092                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000092                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65908.512324                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65908.512324                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          147                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          147                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          421                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          421                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     29014303                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29014303                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68917.584323                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68917.584323                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 212617770750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           386.987996                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6167385                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               421                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14649.370546                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82844                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   386.987996                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.755836                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.755836                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          388                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          387                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.757812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          49340677                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         49340677                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 212617770750                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4448                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     6167536                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            51                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 212617770750                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 212617770750                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 212617770750                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                        6158                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                    1557                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  15                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                1415316                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     24                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 212617770750                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  43578                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  3562591                       # Number of cycles rename is idle
system.cpu.rename.blockCycles               341112404                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            416                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3747374                       # Number of cycles rename is running
system.cpu.rename.unblockCycles             416299914                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               41954858                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    25                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 208363                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents              416089793                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            27831207                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   134522350                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 66371822                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  23398477                       # Number of floating rename lookups
system.cpu.rename.committedMaps              26264555                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  1566634                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      15                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  13                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  30413129                       # count of insts added to the skid buffer
system.cpu.rob.reads                        805634119                       # The number of ROB reads
system.cpu.rob.writes                        84032379                       # The number of ROB writes
system.cpu.thread_0.numInsts                 20000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                   39450571                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       278                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    5                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   31                       # number of demand (read+write) hits
system.l2.demand_hits::total                       36                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   5                       # number of overall hits
system.l2.overall_hits::.cpu.data                  31                       # number of overall hits
system.l2.overall_hits::total                      36                       # number of overall hits
system.l2.demand_misses::.cpu.inst                416                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            2745553                       # number of demand (read+write) misses
system.l2.demand_misses::total                2745969                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               416                       # number of overall misses
system.l2.overall_misses::.cpu.data           2745553                       # number of overall misses
system.l2.overall_misses::total               2745969                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     28629830                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 197666970504                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     197695600334                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     28629830                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 197666970504                       # number of overall miss cycles
system.l2.overall_miss_latency::total    197695600334                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              421                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          2745584                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2746005                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             421                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         2745584                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2746005                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.988124                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999989                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999987                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.988124                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999989                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999987                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 68821.706731                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71995.321345                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71994.840559                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 68821.706731                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71995.321345                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71994.840559                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2741360                       # number of writebacks
system.l2.writebacks::total                   2741360                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           416                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       2745553                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2745969                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          416                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      2745553                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2745969                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     26258652                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 182022815634                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 182049074286                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     26258652                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 182022815634                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 182049074286                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.988124                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999987                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.988124                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999987                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 63121.759615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66297.323575                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66296.842494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 63121.759615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66297.323575                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66296.842494                       # average overall mshr miss latency
system.l2.replacements                        2741876                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2744971                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2744971                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2744971                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2744971                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           33                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               33                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           33                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           33                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                10                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    10                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         2745430                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2745430                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 197657272752                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  197657272752                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       2745440                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2745440                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999996                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999996                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71995.014534                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71995.014534                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      2745430                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2745430                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 182013816216                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 182013816216                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999996                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999996                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66297.015847                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66297.015847                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              5                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  5                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          416                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              416                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     28629830                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     28629830                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          421                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            421                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.988124                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.988124                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 68821.706731                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 68821.706731                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          416                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          416                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     26258652                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     26258652                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.988124                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.988124                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 63121.759615                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63121.759615                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            21                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                21                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          123                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             123                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9697752                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9697752                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          144                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           144                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.854167                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.854167                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78843.512195                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78843.512195                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          123                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          123                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8999418                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8999418                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.854167                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.854167                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        73166                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        73166                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 212617770750                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4092.802368                       # Cycle average of tags in use
system.l2.tags.total_refs                     5491104                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2745972                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999694                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.004643                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.671439                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4092.126285                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000164                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.999054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999219                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          131                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1160                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2805                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  46674812                       # Number of tag accesses
system.l2.tags.data_accesses                 46674812                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 212617770750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   2741360.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       416.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2745552.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000102992024                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       171332                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       171332                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8113814                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2570101                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2745968                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2741360                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2745968                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2741360                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.26                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2745968                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2741360                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2745653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 168934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 171338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 171333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 171335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 171333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 171332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 171333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 171333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 171332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 173732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 171332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 171332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 171332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 171332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 171332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 171332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       171332                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.027146                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.002489                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.062798                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        171329    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        171332                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       171332                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000152                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000141                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.019626                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           171321     99.99%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        171332                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               175741952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            175447040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    826.56                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    825.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  212617750178                       # Total gap between requests
system.mem_ctrls.avgGap                      38747.05                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        26624                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    175715328                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    175445632                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 125220.012918416891                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 826437636.798522472382                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 825169182.148430585861                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          416                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      2745552                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      2741360                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     10965292                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  82363685766                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 5229776723948                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26358.88                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29998.95                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1907730.73                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        26624                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    175715328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     175741952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        26624                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        26624                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    175447040                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    175447040                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          416                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      2745552                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        2745968                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      2741360                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       2741360                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       125220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    826437637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        826562857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       125220                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       125220                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    825175804                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       825175804                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    825175804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       125220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    826437637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1651738661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              2745968                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             2741338                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       171713                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       171690                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       171665                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       171587                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       171549                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       171528                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       171551                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       171645                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       171678                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       171625                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       171659                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       171499                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       171496                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       171632                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       171694                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       171757                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       171425                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       171363                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       171327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       171314                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       171264                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       171264                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       171264                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       171367                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       171420                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       171349                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       171340                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       171185                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       171206                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       171352                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       171420                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       171478                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             30887751058                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           13729840000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        82374651058                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11248.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29998.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             2526699                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            2548273                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            92.01                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.96                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       412332                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   851.709011                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   757.058000                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   290.618760                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         8089      1.96%      1.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        16645      4.04%      6.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        32955      7.99%     13.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         8957      2.17%     16.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8841      2.14%     18.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        25932      6.29%     24.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        26334      6.39%     30.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         6193      1.50%     32.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       278386     67.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       412332                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             175741952                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          175445632                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              826.562857                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              825.169182                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   12.90                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                6.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               6.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 212617770750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1471753920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       782248170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     9802705920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    7154469360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 16783359840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  51407087610                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  38355045120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  125756669940                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   591.468293                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  97962504690                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   7099560000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 107555706060                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1472310840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       782551770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     9803505600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    7155315000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 16783359840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  51412030080                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  38350883040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  125759956170                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   591.483749                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  97951233266                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   7099560000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 107566977484                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 212617770750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                539                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2741360                       # Transaction distribution
system.membus.trans_dist::CleanEvict              124                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2745429                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2745429                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           539                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      8233420                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      8233420                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                8233420                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    351188992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total    351188992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               351188992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2745968                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2745968    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2745968                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 212617770750                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy         17810072322                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               8.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy        14464864820                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               565                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5486331                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           33                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             616                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2745440                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2745439                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           421                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          144                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          875                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8236238                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               8237113                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        29056                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    351395456                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              351424512                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         2741876                       # Total snoops (count)
system.tol2bus.snoopTraffic                 175447040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5487881                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000072                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008494                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5487485     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    396      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5487881                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 212617770750                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3052750526                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            351114                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2289816222                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
