library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;


entity exampleROM is
    Port ( clk : in std_logic;
           addr : in std_logic_vector(7 downto 0);
           data : out std_logic_vector(7 downto 0));
end exampleROM;



architecture rtl of exampleROM is

    constant N_elements : positive := 2**(addr'length);

    type ROM_type is array (0 to N_elements-1) of std_logic_vector(data'range);

    constant ROM : ROM_type :=
	( X"63",X"7C",X"77",X"F2",X"6F",X"30", others=>X"00");


begin

    data <= ROM(conv_integer(addr));

end rtl;
