/*
 * Copyright (C) 2016 Freescale Semiconductor, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

/dts-v1/;

#include <dt-bindings/input/input.h>
#include "imx6ul.dtsi"

/ {
    model = "sonnepower spl0602";
    compatible = "fsl,imx6ul-14x14-evk", "fsl,imx6ul";

	chosen {
		stdout-path = &uart5;
	};

	memory {
		reg = <0x80000000 0x10000000>; /* 256M */
	};

    reserved-memory {
        #address-cells = <1>;
        #size-cells = <1>;
        ranges;

        linux,cma {
            compatible = "shared-dma-pool";
            reusable;
            size = <0x2000000>;		/* 32M */
            linux,cma-default;
        };
    };

	/* add by Codebreaker */
	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_3p3v: 3p3v {
			compatible = "regulator-fixed";
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_1p8v: 1p8v {
			compatible = "regulator-fixed";
			regulator-name = "1P8V";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			regulator-always-on;
		};
	};
};

&cpu0 {
	arm-supply = <&reg_arm>;
	soc-supply = <&reg_soc>;
};

&clks {
	assigned-clocks = <&clks IMX6UL_CLK_PLL4_AUDIO_DIV>;
	assigned-clock-rates = <786432000>;
};

&fec2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet2>;
	phy-mode = "rmii";
	phy-handle = <&ethphy0>;
	status = "okay";
        /*phy-reset-gpios=<&gpio1 10 0>;*/

	mdio {
		#address-cells = <1>;
		#size-cells = <0>;

		ethphy0: ethernet-phy@1 {
			compatible = "ethernet-phy-ieee802.3-c22";
			reg = <1>;
		};
	};
};

&gpc {
	fsl,cpu_pupscr_sw2iso = <0x1>;
	fsl,cpu_pupscr_sw = <0x0>;
	fsl,cpu_pdnscr_iso2sw = <0x1>;
	fsl,cpu_pdnscr_iso = <0x1>;
/*	fsl,wdog-reset = <1>;*/ /* watchdog select of reset source */
	fsl,ldo-bypass = <0>; /* use ldo-bypass, u-boot will check it and configure */
};

&pwm2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm2>;
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	status = "okay";
};

&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	status = "okay";
};

&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
	status = "okay";
};

&uart7 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart7>;
	status = "okay";
};

&uart8 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart8>;
	status = "okay";
};

&usbotg1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg1>;
	dr_mode = "otg";
	hnp-disable;
	srp-disable;
	adp-disable;
        disable-over-current;
	status = "okay";
};


&usbphy1 {
	tx-d-cal = <0x5>;
};

&usbphy2 {
	tx-d-cal = <0x5>;
};

&usdhc2 {
    pinctrl-names = "default", "state_100mhz", "state_200mhz";
    pinctrl-0 = <&pinctrl_usdhc2>;
    pinctrl-1 = <&pinctrl_usdhc2_100mhz>;
    pinctrl-2 = <&pinctrl_usdhc2_200mhz>;
    keep-power-in-suspend;
    enable-sdio-wakeup;
    wifi-host;
};

&adc1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_adc1>;
	vref-supply =<&reg_3p3v>;
	num-channels = <9>;
	status = "okay";
};

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog_1>;
	imx6ul-evk {
		pinctrl_hog_1: hoggrp-1 {
			fsl,pins = <
				
				MX6UL_PAD_JTAG_MOD__GPIO1_IO10          0x17059  /*eth1 reset*/

				//MX6UL_PAD_JTAG_TMS__GPIO1_IO11           0x17059  /*EN_WDI*/
				//MX6UL_PAD_JTAG_TDI__GPIO1_IO13		 0x17059  /*Master_Ctr_Slave_MR*/

	            MX6UL_PAD_SNVS_TAMPER0__GPIO5_IO00	0x17059 /* AII_CONFIG 15*/
				MX6UL_PAD_SNVS_TAMPER1__GPIO5_IO01	0x17059 /* AII_CONFIG 13*/
				MX6UL_PAD_SNVS_TAMPER2__GPIO5_IO02	0x17059 /* AII_CONFIG 12*/
				MX6UL_PAD_SNVS_TAMPER3__GPIO5_IO03	0x17059 /* AII_CONFIG 14*/
				//MX6UL_PAD_SNVS_TAMPER4__GPIO5_IO04	0x17059 /* AIR_CONFIG 27*/
				MX6UL_PAD_SNVS_TAMPER5__GPIO5_IO05	0x17059 /* AII_CONFIG 11*/
				MX6UL_PAD_SNVS_TAMPER6__GPIO5_IO06	0x17059 /* AII_CONFIG 08*/
				//MX6UL_PAD_SNVS_TAMPER7__GPIO5_IO07	0x17059 /* AIR_CONFIG 26*/
				MX6UL_PAD_SNVS_TAMPER8__GPIO5_IO08	0x17059 /* AII_CONFIG 09*/
				MX6UL_PAD_SNVS_TAMPER9__GPIO5_IO09	0x17059 /* AII_CONFIG 10 */

				MX6UL_PAD_CSI_DATA07__GPIO4_IO28	0x17059 /* AII_CONFIG 36 */

				MX6UL_PAD_CSI_DATA03__GPIO4_IO24        0x17059 /* AII_CONFIG 37 */

				MX6UL_PAD_CSI_DATA02__GPIO4_IO23         0x17059 /* CS0 */
				MX6UL_PAD_CSI_DATA01__GPIO4_IO22         0x17059 /* CS1 */
				MX6UL_PAD_CSI_DATA00__GPIO4_IO21         0x17059 /* CS2 */ 

				MX6UL_PAD_CSI_MCLK__GPIO4_IO17           0x17059 /* LMaster0 D+ */
				MX6UL_PAD_CSI_PIXCLK__GPIO4_IO18         0x17059 /* NLPWR0Hold0Master*/
                MX6UL_PAD_SD1_CLK__GPIO2_IO17          0x17059 /*FRAM_WP*/
				MX6UL_PAD_SD1_CMD__GPIO2_IO16 	        0x17059 /*FRAM_CS*/
				MX6UL_PAD_SD1_DATA1__GPIO2_IO19        0x17059 /*FRAM_mosi*/
				MX6UL_PAD_SD1_DATA2__GPIO2_IO20 	0x17059 /*FRAM_miso*/
				MX6UL_PAD_SD1_DATA3__GPIO2_IO21 	0x17059 /*FRAM_sck*/
			>;
		};

		pinctrl_wdt: wdtgrp {
			fsl,pins = <
				MX6UL_PAD_JTAG_TRST_B__GPIO1_IO15	0x17059 /* wdog */
			>;
		};

		pinctrl_enet2: enet2grp {
			fsl,pins = <
				MX6UL_PAD_ENET1_TX_EN__ENET2_MDC  	0x1b0b0
				MX6UL_PAD_ENET1_TX_DATA1__ENET2_MDIO	0x1b0b0
				MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN	0x1b0b0
				MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER	0x1b0b0
				MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00	0x1b0b0
				MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01	0x1b0b0
				MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN	0x1b0b0
				MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00	0x1b0b0
				MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01	0x1b0b0
				MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2	0x4001b031
			>;
		};

		pinctrl_flexcan1: flexcan1grp{
			fsl,pins = <
				MX6UL_PAD_ENET1_RX_DATA1__FLEXCAN1_RX 	0x1b020
				MX6UL_PAD_ENET1_RX_DATA0__FLEXCAN1_TX	0x1b020
			>;
		};

		pinctrl_flexcan2: flexcan2grp{
			fsl,pins = <
				MX6UL_PAD_ENET1_TX_DATA0__FLEXCAN2_RX 	0x1b020
				MX6UL_PAD_ENET1_RX_EN__FLEXCAN2_TX	0x1b020
			>;
		};

		pinctrl_pwm2: pwm2grp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO09__PWM2_OUT 	0x110b0
			>;
		};

		pinctrl_uart3: uart3grp {
			fsl,pins = <
				MX6UL_PAD_UART3_TX_DATA__UART3_DCE_TX	0x1b0b1
				MX6UL_PAD_UART3_RX_DATA__UART3_DCE_RX	0x1b0b1
			>;
		};

                /*BT**/
		pinctrl_uart1: uart1grp {
			fsl,pins = <
				MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX 0x1b0b1
				MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX 0x1b0b1
			>;
		};

		pinctrl_uart4: uart4grp {
			fsl,pins = <
				MX6UL_PAD_UART4_TX_DATA__UART4_DCE_TX	0x1b0b1
				MX6UL_PAD_UART4_RX_DATA__UART4_DCE_RX	0x1b0b1
			>;
		};

		pinctrl_uart5: uart5grp {
			fsl,pins = <
				MX6UL_PAD_UART5_TX_DATA__UART5_DCE_TX	0x1b0b1
				MX6UL_PAD_UART5_RX_DATA__UART5_DCE_RX	0x1b0b1
			>;
		};

		pinctrl_uart7: uart7grp {
			fsl,pins = <
				MX6UL_PAD_LCD_DATA16__UART7_DCE_TX	0x1b0b1
				MX6UL_PAD_LCD_DATA17__UART7_DCE_RX	0x1b0b1
			>;
		};

		pinctrl_uart8: uart8grp {
			fsl,pins = <
				MX6UL_PAD_LCD_DATA20__UART8_DCE_TX	0x1b0b1
				MX6UL_PAD_LCD_DATA21__UART8_DCE_RX	0x1b0b1
			>;
		};

		pinctrl_usbotg1: usbotg1grp {
			fsl,pins = <
				MX6UL_PAD_SD1_DATA0__ANATOP_OTG1_ID  0x17059
			>;
		};

       pinctrl_usdhc2: usdhc2grp {
            fsl,pins = <
                MX6UL_PAD_CSI_HSYNC__USDHC2_CMD     0x17059
                MX6UL_PAD_CSI_VSYNC__USDHC2_CLK     0x17059
                MX6UL_PAD_CSI_DATA00__USDHC2_DATA0  0x17059
                MX6UL_PAD_CSI_DATA01__USDHC2_DATA1  0x17059
                MX6UL_PAD_CSI_DATA02__USDHC2_DATA2  0x17059
                MX6UL_PAD_CSI_DATA03__USDHC2_DATA3  0x17059
            >;
        };

        pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
            fsl,pins = <
                MX6UL_PAD_CSI_HSYNC__USDHC2_CMD     0x170b9
                MX6UL_PAD_CSI_VSYNC__USDHC2_CLK     0x170b9
                MX6UL_PAD_CSI_DATA00__USDHC2_DATA0  0x170b9
                MX6UL_PAD_CSI_DATA01__USDHC2_DATA1  0x170b9
                MX6UL_PAD_CSI_DATA02__USDHC2_DATA2  0x170b9
                MX6UL_PAD_CSI_DATA03__USDHC2_DATA3  0x170b9
            >;
        };

        pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
            fsl,pins = <
                MX6UL_PAD_CSI_HSYNC__USDHC2_CMD     0x170f9
                MX6UL_PAD_CSI_VSYNC__USDHC2_CLK     0x170f9
                MX6UL_PAD_CSI_DATA00__USDHC2_DATA0  0x170f9
                MX6UL_PAD_CSI_DATA01__USDHC2_DATA1  0x170f9
                MX6UL_PAD_CSI_DATA02__USDHC2_DATA2  0x170f9
                MX6UL_PAD_CSI_DATA03__USDHC2_DATA3  0x170f9
            >;
        };

		pinctrl_adc1: adc1grp {
			fsl,pins = <
				MX6UL_PAD_GPIO1_IO00__GPIO1_IO00	0xb0
				MX6UL_PAD_GPIO1_IO01__GPIO1_IO01	0xb0
				MX6UL_PAD_GPIO1_IO02__GPIO1_IO02	0xb0
				MX6UL_PAD_GPIO1_IO03__GPIO1_IO03	0xb0
				MX6UL_PAD_GPIO1_IO04__GPIO1_IO04	0xb0
				MX6UL_PAD_GPIO1_IO05__GPIO1_IO05	0xb0
				MX6UL_PAD_GPIO1_IO06__GPIO1_IO06	0xb0
				MX6UL_PAD_GPIO1_IO07__GPIO1_IO07	0xb0
				MX6UL_PAD_GPIO1_IO08__GPIO1_IO08	0xb0		
				//MX6UL_PAD_GPIO1_IO09__GPIO1_IO09	0xb0	
			>;
		};

		pinctrl_gpmi_nand_1: gpmi-nand-1 {
			fsl,pins = <
				MX6UL_PAD_NAND_CLE__RAWNAND_CLE			0xb0b1
				MX6UL_PAD_NAND_ALE__RAWNAND_ALE			0xb0b1
				MX6UL_PAD_NAND_WP_B__RAWNAND_WP_B		0xb0b1
				MX6UL_PAD_NAND_READY_B__RAWNAND_READY_B 0xb0b1
				MX6UL_PAD_NAND_CE0_B__RAWNAND_CE0_B		0xb0b1
				MX6UL_PAD_NAND_RE_B__RAWNAND_RE_B		0xb0b1
				MX6UL_PAD_NAND_WE_B__RAWNAND_WE_B		0xb0b1
				MX6UL_PAD_NAND_WP_B__RAWNAND_WP_B		0xb0b1
				MX6UL_PAD_NAND_DATA00__RAWNAND_DATA00	0xb0b1
				MX6UL_PAD_NAND_DATA01__RAWNAND_DATA01	0xb0b1
				MX6UL_PAD_NAND_DATA02__RAWNAND_DATA02	0xb0b1
				MX6UL_PAD_NAND_DATA03__RAWNAND_DATA03	0xb0b1
				MX6UL_PAD_NAND_DATA04__RAWNAND_DATA04	0xb0b1
				MX6UL_PAD_NAND_DATA05__RAWNAND_DATA05	0xb0b1
				MX6UL_PAD_NAND_DATA06__RAWNAND_DATA06	0xb0b1
				MX6UL_PAD_NAND_DATA07__RAWNAND_DATA07	0xb0b1
			>;
		};

		pinctrl_ecspi3_cs_1: ecspi3_cs_grp-1 {
			fsl,pins = <
				MX6UL_PAD_UART2_TX_DATA__GPIO1_IO20	0x80000000
			>;
		};

		pinctrl_ecspi3_1: escpi3grp {
			fsl,pins = <
				MX6UL_PAD_UART2_RX_DATA__ECSPI3_SCLK 	0x100b1
				MX6UL_PAD_UART2_CTS_B__ECSPI3_MOSI	0x100b1
				MX6UL_PAD_UART2_RTS_B__ECSPI3_MISO	0x100b1
			>;
		};

		pinctrl_i2c: i2cgrp {
			fsl,pins = <
				MX6UL_PAD_CSI_HSYNC__I2C2_SCL	        0x4001b8b0  /*scl */
				MX6UL_PAD_CSI_VSYNC__I2C2_SDA  	0x4001b8b0  /*sda */
			>;
		};
	};
};