Design Summary
--------------
Number of errors:      0
Number of warnings:    0
Logic Utilization:
  Number of Slice Flip Flops:          12 out of   7,168    1%
  Number of 4 input LUTs:              12 out of   7,168    1%
Logic Distribution:
  Number of occupied Slices:                            6 out of   3,584    1%
    Number of Slices containing only related logic:       6 out of       6  100%
    Number of Slices containing unrelated logic:          0 out of       6    0%
      *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          12 out of   7,168    1%
  Number of bonded IOBs:               19 out of     141   13%
  Number of GCLKs:                     1 out of       8   12%

Total equivalent gate count for design:  240
Additional JTAG gate count for IOBs:  912
Peak Memory Usage:  132 MB
