# HDLBits Solution

This repository contains my personal solutions for the Verilog problems available on the [HDLBits website](https://hdlbits.01xz.net/wiki/Main_Page), serves as a collection of my solutions and insights gained while working through the problem sets.

If you're a beginner looking to enhance your Verilog skills, you've come to the right place, this repository provides a comprehensive set of Verilog problem sets to help you learn and practice.

Feel free to explore the different sections and dive into the Verilog solutions provided in this repository. If you have any questions or suggestions, please don't hesitate to reach out.

Happy Verilog programming! ðŸš€

## Verilog Problem Sets

### Table of Contents

1. [Getting Started](/1.%20Getting%20Started/)
2. [Verilog Language](/2.%20Verilog%20Language/)
   1. [Basics](/2.%20Verilog%20Language/1_Basics/)
   2. [Vectors](/2.%20Verilog%20Language/2_Vectors/)
   3. [Modules: Hierarchy](/2.%20Verilog%20Language/3_Modules_Hierarchy/)
   4. [Procedures]()
   5. [More Verilog Features]()
3. [Circuits](/3.%20Circuits/)
   1. [Combinational Logic]()
      1. [Basic Gates]()
      2. [Multiplexers]()
      3. [Arithmetic Circuits]()
      4. [Karnaugh Map to Circuit]()
   2. [Sequential Logic]()
       1. [Latches and Flip-Flops]()
       2. [Counters]()
       3. [Shift Registers]()
       4. [More Circuits]()
       5. [Finite State Machines]()
       6. [Building Larger Circuits]()
4. [Verification: Reading Simulations](/4.%20Verification%20Reading%20Simulations/)
    1. [Finding Bugs in Code]()
    2. [Build a Circuit from a Simulation Waveform]()
5. [Verification: Writing Testbenches](/5.%20Verification%20Writing%20Testbenches/)
