
---------- Begin Simulation Statistics ----------
final_tick                               2542164984500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 199743                       # Simulator instruction rate (inst/s)
host_mem_usage                                 746816                       # Number of bytes of host memory used
host_op_rate                                   199742                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    21.01                       # Real time elapsed on the host
host_tick_rate                              578450776                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4197219                       # Number of instructions simulated
sim_ops                                       4197219                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012155                       # Number of seconds simulated
sim_ticks                                 12155139500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             52.455452                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  367943                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               701439                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2605                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            112898                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            963619                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              28501                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          181071                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           152570                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1167975                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   71066                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        28769                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4197219                       # Number of instructions committed
system.cpu.committedOps                       4197219                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.788709                       # CPI: cycles per instruction
system.cpu.discardedOps                        316449                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   618566                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1478903                       # DTB hits
system.cpu.dtb.data_misses                       8443                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   416731                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       874803                       # DTB read hits
system.cpu.dtb.read_misses                       7535                       # DTB read misses
system.cpu.dtb.write_accesses                  201835                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      604100                       # DTB write hits
system.cpu.dtb.write_misses                       908                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18284                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3688740                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1158943                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           685811                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17086509                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172750                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  982682                       # ITB accesses
system.cpu.itb.fetch_acv                          345                       # ITB acv
system.cpu.itb.fetch_hits                      977410                       # ITB hits
system.cpu.itb.fetch_misses                      5272                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.40%      9.40% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4238     69.43%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.13% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.18% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6104                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14448                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.31%     47.31% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2697     52.34%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5153                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11202143500     92.13%     92.13% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9305500      0.08%     92.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19680000      0.16%     92.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               927958000      7.63%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12159087000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899147                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944692                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 872                      
system.cpu.kern.mode_good::user                   872                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 872                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592794                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744345                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8202491000     67.46%     67.46% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3956596000     32.54%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24296479                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85415      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2542157     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839607     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592749     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104952      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4197219                       # Class of committed instruction
system.cpu.quiesceCycles                        13800                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7209970                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          434                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158363                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318333                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542164984500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542164984500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22852455                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22852455                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22852455                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22852455                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117192.076923                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117192.076923                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117192.076923                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117192.076923                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13087484                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13087484                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13087484                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13087484                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67115.302564                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67115.302564                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67115.302564                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67115.302564                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22502958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22502958                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117202.906250                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117202.906250                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12887987                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12887987                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67124.932292                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67124.932292                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542164984500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.285506                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539667920000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.285506                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205344                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205344                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542164984500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130892                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34909                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88889                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34544                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28996                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28996                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89479                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41308                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267785                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209886                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210308                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478467                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11411584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11411584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6721984                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6722425                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18145273                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160199                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002715                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052039                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159764     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     435      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160199                       # Request fanout histogram
system.membus.reqLayer0.occupancy              354000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           836949532                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378282500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542164984500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474490750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542164984500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542164984500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542164984500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542164984500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542164984500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542164984500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542164984500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542164984500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542164984500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542164984500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542164984500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542164984500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542164984500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542164984500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542164984500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542164984500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542164984500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542164984500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542164984500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542164984500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542164984500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542164984500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542164984500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542164984500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542164984500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542164984500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542164984500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542164984500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5722688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4499072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10221760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5722688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5722688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2234176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2234176                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89417                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70298                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159715                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34909                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34909                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470803976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         370137422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             840941398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470803976                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470803976                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183805048                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183805048                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183805048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470803976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        370137422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1024746446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121579.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69803.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000196083250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7480                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7480                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414279                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114143                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159715                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123584                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159715                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123584                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10459                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2005                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8819                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9387                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7889                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9797                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5795                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.70                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2047686000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746280000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4846236000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13719.29                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32469.29                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105574                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82143                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.56                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159715                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123584                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83088                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.586944                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.293131                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.635486                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35227     42.40%     42.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24681     29.70%     72.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10088     12.14%     84.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4734      5.70%     89.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2507      3.02%     92.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1468      1.77%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          991      1.19%     95.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          606      0.73%     96.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2786      3.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83088                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7480                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.953209                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.360511                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.555712                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1361     18.20%     18.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5642     75.43%     93.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           288      3.85%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            94      1.26%     98.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            32      0.43%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            20      0.27%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           13      0.17%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           12      0.16%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           11      0.15%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            2      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7480                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7480                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.250802                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.234680                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.756970                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6651     88.92%     88.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               93      1.24%     90.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              499      6.67%     96.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              170      2.27%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               61      0.82%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7480                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9552384                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  669376                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7779584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10221760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7909376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       640.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    840.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    650.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12155134500                       # Total gap between requests
system.mem_ctrls.avgGap                      42905.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5084992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4467392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7779584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418340900.159969329834                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367531117.187096059322                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 640024246.533739924431                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89417                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70298                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123584                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2581173250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2265062750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298409517250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28866.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32220.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2414629.06                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319286520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169682040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568722420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          315053100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     959453040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5303672730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        201323040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7837192890                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.763714                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    471436500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    405860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11277843000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274011780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145636920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           496965420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319469220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     959453040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5270514690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        229245600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7695296670                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.089951                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    542984250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    405860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11206295250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542164984500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1005455                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12147939500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542164984500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1699291                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1699291                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1699291                       # number of overall hits
system.cpu.icache.overall_hits::total         1699291                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89480                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89480                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89480                       # number of overall misses
system.cpu.icache.overall_misses::total         89480                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5508119000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5508119000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5508119000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5508119000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1788771                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1788771                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1788771                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1788771                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050023                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050023                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050023                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050023                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61556.984801                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61556.984801                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61556.984801                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61556.984801                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88889                       # number of writebacks
system.cpu.icache.writebacks::total             88889                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89480                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89480                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89480                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89480                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5418640000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5418640000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5418640000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5418640000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050023                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050023                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050023                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050023                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60556.995977                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60556.995977                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60556.995977                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60556.995977                       # average overall mshr miss latency
system.cpu.icache.replacements                  88889                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1699291                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1699291                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89480                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89480                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5508119000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5508119000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1788771                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1788771                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61556.984801                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61556.984801                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89480                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89480                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5418640000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5418640000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050023                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050023                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60556.995977                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60556.995977                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542164984500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.838106                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1753344                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88967                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.707802                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.838106                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995778                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995778                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          351                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3667021                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3667021                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542164984500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1335778                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1335778                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1335778                       # number of overall hits
system.cpu.dcache.overall_hits::total         1335778                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106043                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106043                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106043                       # number of overall misses
system.cpu.dcache.overall_misses::total        106043                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6802387000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6802387000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6802387000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6802387000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1441821                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1441821                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1441821                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1441821                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073548                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073548                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073548                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073548                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64147.440189                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64147.440189                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64147.440189                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64147.440189                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34733                       # number of writebacks
system.cpu.dcache.writebacks::total             34733                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36612                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36612                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36612                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36612                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69431                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69431                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69431                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69431                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4426053000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4426053000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4426053000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4426053000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21606000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048155                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048155                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048155                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048155                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63747.504717                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63747.504717                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63747.504717                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63747.504717                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data       103875                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total       103875                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69274                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       804730                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          804730                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49578                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49578                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3320385000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3320385000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       854308                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       854308                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058033                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058033                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66972.951712                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66972.951712                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9157                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9157                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40421                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40421                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2700393000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2700393000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21606000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047314                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047314                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66806.684644                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66806.684644                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200055.555556                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531048                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531048                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56465                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56465                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3482002000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3482002000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587513                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587513                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096109                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096109                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61666.554503                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61666.554503                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27455                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27455                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29010                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29010                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1725660000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1725660000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049378                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049378                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59485.005171                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59485.005171                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10300                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10300                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          886                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          886                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64545000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64545000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079206                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079206                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 72849.887133                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 72849.887133                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          886                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          886                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63659000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63659000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079206                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079206                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 71849.887133                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71849.887133                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542164984500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.372689                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1397338                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69274                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.171175                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.372689                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978880                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978880                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          748                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2998552                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2998552                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3214855469000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 218384                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749888                       # Number of bytes of host memory used
host_op_rate                                   218384                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1772.91                       # Real time elapsed on the host
host_tick_rate                              378127954                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   387174905                       # Number of instructions simulated
sim_ops                                     387174905                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.670386                       # Number of seconds simulated
sim_ticks                                670385996500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.041217                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                57139310                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             81579551                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             171822                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect          11324503                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          82234853                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            3979868                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        12058039                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          8078171                       # Number of indirect misses.
system.cpu.branchPred.lookups               117067976                       # Number of BP lookups
system.cpu.branchPred.usedRAS                10812744                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       505749                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   382238483                       # Number of instructions committed
system.cpu.committedOps                     382238483                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.507291                       # CPI: cycles per instruction
system.cpu.discardedOps                      19809555                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                106066833                       # DTB accesses
system.cpu.dtb.data_acv                            38                       # DTB access violations
system.cpu.dtb.data_hits                    109900654                       # DTB hits
system.cpu.dtb.data_misses                    1147391                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 72644945                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     73009617                       # DTB read hits
system.cpu.dtb.read_misses                    1120598                       # DTB read misses
system.cpu.dtb.write_accesses                33421888                       # DTB write accesses
system.cpu.dtb.write_acv                           25                       # DTB write access violations
system.cpu.dtb.write_hits                    36891037                       # DTB write hits
system.cpu.dtb.write_misses                     26793                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              376472                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          306088303                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          88138684                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         39481068                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       613876395                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.285120                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               210767440                       # ITB accesses
system.cpu.itb.fetch_acv                          416                       # ITB acv
system.cpu.itb.fetch_hits                   210765584                       # ITB hits
system.cpu.itb.fetch_misses                      1856                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   188      0.06%      0.06% # number of callpals executed
system.cpu.kern.callpal::tbi                        9      0.00%      0.06% # number of callpals executed
system.cpu.kern.callpal::swpipl                 24096      7.08%      7.14% # number of callpals executed
system.cpu.kern.callpal::rdps                    1553      0.46%      7.60% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      7.60% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      7.60% # number of callpals executed
system.cpu.kern.callpal::rti                     3654      1.07%      8.67% # number of callpals executed
system.cpu.kern.callpal::callsys                  184      0.05%      8.73% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.00%      8.73% # number of callpals executed
system.cpu.kern.callpal::rdunique              310473     91.27%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 340164                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    1351118                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      100                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    10286     36.11%     36.11% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      51      0.18%     36.29% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     687      2.41%     38.70% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   17464     61.30%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                28488                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     10285     48.27%     48.27% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       51      0.24%     48.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      687      3.22%     51.73% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    10286     48.27%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 21309                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             655576098500     97.79%     97.79% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                87233000      0.01%     97.80% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               941760000      0.14%     97.94% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             13783035500      2.06%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         670388127000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999903                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.588983                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.747999                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                3570                      
system.cpu.kern.mode_good::user                  3569                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3843                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3569                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.928962                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.963168                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        52437979500      7.82%      7.82% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         617939635500     92.18%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      188                       # number of times the context was actually changed
system.cpu.numCycles                       1340621418                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       100                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            29479535      7.71%      7.71% # Class of committed instruction
system.cpu.op_class_0::IntAlu               230614135     60.33%     68.04% # Class of committed instruction
system.cpu.op_class_0::IntMult                 222393      0.06%     68.10% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.10% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                231593      0.06%     68.16% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.16% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 42281      0.01%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 14099      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::MemRead               74245567     19.42%     87.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite              36742060      9.61%     97.21% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             43384      0.01%     97.23% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            43404      0.01%     97.24% # Class of committed instruction
system.cpu.op_class_0::IprAccess             10560032      2.76%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                382238483                       # Class of committed instruction
system.cpu.quiesceCycles                       150575                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       726745023                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1957888                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 236                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        242                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          149                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6375548                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12750974                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 672690484500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 672690484500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        30666                       # number of demand (read+write) misses
system.iocache.demand_misses::total             30666                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        30666                       # number of overall misses
system.iocache.overall_misses::total            30666                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   3618162833                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   3618162833                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   3618162833                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   3618162833                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        30666                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           30666                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        30666                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          30666                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117986.135557                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117986.135557                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117986.135557                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117986.135557                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            26                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    3                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     8.666667                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          30592                       # number of writebacks
system.iocache.writebacks::total                30592                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        30666                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        30666                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        30666                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        30666                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   2083089725                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   2083089725                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   2083089725                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   2083089725                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67928.315561                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67928.315561                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67928.315561                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67928.315561                       # average overall mshr miss latency
system.iocache.replacements                     30666                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           74                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               74                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      8538467                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8538467                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           74                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             74                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115384.689189                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115384.689189                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           74                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           74                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4838467                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4838467                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65384.689189                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65384.689189                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        30592                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        30592                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   3609624366                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   3609624366                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        30592                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        30592                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117992.428282                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117992.428282                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        30592                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        30592                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   2078251258                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   2078251258                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67934.468423                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67934.468423                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 672690484500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  30682                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                30682                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               275994                       # Number of tag accesses
system.iocache.tags.data_accesses              275994                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 672690484500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1205                       # Transaction distribution
system.membus.trans_dist::ReadResp            5868616                       # Transaction distribution
system.membus.trans_dist::WriteReq               1621                       # Transaction distribution
system.membus.trans_dist::WriteResp              1621                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1015068                       # Transaction distribution
system.membus.trans_dist::WritebackClean      3628708                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1731644                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               12                       # Transaction distribution
system.membus.trans_dist::ReadExReq            477418                       # Transaction distribution
system.membus.trans_dist::ReadExResp           477418                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        3628709                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2238706                       # Transaction distribution
system.membus.trans_dist::BadAddressError            4                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         30592                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        61333                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        61333                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     10886126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     10886126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         5652                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      8148150                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      8153810                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19101269                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1957952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1957952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    464474688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    464474688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8875                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    236833408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    236842283                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               703274923                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               73                       # Total snoops (count)
system.membus.snoopTraffic                       4672                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6378263                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000023                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004768                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6378118    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     145      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             6378263                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5222500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         32541552171                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               4.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                6000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             401968                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        14707806500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 672690484500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        18863695499                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 672690484500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 672690484500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 672690484500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 672690484500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 672690484500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 672690484500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 672690484500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 672690484500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 672690484500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 672690484500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 672690484500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 672690484500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 672690484500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 672690484500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 672690484500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 672690484500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 672690484500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 672690484500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 672690484500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 672690484500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 672690484500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 672690484500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 672690484500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 672690484500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 672690484500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 672690484500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 672690484500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 672690484500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      232237376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      173826944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          406064384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    232237376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     232237376                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     64964352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        64964352                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         3628709                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2716046                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6344756                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1015068                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1015068                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         346423370                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         259293817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide             95                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             605717282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    346423370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        346423370                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       96905891                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             96905891                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       96905891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        346423370                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        259293817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide            95                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            702623173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4297692.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   2116929.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2705137.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000155836750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       253837                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       253837                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14138126                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4048677                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6344756                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4643736                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6344756                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4643736                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1522690                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                346044                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            167611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            244689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            345672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            164778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            192432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            353599                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            283130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            483476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            186960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            183126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           588945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           273815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           289172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           218698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           409218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           436745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            113185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            350448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            286443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            108163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            127346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            319549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            154070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            603377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             86560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             78942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           460230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           284761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           267403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           127664                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           408882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           520679                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.15                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  66250499500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                24110330000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            156664237000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13739.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32489.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       117                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3049190                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3026727                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.43                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6344756                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4643736                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4643943                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  173091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5032                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  88965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  95025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 241779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 260178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 256736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 255645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 258526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 271311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 257134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 256765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 256539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 254903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 254191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 254124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 254194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 253928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 254046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 254171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    546                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    285                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    245                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    389                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3043837                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    191.752250                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   137.155512                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   196.197854                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1147491     37.70%     37.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1188052     39.03%     76.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       305266     10.03%     86.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       154502      5.08%     91.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       103146      3.39%     95.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        36947      1.21%     96.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        24881      0.82%     97.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16434      0.54%     97.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        67118      2.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3043837                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       253837                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.996718                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.960665                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7           14387      5.67%      5.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          81749     32.21%     37.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         93756     36.94%     74.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31         37211     14.66%     89.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         20299      8.00%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          4108      1.62%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           720      0.28%     99.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           422      0.17%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           329      0.13%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           202      0.08%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           176      0.07%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           134      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          111      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           68      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           62      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           39      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           46      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           14      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::200-207            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        253837                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       253837                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.930952                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.883014                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.306969                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           158223     62.33%     62.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3981      1.57%     63.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            57997     22.85%     86.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            20231      7.97%     94.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            12176      4.80%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              829      0.33%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              178      0.07%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              109      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               68      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               34      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        253837                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              308612224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                97452160                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               275052928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               406064384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            297199104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       460.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       410.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    605.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    443.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  670385987000                       # Total gap between requests
system.mem_ctrls.avgGap                      61008.01                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    135483456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    173128768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    275052928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 202097682.092618137598                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 258252363.420303046703                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 410290384.101124346256                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      3628709                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2716046                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4643736                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  67009913500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  89654323500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16206280830500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     18466.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33009.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide         0.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3489922.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11493772080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6109054380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18468930900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        11667331620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     52919274720.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     289120735770                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13958240160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       403737339630                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        602.246082                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  33753481250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  22385480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 614247322750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10239338340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5442307035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         15960663180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        10766672820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     52919274720.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     285758067510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      16789850400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       397876174005                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        593.503110                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  41133130000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  22385480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 606867674000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 672690484500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1279                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1279                       # Transaction distribution
system.iobus.trans_dist::WriteReq               32213                       # Transaction distribution
system.iobus.trans_dist::WriteResp              32213                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1608                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1584                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5652                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        61332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        61332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   66984                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6432                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          198                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1130                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          891                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8875                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1958480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1958480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1967355                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1923500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            30740000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             4031000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           159854833                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1520000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1589500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              140500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 200                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           100                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           792005                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    292601.260164                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          100    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       162000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             100                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    672611284000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     79200500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 672690484500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    210484276                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        210484276                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    210484276                       # number of overall hits
system.cpu.icache.overall_hits::total       210484276                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3628708                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3628708                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3628708                       # number of overall misses
system.cpu.icache.overall_misses::total       3628708                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 173069667500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 173069667500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 173069667500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 173069667500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    214112984                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    214112984                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    214112984                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    214112984                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016948                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016948                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016948                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016948                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47694.569941                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47694.569941                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47694.569941                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47694.569941                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3628708                       # number of writebacks
system.cpu.icache.writebacks::total           3628708                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      3628708                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3628708                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3628708                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3628708                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 169440958500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 169440958500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 169440958500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 169440958500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016948                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016948                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016948                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016948                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46694.569665                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46694.569665                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46694.569665                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46694.569665                       # average overall mshr miss latency
system.cpu.icache.replacements                3628708                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    210484276                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       210484276                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3628708                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3628708                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 173069667500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 173069667500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    214112984                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    214112984                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016948                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016948                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47694.569941                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47694.569941                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3628708                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3628708                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 169440958500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 169440958500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016948                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016948                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46694.569665                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46694.569665                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 672690484500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999983                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           214169038                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3629220                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             59.012415                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999983                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           66                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          135                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          148                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         431854677                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        431854677                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 672690484500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    103043718                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        103043718                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    103043718                       # number of overall hits
system.cpu.dcache.overall_hits::total       103043718                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3096575                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3096575                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3096575                       # number of overall misses
system.cpu.dcache.overall_misses::total       3096575                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 202650159500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 202650159500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 202650159500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 202650159500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    106140293                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    106140293                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    106140293                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    106140293                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029174                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029174                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029174                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029174                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65443.323511                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65443.323511                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65443.323511                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65443.323511                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       984476                       # number of writebacks
system.cpu.dcache.writebacks::total            984476                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       388127                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       388127                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       388127                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       388127                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2708448                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2708448                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2708448                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2708448                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2826                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2826                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 175836976000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 175836976000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 175836976000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 175836976000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    241392500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    241392500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.025518                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025518                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.025518                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025518                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64921.673224                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64921.673224                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64921.673224                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64921.673224                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 85418.435952                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 85418.435952                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2716046                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     68717335                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        68717335                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2236761                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2236761                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 149724134000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 149724134000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     70954096                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     70954096                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.031524                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.031524                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66937.922290                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66937.922290                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5725                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5725                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2231036                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2231036                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1205                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1205                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 147084961500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 147084961500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    241392500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    241392500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.031443                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.031443                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65926.753983                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65926.753983                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200325.726141                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200325.726141                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     34326383                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       34326383                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       859814                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       859814                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  52926025500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  52926025500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     35186197                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     35186197                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024436                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024436                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61555.203218                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61555.203218                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       382402                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       382402                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       477412                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       477412                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1621                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1621                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  28752014500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  28752014500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013568                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013568                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60224.741942                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60224.741942                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1570551                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1570551                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         7616                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         7616                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    562331000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    562331000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1578167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1578167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.004826                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.004826                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 73835.477941                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 73835.477941                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         7614                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         7614                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    554569500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    554569500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.004825                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.004825                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 72835.500394                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72835.500394                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1577873                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1577873                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1577873                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1577873                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 672690484500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           108939777                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2717070                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.094579                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          304                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          600                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         221308712                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        221308712                       # Number of data accesses

---------- End Simulation Statistics   ----------
