Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (win64) Build 2489853 Tue Mar 26 04:20:25 MDT 2019
| Date         : Wed May 29 14:59:19 2019
| Host         : W7-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file mpatrol_top_timing_summary_routed.rpt -pb mpatrol_top_timing_summary_routed.pb -rpx mpatrol_top_timing_summary_routed.rpx -warn_on_violation
| Design       : mpatrol_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 71 register/latch pins with no clock driven by root clock pin: clkdivider_reg[0]/Q (HIGH)

 There are 3782 register/latch pins with no clock driven by root clock pin: clkena_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pm/moon_patrol_sound_board/ay_3_8910_1/env_reset_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pm/moon_patrol_sound_board/ay_3_8910_1/reg_reg[13][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pm/moon_patrol_sound_board/ay_3_8910_2/env_reset_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pm/moon_patrol_sound_board/ay_3_8910_2/reg_reg[13][2]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: pm/moon_patrol_sound_board/clock_div_reg[0]/Q (HIGH)

 There are 568 register/latch pins with no clock driven by root clock pin: pm/moon_patrol_sound_board/clock_div_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6121 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.590       -4.090                      8                 5380        0.063        0.000                      0                 5380        7.000        0.000                       0                  2468  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk50mhz              {0.000 10.000}       20.000          50.000          
  clk12_relojes       {0.000 41.667}       83.333          12.000          
  clk30_relojes       {0.000 16.667}       33.333          30.000          
  clkfbout_relojes    {0.000 10.000}       20.000          50.000          
  clock_7164_relojes  {0.000 69.792}       139.583         7.164           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk50mhz                                                                                                                                                                7.000        0.000                       0                     1  
  clk12_relojes            38.107        0.000                      0                  170        0.063        0.000                      0                  170       41.167        0.000                       0                    69  
  clk30_relojes            17.864        0.000                      0                 4771        0.102        0.000                      0                 4771       15.417        0.000                       0                  2296  
  clkfbout_relojes                                                                                                                                                     17.845        0.000                       0                     3  
  clock_7164_relojes      131.804        0.000                      0                  137        0.089        0.000                      0                  137       69.292        0.000                       0                    99  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clock_7164_relojes  clk30_relojes            -0.590       -4.090                      8                    8        0.068        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk30_relojes      clk30_relojes           27.567        0.000                      0                  294        0.150        0.000                      0                  294  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk50mhz
  To Clock:  clk50mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk50mhz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk50mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  relojes/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  relojes/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  relojes/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  relojes/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  relojes/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y0  relojes/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk12_relojes
  To Clock:  clk12_relojes

Setup :            0  Failing Endpoints,  Worst Slack       38.107ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.107ns  (required time - arrival time)
  Source:                 clkena_reg/C
                            (rising edge-triggered cell FDRE clocked by clk12_relojes  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            sd/old_ce_reg/D
                            (falling edge-triggered cell FDRE clocked by clk12_relojes  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk12_relojes fall@41.667ns - clk12_relojes rise@0.000ns)
  Data Path Delay:        3.330ns  (logic 0.552ns (16.578%)  route 2.778ns (83.422%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 40.185 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.213 r  relojes/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.546    relojes/inst/clk12_relojes
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  relojes/inst/clkout2_buf/O
                         net (fo=67, routed)          1.570    -0.880    clk_12
    SLICE_X15Y48         FDRE                                         r  clkena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y48         FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  clkena_reg/Q
                         net (fo=3, routed)           1.021     0.597    clkena
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.693 r  clkena_BUFG_inst/O
                         net (fo=3783, routed)        1.757     2.450    sd/clkena_BUFG
    SLICE_X11Y48         FDRE                                         r  sd/old_ce_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_relojes fall edge)
                                                     41.667    41.667 f  
    N11                                               0.000    41.667 f  clk50mhz (IN)
                         net (fo=0)                   0.000    41.667    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448    43.115 f  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    44.276    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    37.055 f  relojes/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    38.642    relojes/inst/clk12_relojes
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    38.733 f  relojes/inst/clkout2_buf/O
                         net (fo=67, routed)          1.452    40.185    sd/CLK
    SLICE_X11Y48         FDRE                                         r  sd/old_ce_reg/C  (IS_INVERTED)
                         clock pessimism              0.563    40.749    
                         clock uncertainty           -0.148    40.601    
    SLICE_X11Y48         FDRE (Setup_fdre_C_D)       -0.044    40.557    sd/old_ce_reg
  -------------------------------------------------------------------
                         required time                         40.557    
                         arrival time                          -2.450    
  -------------------------------------------------------------------
                         slack                                 38.107    

Slack (MET) :             38.290ns  (required time - arrival time)
  Source:                 sd/ce_x2_reg/C
                            (falling edge-triggered cell FDRE clocked by clk12_relojes  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            sd/sd_hcnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk12_relojes  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk12_relojes rise@83.333ns - clk12_relojes fall@41.667ns)
  Data Path Delay:        2.644ns  (logic 0.583ns (22.049%)  route 2.061ns (77.951%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 81.909 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.880ns = ( 40.787 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_relojes fall edge)
                                                     41.667    41.667 f  
    N11                                               0.000    41.667 f  clk50mhz (IN)
                         net (fo=0)                   0.000    41.667    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519    43.186 f  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.419    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    37.454 f  relojes/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    39.120    relojes/inst/clk12_relojes
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    39.216 f  relojes/inst/clkout2_buf/O
                         net (fo=67, routed)          1.570    40.787    sd/CLK
    SLICE_X11Y48         FDRE                                         r  sd/ce_x2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.459    41.246 r  sd/ce_x2_reg/Q
                         net (fo=16, routed)          1.522    42.768    sd/ce_x2
    SLICE_X2Y52          LUT2 (Prop_lut2_I1_O)        0.124    42.892 r  sd/sd_hcnt[8]_i_1/O
                         net (fo=7, routed)           0.539    43.431    sd/hs_sd6_out
    SLICE_X2Y52          FDRE                                         r  sd/sd_hcnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk12_relojes rise edge)
                                                     83.333    83.333 r  
    N11                                               0.000    83.333 r  clk50mhz (IN)
                         net (fo=0)                   0.000    83.333    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448    84.781 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.943    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.722 r  relojes/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.309    relojes/inst/clk12_relojes
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    80.400 r  relojes/inst/clkout2_buf/O
                         net (fo=67, routed)          1.510    81.909    sd/CLK
    SLICE_X2Y52          FDRE                                         r  sd/sd_hcnt_reg[7]/C
                         clock pessimism              0.483    82.393    
                         clock uncertainty           -0.148    82.245    
    SLICE_X2Y52          FDRE (Setup_fdre_C_R)       -0.524    81.721    sd/sd_hcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         81.721    
                         arrival time                         -43.431    
  -------------------------------------------------------------------
                         slack                                 38.290    

Slack (MET) :             38.343ns  (required time - arrival time)
  Source:                 sd/ce_x2_reg/C
                            (falling edge-triggered cell FDRE clocked by clk12_relojes  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            sd/sd_hcnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk12_relojes  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk12_relojes rise@83.333ns - clk12_relojes fall@41.667ns)
  Data Path Delay:        2.685ns  (logic 0.583ns (21.717%)  route 2.102ns (78.283%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 81.907 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.880ns = ( 40.787 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_relojes fall edge)
                                                     41.667    41.667 f  
    N11                                               0.000    41.667 f  clk50mhz (IN)
                         net (fo=0)                   0.000    41.667    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519    43.186 f  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.419    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    37.454 f  relojes/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    39.120    relojes/inst/clk12_relojes
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    39.216 f  relojes/inst/clkout2_buf/O
                         net (fo=67, routed)          1.570    40.787    sd/CLK
    SLICE_X11Y48         FDRE                                         r  sd/ce_x2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.459    41.246 r  sd/ce_x2_reg/Q
                         net (fo=16, routed)          1.522    42.768    sd/ce_x2
    SLICE_X2Y52          LUT2 (Prop_lut2_I1_O)        0.124    42.892 r  sd/sd_hcnt[8]_i_1/O
                         net (fo=7, routed)           0.579    43.471    sd/hs_sd6_out
    SLICE_X4Y52          FDRE                                         r  sd/sd_hcnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk12_relojes rise edge)
                                                     83.333    83.333 r  
    N11                                               0.000    83.333 r  clk50mhz (IN)
                         net (fo=0)                   0.000    83.333    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448    84.781 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.943    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.722 r  relojes/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.309    relojes/inst/clk12_relojes
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    80.400 r  relojes/inst/clkout2_buf/O
                         net (fo=67, routed)          1.508    81.907    sd/CLK
    SLICE_X4Y52          FDRE                                         r  sd/sd_hcnt_reg[2]/C
                         clock pessimism              0.483    82.391    
                         clock uncertainty           -0.148    82.243    
    SLICE_X4Y52          FDRE (Setup_fdre_C_R)       -0.429    81.814    sd/sd_hcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         81.814    
                         arrival time                         -43.471    
  -------------------------------------------------------------------
                         slack                                 38.343    

Slack (MET) :             38.343ns  (required time - arrival time)
  Source:                 sd/ce_x2_reg/C
                            (falling edge-triggered cell FDRE clocked by clk12_relojes  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            sd/sd_hcnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk12_relojes  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk12_relojes rise@83.333ns - clk12_relojes fall@41.667ns)
  Data Path Delay:        2.685ns  (logic 0.583ns (21.717%)  route 2.102ns (78.283%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 81.907 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.880ns = ( 40.787 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_relojes fall edge)
                                                     41.667    41.667 f  
    N11                                               0.000    41.667 f  clk50mhz (IN)
                         net (fo=0)                   0.000    41.667    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519    43.186 f  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.419    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    37.454 f  relojes/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    39.120    relojes/inst/clk12_relojes
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    39.216 f  relojes/inst/clkout2_buf/O
                         net (fo=67, routed)          1.570    40.787    sd/CLK
    SLICE_X11Y48         FDRE                                         r  sd/ce_x2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.459    41.246 r  sd/ce_x2_reg/Q
                         net (fo=16, routed)          1.522    42.768    sd/ce_x2
    SLICE_X2Y52          LUT2 (Prop_lut2_I1_O)        0.124    42.892 r  sd/sd_hcnt[8]_i_1/O
                         net (fo=7, routed)           0.579    43.471    sd/hs_sd6_out
    SLICE_X4Y52          FDRE                                         r  sd/sd_hcnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk12_relojes rise edge)
                                                     83.333    83.333 r  
    N11                                               0.000    83.333 r  clk50mhz (IN)
                         net (fo=0)                   0.000    83.333    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448    84.781 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.943    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.722 r  relojes/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.309    relojes/inst/clk12_relojes
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    80.400 r  relojes/inst/clkout2_buf/O
                         net (fo=67, routed)          1.508    81.907    sd/CLK
    SLICE_X4Y52          FDRE                                         r  sd/sd_hcnt_reg[4]/C
                         clock pessimism              0.483    82.391    
                         clock uncertainty           -0.148    82.243    
    SLICE_X4Y52          FDRE (Setup_fdre_C_R)       -0.429    81.814    sd/sd_hcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         81.814    
                         arrival time                         -43.471    
  -------------------------------------------------------------------
                         slack                                 38.343    

Slack (MET) :             38.385ns  (required time - arrival time)
  Source:                 sd/ce_x2_reg/C
                            (falling edge-triggered cell FDRE clocked by clk12_relojes  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            sd/sd_hcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk12_relojes  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk12_relojes rise@83.333ns - clk12_relojes fall@41.667ns)
  Data Path Delay:        2.644ns  (logic 0.583ns (22.049%)  route 2.061ns (77.951%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 81.909 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.880ns = ( 40.787 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_relojes fall edge)
                                                     41.667    41.667 f  
    N11                                               0.000    41.667 f  clk50mhz (IN)
                         net (fo=0)                   0.000    41.667    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519    43.186 f  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.419    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    37.454 f  relojes/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    39.120    relojes/inst/clk12_relojes
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    39.216 f  relojes/inst/clkout2_buf/O
                         net (fo=67, routed)          1.570    40.787    sd/CLK
    SLICE_X11Y48         FDRE                                         r  sd/ce_x2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.459    41.246 r  sd/ce_x2_reg/Q
                         net (fo=16, routed)          1.522    42.768    sd/ce_x2
    SLICE_X2Y52          LUT2 (Prop_lut2_I1_O)        0.124    42.892 r  sd/sd_hcnt[8]_i_1/O
                         net (fo=7, routed)           0.539    43.431    sd/hs_sd6_out
    SLICE_X3Y52          FDRE                                         r  sd/sd_hcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk12_relojes rise edge)
                                                     83.333    83.333 r  
    N11                                               0.000    83.333 r  clk50mhz (IN)
                         net (fo=0)                   0.000    83.333    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448    84.781 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.943    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.722 r  relojes/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.309    relojes/inst/clk12_relojes
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    80.400 r  relojes/inst/clkout2_buf/O
                         net (fo=67, routed)          1.510    81.909    sd/CLK
    SLICE_X3Y52          FDRE                                         r  sd/sd_hcnt_reg[3]/C
                         clock pessimism              0.483    82.393    
                         clock uncertainty           -0.148    82.245    
    SLICE_X3Y52          FDRE (Setup_fdre_C_R)       -0.429    81.816    sd/sd_hcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         81.816    
                         arrival time                         -43.431    
  -------------------------------------------------------------------
                         slack                                 38.385    

Slack (MET) :             38.385ns  (required time - arrival time)
  Source:                 sd/ce_x2_reg/C
                            (falling edge-triggered cell FDRE clocked by clk12_relojes  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            sd/sd_hcnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk12_relojes  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk12_relojes rise@83.333ns - clk12_relojes fall@41.667ns)
  Data Path Delay:        2.644ns  (logic 0.583ns (22.049%)  route 2.061ns (77.951%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 81.909 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.880ns = ( 40.787 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_relojes fall edge)
                                                     41.667    41.667 f  
    N11                                               0.000    41.667 f  clk50mhz (IN)
                         net (fo=0)                   0.000    41.667    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519    43.186 f  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.419    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    37.454 f  relojes/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    39.120    relojes/inst/clk12_relojes
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    39.216 f  relojes/inst/clkout2_buf/O
                         net (fo=67, routed)          1.570    40.787    sd/CLK
    SLICE_X11Y48         FDRE                                         r  sd/ce_x2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.459    41.246 r  sd/ce_x2_reg/Q
                         net (fo=16, routed)          1.522    42.768    sd/ce_x2
    SLICE_X2Y52          LUT2 (Prop_lut2_I1_O)        0.124    42.892 r  sd/sd_hcnt[8]_i_1/O
                         net (fo=7, routed)           0.539    43.431    sd/hs_sd6_out
    SLICE_X3Y52          FDRE                                         r  sd/sd_hcnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk12_relojes rise edge)
                                                     83.333    83.333 r  
    N11                                               0.000    83.333 r  clk50mhz (IN)
                         net (fo=0)                   0.000    83.333    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448    84.781 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.943    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.722 r  relojes/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.309    relojes/inst/clk12_relojes
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    80.400 r  relojes/inst/clkout2_buf/O
                         net (fo=67, routed)          1.510    81.909    sd/CLK
    SLICE_X3Y52          FDRE                                         r  sd/sd_hcnt_reg[5]/C
                         clock pessimism              0.483    82.393    
                         clock uncertainty           -0.148    82.245    
    SLICE_X3Y52          FDRE (Setup_fdre_C_R)       -0.429    81.816    sd/sd_hcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         81.816    
                         arrival time                         -43.431    
  -------------------------------------------------------------------
                         slack                                 38.385    

Slack (MET) :             38.385ns  (required time - arrival time)
  Source:                 sd/ce_x2_reg/C
                            (falling edge-triggered cell FDRE clocked by clk12_relojes  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            sd/sd_hcnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk12_relojes  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk12_relojes rise@83.333ns - clk12_relojes fall@41.667ns)
  Data Path Delay:        2.644ns  (logic 0.583ns (22.049%)  route 2.061ns (77.951%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 81.909 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.880ns = ( 40.787 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_relojes fall edge)
                                                     41.667    41.667 f  
    N11                                               0.000    41.667 f  clk50mhz (IN)
                         net (fo=0)                   0.000    41.667    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519    43.186 f  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.419    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    37.454 f  relojes/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    39.120    relojes/inst/clk12_relojes
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    39.216 f  relojes/inst/clkout2_buf/O
                         net (fo=67, routed)          1.570    40.787    sd/CLK
    SLICE_X11Y48         FDRE                                         r  sd/ce_x2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.459    41.246 r  sd/ce_x2_reg/Q
                         net (fo=16, routed)          1.522    42.768    sd/ce_x2
    SLICE_X2Y52          LUT2 (Prop_lut2_I1_O)        0.124    42.892 r  sd/sd_hcnt[8]_i_1/O
                         net (fo=7, routed)           0.539    43.431    sd/hs_sd6_out
    SLICE_X3Y52          FDRE                                         r  sd/sd_hcnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk12_relojes rise edge)
                                                     83.333    83.333 r  
    N11                                               0.000    83.333 r  clk50mhz (IN)
                         net (fo=0)                   0.000    83.333    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448    84.781 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.943    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.722 r  relojes/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.309    relojes/inst/clk12_relojes
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    80.400 r  relojes/inst/clkout2_buf/O
                         net (fo=67, routed)          1.510    81.909    sd/CLK
    SLICE_X3Y52          FDRE                                         r  sd/sd_hcnt_reg[6]/C
                         clock pessimism              0.483    82.393    
                         clock uncertainty           -0.148    82.245    
    SLICE_X3Y52          FDRE (Setup_fdre_C_R)       -0.429    81.816    sd/sd_hcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         81.816    
                         arrival time                         -43.431    
  -------------------------------------------------------------------
                         slack                                 38.385    

Slack (MET) :             38.385ns  (required time - arrival time)
  Source:                 sd/ce_x2_reg/C
                            (falling edge-triggered cell FDRE clocked by clk12_relojes  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            sd/sd_hcnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk12_relojes  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk12_relojes rise@83.333ns - clk12_relojes fall@41.667ns)
  Data Path Delay:        2.644ns  (logic 0.583ns (22.049%)  route 2.061ns (77.951%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 81.909 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.880ns = ( 40.787 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_relojes fall edge)
                                                     41.667    41.667 f  
    N11                                               0.000    41.667 f  clk50mhz (IN)
                         net (fo=0)                   0.000    41.667    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519    43.186 f  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.419    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    37.454 f  relojes/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    39.120    relojes/inst/clk12_relojes
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    39.216 f  relojes/inst/clkout2_buf/O
                         net (fo=67, routed)          1.570    40.787    sd/CLK
    SLICE_X11Y48         FDRE                                         r  sd/ce_x2_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.459    41.246 r  sd/ce_x2_reg/Q
                         net (fo=16, routed)          1.522    42.768    sd/ce_x2
    SLICE_X2Y52          LUT2 (Prop_lut2_I1_O)        0.124    42.892 r  sd/sd_hcnt[8]_i_1/O
                         net (fo=7, routed)           0.539    43.431    sd/hs_sd6_out
    SLICE_X3Y52          FDRE                                         r  sd/sd_hcnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk12_relojes rise edge)
                                                     83.333    83.333 r  
    N11                                               0.000    83.333 r  clk50mhz (IN)
                         net (fo=0)                   0.000    83.333    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448    84.781 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.943    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.722 r  relojes/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.309    relojes/inst/clk12_relojes
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    80.400 r  relojes/inst/clkout2_buf/O
                         net (fo=67, routed)          1.510    81.909    sd/CLK
    SLICE_X3Y52          FDRE                                         r  sd/sd_hcnt_reg[8]/C
                         clock pessimism              0.483    82.393    
                         clock uncertainty           -0.148    82.245    
    SLICE_X3Y52          FDRE (Setup_fdre_C_R)       -0.429    81.816    sd/sd_hcnt_reg[8]
  -------------------------------------------------------------------
                         required time                         81.816    
                         arrival time                         -43.431    
  -------------------------------------------------------------------
                         slack                                 38.385    

Slack (MET) :             38.775ns  (required time - arrival time)
  Source:                 sd/ce_x1_reg/C
                            (falling edge-triggered cell FDRE clocked by clk12_relojes  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            sd/hs_rise_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_relojes  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk12_relojes rise@83.333ns - clk12_relojes fall@41.667ns)
  Data Path Delay:        2.570ns  (logic 0.583ns (22.688%)  route 1.987ns (77.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 81.909 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 40.774 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_relojes fall edge)
                                                     41.667    41.667 f  
    N11                                               0.000    41.667 f  clk50mhz (IN)
                         net (fo=0)                   0.000    41.667    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519    43.186 f  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.419    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    37.454 f  relojes/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    39.120    relojes/inst/clk12_relojes
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    39.216 f  relojes/inst/clkout2_buf/O
                         net (fo=67, routed)          1.558    40.774    sd/CLK
    SLICE_X9Y52          FDRE                                         r  sd/ce_x1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.459    41.233 r  sd/ce_x1_reg/Q
                         net (fo=16, routed)          1.237    42.470    sd/ce_x1
    SLICE_X4Y50          LUT3 (Prop_lut3_I2_O)        0.124    42.594 r  sd/hs_rise[9]_i_1/O
                         net (fo=10, routed)          0.750    43.344    sd/hs_rise
    SLICE_X0Y50          FDRE                                         r  sd/hs_rise_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_relojes rise edge)
                                                     83.333    83.333 r  
    N11                                               0.000    83.333 r  clk50mhz (IN)
                         net (fo=0)                   0.000    83.333    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448    84.781 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.943    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.722 r  relojes/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.309    relojes/inst/clk12_relojes
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    80.400 r  relojes/inst/clkout2_buf/O
                         net (fo=67, routed)          1.510    81.909    sd/CLK
    SLICE_X0Y50          FDRE                                         r  sd/hs_rise_reg[0]/C
                         clock pessimism              0.561    82.471    
                         clock uncertainty           -0.148    82.323    
    SLICE_X0Y50          FDRE (Setup_fdre_C_CE)      -0.205    82.118    sd/hs_rise_reg[0]
  -------------------------------------------------------------------
                         required time                         82.118    
                         arrival time                         -43.344    
  -------------------------------------------------------------------
                         slack                                 38.775    

Slack (MET) :             38.775ns  (required time - arrival time)
  Source:                 sd/ce_x1_reg/C
                            (falling edge-triggered cell FDRE clocked by clk12_relojes  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            sd/hs_rise_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk12_relojes  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk12_relojes rise@83.333ns - clk12_relojes fall@41.667ns)
  Data Path Delay:        2.570ns  (logic 0.583ns (22.688%)  route 1.987ns (77.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 81.909 - 83.333 ) 
    Source Clock Delay      (SCD):    -0.892ns = ( 40.774 - 41.667 ) 
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_relojes fall edge)
                                                     41.667    41.667 f  
    N11                                               0.000    41.667 f  clk50mhz (IN)
                         net (fo=0)                   0.000    41.667    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519    43.186 f  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    44.419    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    37.454 f  relojes/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    39.120    relojes/inst/clk12_relojes
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    39.216 f  relojes/inst/clkout2_buf/O
                         net (fo=67, routed)          1.558    40.774    sd/CLK
    SLICE_X9Y52          FDRE                                         r  sd/ce_x1_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y52          FDRE (Prop_fdre_C_Q)         0.459    41.233 r  sd/ce_x1_reg/Q
                         net (fo=16, routed)          1.237    42.470    sd/ce_x1
    SLICE_X4Y50          LUT3 (Prop_lut3_I2_O)        0.124    42.594 r  sd/hs_rise[9]_i_1/O
                         net (fo=10, routed)          0.750    43.344    sd/hs_rise
    SLICE_X0Y50          FDRE                                         r  sd/hs_rise_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk12_relojes rise edge)
                                                     83.333    83.333 r  
    N11                                               0.000    83.333 r  clk50mhz (IN)
                         net (fo=0)                   0.000    83.333    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448    84.781 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.943    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221    78.722 r  relojes/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587    80.309    relojes/inst/clk12_relojes
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    80.400 r  relojes/inst/clkout2_buf/O
                         net (fo=67, routed)          1.510    81.909    sd/CLK
    SLICE_X0Y50          FDRE                                         r  sd/hs_rise_reg[1]/C
                         clock pessimism              0.561    82.471    
                         clock uncertainty           -0.148    82.323    
    SLICE_X0Y50          FDRE (Setup_fdre_C_CE)      -0.205    82.118    sd/hs_rise_reg[1]
  -------------------------------------------------------------------
                         required time                         82.118    
                         arrival time                         -43.344    
  -------------------------------------------------------------------
                         slack                                 38.775    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 sd/cnt_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk12_relojes  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            sd/pixsz_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk12_relojes  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_relojes fall@41.667ns - clk12_relojes fall@41.667ns)
  Data Path Delay:        0.335ns  (logic 0.133ns (39.676%)  route 0.202ns (60.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 40.875 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 41.110 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_relojes fall edge)
                                                     41.667    41.667 f  
    N11                                               0.000    41.667 f  clk50mhz (IN)
                         net (fo=0)                   0.000    41.667    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286    41.953 f  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.393    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    40.031 f  relojes/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    40.520    relojes/inst/clk12_relojes
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    40.546 f  relojes/inst/clkout2_buf/O
                         net (fo=67, routed)          0.565    41.110    sd/CLK
    SLICE_X11Y50         FDRE                                         r  sd/cnt_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.133    41.243 r  sd/cnt_reg[2]/Q
                         net (fo=7, routed)           0.202    41.446    sd/cnt_reg__0[2]
    SLICE_X11Y49         FDRE                                         r  sd/pixsz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_relojes fall edge)
                                                     41.667    41.667 f  
    N11                                               0.000    41.667 f  clk50mhz (IN)
                         net (fo=0)                   0.000    41.667    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475    42.141 f  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.621    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    39.476 f  relojes/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    40.010    relojes/inst/clk12_relojes
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    40.039 f  relojes/inst/clkout2_buf/O
                         net (fo=67, routed)          0.837    40.875    sd/CLK
    SLICE_X11Y49         FDRE                                         r  sd/pixsz_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.507    41.382    
    SLICE_X11Y49         FDRE (Hold_fdre_C_D)         0.000    41.382    sd/pixsz_reg[1]
  -------------------------------------------------------------------
                         required time                        -41.382    
                         arrival time                          41.446    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 sd/cnt_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk12_relojes  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            sd/cnt_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk12_relojes  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_relojes fall@41.667ns - clk12_relojes fall@41.667ns)
  Data Path Delay:        0.449ns  (logic 0.212ns (47.196%)  route 0.237ns (52.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 40.873 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.554ns = ( 41.112 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_relojes fall edge)
                                                     41.667    41.667 f  
    N11                                               0.000    41.667 f  clk50mhz (IN)
                         net (fo=0)                   0.000    41.667    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286    41.953 f  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.393    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    40.031 f  relojes/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    40.520    relojes/inst/clk12_relojes
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    40.546 f  relojes/inst/clkout2_buf/O
                         net (fo=67, routed)          0.567    41.112    sd/CLK
    SLICE_X10Y49         FDRE                                         r  sd/cnt_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.167    41.279 r  sd/cnt_reg[1]/Q
                         net (fo=8, routed)           0.237    41.516    sd/cnt_reg__0[1]
    SLICE_X11Y50         LUT6 (Prop_lut6_I1_O)        0.045    41.561 r  sd/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    41.561    sd/cnt[5]_i_1_n_0
    SLICE_X11Y50         FDRE                                         r  sd/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_relojes fall edge)
                                                     41.667    41.667 f  
    N11                                               0.000    41.667 f  clk50mhz (IN)
                         net (fo=0)                   0.000    41.667    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475    42.141 f  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.621    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    39.476 f  relojes/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    40.010    relojes/inst/clk12_relojes
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    40.039 f  relojes/inst/clkout2_buf/O
                         net (fo=67, routed)          0.834    40.873    sd/CLK
    SLICE_X11Y50         FDRE                                         r  sd/cnt_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.507    41.380    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.099    41.479    sd/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        -41.479    
                         arrival time                          41.561    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sd/cnt_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk12_relojes  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            sd/cnt_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk12_relojes  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_relojes fall@41.667ns - clk12_relojes fall@41.667ns)
  Data Path Delay:        0.480ns  (logic 0.212ns (44.146%)  route 0.268ns (55.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 40.873 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.554ns = ( 41.112 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_relojes fall edge)
                                                     41.667    41.667 f  
    N11                                               0.000    41.667 f  clk50mhz (IN)
                         net (fo=0)                   0.000    41.667    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286    41.953 f  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.393    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    40.031 f  relojes/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    40.520    relojes/inst/clk12_relojes
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    40.546 f  relojes/inst/clkout2_buf/O
                         net (fo=67, routed)          0.567    41.112    sd/CLK
    SLICE_X10Y49         FDRE                                         r  sd/cnt_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.167    41.279 r  sd/cnt_reg[1]/Q
                         net (fo=8, routed)           0.268    41.547    sd/cnt_reg__0[1]
    SLICE_X11Y50         LUT5 (Prop_lut5_I0_O)        0.045    41.592 r  sd/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    41.592    sd/cnt[4]_i_1_n_0
    SLICE_X11Y50         FDRE                                         r  sd/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_relojes fall edge)
                                                     41.667    41.667 f  
    N11                                               0.000    41.667 f  clk50mhz (IN)
                         net (fo=0)                   0.000    41.667    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475    42.141 f  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.621    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    39.476 f  relojes/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    40.010    relojes/inst/clk12_relojes
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    40.039 f  relojes/inst/clkout2_buf/O
                         net (fo=67, routed)          0.834    40.873    sd/CLK
    SLICE_X11Y50         FDRE                                         r  sd/cnt_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.507    41.380    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.114    41.494    sd/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        -41.494    
                         arrival time                          41.592    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 sd/cnt_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk12_relojes  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            sd/cnt_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk12_relojes  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_relojes fall@41.667ns - clk12_relojes fall@41.667ns)
  Data Path Delay:        0.480ns  (logic 0.212ns (44.146%)  route 0.268ns (55.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 40.873 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.554ns = ( 41.112 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_relojes fall edge)
                                                     41.667    41.667 f  
    N11                                               0.000    41.667 f  clk50mhz (IN)
                         net (fo=0)                   0.000    41.667    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286    41.953 f  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.393    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    40.031 f  relojes/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    40.520    relojes/inst/clk12_relojes
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    40.546 f  relojes/inst/clkout2_buf/O
                         net (fo=67, routed)          0.567    41.112    sd/CLK
    SLICE_X10Y49         FDRE                                         r  sd/cnt_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.167    41.279 r  sd/cnt_reg[1]/Q
                         net (fo=8, routed)           0.268    41.547    sd/cnt_reg__0[1]
    SLICE_X11Y50         LUT4 (Prop_lut4_I0_O)        0.045    41.592 r  sd/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    41.592    sd/cnt[3]_i_1_n_0
    SLICE_X11Y50         FDRE                                         r  sd/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_relojes fall edge)
                                                     41.667    41.667 f  
    N11                                               0.000    41.667 f  clk50mhz (IN)
                         net (fo=0)                   0.000    41.667    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475    42.141 f  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.621    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    39.476 f  relojes/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    40.010    relojes/inst/clk12_relojes
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    40.039 f  relojes/inst/clkout2_buf/O
                         net (fo=67, routed)          0.834    40.873    sd/CLK
    SLICE_X11Y50         FDRE                                         r  sd/cnt_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.507    41.380    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.099    41.479    sd/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        -41.479    
                         arrival time                          41.592    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 sd/old_ce_reg/C
                            (falling edge-triggered cell FDRE clocked by clk12_relojes  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            sd/ce_x1_reg/D
                            (falling edge-triggered cell FDRE clocked by clk12_relojes  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_relojes fall@41.667ns - clk12_relojes fall@41.667ns)
  Data Path Delay:        0.488ns  (logic 0.232ns (47.506%)  route 0.256ns (52.495%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 40.873 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.554ns = ( 41.112 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_relojes fall edge)
                                                     41.667    41.667 f  
    N11                                               0.000    41.667 f  clk50mhz (IN)
                         net (fo=0)                   0.000    41.667    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286    41.953 f  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.393    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    40.031 f  relojes/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    40.520    relojes/inst/clk12_relojes
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    40.546 f  relojes/inst/clkout2_buf/O
                         net (fo=67, routed)          0.567    41.112    sd/CLK
    SLICE_X11Y48         FDRE                                         r  sd/old_ce_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y48         FDRE (Prop_fdre_C_Q)         0.133    41.245 f  sd/old_ce_reg/Q
                         net (fo=1, routed)           0.053    41.299    sd/old_ce
    SLICE_X11Y48         LUT2 (Prop_lut2_I1_O)        0.099    41.398 r  sd/pixsz[6]_i_1/O
                         net (fo=17, routed)          0.203    41.601    sd/cnt0
    SLICE_X9Y52          FDRE                                         r  sd/ce_x1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_relojes fall edge)
                                                     41.667    41.667 f  
    N11                                               0.000    41.667 f  clk50mhz (IN)
                         net (fo=0)                   0.000    41.667    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475    42.141 f  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.621    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    39.476 f  relojes/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    40.010    relojes/inst/clk12_relojes
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    40.039 f  relojes/inst/clkout2_buf/O
                         net (fo=67, routed)          0.834    40.873    sd/CLK
    SLICE_X9Y52          FDRE                                         r  sd/ce_x1_reg/C  (IS_INVERTED)
                         clock pessimism              0.507    41.380    
    SLICE_X9Y52          FDRE (Hold_fdre_C_D)         0.077    41.457    sd/ce_x1_reg
  -------------------------------------------------------------------
                         required time                        -41.457    
                         arrival time                          41.601    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 sd/cnt_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk12_relojes  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            sd/cnt_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk12_relojes  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_relojes fall@41.667ns - clk12_relojes fall@41.667ns)
  Data Path Delay:        0.563ns  (logic 0.211ns (37.463%)  route 0.352ns (62.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns = ( 40.873 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.554ns = ( 41.112 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_relojes fall edge)
                                                     41.667    41.667 f  
    N11                                               0.000    41.667 f  clk50mhz (IN)
                         net (fo=0)                   0.000    41.667    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286    41.953 f  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.393    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    40.031 f  relojes/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    40.520    relojes/inst/clk12_relojes
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    40.546 f  relojes/inst/clkout2_buf/O
                         net (fo=67, routed)          0.567    41.112    sd/CLK
    SLICE_X10Y49         FDRE                                         r  sd/cnt_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.167    41.279 r  sd/cnt_reg[1]/Q
                         net (fo=8, routed)           0.352    41.631    sd/cnt_reg__0[1]
    SLICE_X11Y50         LUT3 (Prop_lut3_I0_O)        0.044    41.675 r  sd/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    41.675    sd/cnt[2]_i_1_n_0
    SLICE_X11Y50         FDRE                                         r  sd/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_relojes fall edge)
                                                     41.667    41.667 f  
    N11                                               0.000    41.667 f  clk50mhz (IN)
                         net (fo=0)                   0.000    41.667    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475    42.141 f  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.621    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    39.476 f  relojes/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    40.010    relojes/inst/clk12_relojes
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    40.039 f  relojes/inst/clkout2_buf/O
                         net (fo=67, routed)          0.834    40.873    sd/CLK
    SLICE_X11Y50         FDRE                                         r  sd/cnt_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.507    41.380    
    SLICE_X11Y50         FDRE (Hold_fdre_C_D)         0.114    41.494    sd/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        -41.494    
                         arrival time                          41.675    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 sd/cnt_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk12_relojes  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            sd/pixsz_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk12_relojes  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_relojes fall@41.667ns - clk12_relojes fall@41.667ns)
  Data Path Delay:        0.537ns  (logic 0.146ns (27.195%)  route 0.391ns (72.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns = ( 40.875 - 41.667 ) 
    Source Clock Delay      (SCD):    -0.556ns = ( 41.110 - 41.667 ) 
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_relojes fall edge)
                                                     41.667    41.667 f  
    N11                                               0.000    41.667 f  clk50mhz (IN)
                         net (fo=0)                   0.000    41.667    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286    41.953 f  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    42.393    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    40.031 f  relojes/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    40.520    relojes/inst/clk12_relojes
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    40.546 f  relojes/inst/clkout2_buf/O
                         net (fo=67, routed)          0.565    41.110    sd/CLK
    SLICE_X11Y50         FDRE                                         r  sd/cnt_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y50         FDRE (Prop_fdre_C_Q)         0.146    41.256 r  sd/cnt_reg[5]/Q
                         net (fo=4, routed)           0.391    41.647    sd/cnt_reg__0[5]
    SLICE_X11Y49         FDRE                                         r  sd/pixsz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_relojes fall edge)
                                                     41.667    41.667 f  
    N11                                               0.000    41.667 f  clk50mhz (IN)
                         net (fo=0)                   0.000    41.667    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475    42.141 f  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.621    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    39.476 f  relojes/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    40.010    relojes/inst/clk12_relojes
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    40.039 f  relojes/inst/clkout2_buf/O
                         net (fo=67, routed)          0.837    40.875    sd/CLK
    SLICE_X11Y49         FDRE                                         r  sd/pixsz_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.507    41.382    
    SLICE_X11Y49         FDRE (Hold_fdre_C_D)         0.082    41.464    sd/pixsz_reg[4]
  -------------------------------------------------------------------
                         required time                        -41.464    
                         arrival time                          41.647    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 sd/hs_sd_reg/C
                            (rising edge-triggered cell FDRE clocked by clk12_relojes  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            sd/hs_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk12_relojes  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_relojes rise@0.000ns - clk12_relojes rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.141ns (26.407%)  route 0.393ns (73.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  relojes/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    relojes/inst/clk12_relojes
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  relojes/inst/clkout2_buf/O
                         net (fo=67, routed)          0.594    -0.527    sd/CLK
    SLICE_X3Y50          FDRE                                         r  sd/hs_sd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  sd/hs_sd_reg/Q
                         net (fo=2, routed)           0.393     0.007    sd/hs_sd_reg_n_0
    SLICE_X3Y49          FDRE                                         r  sd/hs_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  relojes/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    relojes/inst/clk12_relojes
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  relojes/inst/clkout2_buf/O
                         net (fo=67, routed)          0.867    -0.761    sd/CLK
    SLICE_X3Y49          FDRE                                         r  sd/hs_out_reg/C
                         clock pessimism              0.507    -0.254    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.070    -0.184    sd/hs_out_reg
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                           0.007    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 sd/hs_max_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk12_relojes  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            sd/sd_hcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk12_relojes  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_relojes rise@0.000ns - clk12_relojes rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.824%)  route 0.110ns (37.176%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  relojes/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    relojes/inst/clk12_relojes
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  relojes/inst/clkout2_buf/O
                         net (fo=67, routed)          0.592    -0.529    sd/CLK
    SLICE_X5Y52          FDRE                                         r  sd/hs_max_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  sd/hs_max_reg[2]/Q
                         net (fo=2, routed)           0.110    -0.278    sd/hs_max_reg_n_0_[2]
    SLICE_X4Y52          LUT6 (Prop_lut6_I0_O)        0.045    -0.233 r  sd/sd_hcnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    sd/sd_hcnt[2]_i_1_n_0
    SLICE_X4Y52          FDRE                                         r  sd/sd_hcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  relojes/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    relojes/inst/clk12_relojes
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  relojes/inst/clkout2_buf/O
                         net (fo=67, routed)          0.863    -0.765    sd/CLK
    SLICE_X4Y52          FDRE                                         r  sd/sd_hcnt_reg[2]/C
                         clock pessimism              0.249    -0.516    
    SLICE_X4Y52          FDRE (Hold_fdre_C_D)         0.092    -0.424    sd/sd_hcnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 sd/hcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk12_relojes  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            sd/hs_rise_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk12_relojes  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk12_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk12_relojes rise@0.000ns - clk12_relojes rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.916%)  route 0.160ns (53.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk12_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.636 r  relojes/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.147    relojes/inst/clk12_relojes
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  relojes/inst/clkout2_buf/O
                         net (fo=67, routed)          0.592    -0.529    sd/CLK
    SLICE_X5Y50          FDRE                                         r  sd/hcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  sd/hcnt_reg[0]/Q
                         net (fo=10, routed)          0.160    -0.229    sd/hcnt_reg__0[0]
    SLICE_X0Y50          FDRE                                         r  sd/hs_rise_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk12_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.191 r  relojes/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.657    relojes/inst/clk12_relojes
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  relojes/inst/clkout2_buf/O
                         net (fo=67, routed)          0.864    -0.763    sd/CLK
    SLICE_X0Y50          FDRE                                         r  sd/hs_rise_reg[0]/C
                         clock pessimism              0.273    -0.490    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.070    -0.420    sd/hs_rise_reg[0]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk12_relojes
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { relojes/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB18_X0Y20     sd/sd_buffer_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         83.333      80.757     RAMB18_X0Y20     sd/sd_buffer_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         83.333      81.178     BUFGCTRL_X0Y5    relojes/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  relojes/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X15Y48     clkena_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X9Y52      sd/ce_x1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X11Y48     sd/ce_x2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X11Y50     sd/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X10Y49     sd/cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.333      82.333     SLICE_X11Y50     sd/cnt_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  relojes/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X2Y51      sd/hsD_reg__0/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X0Y51      sd/hs_max_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X0Y51      sd/hs_max_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X0Y51      sd/hs_max_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X1Y51      sd/hs_max_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X3Y51      sd/hs_max_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X1Y51      sd/hs_max_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X1Y51      sd/hs_max_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X1Y51      sd/hs_max_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X0Y50      sd/hs_rise_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X9Y52      sd/ce_x1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X11Y48     sd/ce_x2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X11Y50     sd/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X10Y49     sd/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X11Y50     sd/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X11Y50     sd/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X11Y50     sd/cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X11Y50     sd/cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X10Y49     sd/cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.667      41.167     SLICE_X10Y49     sd/cnt_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk30_relojes
  To Clock:  clk30_relojes

Setup :            0  Failing Endpoints,  Worst Slack       17.864ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.864ns  (required time - arrival time)
  Source:                 pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/IR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_2_3/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk30_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk30_relojes rise@33.333ns - clk30_relojes rise@0.000ns)
  Data Path Delay:        14.713ns  (logic 3.255ns (22.123%)  route 11.458ns (77.877%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=4 RAMS32=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 31.846 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.213 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.546    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.559    -0.891    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/clk30
    SLICE_X50Y54         FDCE                                         r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/IR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.373 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/IR_reg[0]/Q
                         net (fo=144, routed)         2.488     2.114    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/BTR_r_reg[0]
    SLICE_X60Y57         LUT3 (Prop_lut3_I2_O)        0.124     2.238 f  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/ACC[7]_i_9/O
                         net (fo=13, routed)          1.700     3.938    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/IR_reg[1]_2
    SLICE_X55Y51         LUT6 (Prop_lut6_I0_O)        0.124     4.062 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_56/O
                         net (fo=2, routed)           0.585     4.647    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_56_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I0_O)        0.124     4.771 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_40/O
                         net (fo=3, routed)           0.300     5.071    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_40_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I0_O)        0.124     5.195 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_31/O
                         net (fo=4, routed)           0.575     5.770    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/p_3_in
    SLICE_X53Y52         LUT5 (Prop_lut5_I4_O)        0.118     5.888 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_39/O
                         net (fo=2, routed)           0.584     6.472    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_39_n_0
    SLICE_X53Y50         LUT3 (Prop_lut3_I2_O)        0.326     6.798 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_22/O
                         net (fo=3, routed)           0.374     7.173    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_22_n_0
    SLICE_X52Y50         LUT6 (Prop_lut6_I4_O)        0.124     7.297 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_9/O
                         net (fo=64, routed)          2.065     9.362    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1/ADDRD0
    SLICE_X42Y48         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.156     9.518 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1/RAMD/O
                         net (fo=5, routed)           0.986    10.504    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/DOAH[0]
    SLICE_X39Y50         LUT2 (Prop_lut2_I1_O)        0.355    10.859 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_52/O
                         net (fo=1, routed)           0.000    10.859    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_52_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.260 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.260    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_38_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.594 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_32/O[1]
                         net (fo=2, routed)           0.735    12.329    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_32_n_6
    SLICE_X40Y48         LUT4 (Prop_lut4_I0_O)        0.303    12.632 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_2_3_i_5/O
                         net (fo=1, routed)           0.444    13.076    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_2_3_i_5_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124    13.200 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_2_3_i_2/O
                         net (fo=4, routed)           0.621    13.822    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_2_3/DIA0
    SLICE_X38Y49         RAMD32                                       r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_2_3/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                     33.333    33.333 r  
    N11                                               0.000    33.333 r  clk50mhz (IN)
                         net (fo=0)                   0.000    33.333    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448    34.781 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.943    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    28.722 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    30.309    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.400 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.446    31.846    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_2_3/WCLK
    SLICE_X38Y49         RAMD32                                       r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_2_3/RAMA/CLK
                         clock pessimism              0.483    32.329    
                         clock uncertainty           -0.124    32.205    
    SLICE_X38Y49         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.519    31.686    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_2_3/RAMA
  -------------------------------------------------------------------
                         required time                         31.686    
                         arrival time                         -13.822    
  -------------------------------------------------------------------
                         slack                                 17.864    

Slack (MET) :             18.133ns  (required time - arrival time)
  Source:                 pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/IR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_2_3/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk30_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk30_relojes rise@33.333ns - clk30_relojes rise@0.000ns)
  Data Path Delay:        14.713ns  (logic 3.255ns (22.123%)  route 11.458ns (77.877%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=4 RAMS32=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 31.846 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.213 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.546    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.559    -0.891    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/clk30
    SLICE_X50Y54         FDCE                                         r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/IR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.373 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/IR_reg[0]/Q
                         net (fo=144, routed)         2.488     2.114    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/BTR_r_reg[0]
    SLICE_X60Y57         LUT3 (Prop_lut3_I2_O)        0.124     2.238 f  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/ACC[7]_i_9/O
                         net (fo=13, routed)          1.700     3.938    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/IR_reg[1]_2
    SLICE_X55Y51         LUT6 (Prop_lut6_I0_O)        0.124     4.062 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_56/O
                         net (fo=2, routed)           0.585     4.647    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_56_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I0_O)        0.124     4.771 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_40/O
                         net (fo=3, routed)           0.300     5.071    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_40_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I0_O)        0.124     5.195 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_31/O
                         net (fo=4, routed)           0.575     5.770    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/p_3_in
    SLICE_X53Y52         LUT5 (Prop_lut5_I4_O)        0.118     5.888 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_39/O
                         net (fo=2, routed)           0.584     6.472    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_39_n_0
    SLICE_X53Y50         LUT3 (Prop_lut3_I2_O)        0.326     6.798 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_22/O
                         net (fo=3, routed)           0.374     7.173    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_22_n_0
    SLICE_X52Y50         LUT6 (Prop_lut6_I4_O)        0.124     7.297 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_9/O
                         net (fo=64, routed)          2.065     9.362    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1/ADDRD0
    SLICE_X42Y48         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.156     9.518 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1/RAMD/O
                         net (fo=5, routed)           0.986    10.504    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/DOAH[0]
    SLICE_X39Y50         LUT2 (Prop_lut2_I1_O)        0.355    10.859 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_52/O
                         net (fo=1, routed)           0.000    10.859    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_52_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.260 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.260    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_38_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.594 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_32/O[1]
                         net (fo=2, routed)           0.735    12.329    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_32_n_6
    SLICE_X40Y48         LUT4 (Prop_lut4_I0_O)        0.303    12.632 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_2_3_i_5/O
                         net (fo=1, routed)           0.444    13.076    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_2_3_i_5_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124    13.200 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_2_3_i_2/O
                         net (fo=4, routed)           0.621    13.822    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_2_3/DIB0
    SLICE_X38Y49         RAMD32                                       r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_2_3/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                     33.333    33.333 r  
    N11                                               0.000    33.333 r  clk50mhz (IN)
                         net (fo=0)                   0.000    33.333    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448    34.781 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.943    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    28.722 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    30.309    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.400 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.446    31.846    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_2_3/WCLK
    SLICE_X38Y49         RAMD32                                       r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_2_3/RAMB/CLK
                         clock pessimism              0.483    32.329    
                         clock uncertainty           -0.124    32.205    
    SLICE_X38Y49         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.250    31.955    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_2_3/RAMB
  -------------------------------------------------------------------
                         required time                         31.955    
                         arrival time                         -13.822    
  -------------------------------------------------------------------
                         slack                                 18.133    

Slack (MET) :             18.145ns  (required time - arrival time)
  Source:                 pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/IR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_2_3/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk30_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk30_relojes rise@33.333ns - clk30_relojes rise@0.000ns)
  Data Path Delay:        14.713ns  (logic 3.255ns (22.123%)  route 11.458ns (77.877%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=4 RAMS32=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 31.846 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.213 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.546    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.559    -0.891    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/clk30
    SLICE_X50Y54         FDCE                                         r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/IR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.373 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/IR_reg[0]/Q
                         net (fo=144, routed)         2.488     2.114    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/BTR_r_reg[0]
    SLICE_X60Y57         LUT3 (Prop_lut3_I2_O)        0.124     2.238 f  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/ACC[7]_i_9/O
                         net (fo=13, routed)          1.700     3.938    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/IR_reg[1]_2
    SLICE_X55Y51         LUT6 (Prop_lut6_I0_O)        0.124     4.062 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_56/O
                         net (fo=2, routed)           0.585     4.647    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_56_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I0_O)        0.124     4.771 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_40/O
                         net (fo=3, routed)           0.300     5.071    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_40_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I0_O)        0.124     5.195 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_31/O
                         net (fo=4, routed)           0.575     5.770    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/p_3_in
    SLICE_X53Y52         LUT5 (Prop_lut5_I4_O)        0.118     5.888 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_39/O
                         net (fo=2, routed)           0.584     6.472    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_39_n_0
    SLICE_X53Y50         LUT3 (Prop_lut3_I2_O)        0.326     6.798 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_22/O
                         net (fo=3, routed)           0.374     7.173    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_22_n_0
    SLICE_X52Y50         LUT6 (Prop_lut6_I4_O)        0.124     7.297 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_9/O
                         net (fo=64, routed)          2.065     9.362    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1/ADDRD0
    SLICE_X42Y48         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.156     9.518 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1/RAMD/O
                         net (fo=5, routed)           0.986    10.504    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/DOAH[0]
    SLICE_X39Y50         LUT2 (Prop_lut2_I1_O)        0.355    10.859 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_52/O
                         net (fo=1, routed)           0.000    10.859    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_52_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.260 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.260    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_38_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.594 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_32/O[1]
                         net (fo=2, routed)           0.735    12.329    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_32_n_6
    SLICE_X40Y48         LUT4 (Prop_lut4_I0_O)        0.303    12.632 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_2_3_i_5/O
                         net (fo=1, routed)           0.444    13.076    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_2_3_i_5_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124    13.200 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_2_3_i_2/O
                         net (fo=4, routed)           0.621    13.822    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_2_3/DIC0
    SLICE_X38Y49         RAMD32                                       r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_2_3/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                     33.333    33.333 r  
    N11                                               0.000    33.333 r  clk50mhz (IN)
                         net (fo=0)                   0.000    33.333    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448    34.781 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.943    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    28.722 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    30.309    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.400 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.446    31.846    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_2_3/WCLK
    SLICE_X38Y49         RAMD32                                       r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_2_3/RAMC/CLK
                         clock pessimism              0.483    32.329    
                         clock uncertainty           -0.124    32.205    
    SLICE_X38Y49         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.238    31.967    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_2_3/RAMC
  -------------------------------------------------------------------
                         required time                         31.967    
                         arrival time                         -13.822    
  -------------------------------------------------------------------
                         slack                                 18.145    

Slack (MET) :             18.238ns  (required time - arrival time)
  Source:                 pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/IR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk30_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk30_relojes rise@33.333ns - clk30_relojes rise@0.000ns)
  Data Path Delay:        14.407ns  (logic 3.386ns (23.503%)  route 11.021ns (76.497%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=4 RAMS32=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 31.835 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.213 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.546    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.559    -0.891    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/clk30
    SLICE_X50Y54         FDCE                                         r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/IR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.373 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/IR_reg[0]/Q
                         net (fo=144, routed)         2.488     2.114    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/BTR_r_reg[0]
    SLICE_X60Y57         LUT3 (Prop_lut3_I2_O)        0.124     2.238 f  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/ACC[7]_i_9/O
                         net (fo=13, routed)          1.700     3.938    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/IR_reg[1]_2
    SLICE_X55Y51         LUT6 (Prop_lut6_I0_O)        0.124     4.062 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_56/O
                         net (fo=2, routed)           0.585     4.647    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_56_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I0_O)        0.124     4.771 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_40/O
                         net (fo=3, routed)           0.300     5.071    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_40_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I0_O)        0.124     5.195 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_31/O
                         net (fo=4, routed)           0.575     5.770    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/p_3_in
    SLICE_X53Y52         LUT5 (Prop_lut5_I4_O)        0.118     5.888 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_39/O
                         net (fo=2, routed)           0.584     6.472    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_39_n_0
    SLICE_X53Y50         LUT3 (Prop_lut3_I2_O)        0.326     6.798 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_22/O
                         net (fo=3, routed)           0.374     7.173    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_22_n_0
    SLICE_X52Y50         LUT6 (Prop_lut6_I4_O)        0.124     7.297 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_9/O
                         net (fo=64, routed)          2.065     9.362    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1/ADDRD0
    SLICE_X42Y48         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.156     9.518 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1/RAMD/O
                         net (fo=5, routed)           0.984    10.502    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/DOAH[0]
    SLICE_X39Y51         LUT2 (Prop_lut2_I0_O)        0.355    10.857 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_51/O
                         net (fo=1, routed)           0.000    10.857    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_51_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.389 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_32/CO[3]
                         net (fo=1, routed)           0.000    11.389    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_32_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.723 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_4_5_i_7/O[1]
                         net (fo=2, routed)           0.446    12.169    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_4_5_i_7_n_6
    SLICE_X41Y51         LUT4 (Prop_lut4_I0_O)        0.303    12.472 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_6_7_i_5/O
                         net (fo=1, routed)           0.348    12.820    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_6_7_i_5_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I3_O)        0.124    12.944 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_6_7_i_2/O
                         net (fo=4, routed)           0.572    13.516    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_6_7/DIA0
    SLICE_X38Y50         RAMD32                                       r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                     33.333    33.333 r  
    N11                                               0.000    33.333 r  clk50mhz (IN)
                         net (fo=0)                   0.000    33.333    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448    34.781 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.943    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    28.722 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    30.309    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.400 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.436    31.835    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_6_7/WCLK
    SLICE_X38Y50         RAMD32                                       r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_6_7/RAMA/CLK
                         clock pessimism              0.561    32.397    
                         clock uncertainty           -0.124    32.273    
    SLICE_X38Y50         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.519    31.754    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         31.754    
                         arrival time                         -13.516    
  -------------------------------------------------------------------
                         slack                                 18.238    

Slack (MET) :             18.280ns  (required time - arrival time)
  Source:                 pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/IR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk30_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk30_relojes rise@33.333ns - clk30_relojes rise@0.000ns)
  Data Path Delay:        14.299ns  (logic 3.164ns (22.127%)  route 11.135ns (77.873%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=4 RAMS32=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 31.848 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.213 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.546    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.559    -0.891    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/clk30
    SLICE_X50Y54         FDCE                                         r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/IR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.373 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/IR_reg[0]/Q
                         net (fo=144, routed)         2.488     2.114    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/BTR_r_reg[0]
    SLICE_X60Y57         LUT3 (Prop_lut3_I2_O)        0.124     2.238 f  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/ACC[7]_i_9/O
                         net (fo=13, routed)          1.700     3.938    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/IR_reg[1]_2
    SLICE_X55Y51         LUT6 (Prop_lut6_I0_O)        0.124     4.062 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_56/O
                         net (fo=2, routed)           0.585     4.647    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_56_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I0_O)        0.124     4.771 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_40/O
                         net (fo=3, routed)           0.300     5.071    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_40_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I0_O)        0.124     5.195 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_31/O
                         net (fo=4, routed)           0.575     5.770    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/p_3_in
    SLICE_X53Y52         LUT5 (Prop_lut5_I4_O)        0.118     5.888 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_39/O
                         net (fo=2, routed)           0.620     6.508    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_39_n_0
    SLICE_X52Y50         LUT3 (Prop_lut3_I2_O)        0.326     6.834 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_21/O
                         net (fo=3, routed)           0.693     7.528    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_21_n_0
    SLICE_X52Y50         LUT6 (Prop_lut6_I2_O)        0.124     7.652 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_8/O
                         net (fo=64, routed)          1.702     9.354    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsL_reg_0_7_6_7/ADDRD1
    SLICE_X38Y51         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.157     9.511 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsL_reg_0_7_6_7/RAMD/O
                         net (fo=5, routed)           0.776    10.287    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/DOAL[6]
    SLICE_X39Y50         LUT2 (Prop_lut2_I1_O)        0.355    10.642 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_54/O
                         net (fo=1, routed)           0.000    10.642    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_54_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.282 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_38/O[3]
                         net (fo=2, routed)           0.646    11.927    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_38_n_4
    SLICE_X41Y47         LUT4 (Prop_lut4_I0_O)        0.306    12.233 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_18/O
                         net (fo=1, routed)           0.427    12.661    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_18_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I3_O)        0.124    12.785 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_3/O
                         net (fo=4, routed)           0.623    13.408    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1/DIA0
    SLICE_X42Y48         RAMD32                                       r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                     33.333    33.333 r  
    N11                                               0.000    33.333 r  clk50mhz (IN)
                         net (fo=0)                   0.000    33.333    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448    34.781 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.943    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    28.722 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    30.309    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.400 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.448    31.848    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1/WCLK
    SLICE_X42Y48         RAMD32                                       r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1/RAMA/CLK
                         clock pessimism              0.483    32.331    
                         clock uncertainty           -0.124    32.207    
    SLICE_X42Y48         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.519    31.688    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1/RAMA
  -------------------------------------------------------------------
                         required time                         31.688    
                         arrival time                         -13.408    
  -------------------------------------------------------------------
                         slack                                 18.280    

Slack (MET) :             18.349ns  (required time - arrival time)
  Source:                 pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/IR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_4_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk30_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk30_relojes rise@33.333ns - clk30_relojes rise@0.000ns)
  Data Path Delay:        14.231ns  (logic 3.237ns (22.747%)  route 10.994ns (77.253%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=4 RAMS32=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 31.848 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.213 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.546    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.559    -0.891    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/clk30
    SLICE_X50Y54         FDCE                                         r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/IR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.373 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/IR_reg[0]/Q
                         net (fo=144, routed)         2.488     2.114    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/BTR_r_reg[0]
    SLICE_X60Y57         LUT3 (Prop_lut3_I2_O)        0.124     2.238 f  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/ACC[7]_i_9/O
                         net (fo=13, routed)          1.700     3.938    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/IR_reg[1]_2
    SLICE_X55Y51         LUT6 (Prop_lut6_I0_O)        0.124     4.062 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_56/O
                         net (fo=2, routed)           0.585     4.647    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_56_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I0_O)        0.124     4.771 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_40/O
                         net (fo=3, routed)           0.300     5.071    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_40_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I0_O)        0.124     5.195 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_31/O
                         net (fo=4, routed)           0.575     5.770    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/p_3_in
    SLICE_X53Y52         LUT5 (Prop_lut5_I4_O)        0.118     5.888 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_39/O
                         net (fo=2, routed)           0.584     6.472    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_39_n_0
    SLICE_X53Y50         LUT3 (Prop_lut3_I2_O)        0.326     6.798 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_22/O
                         net (fo=3, routed)           0.374     7.173    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_22_n_0
    SLICE_X52Y50         LUT6 (Prop_lut6_I4_O)        0.124     7.297 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_9/O
                         net (fo=64, routed)          2.065     9.362    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1/ADDRD0
    SLICE_X42Y48         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.156     9.518 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1/RAMD/O
                         net (fo=5, routed)           0.986    10.504    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/DOAH[0]
    SLICE_X39Y50         LUT2 (Prop_lut2_I1_O)        0.355    10.859 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_52/O
                         net (fo=1, routed)           0.000    10.859    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_52_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.260 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.260    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_38_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.573 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_32/O[3]
                         net (fo=2, routed)           0.484    12.057    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_32_n_4
    SLICE_X40Y49         LUT4 (Prop_lut4_I0_O)        0.306    12.363 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_4_5_i_5/O
                         net (fo=1, routed)           0.283    12.646    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_4_5_i_5_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.124    12.770 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_4_5_i_2/O
                         net (fo=4, routed)           0.569    13.339    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_4_5/DIA0
    SLICE_X42Y49         RAMD32                                       r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_4_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                     33.333    33.333 r  
    N11                                               0.000    33.333 r  clk50mhz (IN)
                         net (fo=0)                   0.000    33.333    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448    34.781 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.943    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    28.722 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    30.309    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.400 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.448    31.848    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_4_5/WCLK
    SLICE_X42Y49         RAMD32                                       r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_4_5/RAMA/CLK
                         clock pessimism              0.483    32.331    
                         clock uncertainty           -0.124    32.207    
    SLICE_X42Y49         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.519    31.688    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_4_5/RAMA
  -------------------------------------------------------------------
                         required time                         31.688    
                         arrival time                         -13.339    
  -------------------------------------------------------------------
                         slack                                 18.349    

Slack (MET) :             18.372ns  (required time - arrival time)
  Source:                 pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/IR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_2_3/RAMD/I
                            (rising edge-triggered cell RAMS32 clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk30_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk30_relojes rise@33.333ns - clk30_relojes rise@0.000ns)
  Data Path Delay:        14.713ns  (logic 3.255ns (22.123%)  route 11.458ns (77.877%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=4 RAMS32=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 31.846 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.213 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.546    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.559    -0.891    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/clk30
    SLICE_X50Y54         FDCE                                         r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/IR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.373 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/IR_reg[0]/Q
                         net (fo=144, routed)         2.488     2.114    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/BTR_r_reg[0]
    SLICE_X60Y57         LUT3 (Prop_lut3_I2_O)        0.124     2.238 f  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/ACC[7]_i_9/O
                         net (fo=13, routed)          1.700     3.938    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/IR_reg[1]_2
    SLICE_X55Y51         LUT6 (Prop_lut6_I0_O)        0.124     4.062 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_56/O
                         net (fo=2, routed)           0.585     4.647    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_56_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I0_O)        0.124     4.771 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_40/O
                         net (fo=3, routed)           0.300     5.071    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_40_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I0_O)        0.124     5.195 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_31/O
                         net (fo=4, routed)           0.575     5.770    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/p_3_in
    SLICE_X53Y52         LUT5 (Prop_lut5_I4_O)        0.118     5.888 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_39/O
                         net (fo=2, routed)           0.584     6.472    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_39_n_0
    SLICE_X53Y50         LUT3 (Prop_lut3_I2_O)        0.326     6.798 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_22/O
                         net (fo=3, routed)           0.374     7.173    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_22_n_0
    SLICE_X52Y50         LUT6 (Prop_lut6_I4_O)        0.124     7.297 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_9/O
                         net (fo=64, routed)          2.065     9.362    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1/ADDRD0
    SLICE_X42Y48         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.156     9.518 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1/RAMD/O
                         net (fo=5, routed)           0.986    10.504    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/DOAH[0]
    SLICE_X39Y50         LUT2 (Prop_lut2_I1_O)        0.355    10.859 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_52/O
                         net (fo=1, routed)           0.000    10.859    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_52_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.260 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_38/CO[3]
                         net (fo=1, routed)           0.000    11.260    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_38_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.594 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_32/O[1]
                         net (fo=2, routed)           0.735    12.329    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_32_n_6
    SLICE_X40Y48         LUT4 (Prop_lut4_I0_O)        0.303    12.632 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_2_3_i_5/O
                         net (fo=1, routed)           0.444    13.076    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_2_3_i_5_n_0
    SLICE_X40Y48         LUT6 (Prop_lut6_I3_O)        0.124    13.200 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_2_3_i_2/O
                         net (fo=4, routed)           0.621    13.822    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_2_3/DID0
    SLICE_X38Y49         RAMS32                                       r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_2_3/RAMD/I
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                     33.333    33.333 r  
    N11                                               0.000    33.333 r  clk50mhz (IN)
                         net (fo=0)                   0.000    33.333    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448    34.781 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.943    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    28.722 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    30.309    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.400 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.446    31.846    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_2_3/WCLK
    SLICE_X38Y49         RAMS32                                       r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_2_3/RAMD/CLK
                         clock pessimism              0.483    32.329    
                         clock uncertainty           -0.124    32.205    
    SLICE_X38Y49         RAMS32 (Setup_rams32_CLK_I)
                                                     -0.011    32.194    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_2_3/RAMD
  -------------------------------------------------------------------
                         required time                         32.194    
                         arrival time                         -13.822    
  -------------------------------------------------------------------
                         slack                                 18.372    

Slack (MET) :             18.446ns  (required time - arrival time)
  Source:                 pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/IR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsL_reg_0_7_4_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk30_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk30_relojes rise@33.333ns - clk30_relojes rise@0.000ns)
  Data Path Delay:        14.492ns  (logic 3.288ns (22.688%)  route 11.204ns (77.312%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=4 RAMS32=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 31.837 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.213 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.546    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.559    -0.891    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/clk30
    SLICE_X50Y54         FDCE                                         r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/IR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.373 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/IR_reg[0]/Q
                         net (fo=144, routed)         2.488     2.114    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/BTR_r_reg[0]
    SLICE_X60Y57         LUT3 (Prop_lut3_I2_O)        0.124     2.238 f  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/ACC[7]_i_9/O
                         net (fo=13, routed)          1.700     3.938    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/IR_reg[1]_2
    SLICE_X55Y51         LUT6 (Prop_lut6_I0_O)        0.124     4.062 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_56/O
                         net (fo=2, routed)           0.585     4.647    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_56_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I0_O)        0.124     4.771 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_40/O
                         net (fo=3, routed)           0.300     5.071    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_40_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I0_O)        0.124     5.195 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_31/O
                         net (fo=4, routed)           0.575     5.770    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/p_3_in
    SLICE_X53Y52         LUT5 (Prop_lut5_I4_O)        0.118     5.888 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_39/O
                         net (fo=2, routed)           0.584     6.472    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_39_n_0
    SLICE_X53Y50         LUT3 (Prop_lut3_I2_O)        0.326     6.798 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_22/O
                         net (fo=3, routed)           0.374     7.173    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_22_n_0
    SLICE_X52Y50         LUT6 (Prop_lut6_I4_O)        0.124     7.297 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_9/O
                         net (fo=64, routed)          1.924     9.221    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsL_reg_0_7_2_3/ADDRD0
    SLICE_X42Y47         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.156     9.377 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsL_reg_0_7_2_3/RAMD/O
                         net (fo=5, routed)           0.607     9.984    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/DOAL[2]
    SLICE_X39Y49         LUT2 (Prop_lut2_I1_O)        0.355    10.339 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsL_reg_0_7_0_1_i_11/O
                         net (fo=1, routed)           0.000    10.339    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsL_reg_0_7_0_1_i_11_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.889 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsL_reg_0_7_0_1_i_6/CO[3]
                         net (fo=1, routed)           0.001    10.890    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsL_reg_0_7_0_1_i_6_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.112 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_38/O[0]
                         net (fo=2, routed)           0.612    11.725    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_38_n_7
    SLICE_X40Y49         LUT4 (Prop_lut4_I0_O)        0.299    12.024 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsL_reg_0_7_4_5_i_3/O
                         net (fo=1, routed)           0.661    12.685    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsL_reg_0_7_4_5_i_3_n_0
    SLICE_X43Y49         LUT6 (Prop_lut6_I3_O)        0.124    12.809 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsL_reg_0_7_4_5_i_1/O
                         net (fo=4, routed)           0.792    13.601    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsL_reg_0_7_4_5/DIB1
    SLICE_X42Y50         RAMD32                                       r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsL_reg_0_7_4_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                     33.333    33.333 r  
    N11                                               0.000    33.333 r  clk50mhz (IN)
                         net (fo=0)                   0.000    33.333    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448    34.781 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.943    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    28.722 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    30.309    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.400 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.438    31.837    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsL_reg_0_7_4_5/WCLK
    SLICE_X42Y50         RAMD32                                       r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsL_reg_0_7_4_5/RAMB_D1/CLK
                         clock pessimism              0.561    32.399    
                         clock uncertainty           -0.124    32.275    
    SLICE_X42Y50         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    32.047    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsL_reg_0_7_4_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         32.047    
                         arrival time                         -13.601    
  -------------------------------------------------------------------
                         slack                                 18.446    

Slack (MET) :             18.507ns  (required time - arrival time)
  Source:                 pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/IR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_6_7/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk30_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk30_relojes rise@33.333ns - clk30_relojes rise@0.000ns)
  Data Path Delay:        14.407ns  (logic 3.386ns (23.503%)  route 11.021ns (76.497%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=4 RAMS32=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 31.835 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.213 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.546    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.559    -0.891    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/clk30
    SLICE_X50Y54         FDCE                                         r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/IR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.373 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/IR_reg[0]/Q
                         net (fo=144, routed)         2.488     2.114    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/BTR_r_reg[0]
    SLICE_X60Y57         LUT3 (Prop_lut3_I2_O)        0.124     2.238 f  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/ACC[7]_i_9/O
                         net (fo=13, routed)          1.700     3.938    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/IR_reg[1]_2
    SLICE_X55Y51         LUT6 (Prop_lut6_I0_O)        0.124     4.062 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_56/O
                         net (fo=2, routed)           0.585     4.647    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_56_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I0_O)        0.124     4.771 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_40/O
                         net (fo=3, routed)           0.300     5.071    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_40_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I0_O)        0.124     5.195 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_31/O
                         net (fo=4, routed)           0.575     5.770    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/p_3_in
    SLICE_X53Y52         LUT5 (Prop_lut5_I4_O)        0.118     5.888 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_39/O
                         net (fo=2, routed)           0.584     6.472    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_39_n_0
    SLICE_X53Y50         LUT3 (Prop_lut3_I2_O)        0.326     6.798 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_22/O
                         net (fo=3, routed)           0.374     7.173    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_22_n_0
    SLICE_X52Y50         LUT6 (Prop_lut6_I4_O)        0.124     7.297 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_9/O
                         net (fo=64, routed)          2.065     9.362    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1/ADDRD0
    SLICE_X42Y48         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.156     9.518 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1/RAMD/O
                         net (fo=5, routed)           0.984    10.502    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/DOAH[0]
    SLICE_X39Y51         LUT2 (Prop_lut2_I0_O)        0.355    10.857 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_51/O
                         net (fo=1, routed)           0.000    10.857    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_51_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.389 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_32/CO[3]
                         net (fo=1, routed)           0.000    11.389    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_32_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.723 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_4_5_i_7/O[1]
                         net (fo=2, routed)           0.446    12.169    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_4_5_i_7_n_6
    SLICE_X41Y51         LUT4 (Prop_lut4_I0_O)        0.303    12.472 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_6_7_i_5/O
                         net (fo=1, routed)           0.348    12.820    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_6_7_i_5_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I3_O)        0.124    12.944 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_6_7_i_2/O
                         net (fo=4, routed)           0.572    13.516    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_6_7/DIB0
    SLICE_X38Y50         RAMD32                                       r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_6_7/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                     33.333    33.333 r  
    N11                                               0.000    33.333 r  clk50mhz (IN)
                         net (fo=0)                   0.000    33.333    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448    34.781 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.943    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    28.722 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    30.309    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.400 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.436    31.835    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_6_7/WCLK
    SLICE_X38Y50         RAMD32                                       r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_6_7/RAMB/CLK
                         clock pessimism              0.561    32.397    
                         clock uncertainty           -0.124    32.273    
    SLICE_X38Y50         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.250    32.023    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         32.023    
                         arrival time                         -13.516    
  -------------------------------------------------------------------
                         slack                                 18.507    

Slack (MET) :             18.519ns  (required time - arrival time)
  Source:                 pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/IR_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_6_7/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk30_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk30_relojes rise@33.333ns - clk30_relojes rise@0.000ns)
  Data Path Delay:        14.407ns  (logic 3.386ns (23.503%)  route 11.021ns (76.497%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT5=2 LUT6=4 RAMS32=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 31.835 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.891ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.213 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.546    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.559    -0.891    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/clk30
    SLICE_X50Y54         FDCE                                         r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/IR_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y54         FDCE (Prop_fdce_C_Q)         0.518    -0.373 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/IR_reg[0]/Q
                         net (fo=144, routed)         2.488     2.114    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/BTR_r_reg[0]
    SLICE_X60Y57         LUT3 (Prop_lut3_I2_O)        0.124     2.238 f  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/ACC[7]_i_9/O
                         net (fo=13, routed)          1.700     3.938    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/IR_reg[1]_2
    SLICE_X55Y51         LUT6 (Prop_lut6_I0_O)        0.124     4.062 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_56/O
                         net (fo=2, routed)           0.585     4.647    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_56_n_0
    SLICE_X55Y52         LUT6 (Prop_lut6_I0_O)        0.124     4.771 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_40/O
                         net (fo=3, routed)           0.300     5.071    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_40_n_0
    SLICE_X55Y51         LUT5 (Prop_lut5_I0_O)        0.124     5.195 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_31/O
                         net (fo=4, routed)           0.575     5.770    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/p_3_in
    SLICE_X53Y52         LUT5 (Prop_lut5_I4_O)        0.118     5.888 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_39/O
                         net (fo=2, routed)           0.584     6.472    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_39_n_0
    SLICE_X53Y50         LUT3 (Prop_lut3_I2_O)        0.326     6.798 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_22/O
                         net (fo=3, routed)           0.374     7.173    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_22_n_0
    SLICE_X52Y50         LUT6 (Prop_lut6_I4_O)        0.124     7.297 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_9/O
                         net (fo=64, routed)          2.065     9.362    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1/ADDRD0
    SLICE_X42Y48         RAMS32 (Prop_rams32_ADR0_O)
                                                      0.156     9.518 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1/RAMD/O
                         net (fo=5, routed)           0.984    10.502    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/DOAH[0]
    SLICE_X39Y51         LUT2 (Prop_lut2_I0_O)        0.355    10.857 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_51/O
                         net (fo=1, routed)           0.000    10.857    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_51_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.389 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_32/CO[3]
                         net (fo=1, routed)           0.000    11.389    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1_i_32_n_0
    SLICE_X39Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.723 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_4_5_i_7/O[1]
                         net (fo=2, routed)           0.446    12.169    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_4_5_i_7_n_6
    SLICE_X41Y51         LUT4 (Prop_lut4_I0_O)        0.303    12.472 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_6_7_i_5/O
                         net (fo=1, routed)           0.348    12.820    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_6_7_i_5_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I3_O)        0.124    12.944 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_6_7_i_2/O
                         net (fo=4, routed)           0.572    13.516    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_6_7/DIC0
    SLICE_X38Y50         RAMD32                                       r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_6_7/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                     33.333    33.333 r  
    N11                                               0.000    33.333 r  clk50mhz (IN)
                         net (fo=0)                   0.000    33.333    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448    34.781 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.943    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    28.722 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    30.309    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.400 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.436    31.835    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_6_7/WCLK
    SLICE_X38Y50         RAMD32                                       r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_6_7/RAMC/CLK
                         clock pessimism              0.561    32.397    
                         clock uncertainty           -0.124    32.273    
    SLICE_X38Y50         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.238    32.035    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         32.035    
                         arrival time                         -13.516    
  -------------------------------------------------------------------
                         slack                                 18.519    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/F_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/No_BTR_reg/D
                            (rising edge-triggered cell FDCE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk30_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_relojes rise@0.000ns - clk30_relojes rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.209ns (42.532%)  route 0.282ns (57.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.636 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.147    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.567    -0.554    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/clk30
    SLICE_X52Y49         FDPE                                         r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/F_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDPE (Prop_fdpe_C_Q)         0.164    -0.390 f  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/F_reg[2]/Q
                         net (fo=18, routed)          0.282    -0.108    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/F_reg_n_0_[2]
    SLICE_X54Y51         LUT6 (Prop_lut6_I3_O)        0.045    -0.063 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/No_BTR_i_1/O
                         net (fo=1, routed)           0.000    -0.063    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/No_BTR0
    SLICE_X54Y51         FDCE                                         r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/No_BTR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.835    -0.792    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/clk30
    SLICE_X54Y51         FDCE                                         r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/No_BTR_reg/C
                         clock pessimism              0.507    -0.286    
    SLICE_X54Y51         FDCE (Hold_fdce_C_D)         0.120    -0.166    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/No_BTR_reg
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/DO_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            pm/pace_inst/platform_inst/sound_data_o_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk30_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_relojes rise@0.000ns - clk30_relojes rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.064%)  route 0.299ns (67.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.636 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.147    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.567    -0.554    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/clk30
    SLICE_X49Y47         FDCE                                         r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/DO_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.413 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/DO_reg[5]/Q
                         net (fo=134, routed)         0.299    -0.115    pm/pace_inst/platform_inst/DO[5]
    SLICE_X48Y57         FDCE                                         r  pm/pace_inst/platform_inst/sound_data_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.832    -0.795    pm/pace_inst/platform_inst/clk30
    SLICE_X48Y57         FDCE                                         r  pm/pace_inst/platform_inst/sound_data_o_reg[5]/C
                         clock pessimism              0.507    -0.289    
    SLICE_X48Y57         FDCE (Hold_fdce_C_D)         0.066    -0.223    pm/pace_inst/platform_inst/sound_data_o_reg[5]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 pm/dac/sig_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            pm/dac/dac_o_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk30_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_relojes rise@0.000ns - clk30_relojes rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.703%)  route 0.283ns (63.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.636 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.147    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.558    -0.563    pm/dac/clk30
    SLICE_X42Y62         FDRE                                         r  pm/dac/sig_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  pm/dac/sig_in_reg[12]/Q
                         net (fo=2, routed)           0.283    -0.117    pm/dac/sig_in_reg[12]
    SLICE_X28Y58         FDRE                                         r  pm/dac/dac_o_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.830    -0.798    pm/dac/clk30
    SLICE_X28Y58         FDRE                                         r  pm/dac/dac_o_reg_lopt_replica/C
                         clock pessimism              0.502    -0.297    
    SLICE_X28Y58         FDRE (Hold_fdre_C_D)         0.066    -0.231    pm/dac/dac_o_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 pm/dac/sig_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            pm/dac/dac_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk30_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_relojes rise@0.000ns - clk30_relojes rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.164ns (36.228%)  route 0.289ns (63.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.636 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.147    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.558    -0.563    pm/dac/clk30
    SLICE_X42Y62         FDRE                                         r  pm/dac/sig_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  pm/dac/sig_in_reg[12]/Q
                         net (fo=2, routed)           0.289    -0.111    pm/dac/sig_in_reg[12]
    SLICE_X28Y58         FDRE                                         r  pm/dac/dac_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.830    -0.798    pm/dac/clk30
    SLICE_X28Y58         FDRE                                         r  pm/dac/dac_o_reg/C
                         clock pessimism              0.502    -0.297    
    SLICE_X28Y58         FDRE (Hold_fdre_C_D)         0.070    -0.227    pm/dac/dac_o_reg
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/DO_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            pm/pace_inst/platform_inst/sound_data_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk30_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_relojes rise@0.000ns - clk30_relojes rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.164ns (35.290%)  route 0.301ns (64.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.636 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.147    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.564    -0.557    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/clk30
    SLICE_X46Y46         FDCE                                         r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/DO_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.393 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/DO_reg[1]/Q
                         net (fo=22, routed)          0.301    -0.093    pm/pace_inst/platform_inst/DO[1]
    SLICE_X45Y57         FDCE                                         r  pm/pace_inst/platform_inst/sound_data_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.831    -0.797    pm/pace_inst/platform_inst/clk30
    SLICE_X45Y57         FDCE                                         r  pm/pace_inst/platform_inst/sound_data_o_reg[1]/C
                         clock pessimism              0.507    -0.291    
    SLICE_X45Y57         FDCE (Hold_fdce_C_D)         0.070    -0.221    pm/pace_inst/platform_inst/sound_data_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/DO_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            pm/pace_inst/platform_inst/BLK_BGCONTROL.m52_scroll_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk30_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_relojes rise@0.000ns - clk30_relojes rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.164ns (34.039%)  route 0.318ns (65.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.636 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.147    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.564    -0.557    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/clk30
    SLICE_X46Y46         FDCE                                         r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/DO_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDCE (Prop_fdce_C_Q)         0.164    -0.393 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/DO_reg[0]/Q
                         net (fo=21, routed)          0.318    -0.076    pm/pace_inst/platform_inst/DO[0]
    SLICE_X35Y48         FDCE                                         r  pm/pace_inst/platform_inst/BLK_BGCONTROL.m52_scroll_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.832    -0.796    pm/pace_inst/platform_inst/clk30
    SLICE_X35Y48         FDCE                                         r  pm/pace_inst/platform_inst/BLK_BGCONTROL.m52_scroll_reg[0]/C
                         clock pessimism              0.502    -0.294    
    SLICE_X35Y48         FDCE (Hold_fdce_C_D)         0.070    -0.224    pm/pace_inst/platform_inst/BLK_BGCONTROL.m52_scroll_reg[0]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/DO_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            pm/pace_inst/platform_inst/sound_data_o_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk30_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_relojes rise@0.000ns - clk30_relojes rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.141ns (27.818%)  route 0.366ns (72.182%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.636 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.147    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.565    -0.556    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/clk30
    SLICE_X47Y47         FDCE                                         r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/DO_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/DO_reg[7]/Q
                         net (fo=9, routed)           0.366    -0.050    pm/pace_inst/platform_inst/to_sprite_reg[d][7]
    SLICE_X44Y57         FDCE                                         r  pm/pace_inst/platform_inst/sound_data_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.831    -0.797    pm/pace_inst/platform_inst/clk30
    SLICE_X44Y57         FDCE                                         r  pm/pace_inst/platform_inst/sound_data_o_reg[7]/C
                         clock pessimism              0.507    -0.291    
    SLICE_X44Y57         FDCE (Hold_fdce_C_D)         0.070    -0.221    pm/pace_inst/platform_inst/sound_data_o_reg[7]
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/DO_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            pm/pace_inst/platform_inst/sound_data_o_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk30_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_relojes rise@0.000ns - clk30_relojes rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.141ns (27.692%)  route 0.368ns (72.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.636 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.147    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.567    -0.554    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/clk30
    SLICE_X49Y47         FDCE                                         r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/DO_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.413 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/DO_reg[4]/Q
                         net (fo=134, routed)         0.368    -0.045    pm/pace_inst/platform_inst/DO[4]
    SLICE_X48Y57         FDCE                                         r  pm/pace_inst/platform_inst/sound_data_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.832    -0.795    pm/pace_inst/platform_inst/clk30
    SLICE_X48Y57         FDCE                                         r  pm/pace_inst/platform_inst/sound_data_o_reg[4]/C
                         clock pessimism              0.507    -0.289    
    SLICE_X48Y57         FDCE (Hold_fdce_C_D)         0.070    -0.219    pm/pace_inst/platform_inst/sound_data_o_reg[4]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/DO_reg[3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            pm/pace_inst/graphics_inst/sprites_inst/GEN_REGS[61].sptReg_inst/reg_o_reg[x][3]/D
                            (rising edge-triggered cell FDRE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk30_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_relojes rise@0.000ns - clk30_relojes rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.578%)  route 0.127ns (47.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.636 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.147    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.565    -0.556    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/clk30
    SLICE_X45Y47         FDCE                                         r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/DO_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y47         FDCE (Prop_fdce_C_Q)         0.141    -0.415 r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/DO_reg[3]_rep__0/Q
                         net (fo=12, routed)          0.127    -0.288    pm/pace_inst/graphics_inst/sprites_inst/GEN_REGS[61].sptReg_inst/reg_o_reg[yflip]_0[3]
    SLICE_X42Y46         FDRE                                         r  pm/pace_inst/graphics_inst/sprites_inst/GEN_REGS[61].sptReg_inst/reg_o_reg[x][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.833    -0.795    pm/pace_inst/graphics_inst/sprites_inst/GEN_REGS[61].sptReg_inst/clk30
    SLICE_X42Y46         FDRE                                         r  pm/pace_inst/graphics_inst/sprites_inst/GEN_REGS[61].sptReg_inst/reg_o_reg[x][3]/C
                         clock pessimism              0.273    -0.522    
    SLICE_X42Y46         FDRE (Hold_fdre_C_D)         0.059    -0.463    pm/pace_inst/graphics_inst/sprites_inst/GEN_REGS[61].sptReg_inst/reg_o_reg[x][3]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.288    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 pm/pace_inst/platform_inst/BLK_CPU.clk_en_inst/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            pm/pace_inst/platform_inst/BLK_CPU.clk_en_inst/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk30_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_relojes rise@0.000ns - clk30_relojes rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.636 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.147    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.569    -0.552    pm/pace_inst/platform_inst/BLK_CPU.clk_en_inst/clk30
    SLICE_X57Y49         FDCE                                         r  pm/pace_inst/platform_inst/BLK_CPU.clk_en_inst/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDCE (Prop_fdce_C_Q)         0.141    -0.411 r  pm/pace_inst/platform_inst/BLK_CPU.clk_en_inst/count_reg[2]/Q
                         net (fo=7, routed)           0.133    -0.279    pm/pace_inst/platform_inst/BLK_CPU.clk_en_inst/count[2]
    SLICE_X56Y49         LUT4 (Prop_lut4_I2_O)        0.048    -0.231 r  pm/pace_inst/platform_inst/BLK_CPU.clk_en_inst/count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    pm/pace_inst/platform_inst/BLK_CPU.clk_en_inst/count[3]_i_1_n_0
    SLICE_X56Y49         FDCE                                         r  pm/pace_inst/platform_inst/BLK_CPU.clk_en_inst/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.838    -0.790    pm/pace_inst/platform_inst/BLK_CPU.clk_en_inst/clk30
    SLICE_X56Y49         FDCE                                         r  pm/pace_inst/platform_inst/BLK_CPU.clk_en_inst/count_reg[3]/C
                         clock pessimism              0.251    -0.539    
    SLICE_X56Y49         FDCE (Hold_fdce_C_D)         0.131    -0.408    pm/pace_inst/platform_inst/BLK_CPU.clk_en_inst/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk30_relojes
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { relojes/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         33.333      30.757     RAMB36_X2Y7      pm/pace_inst/platform_inst/BLK_CPU_ROMS.rom3_inst/q_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         33.333      30.757     RAMB36_X1Y6      pm/pace_inst/platform_inst/BLK_CPU_ROMS.rom4_inst/q_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         33.333      30.757     RAMB18_X1Y18     pm/pace_inst/platform_inst/cram_inst/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         33.333      30.757     RAMB18_X1Y19     pm/pace_inst/platform_inst/vram_inst/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         33.333      30.757     RAMB18_X1Y16     pm/pace_inst/platform_inst/wram_inst/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         33.333      30.757     RAMB36_X1Y7      pm/pace_inst/platform_inst/BLK_CPU_ROMS.rom1_inst/q_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         33.333      30.757     RAMB36_X2Y8      pm/pace_inst/platform_inst/BLK_CPU_ROMS.rom2_inst/q_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1    relojes/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         33.333      32.084     MMCME2_ADV_X0Y0  relojes/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         33.333      32.333     SLICE_X61Y31     pm/pace_inst/graphics_inst/sprites_inst/GEN_REGS[2].sptReg_inst/reg_o_reg[n][2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       33.333      180.027    MMCME2_ADV_X0Y0  relojes/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X42Y48     pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X42Y48     pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X42Y48     pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X42Y48     pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X42Y48     pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X42Y48     pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         16.667      15.417     SLICE_X42Y48     pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         16.667      15.417     SLICE_X42Y48     pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X38Y49     pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_2_3/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X38Y49     pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_2_3/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X42Y48     pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X42Y48     pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X42Y48     pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X42Y48     pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X42Y48     pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X42Y48     pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         16.667      15.417     SLICE_X42Y48     pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         16.667      15.417     SLICE_X42Y48     pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_0_1/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X38Y49     pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_2_3/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         16.667      15.417     SLICE_X38Y49     pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Regs/RegsH_reg_0_7_2_3/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_relojes
  To Clock:  clkfbout_relojes

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_relojes
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { relojes/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y7    relojes/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  relojes/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  relojes/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  relojes/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  relojes/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clock_7164_relojes
  To Clock:  clock_7164_relojes

Setup :            0  Failing Endpoints,  Worst Slack      131.804ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       69.292ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             131.804ns  (required time - arrival time)
  Source:                 el_multiboot/multiboot/ff_icap_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Destination:            el_multiboot/multiboot/ICAP_SPARTAN6_inst/RDWRB
                            (rising edge-triggered cell ICAPE2 clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Path Group:             clock_7164_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            139.583ns  (clock_7164_relojes rise@139.583ns - clock_7164_relojes rise@0.000ns)
  Data Path Delay:        1.199ns  (logic 0.456ns (38.042%)  route 0.743ns (61.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 138.136 - 139.583 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_7164_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          1.557    -0.893    el_multiboot/multiboot/CLK
    SLICE_X15Y30         FDRE                                         r  el_multiboot/multiboot/ff_icap_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.437 r  el_multiboot/multiboot/ff_icap_ce_reg/Q
                         net (fo=2, routed)           0.743     0.306    el_multiboot/multiboot/ff_icap_ce
    ICAP_X0Y1            ICAPE2                                       r  el_multiboot/multiboot/ICAP_SPARTAN6_inst/RDWRB
  -------------------------------------------------------------------    -------------------

                         (clock clock_7164_relojes rise edge)
                                                    139.583   139.583 r  
    N11                                               0.000   139.583 r  clk50mhz (IN)
                         net (fo=0)                   0.000   139.583    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448   141.031 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   142.193    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   134.972 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   136.559    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   136.650 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          1.486   138.136    el_multiboot/multiboot/CLK
    ICAP_X0Y1            ICAPE2                                       r  el_multiboot/multiboot/ICAP_SPARTAN6_inst/CLK
                         clock pessimism              0.563   138.699    
                         clock uncertainty           -0.162   138.537    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_RDWRB)
                                                     -6.427   132.110    el_multiboot/multiboot/ICAP_SPARTAN6_inst
  -------------------------------------------------------------------
                         required time                        132.110    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                131.804    

Slack (MET) :             134.142ns  (required time - arrival time)
  Source:                 el_multiboot/multiboot/ff_icap_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Destination:            el_multiboot/multiboot/ICAP_SPARTAN6_inst/CSIB
                            (rising edge-triggered cell ICAPE2 clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Path Group:             clock_7164_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            139.583ns  (clock_7164_relojes rise@139.583ns - clock_7164_relojes rise@0.000ns)
  Data Path Delay:        1.388ns  (logic 0.456ns (32.849%)  route 0.932ns (67.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 138.136 - 139.583 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_7164_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          1.557    -0.893    el_multiboot/multiboot/CLK
    SLICE_X15Y30         FDRE                                         r  el_multiboot/multiboot/ff_icap_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.456    -0.437 r  el_multiboot/multiboot/ff_icap_ce_reg/Q
                         net (fo=2, routed)           0.932     0.495    el_multiboot/multiboot/ff_icap_ce
    ICAP_X0Y1            ICAPE2                                       r  el_multiboot/multiboot/ICAP_SPARTAN6_inst/CSIB
  -------------------------------------------------------------------    -------------------

                         (clock clock_7164_relojes rise edge)
                                                    139.583   139.583 r  
    N11                                               0.000   139.583 r  clk50mhz (IN)
                         net (fo=0)                   0.000   139.583    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448   141.031 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   142.193    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   134.972 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   136.559    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   136.650 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          1.486   138.136    el_multiboot/multiboot/CLK
    ICAP_X0Y1            ICAPE2                                       r  el_multiboot/multiboot/ICAP_SPARTAN6_inst/CLK
                         clock pessimism              0.563   138.699    
                         clock uncertainty           -0.162   138.537    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_CSIB)
                                                     -3.900   134.637    el_multiboot/multiboot/ICAP_SPARTAN6_inst
  -------------------------------------------------------------------
                         required time                        134.637    
                         arrival time                          -0.495    
  -------------------------------------------------------------------
                         slack                                134.142    

Slack (MET) :             135.132ns  (required time - arrival time)
  Source:                 clkdivider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Destination:            joy1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Path Group:             clock_7164_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            139.583ns  (clock_7164_relojes rise@139.583ns - clock_7164_relojes rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.966ns (23.080%)  route 3.220ns (76.920%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 138.083 - 139.583 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_7164_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          1.566    -0.884    clk_7p16
    SLICE_X36Y49         FDRE                                         r  clkdivider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.465 f  clkdivider_reg[4]/Q
                         net (fo=4, routed)           1.093     0.628    clkdivider_reg__0__0[4]
    SLICE_X37Y49         LUT4 (Prop_lut4_I3_O)        0.299     0.927 r  state[3]_i_3/O
                         net (fo=1, routed)           0.622     1.549    state[3]_i_3_n_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.124     1.673 r  state[3]_i_1__0/O
                         net (fo=12, routed)          1.504     3.177    clkenable
    SLICE_X33Y58         LUT6 (Prop_lut6_I4_O)        0.124     3.301 r  joy1[4]_i_1/O
                         net (fo=1, routed)           0.000     3.301    joy1[4]_i_1_n_0
    SLICE_X33Y58         FDRE                                         r  joy1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_7164_relojes rise edge)
                                                    139.583   139.583 r  
    N11                                               0.000   139.583 r  clk50mhz (IN)
                         net (fo=0)                   0.000   139.583    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448   141.031 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   142.193    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   134.972 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   136.559    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   136.650 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          1.434   138.083    clk_7p16
    SLICE_X33Y58         FDRE                                         r  joy1_reg[4]/C
                         clock pessimism              0.483   138.567    
                         clock uncertainty           -0.162   138.405    
    SLICE_X33Y58         FDRE (Setup_fdre_C_D)        0.029   138.434    joy1_reg[4]
  -------------------------------------------------------------------
                         required time                        138.434    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                135.132    

Slack (MET) :             135.288ns  (required time - arrival time)
  Source:                 clkdivider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Destination:            joy1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Path Group:             clock_7164_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            139.583ns  (clock_7164_relojes rise@139.583ns - clock_7164_relojes rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.966ns (23.976%)  route 3.063ns (76.024%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 138.082 - 139.583 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_7164_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          1.566    -0.884    clk_7p16
    SLICE_X36Y49         FDRE                                         r  clkdivider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.465 f  clkdivider_reg[4]/Q
                         net (fo=4, routed)           1.093     0.628    clkdivider_reg__0__0[4]
    SLICE_X37Y49         LUT4 (Prop_lut4_I3_O)        0.299     0.927 r  state[3]_i_3/O
                         net (fo=1, routed)           0.622     1.549    state[3]_i_3_n_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.124     1.673 r  state[3]_i_1__0/O
                         net (fo=12, routed)          1.348     3.021    clkenable
    SLICE_X35Y58         LUT6 (Prop_lut6_I4_O)        0.124     3.145 r  joy1[0]_i_1/O
                         net (fo=1, routed)           0.000     3.145    joy1[0]_i_1_n_0
    SLICE_X35Y58         FDRE                                         r  joy1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_7164_relojes rise edge)
                                                    139.583   139.583 r  
    N11                                               0.000   139.583 r  clk50mhz (IN)
                         net (fo=0)                   0.000   139.583    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448   141.031 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   142.193    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   134.972 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   136.559    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   136.650 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          1.433   138.082    clk_7p16
    SLICE_X35Y58         FDRE                                         r  joy1_reg[0]/C
                         clock pessimism              0.483   138.566    
                         clock uncertainty           -0.162   138.404    
    SLICE_X35Y58         FDRE (Setup_fdre_C_D)        0.029   138.433    joy1_reg[0]
  -------------------------------------------------------------------
                         required time                        138.433    
                         arrival time                          -3.145    
  -------------------------------------------------------------------
                         slack                                135.288    

Slack (MET) :             135.382ns  (required time - arrival time)
  Source:                 el_multiboot/multiboot/ff_icap_din_reversed_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Destination:            el_multiboot/multiboot/ICAP_SPARTAN6_inst/I[7]
                            (rising edge-triggered cell ICAPE2 clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Path Group:             clock_7164_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            139.583ns  (clock_7164_relojes rise@139.583ns - clock_7164_relojes rise@0.000ns)
  Data Path Delay:        1.302ns  (logic 0.419ns (32.184%)  route 0.883ns (67.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 138.136 - 139.583 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_7164_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          1.557    -0.893    el_multiboot/multiboot/CLK
    SLICE_X15Y30         FDRE                                         r  el_multiboot/multiboot/ff_icap_din_reversed_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDRE (Prop_fdre_C_Q)         0.419    -0.474 r  el_multiboot/multiboot/ff_icap_din_reversed_reg[7]/Q
                         net (fo=1, routed)           0.883     0.409    el_multiboot/multiboot/ff_icap_din_reversed[7]
    ICAP_X0Y1            ICAPE2                                       r  el_multiboot/multiboot/ICAP_SPARTAN6_inst/I[7]
  -------------------------------------------------------------------    -------------------

                         (clock clock_7164_relojes rise edge)
                                                    139.583   139.583 r  
    N11                                               0.000   139.583 r  clk50mhz (IN)
                         net (fo=0)                   0.000   139.583    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448   141.031 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   142.193    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   134.972 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   136.559    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   136.650 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          1.486   138.136    el_multiboot/multiboot/CLK
    ICAP_X0Y1            ICAPE2                                       r  el_multiboot/multiboot/ICAP_SPARTAN6_inst/CLK
                         clock pessimism              0.563   138.699    
                         clock uncertainty           -0.162   138.537    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[7])
                                                     -2.746   135.791    el_multiboot/multiboot/ICAP_SPARTAN6_inst
  -------------------------------------------------------------------
                         required time                        135.791    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                135.382    

Slack (MET) :             135.438ns  (required time - arrival time)
  Source:                 clkdivider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Destination:            joy1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Path Group:             clock_7164_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            139.583ns  (clock_7164_relojes rise@139.583ns - clock_7164_relojes rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 0.966ns (24.908%)  route 2.912ns (75.092%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 138.082 - 139.583 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_7164_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          1.566    -0.884    clk_7p16
    SLICE_X36Y49         FDRE                                         r  clkdivider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.465 f  clkdivider_reg[4]/Q
                         net (fo=4, routed)           1.093     0.628    clkdivider_reg__0__0[4]
    SLICE_X37Y49         LUT4 (Prop_lut4_I3_O)        0.299     0.927 r  state[3]_i_3/O
                         net (fo=1, routed)           0.622     1.549    state[3]_i_3_n_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.124     1.673 r  state[3]_i_1__0/O
                         net (fo=12, routed)          1.197     2.870    clkenable
    SLICE_X35Y57         LUT5 (Prop_lut5_I3_O)        0.124     2.994 r  joy1[1]_i_1/O
                         net (fo=1, routed)           0.000     2.994    joy1[1]_i_1_n_0
    SLICE_X35Y57         FDRE                                         r  joy1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_7164_relojes rise edge)
                                                    139.583   139.583 r  
    N11                                               0.000   139.583 r  clk50mhz (IN)
                         net (fo=0)                   0.000   139.583    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448   141.031 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   142.193    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   134.972 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   136.559    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   136.650 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          1.433   138.082    clk_7p16
    SLICE_X35Y57         FDRE                                         r  joy1_reg[1]/C
                         clock pessimism              0.483   138.566    
                         clock uncertainty           -0.162   138.404    
    SLICE_X35Y57         FDRE (Setup_fdre_C_D)        0.029   138.433    joy1_reg[1]
  -------------------------------------------------------------------
                         required time                        138.433    
                         arrival time                          -2.994    
  -------------------------------------------------------------------
                         slack                                135.438    

Slack (MET) :             135.457ns  (required time - arrival time)
  Source:                 el_multiboot/multiboot/ff_icap_din_reversed_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Destination:            el_multiboot/multiboot/ICAP_SPARTAN6_inst/I[2]
                            (rising edge-triggered cell ICAPE2 clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Path Group:             clock_7164_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            139.583ns  (clock_7164_relojes rise@139.583ns - clock_7164_relojes rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.518ns (36.997%)  route 0.882ns (63.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.447ns = ( 138.136 - 139.583 ) 
    Source Clock Delay      (SCD):    -0.894ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_7164_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          1.556    -0.894    el_multiboot/multiboot/CLK
    SLICE_X14Y29         FDRE                                         r  el_multiboot/multiboot/ff_icap_din_reversed_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.518    -0.376 r  el_multiboot/multiboot/ff_icap_din_reversed_reg[2]/Q
                         net (fo=1, routed)           0.882     0.506    el_multiboot/multiboot/ff_icap_din_reversed[2]
    ICAP_X0Y1            ICAPE2                                       r  el_multiboot/multiboot/ICAP_SPARTAN6_inst/I[2]
  -------------------------------------------------------------------    -------------------

                         (clock clock_7164_relojes rise edge)
                                                    139.583   139.583 r  
    N11                                               0.000   139.583 r  clk50mhz (IN)
                         net (fo=0)                   0.000   139.583    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448   141.031 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   142.193    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   134.972 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   136.559    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   136.650 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          1.486   138.136    el_multiboot/multiboot/CLK
    ICAP_X0Y1            ICAPE2                                       r  el_multiboot/multiboot/ICAP_SPARTAN6_inst/CLK
                         clock pessimism              0.563   138.699    
                         clock uncertainty           -0.162   138.537    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[2])
                                                     -2.574   135.963    el_multiboot/multiboot/ICAP_SPARTAN6_inst
  -------------------------------------------------------------------
                         required time                        135.963    
                         arrival time                          -0.506    
  -------------------------------------------------------------------
                         slack                                135.457    

Slack (MET) :             135.506ns  (required time - arrival time)
  Source:                 clkdivider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Destination:            state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Path Group:             clock_7164_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            139.583ns  (clock_7164_relojes rise@139.583ns - clock_7164_relojes rise@0.000ns)
  Data Path Delay:        3.577ns  (logic 0.842ns (23.542%)  route 2.735ns (76.458%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 138.082 - 139.583 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_7164_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          1.566    -0.884    clk_7p16
    SLICE_X36Y49         FDRE                                         r  clkdivider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.465 f  clkdivider_reg[4]/Q
                         net (fo=4, routed)           1.093     0.628    clkdivider_reg__0__0[4]
    SLICE_X37Y49         LUT4 (Prop_lut4_I3_O)        0.299     0.927 r  state[3]_i_3/O
                         net (fo=1, routed)           0.622     1.549    state[3]_i_3_n_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.124     1.673 r  state[3]_i_1__0/O
                         net (fo=12, routed)          1.019     2.693    clkenable
    SLICE_X37Y59         FDRE                                         r  state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock_7164_relojes rise edge)
                                                    139.583   139.583 r  
    N11                                               0.000   139.583 r  clk50mhz (IN)
                         net (fo=0)                   0.000   139.583    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448   141.031 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   142.193    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   134.972 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   136.559    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   136.650 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          1.433   138.082    clk_7p16
    SLICE_X37Y59         FDRE                                         r  state_reg[0]/C
                         clock pessimism              0.483   138.566    
                         clock uncertainty           -0.162   138.404    
    SLICE_X37Y59         FDRE (Setup_fdre_C_CE)      -0.205   138.199    state_reg[0]
  -------------------------------------------------------------------
                         required time                        138.199    
                         arrival time                          -2.693    
  -------------------------------------------------------------------
                         slack                                135.506    

Slack (MET) :             135.513ns  (required time - arrival time)
  Source:                 clkdivider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Destination:            joy1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Path Group:             clock_7164_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            139.583ns  (clock_7164_relojes rise@139.583ns - clock_7164_relojes rise@0.000ns)
  Data Path Delay:        3.804ns  (logic 0.966ns (25.393%)  route 2.838ns (74.607%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 138.081 - 139.583 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_7164_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          1.566    -0.884    clk_7p16
    SLICE_X36Y49         FDRE                                         r  clkdivider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.465 f  clkdivider_reg[4]/Q
                         net (fo=4, routed)           1.093     0.628    clkdivider_reg__0__0[4]
    SLICE_X37Y49         LUT4 (Prop_lut4_I3_O)        0.299     0.927 r  state[3]_i_3/O
                         net (fo=1, routed)           0.622     1.549    state[3]_i_3_n_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.124     1.673 r  state[3]_i_1__0/O
                         net (fo=12, routed)          1.123     2.796    clkenable
    SLICE_X35Y59         LUT5 (Prop_lut5_I3_O)        0.124     2.920 r  joy1[5]_i_1/O
                         net (fo=1, routed)           0.000     2.920    joy1[5]_i_1_n_0
    SLICE_X35Y59         FDRE                                         r  joy1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_7164_relojes rise edge)
                                                    139.583   139.583 r  
    N11                                               0.000   139.583 r  clk50mhz (IN)
                         net (fo=0)                   0.000   139.583    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448   141.031 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   142.193    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   134.972 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   136.559    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   136.650 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          1.432   138.081    clk_7p16
    SLICE_X35Y59         FDRE                                         r  joy1_reg[5]/C
                         clock pessimism              0.483   138.565    
                         clock uncertainty           -0.162   138.403    
    SLICE_X35Y59         FDRE (Setup_fdre_C_D)        0.031   138.434    joy1_reg[5]
  -------------------------------------------------------------------
                         required time                        138.434    
                         arrival time                          -2.920    
  -------------------------------------------------------------------
                         slack                                135.513    

Slack (MET) :             135.515ns  (required time - arrival time)
  Source:                 clkdivider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Destination:            joy1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Path Group:             clock_7164_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            139.583ns  (clock_7164_relojes rise@139.583ns - clock_7164_relojes rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 0.966ns (25.420%)  route 2.834ns (74.580%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 138.081 - 139.583 ) 
    Source Clock Delay      (SCD):    -0.884ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_7164_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.213 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.546    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          1.566    -0.884    clk_7p16
    SLICE_X36Y49         FDRE                                         r  clkdivider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.419    -0.465 f  clkdivider_reg[4]/Q
                         net (fo=4, routed)           1.093     0.628    clkdivider_reg__0__0[4]
    SLICE_X37Y49         LUT4 (Prop_lut4_I3_O)        0.299     0.927 r  state[3]_i_3/O
                         net (fo=1, routed)           0.622     1.549    state[3]_i_3_n_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I4_O)        0.124     1.673 r  state[3]_i_1__0/O
                         net (fo=12, routed)          1.119     2.792    clkenable
    SLICE_X35Y59         LUT5 (Prop_lut5_I2_O)        0.124     2.916 r  joy1[3]_i_1/O
                         net (fo=1, routed)           0.000     2.916    joy1[3]_i_1_n_0
    SLICE_X35Y59         FDRE                                         r  joy1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_7164_relojes rise edge)
                                                    139.583   139.583 r  
    N11                                               0.000   139.583 r  clk50mhz (IN)
                         net (fo=0)                   0.000   139.583    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448   141.031 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   142.193    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   134.972 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   136.559    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   136.650 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          1.432   138.081    clk_7p16
    SLICE_X35Y59         FDRE                                         r  joy1_reg[3]/C
                         clock pessimism              0.483   138.565    
                         clock uncertainty           -0.162   138.403    
    SLICE_X35Y59         FDRE (Setup_fdre_C_D)        0.029   138.432    joy1_reg[3]
  -------------------------------------------------------------------
                         required time                        138.432    
                         arrival time                          -2.916    
  -------------------------------------------------------------------
                         slack                                135.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Destination:            joy1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Path Group:             clock_7164_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_7164_relojes rise@0.000ns - clock_7164_relojes rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.226ns (51.044%)  route 0.217ns (48.956%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_7164_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          0.560    -0.561    clk_7p16
    SLICE_X36Y59         FDRE                                         r  state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.128    -0.433 r  state_reg[2]/Q
                         net (fo=11, routed)          0.217    -0.217    state_reg__1[2]
    SLICE_X35Y59         LUT5 (Prop_lut5_I1_O)        0.098    -0.119 r  joy1[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.119    joy1[3]_i_1_n_0
    SLICE_X35Y59         FDRE                                         r  joy1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_7164_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          0.827    -0.800    clk_7p16
    SLICE_X35Y59         FDRE                                         r  joy1_reg[3]/C
                         clock pessimism              0.502    -0.299    
    SLICE_X35Y59         FDRE (Hold_fdre_C_D)         0.091    -0.208    joy1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 el_multiboot/multiboot/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Destination:            el_multiboot/multiboot/ff_icap_din_reversed_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Path Group:             clock_7164_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_7164_relojes rise@0.000ns - clock_7164_relojes rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.882%)  route 0.115ns (38.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_7164_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          0.557    -0.564    el_multiboot/multiboot/CLK
    SLICE_X15Y29         FDRE                                         r  el_multiboot/multiboot/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  el_multiboot/multiboot/state_reg[0]/Q
                         net (fo=22, routed)          0.115    -0.309    el_multiboot/multiboot/state[0]
    SLICE_X14Y29         LUT6 (Prop_lut6_I1_O)        0.045    -0.264 r  el_multiboot/multiboot/ff_icap_din_reversed[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    el_multiboot/multiboot/icap_din[5]
    SLICE_X14Y29         FDRE                                         r  el_multiboot/multiboot/ff_icap_din_reversed_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_7164_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          0.825    -0.803    el_multiboot/multiboot/CLK
    SLICE_X14Y29         FDRE                                         r  el_multiboot/multiboot/ff_icap_din_reversed_reg[2]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X14Y29         FDRE (Hold_fdre_C_D)         0.120    -0.431    el_multiboot/multiboot/ff_icap_din_reversed_reg[2]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 keyb/ps2/shiftreg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Destination:            keyb/ps2/DATA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Path Group:             clock_7164_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_7164_relojes rise@0.000ns - clock_7164_relojes rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_7164_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          0.558    -0.563    keyb/ps2/CLK
    SLICE_X31Y62         FDRE                                         r  keyb/ps2/shiftreg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  keyb/ps2/shiftreg_reg[7]/Q
                         net (fo=2, routed)           0.122    -0.300    keyb/ps2/shiftreg_reg_n_0_[7]
    SLICE_X31Y61         FDRE                                         r  keyb/ps2/DATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_7164_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          0.827    -0.800    keyb/ps2/CLK
    SLICE_X31Y61         FDRE                                         r  keyb/ps2/DATA_reg[7]/C
                         clock pessimism              0.254    -0.546    
    SLICE_X31Y61         FDRE (Hold_fdre_C_D)         0.072    -0.474    keyb/ps2/DATA_reg[7]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 keyb/ps2/shiftreg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Destination:            keyb/ps2/shiftreg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Path Group:             clock_7164_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_7164_relojes rise@0.000ns - clock_7164_relojes rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.837%)  route 0.121ns (46.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_7164_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          0.558    -0.563    keyb/ps2/CLK
    SLICE_X31Y62         FDRE                                         r  keyb/ps2/shiftreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  keyb/ps2/shiftreg_reg[4]/Q
                         net (fo=2, routed)           0.121    -0.301    keyb/ps2/shiftreg_reg_n_0_[4]
    SLICE_X30Y62         FDRE                                         r  keyb/ps2/shiftreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_7164_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          0.825    -0.802    keyb/ps2/CLK
    SLICE_X30Y62         FDRE                                         r  keyb/ps2/shiftreg_reg[3]/C
                         clock pessimism              0.252    -0.550    
    SLICE_X30Y62         FDRE (Hold_fdre_C_D)         0.063    -0.487    keyb/ps2/shiftreg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 keyb/ps2/shiftreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Destination:            keyb/ps2/DATA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Path Group:             clock_7164_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_7164_relojes rise@0.000ns - clock_7164_relojes rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_7164_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          0.558    -0.563    keyb/ps2/CLK
    SLICE_X30Y62         FDRE                                         r  keyb/ps2/shiftreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.399 r  keyb/ps2/shiftreg_reg[0]/Q
                         net (fo=1, routed)           0.110    -0.289    keyb/ps2/shiftreg_reg_n_0_[0]
    SLICE_X30Y61         FDRE                                         r  keyb/ps2/DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_7164_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          0.827    -0.800    keyb/ps2/CLK
    SLICE_X30Y61         FDRE                                         r  keyb/ps2/DATA_reg[0]/C
                         clock pessimism              0.254    -0.546    
    SLICE_X30Y61         FDRE (Hold_fdre_C_D)         0.059    -0.487    keyb/ps2/DATA_reg[0]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Destination:            joy1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Path Group:             clock_7164_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_7164_relojes rise@0.000ns - clock_7164_relojes rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.667%)  route 0.366ns (66.333%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_7164_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          0.560    -0.561    clk_7p16
    SLICE_X36Y59         FDRE                                         r  state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  state_reg[3]/Q
                         net (fo=7, routed)           0.366    -0.054    state_reg__1[3]
    SLICE_X35Y58         LUT6 (Prop_lut6_I1_O)        0.045    -0.009 r  joy1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.009    joy1[0]_i_1_n_0
    SLICE_X35Y58         FDRE                                         r  joy1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_7164_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          0.827    -0.800    clk_7p16
    SLICE_X35Y58         FDRE                                         r  joy1_reg[0]/C
                         clock pessimism              0.502    -0.299    
    SLICE_X35Y58         FDRE (Hold_fdre_C_D)         0.091    -0.208    joy1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.009    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 el_multiboot/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Destination:            el_multiboot/reboot_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Path Group:             clock_7164_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_7164_relojes rise@0.000ns - clock_7164_relojes rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_7164_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          0.558    -0.563    el_multiboot/CLK
    SLICE_X34Y36         FDRE                                         r  el_multiboot/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.148    -0.415 f  el_multiboot/q_reg[2]/Q
                         net (fo=2, routed)           0.073    -0.342    el_multiboot/p_1_in
    SLICE_X34Y36         LUT4 (Prop_lut4_I0_O)        0.098    -0.244 r  el_multiboot/reboot_ff0/O
                         net (fo=1, routed)           0.000    -0.244    el_multiboot/reboot_ff0__0
    SLICE_X34Y36         FDRE                                         r  el_multiboot/reboot_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_7164_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          0.826    -0.802    el_multiboot/CLK
    SLICE_X34Y36         FDRE                                         r  el_multiboot/reboot_ff_reg/C
                         clock pessimism              0.239    -0.563    
    SLICE_X34Y36         FDRE (Hold_fdre_C_D)         0.120    -0.443    el_multiboot/reboot_ff_reg
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Destination:            joy1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Path Group:             clock_7164_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_7164_relojes rise@0.000ns - clock_7164_relojes rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.296ns (53.408%)  route 0.258ns (46.592%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_7164_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          0.560    -0.561    clk_7p16
    SLICE_X37Y59         FDRE                                         r  state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.420 f  state_reg[0]/Q
                         net (fo=9, routed)           0.130    -0.290    state_reg__1[0]
    SLICE_X36Y59         LUT3 (Prop_lut3_I0_O)        0.048    -0.242 r  joy1[5]_i_2/O
                         net (fo=2, routed)           0.128    -0.114    joy1[5]_i_2_n_0
    SLICE_X35Y59         LUT5 (Prop_lut5_I1_O)        0.107    -0.007 r  joy1[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.007    joy1[5]_i_1_n_0
    SLICE_X35Y59         FDRE                                         r  joy1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_7164_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          0.827    -0.800    clk_7p16
    SLICE_X35Y59         FDRE                                         r  joy1_reg[5]/C
                         clock pessimism              0.502    -0.299    
    SLICE_X35Y59         FDRE (Hold_fdre_C_D)         0.092    -0.207    joy1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.207    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 clkdivider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Destination:            clkdivider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Path Group:             clock_7164_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_7164_relojes rise@0.000ns - clock_7164_relojes rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.224%)  route 0.141ns (42.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.557ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_7164_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          0.564    -0.557    clk_7p16
    SLICE_X37Y49         FDRE                                         r  clkdivider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.416 r  clkdivider_reg[1]/Q
                         net (fo=7, routed)           0.141    -0.275    clkdivider_reg__0__0[1]
    SLICE_X36Y49         LUT5 (Prop_lut5_I1_O)        0.048    -0.227 r  clkdivider[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    clkdivider[4]_i_1_n_0
    SLICE_X36Y49         FDRE                                         r  clkdivider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_7164_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          0.833    -0.795    clk_7p16
    SLICE_X36Y49         FDRE                                         r  clkdivider_reg[4]/C
                         clock pessimism              0.251    -0.544    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.107    -0.437    clkdivider_reg[4]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 keyb/MRESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Destination:            keyb/MRESET_reg/D
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Path Group:             clock_7164_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_7164_relojes rise@0.000ns - clock_7164_relojes rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.324%)  route 0.117ns (38.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_7164_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          0.560    -0.561    keyb/CLK
    SLICE_X31Y59         FDRE                                         r  keyb/MRESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.420 r  keyb/MRESET_reg/Q
                         net (fo=2, routed)           0.117    -0.303    keyb/ps2/REBOOT
    SLICE_X31Y59         LUT6 (Prop_lut6_I5_O)        0.045    -0.258 r  keyb/ps2/MRESET_i_1/O
                         net (fo=1, routed)           0.000    -0.258    keyb/ps2_n_10
    SLICE_X31Y59         FDRE                                         r  keyb/MRESET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_7164_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.191 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.657    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          0.828    -0.799    keyb/CLK
    SLICE_X31Y59         FDRE                                         r  keyb/MRESET_reg/C
                         clock pessimism              0.238    -0.561    
    SLICE_X31Y59         FDRE (Hold_fdre_C_D)         0.091    -0.470    keyb/MRESET_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_7164_relojes
Waveform(ns):       { 0.000 69.792 }
Period(ns):         139.583
Sources:            { relojes/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     ICAPE2/CLK          n/a            10.000        139.583     129.583    ICAP_X0Y1        el_multiboot/multiboot/ICAP_SPARTAN6_inst/CLK
Min Period        n/a     BUFG/I              n/a            2.155         139.583     137.428    BUFGCTRL_X0Y3    relojes/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         139.583     138.334    MMCME2_ADV_X0Y0  relojes/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         139.583     138.583    SLICE_X37Y49     clkdivider_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         139.583     138.583    SLICE_X37Y49     clkdivider_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         139.583     138.583    SLICE_X37Y49     clkdivider_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         139.583     138.583    SLICE_X36Y49     clkdivider_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         139.583     138.583    SLICE_X36Y49     clkdivider_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         139.583     138.583    SLICE_X36Y49     clkdivider_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         139.583     138.583    SLICE_X37Y49     clkdivider_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       139.583     73.777     MMCME2_ADV_X0Y0  relojes/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         69.792      69.292     SLICE_X37Y49     clkdivider_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         69.792      69.292     SLICE_X37Y49     clkdivider_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         69.792      69.292     SLICE_X37Y49     clkdivider_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         69.792      69.292     SLICE_X36Y49     clkdivider_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         69.792      69.292     SLICE_X36Y49     clkdivider_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         69.792      69.292     SLICE_X36Y49     clkdivider_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         69.792      69.292     SLICE_X37Y49     clkdivider_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         69.792      69.292     SLICE_X36Y49     clkdivider_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         69.792      69.292     SLICE_X35Y58     joy1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         69.792      69.292     SLICE_X35Y57     joy1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         69.792      69.292     SLICE_X37Y49     clkdivider_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         69.792      69.292     SLICE_X37Y49     clkdivider_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         69.792      69.292     SLICE_X37Y49     clkdivider_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         69.792      69.292     SLICE_X37Y49     clkdivider_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         69.792      69.292     SLICE_X37Y49     clkdivider_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         69.792      69.292     SLICE_X37Y49     clkdivider_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         69.792      69.292     SLICE_X36Y49     clkdivider_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         69.792      69.292     SLICE_X36Y49     clkdivider_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         69.792      69.292     SLICE_X36Y49     clkdivider_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         69.792      69.292     SLICE_X36Y49     clkdivider_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clock_7164_relojes
  To Clock:  clk30_relojes

Setup :            8  Failing Endpoints,  Worst Slack       -0.590ns,  Total Violation       -4.090ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.590ns  (required time - arrival time)
  Source:                 joy1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Destination:            pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[0][d][0]/D
                            (rising edge-triggered cell FDPE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk30_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.083ns  (clk30_relojes rise@700.000ns - clock_7164_relojes rise@697.917ns)
  Data Path Delay:        2.268ns  (logic 0.580ns (25.577%)  route 1.688ns (74.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 698.498 - 700.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 697.016 - 697.917 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_7164_relojes rise edge)
                                                    697.917   697.917 r  
    N11                                               0.000   697.917 r  clk50mhz (IN)
                         net (fo=0)                   0.000   697.917    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519   699.436 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   700.669    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   693.704 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   695.370    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   695.466 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          1.550   697.016    clk_7p16
    SLICE_X35Y59         FDRE                                         r  joy1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDRE (Prop_fdre_C_Q)         0.456   697.472 f  joy1_reg[7]/Q
                         net (fo=2, routed)           1.688   699.160    keyb/joy1[7]
    SLICE_X34Y59         LUT2 (Prop_lut2_I1_O)        0.124   699.284 r  keyb/jamma_v[0][d][0]_i_1/O
                         net (fo=1, routed)           0.000   699.284    pm/pace_inst/inputs_inst/inputmapper_inst/D[0]
    SLICE_X34Y59         FDPE                                         r  pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[0][d][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                    700.000   700.000 r  
    N11                                               0.000   700.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000   700.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448   701.448 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   702.610    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   695.388 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   696.975    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   697.066 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.432   698.498    pm/pace_inst/inputs_inst/inputmapper_inst/clk30
    SLICE_X34Y59         FDPE                                         r  pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[0][d][0]/C
                         clock pessimism              0.399   698.897    
                         clock uncertainty           -0.282   698.615    
    SLICE_X34Y59         FDPE (Setup_fdpe_C_D)        0.079   698.694    pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[0][d][0]
  -------------------------------------------------------------------
                         required time                        698.694    
                         arrival time                        -699.284    
  -------------------------------------------------------------------
                         slack                                 -0.590    

Slack (VIOLATED) :        -0.519ns  (required time - arrival time)
  Source:                 joy1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Destination:            pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][5]/D
                            (rising edge-triggered cell FDPE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk30_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.083ns  (clk30_relojes rise@700.000ns - clock_7164_relojes rise@697.917ns)
  Data Path Delay:        2.197ns  (logic 0.580ns (26.399%)  route 1.617ns (73.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 698.498 - 700.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 697.016 - 697.917 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_7164_relojes rise edge)
                                                    697.917   697.917 r  
    N11                                               0.000   697.917 r  clk50mhz (IN)
                         net (fo=0)                   0.000   697.917    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519   699.436 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   700.669    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   693.704 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   695.370    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   695.466 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          1.550   697.016    clk_7p16
    SLICE_X35Y59         FDRE                                         r  joy1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDRE (Prop_fdre_C_Q)         0.456   697.472 r  joy1_reg[5]/Q
                         net (fo=2, routed)           1.617   699.089    keyb/joy1[5]
    SLICE_X34Y59         LUT2 (Prop_lut2_I0_O)        0.124   699.213 r  keyb/jamma_v[1][d][5]_i_1/O
                         net (fo=1, routed)           0.000   699.213    pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][7]_1[4]
    SLICE_X34Y59         FDPE                                         r  pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                    700.000   700.000 r  
    N11                                               0.000   700.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000   700.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448   701.448 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   702.610    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   695.388 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   696.975    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   697.066 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.432   698.498    pm/pace_inst/inputs_inst/inputmapper_inst/clk30
    SLICE_X34Y59         FDPE                                         r  pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][5]/C
                         clock pessimism              0.399   698.897    
                         clock uncertainty           -0.282   698.615    
    SLICE_X34Y59         FDPE (Setup_fdpe_C_D)        0.079   698.694    pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][5]
  -------------------------------------------------------------------
                         required time                        698.694    
                         arrival time                        -699.213    
  -------------------------------------------------------------------
                         slack                                 -0.519    

Slack (VIOLATED) :        -0.517ns  (required time - arrival time)
  Source:                 joy1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Destination:            pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][1]/D
                            (rising edge-triggered cell FDPE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk30_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.083ns  (clk30_relojes rise@700.000ns - clock_7164_relojes rise@697.917ns)
  Data Path Delay:        2.193ns  (logic 0.580ns (26.446%)  route 1.613ns (73.554%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 698.499 - 700.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 697.017 - 697.917 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_7164_relojes rise edge)
                                                    697.917   697.917 r  
    N11                                               0.000   697.917 r  clk50mhz (IN)
                         net (fo=0)                   0.000   697.917    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519   699.436 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   700.669    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   693.704 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   695.370    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   695.466 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          1.551   697.017    clk_7p16
    SLICE_X35Y57         FDRE                                         r  joy1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.456   697.473 r  joy1_reg[2]/Q
                         net (fo=2, routed)           1.613   699.086    keyb/joy1[2]
    SLICE_X34Y58         LUT2 (Prop_lut2_I0_O)        0.124   699.210 r  keyb/jamma_v[1][d][1]_i_1/O
                         net (fo=1, routed)           0.000   699.210    pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][7]_1[1]
    SLICE_X34Y58         FDPE                                         r  pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                    700.000   700.000 r  
    N11                                               0.000   700.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000   700.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448   701.448 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   702.610    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   695.388 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   696.975    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   697.066 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.433   698.499    pm/pace_inst/inputs_inst/inputmapper_inst/clk30
    SLICE_X34Y58         FDPE                                         r  pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][1]/C
                         clock pessimism              0.399   698.898    
                         clock uncertainty           -0.282   698.616    
    SLICE_X34Y58         FDPE (Setup_fdpe_C_D)        0.077   698.693    pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][1]
  -------------------------------------------------------------------
                         required time                        698.693    
                         arrival time                        -699.210    
  -------------------------------------------------------------------
                         slack                                 -0.517    

Slack (VIOLATED) :        -0.513ns  (required time - arrival time)
  Source:                 joy1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Destination:            pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][2]/D
                            (rising edge-triggered cell FDPE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk30_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.083ns  (clk30_relojes rise@700.000ns - clock_7164_relojes rise@697.917ns)
  Data Path Delay:        2.144ns  (logic 0.580ns (27.058%)  route 1.564ns (72.942%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 698.500 - 700.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 697.017 - 697.917 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_7164_relojes rise edge)
                                                    697.917   697.917 r  
    N11                                               0.000   697.917 r  clk50mhz (IN)
                         net (fo=0)                   0.000   697.917    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519   699.436 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   700.669    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   693.704 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   695.370    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   695.466 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          1.551   697.017    clk_7p16
    SLICE_X35Y57         FDRE                                         r  joy1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.456   697.473 r  joy1_reg[1]/Q
                         net (fo=2, routed)           1.564   699.037    keyb/joy1[1]
    SLICE_X32Y58         LUT2 (Prop_lut2_I0_O)        0.124   699.161 r  keyb/jamma_v[1][d][2]_i_1/O
                         net (fo=1, routed)           0.000   699.161    pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][7]_1[2]
    SLICE_X32Y58         FDPE                                         r  pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                    700.000   700.000 r  
    N11                                               0.000   700.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000   700.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448   701.448 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   702.610    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   695.388 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   696.975    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   697.066 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.434   698.500    pm/pace_inst/inputs_inst/inputmapper_inst/clk30
    SLICE_X32Y58         FDPE                                         r  pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][2]/C
                         clock pessimism              0.399   698.899    
                         clock uncertainty           -0.282   698.617    
    SLICE_X32Y58         FDPE (Setup_fdpe_C_D)        0.031   698.648    pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][2]
  -------------------------------------------------------------------
                         required time                        698.648    
                         arrival time                        -699.161    
  -------------------------------------------------------------------
                         slack                                 -0.513    

Slack (VIOLATED) :        -0.501ns  (required time - arrival time)
  Source:                 joy1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Destination:            pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[0][d][3]/D
                            (rising edge-triggered cell FDPE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk30_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.083ns  (clk30_relojes rise@700.000ns - clock_7164_relojes rise@697.917ns)
  Data Path Delay:        2.177ns  (logic 0.580ns (26.643%)  route 1.597ns (73.357%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 698.498 - 700.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 697.016 - 697.917 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_7164_relojes rise edge)
                                                    697.917   697.917 r  
    N11                                               0.000   697.917 r  clk50mhz (IN)
                         net (fo=0)                   0.000   697.917    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519   699.436 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   700.669    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   693.704 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   695.370    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   695.466 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          1.550   697.016    clk_7p16
    SLICE_X35Y59         FDRE                                         r  joy1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDRE (Prop_fdre_C_Q)         0.456   697.472 f  joy1_reg[6]/Q
                         net (fo=2, routed)           1.597   699.069    keyb/joy1[6]
    SLICE_X34Y59         LUT2 (Prop_lut2_I1_O)        0.124   699.193 r  keyb/jamma_v[0][d][3]_i_1/O
                         net (fo=1, routed)           0.000   699.193    pm/pace_inst/inputs_inst/inputmapper_inst/D[1]
    SLICE_X34Y59         FDPE                                         r  pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[0][d][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                    700.000   700.000 r  
    N11                                               0.000   700.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000   700.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448   701.448 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   702.610    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   695.388 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   696.975    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   697.066 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.432   698.498    pm/pace_inst/inputs_inst/inputmapper_inst/clk30
    SLICE_X34Y59         FDPE                                         r  pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[0][d][3]/C
                         clock pessimism              0.399   698.897    
                         clock uncertainty           -0.282   698.615    
    SLICE_X34Y59         FDPE (Setup_fdpe_C_D)        0.077   698.692    pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[0][d][3]
  -------------------------------------------------------------------
                         required time                        698.692    
                         arrival time                        -699.193    
  -------------------------------------------------------------------
                         slack                                 -0.501    

Slack (VIOLATED) :        -0.500ns  (required time - arrival time)
  Source:                 joy1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Destination:            pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][0]/D
                            (rising edge-triggered cell FDPE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk30_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.083ns  (clk30_relojes rise@700.000ns - clock_7164_relojes rise@697.917ns)
  Data Path Delay:        2.180ns  (logic 0.580ns (26.606%)  route 1.600ns (73.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.502ns = ( 698.498 - 700.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 697.016 - 697.917 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_7164_relojes rise edge)
                                                    697.917   697.917 r  
    N11                                               0.000   697.917 r  clk50mhz (IN)
                         net (fo=0)                   0.000   697.917    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519   699.436 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   700.669    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   693.704 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   695.370    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   695.466 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          1.550   697.016    clk_7p16
    SLICE_X35Y59         FDRE                                         r  joy1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDRE (Prop_fdre_C_Q)         0.456   697.472 r  joy1_reg[3]/Q
                         net (fo=2, routed)           1.600   699.072    keyb/joy1[3]
    SLICE_X34Y59         LUT2 (Prop_lut2_I0_O)        0.124   699.196 r  keyb/jamma_v[1][d][0]_i_1/O
                         net (fo=1, routed)           0.000   699.196    pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][7]_1[0]
    SLICE_X34Y59         FDPE                                         r  pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                    700.000   700.000 r  
    N11                                               0.000   700.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000   700.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448   701.448 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   702.610    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   695.388 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   696.975    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   697.066 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.432   698.498    pm/pace_inst/inputs_inst/inputmapper_inst/clk30
    SLICE_X34Y59         FDPE                                         r  pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][0]/C
                         clock pessimism              0.399   698.897    
                         clock uncertainty           -0.282   698.615    
    SLICE_X34Y59         FDPE (Setup_fdpe_C_D)        0.081   698.696    pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][0]
  -------------------------------------------------------------------
                         required time                        698.696    
                         arrival time                        -699.196    
  -------------------------------------------------------------------
                         slack                                 -0.500    

Slack (VIOLATED) :        -0.476ns  (required time - arrival time)
  Source:                 keyb/scanSW_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Destination:            pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][7]/D
                            (rising edge-triggered cell FDPE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk30_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.083ns  (clk30_relojes rise@700.000ns - clock_7164_relojes rise@697.917ns)
  Data Path Delay:        2.105ns  (logic 0.580ns (27.555%)  route 1.525ns (72.445%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 698.500 - 700.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 697.017 - 697.917 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_7164_relojes rise edge)
                                                    697.917   697.917 r  
    N11                                               0.000   697.917 r  clk50mhz (IN)
                         net (fo=0)                   0.000   697.917    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519   699.436 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   700.669    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   693.704 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   695.370    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   695.466 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          1.551   697.017    keyb/CLK
    SLICE_X33Y60         FDRE                                         r  keyb/scanSW_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.456   697.473 f  keyb/scanSW_reg[4]/Q
                         net (fo=2, routed)           1.525   698.998    keyb/scanSW[4]
    SLICE_X32Y58         LUT2 (Prop_lut2_I1_O)        0.124   699.122 r  keyb/jamma_v[1][d][7]_i_1/O
                         net (fo=1, routed)           0.000   699.122    pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][7]_1[5]
    SLICE_X32Y58         FDPE                                         r  pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                    700.000   700.000 r  
    N11                                               0.000   700.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000   700.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448   701.448 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   702.610    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   695.388 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   696.975    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   697.066 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.434   698.500    pm/pace_inst/inputs_inst/inputmapper_inst/clk30
    SLICE_X32Y58         FDPE                                         r  pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][7]/C
                         clock pessimism              0.399   698.899    
                         clock uncertainty           -0.282   698.617    
    SLICE_X32Y58         FDPE (Setup_fdpe_C_D)        0.029   698.646    pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][7]
  -------------------------------------------------------------------
                         required time                        698.646    
                         arrival time                        -699.122    
  -------------------------------------------------------------------
                         slack                                 -0.476    

Slack (VIOLATED) :        -0.472ns  (required time - arrival time)
  Source:                 joy1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Destination:            pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][3]/D
                            (rising edge-triggered cell FDPE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk30_relojes
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.083ns  (clk30_relojes rise@700.000ns - clock_7164_relojes rise@697.917ns)
  Data Path Delay:        2.101ns  (logic 0.580ns (27.604%)  route 1.521ns (72.396%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.500ns = ( 698.500 - 700.000 ) 
    Source Clock Delay      (SCD):    -0.899ns = ( 697.017 - 697.917 ) 
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_7164_relojes rise edge)
                                                    697.917   697.917 r  
    N11                                               0.000   697.917 r  clk50mhz (IN)
                         net (fo=0)                   0.000   697.917    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519   699.436 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233   700.669    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965   693.704 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666   695.370    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   695.466 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          1.551   697.017    clk_7p16
    SLICE_X35Y58         FDRE                                         r  joy1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.456   697.473 r  joy1_reg[0]/Q
                         net (fo=2, routed)           1.521   698.994    keyb/joy1[0]
    SLICE_X35Y56         LUT2 (Prop_lut2_I0_O)        0.124   699.118 r  keyb/jamma_v[1][d][3]_i_1/O
                         net (fo=1, routed)           0.000   699.118    pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][7]_1[3]
    SLICE_X35Y56         FDPE                                         r  pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                    700.000   700.000 r  
    N11                                               0.000   700.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000   700.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448   701.448 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   702.610    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221   695.388 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587   696.975    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   697.066 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.434   698.500    pm/pace_inst/inputs_inst/inputmapper_inst/clk30
    SLICE_X35Y56         FDPE                                         r  pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][3]/C
                         clock pessimism              0.399   698.899    
                         clock uncertainty           -0.282   698.617    
    SLICE_X35Y56         FDPE (Setup_fdpe_C_D)        0.029   698.646    pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][3]
  -------------------------------------------------------------------
                         required time                        698.646    
                         arrival time                        -699.118    
  -------------------------------------------------------------------
                         slack                                 -0.472    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 joy1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Destination:            pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][1]/D
                            (rising edge-triggered cell FDPE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk30_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_relojes rise@0.000ns - clock_7164_relojes rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.186ns (23.659%)  route 0.600ns (76.341%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_7164_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          0.559    -0.562    clk_7p16
    SLICE_X35Y57         FDRE                                         r  joy1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  joy1_reg[2]/Q
                         net (fo=2, routed)           0.600     0.179    keyb/joy1[2]
    SLICE_X34Y58         LUT2 (Prop_lut2_I0_O)        0.045     0.224 r  keyb/jamma_v[1][d][1]_i_1/O
                         net (fo=1, routed)           0.000     0.224    pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][7]_1[1]
    SLICE_X34Y58         FDPE                                         r  pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.827    -0.800    pm/pace_inst/inputs_inst/inputmapper_inst/clk30
    SLICE_X34Y58         FDPE                                         r  pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][1]/C
                         clock pessimism              0.555    -0.246    
                         clock uncertainty            0.282     0.036    
    SLICE_X34Y58         FDPE (Hold_fdpe_C_D)         0.120     0.156    pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][1]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.224    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 keyb/scanSW_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Destination:            pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[0][d][0]/D
                            (rising edge-triggered cell FDPE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk30_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_relojes rise@0.000ns - clock_7164_relojes rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.186ns (23.564%)  route 0.603ns (76.436%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_7164_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          0.558    -0.563    keyb/CLK
    SLICE_X35Y60         FDRE                                         r  keyb/scanSW_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  keyb/scanSW_reg[11]/Q
                         net (fo=2, routed)           0.603     0.181    keyb/scanSW[11]
    SLICE_X34Y59         LUT2 (Prop_lut2_I0_O)        0.045     0.226 r  keyb/jamma_v[0][d][0]_i_1/O
                         net (fo=1, routed)           0.000     0.226    pm/pace_inst/inputs_inst/inputmapper_inst/D[0]
    SLICE_X34Y59         FDPE                                         r  pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[0][d][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.827    -0.800    pm/pace_inst/inputs_inst/inputmapper_inst/clk30
    SLICE_X34Y59         FDPE                                         r  pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[0][d][0]/C
                         clock pessimism              0.555    -0.246    
                         clock uncertainty            0.282     0.036    
    SLICE_X34Y59         FDPE (Hold_fdpe_C_D)         0.121     0.157    pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[0][d][0]
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           0.226    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 keyb/scanSW_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Destination:            pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][7]/D
                            (rising edge-triggered cell FDPE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk30_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_relojes rise@0.000ns - clock_7164_relojes rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.478%)  route 0.574ns (75.522%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_7164_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          0.559    -0.562    keyb/CLK
    SLICE_X33Y60         FDRE                                         r  keyb/scanSW_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  keyb/scanSW_reg[4]/Q
                         net (fo=2, routed)           0.574     0.152    keyb/scanSW[4]
    SLICE_X32Y58         LUT2 (Prop_lut2_I1_O)        0.045     0.197 r  keyb/jamma_v[1][d][7]_i_1/O
                         net (fo=1, routed)           0.000     0.197    pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][7]_1[5]
    SLICE_X32Y58         FDPE                                         r  pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.828    -0.799    pm/pace_inst/inputs_inst/inputmapper_inst/clk30
    SLICE_X32Y58         FDPE                                         r  pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][7]/C
                         clock pessimism              0.555    -0.245    
                         clock uncertainty            0.282     0.037    
    SLICE_X32Y58         FDPE (Hold_fdpe_C_D)         0.091     0.128    pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][7]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 joy1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Destination:            pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][3]/D
                            (rising edge-triggered cell FDPE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk30_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_relojes rise@0.000ns - clock_7164_relojes rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.470%)  route 0.574ns (75.530%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_7164_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          0.559    -0.562    clk_7p16
    SLICE_X35Y58         FDRE                                         r  joy1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  joy1_reg[0]/Q
                         net (fo=2, routed)           0.574     0.153    keyb/joy1[0]
    SLICE_X35Y56         LUT2 (Prop_lut2_I0_O)        0.045     0.198 r  keyb/jamma_v[1][d][3]_i_1/O
                         net (fo=1, routed)           0.000     0.198    pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][7]_1[3]
    SLICE_X35Y56         FDPE                                         r  pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.828    -0.799    pm/pace_inst/inputs_inst/inputmapper_inst/clk30
    SLICE_X35Y56         FDPE                                         r  pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][3]/C
                         clock pessimism              0.555    -0.245    
                         clock uncertainty            0.282     0.037    
    SLICE_X35Y56         FDPE (Hold_fdpe_C_D)         0.091     0.128    pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][3]
  -------------------------------------------------------------------
                         required time                         -0.128    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 keyb/scanSW_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Destination:            pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][0]/D
                            (rising edge-triggered cell FDPE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk30_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_relojes rise@0.000ns - clock_7164_relojes rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.186ns (23.559%)  route 0.604ns (76.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_7164_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          0.559    -0.562    keyb/CLK
    SLICE_X33Y60         FDRE                                         r  keyb/scanSW_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  keyb/scanSW_reg[3]/Q
                         net (fo=2, routed)           0.604     0.182    keyb/scanSW[3]
    SLICE_X34Y59         LUT2 (Prop_lut2_I1_O)        0.045     0.227 r  keyb/jamma_v[1][d][0]_i_1/O
                         net (fo=1, routed)           0.000     0.227    pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][7]_1[0]
    SLICE_X34Y59         FDPE                                         r  pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.827    -0.800    pm/pace_inst/inputs_inst/inputmapper_inst/clk30
    SLICE_X34Y59         FDPE                                         r  pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][0]/C
                         clock pessimism              0.555    -0.246    
                         clock uncertainty            0.282     0.036    
    SLICE_X34Y59         FDPE (Hold_fdpe_C_D)         0.121     0.157    pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][0]
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           0.227    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 keyb/scanSW_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Destination:            pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][2]/D
                            (rising edge-triggered cell FDPE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk30_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_relojes rise@0.000ns - clock_7164_relojes rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.186ns (24.378%)  route 0.577ns (75.622%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_7164_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          0.559    -0.562    keyb/CLK
    SLICE_X33Y60         FDRE                                         r  keyb/scanSW_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  keyb/scanSW_reg[1]/Q
                         net (fo=2, routed)           0.577     0.156    keyb/scanSW[1]
    SLICE_X32Y58         LUT2 (Prop_lut2_I1_O)        0.045     0.201 r  keyb/jamma_v[1][d][2]_i_1/O
                         net (fo=1, routed)           0.000     0.201    pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][7]_1[2]
    SLICE_X32Y58         FDPE                                         r  pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.828    -0.799    pm/pace_inst/inputs_inst/inputmapper_inst/clk30
    SLICE_X32Y58         FDPE                                         r  pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][2]/C
                         clock pessimism              0.555    -0.245    
                         clock uncertainty            0.282     0.037    
    SLICE_X32Y58         FDPE (Hold_fdpe_C_D)         0.092     0.129    pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][2]
  -------------------------------------------------------------------
                         required time                         -0.129    
                         arrival time                           0.201    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 joy1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Destination:            pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[0][d][3]/D
                            (rising edge-triggered cell FDPE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk30_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_relojes rise@0.000ns - clock_7164_relojes rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.186ns (23.456%)  route 0.607ns (76.544%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_7164_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          0.559    -0.562    clk_7p16
    SLICE_X35Y59         FDRE                                         r  joy1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.421 f  joy1_reg[6]/Q
                         net (fo=2, routed)           0.607     0.186    keyb/joy1[6]
    SLICE_X34Y59         LUT2 (Prop_lut2_I1_O)        0.045     0.231 r  keyb/jamma_v[0][d][3]_i_1/O
                         net (fo=1, routed)           0.000     0.231    pm/pace_inst/inputs_inst/inputmapper_inst/D[1]
    SLICE_X34Y59         FDPE                                         r  pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[0][d][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.827    -0.800    pm/pace_inst/inputs_inst/inputmapper_inst/clk30
    SLICE_X34Y59         FDPE                                         r  pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[0][d][3]/C
                         clock pessimism              0.555    -0.246    
                         clock uncertainty            0.282     0.036    
    SLICE_X34Y59         FDPE (Hold_fdpe_C_D)         0.120     0.156    pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[0][d][3]
  -------------------------------------------------------------------
                         required time                         -0.156    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 joy1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock_7164_relojes  {rise@0.000ns fall@69.792ns period=139.583ns})
  Destination:            pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][5]/D
                            (rising edge-triggered cell FDPE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             clk30_relojes
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_relojes rise@0.000ns - clock_7164_relojes rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.186ns (23.365%)  route 0.610ns (76.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.282ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.316ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_7164_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.636 r  relojes/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.147    relojes/inst/clock_7164_relojes
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  relojes/inst/clkout1_buf/O
                         net (fo=97, routed)          0.559    -0.562    clk_7p16
    SLICE_X35Y59         FDRE                                         r  joy1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  joy1_reg[5]/Q
                         net (fo=2, routed)           0.610     0.189    keyb/joy1[5]
    SLICE_X34Y59         LUT2 (Prop_lut2_I0_O)        0.045     0.234 r  keyb/jamma_v[1][d][5]_i_1/O
                         net (fo=1, routed)           0.000     0.234    pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][7]_1[4]
    SLICE_X34Y59         FDPE                                         r  pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.827    -0.800    pm/pace_inst/inputs_inst/inputmapper_inst/clk30
    SLICE_X34Y59         FDPE                                         r  pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][5]/C
                         clock pessimism              0.555    -0.246    
                         clock uncertainty            0.282     0.036    
    SLICE_X34Y59         FDPE (Hold_fdpe_C_D)         0.121     0.157    pm/pace_inst/inputs_inst/inputmapper_inst/jamma_v_reg[1][d][5]
  -------------------------------------------------------------------
                         required time                         -0.157    
                         arrival time                           0.234    
  -------------------------------------------------------------------
                         slack                                  0.077    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk30_relojes
  To Clock:  clk30_relojes

Setup :            0  Failing Endpoints,  Worst Slack       27.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.567ns  (required time - arrival time)
  Source:                 pm/init_reg/C
                            (rising edge-triggered cell FDRE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            pm/GEN_RESETS[0].rst_r_reg[2]/PRE
                            (recovery check against rising-edge clock clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk30_relojes rise@33.333ns - clk30_relojes rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 0.456ns (8.932%)  route 4.649ns (91.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 31.845 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.213 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.546    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.623    -0.827    pm/clk30
    SLICE_X61Y59         FDRE                                         r  pm/init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  pm/init_reg/Q
                         net (fo=276, routed)         4.649     4.278    pm/init
    SLICE_X35Y49         FDPE                                         f  pm/GEN_RESETS[0].rst_r_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                     33.333    33.333 r  
    N11                                               0.000    33.333 r  clk50mhz (IN)
                         net (fo=0)                   0.000    33.333    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448    34.781 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.943    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    28.722 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    30.309    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.400 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.445    31.845    pm/clk30
    SLICE_X35Y49         FDPE                                         r  pm/GEN_RESETS[0].rst_r_reg[2]/C
                         clock pessimism              0.483    32.328    
                         clock uncertainty           -0.124    32.204    
    SLICE_X35Y49         FDPE (Recov_fdpe_C_PRE)     -0.359    31.845    pm/GEN_RESETS[0].rst_r_reg[2]
  -------------------------------------------------------------------
                         required time                         31.845    
                         arrival time                          -4.278    
  -------------------------------------------------------------------
                         slack                                 27.567    

Slack (MET) :             27.567ns  (required time - arrival time)
  Source:                 pm/init_reg/C
                            (rising edge-triggered cell FDRE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            pm/GEN_RESETS[0].rst_r_reg[2]_rep__1/PRE
                            (recovery check against rising-edge clock clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk30_relojes rise@33.333ns - clk30_relojes rise@0.000ns)
  Data Path Delay:        5.105ns  (logic 0.456ns (8.932%)  route 4.649ns (91.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 31.845 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.213 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.546    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.623    -0.827    pm/clk30
    SLICE_X61Y59         FDRE                                         r  pm/init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  pm/init_reg/Q
                         net (fo=276, routed)         4.649     4.278    pm/init
    SLICE_X35Y49         FDPE                                         f  pm/GEN_RESETS[0].rst_r_reg[2]_rep__1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                     33.333    33.333 r  
    N11                                               0.000    33.333 r  clk50mhz (IN)
                         net (fo=0)                   0.000    33.333    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448    34.781 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.943    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    28.722 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    30.309    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.400 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.445    31.845    pm/clk30
    SLICE_X35Y49         FDPE                                         r  pm/GEN_RESETS[0].rst_r_reg[2]_rep__1/C
                         clock pessimism              0.483    32.328    
                         clock uncertainty           -0.124    32.204    
    SLICE_X35Y49         FDPE (Recov_fdpe_C_PRE)     -0.359    31.845    pm/GEN_RESETS[0].rst_r_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         31.845    
                         arrival time                          -4.278    
  -------------------------------------------------------------------
                         slack                                 27.567    

Slack (MET) :             28.335ns  (required time - arrival time)
  Source:                 pm/init_reg/C
                            (rising edge-triggered cell FDRE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            pm/GEN_RESETS[0].rst_r_reg[0]/PRE
                            (recovery check against rising-edge clock clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk30_relojes rise@33.333ns - clk30_relojes rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.456ns (10.350%)  route 3.950ns (89.650%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 31.835 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.213 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.546    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.623    -0.827    pm/clk30
    SLICE_X61Y59         FDRE                                         r  pm/init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  pm/init_reg/Q
                         net (fo=276, routed)         3.950     3.578    pm/init
    SLICE_X39Y50         FDPE                                         f  pm/GEN_RESETS[0].rst_r_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                     33.333    33.333 r  
    N11                                               0.000    33.333 r  clk50mhz (IN)
                         net (fo=0)                   0.000    33.333    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448    34.781 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.943    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    28.722 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    30.309    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.400 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.436    31.835    pm/clk30
    SLICE_X39Y50         FDPE                                         r  pm/GEN_RESETS[0].rst_r_reg[0]/C
                         clock pessimism              0.561    32.397    
                         clock uncertainty           -0.124    32.273    
    SLICE_X39Y50         FDPE (Recov_fdpe_C_PRE)     -0.359    31.914    pm/GEN_RESETS[0].rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         31.914    
                         arrival time                          -3.578    
  -------------------------------------------------------------------
                         slack                                 28.335    

Slack (MET) :             28.335ns  (required time - arrival time)
  Source:                 pm/init_reg/C
                            (rising edge-triggered cell FDRE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            pm/GEN_RESETS[0].rst_r_reg[1]/PRE
                            (recovery check against rising-edge clock clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk30_relojes rise@33.333ns - clk30_relojes rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.456ns (10.350%)  route 3.950ns (89.650%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 31.835 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.213 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.546    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.623    -0.827    pm/clk30
    SLICE_X61Y59         FDRE                                         r  pm/init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  pm/init_reg/Q
                         net (fo=276, routed)         3.950     3.578    pm/init
    SLICE_X39Y50         FDPE                                         f  pm/GEN_RESETS[0].rst_r_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                     33.333    33.333 r  
    N11                                               0.000    33.333 r  clk50mhz (IN)
                         net (fo=0)                   0.000    33.333    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448    34.781 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.943    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    28.722 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    30.309    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.400 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.436    31.835    pm/clk30
    SLICE_X39Y50         FDPE                                         r  pm/GEN_RESETS[0].rst_r_reg[1]/C
                         clock pessimism              0.561    32.397    
                         clock uncertainty           -0.124    32.273    
    SLICE_X39Y50         FDPE (Recov_fdpe_C_PRE)     -0.359    31.914    pm/GEN_RESETS[0].rst_r_reg[1]
  -------------------------------------------------------------------
                         required time                         31.914    
                         arrival time                          -3.578    
  -------------------------------------------------------------------
                         slack                                 28.335    

Slack (MET) :             28.335ns  (required time - arrival time)
  Source:                 pm/init_reg/C
                            (rising edge-triggered cell FDRE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            pm/GEN_RESETS[0].rst_r_reg[2]_rep/PRE
                            (recovery check against rising-edge clock clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk30_relojes rise@33.333ns - clk30_relojes rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.456ns (10.350%)  route 3.950ns (89.650%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 31.835 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.213 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.546    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.623    -0.827    pm/clk30
    SLICE_X61Y59         FDRE                                         r  pm/init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  pm/init_reg/Q
                         net (fo=276, routed)         3.950     3.578    pm/init
    SLICE_X39Y50         FDPE                                         f  pm/GEN_RESETS[0].rst_r_reg[2]_rep/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                     33.333    33.333 r  
    N11                                               0.000    33.333 r  clk50mhz (IN)
                         net (fo=0)                   0.000    33.333    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448    34.781 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.943    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    28.722 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    30.309    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.400 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.436    31.835    pm/clk30
    SLICE_X39Y50         FDPE                                         r  pm/GEN_RESETS[0].rst_r_reg[2]_rep/C
                         clock pessimism              0.561    32.397    
                         clock uncertainty           -0.124    32.273    
    SLICE_X39Y50         FDPE (Recov_fdpe_C_PRE)     -0.359    31.914    pm/GEN_RESETS[0].rst_r_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         31.914    
                         arrival time                          -3.578    
  -------------------------------------------------------------------
                         slack                                 28.335    

Slack (MET) :             28.335ns  (required time - arrival time)
  Source:                 pm/init_reg/C
                            (rising edge-triggered cell FDRE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            pm/GEN_RESETS[0].rst_r_reg[2]_rep__0/PRE
                            (recovery check against rising-edge clock clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk30_relojes rise@33.333ns - clk30_relojes rise@0.000ns)
  Data Path Delay:        4.406ns  (logic 0.456ns (10.350%)  route 3.950ns (89.650%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 31.835 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.213 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.546    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.623    -0.827    pm/clk30
    SLICE_X61Y59         FDRE                                         r  pm/init_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y59         FDRE (Prop_fdre_C_Q)         0.456    -0.371 f  pm/init_reg/Q
                         net (fo=276, routed)         3.950     3.578    pm/init
    SLICE_X39Y50         FDPE                                         f  pm/GEN_RESETS[0].rst_r_reg[2]_rep__0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                     33.333    33.333 r  
    N11                                               0.000    33.333 r  clk50mhz (IN)
                         net (fo=0)                   0.000    33.333    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448    34.781 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.943    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    28.722 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    30.309    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.400 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.436    31.835    pm/clk30
    SLICE_X39Y50         FDPE                                         r  pm/GEN_RESETS[0].rst_r_reg[2]_rep__0/C
                         clock pessimism              0.561    32.397    
                         clock uncertainty           -0.124    32.273    
    SLICE_X39Y50         FDPE (Recov_fdpe_C_PRE)     -0.359    31.914    pm/GEN_RESETS[0].rst_r_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         31.914    
                         arrival time                          -3.578    
  -------------------------------------------------------------------
                         slack                                 28.335    

Slack (MET) :             28.565ns  (required time - arrival time)
  Source:                 pm/GEN_RESETS[0].rst_r_reg[2]_rep__0/C
                            (rising edge-triggered cell FDPE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/ALU_Op_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk30_relojes rise@33.333ns - clk30_relojes rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 0.456ns (10.670%)  route 3.818ns (89.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 31.909 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.213 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.546    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.554    -0.896    pm/clk30
    SLICE_X39Y50         FDPE                                         r  pm/GEN_RESETS[0].rst_r_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDPE (Prop_fdpe_C_Q)         0.456    -0.440 f  pm/GEN_RESETS[0].rst_r_reg[2]_rep__0/Q
                         net (fo=91, routed)          3.818     3.377    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/A_reg[6]_1
    SLICE_X63Y50         FDCE                                         f  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/ALU_Op_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                     33.333    33.333 r  
    N11                                               0.000    33.333 r  clk50mhz (IN)
                         net (fo=0)                   0.000    33.333    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448    34.781 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.943    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    28.722 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    30.309    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.400 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.510    31.909    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/clk30
    SLICE_X63Y50         FDCE                                         r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/ALU_Op_r_reg[1]/C
                         clock pessimism              0.561    32.471    
                         clock uncertainty           -0.124    32.347    
    SLICE_X63Y50         FDCE (Recov_fdce_C_CLR)     -0.405    31.942    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/ALU_Op_r_reg[1]
  -------------------------------------------------------------------
                         required time                         31.942    
                         arrival time                          -3.377    
  -------------------------------------------------------------------
                         slack                                 28.565    

Slack (MET) :             28.640ns  (required time - arrival time)
  Source:                 pm/GEN_RESETS[0].rst_r_reg[2]_rep__0/C
                            (rising edge-triggered cell FDPE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Save_ALU_r_reg/CLR
                            (recovery check against rising-edge clock clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk30_relojes rise@33.333ns - clk30_relojes rise@0.000ns)
  Data Path Delay:        4.130ns  (logic 0.456ns (11.040%)  route 3.674ns (88.960%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 31.920 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.213 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.546    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.554    -0.896    pm/clk30
    SLICE_X39Y50         FDPE                                         r  pm/GEN_RESETS[0].rst_r_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDPE (Prop_fdpe_C_Q)         0.456    -0.440 f  pm/GEN_RESETS[0].rst_r_reg[2]_rep__0/Q
                         net (fo=91, routed)          3.674     3.234    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/A_reg[6]_1
    SLICE_X63Y48         FDCE                                         f  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Save_ALU_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                     33.333    33.333 r  
    N11                                               0.000    33.333 r  clk50mhz (IN)
                         net (fo=0)                   0.000    33.333    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448    34.781 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.943    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    28.722 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    30.309    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.400 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.520    31.920    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/clk30
    SLICE_X63Y48         FDCE                                         r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Save_ALU_r_reg/C
                         clock pessimism              0.483    32.403    
                         clock uncertainty           -0.124    32.279    
    SLICE_X63Y48         FDCE (Recov_fdce_C_CLR)     -0.405    31.874    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/Save_ALU_r_reg
  -------------------------------------------------------------------
                         required time                         31.874    
                         arrival time                          -3.234    
  -------------------------------------------------------------------
                         slack                                 28.640    

Slack (MET) :             28.981ns  (required time - arrival time)
  Source:                 pm/GEN_RESETS[0].rst_r_reg[2]_rep__0/C
                            (rising edge-triggered cell FDPE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/ALU_Op_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk30_relojes rise@33.333ns - clk30_relojes rise@0.000ns)
  Data Path Delay:        3.789ns  (logic 0.456ns (12.036%)  route 3.333ns (87.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 31.919 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.213 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.546    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.554    -0.896    pm/clk30
    SLICE_X39Y50         FDPE                                         r  pm/GEN_RESETS[0].rst_r_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDPE (Prop_fdpe_C_Q)         0.456    -0.440 f  pm/GEN_RESETS[0].rst_r_reg[2]_rep__0/Q
                         net (fo=91, routed)          3.333     2.892    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/A_reg[6]_1
    SLICE_X59Y49         FDCE                                         f  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/ALU_Op_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                     33.333    33.333 r  
    N11                                               0.000    33.333 r  clk50mhz (IN)
                         net (fo=0)                   0.000    33.333    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448    34.781 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.943    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    28.722 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    30.309    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.400 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.519    31.919    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/clk30
    SLICE_X59Y49         FDCE                                         r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/ALU_Op_r_reg[0]/C
                         clock pessimism              0.483    32.402    
                         clock uncertainty           -0.124    32.278    
    SLICE_X59Y49         FDCE (Recov_fdce_C_CLR)     -0.405    31.873    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/ALU_Op_r_reg[0]
  -------------------------------------------------------------------
                         required time                         31.873    
                         arrival time                          -2.892    
  -------------------------------------------------------------------
                         slack                                 28.981    

Slack (MET) :             28.981ns  (required time - arrival time)
  Source:                 pm/GEN_RESETS[0].rst_r_reg[2]_rep__0/C
                            (rising edge-triggered cell FDPE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/ALU_Op_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.333ns  (clk30_relojes rise@33.333ns - clk30_relojes rise@0.000ns)
  Data Path Delay:        3.789ns  (logic 0.456ns (12.036%)  route 3.333ns (87.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 31.919 - 33.333 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.238ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.752    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.965    -4.213 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.666    -2.546    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.450 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.554    -0.896    pm/clk30
    SLICE_X39Y50         FDPE                                         r  pm/GEN_RESETS[0].rst_r_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDPE (Prop_fdpe_C_Q)         0.456    -0.440 f  pm/GEN_RESETS[0].rst_r_reg[2]_rep__0/Q
                         net (fo=91, routed)          3.333     2.892    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/A_reg[6]_1
    SLICE_X59Y49         FDCE                                         f  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/ALU_Op_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                     33.333    33.333 r  
    N11                                               0.000    33.333 r  clk50mhz (IN)
                         net (fo=0)                   0.000    33.333    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         1.448    34.781 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    35.943    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.221    28.722 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.587    30.309    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    30.400 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        1.519    31.919    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/clk30
    SLICE_X59Y49         FDCE                                         r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/ALU_Op_r_reg[2]/C
                         clock pessimism              0.483    32.402    
                         clock uncertainty           -0.124    32.278    
    SLICE_X59Y49         FDCE (Recov_fdce_C_CLR)     -0.405    31.873    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/ALU_Op_r_reg[2]
  -------------------------------------------------------------------
                         required time                         31.873    
                         arrival time                          -2.892    
  -------------------------------------------------------------------
                         slack                                 28.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 pm/GEN_RESETS[0].rst_r_reg[2]_rep__1/C
                            (rising edge-triggered cell FDPE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            pm/pace_inst/platform_inst/BLK_BGCONTROL.m52_scroll_reg[1]/CLR
                            (removal check against rising-edge clock clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_relojes rise@0.000ns - clk30_relojes rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.670%)  route 0.182ns (56.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.636 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.147    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.563    -0.558    pm/clk30
    SLICE_X35Y49         FDPE                                         r  pm/GEN_RESETS[0].rst_r_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.417 f  pm/GEN_RESETS[0].rst_r_reg[2]_rep__1/Q
                         net (fo=91, routed)          0.182    -0.236    pm/pace_inst/platform_inst/AR[1]
    SLICE_X37Y48         FDCE                                         f  pm/pace_inst/platform_inst/BLK_BGCONTROL.m52_scroll_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.833    -0.795    pm/pace_inst/platform_inst/clk30
    SLICE_X37Y48         FDCE                                         r  pm/pace_inst/platform_inst/BLK_BGCONTROL.m52_scroll_reg[1]/C
                         clock pessimism              0.502    -0.293    
    SLICE_X37Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.385    pm/pace_inst/platform_inst/BLK_BGCONTROL.m52_scroll_reg[1]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 pm/GEN_RESETS[0].rst_r_reg[2]_rep__1/C
                            (rising edge-triggered cell FDPE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            pm/pace_inst/platform_inst/BLK_BGCONTROL.m52_scroll_reg[2]/CLR
                            (removal check against rising-edge clock clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_relojes rise@0.000ns - clk30_relojes rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.670%)  route 0.182ns (56.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.636 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.147    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.563    -0.558    pm/clk30
    SLICE_X35Y49         FDPE                                         r  pm/GEN_RESETS[0].rst_r_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.417 f  pm/GEN_RESETS[0].rst_r_reg[2]_rep__1/Q
                         net (fo=91, routed)          0.182    -0.236    pm/pace_inst/platform_inst/AR[1]
    SLICE_X37Y48         FDCE                                         f  pm/pace_inst/platform_inst/BLK_BGCONTROL.m52_scroll_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.833    -0.795    pm/pace_inst/platform_inst/clk30
    SLICE_X37Y48         FDCE                                         r  pm/pace_inst/platform_inst/BLK_BGCONTROL.m52_scroll_reg[2]/C
                         clock pessimism              0.502    -0.293    
    SLICE_X37Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.385    pm/pace_inst/platform_inst/BLK_BGCONTROL.m52_scroll_reg[2]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 pm/GEN_RESETS[0].rst_r_reg[2]_rep__1/C
                            (rising edge-triggered cell FDPE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            pm/pace_inst/platform_inst/BLK_BGCONTROL.m52_scroll_reg[3]/CLR
                            (removal check against rising-edge clock clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_relojes rise@0.000ns - clk30_relojes rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.670%)  route 0.182ns (56.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.636 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.147    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.563    -0.558    pm/clk30
    SLICE_X35Y49         FDPE                                         r  pm/GEN_RESETS[0].rst_r_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.417 f  pm/GEN_RESETS[0].rst_r_reg[2]_rep__1/Q
                         net (fo=91, routed)          0.182    -0.236    pm/pace_inst/platform_inst/AR[1]
    SLICE_X37Y48         FDCE                                         f  pm/pace_inst/platform_inst/BLK_BGCONTROL.m52_scroll_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.833    -0.795    pm/pace_inst/platform_inst/clk30
    SLICE_X37Y48         FDCE                                         r  pm/pace_inst/platform_inst/BLK_BGCONTROL.m52_scroll_reg[3]/C
                         clock pessimism              0.502    -0.293    
    SLICE_X37Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.385    pm/pace_inst/platform_inst/BLK_BGCONTROL.m52_scroll_reg[3]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 pm/GEN_RESETS[0].rst_r_reg[2]_rep__1/C
                            (rising edge-triggered cell FDPE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            pm/pace_inst/platform_inst/BLK_BGCONTROL.m52_scroll_reg[4]/CLR
                            (removal check against rising-edge clock clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_relojes rise@0.000ns - clk30_relojes rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.670%)  route 0.182ns (56.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.636 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.147    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.563    -0.558    pm/clk30
    SLICE_X35Y49         FDPE                                         r  pm/GEN_RESETS[0].rst_r_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.417 f  pm/GEN_RESETS[0].rst_r_reg[2]_rep__1/Q
                         net (fo=91, routed)          0.182    -0.236    pm/pace_inst/platform_inst/AR[1]
    SLICE_X37Y48         FDCE                                         f  pm/pace_inst/platform_inst/BLK_BGCONTROL.m52_scroll_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.833    -0.795    pm/pace_inst/platform_inst/clk30
    SLICE_X37Y48         FDCE                                         r  pm/pace_inst/platform_inst/BLK_BGCONTROL.m52_scroll_reg[4]/C
                         clock pessimism              0.502    -0.293    
    SLICE_X37Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.385    pm/pace_inst/platform_inst/BLK_BGCONTROL.m52_scroll_reg[4]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 pm/GEN_RESETS[0].rst_r_reg[2]_rep__1/C
                            (rising edge-triggered cell FDPE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            pm/pace_inst/platform_inst/BLK_BGCONTROL.m52_scroll_reg[5]/CLR
                            (removal check against rising-edge clock clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_relojes rise@0.000ns - clk30_relojes rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.670%)  route 0.182ns (56.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.636 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.147    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.563    -0.558    pm/clk30
    SLICE_X35Y49         FDPE                                         r  pm/GEN_RESETS[0].rst_r_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.417 f  pm/GEN_RESETS[0].rst_r_reg[2]_rep__1/Q
                         net (fo=91, routed)          0.182    -0.236    pm/pace_inst/platform_inst/AR[1]
    SLICE_X37Y48         FDCE                                         f  pm/pace_inst/platform_inst/BLK_BGCONTROL.m52_scroll_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.833    -0.795    pm/pace_inst/platform_inst/clk30
    SLICE_X37Y48         FDCE                                         r  pm/pace_inst/platform_inst/BLK_BGCONTROL.m52_scroll_reg[5]/C
                         clock pessimism              0.502    -0.293    
    SLICE_X37Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.385    pm/pace_inst/platform_inst/BLK_BGCONTROL.m52_scroll_reg[5]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 pm/GEN_RESETS[0].rst_r_reg[2]_rep__1/C
                            (rising edge-triggered cell FDPE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            pm/pace_inst/platform_inst/BLK_BGCONTROL.m52_scroll_reg[6]/CLR
                            (removal check against rising-edge clock clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_relojes rise@0.000ns - clk30_relojes rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.670%)  route 0.182ns (56.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.636 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.147    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.563    -0.558    pm/clk30
    SLICE_X35Y49         FDPE                                         r  pm/GEN_RESETS[0].rst_r_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.417 f  pm/GEN_RESETS[0].rst_r_reg[2]_rep__1/Q
                         net (fo=91, routed)          0.182    -0.236    pm/pace_inst/platform_inst/AR[1]
    SLICE_X37Y48         FDCE                                         f  pm/pace_inst/platform_inst/BLK_BGCONTROL.m52_scroll_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.833    -0.795    pm/pace_inst/platform_inst/clk30
    SLICE_X37Y48         FDCE                                         r  pm/pace_inst/platform_inst/BLK_BGCONTROL.m52_scroll_reg[6]/C
                         clock pessimism              0.502    -0.293    
    SLICE_X37Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.385    pm/pace_inst/platform_inst/BLK_BGCONTROL.m52_scroll_reg[6]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 pm/GEN_RESETS[0].rst_r_reg[2]_rep__1/C
                            (rising edge-triggered cell FDPE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            pm/pace_inst/platform_inst/BLK_BGCONTROL.m52_scroll_reg[7]/CLR
                            (removal check against rising-edge clock clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_relojes rise@0.000ns - clk30_relojes rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.670%)  route 0.182ns (56.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.636 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.147    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.563    -0.558    pm/clk30
    SLICE_X35Y49         FDPE                                         r  pm/GEN_RESETS[0].rst_r_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.417 f  pm/GEN_RESETS[0].rst_r_reg[2]_rep__1/Q
                         net (fo=91, routed)          0.182    -0.236    pm/pace_inst/platform_inst/AR[1]
    SLICE_X37Y48         FDCE                                         f  pm/pace_inst/platform_inst/BLK_BGCONTROL.m52_scroll_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.833    -0.795    pm/pace_inst/platform_inst/clk30
    SLICE_X37Y48         FDCE                                         r  pm/pace_inst/platform_inst/BLK_BGCONTROL.m52_scroll_reg[7]/C
                         clock pessimism              0.502    -0.293    
    SLICE_X37Y48         FDCE (Remov_fdce_C_CLR)     -0.092    -0.385    pm/pace_inst/platform_inst/BLK_BGCONTROL.m52_scroll_reg[7]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 pm/GEN_RESETS[0].rst_r_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            pm/pace_inst/platform_inst/BLK_BGCONTROL.m52_bg2xpos_reg[0]/CLR
                            (removal check against rising-edge clock clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_relojes rise@0.000ns - clk30_relojes rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.305%)  route 0.324ns (69.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.636 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.147    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.563    -0.558    pm/clk30
    SLICE_X35Y49         FDPE                                         r  pm/GEN_RESETS[0].rst_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.417 f  pm/GEN_RESETS[0].rst_r_reg[2]/Q
                         net (fo=18, routed)          0.324    -0.093    pm/pace_inst/platform_inst/AR[0]
    SLICE_X13Y50         FDCE                                         f  pm/pace_inst/platform_inst/BLK_BGCONTROL.m52_bg2xpos_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.834    -0.793    pm/pace_inst/platform_inst/clk30
    SLICE_X13Y50         FDCE                                         r  pm/pace_inst/platform_inst/BLK_BGCONTROL.m52_bg2xpos_reg[0]/C
                         clock pessimism              0.507    -0.287    
    SLICE_X13Y50         FDCE (Remov_fdce_C_CLR)     -0.092    -0.379    pm/pace_inst/platform_inst/BLK_BGCONTROL.m52_bg2xpos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 pm/GEN_RESETS[0].rst_r_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/DO_reg[3]_rep/CLR
                            (removal check against rising-edge clock clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_relojes rise@0.000ns - clk30_relojes rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.802%)  route 0.332ns (70.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.636 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.147    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.563    -0.558    pm/clk30
    SLICE_X35Y49         FDPE                                         r  pm/GEN_RESETS[0].rst_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.417 f  pm/GEN_RESETS[0].rst_r_reg[2]/Q
                         net (fo=18, routed)          0.332    -0.085    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/AR[0]
    SLICE_X45Y47         FDCE                                         f  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/DO_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.835    -0.793    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/clk30
    SLICE_X45Y47         FDCE                                         r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/DO_reg[3]_rep/C
                         clock pessimism              0.502    -0.291    
    SLICE_X45Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.383    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/DO_reg[3]_rep
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 pm/GEN_RESETS[0].rst_r_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/DO_reg[3]_rep__0/CLR
                            (removal check against rising-edge clock clk30_relojes  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_relojes rise@0.000ns - clk30_relojes rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.802%)  route 0.332ns (70.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.727    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.636 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.147    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.121 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.563    -0.558    pm/clk30
    SLICE_X35Y49         FDPE                                         r  pm/GEN_RESETS[0].rst_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDPE (Prop_fdpe_C_Q)         0.141    -0.417 f  pm/GEN_RESETS[0].rst_r_reg[2]/Q
                         net (fo=18, routed)          0.332    -0.085    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/AR[0]
    SLICE_X45Y47         FDCE                                         f  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/DO_reg[3]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk30_relojes rise edge)
                                                      0.000     0.000 r  
    N11                                               0.000     0.000 r  clk50mhz (IN)
                         net (fo=0)                   0.000     0.000    relojes/inst/inclk0
    N11                  IBUF (Prop_ibuf_I_O)         0.475     0.475 r  relojes/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.955    relojes/inst/inclk0_relojes
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.191 r  relojes/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.657    relojes/inst/clk30_relojes
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.628 r  relojes/inst/clkout3_buf/O
                         net (fo=2294, routed)        0.835    -0.793    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/clk30
    SLICE_X45Y47         FDCE                                         r  pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/DO_reg[3]_rep__0/C
                         clock pessimism              0.502    -0.291    
    SLICE_X45Y47         FDCE (Remov_fdce_C_CLR)     -0.092    -0.383    pm/pace_inst/platform_inst/BLK_CPU.cpu_inst/Z80_uP/u0/DO_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.298    





