/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * 
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *
 * File:        allformats_e.i
 * Purpose:     Independent format descriptions.
 */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_E2EFC_TO_CFG_INFOfmt */ 
        /* format            E2EFC_TO_CFG_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_E2EFC_TO_CFG_INFOfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_E2EFC_TO_CFG_INFO_BCM56260_A0fmt */ 
        /* format            E2EFC_TO_CFG_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_E2EFC_TO_CFG_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_E2EFC_TO_CFG_INFO_BCM56260_B0fmt */ 
        /* format            E2EFC_TO_CFG_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_E2EFC_TO_CFG_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_E2EFC_TO_CFG_INFO_BCM56270_A0fmt */ 
        /* format            E2EFC_TO_CFG_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_E2EFC_TO_CFG_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_E2EFC_TO_CFG_INFO_BCM56450_A0fmt */ 
        /* format            E2EFC_TO_CFG_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_E2EFC_TO_CFG_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_E2EFC_TO_CFG_INFO_BCM56450_B0fmt */ 
        /* format            E2EFC_TO_CFG_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_E2EFC_TO_CFG_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_E2EFC_TO_CFG_INFO_BCM56450_B1fmt */ 
        /* format            E2EFC_TO_CFG_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_E2EFC_TO_CFG_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_E2EFC_TO_ENQ_INFO_BUSfmt */ 
        /* format            E2EFC_TO_ENQ_INFO_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_E2EFC_TO_ENQ_INFO_BUSfmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_E2EFC_TO_ENQ_INFO_BUS_BCM56260_A0fmt */ 
        /* format            E2EFC_TO_ENQ_INFO_BUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_E2EFC_TO_ENQ_INFO_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_E2EFC_TO_ENQ_INFO_BUS_BCM56260_B0fmt */ 
        /* format            E2EFC_TO_ENQ_INFO_BUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_E2EFC_TO_ENQ_INFO_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_E2EFC_TO_ENQ_INFO_BUS_BCM56270_A0fmt */ 
        /* format            E2EFC_TO_ENQ_INFO_BUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_E2EFC_TO_ENQ_INFO_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_E2EFC_TO_ENQ_INFO_BUS_BCM56440_A0fmt */ 
        /* format            E2EFC_TO_ENQ_INFO_BUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_E2EFC_TO_ENQ_INFO_BUS_BCM56440_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_E2EFC_TO_ENQ_INFO_BUS_BCM56440_B0fmt */ 
        /* format            E2EFC_TO_ENQ_INFO_BUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_E2EFC_TO_ENQ_INFO_BUS_BCM56440_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_E2EFC_TO_ENQ_INFO_BUS_BCM56450_A0fmt */ 
        /* format            E2EFC_TO_ENQ_INFO_BUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_E2EFC_TO_ENQ_INFO_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_E2EFC_TO_ENQ_INFO_BUS_BCM56450_B0fmt */ 
        /* format            E2EFC_TO_ENQ_INFO_BUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_E2EFC_TO_ENQ_INFO_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_E2EFC_TO_ENQ_INFO_BUS_BCM56450_B1fmt */ 
        /* format            E2EFC_TO_ENQ_INFO_BUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_E2EFC_TO_ENQ_INFO_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_E2EFC_TO_ENQ_INFO_BUS_BCM56524_B0fmt */ 
        /* format            E2EFC_TO_ENQ_INFO_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_E2EFC_TO_ENQ_INFO_BUSfmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_E2EFC_TO_ENQ_INFO_BUS_BCM56685_A0fmt */ 
        /* format            E2EFC_TO_ENQ_INFO_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_E2EFC_TO_ENQ_INFO_BUSfmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_E2EFC_TO_ENQ_INFO_BUS_BCM56685_B0fmt */ 
        /* format            E2EFC_TO_ENQ_INFO_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_E2EFC_TO_ENQ_INFO_BUSfmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_E2E_HOL_STATUS_COV_DEFSfmt */ 
        /* format            E2E_HOL_STATUS_COV_DEFSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_E2E_HOL_STATUS_COV_DEFSfmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_E2E_HOL_STATUS_COV_DEFS_BCM56560_A0fmt */ 
        /* format            E2E_HOL_STATUS_COV_DEFSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_E2E_HOL_STATUS_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_E2E_HOL_STATUS_COV_DEFS_BCM56560_B0fmt */ 
        /* format            E2E_HOL_STATUS_COV_DEFSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_E2E_HOL_STATUS_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_E2E_HOL_STATUS_COV_DEFS_BCM56670_A0fmt */ 
        /* format            E2E_HOL_STATUS_COV_DEFSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_E2E_HOL_STATUS_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_E2E_HOL_STATUS_COV_DEFS_BCM56670_B0fmt */ 
        /* format            E2E_HOL_STATUS_COV_DEFSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_E2E_HOL_STATUS_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EARB_TO_EPOST_CTRL_BUSfmt */ 
        /* format            EARB_TO_EPOST_CTRL_BUSfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_EARB_TO_EPOST_CTRL_BUSfmt_fields,
        /* bits        */ 57,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EARB_TO_EPOST_DATA_BUSfmt */ 
        /* format            EARB_TO_EPOST_DATA_BUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EARB_TO_EPOST_DATA_BUSfmt_fields,
        /* bits        */ 2048,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ECMP_DLB_ACTION_SETfmt */ 
        /* format            ECMP_DLB_ACTION_SETfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ECMP_DLB_ACTION_SETfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ECMP_RH_ACTION_SETfmt */ 
        /* format            ECMP_RH_ACTION_SETfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ECMP_DLB_ACTION_SETfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ECMP_RH_ACTION_SET_BCM56370_A0fmt */ 
        /* format            ECMP_RH_ACTION_SETfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ECMP_DLB_ACTION_SETfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ECMP_RH_ACTION_SET_BCM56770_A0fmt */ 
        /* format            ECMP_RH_ACTION_SETfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ECMP_DLB_ACTION_SETfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ECN_ACTION_SETfmt */ 
        /* format            ECN_ACTION_SETfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ECN_ACTION_SETfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_EDATABUF_ALGN_TO_BUFFER_CTRLfmt */ 
        /* format            EDATABUF_ALGN_TO_BUFFER_CTRLfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EDATABUF_ALGN_TO_BUFFER_CTRLfmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_EDATABUF_ALGN_TO_BUFFER_CTRL_BCM56260_A0fmt */ 
        /* format            EDATABUF_ALGN_TO_BUFFER_CTRLfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EDATABUF_ALGN_TO_BUFFER_CTRL_BCM56260_A0fmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_EDATABUF_ALGN_TO_BUFFER_CTRL_BCM56260_B0fmt */ 
        /* format            EDATABUF_ALGN_TO_BUFFER_CTRLfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EDATABUF_ALGN_TO_BUFFER_CTRL_BCM56260_A0fmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_EDATABUF_ALGN_TO_BUFFER_CTRL_BCM56270_A0fmt */ 
        /* format            EDATABUF_ALGN_TO_BUFFER_CTRLfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EDATABUF_ALGN_TO_BUFFER_CTRL_BCM56260_A0fmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_EDATABUF_ALGN_TO_BUFFER_CTRL_BCM56440_B0fmt */ 
        /* format            EDATABUF_ALGN_TO_BUFFER_CTRLfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EDATABUF_ALGN_TO_BUFFER_CTRLfmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_EDATABUF_ALGN_TO_BUFFER_CTRL_BCM56450_A0fmt */ 
        /* format            EDATABUF_ALGN_TO_BUFFER_CTRLfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EDATABUF_ALGN_TO_BUFFER_CTRL_BCM56450_A0fmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_EDATABUF_ALGN_TO_BUFFER_CTRL_BCM56450_B0fmt */ 
        /* format            EDATABUF_ALGN_TO_BUFFER_CTRLfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EDATABUF_ALGN_TO_BUFFER_CTRL_BCM56450_A0fmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_EDATABUF_ALGN_TO_BUFFER_CTRL_BCM56450_B1fmt */ 
        /* format            EDATABUF_ALGN_TO_BUFFER_CTRLfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EDATABUF_ALGN_TO_BUFFER_CTRL_BCM56450_A0fmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_EDATABUF_BUFFER_TO_CMPORT_CTRLfmt */ 
        /* format            EDATABUF_BUFFER_TO_CMPORT_CTRLfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EDATABUF_BUFFER_TO_CMPORT_CTRLfmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_EDATABUF_BUFFER_TO_CMPORT_CTRL_BCM56260_A0fmt */ 
        /* format            EDATABUF_BUFFER_TO_CMPORT_CTRLfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EDATABUF_BUFFER_TO_CMPORT_CTRL_BCM56260_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_EDATABUF_BUFFER_TO_CMPORT_CTRL_BCM56260_B0fmt */ 
        /* format            EDATABUF_BUFFER_TO_CMPORT_CTRLfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EDATABUF_BUFFER_TO_CMPORT_CTRL_BCM56260_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_EDATABUF_BUFFER_TO_CMPORT_CTRL_BCM56270_A0fmt */ 
        /* format            EDATABUF_BUFFER_TO_CMPORT_CTRLfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EDATABUF_BUFFER_TO_CMPORT_CTRL_BCM56260_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_EDATABUF_BUFFER_TO_CMPORT_CTRL_BCM56440_B0fmt */ 
        /* format            EDATABUF_BUFFER_TO_CMPORT_CTRLfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EDATABUF_BUFFER_TO_CMPORT_CTRLfmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_EDATABUF_BUFFER_TO_CMPORT_CTRL_BCM56450_A0fmt */ 
        /* format            EDATABUF_BUFFER_TO_CMPORT_CTRLfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EDATABUF_BUFFER_TO_CMPORT_CTRL_BCM56450_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_EDATABUF_BUFFER_TO_CMPORT_CTRL_BCM56450_B0fmt */ 
        /* format            EDATABUF_BUFFER_TO_CMPORT_CTRLfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EDATABUF_BUFFER_TO_CMPORT_CTRL_BCM56450_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_EDATABUF_BUFFER_TO_CMPORT_CTRL_BCM56450_B1fmt */ 
        /* format            EDATABUF_BUFFER_TO_CMPORT_CTRLfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EDATABUF_BUFFER_TO_CMPORT_CTRL_BCM56450_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_EDATABUF_BUFFER_TO_GPORT_CTRLfmt */ 
        /* format            EDATABUF_BUFFER_TO_GPORT_CTRLfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_EDATABUF_BUFFER_TO_GPORT_CTRLfmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_EDATABUF_BUFFER_TO_GPORT_CTRL_BCM56440_B0fmt */ 
        /* format            EDATABUF_BUFFER_TO_GPORT_CTRLfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_EDATABUF_BUFFER_TO_GPORT_CTRLfmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_EDATABUF_BUFFER_TO_XQPORT_CTRLfmt */ 
        /* format            EDATABUF_BUFFER_TO_XQPORT_CTRLfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_EDATABUF_BUFFER_TO_XQPORT_CTRLfmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_EDATABUF_BUFFER_TO_XQPORT_CTRL_BCM56260_A0fmt */ 
        /* format            EDATABUF_BUFFER_TO_XQPORT_CTRLfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_EDATABUF_BUFFER_TO_XQPORT_CTRL_BCM56260_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_EDATABUF_BUFFER_TO_XQPORT_CTRL_BCM56260_B0fmt */ 
        /* format            EDATABUF_BUFFER_TO_XQPORT_CTRLfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_EDATABUF_BUFFER_TO_XQPORT_CTRL_BCM56260_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_EDATABUF_BUFFER_TO_XQPORT_CTRL_BCM56270_A0fmt */ 
        /* format            EDATABUF_BUFFER_TO_XQPORT_CTRLfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_EDATABUF_BUFFER_TO_XQPORT_CTRL_BCM56260_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_EDATABUF_BUFFER_TO_XQPORT_CTRL_BCM56440_B0fmt */ 
        /* format            EDATABUF_BUFFER_TO_XQPORT_CTRLfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_EDATABUF_BUFFER_TO_XQPORT_CTRLfmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_EDATABUF_BUFFER_TO_XQPORT_CTRL_BCM56450_A0fmt */ 
        /* format            EDATABUF_BUFFER_TO_XQPORT_CTRLfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_EDATABUF_BUFFER_TO_XQPORT_CTRL_BCM56450_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_EDATABUF_BUFFER_TO_XQPORT_CTRL_BCM56450_B0fmt */ 
        /* format            EDATABUF_BUFFER_TO_XQPORT_CTRLfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_EDATABUF_BUFFER_TO_XQPORT_CTRL_BCM56450_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_EDATABUF_BUFFER_TO_XQPORT_CTRL_BCM56450_B1fmt */ 
        /* format            EDATABUF_BUFFER_TO_XQPORT_CTRLfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_EDATABUF_BUFFER_TO_XQPORT_CTRL_BCM56450_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EDB_TO_IDB_BYTE_COUNTfmt */ 
        /* format            EDB_TO_IDB_BYTE_COUNTfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EDB_TO_IDB_BYTE_COUNTfmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EDB_TO_IDB_DATAfmt */ 
        /* format            EDB_TO_IDB_DATAfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EDB_TO_IDB_DATAfmt_fields,
        /* bits        */ 257,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EDB_TO_MMU_CREDIT_REQfmt */ 
        /* format            EDB_TO_MMU_CREDIT_REQfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EDB_TO_MMU_CREDIT_REQfmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EDB_TO_PM_1588_PT_BUSfmt */ 
        /* format            EDB_TO_PM_1588_PT_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EDB_TO_PM_1588_PT_BUSfmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EDB_TO_PM_BYTE_COUNTfmt */ 
        /* format            EDB_TO_PM_BYTE_COUNTfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EDB_TO_PM_BYTE_COUNTfmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EDB_TO_PM_DATA_BUSfmt */ 
        /* format            EDB_TO_PM_DATA_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EDB_TO_PM_DATA_BUSfmt_fields,
        /* bits        */ 512,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EDB_TO_PM_PORT_NUMfmt */ 
        /* format            EDB_TO_PM_PORT_NUMfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EDB_TO_PM_PORT_NUMfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EDITOR_CONTROL_BLOCK_IN_BUSfmt */ 
        /* format            EDITOR_CONTROL_BLOCK_IN_BUSfmt */
        /* nFields     */ 70,
        /* *fields     */ soc_EDITOR_CONTROL_BLOCK_IN_BUSfmt_fields,
        /* bits        */ 257,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EDITOR_DROP_VECTOR_DOPfmt */ 
        /* format            EDITOR_DROP_VECTOR_DOPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EDITOR_DROP_VECTOR_DOPfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EDITOR_ENGINE_ID_ENCODING_FORMATfmt */ 
        /* format            EDITOR_ENGINE_ID_ENCODING_FORMATfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EDITOR_ENGINE_ID_ENCODING_FORMATfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EDIT_CTRL_ID_ACTION_SETfmt */ 
        /* format            EDIT_CTRL_ID_ACTION_SETfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EDIT_CTRL_ID_ACTION_SETfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EDIT_CTRL_ID_SEL_ENCODING_FORMATfmt */ 
        /* format            EDIT_CTRL_ID_SEL_ENCODING_FORMATfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EDIT_CTRL_ID_SEL_ENCODING_FORMATfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_EFPMOD_PARITY_STATUS_BUSfmt */ 
        /* format            EFPMOD_PARITY_STATUS_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EFPMOD_PARITY_STATUS_BUSfmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EFPMOD_PKT_ATTRfmt */ 
        /* format            EFPMOD_PKT_ATTRfmt */
        /* nFields     */ 32,
        /* *fields     */ soc_EFPMOD_PKT_ATTRfmt_fields,
        /* bits        */ 115,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EFPMOD_PKT_ATTR_BCM56370_A0fmt */ 
        /* format            EFPMOD_PKT_ATTRfmt */
        /* nFields     */ 33,
        /* *fields     */ soc_EFPMOD_PKT_ATTR_BCM56370_A0fmt_fields,
        /* bits        */ 116,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EFPMOD_PKT_HDRSfmt */ 
        /* format            EFPMOD_PKT_HDRSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EFPMOD_PKT_HDRSfmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EFPMOD_PKT_MOD_ACTIONSfmt */ 
        /* format            EFPMOD_PKT_MOD_ACTIONSfmt */
        /* nFields     */ 56,
        /* *fields     */ soc_EFPMOD_PKT_MOD_ACTIONSfmt_fields,
        /* bits        */ 333,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EFPMOD_PKT_MOD_ACTIONS_BCM56370_A0fmt */ 
        /* format            EFPMOD_PKT_MOD_ACTIONSfmt */
        /* nFields     */ 56,
        /* *fields     */ soc_EFPMOD_PKT_MOD_ACTIONS_BCM56370_A0fmt_fields,
        /* bits        */ 333,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EFPMOD_TO_EPOST_CTRL_BUSfmt */ 
        /* format            EFPMOD_TO_EPOST_CTRL_BUSfmt */
        /* nFields     */ 44,
        /* *fields     */ soc_EFPMOD_TO_EPOST_CTRL_BUSfmt_fields,
        /* bits        */ 572,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EFPMOD_TO_EPOST_DATA_BUSfmt */ 
        /* format            EFPMOD_TO_EPOST_DATA_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EFPMOD_TO_EPOST_DATA_BUSfmt_fields,
        /* bits        */ 2608,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_EFPPARS_PARITY_STATUS_BUSfmt */ 
        /* format            EFPPARS_PARITY_STATUS_BUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EFPPARS_PARITY_STATUS_BUSfmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EFP_CLASSID_B_SELECTOR_SLICE_FORMATfmt */ 
        /* format            EFP_CLASSID_B_SELECTOR_SLICE_FORMATfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EFP_CLASSID_B_SELECTOR_SLICE_FORMATfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_EFP_COUNTER_TABLE_COV_DEFSfmt */ 
        /* format            EFP_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EFP_COUNTER_TABLE_COV_DEFSfmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_EFP_COUNTER_TABLE_COV_DEFS_BCM53400_A0fmt */ 
        /* format            EFP_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EFP_COUNTER_TABLE_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_EFP_COUNTER_TABLE_COV_DEFS_BCM53540_A0fmt */ 
        /* format            EFP_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EFP_COUNTER_TABLE_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_EFP_COUNTER_TABLE_COV_DEFS_BCM53570_A0fmt */ 
        /* format            EFP_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EFP_COUNTER_TABLE_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_EFP_COUNTER_TABLE_COV_DEFS_BCM53570_B0fmt */ 
        /* format            EFP_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EFP_COUNTER_TABLE_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_EFP_COUNTER_TABLE_COV_DEFS_BCM56150_A0fmt */ 
        /* format            EFP_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FRAGMENT_ID_TABLE_COV_DEFS_BCM56850_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_EFP_COUNTER_TABLE_COV_DEFS_BCM56160_A0fmt */ 
        /* format            EFP_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EFP_COUNTER_TABLE_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EFP_COUNTER_TABLE_COV_DEFS_BCM56370_A0fmt */ 
        /* format            EFP_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_EFP_COUNTER_TABLE_COV_DEFS_BCM56560_A0fmt */ 
        /* format            EFP_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EFP_COUNTER_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_EFP_COUNTER_TABLE_COV_DEFS_BCM56560_B0fmt */ 
        /* format            EFP_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EFP_COUNTER_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_EFP_COUNTER_TABLE_COV_DEFS_BCM56670_A0fmt */ 
        /* format            EFP_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EFP_COUNTER_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_EFP_COUNTER_TABLE_COV_DEFS_BCM56670_B0fmt */ 
        /* format            EFP_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EFP_COUNTER_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EFP_COUNTER_TABLE_COV_DEFS_BCM56770_A0fmt */ 
        /* format            EFP_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EFP_COUNTER_TABLE_COV_DEFS_BCM56870_A0fmt */ 
        /* format            EFP_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_EFP_COUNTER_TABLE_COV_DEFS_BCM56960_A0fmt */ 
        /* format            EFP_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EFP_COUNTER_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_EFP_COUNTER_TABLE_COV_DEFS_BCM56965_A0fmt */ 
        /* format            EFP_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EFP_COUNTER_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EFP_COUNTER_TABLE_COV_DEFS_BCM56970_A0fmt */ 
        /* format            EFP_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EFP_COUNTER_TABLE_COV_DEFS_BCM56970_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EFP_COUNTER_TABLE_COV_DEFS_BCM56980_A0fmt */ 
        /* format            EFP_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EFP_COUNTER_TABLE_COV_DEFS_BCM56970_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EFP_COUNTER_TABLE_COV_DEFS_BCM56980_B0fmt */ 
        /* format            EFP_COUNTER_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EFP_COUNTER_TABLE_COV_DEFS_BCM56970_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_EFP_EVEN_METER_COV_DEFSfmt */ 
        /* format            EFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EFP_EVEN_METER_COV_DEFSfmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_EFP_EVEN_METER_COV_DEFS_BCM53400_A0fmt */ 
        /* format            EFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EFP_EVEN_METER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_EFP_EVEN_METER_COV_DEFS_BCM53540_A0fmt */ 
        /* format            EFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EFP_EVEN_METER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_EFP_EVEN_METER_COV_DEFS_BCM53570_A0fmt */ 
        /* format            EFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EFP_EVEN_METER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_EFP_EVEN_METER_COV_DEFS_BCM53570_B0fmt */ 
        /* format            EFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EFP_EVEN_METER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_EFP_EVEN_METER_COV_DEFS_BCM56150_A0fmt */ 
        /* format            EFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EFP_EVEN_METER_COV_DEFS_BCM56150_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_EFP_EVEN_METER_COV_DEFS_BCM56160_A0fmt */ 
        /* format            EFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EFP_EVEN_METER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EFP_EVEN_METER_COV_DEFS_BCM56370_A0fmt */ 
        /* format            EFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_EFP_EVEN_METER_COV_DEFS_BCM56560_A0fmt */ 
        /* format            EFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EFP_EVEN_METER_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_EFP_EVEN_METER_COV_DEFS_BCM56560_B0fmt */ 
        /* format            EFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EFP_EVEN_METER_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_EFP_EVEN_METER_COV_DEFS_BCM56670_A0fmt */ 
        /* format            EFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EFP_EVEN_METER_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_EFP_EVEN_METER_COV_DEFS_BCM56670_B0fmt */ 
        /* format            EFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EFP_EVEN_METER_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EFP_EVEN_METER_COV_DEFS_BCM56770_A0fmt */ 
        /* format            EFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EFP_EVEN_METER_COV_DEFS_BCM56870_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_EFP_EVEN_METER_COV_DEFS_BCM56850_A0fmt */ 
        /* format            EFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EFP_EVEN_METER_COV_DEFS_BCM56850_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_EFP_EVEN_METER_COV_DEFS_BCM56860_A0fmt */ 
        /* format            EFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EFP_EVEN_METER_COV_DEFS_BCM56860_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EFP_EVEN_METER_COV_DEFS_BCM56870_A0fmt */ 
        /* format            EFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EFP_EVEN_METER_COV_DEFS_BCM56870_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_EFP_EVEN_METER_COV_DEFS_BCM56960_A0fmt */ 
        /* format            EFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_EFP_EVEN_METER_COV_DEFS_BCM56965_A0fmt */ 
        /* format            EFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EFP_EVEN_METER_COV_DEFS_BCM56970_A0fmt */ 
        /* format            EFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EFP_EVEN_METER_COV_DEFS_BCM56980_A0fmt */ 
        /* format            EFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EFP_EVEN_METER_COV_DEFS_BCM56980_B0fmt */ 
        /* format            EFP_EVEN_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_EFP_KEY1fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 21,
        /* *fields     */ soc_EFP_KEY1fmt_fields,
        /* bits        */ 184,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_EFP_KEY2fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 14,
        /* *fields     */ soc_EFP_KEY2fmt_fields,
        /* bits        */ 184,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_EFP_KEY3fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EFP_KEY3fmt_fields,
        /* bits        */ 184,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_EFP_KEY4fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_EFP_KEY4fmt_fields,
        /* bits        */ 184,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_EFP_KEY5fmt */ 
        /* format            EFP_KEY5fmt */
        /* nFields     */ 31,
        /* *fields     */ soc_EFP_KEY5fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EFP_KEY6fmt */ 
        /* format            EFP_KEY6fmt */
        /* nFields     */ 17,
        /* *fields     */ soc_EFP_KEY6fmt_fields,
        /* bits        */ 240,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EFP_KEY7fmt */ 
        /* format            EFP_KEY7fmt */
        /* nFields     */ 18,
        /* *fields     */ soc_EFP_KEY7fmt_fields,
        /* bits        */ 240,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EFP_KEY8fmt */ 
        /* format            EFP_KEY8fmt */
        /* nFields     */ 27,
        /* *fields     */ soc_EFP_KEY8fmt_fields,
        /* bits        */ 240,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM53400_A0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 28,
        /* *fields     */ soc_EFP_KEY1_BCM53400_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM53540_A0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 28,
        /* *fields     */ soc_EFP_KEY1_BCM53400_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM53570_A0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 29,
        /* *fields     */ soc_EFP_KEY1_BCM53570_A0fmt_fields,
        /* bits        */ 217,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM53570_B0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 30,
        /* *fields     */ soc_EFP_KEY1_BCM53570_B0fmt_fields,
        /* bits        */ 217,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM56142_A0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 27,
        /* *fields     */ soc_EFP_KEY1_BCM56624_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM56150_A0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 27,
        /* *fields     */ soc_EFP_KEY1_BCM56150_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM56160_A0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 28,
        /* *fields     */ soc_EFP_KEY1_BCM53400_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM56260_A0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 37,
        /* *fields     */ soc_EFP_KEY1_BCM56260_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM56260_B0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 37,
        /* *fields     */ soc_EFP_KEY1_BCM56260_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM56270_A0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 37,
        /* *fields     */ soc_EFP_KEY1_BCM56260_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM56334_A0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 27,
        /* *fields     */ soc_EFP_KEY1_BCM56624_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM56334_B0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 27,
        /* *fields     */ soc_EFP_KEY1_BCM56624_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM56340_A0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 35,
        /* *fields     */ soc_EFP_KEY1_BCM56640_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM56370_A0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 39,
        /* *fields     */ soc_EFP_KEY1_BCM56870_A0fmt_fields,
        /* bits        */ 272,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM56440_A0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 31,
        /* *fields     */ soc_EFP_KEY1_BCM56440_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM56440_B0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 31,
        /* *fields     */ soc_EFP_KEY1_BCM56440_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM56450_A0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 35,
        /* *fields     */ soc_EFP_KEY1_BCM56450_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM56450_B0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 35,
        /* *fields     */ soc_EFP_KEY1_BCM56450_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM56450_B1fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 35,
        /* *fields     */ soc_EFP_KEY1_BCM56450_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM56524_A0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 29,
        /* *fields     */ soc_EFP_KEY1_BCM56634_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM56524_B0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 29,
        /* *fields     */ soc_EFP_KEY1_BCM56634_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM56560_A0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 35,
        /* *fields     */ soc_EFP_KEY1_BCM56560_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM56560_B0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 35,
        /* *fields     */ soc_EFP_KEY1_BCM56560_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM56624_A0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 27,
        /* *fields     */ soc_EFP_KEY1_BCM56624_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM56624_B0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 27,
        /* *fields     */ soc_EFP_KEY1_BCM56624_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM56634_A0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 29,
        /* *fields     */ soc_EFP_KEY1_BCM56634_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM56634_B0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 29,
        /* *fields     */ soc_EFP_KEY1_BCM56634_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM56640_A0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 35,
        /* *fields     */ soc_EFP_KEY1_BCM56640_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM56670_A0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 36,
        /* *fields     */ soc_EFP_KEY1_BCM56670_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM56670_B0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 36,
        /* *fields     */ soc_EFP_KEY1_BCM56670_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM56680_A0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 27,
        /* *fields     */ soc_EFP_KEY1_BCM56624_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM56680_B0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 27,
        /* *fields     */ soc_EFP_KEY1_BCM56624_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM56685_A0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 29,
        /* *fields     */ soc_EFP_KEY1_BCM56634_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM56685_B0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 29,
        /* *fields     */ soc_EFP_KEY1_BCM56634_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM56725_A0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 27,
        /* *fields     */ soc_EFP_KEY1_BCM56820_A0fmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM56770_A0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 39,
        /* *fields     */ soc_EFP_KEY1_BCM56870_A0fmt_fields,
        /* bits        */ 272,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM56820_A0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 27,
        /* *fields     */ soc_EFP_KEY1_BCM56820_A0fmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM56840_A0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 29,
        /* *fields     */ soc_EFP_KEY1_BCM56840_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM56840_B0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 29,
        /* *fields     */ soc_EFP_KEY1_BCM56840_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM56850_A0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 33,
        /* *fields     */ soc_EFP_KEY1_BCM56850_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM56860_A0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 37,
        /* *fields     */ soc_EFP_KEY1_BCM56860_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM56870_A0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 39,
        /* *fields     */ soc_EFP_KEY1_BCM56870_A0fmt_fields,
        /* bits        */ 272,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM56960_A0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 36,
        /* *fields     */ soc_EFP_KEY1_BCM56960_A0fmt_fields,
        /* bits        */ 240,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM56965_A0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 36,
        /* *fields     */ soc_EFP_KEY1_BCM56960_A0fmt_fields,
        /* bits        */ 240,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM56970_A0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 36,
        /* *fields     */ soc_EFP_KEY1_BCM56960_A0fmt_fields,
        /* bits        */ 240,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM56980_A0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 33,
        /* *fields     */ soc_EFP_KEY1_BCM56980_A0fmt_fields,
        /* bits        */ 240,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EFP_KEY1_BCM56980_B0fmt */ 
        /* format            EFP_KEY1fmt */
        /* nFields     */ 33,
        /* *fields     */ soc_EFP_KEY1_BCM56980_A0fmt_fields,
        /* bits        */ 240,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM53400_A0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 23,
        /* *fields     */ soc_EFP_KEY2_BCM53400_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM53540_A0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 23,
        /* *fields     */ soc_EFP_KEY2_BCM53400_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM53570_A0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 24,
        /* *fields     */ soc_EFP_KEY2_BCM53570_A0fmt_fields,
        /* bits        */ 217,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM53570_B0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 25,
        /* *fields     */ soc_EFP_KEY2_BCM53570_B0fmt_fields,
        /* bits        */ 217,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM56142_A0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 22,
        /* *fields     */ soc_EFP_KEY2_BCM56624_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM56150_A0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 22,
        /* *fields     */ soc_EFP_KEY2_BCM56150_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM56160_A0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 23,
        /* *fields     */ soc_EFP_KEY2_BCM53400_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM56260_A0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 28,
        /* *fields     */ soc_EFP_KEY2_BCM56260_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM56260_B0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 28,
        /* *fields     */ soc_EFP_KEY2_BCM56260_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM56270_A0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 28,
        /* *fields     */ soc_EFP_KEY2_BCM56260_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM56334_A0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 22,
        /* *fields     */ soc_EFP_KEY2_BCM56624_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM56334_B0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 22,
        /* *fields     */ soc_EFP_KEY2_BCM56624_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM56340_A0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 27,
        /* *fields     */ soc_EFP_KEY2_BCM56640_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM56370_A0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 31,
        /* *fields     */ soc_EFP_KEY2_BCM56870_A0fmt_fields,
        /* bits        */ 272,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM56440_A0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 22,
        /* *fields     */ soc_EFP_KEY2_BCM56440_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM56440_B0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 22,
        /* *fields     */ soc_EFP_KEY2_BCM56440_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM56450_A0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 27,
        /* *fields     */ soc_EFP_KEY2_BCM56450_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM56450_B0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 27,
        /* *fields     */ soc_EFP_KEY2_BCM56450_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM56450_B1fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 27,
        /* *fields     */ soc_EFP_KEY2_BCM56450_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM56524_A0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 20,
        /* *fields     */ soc_EFP_KEY2_BCM56634_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM56524_B0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 20,
        /* *fields     */ soc_EFP_KEY2_BCM56634_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM56560_A0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 27,
        /* *fields     */ soc_EFP_KEY2_BCM56560_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM56560_B0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 27,
        /* *fields     */ soc_EFP_KEY2_BCM56560_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM56624_A0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 22,
        /* *fields     */ soc_EFP_KEY2_BCM56624_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM56624_B0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 22,
        /* *fields     */ soc_EFP_KEY2_BCM56624_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM56634_A0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 20,
        /* *fields     */ soc_EFP_KEY2_BCM56634_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM56634_B0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 20,
        /* *fields     */ soc_EFP_KEY2_BCM56634_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM56640_A0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 27,
        /* *fields     */ soc_EFP_KEY2_BCM56640_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM56670_A0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 27,
        /* *fields     */ soc_EFP_KEY2_BCM56670_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM56670_B0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 27,
        /* *fields     */ soc_EFP_KEY2_BCM56670_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM56680_A0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 22,
        /* *fields     */ soc_EFP_KEY2_BCM56624_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM56680_B0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 22,
        /* *fields     */ soc_EFP_KEY2_BCM56624_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM56685_A0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 20,
        /* *fields     */ soc_EFP_KEY2_BCM56634_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM56685_B0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 20,
        /* *fields     */ soc_EFP_KEY2_BCM56634_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM56725_A0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 22,
        /* *fields     */ soc_EFP_KEY2_BCM56820_A0fmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM56770_A0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 31,
        /* *fields     */ soc_EFP_KEY2_BCM56870_A0fmt_fields,
        /* bits        */ 272,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM56820_A0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 22,
        /* *fields     */ soc_EFP_KEY2_BCM56820_A0fmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM56840_A0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 20,
        /* *fields     */ soc_EFP_KEY2_BCM56840_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM56840_B0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 20,
        /* *fields     */ soc_EFP_KEY2_BCM56840_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM56850_A0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 25,
        /* *fields     */ soc_EFP_KEY2_BCM56850_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM56860_A0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 27,
        /* *fields     */ soc_EFP_KEY2_BCM56860_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM56870_A0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 31,
        /* *fields     */ soc_EFP_KEY2_BCM56870_A0fmt_fields,
        /* bits        */ 272,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM56960_A0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 28,
        /* *fields     */ soc_EFP_KEY2_BCM56960_A0fmt_fields,
        /* bits        */ 240,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM56965_A0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 28,
        /* *fields     */ soc_EFP_KEY2_BCM56960_A0fmt_fields,
        /* bits        */ 240,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM56970_A0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 28,
        /* *fields     */ soc_EFP_KEY2_BCM56960_A0fmt_fields,
        /* bits        */ 240,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM56980_A0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 25,
        /* *fields     */ soc_EFP_KEY2_BCM56980_A0fmt_fields,
        /* bits        */ 240,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EFP_KEY2_BCM56980_B0fmt */ 
        /* format            EFP_KEY2fmt */
        /* nFields     */ 25,
        /* *fields     */ soc_EFP_KEY2_BCM56980_A0fmt_fields,
        /* bits        */ 240,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM53400_A0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 14,
        /* *fields     */ soc_EFP_KEY3_BCM53400_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM53540_A0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 14,
        /* *fields     */ soc_EFP_KEY3_BCM53400_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM53570_A0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_EFP_KEY3_BCM53570_A0fmt_fields,
        /* bits        */ 217,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM53570_B0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 17,
        /* *fields     */ soc_EFP_KEY3_BCM53570_B0fmt_fields,
        /* bits        */ 217,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM56142_A0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EFP_KEY3_BCM56624_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM56150_A0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EFP_KEY3_BCM56150_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM56160_A0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 14,
        /* *fields     */ soc_EFP_KEY3_BCM53400_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM56260_A0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 19,
        /* *fields     */ soc_EFP_KEY3_BCM56260_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM56260_B0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 19,
        /* *fields     */ soc_EFP_KEY3_BCM56260_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM56270_A0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 19,
        /* *fields     */ soc_EFP_KEY3_BCM56260_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM56334_A0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EFP_KEY3_BCM56624_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM56334_B0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EFP_KEY3_BCM56624_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM56340_A0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 19,
        /* *fields     */ soc_EFP_KEY3_BCM56640_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM56370_A0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 22,
        /* *fields     */ soc_EFP_KEY3_BCM56870_A0fmt_fields,
        /* bits        */ 272,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM56440_A0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_EFP_KEY3_BCM56440_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM56440_B0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_EFP_KEY3_BCM56440_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM56450_A0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 19,
        /* *fields     */ soc_EFP_KEY3_BCM56640_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM56450_B0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 19,
        /* *fields     */ soc_EFP_KEY3_BCM56640_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM56450_B1fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 19,
        /* *fields     */ soc_EFP_KEY3_BCM56640_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM56524_A0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_EFP_KEY3_BCM56634_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM56524_B0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_EFP_KEY3_BCM56634_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM56560_A0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 17,
        /* *fields     */ soc_EFP_KEY3_BCM56560_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM56560_B0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 17,
        /* *fields     */ soc_EFP_KEY3_BCM56560_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM56624_A0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EFP_KEY3_BCM56624_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM56624_B0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EFP_KEY3_BCM56624_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM56634_A0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_EFP_KEY3_BCM56634_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM56634_B0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_EFP_KEY3_BCM56634_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM56640_A0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 19,
        /* *fields     */ soc_EFP_KEY3_BCM56640_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM56670_A0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 18,
        /* *fields     */ soc_EFP_KEY3_BCM56670_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM56670_B0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 18,
        /* *fields     */ soc_EFP_KEY3_BCM56670_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM56680_A0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EFP_KEY3_BCM56624_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM56680_B0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EFP_KEY3_BCM56624_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM56685_A0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_EFP_KEY3_BCM56634_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM56685_B0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_EFP_KEY3_BCM56634_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM56725_A0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EFP_KEY3_BCM56820_A0fmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM56770_A0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 22,
        /* *fields     */ soc_EFP_KEY3_BCM56870_A0fmt_fields,
        /* bits        */ 272,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM56820_A0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EFP_KEY3_BCM56820_A0fmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM56840_A0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_EFP_KEY3_BCM56634_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM56840_B0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 15,
        /* *fields     */ soc_EFP_KEY3_BCM56634_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM56850_A0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 17,
        /* *fields     */ soc_EFP_KEY3_BCM56850_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM56860_A0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 19,
        /* *fields     */ soc_EFP_KEY3_BCM56860_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM56870_A0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 22,
        /* *fields     */ soc_EFP_KEY3_BCM56870_A0fmt_fields,
        /* bits        */ 272,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM56960_A0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 20,
        /* *fields     */ soc_EFP_KEY3_BCM56960_A0fmt_fields,
        /* bits        */ 240,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM56965_A0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 20,
        /* *fields     */ soc_EFP_KEY3_BCM56960_A0fmt_fields,
        /* bits        */ 240,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM56970_A0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 20,
        /* *fields     */ soc_EFP_KEY3_BCM56960_A0fmt_fields,
        /* bits        */ 240,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM56980_A0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 20,
        /* *fields     */ soc_EFP_KEY3_BCM56980_A0fmt_fields,
        /* bits        */ 240,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EFP_KEY3_BCM56980_B0fmt */ 
        /* format            EFP_KEY3fmt */
        /* nFields     */ 20,
        /* *fields     */ soc_EFP_KEY3_BCM56980_A0fmt_fields,
        /* bits        */ 240,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM53400_A0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 27,
        /* *fields     */ soc_EFP_KEY4_BCM53400_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM53540_A0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 27,
        /* *fields     */ soc_EFP_KEY4_BCM53400_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM53570_A0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 28,
        /* *fields     */ soc_EFP_KEY4_BCM53570_A0fmt_fields,
        /* bits        */ 217,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM53570_B0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 29,
        /* *fields     */ soc_EFP_KEY4_BCM53570_B0fmt_fields,
        /* bits        */ 217,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM56142_A0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 25,
        /* *fields     */ soc_EFP_KEY4_BCM56624_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM56150_A0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 26,
        /* *fields     */ soc_EFP_KEY4_BCM56150_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM56160_A0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 27,
        /* *fields     */ soc_EFP_KEY4_BCM53400_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM56260_A0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 40,
        /* *fields     */ soc_EFP_KEY4_BCM56260_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM56260_B0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 40,
        /* *fields     */ soc_EFP_KEY4_BCM56260_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM56270_A0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 40,
        /* *fields     */ soc_EFP_KEY4_BCM56260_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM56334_A0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 25,
        /* *fields     */ soc_EFP_KEY4_BCM56624_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM56334_B0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 25,
        /* *fields     */ soc_EFP_KEY4_BCM56624_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM56340_A0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 38,
        /* *fields     */ soc_EFP_KEY4_BCM56340_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM56370_A0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 44,
        /* *fields     */ soc_EFP_KEY4_BCM56870_A0fmt_fields,
        /* bits        */ 272,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM56440_A0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 31,
        /* *fields     */ soc_EFP_KEY4_BCM56440_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM56440_B0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 31,
        /* *fields     */ soc_EFP_KEY4_BCM56440_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM56450_A0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 39,
        /* *fields     */ soc_EFP_KEY4_BCM56450_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM56450_B0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 39,
        /* *fields     */ soc_EFP_KEY4_BCM56450_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM56450_B1fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 39,
        /* *fields     */ soc_EFP_KEY4_BCM56450_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM56524_A0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 27,
        /* *fields     */ soc_EFP_KEY4_BCM56634_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM56524_B0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 27,
        /* *fields     */ soc_EFP_KEY4_BCM56634_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM56560_A0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 43,
        /* *fields     */ soc_EFP_KEY4_BCM56560_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM56560_B0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 43,
        /* *fields     */ soc_EFP_KEY4_BCM56560_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM56624_A0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 25,
        /* *fields     */ soc_EFP_KEY4_BCM56624_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM56624_B0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 25,
        /* *fields     */ soc_EFP_KEY4_BCM56624_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM56634_A0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 27,
        /* *fields     */ soc_EFP_KEY4_BCM56634_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM56634_B0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 27,
        /* *fields     */ soc_EFP_KEY4_BCM56634_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM56640_A0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 37,
        /* *fields     */ soc_EFP_KEY4_BCM56640_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM56670_A0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 43,
        /* *fields     */ soc_EFP_KEY4_BCM56670_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM56670_B0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 43,
        /* *fields     */ soc_EFP_KEY4_BCM56670_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM56680_A0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 25,
        /* *fields     */ soc_EFP_KEY4_BCM56624_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM56680_B0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 25,
        /* *fields     */ soc_EFP_KEY4_BCM56624_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM56685_A0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 27,
        /* *fields     */ soc_EFP_KEY4_BCM56634_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM56685_B0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 27,
        /* *fields     */ soc_EFP_KEY4_BCM56634_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM56725_A0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 25,
        /* *fields     */ soc_EFP_KEY4_BCM56820_A0fmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM56770_A0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 44,
        /* *fields     */ soc_EFP_KEY4_BCM56870_A0fmt_fields,
        /* bits        */ 272,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM56820_A0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 25,
        /* *fields     */ soc_EFP_KEY4_BCM56820_A0fmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM56840_A0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 29,
        /* *fields     */ soc_EFP_KEY4_BCM56840_A0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM56840_B0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 29,
        /* *fields     */ soc_EFP_KEY4_BCM56840_B0fmt_fields,
        /* bits        */ 214,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM56850_A0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 37,
        /* *fields     */ soc_EFP_KEY4_BCM56850_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM56860_A0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 43,
        /* *fields     */ soc_EFP_KEY4_BCM56860_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM56870_A0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 44,
        /* *fields     */ soc_EFP_KEY4_BCM56870_A0fmt_fields,
        /* bits        */ 272,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM56960_A0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 38,
        /* *fields     */ soc_EFP_KEY4_BCM56960_A0fmt_fields,
        /* bits        */ 240,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM56965_A0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 38,
        /* *fields     */ soc_EFP_KEY4_BCM56960_A0fmt_fields,
        /* bits        */ 240,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM56970_A0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 39,
        /* *fields     */ soc_EFP_KEY4_BCM56970_A0fmt_fields,
        /* bits        */ 240,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM56980_A0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 32,
        /* *fields     */ soc_EFP_KEY4_BCM56980_A0fmt_fields,
        /* bits        */ 240,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EFP_KEY4_BCM56980_B0fmt */ 
        /* format            EFP_KEY4fmt */
        /* nFields     */ 32,
        /* *fields     */ soc_EFP_KEY4_BCM56980_A0fmt_fields,
        /* bits        */ 240,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_EFP_KEY5_BCM53570_A0fmt */ 
        /* format            EFP_KEY5fmt */
        /* nFields     */ 34,
        /* *fields     */ soc_EFP_KEY5_BCM53570_A0fmt_fields,
        /* bits        */ 217,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_EFP_KEY5_BCM53570_B0fmt */ 
        /* format            EFP_KEY5fmt */
        /* nFields     */ 34,
        /* *fields     */ soc_EFP_KEY5_BCM53570_A0fmt_fields,
        /* bits        */ 217,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EFP_KEY5_BCM56370_A0fmt */ 
        /* format            EFP_KEY5fmt */
        /* nFields     */ 34,
        /* *fields     */ soc_EFP_KEY5_BCM56370_A0fmt_fields,
        /* bits        */ 272,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_EFP_KEY5_BCM56560_A0fmt */ 
        /* format            EFP_KEY5fmt */
        /* nFields     */ 33,
        /* *fields     */ soc_EFP_KEY5_BCM56560_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_EFP_KEY5_BCM56560_B0fmt */ 
        /* format            EFP_KEY5fmt */
        /* nFields     */ 33,
        /* *fields     */ soc_EFP_KEY5_BCM56560_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_EFP_KEY5_BCM56670_A0fmt */ 
        /* format            EFP_KEY5fmt */
        /* nFields     */ 34,
        /* *fields     */ soc_EFP_KEY5_BCM56670_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_EFP_KEY5_BCM56670_B0fmt */ 
        /* format            EFP_KEY5fmt */
        /* nFields     */ 34,
        /* *fields     */ soc_EFP_KEY5_BCM56670_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EFP_KEY5_BCM56770_A0fmt */ 
        /* format            EFP_KEY5fmt */
        /* nFields     */ 33,
        /* *fields     */ soc_EFP_KEY5_BCM56870_A0fmt_fields,
        /* bits        */ 272,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_EFP_KEY5_BCM56860_A0fmt */ 
        /* format            EFP_KEY5fmt */
        /* nFields     */ 33,
        /* *fields     */ soc_EFP_KEY5_BCM56860_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EFP_KEY5_BCM56870_A0fmt */ 
        /* format            EFP_KEY5fmt */
        /* nFields     */ 33,
        /* *fields     */ soc_EFP_KEY5_BCM56870_A0fmt_fields,
        /* bits        */ 272,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EFP_KEY6_BCM56370_A0fmt */ 
        /* format            EFP_KEY6fmt */
        /* nFields     */ 18,
        /* *fields     */ soc_EFP_KEY6_BCM56870_A0fmt_fields,
        /* bits        */ 272,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_EFP_KEY6_BCM56560_A0fmt */ 
        /* format            EFP_KEY6fmt */
        /* nFields     */ 35,
        /* *fields     */ soc_EFP_KEY6_BCM56560_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_EFP_KEY6_BCM56560_B0fmt */ 
        /* format            EFP_KEY6fmt */
        /* nFields     */ 35,
        /* *fields     */ soc_EFP_KEY6_BCM56560_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_EFP_KEY6_BCM56670_A0fmt */ 
        /* format            EFP_KEY6fmt */
        /* nFields     */ 35,
        /* *fields     */ soc_EFP_KEY6_BCM56560_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_EFP_KEY6_BCM56670_B0fmt */ 
        /* format            EFP_KEY6fmt */
        /* nFields     */ 35,
        /* *fields     */ soc_EFP_KEY6_BCM56560_A0fmt_fields,
        /* bits        */ 234,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EFP_KEY6_BCM56770_A0fmt */ 
        /* format            EFP_KEY6fmt */
        /* nFields     */ 18,
        /* *fields     */ soc_EFP_KEY6_BCM56870_A0fmt_fields,
        /* bits        */ 272,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EFP_KEY6_BCM56870_A0fmt */ 
        /* format            EFP_KEY6fmt */
        /* nFields     */ 18,
        /* *fields     */ soc_EFP_KEY6_BCM56870_A0fmt_fields,
        /* bits        */ 272,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EFP_KEY6_BCM56980_A0fmt */ 
        /* format            EFP_KEY6fmt */
        /* nFields     */ 14,
        /* *fields     */ soc_EFP_KEY6_BCM56980_A0fmt_fields,
        /* bits        */ 240,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EFP_KEY6_BCM56980_B0fmt */ 
        /* format            EFP_KEY6fmt */
        /* nFields     */ 14,
        /* *fields     */ soc_EFP_KEY6_BCM56980_A0fmt_fields,
        /* bits        */ 240,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EFP_KEY7_BCM56370_A0fmt */ 
        /* format            EFP_KEY7fmt */
        /* nFields     */ 19,
        /* *fields     */ soc_EFP_KEY7_BCM56870_A0fmt_fields,
        /* bits        */ 272,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EFP_KEY7_BCM56770_A0fmt */ 
        /* format            EFP_KEY7fmt */
        /* nFields     */ 19,
        /* *fields     */ soc_EFP_KEY7_BCM56870_A0fmt_fields,
        /* bits        */ 272,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EFP_KEY7_BCM56870_A0fmt */ 
        /* format            EFP_KEY7fmt */
        /* nFields     */ 19,
        /* *fields     */ soc_EFP_KEY7_BCM56870_A0fmt_fields,
        /* bits        */ 272,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EFP_KEY7_BCM56980_A0fmt */ 
        /* format            EFP_KEY7fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_EFP_KEY7_BCM56980_A0fmt_fields,
        /* bits        */ 240,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EFP_KEY7_BCM56980_B0fmt */ 
        /* format            EFP_KEY7fmt */
        /* nFields     */ 16,
        /* *fields     */ soc_EFP_KEY7_BCM56980_A0fmt_fields,
        /* bits        */ 240,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EFP_KEY8_BCM56370_A0fmt */ 
        /* format            EFP_KEY8fmt */
        /* nFields     */ 28,
        /* *fields     */ soc_EFP_KEY8_BCM56870_A0fmt_fields,
        /* bits        */ 272,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EFP_KEY8_BCM56770_A0fmt */ 
        /* format            EFP_KEY8fmt */
        /* nFields     */ 28,
        /* *fields     */ soc_EFP_KEY8_BCM56870_A0fmt_fields,
        /* bits        */ 272,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EFP_KEY8_BCM56870_A0fmt */ 
        /* format            EFP_KEY8fmt */
        /* nFields     */ 28,
        /* *fields     */ soc_EFP_KEY8_BCM56870_A0fmt_fields,
        /* bits        */ 272,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EFP_KEY8_BCM56980_A0fmt */ 
        /* format            EFP_KEY8fmt */
        /* nFields     */ 24,
        /* *fields     */ soc_EFP_KEY8_BCM56980_A0fmt_fields,
        /* bits        */ 240,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EFP_KEY8_BCM56980_B0fmt */ 
        /* format            EFP_KEY8fmt */
        /* nFields     */ 24,
        /* *fields     */ soc_EFP_KEY8_BCM56980_A0fmt_fields,
        /* bits        */ 240,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_EFP_ODD_METER_COV_DEFSfmt */ 
        /* format            EFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EFP_EVEN_METER_COV_DEFSfmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_EFP_ODD_METER_COV_DEFS_BCM53400_A0fmt */ 
        /* format            EFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EFP_EVEN_METER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_EFP_ODD_METER_COV_DEFS_BCM53540_A0fmt */ 
        /* format            EFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EFP_EVEN_METER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_EFP_ODD_METER_COV_DEFS_BCM53570_A0fmt */ 
        /* format            EFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EFP_EVEN_METER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_EFP_ODD_METER_COV_DEFS_BCM53570_B0fmt */ 
        /* format            EFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EFP_EVEN_METER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_EFP_ODD_METER_COV_DEFS_BCM56150_A0fmt */ 
        /* format            EFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EFP_EVEN_METER_COV_DEFS_BCM56150_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_EFP_ODD_METER_COV_DEFS_BCM56160_A0fmt */ 
        /* format            EFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EFP_EVEN_METER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_EFP_ODD_METER_COV_DEFS_BCM56340_A0fmt */ 
        /* format            EFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EFP_EVEN_METER_COV_DEFSfmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EFP_ODD_METER_COV_DEFS_BCM56370_A0fmt */ 
        /* format            EFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_EFP_ODD_METER_COV_DEFS_BCM56560_A0fmt */ 
        /* format            EFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EFP_EVEN_METER_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_EFP_ODD_METER_COV_DEFS_BCM56560_B0fmt */ 
        /* format            EFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EFP_EVEN_METER_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_EFP_ODD_METER_COV_DEFS_BCM56670_A0fmt */ 
        /* format            EFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EFP_EVEN_METER_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_EFP_ODD_METER_COV_DEFS_BCM56670_B0fmt */ 
        /* format            EFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EFP_EVEN_METER_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EFP_ODD_METER_COV_DEFS_BCM56770_A0fmt */ 
        /* format            EFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EFP_EVEN_METER_COV_DEFS_BCM56870_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_EFP_ODD_METER_COV_DEFS_BCM56850_A0fmt */ 
        /* format            EFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EFP_EVEN_METER_COV_DEFS_BCM56850_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_EFP_ODD_METER_COV_DEFS_BCM56860_A0fmt */ 
        /* format            EFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EFP_EVEN_METER_COV_DEFS_BCM56860_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EFP_ODD_METER_COV_DEFS_BCM56870_A0fmt */ 
        /* format            EFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EFP_EVEN_METER_COV_DEFS_BCM56870_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_EFP_ODD_METER_COV_DEFS_BCM56960_A0fmt */ 
        /* format            EFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_EFP_ODD_METER_COV_DEFS_BCM56965_A0fmt */ 
        /* format            EFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EFP_ODD_METER_COV_DEFS_BCM56970_A0fmt */ 
        /* format            EFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EFP_ODD_METER_COV_DEFS_BCM56980_A0fmt */ 
        /* format            EFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EFP_ODD_METER_COV_DEFS_BCM56980_B0fmt */ 
        /* format            EFP_ODD_METER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_IFP_EVEN_METER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_EFP_PARITY_STATUS_BUSfmt */ 
        /* format            EFP_PARITY_STATUS_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EFP_PARITY_STATUS_BUSfmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_EFP_REDIRECTION_BUSfmt */ 
        /* format            EFP_REDIRECTION_BUSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_EFP_REDIRECTION_BUSfmt_fields,
        /* bits        */ 48,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_EFP_REDIRECTION_BUS_BCM56260_A0fmt */ 
        /* format            EFP_REDIRECTION_BUSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_EFP_REDIRECTION_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 48,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_EFP_REDIRECTION_BUS_BCM56260_B0fmt */ 
        /* format            EFP_REDIRECTION_BUSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_EFP_REDIRECTION_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 48,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_EFP_REDIRECTION_BUS_BCM56270_A0fmt */ 
        /* format            EFP_REDIRECTION_BUSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_EFP_REDIRECTION_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 48,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_EFP_REDIRECTION_BUS_BCM56340_A0fmt */ 
        /* format            EFP_REDIRECTION_BUSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_EFP_REDIRECTION_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 48,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_EFP_REDIRECTION_BUS_BCM56450_A0fmt */ 
        /* format            EFP_REDIRECTION_BUSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_EFP_REDIRECTION_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 48,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_EFP_REDIRECTION_BUS_BCM56450_B0fmt */ 
        /* format            EFP_REDIRECTION_BUSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_EFP_REDIRECTION_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 48,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_EFP_REDIRECTION_BUS_BCM56450_B1fmt */ 
        /* format            EFP_REDIRECTION_BUSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_EFP_REDIRECTION_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 48,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_EFP_REDIRECTION_BUS_BCM56524_A0fmt */ 
        /* format            EFP_REDIRECTION_BUSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_EFP_REDIRECTION_BUSfmt_fields,
        /* bits        */ 48,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_EFP_REDIRECTION_BUS_BCM56524_B0fmt */ 
        /* format            EFP_REDIRECTION_BUSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_EFP_REDIRECTION_BUSfmt_fields,
        /* bits        */ 48,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_EFP_REDIRECTION_BUS_BCM56640_A0fmt */ 
        /* format            EFP_REDIRECTION_BUSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_EFP_REDIRECTION_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 48,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_EFP_REDIRECTION_BUS_BCM56685_A0fmt */ 
        /* format            EFP_REDIRECTION_BUSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_EFP_REDIRECTION_BUSfmt_fields,
        /* bits        */ 48,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_EFP_REDIRECTION_BUS_BCM56685_B0fmt */ 
        /* format            EFP_REDIRECTION_BUSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_EFP_REDIRECTION_BUSfmt_fields,
        /* bits        */ 48,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_EGRESS_ASSP_HEADERfmt */ 
        /* format            EGRESS_ASSP_HEADERfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_EGRESS_ASSP_HEADERfmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGRESS_COMPUTED_FIELD_BUSfmt */ 
        /* format            EGRESS_COMPUTED_FIELD_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EGRESS_COMPUTED_FIELD_BUSfmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGRESS_DOP_TOP_FORMATfmt */ 
        /* format            EGRESS_DOP_TOP_FORMATfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGRESS_DOP_TOP_FORMATfmt_fields,
        /* bits        */ 1344,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EGRESS_DOP_TOP_FORMAT_BCM56370_A0fmt */ 
        /* format            EGRESS_DOP_TOP_FORMATfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EGRESS_DOP_TOP_FORMAT_BCM56370_A0fmt_fields,
        /* bits        */ 1364,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGRESS_FIELD_BUSfmt */ 
        /* format            EGRESS_FIELD_BUSfmt */
        /* nFields     */ 28,
        /* *fields     */ soc_EGRESS_FIELD_BUSfmt_fields,
        /* bits        */ 896,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGRESS_L2_TAG_BUSfmt */ 
        /* format            EGRESS_L2_TAG_BUSfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_EGRESS_L2_TAG_BUSfmt_fields,
        /* bits        */ 160,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGRESS_OBJECT_BUSfmt */ 
        /* format            EGRESS_OBJECT_BUSfmt */
        /* nFields     */ 113,
        /* *fields     */ soc_EGRESS_OBJECT_BUSfmt_fields,
        /* bits        */ 944,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EGRESS_OBJECT_BUS_BCM56370_A0fmt */ 
        /* format            EGRESS_OBJECT_BUSfmt */
        /* nFields     */ 114,
        /* *fields     */ soc_EGRESS_OBJECT_BUS_BCM56370_A0fmt_fields,
        /* bits        */ 944,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EGRESS_OBJECT_BUS_BCM56770_A0fmt */ 
        /* format            EGRESS_OBJECT_BUSfmt */
        /* nFields     */ 114,
        /* *fields     */ soc_EGRESS_OBJECT_BUS_BCM56770_A0fmt_fields,
        /* bits        */ 944,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_ADAPT_1_FIXED_KEY_TABLE_ATTRS_INDEXfmt */ 
        /* format            EGR_ADAPT_1_FIXED_KEY_TABLE_ATTRS_INDEXfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_ADAPT_1_FIXED_KEY_TABLE_ATTRS_INDEXfmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_ADAPT_1_FLEX_KEY_GEN_IN_CONTROL_BUSfmt */ 
        /* format            EGR_ADAPT_1_FLEX_KEY_GEN_IN_CONTROL_BUSfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_EGR_ADAPT_1_FLEX_KEY_GEN_IN_CONTROL_BUSfmt_fields,
        /* bits        */ 120,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_ADAPT_1_FLEX_KEY_GEN_OUT_BUSfmt */ 
        /* format            EGR_ADAPT_1_FLEX_KEY_GEN_OUT_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_ADAPT_1_FLEX_KEY_GEN_OUT_BUSfmt_fields,
        /* bits        */ 256,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_ADAPT_1_PDD_OUT_BUSfmt */ 
        /* format            EGR_ADAPT_1_PDD_OUT_BUSfmt */
        /* nFields     */ 125,
        /* *fields     */ soc_EGR_ADAPT_1_PDD_OUT_BUSfmt_fields,
        /* bits        */ 1115,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_ADAPT_2_FLEX_KEY_GEN_IN_CONTROL_BUSfmt */ 
        /* format            EGR_ADAPT_2_FLEX_KEY_GEN_IN_CONTROL_BUSfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_EGR_ADAPT_1_FLEX_KEY_GEN_IN_CONTROL_BUSfmt_fields,
        /* bits        */ 120,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EGR_ADAPT_2_FLEX_KEY_GEN_IN_CONTROL_BUS_BCM56370_A0fmt */ 
        /* format            EGR_ADAPT_2_FLEX_KEY_GEN_IN_CONTROL_BUSfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_EGR_ADAPT_1_FLEX_KEY_GEN_IN_CONTROL_BUSfmt_fields,
        /* bits        */ 120,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EGR_ADAPT_2_FLEX_KEY_GEN_IN_CONTROL_BUS_BCM56770_A0fmt */ 
        /* format            EGR_ADAPT_2_FLEX_KEY_GEN_IN_CONTROL_BUSfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_EGR_ADAPT_1_FLEX_KEY_GEN_IN_CONTROL_BUSfmt_fields,
        /* bits        */ 120,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_ADAPT_2_FLEX_KEY_GEN_OUT_BUSfmt */ 
        /* format            EGR_ADAPT_2_FLEX_KEY_GEN_OUT_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_ADAPT_1_FLEX_KEY_GEN_OUT_BUSfmt_fields,
        /* bits        */ 256,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EGR_ADAPT_2_FLEX_KEY_GEN_OUT_BUS_BCM56370_A0fmt */ 
        /* format            EGR_ADAPT_2_FLEX_KEY_GEN_OUT_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_ADAPT_1_FLEX_KEY_GEN_OUT_BUSfmt_fields,
        /* bits        */ 256,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EGR_ADAPT_2_FLEX_KEY_GEN_OUT_BUS_BCM56770_A0fmt */ 
        /* format            EGR_ADAPT_2_FLEX_KEY_GEN_OUT_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_ADAPT_1_FLEX_KEY_GEN_OUT_BUSfmt_fields,
        /* bits        */ 256,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_ADAPT_2_PDD_OUT_BUSfmt */ 
        /* format            EGR_ADAPT_2_PDD_OUT_BUSfmt */
        /* nFields     */ 125,
        /* *fields     */ soc_EGR_ADAPT_1_PDD_OUT_BUSfmt_fields,
        /* bits        */ 1115,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EGR_ADAPT_2_PDD_OUT_BUS_BCM56370_A0fmt */ 
        /* format            EGR_ADAPT_2_PDD_OUT_BUSfmt */
        /* nFields     */ 125,
        /* *fields     */ soc_EGR_ADAPT_1_PDD_OUT_BUSfmt_fields,
        /* bits        */ 1115,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EGR_ADAPT_2_PDD_OUT_BUS_BCM56770_A0fmt */ 
        /* format            EGR_ADAPT_2_PDD_OUT_BUSfmt */
        /* nFields     */ 125,
        /* *fields     */ soc_EGR_ADAPT_1_PDD_OUT_BUSfmt_fields,
        /* bits        */ 1115,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_ADAPT_FLEX_KEY_GEN_IN_BUSfmt */ 
        /* format            EGR_ADAPT_FLEX_KEY_GEN_IN_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EGR_ADAPT_FLEX_KEY_GEN_IN_BUSfmt_fields,
        /* bits        */ 1936,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_ADAPT_KEYGEN_OBJECT_BUSfmt */ 
        /* format            EGR_ADAPT_KEYGEN_OBJECT_BUSfmt */
        /* nFields     */ 112,
        /* *fields     */ soc_EGR_ADAPT_KEYGEN_OBJECT_BUSfmt_fields,
        /* bits        */ 864,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EGR_ADAPT_KEYGEN_OBJECT_BUS_BCM56370_A0fmt */ 
        /* format            EGR_ADAPT_KEYGEN_OBJECT_BUSfmt */
        /* nFields     */ 113,
        /* *fields     */ soc_EGR_ADAPT_KEYGEN_OBJECT_BUS_BCM56370_A0fmt_fields,
        /* bits        */ 864,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EGR_ADAPT_KEYGEN_OBJECT_BUS_BCM56770_A0fmt */ 
        /* format            EGR_ADAPT_KEYGEN_OBJECT_BUSfmt */
        /* nFields     */ 113,
        /* *fields     */ soc_EGR_ADAPT_KEYGEN_OBJECT_BUS_BCM56770_A0fmt_fields,
        /* bits        */ 864,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_ADAPT_ZONE_L2_TAGS_STATUSfmt */ 
        /* format            EGR_ADAPT_ZONE_L2_TAGS_STATUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EGR_ADAPT_ZONE_L2_TAGS_STATUSfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_ADAPT_ZONE_L2_TAGS_VALUESfmt */ 
        /* format            EGR_ADAPT_ZONE_L2_TAGS_VALUESfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EGR_ADAPT_ZONE_L2_TAGS_VALUESfmt_fields,
        /* bits        */ 80,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_DELETE_CONTROL_INDEXfmt */ 
        /* format            EGR_DELETE_CONTROL_INDEXfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_DELETE_CONTROL_INDEXfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_DROP_STATUS_VECTORfmt */ 
        /* format            EGR_DROP_STATUS_VECTORfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_DROP_STATUS_VECTORfmt_fields,
        /* bits        */ 55,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EGR_DVP_ATTRIBUTE_EARLY_PDD_OUT_BUSfmt */ 
        /* format            EGR_DVP_ATTRIBUTE_EARLY_PDD_OUT_BUSfmt */
        /* nFields     */ 85,
        /* *fields     */ soc_EGR_DVP_ATTRIBUTE_EARLY_PDD_OUT_BUSfmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_DVP_ATTRIBUTE_PDD_OUT_BUSfmt */ 
        /* format            EGR_DVP_ATTRIBUTE_PDD_OUT_BUSfmt */
        /* nFields     */ 156,
        /* *fields     */ soc_EGR_DVP_ATTRIBUTE_PDD_OUT_BUSfmt_fields,
        /* bits        */ 1632,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_EGR_EDB_PRE_BUSfmt */ 
        /* format            EGR_EDB_PRE_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EGR_EDB_PRE_BUSfmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_EGR_EDB_PRE_BUS_BCM56260_A0fmt */ 
        /* format            EGR_EDB_PRE_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_EDB_PRE_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_EGR_EDB_PRE_BUS_BCM56260_B0fmt */ 
        /* format            EGR_EDB_PRE_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_EDB_PRE_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_EGR_EDB_PRE_BUS_BCM56270_A0fmt */ 
        /* format            EGR_EDB_PRE_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_EDB_PRE_BUS_BCM56270_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_EGR_EFPMOD_MCPE_CNTXT_BUFFERfmt */ 
        /* format            EGR_EFPMOD_MCPE_CNTXT_BUFFERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_EFPMOD_MCPE_CNTXT_BUFFERfmt_fields,
        /* bits        */ 84,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_EGR_EFPMOD_MCPE_EDIT_REQfmt */ 
        /* format            EGR_EFPMOD_MCPE_EDIT_REQfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EGR_EFPMOD_MCPE_EDIT_REQfmt_fields,
        /* bits        */ 90,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_EGR_EFPMOD_MCPE_IN_BUSfmt */ 
        /* format            EGR_EFPMOD_MCPE_IN_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EGR_EFPMOD_MCPE_IN_BUSfmt_fields,
        /* bits        */ 187,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_EL3_MPLS_LABEL_SRC_FORMATfmt */ 
        /* format            EGR_EL3_MPLS_LABEL_SRC_FORMATfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EGR_EL3_MPLS_LABEL_SRC_FORMATfmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_EL3_TBL_IDfmt */ 
        /* format            EGR_EL3_TBL_IDfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EGR_EL3_TBL_IDfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EGR_EPMOD_EMOP_BUFFERfmt */ 
        /* format            EGR_EPMOD_EMOP_BUFFERfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EGR_EPMOD_EMOP_BUFFERfmt_fields,
        /* bits        */ 45,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_EVLAN_DEST_ATTRfmt */ 
        /* format            EGR_EVLAN_DEST_ATTRfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_EGR_EVLAN_DEST_ATTRfmt_fields,
        /* bits        */ 77,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_EVLAN_FCOE_ATTRfmt */ 
        /* format            EGR_EVLAN_FCOE_ATTRfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_EGR_EVLAN_FCOE_ATTRfmt_fields,
        /* bits        */ 57,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_EVLAN_FWD_DOMAIN_ATTRfmt */ 
        /* format            EGR_EVLAN_FWD_DOMAIN_ATTRfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EGR_EVLAN_FWD_DOMAIN_ATTRfmt_fields,
        /* bits        */ 246,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_EVLAN_QOS_ATTRfmt */ 
        /* format            EGR_EVLAN_QOS_ATTRfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_EVLAN_QOS_ATTRfmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_EVLAN_SRC_ATTRfmt */ 
        /* format            EGR_EVLAN_SRC_ATTRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_EVLAN_SRC_ATTRfmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_EVLAN_STAGE_ATTRfmt */ 
        /* format            EGR_EVLAN_STAGE_ATTRfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_EVLAN_STAGE_ATTRfmt_fields,
        /* bits        */ 2556,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_EVLAN_TBL_IDfmt */ 
        /* format            EGR_EVLAN_TBL_IDfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EGR_EL3_TBL_IDfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EGR_EVLAN_TBL_ID_BCM56370_A0fmt */ 
        /* format            EGR_EVLAN_TBL_IDfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EGR_EL3_TBL_IDfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EGR_EVLAN_TBL_ID_BCM56770_A0fmt */ 
        /* format            EGR_EVLAN_TBL_IDfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EGR_EL3_TBL_IDfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFSfmt */ 
        /* format            EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFSfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56560_A0fmt */ 
        /* format            EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56560_B0fmt */ 
        /* format            EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56670_A0fmt */ 
        /* format            EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56670_B0fmt */ 
        /* format            EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt */ 
        /* format            EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56965_A0fmt */ 
        /* format            EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_FCOE_FRAMES_COUNTER_COV_DEFSfmt */ 
        /* format            EGR_FCOE_FRAMES_COUNTER_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EGR_FCOE_FRAMES_COUNTER_COV_DEFS_BCM56370_A0fmt */ 
        /* format            EGR_FCOE_FRAMES_COUNTER_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EGR_FCOE_FRAMES_COUNTER_COV_DEFS_BCM56770_A0fmt */ 
        /* format            EGR_FCOE_FRAMES_COUNTER_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_EGR_FCOE_INVALID_CRC_FRAMES_TABLE_COV_DEFSfmt */ 
        /* format            EGR_FCOE_INVALID_CRC_FRAMES_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFSfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_EGR_FCOE_INVALID_CRC_FRAMES_TABLE_COV_DEFS_BCM56560_A0fmt */ 
        /* format            EGR_FCOE_INVALID_CRC_FRAMES_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_EGR_FCOE_INVALID_CRC_FRAMES_TABLE_COV_DEFS_BCM56560_B0fmt */ 
        /* format            EGR_FCOE_INVALID_CRC_FRAMES_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_EGR_FCOE_INVALID_CRC_FRAMES_TABLE_COV_DEFS_BCM56670_A0fmt */ 
        /* format            EGR_FCOE_INVALID_CRC_FRAMES_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_EGR_FCOE_INVALID_CRC_FRAMES_TABLE_COV_DEFS_BCM56670_B0fmt */ 
        /* format            EGR_FCOE_INVALID_CRC_FRAMES_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_EGR_FCOE_INVALID_CRC_FRAMES_TABLE_COV_DEFS_BCM56860_A0fmt */ 
        /* format            EGR_FCOE_INVALID_CRC_FRAMES_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFSfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_EGR_FCOE_INVALID_CRC_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt */ 
        /* format            EGR_FCOE_INVALID_CRC_FRAMES_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_EGR_FCOE_INVALID_CRC_FRAMES_TABLE_COV_DEFS_BCM56965_A0fmt */ 
        /* format            EGR_FCOE_INVALID_CRC_FRAMES_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_FIELD_EXTRACTION_PROFILE_CONTROL_IDXfmt */ 
        /* format            EGR_FIELD_EXTRACTION_PROFILE_CONTROL_IDXfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FIELD_EXTRACTION_PROFILE_CONTROL_IDXfmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CONTAINER_UPDATE_PROFILE_INDEXfmt */ 
        /* format            EGR_FLEX_CONTAINER_UPDATE_PROFILE_INDEXfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CONTAINER_UPDATE_PROFILE_INDEXfmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_ACTION_SETfmt */ 
        /* format            EGR_FLEX_CTR_ACTION_SETfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EGR_FLEX_CTR_ACTION_SETfmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_ACTION_SET_BCM56370_A0fmt */ 
        /* format            EGR_FLEX_CTR_ACTION_SETfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EGR_FLEX_CTR_ACTION_SET_BCM56370_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_ADDR_DEFINEfmt */ 
        /* format            EGR_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINEfmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_ADDR_DEFINE_BCM56260_A0fmt */ 
        /* format            EGR_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56960_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_ADDR_DEFINE_BCM56260_B0fmt */ 
        /* format            EGR_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56960_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_ADDR_DEFINE_BCM56270_A0fmt */ 
        /* format            EGR_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56960_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_ADDR_DEFINE_BCM56340_A0fmt */ 
        /* format            EGR_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56640_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_ADDR_DEFINE_BCM56370_A0fmt */ 
        /* format            EGR_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56970_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_ADDR_DEFINE_BCM56450_A0fmt */ 
        /* format            EGR_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56640_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_ADDR_DEFINE_BCM56450_B0fmt */ 
        /* format            EGR_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56640_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_ADDR_DEFINE_BCM56450_B1fmt */ 
        /* format            EGR_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56640_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_ADDR_DEFINE_BCM56560_A0fmt */ 
        /* format            EGR_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56960_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_ADDR_DEFINE_BCM56560_B0fmt */ 
        /* format            EGR_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56960_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_ADDR_DEFINE_BCM56640_A0fmt */ 
        /* format            EGR_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56640_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_ADDR_DEFINE_BCM56670_A0fmt */ 
        /* format            EGR_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56960_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_ADDR_DEFINE_BCM56670_B0fmt */ 
        /* format            EGR_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56960_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_ADDR_DEFINE_BCM56770_A0fmt */ 
        /* format            EGR_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56970_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_ADDR_DEFINE_BCM56850_A0fmt */ 
        /* format            EGR_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56640_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_ADDR_DEFINE_BCM56860_A0fmt */ 
        /* format            EGR_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56640_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_ADDR_DEFINE_BCM56870_A0fmt */ 
        /* format            EGR_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56970_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_ADDR_DEFINE_BCM56960_A0fmt */ 
        /* format            EGR_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56960_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_ADDR_DEFINE_BCM56965_A0fmt */ 
        /* format            EGR_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56960_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_ADDR_DEFINE_BCM56970_A0fmt */ 
        /* format            EGR_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56970_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_ADDR_DEFINE_BCM56980_A0fmt */ 
        /* format            EGR_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56970_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_ADDR_DEFINE_BCM56980_B0fmt */ 
        /* format            EGR_FLEX_CTR_ADDR_DEFINEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_FLEX_CTR_ADDR_DEFINE_BCM56970_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUSfmt */ 
        /* format            EGR_FLEX_CTR_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_FLEX_CTR_BUSfmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_BCM56260_A0fmt */ 
        /* format            EGR_FLEX_CTR_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_ING_FLEX_CTR_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_BCM56260_B0fmt */ 
        /* format            EGR_FLEX_CTR_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_ING_FLEX_CTR_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_BCM56270_A0fmt */ 
        /* format            EGR_FLEX_CTR_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_BCM56270_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_BCM56340_A0fmt */ 
        /* format            EGR_FLEX_CTR_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_BCM56340_A0fmt_fields,
        /* bits        */ 104,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_BCM56370_A0fmt */ 
        /* format            EGR_FLEX_CTR_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_BCM56450_A0fmt */ 
        /* format            EGR_FLEX_CTR_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_BCM56450_B0fmt */ 
        /* format            EGR_FLEX_CTR_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_BCM56450_B1fmt */ 
        /* format            EGR_FLEX_CTR_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_BCM56560_A0fmt */ 
        /* format            EGR_FLEX_CTR_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_BCM56560_B0fmt */ 
        /* format            EGR_FLEX_CTR_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_BCM56640_A0fmt */ 
        /* format            EGR_FLEX_CTR_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 128,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_BCM56670_A0fmt */ 
        /* format            EGR_FLEX_CTR_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_BCM56670_B0fmt */ 
        /* format            EGR_FLEX_CTR_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_BCM56770_A0fmt */ 
        /* format            EGR_FLEX_CTR_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_BCM56850_A0fmt */ 
        /* format            EGR_FLEX_CTR_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_BCM56850_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_BCM56860_A0fmt */ 
        /* format            EGR_FLEX_CTR_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_BCM56850_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_BCM56870_A0fmt */ 
        /* format            EGR_FLEX_CTR_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_BCM56960_A0fmt */ 
        /* format            EGR_FLEX_CTR_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_BCM56965_A0fmt */ 
        /* format            EGR_FLEX_CTR_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_BCM56970_A0fmt */ 
        /* format            EGR_FLEX_CTR_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_BCM56980_A0fmt */ 
        /* format            EGR_FLEX_CTR_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_BCM56980_A0fmt_fields,
        /* bits        */ 60,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_BCM56980_B0fmt */ 
        /* format            EGR_FLEX_CTR_BUSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_BCM56980_A0fmt_fields,
        /* bits        */ 60,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_POOLfmt */ 
        /* format            EGR_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOLfmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_POOL_BCM56260_A0fmt */ 
        /* format            EGR_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56960_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_POOL_BCM56260_B0fmt */ 
        /* format            EGR_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56960_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_POOL_BCM56270_A0fmt */ 
        /* format            EGR_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56270_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_POOL_BCM56340_A0fmt */ 
        /* format            EGR_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56340_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_POOL_BCM56370_A0fmt */ 
        /* format            EGR_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56960_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_POOL_BCM56440_B0fmt */ 
        /* format            EGR_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOLfmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_POOL_BCM56450_A0fmt */ 
        /* format            EGR_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56640_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_POOL_BCM56450_B0fmt */ 
        /* format            EGR_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56640_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_POOL_BCM56450_B1fmt */ 
        /* format            EGR_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56640_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_POOL_BCM56560_A0fmt */ 
        /* format            EGR_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56960_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_POOL_BCM56560_B0fmt */ 
        /* format            EGR_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56960_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_POOL_BCM56640_A0fmt */ 
        /* format            EGR_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56640_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_POOL_BCM56670_A0fmt */ 
        /* format            EGR_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56960_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_POOL_BCM56670_B0fmt */ 
        /* format            EGR_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56960_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_POOL_BCM56770_A0fmt */ 
        /* format            EGR_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56960_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_POOL_BCM56850_A0fmt */ 
        /* format            EGR_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56640_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_POOL_BCM56860_A0fmt */ 
        /* format            EGR_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56640_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_POOL_BCM56870_A0fmt */ 
        /* format            EGR_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56960_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_POOL_BCM56960_A0fmt */ 
        /* format            EGR_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56960_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_POOL_BCM56965_A0fmt */ 
        /* format            EGR_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56960_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_POOL_BCM56970_A0fmt */ 
        /* format            EGR_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56960_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_POOL_BCM56980_A0fmt */ 
        /* format            EGR_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56980_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_BUS_POOL_BCM56980_B0fmt */ 
        /* format            EGR_FLEX_CTR_BUS_POOLfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_BUS_POOL_BCM56980_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */ 
        /* format            EGR_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EGR_FLEX_CTR_COMPRESSED_PKT_ATTRfmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56260_A0fmt */ 
        /* format            EGR_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EGR_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56260_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56260_B0fmt */ 
        /* format            EGR_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EGR_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56260_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56270_A0fmt */ 
        /* format            EGR_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EGR_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56260_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56340_A0fmt */ 
        /* format            EGR_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EGR_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56640_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56370_A0fmt */ 
        /* format            EGR_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56450_A0fmt */ 
        /* format            EGR_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EGR_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56450_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56450_B0fmt */ 
        /* format            EGR_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EGR_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56450_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56450_B1fmt */ 
        /* format            EGR_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EGR_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56450_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56560_A0fmt */ 
        /* format            EGR_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_EGR_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56560_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56560_B0fmt */ 
        /* format            EGR_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_EGR_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56560_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56640_A0fmt */ 
        /* format            EGR_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EGR_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56640_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56670_A0fmt */ 
        /* format            EGR_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_EGR_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56560_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56670_B0fmt */ 
        /* format            EGR_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_EGR_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56560_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56770_A0fmt */ 
        /* format            EGR_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56850_A0fmt */ 
        /* format            EGR_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EGR_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56850_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56860_A0fmt */ 
        /* format            EGR_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EGR_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56850_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56870_A0fmt */ 
        /* format            EGR_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56960_A0fmt */ 
        /* format            EGR_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56965_A0fmt */ 
        /* format            EGR_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56970_A0fmt */ 
        /* format            EGR_FLEX_CTR_COMPRESSED_PKT_ATTRfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_FLEX_CTR_COMPRESSED_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_PKT_ATTRfmt */ 
        /* format            EGR_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EGR_FLEX_CTR_PKT_ATTRfmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_PKT_ATTR_BCM56260_A0fmt */ 
        /* format            EGR_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_EGR_FLEX_CTR_PKT_ATTR_BCM56260_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_PKT_ATTR_BCM56260_B0fmt */ 
        /* format            EGR_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_EGR_FLEX_CTR_PKT_ATTR_BCM56260_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_PKT_ATTR_BCM56270_A0fmt */ 
        /* format            EGR_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_EGR_FLEX_CTR_PKT_ATTR_BCM56270_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_PKT_ATTR_BCM56340_A0fmt */ 
        /* format            EGR_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EGR_FLEX_CTR_PKT_ATTR_BCM56640_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_PKT_ATTR_BCM56370_A0fmt */ 
        /* format            EGR_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_EGR_FLEX_CTR_PKT_ATTR_BCM56370_A0fmt_fields,
        /* bits        */ 48,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_PKT_ATTR_BCM56440_B0fmt */ 
        /* format            EGR_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EGR_FLEX_CTR_PKT_ATTRfmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_PKT_ATTR_BCM56450_A0fmt */ 
        /* format            EGR_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EGR_FLEX_CTR_PKT_ATTR_BCM56450_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_PKT_ATTR_BCM56450_B0fmt */ 
        /* format            EGR_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EGR_FLEX_CTR_PKT_ATTR_BCM56450_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_PKT_ATTR_BCM56450_B1fmt */ 
        /* format            EGR_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EGR_FLEX_CTR_PKT_ATTR_BCM56450_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_PKT_ATTR_BCM56560_A0fmt */ 
        /* format            EGR_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_EGR_FLEX_CTR_PKT_ATTR_BCM56560_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_PKT_ATTR_BCM56560_B0fmt */ 
        /* format            EGR_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_EGR_FLEX_CTR_PKT_ATTR_BCM56560_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_PKT_ATTR_BCM56640_A0fmt */ 
        /* format            EGR_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EGR_FLEX_CTR_PKT_ATTR_BCM56640_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_PKT_ATTR_BCM56670_A0fmt */ 
        /* format            EGR_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_EGR_FLEX_CTR_PKT_ATTR_BCM56560_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_PKT_ATTR_BCM56670_B0fmt */ 
        /* format            EGR_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_EGR_FLEX_CTR_PKT_ATTR_BCM56560_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_PKT_ATTR_BCM56770_A0fmt */ 
        /* format            EGR_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_EGR_FLEX_CTR_PKT_ATTR_BCM56870_A0fmt_fields,
        /* bits        */ 45,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_PKT_ATTR_BCM56850_A0fmt */ 
        /* format            EGR_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EGR_FLEX_CTR_PKT_ATTR_BCM56850_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_PKT_ATTR_BCM56860_A0fmt */ 
        /* format            EGR_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EGR_FLEX_CTR_PKT_ATTR_BCM56850_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_PKT_ATTR_BCM56870_A0fmt */ 
        /* format            EGR_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_EGR_FLEX_CTR_PKT_ATTR_BCM56870_A0fmt_fields,
        /* bits        */ 45,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_PKT_ATTR_BCM56960_A0fmt */ 
        /* format            EGR_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_EGR_FLEX_CTR_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_PKT_ATTR_BCM56965_A0fmt */ 
        /* format            EGR_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_EGR_FLEX_CTR_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_PKT_ATTR_BCM56970_A0fmt */ 
        /* format            EGR_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_EGR_FLEX_CTR_PKT_ATTR_BCM56960_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_PKT_ATTR_BCM56980_A0fmt */ 
        /* format            EGR_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_EGR_FLEX_CTR_PKT_ATTR_BCM56980_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_PKT_ATTR_BCM56980_B0fmt */ 
        /* format            EGR_FLEX_CTR_PKT_ATTRfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_EGR_FLEX_CTR_PKT_ATTR_BCM56980_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_PKT_RES_MAP_INDEXfmt */ 
        /* format            EGR_FLEX_CTR_PKT_RES_MAP_INDEXfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EGR_FLEX_CTR_PKT_RES_MAP_INDEXfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_UDFfmt */ 
        /* format            EGR_FLEX_CTR_UDFfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_UDFfmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_UDF_BCM56370_A0fmt */ 
        /* format            EGR_FLEX_CTR_UDFfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_UDF_BCM56960_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_UDF_BCM56770_A0fmt */ 
        /* format            EGR_FLEX_CTR_UDFfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_UDF_BCM56960_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_UDF_BCM56870_A0fmt */ 
        /* format            EGR_FLEX_CTR_UDFfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_UDF_BCM56960_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_UDF_BCM56960_A0fmt */ 
        /* format            EGR_FLEX_CTR_UDFfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_UDF_BCM56960_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_UDF_BCM56965_A0fmt */ 
        /* format            EGR_FLEX_CTR_UDFfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_UDF_BCM56960_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_UDF_BCM56970_A0fmt */ 
        /* format            EGR_FLEX_CTR_UDFfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_UDF_BCM56960_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_UDF_BCM56980_A0fmt */ 
        /* format            EGR_FLEX_CTR_UDFfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_UDF_BCM56960_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EGR_FLEX_CTR_UDF_BCM56980_B0fmt */ 
        /* format            EGR_FLEX_CTR_UDFfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_FLEX_CTR_UDF_BCM56960_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_EGR_FLEX_PREEMPT_LOOKUPfmt */ 
        /* format            EGR_FLEX_PREEMPT_LOOKUPfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EGR_FLEX_PREEMPT_LOOKUPfmt_fields,
        /* bits        */ 84,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_EGR_FLEX_PREEMPT_XFR_COUNTfmt */ 
        /* format            EGR_FLEX_PREEMPT_XFR_COUNTfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_EGR_FLEX_PREEMPT_XFR_COUNTfmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_EGR_FPMOD_EMOP_BUFFERfmt */ 
        /* format            EGR_FPMOD_EMOP_BUFFERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FPMOD_EMOP_BUFFERfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_EGR_FPMOD_EMOP_BUFFER_BCM56670_A0fmt */ 
        /* format            EGR_FPMOD_EMOP_BUFFERfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EGR_FPMOD_EMOP_BUFFER_BCM56670_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_EGR_FPMOD_EMOP_BUFFER_BCM56670_B0fmt */ 
        /* format            EGR_FPMOD_EMOP_BUFFERfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EGR_FPMOD_EMOP_BUFFER_BCM56670_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_EGR_FRAGMENT_ID_TABLE_COV_DEFSfmt */ 
        /* format            EGR_FRAGMENT_ID_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FRAGMENT_ID_TABLE_COV_DEFSfmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_EGR_FRAGMENT_ID_TABLE_COV_DEFS_BCM56560_A0fmt */ 
        /* format            EGR_FRAGMENT_ID_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EFP_COUNTER_TABLE_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_EGR_FRAGMENT_ID_TABLE_COV_DEFS_BCM56560_B0fmt */ 
        /* format            EGR_FRAGMENT_ID_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EFP_COUNTER_TABLE_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_EGR_FRAGMENT_ID_TABLE_COV_DEFS_BCM56670_A0fmt */ 
        /* format            EGR_FRAGMENT_ID_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EFP_COUNTER_TABLE_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_EGR_FRAGMENT_ID_TABLE_COV_DEFS_BCM56670_B0fmt */ 
        /* format            EGR_FRAGMENT_ID_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EFP_COUNTER_TABLE_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_EGR_FRAGMENT_ID_TABLE_COV_DEFS_BCM56850_A0fmt */ 
        /* format            EGR_FRAGMENT_ID_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FRAGMENT_ID_TABLE_COV_DEFS_BCM56850_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_EGR_FRAGMENT_ID_TABLE_COV_DEFS_BCM56860_A0fmt */ 
        /* format            EGR_FRAGMENT_ID_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FRAGMENT_ID_TABLE_COV_DEFS_BCM56850_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_EGR_FRAGMENT_ID_TABLE_COV_DEFS_BCM56960_A0fmt */ 
        /* format            EGR_FRAGMENT_ID_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EFP_COUNTER_TABLE_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_EGR_FRAGMENT_ID_TABLE_COV_DEFS_BCM56965_A0fmt */ 
        /* format            EGR_FRAGMENT_ID_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EFP_COUNTER_TABLE_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EGR_FRAGMENT_ID_TABLE_COV_DEFS_BCM56970_A0fmt */ 
        /* format            EGR_FRAGMENT_ID_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EGR_FRAGMENT_ID_TABLE_COV_DEFS_BCM56980_A0fmt */ 
        /* format            EGR_FRAGMENT_ID_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EGR_FRAGMENT_ID_TABLE_COV_DEFS_BCM56980_B0fmt */ 
        /* format            EGR_FRAGMENT_ID_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_EGR_HW_CTRL_Q_BUSfmt */ 
        /* format            EGR_HW_CTRL_Q_BUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_HW_CTRL_Q_BUSfmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EGR_HW_CTRL_Q_BUS_BCM56370_A0fmt */ 
        /* format            EGR_HW_CTRL_Q_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EGR_HW_CTRL_Q_BUS_BCM56870_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_EGR_HW_CTRL_Q_BUS_BCM56560_A0fmt */ 
        /* format            EGR_HW_CTRL_Q_BUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_HW_CTRL_Q_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_EGR_HW_CTRL_Q_BUS_BCM56560_B0fmt */ 
        /* format            EGR_HW_CTRL_Q_BUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_HW_CTRL_Q_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_EGR_HW_CTRL_Q_BUS_BCM56670_A0fmt */ 
        /* format            EGR_HW_CTRL_Q_BUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_HW_CTRL_Q_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_EGR_HW_CTRL_Q_BUS_BCM56670_B0fmt */ 
        /* format            EGR_HW_CTRL_Q_BUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_HW_CTRL_Q_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EGR_HW_CTRL_Q_BUS_BCM56770_A0fmt */ 
        /* format            EGR_HW_CTRL_Q_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EGR_HW_CTRL_Q_BUS_BCM56870_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_EGR_HW_CTRL_Q_BUS_BCM56850_A0fmt */ 
        /* format            EGR_HW_CTRL_Q_BUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_HW_CTRL_Q_BUS_BCM56850_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_EGR_HW_CTRL_Q_BUS_BCM56860_A0fmt */ 
        /* format            EGR_HW_CTRL_Q_BUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_HW_CTRL_Q_BUS_BCM56850_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_HW_CTRL_Q_BUS_BCM56870_A0fmt */ 
        /* format            EGR_HW_CTRL_Q_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EGR_HW_CTRL_Q_BUS_BCM56870_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_EGR_HW_CTRL_Q_BUS_BCM56960_A0fmt */ 
        /* format            EGR_HW_CTRL_Q_BUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_HW_CTRL_Q_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_EGR_HW_CTRL_Q_BUS_BCM56965_A0fmt */ 
        /* format            EGR_HW_CTRL_Q_BUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_HW_CTRL_Q_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EGR_HW_CTRL_Q_BUS_BCM56970_A0fmt */ 
        /* format            EGR_HW_CTRL_Q_BUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_HW_CTRL_Q_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EGR_HW_CTRL_Q_BUS_BCM56980_A0fmt */ 
        /* format            EGR_HW_CTRL_Q_BUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_HW_CTRL_Q_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EGR_HW_CTRL_Q_BUS_BCM56980_B0fmt */ 
        /* format            EGR_HW_CTRL_Q_BUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_HW_CTRL_Q_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_INT_CN_TO_PKT_ECN_MAPPING_INDEXfmt */ 
        /* format            EGR_INT_CN_TO_PKT_ECN_MAPPING_INDEXfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EGR_INT_CN_TO_PKT_ECN_MAPPING_INDEXfmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_INT_CN_UPDATE_INDEXfmt */ 
        /* format            EGR_INT_CN_UPDATE_INDEXfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_INT_CN_UPDATE_INDEXfmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_EGR_IP_TUNNEL_MPLS_ENTRY_0_3fmt */ 
        /* format            EGR_IP_TUNNEL_MPLS_ENTRY_0_3fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_EGR_IP_TUNNEL_MPLS_ENTRY_0_3fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_EGR_IP_TUNNEL_MPLS_ENTRY_0_7fmt */ 
        /* format            EGR_IP_TUNNEL_MPLS_ENTRY_0_7fmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EGR_IP_TUNNEL_MPLS_ENTRY_0_7fmt_fields,
        /* bits        */ 59,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_EGR_IP_TUNNEL_MPLS_ENTRY_0_3_BCM56260_A0fmt */ 
        /* format            EGR_IP_TUNNEL_MPLS_ENTRY_0_3fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_EGR_IP_TUNNEL_MPLS_ENTRY_0_3_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_EGR_IP_TUNNEL_MPLS_ENTRY_0_3_BCM56260_B0fmt */ 
        /* format            EGR_IP_TUNNEL_MPLS_ENTRY_0_3fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_EGR_IP_TUNNEL_MPLS_ENTRY_0_3_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_EGR_IP_TUNNEL_MPLS_ENTRY_0_3_BCM56270_A0fmt */ 
        /* format            EGR_IP_TUNNEL_MPLS_ENTRY_0_3fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_EGR_IP_TUNNEL_MPLS_ENTRY_0_3_BCM56260_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_EGR_IP_TUNNEL_MPLS_ENTRY_0_3_BCM56334_A0fmt */ 
        /* format            EGR_IP_TUNNEL_MPLS_ENTRY_0_3fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_EGR_IP_TUNNEL_MPLS_ENTRY_0_3fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_EGR_IP_TUNNEL_MPLS_ENTRY_0_3_BCM56334_B0fmt */ 
        /* format            EGR_IP_TUNNEL_MPLS_ENTRY_0_3fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_EGR_IP_TUNNEL_MPLS_ENTRY_0_3fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_EGR_IP_TUNNEL_MPLS_ENTRY_0_3_BCM56340_A0fmt */ 
        /* format            EGR_IP_TUNNEL_MPLS_ENTRY_0_3fmt */
        /* nFields     */ 10,
        /* *fields     */ soc_EGR_IP_TUNNEL_MPLS_ENTRY_0_3_BCM56640_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_EGR_IP_TUNNEL_MPLS_ENTRY_0_3_BCM56440_A0fmt */ 
        /* format            EGR_IP_TUNNEL_MPLS_ENTRY_0_3fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_EGR_IP_TUNNEL_MPLS_ENTRY_0_3_BCM56440_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_EGR_IP_TUNNEL_MPLS_ENTRY_0_3_BCM56440_B0fmt */ 
        /* format            EGR_IP_TUNNEL_MPLS_ENTRY_0_3fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_EGR_IP_TUNNEL_MPLS_ENTRY_0_3_BCM56440_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_EGR_IP_TUNNEL_MPLS_ENTRY_0_3_BCM56450_A0fmt */ 
        /* format            EGR_IP_TUNNEL_MPLS_ENTRY_0_3fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_EGR_IP_TUNNEL_MPLS_ENTRY_0_3_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_EGR_IP_TUNNEL_MPLS_ENTRY_0_3_BCM56450_B0fmt */ 
        /* format            EGR_IP_TUNNEL_MPLS_ENTRY_0_3fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_EGR_IP_TUNNEL_MPLS_ENTRY_0_3_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_EGR_IP_TUNNEL_MPLS_ENTRY_0_3_BCM56450_B1fmt */ 
        /* format            EGR_IP_TUNNEL_MPLS_ENTRY_0_3fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_EGR_IP_TUNNEL_MPLS_ENTRY_0_3_BCM56450_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_EGR_IP_TUNNEL_MPLS_ENTRY_0_3_BCM56524_B0fmt */ 
        /* format            EGR_IP_TUNNEL_MPLS_ENTRY_0_3fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_EGR_IP_TUNNEL_MPLS_ENTRY_0_3fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_EGR_IP_TUNNEL_MPLS_ENTRY_0_3_BCM56624_B0fmt */ 
        /* format            EGR_IP_TUNNEL_MPLS_ENTRY_0_3fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_EGR_IP_TUNNEL_MPLS_ENTRY_0_3fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_EGR_IP_TUNNEL_MPLS_ENTRY_0_3_BCM56634_A0fmt */ 
        /* format            EGR_IP_TUNNEL_MPLS_ENTRY_0_3fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_EGR_IP_TUNNEL_MPLS_ENTRY_0_3fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_EGR_IP_TUNNEL_MPLS_ENTRY_0_3_BCM56640_A0fmt */ 
        /* format            EGR_IP_TUNNEL_MPLS_ENTRY_0_3fmt */
        /* nFields     */ 10,
        /* *fields     */ soc_EGR_IP_TUNNEL_MPLS_ENTRY_0_3_BCM56640_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_EGR_IP_TUNNEL_MPLS_ENTRY_0_3_BCM56680_A0fmt */ 
        /* format            EGR_IP_TUNNEL_MPLS_ENTRY_0_3fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_EGR_IP_TUNNEL_MPLS_ENTRY_0_3fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_EGR_IP_TUNNEL_MPLS_ENTRY_0_3_BCM56680_B0fmt */ 
        /* format            EGR_IP_TUNNEL_MPLS_ENTRY_0_3fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_EGR_IP_TUNNEL_MPLS_ENTRY_0_3fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_EGR_IP_TUNNEL_MPLS_ENTRY_0_3_BCM56685_A0fmt */ 
        /* format            EGR_IP_TUNNEL_MPLS_ENTRY_0_3fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_EGR_IP_TUNNEL_MPLS_ENTRY_0_3fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_EGR_IP_TUNNEL_MPLS_ENTRY_0_3_BCM56685_B0fmt */ 
        /* format            EGR_IP_TUNNEL_MPLS_ENTRY_0_3fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_EGR_IP_TUNNEL_MPLS_ENTRY_0_3fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_EGR_IP_TUNNEL_MPLS_ENTRY_0_3_BCM56840_A0fmt */ 
        /* format            EGR_IP_TUNNEL_MPLS_ENTRY_0_3fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_EGR_IP_TUNNEL_MPLS_ENTRY_0_3fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_EGR_IP_TUNNEL_MPLS_ENTRY_0_3_BCM56840_B0fmt */ 
        /* format            EGR_IP_TUNNEL_MPLS_ENTRY_0_3fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_EGR_IP_TUNNEL_MPLS_ENTRY_0_3fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_EGR_IP_TUNNEL_MPLS_ENTRY_0_3_BCM56850_A0fmt */ 
        /* format            EGR_IP_TUNNEL_MPLS_ENTRY_0_3fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_EGR_IP_TUNNEL_MPLS_ENTRY_0_3_BCM56850_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_EGR_IP_TUNNEL_MPLS_ENTRY_0_3_BCM56860_A0fmt */ 
        /* format            EGR_IP_TUNNEL_MPLS_ENTRY_0_3fmt */
        /* nFields     */ 14,
        /* *fields     */ soc_EGR_IP_TUNNEL_MPLS_ENTRY_0_3_BCM56860_A0fmt_fields,
        /* bits        */ 59,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_EGR_IP_TUNNEL_MPLS_ENTRY_0_3_BCM56960_A0fmt */ 
        /* format            EGR_IP_TUNNEL_MPLS_ENTRY_0_3fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_EGR_IP_TUNNEL_MPLS_ENTRY_0_3_BCM56960_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_EGR_IP_TUNNEL_MPLS_ENTRY_0_3_BCM56965_A0fmt */ 
        /* format            EGR_IP_TUNNEL_MPLS_ENTRY_0_3fmt */
        /* nFields     */ 9,
        /* *fields     */ soc_EGR_IP_TUNNEL_MPLS_ENTRY_0_3_BCM56960_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EGR_IP_TUNNEL_MPLS_ENTRY_0_7_BCM56970_A0fmt */ 
        /* format            EGR_IP_TUNNEL_MPLS_ENTRY_0_7fmt */
        /* nFields     */ 12,
        /* *fields     */ soc_EGR_IP_TUNNEL_MPLS_ENTRY_0_7_BCM56970_A0fmt_fields,
        /* bits        */ 45,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EGR_IP_TUNNEL_MPLS_ENTRY_0_7_BCM56980_A0fmt */ 
        /* format            EGR_IP_TUNNEL_MPLS_ENTRY_0_7fmt */
        /* nFields     */ 12,
        /* *fields     */ soc_EGR_IP_TUNNEL_MPLS_ENTRY_0_7_BCM56970_A0fmt_fields,
        /* bits        */ 45,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EGR_IP_TUNNEL_MPLS_ENTRY_0_7_BCM56980_B0fmt */ 
        /* format            EGR_IP_TUNNEL_MPLS_ENTRY_0_7fmt */
        /* nFields     */ 12,
        /* *fields     */ soc_EGR_IP_TUNNEL_MPLS_ENTRY_0_7_BCM56970_A0fmt_fields,
        /* bits        */ 45,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_IP_TUNNEL_MPLS_ENTRY_FORMATfmt */ 
        /* format            EGR_IP_TUNNEL_MPLS_ENTRY_FORMATfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_EGR_IP_TUNNEL_MPLS_ENTRY_FORMATfmt_fields,
        /* bits        */ 71,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EGR_IP_TUNNEL_MPLS_ENTRY_FORMAT_BCM56370_A0fmt */ 
        /* format            EGR_IP_TUNNEL_MPLS_ENTRY_FORMATfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_EGR_IP_TUNNEL_MPLS_ENTRY_FORMAT_BCM56370_A0fmt_fields,
        /* bits        */ 71,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_IP_TUNNEL_PDD_OUT_BUSfmt */ 
        /* format            EGR_IP_TUNNEL_PDD_OUT_BUSfmt */
        /* nFields     */ 162,
        /* *fields     */ soc_EGR_IP_TUNNEL_PDD_OUT_BUSfmt_fields,
        /* bits        */ 1958,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_ISID_DOT1P_ATTRIBUTESfmt */ 
        /* format            EGR_ISID_DOT1P_ATTRIBUTESfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_ISID_DOT1P_ATTRIBUTESfmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_L2_TAG_CONTROL_PROFILE_DEL_INDEXfmt */ 
        /* format            EGR_L2_TAG_CONTROL_PROFILE_DEL_INDEXfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_L2_TAG_CONTROL_PROFILE_DEL_INDEXfmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_L2_TAG_CONTROL_PROFILE_INS_INDEXfmt */ 
        /* format            EGR_L2_TAG_CONTROL_PROFILE_INS_INDEXfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_L2_TAG_CONTROL_PROFILE_INS_INDEXfmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_L2_TAG_CONTROL_PROFILE_RW_INDEXfmt */ 
        /* format            EGR_L2_TAG_CONTROL_PROFILE_RW_INDEXfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_L2_TAG_CONTROL_PROFILE_RW_INDEXfmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EGR_L3_INTF_EARLY_PDD_OUT_BUSfmt */ 
        /* format            EGR_L3_INTF_EARLY_PDD_OUT_BUSfmt */
        /* nFields     */ 88,
        /* *fields     */ soc_EGR_L3_INTF_EARLY_PDD_OUT_BUSfmt_fields,
        /* bits        */ 75,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_L3_INTF_PDD_OUT_BUSfmt */ 
        /* format            EGR_L3_INTF_PDD_OUT_BUSfmt */
        /* nFields     */ 151,
        /* *fields     */ soc_EGR_L3_INTF_PDD_OUT_BUSfmt_fields,
        /* bits        */ 1510,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EGR_L3_INTF_PDD_OUT_BUS_BCM56370_A0fmt */ 
        /* format            EGR_L3_INTF_PDD_OUT_BUSfmt */
        /* nFields     */ 151,
        /* *fields     */ soc_EGR_L3_INTF_PDD_OUT_BUS_BCM56370_A0fmt_fields,
        /* bits        */ 1510,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EGR_L3_NEXT_HOP_COMMON_COV_DEFSfmt */ 
        /* format            EGR_L3_NEXT_HOP_COMMON_COV_DEFSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_L3_NEXT_HOP_COMMON_COV_DEFSfmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EGR_L3_NEXT_HOP_EARLY_PDD_OUT_BUSfmt */ 
        /* format            EGR_L3_NEXT_HOP_EARLY_PDD_OUT_BUSfmt */
        /* nFields     */ 88,
        /* *fields     */ soc_EGR_L3_NEXT_HOP_EARLY_PDD_OUT_BUSfmt_fields,
        /* bits        */ 60,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_L3_NEXT_HOP_PDD_OUT_BUSfmt */ 
        /* format            EGR_L3_NEXT_HOP_PDD_OUT_BUSfmt */
        /* nFields     */ 160,
        /* *fields     */ soc_EGR_L3_NEXT_HOP_PDD_OUT_BUSfmt_fields,
        /* bits        */ 1656,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EGR_L3_NEXT_HOP_PDD_OUT_BUS_BCM56370_A0fmt */ 
        /* format            EGR_L3_NEXT_HOP_PDD_OUT_BUSfmt */
        /* nFields     */ 160,
        /* *fields     */ soc_EGR_L3_NEXT_HOP_PDD_OUT_BUS_BCM56370_A0fmt_fields,
        /* bits        */ 1655,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_MPLS_PRI_MAPPING_INDEXfmt */ 
        /* format            EGR_MPLS_PRI_MAPPING_INDEXfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EGR_MPLS_PRI_MAPPING_INDEXfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_NAT_PACKET_EDIT_ACTION_PROFILE_FORMATfmt */ 
        /* format            EGR_NAT_PACKET_EDIT_ACTION_PROFILE_FORMATfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_NAT_PACKET_EDIT_ACTION_PROFILE_FORMATfmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_NAT_PACKET_EDIT_INFO_FORMATfmt */ 
        /* format            EGR_NAT_PACKET_EDIT_INFO_FORMATfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_EGR_NAT_PACKET_EDIT_INFO_FORMATfmt_fields,
        /* bits        */ 70,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EGR_NAT_PACKET_EDIT_INFO_FORMAT_BCM56370_A0fmt */ 
        /* format            EGR_NAT_PACKET_EDIT_INFO_FORMATfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_EGR_NAT_PACKET_EDIT_INFO_FORMAT_BCM56370_A0fmt_fields,
        /* bits        */ 70,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_NAT_PACKET_EDIT_PDD_OUT_BUSfmt */ 
        /* format            EGR_NAT_PACKET_EDIT_PDD_OUT_BUSfmt */
        /* nFields     */ 114,
        /* *fields     */ soc_EGR_NAT_PACKET_EDIT_PDD_OUT_BUSfmt_fields,
        /* bits        */ 935,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_EGR_PERQ_XMT_COUNTERS_COV_DEFSfmt */ 
        /* format            EGR_PERQ_XMT_COUNTERS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FRAGMENT_ID_TABLE_COV_DEFSfmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM53400_A0fmt */ 
        /* format            EGR_PERQ_XMT_COUNTERS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM53540_A0fmt */ 
        /* format            EGR_PERQ_XMT_COUNTERS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM53570_A0fmt */ 
        /* format            EGR_PERQ_XMT_COUNTERS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM53570_B0fmt */ 
        /* format            EGR_PERQ_XMT_COUNTERS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM56150_A0fmt */ 
        /* format            EGR_PERQ_XMT_COUNTERS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_PERQ_XMT_COUNTERS_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM56160_A0fmt */ 
        /* format            EGR_PERQ_XMT_COUNTERS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM56340_A0fmt */ 
        /* format            EGR_PERQ_XMT_COUNTERS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FRAGMENT_ID_TABLE_COV_DEFSfmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM56370_A0fmt */ 
        /* format            EGR_PERQ_XMT_COUNTERS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM56560_A0fmt */ 
        /* format            EGR_PERQ_XMT_COUNTERS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM56560_B0fmt */ 
        /* format            EGR_PERQ_XMT_COUNTERS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM56670_A0fmt */ 
        /* format            EGR_PERQ_XMT_COUNTERS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM56670_B0fmt */ 
        /* format            EGR_PERQ_XMT_COUNTERS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM56770_A0fmt */ 
        /* format            EGR_PERQ_XMT_COUNTERS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM56850_A0fmt */ 
        /* format            EGR_PERQ_XMT_COUNTERS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FRAGMENT_ID_TABLE_COV_DEFSfmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM56860_A0fmt */ 
        /* format            EGR_PERQ_XMT_COUNTERS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FRAGMENT_ID_TABLE_COV_DEFSfmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM56870_A0fmt */ 
        /* format            EGR_PERQ_XMT_COUNTERS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM56960_A0fmt */ 
        /* format            EGR_PERQ_XMT_COUNTERS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM56965_A0fmt */ 
        /* format            EGR_PERQ_XMT_COUNTERS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM56970_A0fmt */ 
        /* format            EGR_PERQ_XMT_COUNTERS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_L3_ECMP_GROUP_A_RRLB_CNT_COV_DEFSfmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM56980_A0fmt */ 
        /* format            EGR_PERQ_XMT_COUNTERS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_L3_ECMP_GROUP_A_RRLB_CNT_COV_DEFSfmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EGR_PERQ_XMT_COUNTERS_COV_DEFS_BCM56980_B0fmt */ 
        /* format            EGR_PERQ_XMT_COUNTERS_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_L3_ECMP_GROUP_A_RRLB_CNT_COV_DEFSfmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_EGR_PIPE_PKTINFOfmt */ 
        /* format            EGR_PIPE_PKTINFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EGR_PIPE_PKTINFOfmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_PKT_ECN_TO_EXP_MAPPING_INDEXfmt */ 
        /* format            EGR_PKT_ECN_TO_EXP_MAPPING_INDEXfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EGR_PKT_ECN_TO_EXP_MAPPING_INDEXfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_PKT_FLOW_SELECT_TCAM_DOP_DOPfmt */ 
        /* format            EGR_PKT_FLOW_SELECT_TCAM_DOP_DOPfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EGR_PKT_FLOW_SELECT_TCAM_DOP_DOPfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_PKT_FLOW_SELECT_TCAM_INDEX_DOP_DOPfmt */ 
        /* format            EGR_PKT_FLOW_SELECT_TCAM_INDEX_DOP_DOPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_PKT_FLOW_SELECT_TCAM_INDEX_DOP_DOPfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_PKT_FLOW_ZONE_SELECT_FORMATfmt */ 
        /* format            EGR_PKT_FLOW_ZONE_SELECT_FORMATfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_EGR_PKT_FLOW_ZONE_SELECT_FORMATfmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_EGR_PREEMPT_PKT_LEN_MEMfmt */ 
        /* format            EGR_PREEMPT_PKT_LEN_MEMfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EGR_PREEMPT_PKT_LEN_MEMfmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_QOS_CTRL_TCAM_DOP_DOPfmt */ 
        /* format            EGR_QOS_CTRL_TCAM_DOP_DOPfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EGR_QOS_CTRL_TCAM_DOP_DOPfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_SEQUENCE_NUMBER_TABLE_COV_DEFSfmt */ 
        /* format            EGR_SEQUENCE_NUMBER_TABLE_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_SEQUENCE_NUMBER_TABLE_COV_DEFSfmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_B0)
    { /* SOC_FORMAT_INT_EGR_SHAPEfmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_SHAPEfmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM53314_A0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_SHAPE_BCM56224_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM53324_A0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_SHAPE_BCM56224_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM53400_A0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EGR_SHAPE_BCM53400_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM53540_A0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EGR_SHAPE_BCM53400_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM53570_A0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EGR_SHAPE_BCM53570_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM53570_B0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EGR_SHAPE_BCM53570_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56142_A0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EGR_SHAPE_BCM56142_A0fmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56150_A0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EGR_SHAPE_BCM56150_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56160_A0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EGR_SHAPE_BCM53400_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56224_A0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_SHAPE_BCM56224_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_B0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56224_B0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_SHAPE_BCM56224_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56260_A0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_SHAPE_BCM56260_A0fmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56260_B0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_SHAPE_BCM56260_A0fmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56270_A0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_SHAPE_BCM56270_A0fmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56334_A0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EGR_SHAPE_BCM56624_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56334_B0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EGR_SHAPE_BCM56624_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56340_A0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_EGR_SHAPE_BCM56640_A0fmt_fields,
        /* bits        */ 55,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56370_A0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_EGR_SHAPE_BCM56370_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56440_A0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_EGR_SHAPE_BCM56440_A0fmt_fields,
        /* bits        */ 51,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56440_B0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_EGR_SHAPE_BCM56440_A0fmt_fields,
        /* bits        */ 51,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56450_A0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_EGR_SHAPE_BCM56450_A0fmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56450_B0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_EGR_SHAPE_BCM56450_A0fmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56450_B1fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_EGR_SHAPE_BCM56450_A0fmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56514_A0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_SHAPEfmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56524_A0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EGR_SHAPE_BCM56634_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56524_B0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EGR_SHAPE_BCM56634_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56560_A0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_SHAPE_BCM56560_A0fmt_fields,
        /* bits        */ 72,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56560_B0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_SHAPE_BCM56560_A0fmt_fields,
        /* bits        */ 72,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56624_A0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EGR_SHAPE_BCM56624_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56624_B0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EGR_SHAPE_BCM56624_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56634_A0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EGR_SHAPE_BCM56634_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56634_B0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EGR_SHAPE_BCM56634_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56640_A0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_EGR_SHAPE_BCM56640_A0fmt_fields,
        /* bits        */ 55,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56670_A0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_SHAPE_BCM56560_A0fmt_fields,
        /* bits        */ 72,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56670_B0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_SHAPE_BCM56560_A0fmt_fields,
        /* bits        */ 72,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56680_A0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EGR_SHAPE_BCM56624_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56680_B0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EGR_SHAPE_BCM56624_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56685_A0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EGR_SHAPE_BCM56634_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56685_B0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EGR_SHAPE_BCM56634_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56725_A0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EGR_SHAPE_BCM56820_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56770_A0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_EGR_SHAPE_BCM56870_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56800_A0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_SHAPE_BCM56800_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56820_A0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EGR_SHAPE_BCM56820_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56840_A0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_EGR_SHAPE_BCM56840_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56840_B0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_EGR_SHAPE_BCM56840_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56850_A0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_EGR_SHAPE_BCM56850_A0fmt_fields,
        /* bits        */ 57,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56860_A0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_EGR_SHAPE_BCM56860_A0fmt_fields,
        /* bits        */ 58,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56870_A0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_EGR_SHAPE_BCM56870_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56960_A0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EGR_SHAPE_BCM56960_A0fmt_fields,
        /* bits        */ 38,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56965_A0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EGR_SHAPE_BCM56960_A0fmt_fields,
        /* bits        */ 38,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56970_A0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_SHAPE_BCM56970_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56980_A0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_SHAPE_BCM56980_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM56980_B0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_SHAPE_BCM56980_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_BCM88732_A0fmt */ 
        /* format            EGR_SHAPEfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_SHAPE_BCM88732_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_INFOfmt */ 
        /* format            EGR_SHAPE_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_SHAPE_INFOfmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_INFO_BCM56370_A0fmt */ 
        /* format            EGR_SHAPE_INFOfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_EGR_SHAPE_INFO_BCM56370_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_INFO_BCM56770_A0fmt */ 
        /* format            EGR_SHAPE_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EGR_SHAPE_INFO_BCM56870_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_INFO_BCM56870_A0fmt */ 
        /* format            EGR_SHAPE_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EGR_SHAPE_INFO_BCM56870_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_INFO_BCM56970_A0fmt */ 
        /* format            EGR_SHAPE_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EGR_SHAPE_INFO_BCM56970_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_INFO_BCM56980_A0fmt */ 
        /* format            EGR_SHAPE_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_SHAPE_INFO_BCM56980_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EGR_SHAPE_INFO_BCM56980_B0fmt */ 
        /* format            EGR_SHAPE_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_SHAPE_INFO_BCM56980_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_SPECIAL_PKT_HANDLING_PROFILE_IDfmt */ 
        /* format            EGR_SPECIAL_PKT_HANDLING_PROFILE_IDfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_SPECIAL_PKT_HANDLING_PROFILE_IDfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_STATS_FORMATfmt */ 
        /* format            EGR_STATS_FORMATfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_EGR_STATS_FORMATfmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_TAG_STATUSfmt */ 
        /* format            EGR_TAG_STATUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EGR_TAG_STATUSfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_TAPfmt */ 
        /* format            EGR_TAPfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_TAPfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_TUNNEL_ECN_ENCAP_TABLE_INDEXfmt */ 
        /* format            EGR_TUNNEL_ECN_ENCAP_TABLE_INDEXfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EGR_TUNNEL_ECN_ENCAP_TABLE_INDEXfmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EGR_VC_AND_SWAP_EARLY_PDD_OUT_BUSfmt */ 
        /* format            EGR_VC_AND_SWAP_EARLY_PDD_OUT_BUSfmt */
        /* nFields     */ 85,
        /* *fields     */ soc_EGR_VC_AND_SWAP_EARLY_PDD_OUT_BUSfmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_VC_AND_SWAP_PDD_OUT_BUSfmt */ 
        /* format            EGR_VC_AND_SWAP_PDD_OUT_BUSfmt */
        /* nFields     */ 156,
        /* *fields     */ soc_EGR_DVP_ATTRIBUTE_PDD_OUT_BUSfmt_fields,
        /* bits        */ 1632,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EGR_VC_AND_SWAP_PDD_OUT_BUS_BCM56370_A0fmt */ 
        /* format            EGR_VC_AND_SWAP_PDD_OUT_BUSfmt */
        /* nFields     */ 156,
        /* *fields     */ soc_EGR_VC_AND_SWAP_PDD_OUT_BUSfmt_fields,
        /* bits        */ 1632,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EGR_VC_AND_SWAP_PDD_OUT_BUS_BCM56770_A0fmt */ 
        /* format            EGR_VC_AND_SWAP_PDD_OUT_BUSfmt */
        /* nFields     */ 156,
        /* *fields     */ soc_EGR_DVP_ATTRIBUTE_PDD_OUT_BUSfmt_fields,
        /* bits        */ 1632,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_VFT_PRI_MAP_INDEXfmt */ 
        /* format            EGR_VFT_PRI_MAP_INDEXfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EGR_VFT_PRI_MAP_INDEXfmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_VLAN_ACTION_MASK_PROFILE_FORMATfmt */ 
        /* format            EGR_VLAN_ACTION_MASK_PROFILE_FORMATfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EGR_VLAN_ACTION_MASK_PROFILE_FORMATfmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_EGR_VLAN_XLATE_TUNNEL_DATAfmt */ 
        /* format            EGR_VLAN_XLATE_TUNNEL_DATAfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_EGR_VLAN_XLATE_TUNNEL_DATAfmt_fields,
        /* bits        */ 83,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_EGR_VLAN_XLATE_TUNNEL_DATA_BCM56560_A0fmt */ 
        /* format            EGR_VLAN_XLATE_TUNNEL_DATAfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_EGR_VLAN_XLATE_TUNNEL_DATA_BCM56560_A0fmt_fields,
        /* bits        */ 83,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_EGR_VLAN_XLATE_TUNNEL_DATA_BCM56560_B0fmt */ 
        /* format            EGR_VLAN_XLATE_TUNNEL_DATAfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_EGR_VLAN_XLATE_TUNNEL_DATA_BCM56560_A0fmt_fields,
        /* bits        */ 83,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_EGR_VLAN_XLATE_TUNNEL_DATA_BCM56670_A0fmt */ 
        /* format            EGR_VLAN_XLATE_TUNNEL_DATAfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_EGR_VLAN_XLATE_TUNNEL_DATA_BCM56560_A0fmt_fields,
        /* bits        */ 83,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_EGR_VLAN_XLATE_TUNNEL_DATA_BCM56670_B0fmt */ 
        /* format            EGR_VLAN_XLATE_TUNNEL_DATAfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_EGR_VLAN_XLATE_TUNNEL_DATA_BCM56560_A0fmt_fields,
        /* bits        */ 83,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_VLAN_XLATE_TUNNEL_DATA_DOUBLEfmt */ 
        /* format            EGR_VLAN_XLATE_TUNNEL_DATA_DOUBLEfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_EGR_VLAN_XLATE_TUNNEL_DATA_DOUBLEfmt_fields,
        /* bits        */ 83,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EGR_VLAN_XLATE_TUNNEL_DATA_DOUBLE_BCM56370_A0fmt */ 
        /* format            EGR_VLAN_XLATE_TUNNEL_DATA_DOUBLEfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_EGR_VLAN_XLATE_TUNNEL_DATA_DOUBLE_BCM56370_A0fmt_fields,
        /* bits        */ 83,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_EGR_VLAN_XLATE_XLATE_DATAfmt */ 
        /* format            EGR_VLAN_XLATE_XLATE_DATAfmt */
        /* nFields     */ 27,
        /* *fields     */ soc_EGR_VLAN_XLATE_XLATE_DATAfmt_fields,
        /* bits        */ 79,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_EGR_VLAN_XLATE_XLATE_DATA_BCM56560_A0fmt */ 
        /* format            EGR_VLAN_XLATE_XLATE_DATAfmt */
        /* nFields     */ 27,
        /* *fields     */ soc_EGR_VLAN_XLATE_XLATE_DATA_BCM56560_A0fmt_fields,
        /* bits        */ 79,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_EGR_VLAN_XLATE_XLATE_DATA_BCM56560_B0fmt */ 
        /* format            EGR_VLAN_XLATE_XLATE_DATAfmt */
        /* nFields     */ 27,
        /* *fields     */ soc_EGR_VLAN_XLATE_XLATE_DATA_BCM56560_A0fmt_fields,
        /* bits        */ 79,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_EGR_VLAN_XLATE_XLATE_DATA_BCM56670_A0fmt */ 
        /* format            EGR_VLAN_XLATE_XLATE_DATAfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_EGR_VLAN_XLATE_XLATE_DATA_BCM56670_A0fmt_fields,
        /* bits        */ 60,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_EGR_VLAN_XLATE_XLATE_DATA_BCM56670_B0fmt */ 
        /* format            EGR_VLAN_XLATE_XLATE_DATAfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_EGR_VLAN_XLATE_XLATE_DATA_BCM56670_A0fmt_fields,
        /* bits        */ 60,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_VLAN_XLATE_XLATE_DATA_DOUBLEfmt */ 
        /* format            EGR_VLAN_XLATE_XLATE_DATA_DOUBLEfmt */
        /* nFields     */ 26,
        /* *fields     */ soc_EGR_VLAN_XLATE_XLATE_DATA_DOUBLEfmt_fields,
        /* bits        */ 80,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EGR_VLAN_XLATE_XLATE_DATA_DOUBLE_BCM56370_A0fmt */ 
        /* format            EGR_VLAN_XLATE_XLATE_DATA_DOUBLEfmt */
        /* nFields     */ 26,
        /* *fields     */ soc_EGR_VLAN_XLATE_XLATE_DATA_DOUBLE_BCM56370_A0fmt_fields,
        /* bits        */ 80,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_ZONE_DOT1P_MAPPING_TABLE_INDEXfmt */ 
        /* format            EGR_ZONE_DOT1P_MAPPING_TABLE_INDEXfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_ZONE_DOT1P_MAPPING_TABLE_INDEXfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EGR_ZONE_QOS_MAPPING_TABLE_INDEXfmt */ 
        /* format            EGR_ZONE_QOS_MAPPING_TABLE_INDEXfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_ZONE_QOS_MAPPING_TABLE_INDEXfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EGR_ZONE_QOS_MAPPING_TABLE_INDEX_BCM56370_A0fmt */ 
        /* format            EGR_ZONE_QOS_MAPPING_TABLE_INDEXfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EGR_ZONE_QOS_MAPPING_TABLE_INDEX_BCM56370_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_EHG_HEADERfmt */ 
        /* format            EHG_HEADERfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EHG_HEADERfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_EHG_HEADER_BCM56260_A0fmt */ 
        /* format            EHG_HEADERfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EHG_HEADER_BCM56260_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_EHG_HEADER_BCM56260_B0fmt */ 
        /* format            EHG_HEADERfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EHG_HEADER_BCM56260_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_EHG_HEADER_BCM56270_A0fmt */ 
        /* format            EHG_HEADERfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EHG_HEADER_BCM56260_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_EHG_HEADER_BCM56340_A0fmt */ 
        /* format            EHG_HEADERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EHG_HEADER_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EHG_HEADER_BCM56370_A0fmt */ 
        /* format            EHG_HEADERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EHG_HEADER_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_EHG_HEADER_BCM56440_A0fmt */ 
        /* format            EHG_HEADERfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EHG_HEADER_BCM56840_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_EHG_HEADER_BCM56440_B0fmt */ 
        /* format            EHG_HEADERfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EHG_HEADER_BCM56840_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_EHG_HEADER_BCM56450_A0fmt */ 
        /* format            EHG_HEADERfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EHG_HEADER_BCM56450_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_EHG_HEADER_BCM56450_B0fmt */ 
        /* format            EHG_HEADERfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EHG_HEADER_BCM56450_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_EHG_HEADER_BCM56450_B1fmt */ 
        /* format            EHG_HEADERfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EHG_HEADER_BCM56450_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_EHG_HEADER_BCM56524_B0fmt */ 
        /* format            EHG_HEADERfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EHG_HEADERfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_EHG_HEADER_BCM56560_A0fmt */ 
        /* format            EHG_HEADERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EHG_HEADER_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_EHG_HEADER_BCM56560_B0fmt */ 
        /* format            EHG_HEADERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EHG_HEADER_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_EHG_HEADER_BCM56640_A0fmt */ 
        /* format            EHG_HEADERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EHG_HEADER_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_EHG_HEADER_BCM56670_A0fmt */ 
        /* format            EHG_HEADERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EHG_HEADER_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_EHG_HEADER_BCM56670_B0fmt */ 
        /* format            EHG_HEADERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EHG_HEADER_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_EHG_HEADER_BCM56685_A0fmt */ 
        /* format            EHG_HEADERfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EHG_HEADERfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_EHG_HEADER_BCM56685_B0fmt */ 
        /* format            EHG_HEADERfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EHG_HEADERfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EHG_HEADER_BCM56770_A0fmt */ 
        /* format            EHG_HEADERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EHG_HEADER_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_EHG_HEADER_BCM56840_A0fmt */ 
        /* format            EHG_HEADERfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EHG_HEADER_BCM56840_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_EHG_HEADER_BCM56840_B0fmt */ 
        /* format            EHG_HEADERfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EHG_HEADER_BCM56840_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_EHG_HEADER_BCM56850_A0fmt */ 
        /* format            EHG_HEADERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EHG_HEADER_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_EHG_HEADER_BCM56860_A0fmt */ 
        /* format            EHG_HEADERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EHG_HEADER_BCM56640_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EHG_HEADER_BCM56870_A0fmt */ 
        /* format            EHG_HEADERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EHG_HEADER_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_EHG_HEADER_BCM56960_A0fmt */ 
        /* format            EHG_HEADERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EHG_HEADER_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_EHG_HEADER_BCM56965_A0fmt */ 
        /* format            EHG_HEADERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EHG_HEADER_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EHG_HEADER_BCM56970_A0fmt */ 
        /* format            EHG_HEADERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EHG_HEADER_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EHG_HEADER_BCM56980_A0fmt */ 
        /* format            EHG_HEADERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EHG_HEADER_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EHG_HEADER_BCM56980_B0fmt */ 
        /* format            EHG_HEADERfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EHG_HEADER_BCM56960_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_EH_SEG_SEL_ENCODINGfmt */ 
        /* format            EH_SEG_SEL_ENCODINGfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EH_SEG_SEL_ENCODINGfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EH_SEG_SEL_ENCODING_BCM56370_A0fmt */ 
        /* format            EH_SEG_SEL_ENCODINGfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_NIV_CPU_OPCODE_ENCODING_BCM53400_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_EH_SEG_SEL_ENCODING_BCM56560_A0fmt */ 
        /* format            EH_SEG_SEL_ENCODINGfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_NIV_CPU_OPCODE_ENCODING_BCM53400_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_EH_SEG_SEL_ENCODING_BCM56560_B0fmt */ 
        /* format            EH_SEG_SEL_ENCODINGfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_NIV_CPU_OPCODE_ENCODING_BCM53400_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_EH_SEG_SEL_ENCODING_BCM56670_A0fmt */ 
        /* format            EH_SEG_SEL_ENCODINGfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_NIV_CPU_OPCODE_ENCODING_BCM53400_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_EH_SEG_SEL_ENCODING_BCM56670_B0fmt */ 
        /* format            EH_SEG_SEL_ENCODINGfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_NIV_CPU_OPCODE_ENCODING_BCM53400_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EH_SEG_SEL_ENCODING_BCM56770_A0fmt */ 
        /* format            EH_SEG_SEL_ENCODINGfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_NIV_CPU_OPCODE_ENCODING_BCM53400_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EH_SEG_SEL_ENCODING_BCM56870_A0fmt */ 
        /* format            EH_SEG_SEL_ENCODINGfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_NIV_CPU_OPCODE_ENCODING_BCM53400_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_EH_SEG_SEL_ENCODING_BCM56960_A0fmt */ 
        /* format            EH_SEG_SEL_ENCODINGfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_NIV_CPU_OPCODE_ENCODING_BCM53400_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_EH_SEG_SEL_ENCODING_BCM56965_A0fmt */ 
        /* format            EH_SEG_SEL_ENCODINGfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_NIV_CPU_OPCODE_ENCODING_BCM53400_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EH_SEG_SEL_ENCODING_BCM56970_A0fmt */ 
        /* format            EH_SEG_SEL_ENCODINGfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_NIV_CPU_OPCODE_ENCODING_BCM53400_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EH_SEG_SEL_ENCODING_BCM56980_A0fmt */ 
        /* format            EH_SEG_SEL_ENCODINGfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_NIV_CPU_OPCODE_ENCODING_BCM53400_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EH_SEG_SEL_ENCODING_BCM56980_B0fmt */ 
        /* format            EH_SEG_SEL_ENCODINGfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_NIV_CPU_OPCODE_ENCODING_BCM53400_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EH_TYPE_0_FORMATfmt */ 
        /* format            EH_TYPE_0_FORMATfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EH_TYPE_0_FORMATfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EH_TYPE_1_FORMATfmt */ 
        /* format            EH_TYPE_1_FORMATfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EH_TYPE_1_FORMATfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EH_TYPE_1_FORMAT_BCM56370_A0fmt */ 
        /* format            EH_TYPE_1_FORMATfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EH_TYPE_1_FORMAT_BCM56370_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EH_TYPE_2_FORMATfmt */ 
        /* format            EH_TYPE_2_FORMATfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EH_TYPE_2_FORMATfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EH_TYPE_2_FORMAT_BCM56370_A0fmt */ 
        /* format            EH_TYPE_2_FORMATfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EH_TYPE_2_FORMAT_BCM56370_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EL3_0_DOPfmt */ 
        /* format            EL3_0_DOPfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EL3_0_DOPfmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EL3_0_DOP_BCM56370_A0fmt */ 
        /* format            EL3_0_DOPfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EL3_0_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EL3_1_DOPfmt */ 
        /* format            EL3_1_DOPfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EL3_1_DOPfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EL3_2_DOPfmt */ 
        /* format            EL3_2_DOPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EL3_2_DOPfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EL3_2_DOP_BCM56370_A0fmt */ 
        /* format            EL3_2_DOPfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EL3_2_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EL3_3_DOPfmt */ 
        /* format            EL3_3_DOPfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EL3_3_DOPfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EL3_3_DOP_BCM56370_A0fmt */ 
        /* format            EL3_3_DOPfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EL3_3_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EL3_4_DOPfmt */ 
        /* format            EL3_4_DOPfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EL3_4_DOPfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EL3_4_DOP_BCM56370_A0fmt */ 
        /* format            EL3_4_DOPfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EL3_4_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EL3_5_DOPfmt */ 
        /* format            EL3_5_DOPfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EL3_5_DOPfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EL3_5_DOP_BCM56370_A0fmt */ 
        /* format            EL3_5_DOPfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EPMOD_0_DOPfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EL3_DOPfmt */ 
        /* format            EL3_DOPfmt */
        /* nFields     */ 48,
        /* *fields     */ soc_EL3_DOPfmt_fields,
        /* bits        */ 576,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EL3_EMOP_BUFFERfmt */ 
        /* format            EL3_EMOP_BUFFERfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EL3_EMOP_BUFFERfmt_fields,
        /* bits        */ 106,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EL3_EMOP_BUFFER_BCM56370_A0fmt */ 
        /* format            EL3_EMOP_BUFFERfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_EL3_EMOP_BUFFER_BCM56370_A0fmt_fields,
        /* bits        */ 106,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EL3_FCfmt */ 
        /* format            EL3_FCfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EL3_FCfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EL3_OBJECT_BUSfmt */ 
        /* format            EL3_OBJECT_BUSfmt */
        /* nFields     */ 131,
        /* *fields     */ soc_EL3_OBJECT_BUSfmt_fields,
        /* bits        */ 1302,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EL3_OBJECT_BUS_BCM56370_A0fmt */ 
        /* format            EL3_OBJECT_BUSfmt */
        /* nFields     */ 140,
        /* *fields     */ soc_EL3_OBJECT_BUS_BCM56370_A0fmt_fields,
        /* bits        */ 1326,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EL3_OBJECT_BUS_BCM56770_A0fmt */ 
        /* format            EL3_OBJECT_BUSfmt */
        /* nFields     */ 133,
        /* *fields     */ soc_EL3_OBJECT_BUS_BCM56770_A0fmt_fields,
        /* bits        */ 1326,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EL3_TIMESTAMP_ACTION_SETfmt */ 
        /* format            EL3_TIMESTAMP_ACTION_SETfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EL3_TIMESTAMP_ACTION_SETfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_EMC_TO_DEQ_RD_REQ_COMPLETE_INFOfmt */ 
        /* format            EMC_TO_DEQ_RD_REQ_COMPLETE_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EMC_TO_DEQ_RD_REQ_COMPLETE_INFOfmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_EMC_TO_DEQ_RD_REQ_COMPLETE_INFO_BCM56450_A0fmt */ 
        /* format            EMC_TO_DEQ_RD_REQ_COMPLETE_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EMC_TO_DEQ_RD_REQ_COMPLETE_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_EMC_TO_DEQ_RD_REQ_COMPLETE_INFO_BCM56450_B0fmt */ 
        /* format            EMC_TO_DEQ_RD_REQ_COMPLETE_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EMC_TO_DEQ_RD_REQ_COMPLETE_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_EMC_TO_DEQ_RD_REQ_COMPLETE_INFO_BCM56450_B1fmt */ 
        /* format            EMC_TO_DEQ_RD_REQ_COMPLETE_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EMC_TO_DEQ_RD_REQ_COMPLETE_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_EMC_TO_DEQ_RD_REQ_INFOfmt */ 
        /* format            EMC_TO_DEQ_RD_REQ_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EMC_TO_DEQ_RD_REQ_INFOfmt_fields,
        /* bits        */ 38,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_EMC_TO_DEQ_RD_REQ_INFO_BCM56440_B0fmt */ 
        /* format            EMC_TO_DEQ_RD_REQ_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EMC_TO_DEQ_RD_REQ_INFOfmt_fields,
        /* bits        */ 38,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_EMC_TO_DEQ_RD_REQ_INFO_BCM56450_A0fmt */ 
        /* format            EMC_TO_DEQ_RD_REQ_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EMC_TO_DEQ_RD_REQ_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 38,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_EMC_TO_DEQ_RD_REQ_INFO_BCM56450_B0fmt */ 
        /* format            EMC_TO_DEQ_RD_REQ_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EMC_TO_DEQ_RD_REQ_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 38,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_EMC_TO_DEQ_RD_REQ_INFO_BCM56450_B1fmt */ 
        /* format            EMC_TO_DEQ_RD_REQ_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EMC_TO_DEQ_RD_REQ_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 38,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_EMC_TO_ITE_WR_REQ_PKT_COMPLETE_INFOfmt */ 
        /* format            EMC_TO_ITE_WR_REQ_PKT_COMPLETE_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EMC_TO_ITE_WR_REQ_PKT_COMPLETE_INFOfmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_EMC_TO_ITE_WR_REQ_PKT_COMPLETE_INFO_BCM56440_B0fmt */ 
        /* format            EMC_TO_ITE_WR_REQ_PKT_COMPLETE_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EMC_TO_ITE_WR_REQ_PKT_COMPLETE_INFOfmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_EMC_TO_ITE_WR_REQ_PKT_COMPLETE_INFO_BCM56450_A0fmt */ 
        /* format            EMC_TO_ITE_WR_REQ_PKT_COMPLETE_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EMC_TO_ITE_WR_REQ_PKT_COMPLETE_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_EMC_TO_ITE_WR_REQ_PKT_COMPLETE_INFO_BCM56450_B0fmt */ 
        /* format            EMC_TO_ITE_WR_REQ_PKT_COMPLETE_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EMC_TO_ITE_WR_REQ_PKT_COMPLETE_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_EMC_TO_ITE_WR_REQ_PKT_COMPLETE_INFO_BCM56450_B1fmt */ 
        /* format            EMC_TO_ITE_WR_REQ_PKT_COMPLETE_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EMC_TO_ITE_WR_REQ_PKT_COMPLETE_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 37,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_EMC_TO_LLS_INFOfmt */ 
        /* format            EMC_TO_LLS_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EMC_TO_LLS_INFOfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_EMC_TO_LLS_INFO_BCM56450_A0fmt */ 
        /* format            EMC_TO_LLS_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EMC_TO_LLS_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_EMC_TO_LLS_INFO_BCM56450_B0fmt */ 
        /* format            EMC_TO_LLS_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EMC_TO_LLS_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_EMC_TO_LLS_INFO_BCM56450_B1fmt */ 
        /* format            EMC_TO_LLS_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EMC_TO_LLS_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ENGINE_CTRL_DOP_DOPfmt */ 
        /* format            ENGINE_CTRL_DOP_DOPfmt */
        /* nFields     */ 26,
        /* *fields     */ soc_ENGINE_CTRL_DOP_DOPfmt_fields,
        /* bits        */ 192,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ENGINE_CTRL_DOP_DOP_BCM56370_A0fmt */ 
        /* format            ENGINE_CTRL_DOP_DOPfmt */
        /* nFields     */ 26,
        /* *fields     */ soc_ENGINE_CTRL_DOP_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 192,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_ENQS_CT_BYPfmt */ 
        /* format            ENQS_CT_BYPfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_ENQS_CT_BYPfmt_fields,
        /* bits        */ 70,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ENQS_CT_BYP_BCM56770_A0fmt */ 
        /* format            ENQS_CT_BYPfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_ENQS_CT_BYP_BCM56870_A0fmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ENQS_CT_BYP_BCM56870_A0fmt */ 
        /* format            ENQS_CT_BYPfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_ENQS_CT_BYP_BCM56870_A0fmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ENQS_CT_BYP_BCM56970_A0fmt */ 
        /* format            ENQS_CT_BYPfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_ENQS_CT_BYP_BCM56970_A0fmt_fields,
        /* bits        */ 71,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_ENQS_PIPEfmt */ 
        /* format            ENQS_PIPEfmt */
        /* nFields     */ 39,
        /* *fields     */ soc_ENQS_PIPEfmt_fields,
        /* bits        */ 311,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ENQS_PIPE_BCM56370_A0fmt */ 
        /* format            ENQS_PIPEfmt */
        /* nFields     */ 43,
        /* *fields     */ soc_ENQS_PIPE_BCM56370_A0fmt_fields,
        /* bits        */ 380,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ENQS_PIPE_BCM56770_A0fmt */ 
        /* format            ENQS_PIPEfmt */
        /* nFields     */ 43,
        /* *fields     */ soc_ENQS_PIPE_BCM56870_A0fmt_fields,
        /* bits        */ 505,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ENQS_PIPE_BCM56870_A0fmt */ 
        /* format            ENQS_PIPEfmt */
        /* nFields     */ 43,
        /* *fields     */ soc_ENQS_PIPE_BCM56870_A0fmt_fields,
        /* bits        */ 505,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ENQS_PIPE_BCM56970_A0fmt */ 
        /* format            ENQS_PIPEfmt */
        /* nFields     */ 43,
        /* *fields     */ soc_ENQS_PIPE_BCM56970_A0fmt_fields,
        /* bits        */ 361,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_ENQS_TO_DEQ_ASF_INFOfmt */ 
        /* format            ENQS_TO_DEQ_ASF_INFOfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_ENQS_TO_DEQ_ASF_INFOfmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ENQS_TO_DEQ_ASF_INFO_BCM56370_A0fmt */ 
        /* format            ENQS_TO_DEQ_ASF_INFOfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_ENQS_TO_DEQ_ASF_INFO_BCM56370_A0fmt_fields,
        /* bits        */ 71,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ENQS_TO_DEQ_ASF_INFO_BCM56770_A0fmt */ 
        /* format            ENQS_TO_DEQ_ASF_INFOfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_ENQS_TO_DEQ_ASF_INFO_BCM56870_A0fmt_fields,
        /* bits        */ 71,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ENQS_TO_DEQ_ASF_INFO_BCM56870_A0fmt */ 
        /* format            ENQS_TO_DEQ_ASF_INFOfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_ENQS_TO_DEQ_ASF_INFO_BCM56870_A0fmt_fields,
        /* bits        */ 71,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ENQS_TO_DEQ_ASF_INFO_BCM56970_A0fmt */ 
        /* format            ENQS_TO_DEQ_ASF_INFOfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_ENQS_TO_DEQ_ASF_INFO_BCM56970_A0fmt_fields,
        /* bits        */ 67,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_ENQS_TO_ENQX_INFOfmt */ 
        /* format            ENQS_TO_ENQX_INFOfmt */
        /* nFields     */ 39,
        /* *fields     */ soc_ENQS_PIPEfmt_fields,
        /* bits        */ 311,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ENQS_TO_ENQX_INFO_BCM56370_A0fmt */ 
        /* format            ENQS_TO_ENQX_INFOfmt */
        /* nFields     */ 44,
        /* *fields     */ soc_ENQS_TO_ENQX_INFO_BCM56370_A0fmt_fields,
        /* bits        */ 380,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ENQS_TO_ENQX_INFO_BCM56770_A0fmt */ 
        /* format            ENQS_TO_ENQX_INFOfmt */
        /* nFields     */ 44,
        /* *fields     */ soc_ENQS_TO_ENQX_INFO_BCM56870_A0fmt_fields,
        /* bits        */ 505,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ENQS_TO_ENQX_INFO_BCM56870_A0fmt */ 
        /* format            ENQS_TO_ENQX_INFOfmt */
        /* nFields     */ 44,
        /* *fields     */ soc_ENQS_TO_ENQX_INFO_BCM56870_A0fmt_fields,
        /* bits        */ 505,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_ENQS_TO_ENQX_INFO_BCM56965_A0fmt */ 
        /* format            ENQS_TO_ENQX_INFOfmt */
        /* nFields     */ 39,
        /* *fields     */ soc_ENQS_PIPEfmt_fields,
        /* bits        */ 311,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ENQS_TO_ENQX_INFO_BCM56970_A0fmt */ 
        /* format            ENQS_TO_ENQX_INFOfmt */
        /* nFields     */ 44,
        /* *fields     */ soc_ENQS_TO_ENQX_INFOfmt_fields,
        /* bits        */ 361,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_ENQS_TO_TOQ_CELLLINK_WDATAfmt */ 
        /* format            ENQS_TO_TOQ_CELLLINK_WDATAfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQS_TO_TOQ_CELLLINK_WDATAfmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ENQX_TO_CTR_TX_PKT_INFOfmt */ 
        /* format            ENQX_TO_CTR_TX_PKT_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ENQX_TO_CTR_TX_PKT_INFOfmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ENQX_TO_CTR_TX_PKT_INFO_BCM56370_A0fmt */ 
        /* format            ENQX_TO_CTR_TX_PKT_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ENQX_TO_CTR_TX_PKT_INFO_BCM56370_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ENQX_TO_CTR_TX_PKT_INFO_BCM56770_A0fmt */ 
        /* format            ENQX_TO_CTR_TX_PKT_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ENQX_TO_CTR_TX_PKT_INFO_BCM56870_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ENQX_TO_CTR_TX_PKT_INFO_BCM56870_A0fmt */ 
        /* format            ENQX_TO_CTR_TX_PKT_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ENQX_TO_CTR_TX_PKT_INFO_BCM56870_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_ENQX_TO_PQE_INFOfmt */ 
        /* format            ENQX_TO_PQE_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ENQX_TO_PQE_INFOfmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ENQX_TO_PQE_INFO_BCM56370_A0fmt */ 
        /* format            ENQX_TO_PQE_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ENQX_TO_PQE_INFO_BCM56370_A0fmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ENQX_TO_PQE_INFO_BCM56770_A0fmt */ 
        /* format            ENQX_TO_PQE_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ENQX_TO_PQE_INFO_BCM56870_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ENQX_TO_PQE_INFO_BCM56870_A0fmt */ 
        /* format            ENQX_TO_PQE_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ENQX_TO_PQE_INFO_BCM56870_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ENQX_TO_PQE_INFO_BCM56970_A0fmt */ 
        /* format            ENQX_TO_PQE_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ENQX_TO_PQE_INFO_BCM56970_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ENQX_TO_TCB_DROP_TYPEfmt */ 
        /* format            ENQX_TO_TCB_DROP_TYPEfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ENQX_TO_TCB_DROP_TYPEfmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ENQX_TO_TCB_MPB_INFOfmt */ 
        /* format            ENQX_TO_TCB_MPB_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQX_TO_TCB_MPB_INFOfmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ENQX_TO_TOQ_CELLLINK_WDATAfmt */ 
        /* format            ENQX_TO_TOQ_CELLLINK_WDATAfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQX_TO_TOQ_CELLLINK_WDATAfmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ENQX_TO_TOQ_CELLLINK_WDATA_BCM56770_A0fmt */ 
        /* format            ENQX_TO_TOQ_CELLLINK_WDATAfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQX_TO_TOQ_CELLLINK_WDATA_BCM56870_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ENQX_TO_TOQ_CELLLINK_WDATA_BCM56870_A0fmt */ 
        /* format            ENQX_TO_TOQ_CELLLINK_WDATAfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQX_TO_TOQ_CELLLINK_WDATA_BCM56870_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ENQX_TO_TOQ_SRCPORT_INFOfmt */ 
        /* format            ENQX_TO_TOQ_SRCPORT_INFOfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQX_TO_TOQ_SRCPORT_INFOfmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ENQX_TO_TOQ_SRCPORT_INFO_BCM56370_A0fmt */ 
        /* format            ENQX_TO_TOQ_SRCPORT_INFOfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQX_TO_TOQ_SRCPORT_INFO_BCM56870_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ENQX_TO_TOQ_SRCPORT_INFO_BCM56770_A0fmt */ 
        /* format            ENQX_TO_TOQ_SRCPORT_INFOfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQX_TO_TOQ_SRCPORT_INFO_BCM56870_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ENQX_TO_TOQ_SRCPORT_INFO_BCM56870_A0fmt */ 
        /* format            ENQX_TO_TOQ_SRCPORT_INFOfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQX_TO_TOQ_SRCPORT_INFO_BCM56870_A0fmt_fields,
        /* bits        */ 8,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_ENQ_CT_DATA_DELAY_INFOfmt */ 
        /* format            ENQ_CT_DATA_DELAY_INFOfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_ENQ_CT_DATA_DELAY_INFOfmt_fields,
        /* bits        */ 429,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_ENQ_CT_DATA_DELAY_INFO_BCM56560_A0fmt */ 
        /* format            ENQ_CT_DATA_DELAY_INFOfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_ENQ_CT_DATA_DELAY_INFO_BCM56560_A0fmt_fields,
        /* bits        */ 338,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_ENQ_CT_DATA_DELAY_INFO_BCM56560_B0fmt */ 
        /* format            ENQ_CT_DATA_DELAY_INFOfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_ENQ_CT_DATA_DELAY_INFO_BCM56560_A0fmt_fields,
        /* bits        */ 338,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_ENQ_CT_DATA_DELAY_INFO_BCM56670_A0fmt */ 
        /* format            ENQ_CT_DATA_DELAY_INFOfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_ENQ_CT_DATA_DELAY_INFO_BCM56670_A0fmt_fields,
        /* bits        */ 312,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ENQ_CT_DATA_DELAY_INFO_BCM56670_B0fmt */ 
        /* format            ENQ_CT_DATA_DELAY_INFOfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_ENQ_CT_DATA_DELAY_INFO_BCM56670_A0fmt_fields,
        /* bits        */ 312,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_ENQ_DEFfmt */ 
        /* format            ENQ_DEFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_DEFfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_ENQ_DEF_BCM56334_A0fmt */ 
        /* format            ENQ_DEFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_DEFfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_ENQ_DEF_BCM56334_B0fmt */ 
        /* format            ENQ_DEFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_DEFfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_ENQ_DEF_BCM56440_A0fmt */ 
        /* format            ENQ_DEFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_DEF_BCM56840_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ENQ_DEF_BCM56440_B0fmt */ 
        /* format            ENQ_DEFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_DEF_BCM56840_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ENQ_DEF_BCM56450_A0fmt */ 
        /* format            ENQ_DEFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_DEF_BCM56450_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ENQ_DEF_BCM56450_B0fmt */ 
        /* format            ENQ_DEFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_DEF_BCM56450_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ENQ_DEF_BCM56450_B1fmt */ 
        /* format            ENQ_DEFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_DEF_BCM56450_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_ENQ_DEF_BCM56524_A0fmt */ 
        /* format            ENQ_DEFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_DEFfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_ENQ_DEF_BCM56524_B0fmt */ 
        /* format            ENQ_DEFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_DEFfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_ENQ_DEF_BCM56624_A0fmt */ 
        /* format            ENQ_DEFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_DEFfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_ENQ_DEF_BCM56624_B0fmt */ 
        /* format            ENQ_DEFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_DEFfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_ENQ_DEF_BCM56634_A0fmt */ 
        /* format            ENQ_DEFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_DEFfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_ENQ_DEF_BCM56634_B0fmt */ 
        /* format            ENQ_DEFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_DEFfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_ENQ_DEF_BCM56680_A0fmt */ 
        /* format            ENQ_DEFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_DEFfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_ENQ_DEF_BCM56680_B0fmt */ 
        /* format            ENQ_DEFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_DEFfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_ENQ_DEF_BCM56685_A0fmt */ 
        /* format            ENQ_DEFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_DEFfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_ENQ_DEF_BCM56685_B0fmt */ 
        /* format            ENQ_DEFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_DEFfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_ENQ_DEF_BCM56725_A0fmt */ 
        /* format            ENQ_DEFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_DEFfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_ENQ_DEF_BCM56820_A0fmt */ 
        /* format            ENQ_DEFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_DEFfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_ENQ_DEF_BCM56840_A0fmt */ 
        /* format            ENQ_DEFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_DEF_BCM56840_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_ENQ_DEF_BCM56840_B0fmt */ 
        /* format            ENQ_DEFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_DEF_BCM56840_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_ENQ_DEF_BCM88732_A0fmt */ 
        /* format            ENQ_DEFfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_DEF_BCM88732_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_ENQ_DELAY_HOLD_INFOfmt */ 
        /* format            ENQ_DELAY_HOLD_INFOfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ENQ_DELAY_HOLD_INFOfmt_fields,
        /* bits        */ 110,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_ENQ_DELAY_HOLD_INFO_BCM56524_A0fmt */ 
        /* format            ENQ_DELAY_HOLD_INFOfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ENQ_DELAY_HOLD_INFOfmt_fields,
        /* bits        */ 110,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_ENQ_DELAY_HOLD_INFO_BCM56524_B0fmt */ 
        /* format            ENQ_DELAY_HOLD_INFOfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ENQ_DELAY_HOLD_INFOfmt_fields,
        /* bits        */ 110,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_ENQ_DELAY_HOLD_INFO_BCM56685_A0fmt */ 
        /* format            ENQ_DELAY_HOLD_INFOfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ENQ_DELAY_HOLD_INFOfmt_fields,
        /* bits        */ 110,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_ENQ_DELAY_HOLD_INFO_BCM56685_B0fmt */ 
        /* format            ENQ_DELAY_HOLD_INFOfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ENQ_DELAY_HOLD_INFOfmt_fields,
        /* bits        */ 110,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ENQ_EXT_PTRfmt */ 
        /* format            ENQ_EXT_PTRfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_EXT_PTRfmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ENQ_EXT_PTR_BCM56260_A0fmt */ 
        /* format            ENQ_EXT_PTRfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_EXT_PTR_BCM56260_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ENQ_EXT_PTR_BCM56260_B0fmt */ 
        /* format            ENQ_EXT_PTRfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_EXT_PTR_BCM56260_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ENQ_EXT_PTR_BCM56450_A0fmt */ 
        /* format            ENQ_EXT_PTRfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_EXT_PTR_BCM56450_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ENQ_EXT_PTR_BCM56450_B0fmt */ 
        /* format            ENQ_EXT_PTRfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_EXT_PTR_BCM56450_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ENQ_EXT_PTR_BCM56450_B1fmt */ 
        /* format            ENQ_EXT_PTRfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_EXT_PTR_BCM56450_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ENQ_INT_PTRfmt */ 
        /* format            ENQ_INT_PTRfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_INT_PTRfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ENQ_INT_PTR_BCM56260_A0fmt */ 
        /* format            ENQ_INT_PTRfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_INT_PTR_BCM56260_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ENQ_INT_PTR_BCM56260_B0fmt */ 
        /* format            ENQ_INT_PTRfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_INT_PTR_BCM56260_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ENQ_INT_PTR_BCM56270_A0fmt */ 
        /* format            ENQ_INT_PTRfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_INT_PTR_BCM56260_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ENQ_INT_PTR_BCM56450_A0fmt */ 
        /* format            ENQ_INT_PTRfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_INT_PTR_BCM56450_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ENQ_INT_PTR_BCM56450_B0fmt */ 
        /* format            ENQ_INT_PTRfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_INT_PTR_BCM56450_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ENQ_INT_PTR_BCM56450_B1fmt */ 
        /* format            ENQ_INT_PTRfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_INT_PTR_BCM56450_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_ENQ_PBI_SOP_INFOfmt */ 
        /* format            ENQ_PBI_SOP_INFOfmt */
        /* nFields     */ 27,
        /* *fields     */ soc_ENQ_PBI_SOP_INFOfmt_fields,
        /* bits        */ 329,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_ENQ_PBI_SOP_INFO_BCM56560_A0fmt */ 
        /* format            ENQ_PBI_SOP_INFOfmt */
        /* nFields     */ 28,
        /* *fields     */ soc_ENQ_PBI_SOP_INFO_BCM56560_A0fmt_fields,
        /* bits        */ 266,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_ENQ_PBI_SOP_INFO_BCM56560_B0fmt */ 
        /* format            ENQ_PBI_SOP_INFOfmt */
        /* nFields     */ 28,
        /* *fields     */ soc_ENQ_PBI_SOP_INFO_BCM56560_A0fmt_fields,
        /* bits        */ 266,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_ENQ_PBI_SOP_INFO_BCM56670_A0fmt */ 
        /* format            ENQ_PBI_SOP_INFOfmt */
        /* nFields     */ 28,
        /* *fields     */ soc_ENQ_PBI_SOP_INFO_BCM56670_A0fmt_fields,
        /* bits        */ 246,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ENQ_PBI_SOP_INFO_BCM56670_B0fmt */ 
        /* format            ENQ_PBI_SOP_INFOfmt */
        /* nFields     */ 28,
        /* *fields     */ soc_ENQ_PBI_SOP_INFO_BCM56670_A0fmt_fields,
        /* bits        */ 246,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_ENQ_PIPEfmt */ 
        /* format            ENQ_PIPEfmt */
        /* nFields     */ 18,
        /* *fields     */ soc_ENQ_PIPEfmt_fields,
        /* bits        */ 102,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ENQ_PIPE_BCM56260_A0fmt */ 
        /* format            ENQ_PIPEfmt */
        /* nFields     */ 55,
        /* *fields     */ soc_ENQ_PIPE_BCM56260_A0fmt_fields,
        /* bits        */ 411,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ENQ_PIPE_BCM56260_B0fmt */ 
        /* format            ENQ_PIPEfmt */
        /* nFields     */ 55,
        /* *fields     */ soc_ENQ_PIPE_BCM56260_A0fmt_fields,
        /* bits        */ 411,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ENQ_PIPE_BCM56270_A0fmt */ 
        /* format            ENQ_PIPEfmt */
        /* nFields     */ 43,
        /* *fields     */ soc_ENQ_PIPE_BCM56270_A0fmt_fields,
        /* bits        */ 240,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_ENQ_PIPE_BCM56334_A0fmt */ 
        /* format            ENQ_PIPEfmt */
        /* nFields     */ 28,
        /* *fields     */ soc_ENQ_PIPE_BCM56334_A0fmt_fields,
        /* bits        */ 192,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_ENQ_PIPE_BCM56334_B0fmt */ 
        /* format            ENQ_PIPEfmt */
        /* nFields     */ 28,
        /* *fields     */ soc_ENQ_PIPE_BCM56334_A0fmt_fields,
        /* bits        */ 192,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_ENQ_PIPE_BCM56340_A0fmt */ 
        /* format            ENQ_PIPEfmt */
        /* nFields     */ 31,
        /* *fields     */ soc_ENQ_PIPE_BCM56640_A0fmt_fields,
        /* bits        */ 251,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_ENQ_PIPE_BCM56440_A0fmt */ 
        /* format            ENQ_PIPEfmt */
        /* nFields     */ 46,
        /* *fields     */ soc_ENQ_PIPE_BCM56440_A0fmt_fields,
        /* bits        */ 253,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ENQ_PIPE_BCM56440_B0fmt */ 
        /* format            ENQ_PIPEfmt */
        /* nFields     */ 46,
        /* *fields     */ soc_ENQ_PIPE_BCM56440_A0fmt_fields,
        /* bits        */ 253,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ENQ_PIPE_BCM56450_A0fmt */ 
        /* format            ENQ_PIPEfmt */
        /* nFields     */ 55,
        /* *fields     */ soc_ENQ_PIPE_BCM56450_A0fmt_fields,
        /* bits        */ 581,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ENQ_PIPE_BCM56450_B0fmt */ 
        /* format            ENQ_PIPEfmt */
        /* nFields     */ 55,
        /* *fields     */ soc_ENQ_PIPE_BCM56450_A0fmt_fields,
        /* bits        */ 581,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ENQ_PIPE_BCM56450_B1fmt */ 
        /* format            ENQ_PIPEfmt */
        /* nFields     */ 55,
        /* *fields     */ soc_ENQ_PIPE_BCM56450_A0fmt_fields,
        /* bits        */ 581,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_ENQ_PIPE_BCM56524_A0fmt */ 
        /* format            ENQ_PIPEfmt */
        /* nFields     */ 33,
        /* *fields     */ soc_ENQ_PIPE_BCM56634_A0fmt_fields,
        /* bits        */ 310,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_ENQ_PIPE_BCM56524_B0fmt */ 
        /* format            ENQ_PIPEfmt */
        /* nFields     */ 33,
        /* *fields     */ soc_ENQ_PIPE_BCM56634_A0fmt_fields,
        /* bits        */ 310,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_ENQ_PIPE_BCM56560_A0fmt */ 
        /* format            ENQ_PIPEfmt */
        /* nFields     */ 29,
        /* *fields     */ soc_ENQ_PIPE_BCM56560_A0fmt_fields,
        /* bits        */ 297,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_ENQ_PIPE_BCM56560_B0fmt */ 
        /* format            ENQ_PIPEfmt */
        /* nFields     */ 29,
        /* *fields     */ soc_ENQ_PIPE_BCM56560_A0fmt_fields,
        /* bits        */ 297,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_ENQ_PIPE_BCM56624_A0fmt */ 
        /* format            ENQ_PIPEfmt */
        /* nFields     */ 28,
        /* *fields     */ soc_ENQ_PIPE_BCM56624_A0fmt_fields,
        /* bits        */ 267,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_ENQ_PIPE_BCM56624_B0fmt */ 
        /* format            ENQ_PIPEfmt */
        /* nFields     */ 28,
        /* *fields     */ soc_ENQ_PIPE_BCM56624_A0fmt_fields,
        /* bits        */ 267,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_ENQ_PIPE_BCM56634_A0fmt */ 
        /* format            ENQ_PIPEfmt */
        /* nFields     */ 33,
        /* *fields     */ soc_ENQ_PIPE_BCM56634_A0fmt_fields,
        /* bits        */ 310,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_ENQ_PIPE_BCM56634_B0fmt */ 
        /* format            ENQ_PIPEfmt */
        /* nFields     */ 33,
        /* *fields     */ soc_ENQ_PIPE_BCM56634_A0fmt_fields,
        /* bits        */ 310,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ENQ_PIPE_BCM56640_A0fmt */ 
        /* format            ENQ_PIPEfmt */
        /* nFields     */ 31,
        /* *fields     */ soc_ENQ_PIPE_BCM56640_A0fmt_fields,
        /* bits        */ 251,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_ENQ_PIPE_BCM56670_A0fmt */ 
        /* format            ENQ_PIPEfmt */
        /* nFields     */ 32,
        /* *fields     */ soc_ENQ_PIPE_BCM56670_A0fmt_fields,
        /* bits        */ 281,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ENQ_PIPE_BCM56670_B0fmt */ 
        /* format            ENQ_PIPEfmt */
        /* nFields     */ 32,
        /* *fields     */ soc_ENQ_PIPE_BCM56670_A0fmt_fields,
        /* bits        */ 281,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_ENQ_PIPE_BCM56680_A0fmt */ 
        /* format            ENQ_PIPEfmt */
        /* nFields     */ 28,
        /* *fields     */ soc_ENQ_PIPE_BCM56624_A0fmt_fields,
        /* bits        */ 267,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_ENQ_PIPE_BCM56680_B0fmt */ 
        /* format            ENQ_PIPEfmt */
        /* nFields     */ 28,
        /* *fields     */ soc_ENQ_PIPE_BCM56624_A0fmt_fields,
        /* bits        */ 267,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_ENQ_PIPE_BCM56685_A0fmt */ 
        /* format            ENQ_PIPEfmt */
        /* nFields     */ 33,
        /* *fields     */ soc_ENQ_PIPE_BCM56634_A0fmt_fields,
        /* bits        */ 310,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_ENQ_PIPE_BCM56685_B0fmt */ 
        /* format            ENQ_PIPEfmt */
        /* nFields     */ 33,
        /* *fields     */ soc_ENQ_PIPE_BCM56634_A0fmt_fields,
        /* bits        */ 310,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_ENQ_PIPE_BCM56725_A0fmt */ 
        /* format            ENQ_PIPEfmt */
        /* nFields     */ 26,
        /* *fields     */ soc_ENQ_PIPE_BCM56820_A0fmt_fields,
        /* bits        */ 170,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_ENQ_PIPE_BCM56820_A0fmt */ 
        /* format            ENQ_PIPEfmt */
        /* nFields     */ 26,
        /* *fields     */ soc_ENQ_PIPE_BCM56820_A0fmt_fields,
        /* bits        */ 170,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_ENQ_PIPE_BCM56840_A0fmt */ 
        /* format            ENQ_PIPEfmt */
        /* nFields     */ 26,
        /* *fields     */ soc_ENQ_PIPE_BCM56840_A0fmt_fields,
        /* bits        */ 248,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_ENQ_PIPE_BCM56840_B0fmt */ 
        /* format            ENQ_PIPEfmt */
        /* nFields     */ 26,
        /* *fields     */ soc_ENQ_PIPE_BCM56840_A0fmt_fields,
        /* bits        */ 248,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_ENQ_PIPE_BCM56850_A0fmt */ 
        /* format            ENQ_PIPEfmt */
        /* nFields     */ 29,
        /* *fields     */ soc_ENQ_PIPE_BCM56850_A0fmt_fields,
        /* bits        */ 365,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_ENQ_PIPE_BCM56860_A0fmt */ 
        /* format            ENQ_PIPEfmt */
        /* nFields     */ 29,
        /* *fields     */ soc_ENQ_PIPE_BCM56850_A0fmt_fields,
        /* bits        */ 365,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_ENQ_PIPE_BCM88732_A0fmt */ 
        /* format            ENQ_PIPEfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_ENQ_PIPE_BCM88732_A0fmt_fields,
        /* bits        */ 78,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ENQ_POST_PAC_SAE_SRCPORT_CTXT_FIFOfmt */ 
        /* format            ENQ_POST_PAC_SAE_SRCPORT_CTXT_FIFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ENQ_POST_PAC_SAE_SRCPORT_CTXT_FIFOfmt_fields,
        /* bits        */ 209,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ENQ_POST_PAC_SAE_SRCPORT_CTXT_FIFO_BCM56270_A0fmt */ 
        /* format            ENQ_POST_PAC_SAE_SRCPORT_CTXT_FIFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ENQ_POST_PAC_SAE_SRCPORT_CTXT_FIFO_BCM56270_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_ENQ_PREV_CELL_INFOfmt */ 
        /* format            ENQ_PREV_CELL_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_PREV_CELL_INFOfmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_ENQ_PREV_CELL_INFO_BCM56334_A0fmt */ 
        /* format            ENQ_PREV_CELL_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ENQ_PREV_CELL_INFO_BCM56334_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_ENQ_PREV_CELL_INFO_BCM56334_B0fmt */ 
        /* format            ENQ_PREV_CELL_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ENQ_PREV_CELL_INFO_BCM56334_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_ENQ_PREV_CELL_INFO_BCM56340_A0fmt */ 
        /* format            ENQ_PREV_CELL_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_PREV_CELL_INFO_BCM56640_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_ENQ_PREV_CELL_INFO_BCM56440_A0fmt */ 
        /* format            ENQ_PREV_CELL_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_PREV_CELL_INFO_BCM56840_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ENQ_PREV_CELL_INFO_BCM56440_B0fmt */ 
        /* format            ENQ_PREV_CELL_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_PREV_CELL_INFO_BCM56840_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ENQ_PREV_CELL_INFO_BCM56450_A0fmt */ 
        /* format            ENQ_PREV_CELL_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_PREV_CELL_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ENQ_PREV_CELL_INFO_BCM56450_B0fmt */ 
        /* format            ENQ_PREV_CELL_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_PREV_CELL_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ENQ_PREV_CELL_INFO_BCM56450_B1fmt */ 
        /* format            ENQ_PREV_CELL_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_PREV_CELL_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_ENQ_PREV_CELL_INFO_BCM56524_A0fmt */ 
        /* format            ENQ_PREV_CELL_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ENQ_PREV_CELL_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_ENQ_PREV_CELL_INFO_BCM56524_B0fmt */ 
        /* format            ENQ_PREV_CELL_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ENQ_PREV_CELL_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_ENQ_PREV_CELL_INFO_BCM56560_A0fmt */ 
        /* format            ENQ_PREV_CELL_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_PREV_CELL_INFO_BCM56560_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_ENQ_PREV_CELL_INFO_BCM56560_B0fmt */ 
        /* format            ENQ_PREV_CELL_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_PREV_CELL_INFO_BCM56560_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_ENQ_PREV_CELL_INFO_BCM56624_A0fmt */ 
        /* format            ENQ_PREV_CELL_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ENQ_PREV_CELL_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_ENQ_PREV_CELL_INFO_BCM56624_B0fmt */ 
        /* format            ENQ_PREV_CELL_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ENQ_PREV_CELL_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_ENQ_PREV_CELL_INFO_BCM56634_A0fmt */ 
        /* format            ENQ_PREV_CELL_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ENQ_PREV_CELL_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_ENQ_PREV_CELL_INFO_BCM56634_B0fmt */ 
        /* format            ENQ_PREV_CELL_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ENQ_PREV_CELL_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ENQ_PREV_CELL_INFO_BCM56640_A0fmt */ 
        /* format            ENQ_PREV_CELL_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_PREV_CELL_INFO_BCM56640_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_ENQ_PREV_CELL_INFO_BCM56670_A0fmt */ 
        /* format            ENQ_PREV_CELL_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_PREV_CELL_INFO_BCM56670_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ENQ_PREV_CELL_INFO_BCM56670_B0fmt */ 
        /* format            ENQ_PREV_CELL_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_PREV_CELL_INFO_BCM56670_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_ENQ_PREV_CELL_INFO_BCM56680_A0fmt */ 
        /* format            ENQ_PREV_CELL_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ENQ_PREV_CELL_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_ENQ_PREV_CELL_INFO_BCM56680_B0fmt */ 
        /* format            ENQ_PREV_CELL_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ENQ_PREV_CELL_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_ENQ_PREV_CELL_INFO_BCM56685_A0fmt */ 
        /* format            ENQ_PREV_CELL_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ENQ_PREV_CELL_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_ENQ_PREV_CELL_INFO_BCM56685_B0fmt */ 
        /* format            ENQ_PREV_CELL_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ENQ_PREV_CELL_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_ENQ_PREV_CELL_INFO_BCM56725_A0fmt */ 
        /* format            ENQ_PREV_CELL_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_PREV_CELL_INFOfmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_ENQ_PREV_CELL_INFO_BCM56820_A0fmt */ 
        /* format            ENQ_PREV_CELL_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_PREV_CELL_INFOfmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_ENQ_PREV_CELL_INFO_BCM56840_A0fmt */ 
        /* format            ENQ_PREV_CELL_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_PREV_CELL_INFO_BCM56840_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_ENQ_PREV_CELL_INFO_BCM56840_B0fmt */ 
        /* format            ENQ_PREV_CELL_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_PREV_CELL_INFO_BCM56840_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_ENQ_PREV_CELL_INFO_BCM56850_A0fmt */ 
        /* format            ENQ_PREV_CELL_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_PREV_CELL_INFO_BCM56850_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_ENQ_PREV_CELL_INFO_BCM56860_A0fmt */ 
        /* format            ENQ_PREV_CELL_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_PREV_CELL_INFO_BCM56850_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_ENQ_PREV_CELL_INFO_BCM88732_A0fmt */ 
        /* format            ENQ_PREV_CELL_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_PREV_CELL_INFO_BCM88732_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_ENQ_SOP_CELLHDRfmt */ 
        /* format            ENQ_SOP_CELLHDRfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ENQ_SOP_CELLHDRfmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_ENQ_SOP_CELLHDR_BCM56334_A0fmt */ 
        /* format            ENQ_SOP_CELLHDRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_SOP_CELLHDR_BCM56624_A0fmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_ENQ_SOP_CELLHDR_BCM56334_B0fmt */ 
        /* format            ENQ_SOP_CELLHDRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_SOP_CELLHDR_BCM56624_A0fmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_ENQ_SOP_CELLHDR_BCM56440_A0fmt */ 
        /* format            ENQ_SOP_CELLHDRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_SOP_CELLHDR_BCM56624_A0fmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ENQ_SOP_CELLHDR_BCM56440_B0fmt */ 
        /* format            ENQ_SOP_CELLHDRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_SOP_CELLHDR_BCM56624_A0fmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ENQ_SOP_CELLHDR_BCM56450_A0fmt */ 
        /* format            ENQ_SOP_CELLHDRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_SOP_CELLHDR_BCM56450_A0fmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ENQ_SOP_CELLHDR_BCM56450_B0fmt */ 
        /* format            ENQ_SOP_CELLHDRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_SOP_CELLHDR_BCM56450_A0fmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ENQ_SOP_CELLHDR_BCM56450_B1fmt */ 
        /* format            ENQ_SOP_CELLHDRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_SOP_CELLHDR_BCM56450_A0fmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_ENQ_SOP_CELLHDR_BCM56524_A0fmt */ 
        /* format            ENQ_SOP_CELLHDRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_SOP_CELLHDR_BCM56624_A0fmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_ENQ_SOP_CELLHDR_BCM56524_B0fmt */ 
        /* format            ENQ_SOP_CELLHDRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_SOP_CELLHDR_BCM56624_A0fmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_ENQ_SOP_CELLHDR_BCM56624_A0fmt */ 
        /* format            ENQ_SOP_CELLHDRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_SOP_CELLHDR_BCM56624_A0fmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_ENQ_SOP_CELLHDR_BCM56624_B0fmt */ 
        /* format            ENQ_SOP_CELLHDRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_SOP_CELLHDR_BCM56624_A0fmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_ENQ_SOP_CELLHDR_BCM56634_A0fmt */ 
        /* format            ENQ_SOP_CELLHDRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_SOP_CELLHDR_BCM56624_A0fmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_ENQ_SOP_CELLHDR_BCM56634_B0fmt */ 
        /* format            ENQ_SOP_CELLHDRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_SOP_CELLHDR_BCM56624_A0fmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_ENQ_SOP_CELLHDR_BCM56680_A0fmt */ 
        /* format            ENQ_SOP_CELLHDRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_SOP_CELLHDR_BCM56624_A0fmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_ENQ_SOP_CELLHDR_BCM56680_B0fmt */ 
        /* format            ENQ_SOP_CELLHDRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_SOP_CELLHDR_BCM56624_A0fmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_ENQ_SOP_CELLHDR_BCM56685_A0fmt */ 
        /* format            ENQ_SOP_CELLHDRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_SOP_CELLHDR_BCM56624_A0fmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_ENQ_SOP_CELLHDR_BCM56685_B0fmt */ 
        /* format            ENQ_SOP_CELLHDRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_SOP_CELLHDR_BCM56624_A0fmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_ENQ_SOP_CELLHDR_BCM56725_A0fmt */ 
        /* format            ENQ_SOP_CELLHDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_SOP_CELLHDR_BCM56820_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_ENQ_SOP_CELLHDR_BCM56820_A0fmt */ 
        /* format            ENQ_SOP_CELLHDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_SOP_CELLHDR_BCM56820_A0fmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_ENQ_SOP_CELLHDR_BCM56840_A0fmt */ 
        /* format            ENQ_SOP_CELLHDRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_SOP_CELLHDR_BCM56624_A0fmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_ENQ_SOP_CELLHDR_BCM56840_B0fmt */ 
        /* format            ENQ_SOP_CELLHDRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_SOP_CELLHDR_BCM56624_A0fmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_ENQ_SOP_INFOfmt */ 
        /* format            ENQ_SOP_INFOfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ENQ_SOP_INFOfmt_fields,
        /* bits        */ 341,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_ENQ_SOP_INFO_BCM56334_A0fmt */ 
        /* format            ENQ_SOP_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ENQ_SOP_INFO_BCM56334_A0fmt_fields,
        /* bits        */ 148,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_ENQ_SOP_INFO_BCM56334_B0fmt */ 
        /* format            ENQ_SOP_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ENQ_SOP_INFO_BCM56334_A0fmt_fields,
        /* bits        */ 148,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_ENQ_SOP_INFO_BCM56340_A0fmt */ 
        /* format            ENQ_SOP_INFOfmt */
        /* nFields     */ 21,
        /* *fields     */ soc_ENQ_SOP_INFO_BCM56640_A0fmt_fields,
        /* bits        */ 228,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_ENQ_SOP_INFO_BCM56440_A0fmt */ 
        /* format            ENQ_SOP_INFOfmt */
        /* nFields     */ 23,
        /* *fields     */ soc_ENQ_SOP_INFO_BCM56840_A0fmt_fields,
        /* bits        */ 237,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ENQ_SOP_INFO_BCM56440_B0fmt */ 
        /* format            ENQ_SOP_INFOfmt */
        /* nFields     */ 23,
        /* *fields     */ soc_ENQ_SOP_INFO_BCM56840_A0fmt_fields,
        /* bits        */ 237,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ENQ_SOP_INFO_BCM56450_A0fmt */ 
        /* format            ENQ_SOP_INFOfmt */
        /* nFields     */ 23,
        /* *fields     */ soc_ENQ_SOP_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 237,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ENQ_SOP_INFO_BCM56450_B0fmt */ 
        /* format            ENQ_SOP_INFOfmt */
        /* nFields     */ 23,
        /* *fields     */ soc_ENQ_SOP_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 237,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ENQ_SOP_INFO_BCM56450_B1fmt */ 
        /* format            ENQ_SOP_INFOfmt */
        /* nFields     */ 23,
        /* *fields     */ soc_ENQ_SOP_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 237,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_ENQ_SOP_INFO_BCM56524_A0fmt */ 
        /* format            ENQ_SOP_INFOfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_ENQ_SOP_INFO_BCM56634_A0fmt_fields,
        /* bits        */ 243,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_ENQ_SOP_INFO_BCM56524_B0fmt */ 
        /* format            ENQ_SOP_INFOfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_ENQ_SOP_INFO_BCM56634_A0fmt_fields,
        /* bits        */ 243,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_ENQ_SOP_INFO_BCM56624_A0fmt */ 
        /* format            ENQ_SOP_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ENQ_SOP_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 196,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_ENQ_SOP_INFO_BCM56624_B0fmt */ 
        /* format            ENQ_SOP_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ENQ_SOP_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 196,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_ENQ_SOP_INFO_BCM56634_A0fmt */ 
        /* format            ENQ_SOP_INFOfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_ENQ_SOP_INFO_BCM56634_A0fmt_fields,
        /* bits        */ 243,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_ENQ_SOP_INFO_BCM56634_B0fmt */ 
        /* format            ENQ_SOP_INFOfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_ENQ_SOP_INFO_BCM56634_A0fmt_fields,
        /* bits        */ 243,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ENQ_SOP_INFO_BCM56640_A0fmt */ 
        /* format            ENQ_SOP_INFOfmt */
        /* nFields     */ 21,
        /* *fields     */ soc_ENQ_SOP_INFO_BCM56640_A0fmt_fields,
        /* bits        */ 228,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_ENQ_SOP_INFO_BCM56680_A0fmt */ 
        /* format            ENQ_SOP_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ENQ_SOP_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 196,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_ENQ_SOP_INFO_BCM56680_B0fmt */ 
        /* format            ENQ_SOP_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ENQ_SOP_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 196,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_ENQ_SOP_INFO_BCM56685_A0fmt */ 
        /* format            ENQ_SOP_INFOfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_ENQ_SOP_INFO_BCM56634_A0fmt_fields,
        /* bits        */ 243,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_ENQ_SOP_INFO_BCM56685_B0fmt */ 
        /* format            ENQ_SOP_INFOfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_ENQ_SOP_INFO_BCM56634_A0fmt_fields,
        /* bits        */ 243,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_ENQ_SOP_INFO_BCM56725_A0fmt */ 
        /* format            ENQ_SOP_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ENQ_SOP_INFO_BCM56820_A0fmt_fields,
        /* bits        */ 121,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_ENQ_SOP_INFO_BCM56820_A0fmt */ 
        /* format            ENQ_SOP_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ENQ_SOP_INFO_BCM56820_A0fmt_fields,
        /* bits        */ 121,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_ENQ_SOP_INFO_BCM56840_A0fmt */ 
        /* format            ENQ_SOP_INFOfmt */
        /* nFields     */ 23,
        /* *fields     */ soc_ENQ_SOP_INFO_BCM56840_A0fmt_fields,
        /* bits        */ 237,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_ENQ_SOP_INFO_BCM56840_B0fmt */ 
        /* format            ENQ_SOP_INFOfmt */
        /* nFields     */ 23,
        /* *fields     */ soc_ENQ_SOP_INFO_BCM56840_A0fmt_fields,
        /* bits        */ 237,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_ENQ_SOP_INFO_BCM88732_A0fmt */ 
        /* format            ENQ_SOP_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_ENQ_SOP_INFO_BCM88732_A0fmt_fields,
        /* bits        */ 38,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ENQ_SRC_CTXT_FIFOfmt */ 
        /* format            ENQ_SRC_CTXT_FIFOfmt */
        /* nFields     */ 40,
        /* *fields     */ soc_ENQ_SRC_CTXT_FIFOfmt_fields,
        /* bits        */ 529,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ENQ_SRC_CTXT_FIFO_BCM56260_A0fmt */ 
        /* format            ENQ_SRC_CTXT_FIFOfmt */
        /* nFields     */ 40,
        /* *fields     */ soc_ENQ_SRC_CTXT_FIFO_BCM56260_A0fmt_fields,
        /* bits        */ 368,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ENQ_SRC_CTXT_FIFO_BCM56260_B0fmt */ 
        /* format            ENQ_SRC_CTXT_FIFOfmt */
        /* nFields     */ 40,
        /* *fields     */ soc_ENQ_SRC_CTXT_FIFO_BCM56260_A0fmt_fields,
        /* bits        */ 368,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ENQ_SRC_CTXT_FIFO_BCM56270_A0fmt */ 
        /* format            ENQ_SRC_CTXT_FIFOfmt */
        /* nFields     */ 35,
        /* *fields     */ soc_ENQ_SRC_CTXT_FIFO_BCM56270_A0fmt_fields,
        /* bits        */ 225,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_ENQ_ST7_TO_ENQOUTfmt */ 
        /* format            ENQ_ST7_TO_ENQOUTfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_ENQ_ST7_TO_ENQOUTfmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_ENQ_ST7_TO_ENQOUT_BCM56340_A0fmt */ 
        /* format            ENQ_ST7_TO_ENQOUTfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ENQ_ST7_TO_ENQOUT_BCM56640_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_ENQ_ST7_TO_ENQOUT_BCM56440_A0fmt */ 
        /* format            ENQ_ST7_TO_ENQOUTfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_ST7_TO_ENQOUT_BCM56840_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ENQ_ST7_TO_ENQOUT_BCM56440_B0fmt */ 
        /* format            ENQ_ST7_TO_ENQOUTfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_ST7_TO_ENQOUT_BCM56840_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ENQ_ST7_TO_ENQOUT_BCM56450_A0fmt */ 
        /* format            ENQ_ST7_TO_ENQOUTfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_ST7_TO_ENQOUT_BCM56450_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ENQ_ST7_TO_ENQOUT_BCM56450_B0fmt */ 
        /* format            ENQ_ST7_TO_ENQOUTfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_ST7_TO_ENQOUT_BCM56450_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ENQ_ST7_TO_ENQOUT_BCM56450_B1fmt */ 
        /* format            ENQ_ST7_TO_ENQOUTfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_ST7_TO_ENQOUT_BCM56450_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_ENQ_ST7_TO_ENQOUT_BCM56524_A0fmt */ 
        /* format            ENQ_ST7_TO_ENQOUTfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_ENQ_ST7_TO_ENQOUTfmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_ENQ_ST7_TO_ENQOUT_BCM56524_B0fmt */ 
        /* format            ENQ_ST7_TO_ENQOUTfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_ENQ_ST7_TO_ENQOUTfmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_ENQ_ST7_TO_ENQOUT_BCM56560_A0fmt */ 
        /* format            ENQ_ST7_TO_ENQOUTfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_ENQ_ST7_TO_ENQOUT_BCM56560_A0fmt_fields,
        /* bits        */ 279,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_ENQ_ST7_TO_ENQOUT_BCM56560_B0fmt */ 
        /* format            ENQ_ST7_TO_ENQOUTfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_ENQ_ST7_TO_ENQOUT_BCM56560_A0fmt_fields,
        /* bits        */ 279,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ENQ_ST7_TO_ENQOUT_BCM56640_A0fmt */ 
        /* format            ENQ_ST7_TO_ENQOUTfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ENQ_ST7_TO_ENQOUT_BCM56640_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_ENQ_ST7_TO_ENQOUT_BCM56670_A0fmt */ 
        /* format            ENQ_ST7_TO_ENQOUTfmt */
        /* nFields     */ 23,
        /* *fields     */ soc_ENQ_ST7_TO_ENQOUT_BCM56670_A0fmt_fields,
        /* bits        */ 266,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ENQ_ST7_TO_ENQOUT_BCM56670_B0fmt */ 
        /* format            ENQ_ST7_TO_ENQOUTfmt */
        /* nFields     */ 23,
        /* *fields     */ soc_ENQ_ST7_TO_ENQOUT_BCM56670_A0fmt_fields,
        /* bits        */ 266,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_ENQ_ST7_TO_ENQOUT_BCM56685_A0fmt */ 
        /* format            ENQ_ST7_TO_ENQOUTfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_ENQ_ST7_TO_ENQOUTfmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_ENQ_ST7_TO_ENQOUT_BCM56685_B0fmt */ 
        /* format            ENQ_ST7_TO_ENQOUTfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_ENQ_ST7_TO_ENQOUTfmt_fields,
        /* bits        */ 54,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_ENQ_ST7_TO_ENQOUT_BCM56840_A0fmt */ 
        /* format            ENQ_ST7_TO_ENQOUTfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_ST7_TO_ENQOUT_BCM56840_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_ENQ_ST7_TO_ENQOUT_BCM56840_B0fmt */ 
        /* format            ENQ_ST7_TO_ENQOUTfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_ST7_TO_ENQOUT_BCM56840_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_ENQ_ST7_TO_ENQOUT_BCM56850_A0fmt */ 
        /* format            ENQ_ST7_TO_ENQOUTfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_ENQ_ST7_TO_ENQOUT_BCM56850_A0fmt_fields,
        /* bits        */ 344,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_ENQ_ST7_TO_ENQOUT_BCM56860_A0fmt */ 
        /* format            ENQ_ST7_TO_ENQOUTfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_ENQ_ST7_TO_ENQOUT_BCM56850_A0fmt_fields,
        /* bits        */ 344,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_ENQ_TOP_PIPE_TO_CT_INFOfmt */ 
        /* format            ENQ_TOP_PIPE_TO_CT_INFOfmt */
        /* nFields     */ 31,
        /* *fields     */ soc_ENQ_TOP_PIPE_TO_CT_INFOfmt_fields,
        /* bits        */ 1177,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_ENQ_TOP_PIPE_TO_CT_INFO_BCM56560_A0fmt */ 
        /* format            ENQ_TOP_PIPE_TO_CT_INFOfmt */
        /* nFields     */ 31,
        /* *fields     */ soc_ENQ_TOP_PIPE_TO_CT_INFO_BCM56560_A0fmt_fields,
        /* bits        */ 869,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_ENQ_TOP_PIPE_TO_CT_INFO_BCM56560_B0fmt */ 
        /* format            ENQ_TOP_PIPE_TO_CT_INFOfmt */
        /* nFields     */ 31,
        /* *fields     */ soc_ENQ_TOP_PIPE_TO_CT_INFO_BCM56560_A0fmt_fields,
        /* bits        */ 869,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_ENQ_TOP_PIPE_TO_CT_INFO_BCM56670_A0fmt */ 
        /* format            ENQ_TOP_PIPE_TO_CT_INFOfmt */
        /* nFields     */ 31,
        /* *fields     */ soc_ENQ_TOP_PIPE_TO_CT_INFO_BCM56670_A0fmt_fields,
        /* bits        */ 789,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ENQ_TOP_PIPE_TO_CT_INFO_BCM56670_B0fmt */ 
        /* format            ENQ_TOP_PIPE_TO_CT_INFOfmt */
        /* nFields     */ 31,
        /* *fields     */ soc_ENQ_TOP_PIPE_TO_CT_INFO_BCM56670_A0fmt_fields,
        /* bits        */ 789,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_ADM_INFOfmt */ 
        /* format            ENQ_TO_ADM_INFOfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_ENQ_TO_ADM_INFOfmt_fields,
        /* bits        */ 46,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_ADM_INFO_BCM56260_A0fmt */ 
        /* format            ENQ_TO_ADM_INFOfmt */
        /* nFields     */ 38,
        /* *fields     */ soc_ENQ_TO_ADM_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 134,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_ADM_INFO_BCM56260_B0fmt */ 
        /* format            ENQ_TO_ADM_INFOfmt */
        /* nFields     */ 38,
        /* *fields     */ soc_ENQ_TO_ADM_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 134,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_ADM_INFO_BCM56270_A0fmt */ 
        /* format            ENQ_TO_ADM_INFOfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_ENQ_TO_ADM_INFO_BCM56270_A0fmt_fields,
        /* bits        */ 71,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_ADM_INFO_BCM56440_B0fmt */ 
        /* format            ENQ_TO_ADM_INFOfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_ENQ_TO_ADM_INFOfmt_fields,
        /* bits        */ 46,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_ADM_INFO_BCM56450_A0fmt */ 
        /* format            ENQ_TO_ADM_INFOfmt */
        /* nFields     */ 37,
        /* *fields     */ soc_ENQ_TO_ADM_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 148,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_ADM_INFO_BCM56450_B0fmt */ 
        /* format            ENQ_TO_ADM_INFOfmt */
        /* nFields     */ 37,
        /* *fields     */ soc_ENQ_TO_ADM_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 148,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ENQ_TO_ADM_INFO_BCM56450_B1fmt */ 
        /* format            ENQ_TO_ADM_INFOfmt */
        /* nFields     */ 37,
        /* *fields     */ soc_ENQ_TO_ADM_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 148,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_ADM_PIPEfmt */ 
        /* format            ENQ_TO_ADM_PIPEfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_ENQ_TO_ADM_PIPEfmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_ADM_PIPE_BCM56260_A0fmt */ 
        /* format            ENQ_TO_ADM_PIPEfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_ENQ_TO_ADM_PIPE_BCM56260_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_ADM_PIPE_BCM56260_B0fmt */ 
        /* format            ENQ_TO_ADM_PIPEfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_ENQ_TO_ADM_PIPE_BCM56260_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_ADM_PIPE_BCM56270_A0fmt */ 
        /* format            ENQ_TO_ADM_PIPEfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ENQ_TO_ADM_PIPE_BCM56270_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_ADM_PIPE_BCM56440_B0fmt */ 
        /* format            ENQ_TO_ADM_PIPEfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_ENQ_TO_ADM_PIPEfmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_ADM_PIPE_BCM56450_A0fmt */ 
        /* format            ENQ_TO_ADM_PIPEfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_ENQ_TO_ADM_PIPE_BCM56450_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_ADM_PIPE_BCM56450_B0fmt */ 
        /* format            ENQ_TO_ADM_PIPEfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_ENQ_TO_ADM_PIPE_BCM56450_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ENQ_TO_ADM_PIPE_BCM56450_B1fmt */ 
        /* format            ENQ_TO_ADM_PIPEfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_ENQ_TO_ADM_PIPE_BCM56450_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_AGING_PKT_PTRfmt */ 
        /* format            ENQ_TO_AGING_PKT_PTRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_TO_AGING_PKT_PTRfmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_AGING_PKT_PTR_BCM56334_A0fmt */ 
        /* format            ENQ_TO_AGING_PKT_PTRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_TO_AGING_PKT_PTR_BCM56334_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_AGING_PKT_PTR_BCM56334_B0fmt */ 
        /* format            ENQ_TO_AGING_PKT_PTRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_TO_AGING_PKT_PTR_BCM56334_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_AGING_PKT_PTR_BCM56340_A0fmt */ 
        /* format            ENQ_TO_AGING_PKT_PTRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_TO_AGING_PKT_PTR_BCM56640_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_AGING_PKT_PTR_BCM56440_A0fmt */ 
        /* format            ENQ_TO_AGING_PKT_PTRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_TO_AGING_PKT_PTR_BCM56840_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_AGING_PKT_PTR_BCM56440_B0fmt */ 
        /* format            ENQ_TO_AGING_PKT_PTRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_TO_AGING_PKT_PTR_BCM56840_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_AGING_PKT_PTR_BCM56450_A0fmt */ 
        /* format            ENQ_TO_AGING_PKT_PTRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_TO_AGING_PKT_PTR_BCM56450_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_AGING_PKT_PTR_BCM56450_B0fmt */ 
        /* format            ENQ_TO_AGING_PKT_PTRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_TO_AGING_PKT_PTR_BCM56450_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ENQ_TO_AGING_PKT_PTR_BCM56450_B1fmt */ 
        /* format            ENQ_TO_AGING_PKT_PTRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_TO_AGING_PKT_PTR_BCM56450_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_AGING_PKT_PTR_BCM56524_A0fmt */ 
        /* format            ENQ_TO_AGING_PKT_PTRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_TO_AGING_PKT_PTR_BCM56624_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_AGING_PKT_PTR_BCM56524_B0fmt */ 
        /* format            ENQ_TO_AGING_PKT_PTRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_TO_AGING_PKT_PTR_BCM56624_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_AGING_PKT_PTR_BCM56560_A0fmt */ 
        /* format            ENQ_TO_AGING_PKT_PTRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_TO_AGING_PKT_PTR_BCM56560_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_AGING_PKT_PTR_BCM56560_B0fmt */ 
        /* format            ENQ_TO_AGING_PKT_PTRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_TO_AGING_PKT_PTR_BCM56560_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_AGING_PKT_PTR_BCM56624_A0fmt */ 
        /* format            ENQ_TO_AGING_PKT_PTRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_TO_AGING_PKT_PTR_BCM56624_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_AGING_PKT_PTR_BCM56624_B0fmt */ 
        /* format            ENQ_TO_AGING_PKT_PTRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_TO_AGING_PKT_PTR_BCM56624_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_AGING_PKT_PTR_BCM56634_A0fmt */ 
        /* format            ENQ_TO_AGING_PKT_PTRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_TO_AGING_PKT_PTR_BCM56624_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_AGING_PKT_PTR_BCM56634_B0fmt */ 
        /* format            ENQ_TO_AGING_PKT_PTRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_TO_AGING_PKT_PTR_BCM56624_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_AGING_PKT_PTR_BCM56640_A0fmt */ 
        /* format            ENQ_TO_AGING_PKT_PTRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_TO_AGING_PKT_PTR_BCM56640_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_AGING_PKT_PTR_BCM56670_A0fmt */ 
        /* format            ENQ_TO_AGING_PKT_PTRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_TO_AGING_PKT_PTR_BCM56670_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_AGING_PKT_PTR_BCM56670_B0fmt */ 
        /* format            ENQ_TO_AGING_PKT_PTRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_TO_AGING_PKT_PTR_BCM56670_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_AGING_PKT_PTR_BCM56680_A0fmt */ 
        /* format            ENQ_TO_AGING_PKT_PTRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_TO_AGING_PKT_PTR_BCM56624_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_AGING_PKT_PTR_BCM56680_B0fmt */ 
        /* format            ENQ_TO_AGING_PKT_PTRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_TO_AGING_PKT_PTR_BCM56624_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_AGING_PKT_PTR_BCM56685_A0fmt */ 
        /* format            ENQ_TO_AGING_PKT_PTRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_TO_AGING_PKT_PTR_BCM56624_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_AGING_PKT_PTR_BCM56685_B0fmt */ 
        /* format            ENQ_TO_AGING_PKT_PTRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_TO_AGING_PKT_PTR_BCM56624_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_AGING_PKT_PTR_BCM56725_A0fmt */ 
        /* format            ENQ_TO_AGING_PKT_PTRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_TO_AGING_PKT_PTR_BCM56820_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_AGING_PKT_PTR_BCM56820_A0fmt */ 
        /* format            ENQ_TO_AGING_PKT_PTRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_TO_AGING_PKT_PTR_BCM56820_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_AGING_PKT_PTR_BCM56840_A0fmt */ 
        /* format            ENQ_TO_AGING_PKT_PTRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_TO_AGING_PKT_PTR_BCM56840_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_AGING_PKT_PTR_BCM56840_B0fmt */ 
        /* format            ENQ_TO_AGING_PKT_PTRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_TO_AGING_PKT_PTR_BCM56840_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_AGING_PKT_PTR_BCM56850_A0fmt */ 
        /* format            ENQ_TO_AGING_PKT_PTRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_TO_AGING_PKT_PTR_BCM56850_A0fmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_AGING_PKT_PTR_BCM56860_A0fmt */ 
        /* format            ENQ_TO_AGING_PKT_PTRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_TO_AGING_PKT_PTR_BCM56850_A0fmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_AGING_PKT_PTR_BCM88732_A0fmt */ 
        /* format            ENQ_TO_AGING_PKT_PTRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_TO_AGING_PKT_PTR_BCM88732_A0fmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_CLINKE_INFOfmt */ 
        /* format            ENQ_TO_CLINKE_INFOfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_TO_CLINKE_INFOfmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_CLINKI_INFOfmt */ 
        /* format            ENQ_TO_CLINKI_INFOfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_TO_CLINKI_INFOfmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_CLINKI_INFO_BCM56260_A0fmt */ 
        /* format            ENQ_TO_CLINKI_INFOfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_TO_CLINKI_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_CLINKI_INFO_BCM56260_B0fmt */ 
        /* format            ENQ_TO_CLINKI_INFOfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_TO_CLINKI_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_CLINKI_INFO_BCM56270_A0fmt */ 
        /* format            ENQ_TO_CLINKI_INFOfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_TO_CLINKI_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_CLINKI_INFO_BCM56450_A0fmt */ 
        /* format            ENQ_TO_CLINKI_INFOfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_TO_CLINKI_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_CLINKI_INFO_BCM56450_B0fmt */ 
        /* format            ENQ_TO_CLINKI_INFOfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_TO_CLINKI_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ENQ_TO_CLINKI_INFO_BCM56450_B1fmt */ 
        /* format            ENQ_TO_CLINKI_INFOfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_TO_CLINKI_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_CTR_INFOfmt */ 
        /* format            ENQ_TO_CTR_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFG_TO_CTR_REG_INFOfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_CTR_INFO_BCM56260_A0fmt */ 
        /* format            ENQ_TO_CTR_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFG_TO_CTR_REG_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_CTR_INFO_BCM56260_B0fmt */ 
        /* format            ENQ_TO_CTR_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFG_TO_CTR_REG_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_CTR_INFO_BCM56270_A0fmt */ 
        /* format            ENQ_TO_CTR_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFG_TO_CTR_REG_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_CTR_INFO_BCM56440_B0fmt */ 
        /* format            ENQ_TO_CTR_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFG_TO_CTR_REG_INFOfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_CTR_INFO_BCM56450_A0fmt */ 
        /* format            ENQ_TO_CTR_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFG_TO_CTR_REG_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_CTR_INFO_BCM56450_B0fmt */ 
        /* format            ENQ_TO_CTR_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFG_TO_CTR_REG_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ENQ_TO_CTR_INFO_BCM56450_B1fmt */ 
        /* format            ENQ_TO_CTR_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFG_TO_CTR_REG_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_CTR_TX_PKT_INFOfmt */ 
        /* format            ENQ_TO_CTR_TX_PKT_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_CTR_TX_PKT_INFOfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_CTR_TX_PKT_INFO_BCM56334_A0fmt */ 
        /* format            ENQ_TO_CTR_TX_PKT_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_CTR_TX_PKT_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_CTR_TX_PKT_INFO_BCM56334_B0fmt */ 
        /* format            ENQ_TO_CTR_TX_PKT_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_CTR_TX_PKT_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_CTR_TX_PKT_INFO_BCM56340_A0fmt */ 
        /* format            ENQ_TO_CTR_TX_PKT_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_ENQ_TO_CTR_TX_PKT_INFO_BCM56640_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_CTR_TX_PKT_INFO_BCM56440_A0fmt */ 
        /* format            ENQ_TO_CTR_TX_PKT_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ENQ_TO_CTR_TX_PKT_INFO_BCM56840_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_CTR_TX_PKT_INFO_BCM56440_B0fmt */ 
        /* format            ENQ_TO_CTR_TX_PKT_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ENQ_TO_CTR_TX_PKT_INFO_BCM56840_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_CTR_TX_PKT_INFO_BCM56450_A0fmt */ 
        /* format            ENQ_TO_CTR_TX_PKT_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ENQ_TO_CTR_TX_PKT_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_CTR_TX_PKT_INFO_BCM56450_B0fmt */ 
        /* format            ENQ_TO_CTR_TX_PKT_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ENQ_TO_CTR_TX_PKT_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ENQ_TO_CTR_TX_PKT_INFO_BCM56450_B1fmt */ 
        /* format            ENQ_TO_CTR_TX_PKT_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ENQ_TO_CTR_TX_PKT_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_CTR_TX_PKT_INFO_BCM56524_A0fmt */ 
        /* format            ENQ_TO_CTR_TX_PKT_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_CTR_TX_PKT_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_CTR_TX_PKT_INFO_BCM56524_B0fmt */ 
        /* format            ENQ_TO_CTR_TX_PKT_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_CTR_TX_PKT_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_CTR_TX_PKT_INFO_BCM56560_A0fmt */ 
        /* format            ENQ_TO_CTR_TX_PKT_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_ENQ_TO_CTR_TX_PKT_INFO_BCM56560_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_CTR_TX_PKT_INFO_BCM56560_B0fmt */ 
        /* format            ENQ_TO_CTR_TX_PKT_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_ENQ_TO_CTR_TX_PKT_INFO_BCM56560_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_CTR_TX_PKT_INFO_BCM56624_A0fmt */ 
        /* format            ENQ_TO_CTR_TX_PKT_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_CTR_TX_PKT_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_CTR_TX_PKT_INFO_BCM56624_B0fmt */ 
        /* format            ENQ_TO_CTR_TX_PKT_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_CTR_TX_PKT_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_CTR_TX_PKT_INFO_BCM56634_A0fmt */ 
        /* format            ENQ_TO_CTR_TX_PKT_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_CTR_TX_PKT_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_CTR_TX_PKT_INFO_BCM56634_B0fmt */ 
        /* format            ENQ_TO_CTR_TX_PKT_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_CTR_TX_PKT_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_CTR_TX_PKT_INFO_BCM56640_A0fmt */ 
        /* format            ENQ_TO_CTR_TX_PKT_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_ENQ_TO_CTR_TX_PKT_INFO_BCM56640_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_CTR_TX_PKT_INFO_BCM56670_A0fmt */ 
        /* format            ENQ_TO_CTR_TX_PKT_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_ENQ_TO_CTR_TX_PKT_INFO_BCM56670_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_CTR_TX_PKT_INFO_BCM56670_B0fmt */ 
        /* format            ENQ_TO_CTR_TX_PKT_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_ENQ_TO_CTR_TX_PKT_INFO_BCM56670_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_CTR_TX_PKT_INFO_BCM56680_A0fmt */ 
        /* format            ENQ_TO_CTR_TX_PKT_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_CTR_TX_PKT_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_CTR_TX_PKT_INFO_BCM56680_B0fmt */ 
        /* format            ENQ_TO_CTR_TX_PKT_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_CTR_TX_PKT_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_CTR_TX_PKT_INFO_BCM56685_A0fmt */ 
        /* format            ENQ_TO_CTR_TX_PKT_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_CTR_TX_PKT_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_CTR_TX_PKT_INFO_BCM56685_B0fmt */ 
        /* format            ENQ_TO_CTR_TX_PKT_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_CTR_TX_PKT_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_CTR_TX_PKT_INFO_BCM56840_A0fmt */ 
        /* format            ENQ_TO_CTR_TX_PKT_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ENQ_TO_CTR_TX_PKT_INFO_BCM56840_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_CTR_TX_PKT_INFO_BCM56840_B0fmt */ 
        /* format            ENQ_TO_CTR_TX_PKT_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ENQ_TO_CTR_TX_PKT_INFO_BCM56840_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_CTR_TX_PKT_INFO_BCM56850_A0fmt */ 
        /* format            ENQ_TO_CTR_TX_PKT_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_ENQ_TO_CTR_TX_PKT_INFO_BCM56850_A0fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_CTR_TX_PKT_INFO_BCM56860_A0fmt */ 
        /* format            ENQ_TO_CTR_TX_PKT_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_ENQ_TO_CTR_TX_PKT_INFO_BCM56850_A0fmt_fields,
        /* bits        */ 34,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_CTR_TX_PKT_INFO_BCM88732_A0fmt */ 
        /* format            ENQ_TO_CTR_TX_PKT_INFOfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ENQ_TO_CTR_TX_PKT_INFO_BCM88732_A0fmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_DEQ_ASF_INFOfmt */ 
        /* format            ENQ_TO_DEQ_ASF_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ENQ_TO_DEQ_ASF_INFOfmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_DEQ_ASF_INFO_BCM56560_A0fmt */ 
        /* format            ENQ_TO_DEQ_ASF_INFOfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_ENQ_TO_DEQ_ASF_INFO_BCM56560_A0fmt_fields,
        /* bits        */ 63,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_DEQ_ASF_INFO_BCM56560_B0fmt */ 
        /* format            ENQ_TO_DEQ_ASF_INFOfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_ENQ_TO_DEQ_ASF_INFO_BCM56560_A0fmt_fields,
        /* bits        */ 63,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_DEQ_ASF_INFO_BCM56670_A0fmt */ 
        /* format            ENQ_TO_DEQ_ASF_INFOfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_ENQ_TO_DEQ_ASF_INFO_BCM56670_A0fmt_fields,
        /* bits        */ 57,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_DEQ_ASF_INFO_BCM56670_B0fmt */ 
        /* format            ENQ_TO_DEQ_ASF_INFOfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_ENQ_TO_DEQ_ASF_INFO_BCM56670_A0fmt_fields,
        /* bits        */ 57,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_DEQ_ASF_INFO_BCM56850_A0fmt */ 
        /* format            ENQ_TO_DEQ_ASF_INFOfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_ENQ_TO_DEQ_ASF_INFO_BCM56850_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_DEQ_ASF_INFO_BCM56860_A0fmt */ 
        /* format            ENQ_TO_DEQ_ASF_INFOfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_ENQ_TO_DEQ_ASF_INFO_BCM56850_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_E2EFC_INFO_BUSfmt */ 
        /* format            ENQ_TO_E2EFC_INFO_BUSfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ENQ_TO_E2EFC_INFO_BUSfmt_fields,
        /* bits        */ 90,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_E2EFC_INFO_BUS_BCM56260_A0fmt */ 
        /* format            ENQ_TO_E2EFC_INFO_BUSfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ENQ_TO_E2EFC_INFO_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 89,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_E2EFC_INFO_BUS_BCM56260_B0fmt */ 
        /* format            ENQ_TO_E2EFC_INFO_BUSfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ENQ_TO_E2EFC_INFO_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 89,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_E2EFC_INFO_BUS_BCM56270_A0fmt */ 
        /* format            ENQ_TO_E2EFC_INFO_BUSfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ENQ_TO_E2EFC_INFO_BUS_BCM56270_A0fmt_fields,
        /* bits        */ 88,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_E2EFC_INFO_BUS_BCM56450_A0fmt */ 
        /* format            ENQ_TO_E2EFC_INFO_BUSfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ENQ_TO_E2EFC_INFO_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 90,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_E2EFC_INFO_BUS_BCM56450_B0fmt */ 
        /* format            ENQ_TO_E2EFC_INFO_BUSfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ENQ_TO_E2EFC_INFO_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 90,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ENQ_TO_E2EFC_INFO_BUS_BCM56450_B1fmt */ 
        /* format            ENQ_TO_E2EFC_INFO_BUSfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ENQ_TO_E2EFC_INFO_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 90,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_E2EFC_QEN_PURGE_INFOfmt */ 
        /* format            ENQ_TO_E2EFC_QEN_PURGE_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_TO_E2EFC_QEN_PURGE_INFOfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_E2EFC_QEN_PURGE_INFO_BCM56260_A0fmt */ 
        /* format            ENQ_TO_E2EFC_QEN_PURGE_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_TO_E2EFC_QEN_PURGE_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_E2EFC_QEN_PURGE_INFO_BCM56260_B0fmt */ 
        /* format            ENQ_TO_E2EFC_QEN_PURGE_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_TO_E2EFC_QEN_PURGE_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_E2EFC_QEN_PURGE_INFO_BCM56270_A0fmt */ 
        /* format            ENQ_TO_E2EFC_QEN_PURGE_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_TO_E2EFC_QEN_PURGE_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_E2EFC_QEN_PURGE_INFO_BCM56450_A0fmt */ 
        /* format            ENQ_TO_E2EFC_QEN_PURGE_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_TO_E2EFC_QEN_PURGE_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_E2EFC_QEN_PURGE_INFO_BCM56450_B0fmt */ 
        /* format            ENQ_TO_E2EFC_QEN_PURGE_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_TO_E2EFC_QEN_PURGE_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ENQ_TO_E2EFC_QEN_PURGE_INFO_BCM56450_B1fmt */ 
        /* format            ENQ_TO_E2EFC_QEN_PURGE_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_TO_E2EFC_QEN_PURGE_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_INTFI_INFOfmt */ 
        /* format            ENQ_TO_INTFI_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ENQ_TO_INTFI_INFOfmt_fields,
        /* bits        */ 528,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_INTFI_INFO_BCM56260_A0fmt */ 
        /* format            ENQ_TO_INTFI_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ENQ_TO_INTFI_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 528,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_INTFI_INFO_BCM56260_B0fmt */ 
        /* format            ENQ_TO_INTFI_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ENQ_TO_INTFI_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 528,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_INTFI_INFO_BCM56270_A0fmt */ 
        /* format            ENQ_TO_INTFI_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ENQ_TO_INTFI_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 528,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_INTFI_INFO_BCM56440_B0fmt */ 
        /* format            ENQ_TO_INTFI_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ENQ_TO_INTFI_INFOfmt_fields,
        /* bits        */ 528,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_INTFI_INFO_BCM56450_A0fmt */ 
        /* format            ENQ_TO_INTFI_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ENQ_TO_INTFI_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 528,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_INTFI_INFO_BCM56450_B0fmt */ 
        /* format            ENQ_TO_INTFI_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ENQ_TO_INTFI_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 528,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ENQ_TO_INTFI_INFO_BCM56450_B1fmt */ 
        /* format            ENQ_TO_INTFI_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ENQ_TO_INTFI_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 528,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_ITE_CTRL_INFOfmt */ 
        /* format            ENQ_TO_ITE_CTRL_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_EXT_PTRfmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_ITE_CTRL_INFO_BCM56440_B0fmt */ 
        /* format            ENQ_TO_ITE_CTRL_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_EXT_PTRfmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_ITE_CTRL_INFO_BCM56450_A0fmt */ 
        /* format            ENQ_TO_ITE_CTRL_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_EXT_PTR_BCM56450_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_ITE_CTRL_INFO_BCM56450_B0fmt */ 
        /* format            ENQ_TO_ITE_CTRL_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_EXT_PTR_BCM56450_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ENQ_TO_ITE_CTRL_INFO_BCM56450_B1fmt */ 
        /* format            ENQ_TO_ITE_CTRL_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_EXT_PTR_BCM56450_A0fmt_fields,
        /* bits        */ 18,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_ITE_EMA_INFOfmt */ 
        /* format            ENQ_TO_ITE_EMA_INFOfmt */
        /* nFields     */ 24,
        /* *fields     */ soc_ENQ_TO_ITE_EMA_INFOfmt_fields,
        /* bits        */ 108,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_ITE_EMA_INFO_BCM56260_A0fmt */ 
        /* format            ENQ_TO_ITE_EMA_INFOfmt */
        /* nFields     */ 26,
        /* *fields     */ soc_ENQ_TO_ITE_EMA_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 117,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_ITE_EMA_INFO_BCM56260_B0fmt */ 
        /* format            ENQ_TO_ITE_EMA_INFOfmt */
        /* nFields     */ 26,
        /* *fields     */ soc_ENQ_TO_ITE_EMA_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 117,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_ITE_EMA_INFO_BCM56440_B0fmt */ 
        /* format            ENQ_TO_ITE_EMA_INFOfmt */
        /* nFields     */ 24,
        /* *fields     */ soc_ENQ_TO_ITE_EMA_INFOfmt_fields,
        /* bits        */ 108,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_ITE_EMA_INFO_BCM56450_A0fmt */ 
        /* format            ENQ_TO_ITE_EMA_INFOfmt */
        /* nFields     */ 25,
        /* *fields     */ soc_ENQ_TO_ITE_EMA_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 125,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_ITE_EMA_INFO_BCM56450_B0fmt */ 
        /* format            ENQ_TO_ITE_EMA_INFOfmt */
        /* nFields     */ 25,
        /* *fields     */ soc_ENQ_TO_ITE_EMA_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 125,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ENQ_TO_ITE_EMA_INFO_BCM56450_B1fmt */ 
        /* format            ENQ_TO_ITE_EMA_INFOfmt */
        /* nFields     */ 25,
        /* *fields     */ soc_ENQ_TO_ITE_EMA_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 125,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_MTRI_INC_INFOfmt */ 
        /* format            ENQ_TO_MTRI_INC_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ENQ_TO_MTRI_INC_INFOfmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_MTRI_INC_INFO_BCM56260_A0fmt */ 
        /* format            ENQ_TO_MTRI_INC_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ENQ_TO_MTRI_INC_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_MTRI_INC_INFO_BCM56260_B0fmt */ 
        /* format            ENQ_TO_MTRI_INC_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ENQ_TO_MTRI_INC_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_MTRI_INC_INFO_BCM56270_A0fmt */ 
        /* format            ENQ_TO_MTRI_INC_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ENQ_TO_MTRI_INC_INFO_BCM56270_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_MTRI_INC_INFO_BCM56450_A0fmt */ 
        /* format            ENQ_TO_MTRI_INC_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ENQ_TO_MTRI_INC_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_MTRI_INC_INFO_BCM56450_B0fmt */ 
        /* format            ENQ_TO_MTRI_INC_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ENQ_TO_MTRI_INC_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ENQ_TO_MTRI_INC_INFO_BCM56450_B1fmt */ 
        /* format            ENQ_TO_MTRI_INC_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ENQ_TO_MTRI_INC_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_PQE_INFOfmt */ 
        /* format            ENQ_TO_PQE_INFOfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_ENQ_TO_PQE_INFOfmt_fields,
        /* bits        */ 138,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_PQE_INFO_BCM56340_A0fmt */ 
        /* format            ENQ_TO_PQE_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ENQ_TO_PQE_INFO_BCM56640_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_PQE_INFO_BCM56440_A0fmt */ 
        /* format            ENQ_TO_PQE_INFOfmt */
        /* nFields     */ 25,
        /* *fields     */ soc_ENQ_TO_PQE_INFO_BCM56840_A0fmt_fields,
        /* bits        */ 169,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_PQE_INFO_BCM56440_B0fmt */ 
        /* format            ENQ_TO_PQE_INFOfmt */
        /* nFields     */ 25,
        /* *fields     */ soc_ENQ_TO_PQE_INFO_BCM56840_A0fmt_fields,
        /* bits        */ 169,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_PQE_INFO_BCM56450_A0fmt */ 
        /* format            ENQ_TO_PQE_INFOfmt */
        /* nFields     */ 25,
        /* *fields     */ soc_ENQ_TO_PQE_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 169,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_PQE_INFO_BCM56450_B0fmt */ 
        /* format            ENQ_TO_PQE_INFOfmt */
        /* nFields     */ 25,
        /* *fields     */ soc_ENQ_TO_PQE_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 169,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ENQ_TO_PQE_INFO_BCM56450_B1fmt */ 
        /* format            ENQ_TO_PQE_INFOfmt */
        /* nFields     */ 25,
        /* *fields     */ soc_ENQ_TO_PQE_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 169,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_PQE_INFO_BCM56524_A0fmt */ 
        /* format            ENQ_TO_PQE_INFOfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_ENQ_TO_PQE_INFOfmt_fields,
        /* bits        */ 138,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_PQE_INFO_BCM56560_A0fmt */ 
        /* format            ENQ_TO_PQE_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ENQ_TO_PQE_INFO_BCM56560_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_PQE_INFO_BCM56560_B0fmt */ 
        /* format            ENQ_TO_PQE_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ENQ_TO_PQE_INFO_BCM56560_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_PQE_INFO_BCM56640_A0fmt */ 
        /* format            ENQ_TO_PQE_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ENQ_TO_PQE_INFO_BCM56640_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_PQE_INFO_BCM56670_A0fmt */ 
        /* format            ENQ_TO_PQE_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ENQ_TO_PQE_INFO_BCM56670_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_PQE_INFO_BCM56670_B0fmt */ 
        /* format            ENQ_TO_PQE_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ENQ_TO_PQE_INFO_BCM56670_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_PQE_INFO_BCM56685_A0fmt */ 
        /* format            ENQ_TO_PQE_INFOfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_ENQ_TO_PQE_INFOfmt_fields,
        /* bits        */ 138,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_PQE_INFO_BCM56685_B0fmt */ 
        /* format            ENQ_TO_PQE_INFOfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_ENQ_TO_PQE_INFOfmt_fields,
        /* bits        */ 138,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_PQE_INFO_BCM56840_A0fmt */ 
        /* format            ENQ_TO_PQE_INFOfmt */
        /* nFields     */ 25,
        /* *fields     */ soc_ENQ_TO_PQE_INFO_BCM56840_A0fmt_fields,
        /* bits        */ 169,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_PQE_INFO_BCM56840_B0fmt */ 
        /* format            ENQ_TO_PQE_INFOfmt */
        /* nFields     */ 25,
        /* *fields     */ soc_ENQ_TO_PQE_INFO_BCM56840_A0fmt_fields,
        /* bits        */ 169,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_PQE_INFO_BCM56850_A0fmt */ 
        /* format            ENQ_TO_PQE_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ENQ_TO_PQE_INFO_BCM56850_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_PQE_INFO_BCM56860_A0fmt */ 
        /* format            ENQ_TO_PQE_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ENQ_TO_PQE_INFO_BCM56850_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_QCN_INFOfmt */ 
        /* format            ENQ_TO_QCN_INFOfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_ENQ_TO_QCN_INFOfmt_fields,
        /* bits        */ 55,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_QCN_INFO_BCM56340_A0fmt */ 
        /* format            ENQ_TO_QCN_INFOfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_ENQ_TO_QCN_INFO_BCM56640_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_QCN_INFO_BCM56440_A0fmt */ 
        /* format            ENQ_TO_QCN_INFOfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_ENQ_TO_QCN_INFOfmt_fields,
        /* bits        */ 55,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_QCN_INFO_BCM56440_B0fmt */ 
        /* format            ENQ_TO_QCN_INFOfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_ENQ_TO_QCN_INFOfmt_fields,
        /* bits        */ 55,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_QCN_INFO_BCM56450_A0fmt */ 
        /* format            ENQ_TO_QCN_INFOfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_ENQ_TO_QCN_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 55,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_QCN_INFO_BCM56450_B0fmt */ 
        /* format            ENQ_TO_QCN_INFOfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_ENQ_TO_QCN_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 55,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ENQ_TO_QCN_INFO_BCM56450_B1fmt */ 
        /* format            ENQ_TO_QCN_INFOfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_ENQ_TO_QCN_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 55,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_QCN_INFO_BCM56560_A0fmt */ 
        /* format            ENQ_TO_QCN_INFOfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_ENQ_TO_QCN_INFO_BCM56560_A0fmt_fields,
        /* bits        */ 57,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_QCN_INFO_BCM56560_B0fmt */ 
        /* format            ENQ_TO_QCN_INFOfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_ENQ_TO_QCN_INFO_BCM56560_A0fmt_fields,
        /* bits        */ 57,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_QCN_INFO_BCM56640_A0fmt */ 
        /* format            ENQ_TO_QCN_INFOfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_ENQ_TO_QCN_INFO_BCM56640_A0fmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_QCN_INFO_BCM56670_A0fmt */ 
        /* format            ENQ_TO_QCN_INFOfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_ENQ_TO_QCN_INFO_BCM56670_A0fmt_fields,
        /* bits        */ 52,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_QCN_INFO_BCM56670_B0fmt */ 
        /* format            ENQ_TO_QCN_INFOfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_ENQ_TO_QCN_INFO_BCM56670_A0fmt_fields,
        /* bits        */ 52,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_QCN_INFO_BCM56840_B0fmt */ 
        /* format            ENQ_TO_QCN_INFOfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_ENQ_TO_QCN_INFOfmt_fields,
        /* bits        */ 55,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_QCN_INFO_BCM56850_A0fmt */ 
        /* format            ENQ_TO_QCN_INFOfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_ENQ_TO_QCN_INFO_BCM56850_A0fmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_QCN_INFO_BCM56860_A0fmt */ 
        /* format            ENQ_TO_QCN_INFOfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_ENQ_TO_QCN_INFO_BCM56850_A0fmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_RQE_INFOfmt */ 
        /* format            ENQ_TO_RQE_INFOfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_ENQ_TO_RQE_INFOfmt_fields,
        /* bits        */ 223,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_RQE_INT_INFOfmt */ 
        /* format            ENQ_TO_RQE_INT_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_RQE_INT_INFOfmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_RQE_INT_INFO_BCM56260_A0fmt */ 
        /* format            ENQ_TO_RQE_INT_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_RQE_INT_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_RQE_INT_INFO_BCM56260_B0fmt */ 
        /* format            ENQ_TO_RQE_INT_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_RQE_INT_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_RQE_INT_INFO_BCM56270_A0fmt */ 
        /* format            ENQ_TO_RQE_INT_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_RQE_INT_INFO_BCM56270_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_RQE_INT_INFO_BCM56450_A0fmt */ 
        /* format            ENQ_TO_RQE_INT_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_RQE_INT_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_RQE_INT_INFO_BCM56450_B0fmt */ 
        /* format            ENQ_TO_RQE_INT_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_RQE_INT_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ENQ_TO_RQE_INT_INFO_BCM56450_B1fmt */ 
        /* format            ENQ_TO_RQE_INT_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_RQE_INT_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_RQE_RDDATA_INFOfmt */ 
        /* format            ENQ_TO_RQE_RDDATA_INFOfmt */
        /* nFields     */ 29,
        /* *fields     */ soc_ENQ_TO_RQE_RDDATA_INFOfmt_fields,
        /* bits        */ 200,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_RQE_RDDATA_INFO_BCM56260_A0fmt */ 
        /* format            ENQ_TO_RQE_RDDATA_INFOfmt */
        /* nFields     */ 36,
        /* *fields     */ soc_ENQ_TO_RQE_RDDATA_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 343,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_RQE_RDDATA_INFO_BCM56260_B0fmt */ 
        /* format            ENQ_TO_RQE_RDDATA_INFOfmt */
        /* nFields     */ 36,
        /* *fields     */ soc_ENQ_TO_RQE_RDDATA_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 343,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_RQE_RDDATA_INFO_BCM56270_A0fmt */ 
        /* format            ENQ_TO_RQE_RDDATA_INFOfmt */
        /* nFields     */ 33,
        /* *fields     */ soc_ENQ_TO_RQE_RDDATA_INFO_BCM56270_A0fmt_fields,
        /* bits        */ 186,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_RQE_RDDATA_INFO_BCM56450_A0fmt */ 
        /* format            ENQ_TO_RQE_RDDATA_INFOfmt */
        /* nFields     */ 36,
        /* *fields     */ soc_ENQ_TO_RQE_RDDATA_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 505,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_RQE_RDDATA_INFO_BCM56450_B0fmt */ 
        /* format            ENQ_TO_RQE_RDDATA_INFOfmt */
        /* nFields     */ 36,
        /* *fields     */ soc_ENQ_TO_RQE_RDDATA_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 505,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ENQ_TO_RQE_RDDATA_INFO_BCM56450_B1fmt */ 
        /* format            ENQ_TO_RQE_RDDATA_INFOfmt */
        /* nFields     */ 36,
        /* *fields     */ soc_ENQ_TO_RQE_RDDATA_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 505,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_RQE_UC_INFOfmt */ 
        /* format            ENQ_TO_RQE_UC_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_ENQ_TO_RQE_UC_INFOfmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_RQE_UC_INFO_BCM56260_A0fmt */ 
        /* format            ENQ_TO_RQE_UC_INFOfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ENQ_TO_RQE_UC_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 31,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_RQE_UC_INFO_BCM56260_B0fmt */ 
        /* format            ENQ_TO_RQE_UC_INFOfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ENQ_TO_RQE_UC_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 31,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_RQE_UC_INFO_BCM56270_A0fmt */ 
        /* format            ENQ_TO_RQE_UC_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_ENQ_TO_RQE_UC_INFO_BCM56270_A0fmt_fields,
        /* bits        */ 29,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_RQE_UC_INFO_BCM56440_B0fmt */ 
        /* format            ENQ_TO_RQE_UC_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_ENQ_TO_RQE_UC_INFOfmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_RQE_UC_INFO_BCM56450_A0fmt */ 
        /* format            ENQ_TO_RQE_UC_INFOfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ENQ_TO_RQE_UC_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_RQE_UC_INFO_BCM56450_B0fmt */ 
        /* format            ENQ_TO_RQE_UC_INFOfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ENQ_TO_RQE_UC_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ENQ_TO_RQE_UC_INFO_BCM56450_B1fmt */ 
        /* format            ENQ_TO_RQE_UC_INFOfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ENQ_TO_RQE_UC_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDI_EMA_INFOfmt */ 
        /* format            ENQ_TO_THDI_EMA_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_THDI_EMA_INFOfmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDI_EMA_INFO_BCM56260_A0fmt */ 
        /* format            ENQ_TO_THDI_EMA_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_THDI_EMA_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDI_EMA_INFO_BCM56260_B0fmt */ 
        /* format            ENQ_TO_THDI_EMA_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_THDI_EMA_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDI_EMA_INFO_BCM56270_A0fmt */ 
        /* format            ENQ_TO_THDI_EMA_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_THDI_EMA_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDI_EMA_INFO_BCM56450_A0fmt */ 
        /* format            ENQ_TO_THDI_EMA_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_THDI_EMA_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDI_EMA_INFO_BCM56450_B0fmt */ 
        /* format            ENQ_TO_THDI_EMA_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_THDI_EMA_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ENQ_TO_THDI_EMA_INFO_BCM56450_B1fmt */ 
        /* format            ENQ_TO_THDI_EMA_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_THDI_EMA_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDI_EXT_INFOfmt */ 
        /* format            ENQ_TO_THDI_EXT_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_THDI_EMA_INFOfmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDI_EXT_INFO_BCM56260_A0fmt */ 
        /* format            ENQ_TO_THDI_EXT_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ENQ_TO_THDI_EXT_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDI_EXT_INFO_BCM56260_B0fmt */ 
        /* format            ENQ_TO_THDI_EXT_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ENQ_TO_THDI_EXT_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDI_EXT_INFO_BCM56270_A0fmt */ 
        /* format            ENQ_TO_THDI_EXT_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ENQ_TO_THDI_EXT_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDI_EXT_INFO_BCM56440_B0fmt */ 
        /* format            ENQ_TO_THDI_EXT_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_THDI_EMA_INFOfmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDI_EXT_INFO_BCM56450_A0fmt */ 
        /* format            ENQ_TO_THDI_EXT_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ENQ_TO_THDI_EXT_INFOfmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDI_EXT_INFO_BCM56450_B0fmt */ 
        /* format            ENQ_TO_THDI_EXT_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ENQ_TO_THDI_EXT_INFOfmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ENQ_TO_THDI_EXT_INFO_BCM56450_B1fmt */ 
        /* format            ENQ_TO_THDI_EXT_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ENQ_TO_THDI_EXT_INFOfmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDI_INT_INFOfmt */ 
        /* format            ENQ_TO_THDI_INT_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_THDI_EMA_INFOfmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDI_INT_INFO_BCM56260_A0fmt */ 
        /* format            ENQ_TO_THDI_INT_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_THDI_EMA_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDI_INT_INFO_BCM56260_B0fmt */ 
        /* format            ENQ_TO_THDI_INT_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_THDI_EMA_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDI_INT_INFO_BCM56270_A0fmt */ 
        /* format            ENQ_TO_THDI_INT_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_THDI_EMA_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDI_INT_INFO_BCM56440_B0fmt */ 
        /* format            ENQ_TO_THDI_INT_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_THDI_EMA_INFOfmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDI_INT_INFO_BCM56450_A0fmt */ 
        /* format            ENQ_TO_THDI_INT_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_THDI_EMA_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDI_INT_INFO_BCM56450_B0fmt */ 
        /* format            ENQ_TO_THDI_INT_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_THDI_EMA_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ENQ_TO_THDI_INT_INFO_BCM56450_B1fmt */ 
        /* format            ENQ_TO_THDI_INT_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_THDI_EMA_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDI_QEN_INFOfmt */ 
        /* format            ENQ_TO_THDI_QEN_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_TO_THDI_QEN_INFOfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDI_QEN_INFO_BCM56260_A0fmt */ 
        /* format            ENQ_TO_THDI_QEN_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_TO_THDI_QEN_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDI_QEN_INFO_BCM56260_B0fmt */ 
        /* format            ENQ_TO_THDI_QEN_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_TO_THDI_QEN_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDI_QEN_INFO_BCM56270_A0fmt */ 
        /* format            ENQ_TO_THDI_QEN_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_TO_THDI_QEN_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDI_QEN_INFO_BCM56450_A0fmt */ 
        /* format            ENQ_TO_THDI_QEN_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_TO_THDI_QEN_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDI_QEN_INFO_BCM56450_B0fmt */ 
        /* format            ENQ_TO_THDI_QEN_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_TO_THDI_QEN_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ENQ_TO_THDI_QEN_INFO_BCM56450_B1fmt */ 
        /* format            ENQ_TO_THDI_QEN_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ENQ_TO_THDI_QEN_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDI_QEN_PURGE_INFOfmt */ 
        /* format            ENQ_TO_THDI_QEN_PURGE_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_THDI_QEN_PURGE_INFOfmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDI_RQE_INFOfmt */ 
        /* format            ENQ_TO_THDI_RQE_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFG_TO_CTR_REG_INFOfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDI_RQE_INFO_BCM56440_B0fmt */ 
        /* format            ENQ_TO_THDI_RQE_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFG_TO_CTR_REG_INFOfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDI_RQE_INFO_BCM56450_A0fmt */ 
        /* format            ENQ_TO_THDI_RQE_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFG_TO_CTR_REG_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDI_RQE_INFO_BCM56450_B0fmt */ 
        /* format            ENQ_TO_THDI_RQE_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFG_TO_CTR_REG_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ENQ_TO_THDI_RQE_INFO_BCM56450_B1fmt */ 
        /* format            ENQ_TO_THDI_RQE_INFOfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_CFG_TO_CTR_REG_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDO_EMA_INFOfmt */ 
        /* format            ENQ_TO_THDO_EMA_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ENQ_TO_THDO_EMA_INFOfmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDO_EMA_INFO_BCM56260_A0fmt */ 
        /* format            ENQ_TO_THDO_EMA_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ENQ_TO_THDO_EMA_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDO_EMA_INFO_BCM56260_B0fmt */ 
        /* format            ENQ_TO_THDO_EMA_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ENQ_TO_THDO_EMA_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDO_EMA_INFO_BCM56270_A0fmt */ 
        /* format            ENQ_TO_THDO_EMA_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ENQ_TO_THDO_EMA_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDO_EMA_INFO_BCM56450_A0fmt */ 
        /* format            ENQ_TO_THDO_EMA_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ENQ_TO_THDO_EMA_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDO_EMA_INFO_BCM56450_B0fmt */ 
        /* format            ENQ_TO_THDO_EMA_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ENQ_TO_THDO_EMA_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ENQ_TO_THDO_EMA_INFO_BCM56450_B1fmt */ 
        /* format            ENQ_TO_THDO_EMA_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ENQ_TO_THDO_EMA_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDO_RQEE_INFOfmt */ 
        /* format            ENQ_TO_THDO_RQEE_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ENQ_TO_THDO_RQEE_INFOfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDO_RQEE_INFO_BCM56260_A0fmt */ 
        /* format            ENQ_TO_THDO_RQEE_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ENQ_TO_THDO_RQEE_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDO_RQEE_INFO_BCM56260_B0fmt */ 
        /* format            ENQ_TO_THDO_RQEE_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ENQ_TO_THDO_RQEE_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDO_RQEE_INFO_BCM56270_A0fmt */ 
        /* format            ENQ_TO_THDO_RQEE_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ENQ_TO_THDO_RQEE_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDO_RQEE_INFO_BCM56440_B0fmt */ 
        /* format            ENQ_TO_THDO_RQEE_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ENQ_TO_THDO_RQEE_INFOfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDO_RQEE_INFO_BCM56450_A0fmt */ 
        /* format            ENQ_TO_THDO_RQEE_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ENQ_TO_THDO_RQEE_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDO_RQEE_INFO_BCM56450_B0fmt */ 
        /* format            ENQ_TO_THDO_RQEE_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ENQ_TO_THDO_RQEE_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ENQ_TO_THDO_RQEE_INFO_BCM56450_B1fmt */ 
        /* format            ENQ_TO_THDO_RQEE_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ENQ_TO_THDO_RQEE_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDO_RQEI_INFOfmt */ 
        /* format            ENQ_TO_THDO_RQEI_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ENQ_TO_THDO_RQEE_INFOfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDO_RQEI_INFO_BCM56260_A0fmt */ 
        /* format            ENQ_TO_THDO_RQEI_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ENQ_TO_THDO_RQEE_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDO_RQEI_INFO_BCM56260_B0fmt */ 
        /* format            ENQ_TO_THDO_RQEI_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ENQ_TO_THDO_RQEE_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDO_RQEI_INFO_BCM56270_A0fmt */ 
        /* format            ENQ_TO_THDO_RQEI_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ENQ_TO_THDO_RQEE_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDO_RQEI_INFO_BCM56450_A0fmt */ 
        /* format            ENQ_TO_THDO_RQEI_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ENQ_TO_THDO_RQEE_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDO_RQEI_INFO_BCM56450_B0fmt */ 
        /* format            ENQ_TO_THDO_RQEI_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ENQ_TO_THDO_RQEE_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ENQ_TO_THDO_RQEI_INFO_BCM56450_B1fmt */ 
        /* format            ENQ_TO_THDO_RQEI_INFOfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ENQ_TO_THDO_RQEE_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDO_RQEQ_INFOfmt */ 
        /* format            ENQ_TO_THDO_RQEQ_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_THDO_RQEQ_INFOfmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDO_RQEQ_INFO_BCM56260_A0fmt */ 
        /* format            ENQ_TO_THDO_RQEQ_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_THDO_RQEQ_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDO_RQEQ_INFO_BCM56260_B0fmt */ 
        /* format            ENQ_TO_THDO_RQEQ_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_THDO_RQEQ_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDO_RQEQ_INFO_BCM56270_A0fmt */ 
        /* format            ENQ_TO_THDO_RQEQ_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_THDO_RQEQ_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDO_RQEQ_INFO_BCM56440_B0fmt */ 
        /* format            ENQ_TO_THDO_RQEQ_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_THDO_RQEQ_INFOfmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDO_RQEQ_INFO_BCM56450_A0fmt */ 
        /* format            ENQ_TO_THDO_RQEQ_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_THDO_RQEQ_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_THDO_RQEQ_INFO_BCM56450_B0fmt */ 
        /* format            ENQ_TO_THDO_RQEQ_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_THDO_RQEQ_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ENQ_TO_THDO_RQEQ_INFO_BCM56450_B1fmt */ 
        /* format            ENQ_TO_THDO_RQEQ_INFOfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ENQ_TO_THDO_RQEQ_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_TOQ_CELLLINK_WDATAfmt */ 
        /* format            ENQ_TO_TOQ_CELLLINK_WDATAfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_TO_TOQ_CELLLINK_WDATAfmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_TOQ_SRCPORT_INFOfmt */ 
        /* format            ENQ_TO_TOQ_SRCPORT_INFOfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ENQ_TO_TOQ_SRCPORT_INFOfmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_TOQ_WCI_INFOfmt */ 
        /* format            ENQ_TO_TOQ_WCI_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_ENQ_TO_TOQ_WCI_INFOfmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_TOQ_WCI_INFO_BCM56260_A0fmt */ 
        /* format            ENQ_TO_TOQ_WCI_INFOfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ENQ_TO_TOQ_WCI_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_TOQ_WCI_INFO_BCM56260_B0fmt */ 
        /* format            ENQ_TO_TOQ_WCI_INFOfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ENQ_TO_TOQ_WCI_INFO_BCM56260_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_TOQ_WCI_INFO_BCM56270_A0fmt */ 
        /* format            ENQ_TO_TOQ_WCI_INFOfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ENQ_TO_TOQ_WCI_INFO_BCM56270_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_TOQ_WCI_INFO_BCM56440_B0fmt */ 
        /* format            ENQ_TO_TOQ_WCI_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_ENQ_TO_TOQ_WCI_INFOfmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_TOQ_WCI_INFO_BCM56450_A0fmt */ 
        /* format            ENQ_TO_TOQ_WCI_INFOfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ENQ_TO_TOQ_WCI_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_TOQ_WCI_INFO_BCM56450_B0fmt */ 
        /* format            ENQ_TO_TOQ_WCI_INFOfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ENQ_TO_TOQ_WCI_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_ENQ_TO_TOQ_WCI_INFO_BCM56450_B1fmt */ 
        /* format            ENQ_TO_TOQ_WCI_INFOfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ENQ_TO_TOQ_WCI_INFO_BCM56450_A0fmt_fields,
        /* bits        */ 39,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_TOQ_XQ_WR_INFOfmt */ 
        /* format            ENQ_TO_TOQ_XQ_WR_INFOfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_ENQ_TO_TOQ_XQ_WR_INFOfmt_fields,
        /* bits        */ 390,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_TOQ_XQ_WR_INFO_BCM56334_A0fmt */ 
        /* format            ENQ_TO_TOQ_XQ_WR_INFOfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ENQ_TO_TOQ_XQ_WR_INFO_BCM56334_A0fmt_fields,
        /* bits        */ 206,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_TOQ_XQ_WR_INFO_BCM56334_B0fmt */ 
        /* format            ENQ_TO_TOQ_XQ_WR_INFOfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ENQ_TO_TOQ_XQ_WR_INFO_BCM56334_A0fmt_fields,
        /* bits        */ 206,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_TOQ_XQ_WR_INFO_BCM56524_A0fmt */ 
        /* format            ENQ_TO_TOQ_XQ_WR_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_ENQ_TO_TOQ_XQ_WR_INFO_BCM56634_A0fmt_fields,
        /* bits        */ 252,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_TOQ_XQ_WR_INFO_BCM56524_B0fmt */ 
        /* format            ENQ_TO_TOQ_XQ_WR_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_ENQ_TO_TOQ_XQ_WR_INFO_BCM56634_A0fmt_fields,
        /* bits        */ 252,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_TOQ_XQ_WR_INFO_BCM56624_A0fmt */ 
        /* format            ENQ_TO_TOQ_XQ_WR_INFOfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ENQ_TO_TOQ_XQ_WR_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 302,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_TOQ_XQ_WR_INFO_BCM56624_B0fmt */ 
        /* format            ENQ_TO_TOQ_XQ_WR_INFOfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ENQ_TO_TOQ_XQ_WR_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 302,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_TOQ_XQ_WR_INFO_BCM56634_A0fmt */ 
        /* format            ENQ_TO_TOQ_XQ_WR_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_ENQ_TO_TOQ_XQ_WR_INFO_BCM56634_A0fmt_fields,
        /* bits        */ 252,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_TOQ_XQ_WR_INFO_BCM56634_B0fmt */ 
        /* format            ENQ_TO_TOQ_XQ_WR_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_ENQ_TO_TOQ_XQ_WR_INFO_BCM56634_A0fmt_fields,
        /* bits        */ 252,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_TOQ_XQ_WR_INFO_BCM56680_A0fmt */ 
        /* format            ENQ_TO_TOQ_XQ_WR_INFOfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ENQ_TO_TOQ_XQ_WR_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 302,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_TOQ_XQ_WR_INFO_BCM56680_B0fmt */ 
        /* format            ENQ_TO_TOQ_XQ_WR_INFOfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ENQ_TO_TOQ_XQ_WR_INFO_BCM56624_A0fmt_fields,
        /* bits        */ 302,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_TOQ_XQ_WR_INFO_BCM56685_A0fmt */ 
        /* format            ENQ_TO_TOQ_XQ_WR_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_ENQ_TO_TOQ_XQ_WR_INFO_BCM56634_A0fmt_fields,
        /* bits        */ 252,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_TOQ_XQ_WR_INFO_BCM56685_B0fmt */ 
        /* format            ENQ_TO_TOQ_XQ_WR_INFOfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_ENQ_TO_TOQ_XQ_WR_INFO_BCM56634_A0fmt_fields,
        /* bits        */ 252,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_TOQ_XQ_WR_INFO_BCM56725_A0fmt */ 
        /* format            ENQ_TO_TOQ_XQ_WR_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ENQ_TO_TOQ_XQ_WR_INFO_BCM56820_A0fmt_fields,
        /* bits        */ 178,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_TOQ_XQ_WR_INFO_BCM56820_A0fmt */ 
        /* format            ENQ_TO_TOQ_XQ_WR_INFOfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ENQ_TO_TOQ_XQ_WR_INFO_BCM56820_A0fmt_fields,
        /* bits        */ 178,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_TOQ_XQ_WR_INFO_BCM88732_A0fmt */ 
        /* format            ENQ_TO_TOQ_XQ_WR_INFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ENQ_TO_TOQ_XQ_WR_INFO_BCM88732_A0fmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_ENQ_TO_WAMU_INFOfmt */ 
        /* format            ENQ_TO_WAMU_INFOfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_ENQ_TO_WAMU_INFOfmt_fields,
        /* bits        */ 101,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_WAMU_INFO_BCM56340_A0fmt */ 
        /* format            ENQ_TO_WAMU_INFOfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_ENQ_TO_WAMU_INFO_BCM56640_A0fmt_fields,
        /* bits        */ 104,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_WAMU_INFO_BCM56640_A0fmt */ 
        /* format            ENQ_TO_WAMU_INFOfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_ENQ_TO_WAMU_INFO_BCM56640_A0fmt_fields,
        /* bits        */ 104,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_ENQ_TO_WAMU_INFO_BCM56685_A0fmt */ 
        /* format            ENQ_TO_WAMU_INFOfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_ENQ_TO_WAMU_INFOfmt_fields,
        /* bits        */ 101,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_A0)
    { /* SOC_FORMAT_INT_EOP_BUFFERfmt */ 
        /* format            EOP_BUFFERfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_EOP_BUFFERfmt_fields,
        /* bits        */ 107,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0)
    { /* SOC_FORMAT_INT_EOP_BUFFER_BCM53314_A0fmt */ 
        /* format            EOP_BUFFERfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_EOP_BUFFERfmt_fields,
        /* bits        */ 107,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_FORMAT_INT_EOP_BUFFER_BCM53324_A0fmt */ 
        /* format            EOP_BUFFERfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_EOP_BUFFERfmt_fields,
        /* bits        */ 107,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_B0)
    { /* SOC_FORMAT_INT_EOP_BUFFER_BCM56224_B0fmt */ 
        /* format            EOP_BUFFERfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_EOP_BUFFERfmt_fields,
        /* bits        */ 107,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EOP_BUFFER_B_COV_DEFSfmt */ 
        /* format            EOP_BUFFER_B_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EOP_BUFFER_B_COV_DEFSfmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EOP_BUFFER_B_COV_DEFS_BCM56370_A0fmt */ 
        /* format            EOP_BUFFER_B_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EOP_BUFFER_B_COV_DEFS_BCM56870_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EOP_BUFFER_B_COV_DEFS_BCM56770_A0fmt */ 
        /* format            EOP_BUFFER_B_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EOP_BUFFER_B_COV_DEFS_BCM56870_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EOP_BUFFER_B_COV_DEFS_BCM56870_A0fmt */ 
        /* format            EOP_BUFFER_B_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EOP_BUFFER_B_COV_DEFS_BCM56870_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EOP_BUFFER_B_COV_DEFS_BCM56980_A0fmt */ 
        /* format            EOP_BUFFER_B_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EOP_BUFFER_B_COV_DEFS_BCM56980_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EOP_BUFFER_B_COV_DEFS_BCM56980_B0fmt */ 
        /* format            EOP_BUFFER_B_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EOP_BUFFER_B_COV_DEFS_BCM56980_A0fmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EOP_BUFFER_MTUfmt */ 
        /* format            EOP_BUFFER_MTUfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EOP_BUFFER_MTUfmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EOP_BUFFER_MTU_BCM56980_A0fmt */ 
        /* format            EOP_BUFFER_MTUfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EOP_BUFFER_MTU_BCM56980_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EOP_BUFFER_MTU_BCM56980_B0fmt */ 
        /* format            EOP_BUFFER_MTUfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EOP_BUFFER_MTU_BCM56980_A0fmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_EP2CXLP_IFfmt */ 
        /* format            EP2CXLP_IFfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_EP2CXLP_IFfmt_fields,
        /* bits        */ 151,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EP2CXLP_IF_BCM56370_A0fmt */ 
        /* format            EP2CXLP_IFfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EP2CXLP_IF_BCM56870_A0fmt_fields,
        /* bits        */ 152,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_EP2CXLP_IF_BCM56560_A0fmt */ 
        /* format            EP2CXLP_IFfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_EP2CXLP_IF_BCM56960_A0fmt_fields,
        /* bits        */ 151,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_EP2CXLP_IF_BCM56560_B0fmt */ 
        /* format            EP2CXLP_IFfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_EP2CXLP_IF_BCM56960_A0fmt_fields,
        /* bits        */ 151,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_EP2CXLP_IF_BCM56670_A0fmt */ 
        /* format            EP2CXLP_IFfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_EP2CXLP_IF_BCM56960_A0fmt_fields,
        /* bits        */ 151,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_EP2CXLP_IF_BCM56670_B0fmt */ 
        /* format            EP2CXLP_IFfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_EP2CXLP_IF_BCM56960_A0fmt_fields,
        /* bits        */ 151,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EP2CXLP_IF_BCM56770_A0fmt */ 
        /* format            EP2CXLP_IFfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EP2CXLP_IF_BCM56870_A0fmt_fields,
        /* bits        */ 152,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP2CXLP_IF_BCM56870_A0fmt */ 
        /* format            EP2CXLP_IFfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EP2CXLP_IF_BCM56870_A0fmt_fields,
        /* bits        */ 152,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_EP2CXLP_IF_BCM56960_A0fmt */ 
        /* format            EP2CXLP_IFfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_EP2CXLP_IF_BCM56960_A0fmt_fields,
        /* bits        */ 151,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_EP2CXLP_IF_BCM56965_A0fmt */ 
        /* format            EP2CXLP_IFfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_EP2CXLP_IF_BCM56960_A0fmt_fields,
        /* bits        */ 151,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EP2CXLP_IF_BCM56970_A0fmt */ 
        /* format            EP2CXLP_IFfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_EP2CXLP_IF_BCM56960_A0fmt_fields,
        /* bits        */ 151,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EP2CXLP_IF_BCM56980_A0fmt */ 
        /* format            EP2CXLP_IFfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_EP2CXLP_IF_BCM56960_A0fmt_fields,
        /* bits        */ 151,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EP2CXLP_IF_BCM56980_B0fmt */ 
        /* format            EP2CXLP_IFfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_EP2CXLP_IF_BCM56960_A0fmt_fields,
        /* bits        */ 151,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EPFS_0_DOPfmt */ 
        /* format            EPFS_0_DOPfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EPFS_0_DOPfmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EPFS_1_DOPfmt */ 
        /* format            EPFS_1_DOPfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EL3_5_DOPfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EPFS_DOPfmt */ 
        /* format            EPFS_DOPfmt */
        /* nFields     */ 24,
        /* *fields     */ soc_EPFS_DOPfmt_fields,
        /* bits        */ 320,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EPFS_EMOP_BUFFERfmt */ 
        /* format            EPFS_EMOP_BUFFERfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EPFS_EMOP_BUFFERfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EPMOD_0_DOPfmt */ 
        /* format            EPMOD_0_DOPfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EPMOD_0_DOPfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EPMOD_1_DOPfmt */ 
        /* format            EPMOD_1_DOPfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_EPMOD_1_DOPfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EPMOD_DOPfmt */ 
        /* format            EPMOD_DOPfmt */
        /* nFields     */ 36,
        /* *fields     */ soc_EPMOD_DOPfmt_fields,
        /* bits        */ 544,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_EPMOD_PARITY_STATUS_BUSfmt */ 
        /* format            EPMOD_PARITY_STATUS_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EPMOD_PARITY_STATUS_BUSfmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EPOST_EMOP_BUFFERfmt */ 
        /* format            EPOST_EMOP_BUFFERfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_EPOST_EMOP_BUFFERfmt_fields,
        /* bits        */ 86,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_EPRG_FIELDSfmt */ 
        /* format            EPRG_FIELDSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EPRG_FIELDSfmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EPRG_FIELDS_BCM56370_A0fmt */ 
        /* format            EPRG_FIELDSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EPRG_FIELDS_BCM56970_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_EPRG_FIELDS_BCM56560_A0fmt */ 
        /* format            EPRG_FIELDSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EPRG_FIELDS_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_EPRG_FIELDS_BCM56560_B0fmt */ 
        /* format            EPRG_FIELDSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EPRG_FIELDS_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_EPRG_FIELDS_BCM56670_A0fmt */ 
        /* format            EPRG_FIELDSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EPRG_FIELDS_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_EPRG_FIELDS_BCM56670_B0fmt */ 
        /* format            EPRG_FIELDSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EPRG_FIELDS_BCM56560_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EPRG_FIELDS_BCM56770_A0fmt */ 
        /* format            EPRG_FIELDSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EPRG_FIELDS_BCM56970_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EPRG_FIELDS_BCM56870_A0fmt */ 
        /* format            EPRG_FIELDSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EPRG_FIELDS_BCM56970_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_EPRG_FIELDS_BCM56960_A0fmt */ 
        /* format            EPRG_FIELDSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EPRG_FIELDS_BCM56960_A0fmt_fields,
        /* bits        */ 47,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_EPRG_FIELDS_BCM56965_A0fmt */ 
        /* format            EPRG_FIELDSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EPRG_FIELDS_BCM56960_A0fmt_fields,
        /* bits        */ 47,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EPRG_FIELDS_BCM56970_A0fmt */ 
        /* format            EPRG_FIELDSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EPRG_FIELDS_BCM56970_A0fmt_fields,
        /* bits        */ 49,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_CPU_OPfmt */ 
        /* format            EP_CPU_OPfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_EP_CPU_OPfmt_fields,
        /* bits        */ 680,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_B0) || \
    defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_EP_CPU_OPCODESfmt */ 
        /* format            EP_CPU_OPCODESfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EP_CPU_OPCODESfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_EP_CPU_OPCODES_BCM56260_A0fmt */ 
        /* format            EP_CPU_OPCODESfmt */
        /* nFields     */ 23,
        /* *fields     */ soc_EP_CPU_OPCODES_BCM56260_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_EP_CPU_OPCODES_BCM56260_B0fmt */ 
        /* format            EP_CPU_OPCODESfmt */
        /* nFields     */ 23,
        /* *fields     */ soc_EP_CPU_OPCODES_BCM56260_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_EP_CPU_OPCODES_BCM56270_A0fmt */ 
        /* format            EP_CPU_OPCODESfmt */
        /* nFields     */ 23,
        /* *fields     */ soc_EP_CPU_OPCODES_BCM56260_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_EP_CPU_OPCODES_BCM56340_A0fmt */ 
        /* format            EP_CPU_OPCODESfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_EP_CPU_OPCODES_BCM56640_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EP_CPU_OPCODES_BCM56370_A0fmt */ 
        /* format            EP_CPU_OPCODESfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_EP_CPU_OPCODES_BCM56960_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_EP_CPU_OPCODES_BCM56440_A0fmt */ 
        /* format            EP_CPU_OPCODESfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EP_CPU_OPCODESfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_EP_CPU_OPCODES_BCM56450_A0fmt */ 
        /* format            EP_CPU_OPCODESfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_EP_CPU_OPCODES_BCM56450_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_EP_CPU_OPCODES_BCM56450_B0fmt */ 
        /* format            EP_CPU_OPCODESfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_EP_CPU_OPCODES_BCM56450_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_EP_CPU_OPCODES_BCM56450_B1fmt */ 
        /* format            EP_CPU_OPCODESfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_EP_CPU_OPCODES_BCM56450_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_EP_CPU_OPCODES_BCM56560_A0fmt */ 
        /* format            EP_CPU_OPCODESfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_EP_CPU_OPCODES_BCM56560_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_EP_CPU_OPCODES_BCM56560_B0fmt */ 
        /* format            EP_CPU_OPCODESfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_EP_CPU_OPCODES_BCM56560_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_EP_CPU_OPCODES_BCM56640_A0fmt */ 
        /* format            EP_CPU_OPCODESfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_EP_CPU_OPCODES_BCM56640_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_EP_CPU_OPCODES_BCM56670_A0fmt */ 
        /* format            EP_CPU_OPCODESfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_EP_CPU_OPCODES_BCM56560_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_EP_CPU_OPCODES_BCM56670_B0fmt */ 
        /* format            EP_CPU_OPCODESfmt */
        /* nFields     */ 22,
        /* *fields     */ soc_EP_CPU_OPCODES_BCM56560_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_EP_CPU_OPCODES_BCM56685_A0fmt */ 
        /* format            EP_CPU_OPCODESfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EP_CPU_OPCODESfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EP_CPU_OPCODES_BCM56770_A0fmt */ 
        /* format            EP_CPU_OPCODESfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_EP_CPU_OPCODES_BCM56960_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_EP_CPU_OPCODES_BCM56840_A0fmt */ 
        /* format            EP_CPU_OPCODESfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EP_CPU_OPCODESfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_EP_CPU_OPCODES_BCM56850_A0fmt */ 
        /* format            EP_CPU_OPCODESfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_EP_CPU_OPCODES_BCM56850_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_EP_CPU_OPCODES_BCM56860_A0fmt */ 
        /* format            EP_CPU_OPCODESfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_EP_CPU_OPCODES_BCM56850_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_CPU_OPCODES_BCM56870_A0fmt */ 
        /* format            EP_CPU_OPCODESfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_EP_CPU_OPCODES_BCM56960_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_EP_CPU_OPCODES_BCM56960_A0fmt */ 
        /* format            EP_CPU_OPCODESfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_EP_CPU_OPCODES_BCM56960_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_EP_CPU_OPCODES_BCM56965_A0fmt */ 
        /* format            EP_CPU_OPCODESfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_EP_CPU_OPCODES_BCM56960_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EP_CPU_OPCODES_BCM56970_A0fmt */ 
        /* format            EP_CPU_OPCODESfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_EP_CPU_OPCODES_BCM56960_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EP_CPU_OPCODES_BCM56980_A0fmt */ 
        /* format            EP_CPU_OPCODESfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_EP_CPU_OPCODES_BCM56960_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EP_CPU_OPCODES_BCM56980_B0fmt */ 
        /* format            EP_CPU_OPCODESfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_EP_CPU_OPCODES_BCM56960_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EP_CPU_OP_BCM56980_A0fmt */ 
        /* format            EP_CPU_OPfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_EP_CPU_OP_BCM56980_A0fmt_fields,
        /* bits        */ 552,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EP_CPU_OP_BCM56980_B0fmt */ 
        /* format            EP_CPU_OPfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_EP_CPU_OP_BCM56980_A0fmt_fields,
        /* bits        */ 552,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_EFPPARS_CONTAINER_BASEfmt */ 
        /* format            EP_EFPPARS_CONTAINER_BASEfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EP_EFPPARS_CONTAINER_BASEfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_EP_EGRESS_STATS_COUNTER_COV_DEFSfmt */ 
        /* format            EP_EGRESS_STATS_COUNTER_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_EGRESS_STATS_COUNTER_COV_DEFSfmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_EP_EGRESS_STATS_COUNTER_COV_DEFS_BCM53400_A0fmt */ 
        /* format            EP_EGRESS_STATS_COUNTER_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_EGRESS_STATS_COUNTER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_EP_EGRESS_STATS_COUNTER_COV_DEFS_BCM53540_A0fmt */ 
        /* format            EP_EGRESS_STATS_COUNTER_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_EGRESS_STATS_COUNTER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_EP_EGRESS_STATS_COUNTER_COV_DEFS_BCM53570_A0fmt */ 
        /* format            EP_EGRESS_STATS_COUNTER_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_EGRESS_STATS_COUNTER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_EP_EGRESS_STATS_COUNTER_COV_DEFS_BCM53570_B0fmt */ 
        /* format            EP_EGRESS_STATS_COUNTER_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_EGRESS_STATS_COUNTER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_EP_EGRESS_STATS_COUNTER_COV_DEFS_BCM56150_A0fmt */ 
        /* format            EP_EGRESS_STATS_COUNTER_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_EGRESS_STATS_COUNTER_COV_DEFS_BCM56150_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_EP_EGRESS_STATS_COUNTER_COV_DEFS_BCM56160_A0fmt */ 
        /* format            EP_EGRESS_STATS_COUNTER_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_EGRESS_STATS_COUNTER_COV_DEFS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EP_EGRESS_STATS_COUNTER_COV_DEFS_BCM56370_A0fmt */ 
        /* format            EP_EGRESS_STATS_COUNTER_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_EP_EGRESS_STATS_COUNTER_COV_DEFS_BCM56560_A0fmt */ 
        /* format            EP_EGRESS_STATS_COUNTER_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_EP_EGRESS_STATS_COUNTER_COV_DEFS_BCM56560_B0fmt */ 
        /* format            EP_EGRESS_STATS_COUNTER_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_EP_EGRESS_STATS_COUNTER_COV_DEFS_BCM56670_A0fmt */ 
        /* format            EP_EGRESS_STATS_COUNTER_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_EP_EGRESS_STATS_COUNTER_COV_DEFS_BCM56670_B0fmt */ 
        /* format            EP_EGRESS_STATS_COUNTER_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EP_EGRESS_STATS_COUNTER_COV_DEFS_BCM56770_A0fmt */ 
        /* format            EP_EGRESS_STATS_COUNTER_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_EP_EGRESS_STATS_COUNTER_COV_DEFS_BCM56850_A0fmt */ 
        /* format            EP_EGRESS_STATS_COUNTER_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFSfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_EP_EGRESS_STATS_COUNTER_COV_DEFS_BCM56860_A0fmt */ 
        /* format            EP_EGRESS_STATS_COUNTER_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFSfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_EGRESS_STATS_COUNTER_COV_DEFS_BCM56870_A0fmt */ 
        /* format            EP_EGRESS_STATS_COUNTER_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_EP_EGRESS_STATS_COUNTER_COV_DEFS_BCM56960_A0fmt */ 
        /* format            EP_EGRESS_STATS_COUNTER_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_EP_EGRESS_STATS_COUNTER_COV_DEFS_BCM56965_A0fmt */ 
        /* format            EP_EGRESS_STATS_COUNTER_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EP_EGRESS_STATS_COUNTER_COV_DEFS_BCM56970_A0fmt */ 
        /* format            EP_EGRESS_STATS_COUNTER_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EP_EGRESS_STATS_COUNTER_COV_DEFS_BCM56980_A0fmt */ 
        /* format            EP_EGRESS_STATS_COUNTER_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EP_EGRESS_STATS_COUNTER_COV_DEFS_BCM56980_B0fmt */ 
        /* format            EP_EGRESS_STATS_COUNTER_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EGR_FCOE_DELIMITER_ERROR_FRAMES_TABLE_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EP_EGR_COUNTER_VECTORfmt */ 
        /* format            EP_EGR_COUNTER_VECTORfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_EP_EGR_COUNTER_VECTORfmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_EP_EGR_DROP_VECTORfmt */ 
        /* format            EP_EGR_DROP_VECTORfmt */
        /* nFields     */ 31,
        /* *fields     */ soc_EP_EGR_DROP_VECTORfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EP_EGR_DROP_VECTOR_BCM56370_A0fmt */ 
        /* format            EP_EGR_DROP_VECTORfmt */
        /* nFields     */ 34,
        /* *fields     */ soc_EP_EGR_DROP_VECTOR_BCM56870_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_EP_EGR_DROP_VECTOR_BCM56560_A0fmt */ 
        /* format            EP_EGR_DROP_VECTORfmt */
        /* nFields     */ 32,
        /* *fields     */ soc_EP_EGR_DROP_VECTOR_BCM56560_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_EP_EGR_DROP_VECTOR_BCM56560_B0fmt */ 
        /* format            EP_EGR_DROP_VECTORfmt */
        /* nFields     */ 32,
        /* *fields     */ soc_EP_EGR_DROP_VECTOR_BCM56560_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_EP_EGR_DROP_VECTOR_BCM56670_A0fmt */ 
        /* format            EP_EGR_DROP_VECTORfmt */
        /* nFields     */ 32,
        /* *fields     */ soc_EP_EGR_DROP_VECTOR_BCM56560_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_EP_EGR_DROP_VECTOR_BCM56670_B0fmt */ 
        /* format            EP_EGR_DROP_VECTORfmt */
        /* nFields     */ 32,
        /* *fields     */ soc_EP_EGR_DROP_VECTOR_BCM56560_A0fmt_fields,
        /* bits        */ 33,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EP_EGR_DROP_VECTOR_BCM56770_A0fmt */ 
        /* format            EP_EGR_DROP_VECTORfmt */
        /* nFields     */ 34,
        /* *fields     */ soc_EP_EGR_DROP_VECTOR_BCM56870_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_EP_EGR_DROP_VECTOR_BCM56860_A0fmt */ 
        /* format            EP_EGR_DROP_VECTORfmt */
        /* nFields     */ 31,
        /* *fields     */ soc_EP_EGR_DROP_VECTOR_BCM56860_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_EGR_DROP_VECTOR_BCM56870_A0fmt */ 
        /* format            EP_EGR_DROP_VECTORfmt */
        /* nFields     */ 34,
        /* *fields     */ soc_EP_EGR_DROP_VECTOR_BCM56870_A0fmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_EP_EGR_DROP_VECTOR_BCM56960_A0fmt */ 
        /* format            EP_EGR_DROP_VECTORfmt */
        /* nFields     */ 29,
        /* *fields     */ soc_EP_EGR_DROP_VECTOR_BCM56960_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_EP_EGR_DROP_VECTOR_BCM56965_A0fmt */ 
        /* format            EP_EGR_DROP_VECTORfmt */
        /* nFields     */ 29,
        /* *fields     */ soc_EP_EGR_DROP_VECTOR_BCM56960_A0fmt_fields,
        /* bits        */ 30,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EP_EGR_DROP_VECTOR_BCM56970_A0fmt */ 
        /* format            EP_EGR_DROP_VECTORfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_EP_EGR_DROP_VECTOR_BCM56970_A0fmt_fields,
        /* bits        */ 31,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EP_EGR_DROP_VECTOR_BCM56980_A0fmt */ 
        /* format            EP_EGR_DROP_VECTORfmt */
        /* nFields     */ 31,
        /* *fields     */ soc_EP_EGR_DROP_VECTOR_BCM56980_A0fmt_fields,
        /* bits        */ 31,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EP_EGR_DROP_VECTOR_BCM56980_B0fmt */ 
        /* format            EP_EGR_DROP_VECTORfmt */
        /* nFields     */ 31,
        /* *fields     */ soc_EP_EGR_DROP_VECTOR_BCM56980_A0fmt_fields,
        /* bits        */ 31,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_EP_EVXLT_KEY_TYPEfmt */ 
        /* format            EP_EVXLT_KEY_TYPEfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_EP_EVXLT_KEY_TYPEfmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_EP_EVXLT_KEY_TYPE_BCM53400_A0fmt */ 
        /* format            EP_EVXLT_KEY_TYPEfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_EP_EVXLT_KEY_TYPE_BCM53400_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_EP_EVXLT_KEY_TYPE_BCM53540_A0fmt */ 
        /* format            EP_EVXLT_KEY_TYPEfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_EP_EVXLT_KEY_TYPE_BCM56160_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_EP_EVXLT_KEY_TYPE_BCM53570_A0fmt */ 
        /* format            EP_EVXLT_KEY_TYPEfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_EP_EVXLT_KEY_TYPE_BCM56160_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_EP_EVXLT_KEY_TYPE_BCM53570_B0fmt */ 
        /* format            EP_EVXLT_KEY_TYPEfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_EP_EVXLT_KEY_TYPE_BCM56160_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_EP_EVXLT_KEY_TYPE_BCM56150_A0fmt */ 
        /* format            EP_EVXLT_KEY_TYPEfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_EP_EVXLT_KEY_TYPE_BCM56150_A0fmt_fields,
        /* bits        */ 40,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_EP_EVXLT_KEY_TYPE_BCM56160_A0fmt */ 
        /* format            EP_EVXLT_KEY_TYPEfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_EP_EVXLT_KEY_TYPE_BCM56160_A0fmt_fields,
        /* bits        */ 41,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_HW_CTRLfmt */ 
        /* format            EP_HW_CTRLfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_HW_CTRLfmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EP_HW_CTRL_BCM56980_A0fmt */ 
        /* format            EP_HW_CTRLfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_HW_CTRL_BCM56980_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EP_HW_CTRL_BCM56980_B0fmt */ 
        /* format            EP_HW_CTRLfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_HW_CTRL_BCM56980_A0fmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_PARSER0_HFE_CMD_POLICY_DATAfmt */ 
        /* format            EP_PARSER0_HFE_CMD_POLICY_DATAfmt */
        /* nFields     */ 78,
        /* *fields     */ soc_EP_PARSER0_HFE_CMD_POLICY_DATAfmt_fields,
        /* bits        */ 262,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_PARSER0_HFE_CONSTANTSfmt */ 
        /* format            EP_PARSER0_HFE_CONSTANTSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EP_PARSER0_HFE_CONSTANTSfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_PARSER0_HFE_CONTROLSfmt */ 
        /* format            EP_PARSER0_HFE_CONTROLSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EP_PARSER0_HFE_CONTROLSfmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_PARSER0_HFE_CONT_PROFILEfmt */ 
        /* format            EP_PARSER0_HFE_CONT_PROFILEfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EP_PARSER0_HFE_CONT_PROFILEfmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_PARSER0_HFE_IN_BUSfmt */ 
        /* format            EP_PARSER0_HFE_IN_BUSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_EP_PARSER0_HFE_IN_BUSfmt_fields,
        /* bits        */ 537,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_PARSER0_HFE_MUX_CONTROLSfmt */ 
        /* format            EP_PARSER0_HFE_MUX_CONTROLSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_PARSER0_HFE_MUX_CONTROLSfmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_PARSER0_HFE_MUX_IN_BUSfmt */ 
        /* format            EP_PARSER0_HFE_MUX_IN_BUSfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_EP_PARSER0_HFE_MUX_IN_BUSfmt_fields,
        /* bits        */ 851,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_PARSER0_HFE_MUX_OUT_BUSfmt */ 
        /* format            EP_PARSER0_HFE_MUX_OUT_BUSfmt */
        /* nFields     */ 97,
        /* *fields     */ soc_EP_PARSER0_HFE_MUX_OUT_BUSfmt_fields,
        /* bits        */ 699,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_PARSER0_HFE_OUT_BUSfmt */ 
        /* format            EP_PARSER0_HFE_OUT_BUSfmt */
        /* nFields     */ 98,
        /* *fields     */ soc_EP_PARSER0_HFE_OUT_BUSfmt_fields,
        /* bits        */ 699,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_PARSER0_HFE_POLICY_COMMAND_Afmt */ 
        /* format            EP_PARSER0_HFE_POLICY_COMMAND_Afmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_COMMAND_Afmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_PARSER0_HFE_POLICY_COMMAND_Bfmt */ 
        /* format            EP_PARSER0_HFE_POLICY_COMMAND_Bfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_COMMAND_Bfmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_PARSER0_HFE_POLICY_COMMAND_Cfmt */ 
        /* format            EP_PARSER0_HFE_POLICY_COMMAND_Cfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_COMMAND_Cfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_PARSER0_HFE_POLICY_COMMAND_Dfmt */ 
        /* format            EP_PARSER0_HFE_POLICY_COMMAND_Dfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_COMMAND_Dfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_PARSER0_HFE_POLICY_TABLE_DATAfmt */ 
        /* format            EP_PARSER0_HFE_POLICY_TABLE_DATAfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_TABLE_DATAfmt_fields,
        /* bits        */ 286,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_PARSER0_HVE_TRIGGERSfmt */ 
        /* format            EP_PARSER0_HVE_TRIGGERSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_PARSER0_HVE_TRIGGERSfmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_PARSER1_HFE_CMD_POLICY_DATAfmt */ 
        /* format            EP_PARSER1_HFE_CMD_POLICY_DATAfmt */
        /* nFields     */ 60,
        /* *fields     */ soc_EP_PARSER1_HFE_CMD_POLICY_DATAfmt_fields,
        /* bits        */ 204,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_PARSER1_HFE_CONSTANTSfmt */ 
        /* format            EP_PARSER1_HFE_CONSTANTSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EP_PARSER0_HFE_CONSTANTSfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EP_PARSER1_HFE_CONSTANTS_BCM56370_A0fmt */ 
        /* format            EP_PARSER1_HFE_CONSTANTSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EP_PARSER0_HFE_CONSTANTSfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EP_PARSER1_HFE_CONSTANTS_BCM56770_A0fmt */ 
        /* format            EP_PARSER1_HFE_CONSTANTSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EP_PARSER0_HFE_CONSTANTSfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_PARSER1_HFE_CONTROLSfmt */ 
        /* format            EP_PARSER1_HFE_CONTROLSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EP_PARSER1_HFE_CONTROLSfmt_fields,
        /* bits        */ 118,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_PARSER1_HFE_CONT_PROFILEfmt */ 
        /* format            EP_PARSER1_HFE_CONT_PROFILEfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EP_PARSER1_HFE_CONT_PROFILEfmt_fields,
        /* bits        */ 10,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_PARSER1_HFE_IN_BUSfmt */ 
        /* format            EP_PARSER1_HFE_IN_BUSfmt */
        /* nFields     */ 10,
        /* *fields     */ soc_EP_PARSER1_HFE_IN_BUSfmt_fields,
        /* bits        */ 1142,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_PARSER1_HFE_MUX_CONTROLSfmt */ 
        /* format            EP_PARSER1_HFE_MUX_CONTROLSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_PARSER1_HFE_MUX_CONTROLSfmt_fields,
        /* bits        */ 86,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_PARSER1_HFE_MUX_IN_BUSfmt */ 
        /* format            EP_PARSER1_HFE_MUX_IN_BUSfmt */
        /* nFields     */ 23,
        /* *fields     */ soc_EP_PARSER1_HFE_MUX_IN_BUSfmt_fields,
        /* bits        */ 2046,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_PARSER1_HFE_MUX_OUT_BUSfmt */ 
        /* format            EP_PARSER1_HFE_MUX_OUT_BUSfmt */
        /* nFields     */ 97,
        /* *fields     */ soc_EP_PARSER1_HFE_MUX_OUT_BUSfmt_fields,
        /* bits        */ 1229,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_PARSER1_HFE_OUT_BUSfmt */ 
        /* format            EP_PARSER1_HFE_OUT_BUSfmt */
        /* nFields     */ 98,
        /* *fields     */ soc_EP_PARSER1_HFE_OUT_BUSfmt_fields,
        /* bits        */ 1229,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_PARSER1_HFE_POLICY_COMMAND_Afmt */ 
        /* format            EP_PARSER1_HFE_POLICY_COMMAND_Afmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EP_PARSER1_HFE_POLICY_COMMAND_Afmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_PARSER1_HFE_POLICY_COMMAND_Bfmt */ 
        /* format            EP_PARSER1_HFE_POLICY_COMMAND_Bfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_PARSER1_HFE_POLICY_COMMAND_Bfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_PARSER1_HFE_POLICY_COMMAND_Cfmt */ 
        /* format            EP_PARSER1_HFE_POLICY_COMMAND_Cfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_COMMAND_Cfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EP_PARSER1_HFE_POLICY_COMMAND_C_BCM56370_A0fmt */ 
        /* format            EP_PARSER1_HFE_POLICY_COMMAND_Cfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_COMMAND_Cfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EP_PARSER1_HFE_POLICY_COMMAND_C_BCM56770_A0fmt */ 
        /* format            EP_PARSER1_HFE_POLICY_COMMAND_Cfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_COMMAND_Cfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_PARSER1_HFE_POLICY_COMMAND_Dfmt */ 
        /* format            EP_PARSER1_HFE_POLICY_COMMAND_Dfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EP_PARSER1_HFE_POLICY_COMMAND_Dfmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_PARSER1_HFE_POLICY_TABLE_DATAfmt */ 
        /* format            EP_PARSER1_HFE_POLICY_TABLE_DATAfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_EP_PARSER1_HFE_POLICY_TABLE_DATAfmt_fields,
        /* bits        */ 228,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_PARSER1_HVE_TRIGGERSfmt */ 
        /* format            EP_PARSER1_HVE_TRIGGERSfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_EP_PARSER1_HVE_TRIGGERSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_PARSER2_HFE_CMD_POLICY_DATAfmt */ 
        /* format            EP_PARSER2_HFE_CMD_POLICY_DATAfmt */
        /* nFields     */ 64,
        /* *fields     */ soc_EP_PARSER2_HFE_CMD_POLICY_DATAfmt_fields,
        /* bits        */ 208,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_PARSER2_HFE_CONSTANTSfmt */ 
        /* format            EP_PARSER2_HFE_CONSTANTSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EP_PARSER0_HFE_CONSTANTSfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EP_PARSER2_HFE_CONSTANTS_BCM56370_A0fmt */ 
        /* format            EP_PARSER2_HFE_CONSTANTSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EP_PARSER0_HFE_CONSTANTSfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EP_PARSER2_HFE_CONSTANTS_BCM56770_A0fmt */ 
        /* format            EP_PARSER2_HFE_CONSTANTSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EP_PARSER0_HFE_CONSTANTSfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_PARSER2_HFE_CONT_PROFILEfmt */ 
        /* format            EP_PARSER2_HFE_CONT_PROFILEfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EP_PARSER2_HFE_CONT_PROFILEfmt_fields,
        /* bits        */ 1,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_PARSER2_HFE_MUX_CONTROLSfmt */ 
        /* format            EP_PARSER2_HFE_MUX_CONTROLSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_PARSER2_HFE_MUX_CONTROLSfmt_fields,
        /* bits        */ 23,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_PARSER2_HFE_MUX_IN_BUSfmt */ 
        /* format            EP_PARSER2_HFE_MUX_IN_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EP_PARSER2_HFE_MUX_IN_BUSfmt_fields,
        /* bits        */ 1767,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_PARSER2_HFE_MUX_OUT_BUSfmt */ 
        /* format            EP_PARSER2_HFE_MUX_OUT_BUSfmt */
        /* nFields     */ 97,
        /* *fields     */ soc_EP_PARSER2_HFE_MUX_OUT_BUSfmt_fields,
        /* bits        */ 831,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_PARSER2_HFE_POLICY_COMMAND_Afmt */ 
        /* format            EP_PARSER2_HFE_POLICY_COMMAND_Afmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EP_PARSER1_HFE_POLICY_COMMAND_Afmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EP_PARSER2_HFE_POLICY_COMMAND_A_BCM56370_A0fmt */ 
        /* format            EP_PARSER2_HFE_POLICY_COMMAND_Afmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EP_PARSER1_HFE_POLICY_COMMAND_Afmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EP_PARSER2_HFE_POLICY_COMMAND_A_BCM56770_A0fmt */ 
        /* format            EP_PARSER2_HFE_POLICY_COMMAND_Afmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EP_PARSER1_HFE_POLICY_COMMAND_Afmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_PARSER2_HFE_POLICY_COMMAND_Bfmt */ 
        /* format            EP_PARSER2_HFE_POLICY_COMMAND_Bfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_PARSER1_HFE_POLICY_COMMAND_Bfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EP_PARSER2_HFE_POLICY_COMMAND_B_BCM56370_A0fmt */ 
        /* format            EP_PARSER2_HFE_POLICY_COMMAND_Bfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_PARSER1_HFE_POLICY_COMMAND_Bfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EP_PARSER2_HFE_POLICY_COMMAND_B_BCM56770_A0fmt */ 
        /* format            EP_PARSER2_HFE_POLICY_COMMAND_Bfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_PARSER1_HFE_POLICY_COMMAND_Bfmt_fields,
        /* bits        */ 2,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_PARSER2_HFE_POLICY_COMMAND_Cfmt */ 
        /* format            EP_PARSER2_HFE_POLICY_COMMAND_Cfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EP_PARSER2_HFE_POLICY_COMMAND_Cfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_PARSER2_HFE_POLICY_COMMAND_Dfmt */ 
        /* format            EP_PARSER2_HFE_POLICY_COMMAND_Dfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_COMMAND_Dfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EP_PARSER2_HFE_POLICY_COMMAND_D_BCM56370_A0fmt */ 
        /* format            EP_PARSER2_HFE_POLICY_COMMAND_Dfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_COMMAND_Dfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EP_PARSER2_HFE_POLICY_COMMAND_D_BCM56770_A0fmt */ 
        /* format            EP_PARSER2_HFE_POLICY_COMMAND_Dfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_PARSER0_HFE_POLICY_COMMAND_Dfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_PARSER2_HFE_POLICY_TABLE_DATAfmt */ 
        /* format            EP_PARSER2_HFE_POLICY_TABLE_DATAfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EP_PARSER2_HFE_POLICY_TABLE_DATAfmt_fields,
        /* bits        */ 208,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_EP_PW_INIT_COUNTER_COV_DEFSfmt */ 
        /* format            EP_PW_INIT_COUNTER_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_PW_INIT_COUNTER_COV_DEFSfmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_EP_PW_INIT_COUNTER_COV_DEFS_BCM56560_A0fmt */ 
        /* format            EP_PW_INIT_COUNTER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EP_PW_INIT_COUNTER_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_EP_PW_INIT_COUNTER_COV_DEFS_BCM56560_B0fmt */ 
        /* format            EP_PW_INIT_COUNTER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EP_PW_INIT_COUNTER_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_EP_PW_INIT_COUNTER_COV_DEFS_BCM56670_A0fmt */ 
        /* format            EP_PW_INIT_COUNTER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EP_PW_INIT_COUNTER_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_EP_PW_INIT_COUNTER_COV_DEFS_BCM56670_B0fmt */ 
        /* format            EP_PW_INIT_COUNTER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EP_PW_INIT_COUNTER_COV_DEFS_BCM56560_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_EP_PW_INIT_COUNTER_COV_DEFS_BCM56850_A0fmt */ 
        /* format            EP_PW_INIT_COUNTER_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_OAM_LM_COUNTERS_COV_DEFSfmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_EP_PW_INIT_COUNTER_COV_DEFS_BCM56860_A0fmt */ 
        /* format            EP_PW_INIT_COUNTER_COV_DEFSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EP_PW_INIT_COUNTER_COV_DEFS_BCM56860_A0fmt_fields,
        /* bits        */ 22,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_EP_PW_INIT_COUNTER_COV_DEFS_BCM56960_A0fmt */ 
        /* format            EP_PW_INIT_COUNTER_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_PW_INIT_COUNTER_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_EP_PW_INIT_COUNTER_COV_DEFS_BCM56965_A0fmt */ 
        /* format            EP_PW_INIT_COUNTER_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_PW_INIT_COUNTER_COV_DEFS_BCM56960_A0fmt_fields,
        /* bits        */ 21,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EP_PW_INIT_COUNTER_COV_DEFS_BCM56970_A0fmt */ 
        /* format            EP_PW_INIT_COUNTER_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_PW_INIT_COUNTER_COV_DEFS_BCM56970_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EP_PW_INIT_COUNTER_COV_DEFS_BCM56980_A0fmt */ 
        /* format            EP_PW_INIT_COUNTER_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_PW_INIT_COUNTER_COV_DEFS_BCM56970_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EP_PW_INIT_COUNTER_COV_DEFS_BCM56980_B0fmt */ 
        /* format            EP_PW_INIT_COUNTER_COV_DEFSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_PW_INIT_COUNTER_COV_DEFS_BCM56970_A0fmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_REGfmt */ 
        /* format            EP_REGfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EP_REGfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_EP_TO_CLP_IF_BUSfmt */ 
        /* format            EP_TO_CLP_IF_BUSfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_EP_TO_CLP_IF_BUSfmt_fields,
        /* bits        */ 535,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EP_TO_CLP_IF_BUS_BCM56370_A0fmt */ 
        /* format            EP_TO_CLP_IF_BUSfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_EP_TO_CLP_IF_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 535,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_EP_TO_CLP_IF_BUS_BCM56560_A0fmt */ 
        /* format            EP_TO_CLP_IF_BUSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_EP_TO_CLP_IF_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 456,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_EP_TO_CLP_IF_BUS_BCM56560_B0fmt */ 
        /* format            EP_TO_CLP_IF_BUSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_EP_TO_CLP_IF_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 456,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_EP_TO_CLP_IF_BUS_BCM56670_A0fmt */ 
        /* format            EP_TO_CLP_IF_BUSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_EP_TO_CLP_IF_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 456,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_EP_TO_CLP_IF_BUS_BCM56670_B0fmt */ 
        /* format            EP_TO_CLP_IF_BUSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_EP_TO_CLP_IF_BUS_BCM56560_A0fmt_fields,
        /* bits        */ 456,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EP_TO_CLP_IF_BUS_BCM56770_A0fmt */ 
        /* format            EP_TO_CLP_IF_BUSfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_EP_TO_CLP_IF_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 535,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_EP_TO_CLP_IF_BUS_BCM56860_A0fmt */ 
        /* format            EP_TO_CLP_IF_BUSfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_EP_TO_CLP_IF_BUS_BCM56860_A0fmt_fields,
        /* bits        */ 456,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_TO_CLP_IF_BUS_BCM56870_A0fmt */ 
        /* format            EP_TO_CLP_IF_BUSfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_EP_TO_CLP_IF_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 535,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_EP_TO_CLP_IF_BUS_BCM56960_A0fmt */ 
        /* format            EP_TO_CLP_IF_BUSfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_EP_TO_CLP_IF_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 535,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_EP_TO_CLP_IF_BUS_BCM56965_A0fmt */ 
        /* format            EP_TO_CLP_IF_BUSfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_EP_TO_CLP_IF_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 535,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EP_TO_CLP_IF_BUS_BCM56970_A0fmt */ 
        /* format            EP_TO_CLP_IF_BUSfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_EP_TO_CLP_IF_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 535,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EP_TO_CLP_IF_BUS_BCM56980_A0fmt */ 
        /* format            EP_TO_CLP_IF_BUSfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_EP_TO_CLP_IF_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 535,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EP_TO_CLP_IF_BUS_BCM56980_B0fmt */ 
        /* format            EP_TO_CLP_IF_BUSfmt */
        /* nFields     */ 14,
        /* *fields     */ soc_EP_TO_CLP_IF_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 535,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56980_A0) || \
    defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EP_TO_CM_CPU_DMA_BUSfmt */ 
        /* format            EP_TO_CM_CPU_DMA_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_CM_CPU_DMA_BUSfmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_COMPOSITES_BUSfmt */ 
        /* format            EP_TO_CPU_COMPOSITES_BUSfmt */
        /* nFields     */ 44,
        /* *fields     */ soc_EP_TO_CPU_COMPOSITES_BUSfmt_fields,
        /* bits        */ 320,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_COMPOSITES_BUS_BCM56370_A0fmt */ 
        /* format            EP_TO_CPU_COMPOSITES_BUSfmt */
        /* nFields     */ 48,
        /* *fields     */ soc_EP_TO_CPU_COMPOSITES_BUS_BCM56370_A0fmt_fields,
        /* bits        */ 320,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_COMPOSITES_BUS_BCM56980_A0fmt */ 
        /* format            EP_TO_CPU_COMPOSITES_BUSfmt */
        /* nFields     */ 45,
        /* *fields     */ soc_EP_TO_CPU_COMPOSITES_BUS_BCM56980_A0fmt_fields,
        /* bits        */ 288,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_COMPOSITES_BUS_BCM56980_B0fmt */ 
        /* format            EP_TO_CPU_COMPOSITES_BUSfmt */
        /* nFields     */ 45,
        /* *fields     */ soc_EP_TO_CPU_COMPOSITES_BUS_BCM56980_A0fmt_fields,
        /* bits        */ 288,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_A0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDRfmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 29,
        /* *fields     */ soc_EP_TO_CPU_HDRfmt_fields,
        /* bits        */ 256,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53314_A0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM53314_A0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 33,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM53314_A0fmt_fields,
        /* bits        */ 256,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53324_A0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM53324_A0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 33,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM53314_A0fmt_fields,
        /* bits        */ 256,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM53400_A0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 49,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM53540_A0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 51,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM53540_A0fmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM53570_A0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 50,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56160_A0fmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM53570_B0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 52,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM53570_B0fmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56142_A0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 53,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56142_A0fmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56150_A0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 56,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56150_A0fmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56160_A0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 50,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56160_A0fmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_A0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56224_A0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 31,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56224_A0fmt_fields,
        /* bits        */ 256,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56224_B0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56224_B0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 31,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56224_B0fmt_fields,
        /* bits        */ 256,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56260_A0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 59,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56260_A0fmt_fields,
        /* bits        */ 448,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56260_B0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 59,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56260_A0fmt_fields,
        /* bits        */ 448,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56270_A0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 59,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56260_A0fmt_fields,
        /* bits        */ 448,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56314_A0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56314_A0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 29,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56504_B0fmt_fields,
        /* bits        */ 256,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56334_A0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 53,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56334_A0fmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56334_B0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 53,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56334_A0fmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56340_A0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 57,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56340_A0fmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56370_A0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 21,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56370_A0fmt_fields,
        /* bits        */ 480,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56440_A0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 58,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56440_A0fmt_fields,
        /* bits        */ 448,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56440_B0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 58,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56440_A0fmt_fields,
        /* bits        */ 448,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56450_A0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 57,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56450_A0fmt_fields,
        /* bits        */ 448,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56450_B0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 57,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56450_A0fmt_fields,
        /* bits        */ 448,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56450_B1fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 57,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56450_A0fmt_fields,
        /* bits        */ 448,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56504_B0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56504_B0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 29,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56504_B0fmt_fields,
        /* bits        */ 256,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56514_A0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56514_A0fmt_fields,
        /* bits        */ 256,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56524_A0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 57,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56634_A0fmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56524_B0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 57,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56634_A0fmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56560_A0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 75,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56560_A0fmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56560_B0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 75,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56560_A0fmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56624_A0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 55,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56624_A0fmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56624_B0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 55,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56624_A0fmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56634_A0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 57,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56634_A0fmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56634_B0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 57,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56634_A0fmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56640_A0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 56,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56640_A0fmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56670_A0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 76,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56670_A0fmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56670_B0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 76,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56670_A0fmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56680_A0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 55,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56624_A0fmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56680_B0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 55,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56624_A0fmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56685_A0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 57,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56634_A0fmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56685_B0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 57,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56634_A0fmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56725_A0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 50,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56820_A0fmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56770_A0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56870_A0fmt_fields,
        /* bits        */ 480,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56800_A0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 33,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56800_A0fmt_fields,
        /* bits        */ 256,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56820_A0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 50,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56820_A0fmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56840_A0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 63,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56840_A0fmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56840_B0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 62,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56840_B0fmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56850_A0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 70,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56850_A0fmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56860_A0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 70,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56860_A0fmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56870_A0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 19,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56870_A0fmt_fields,
        /* bits        */ 480,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56960_A0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 70,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56960_A0fmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56965_A0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 70,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56960_A0fmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56970_A0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 69,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56970_A0fmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56980_A0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56980_A0fmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM56980_B0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM56980_A0fmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_FORMAT_INT_EP_TO_CPU_HDR_BCM88732_A0fmt */ 
        /* format            EP_TO_CPU_HDRfmt */
        /* nFields     */ 57,
        /* *fields     */ soc_EP_TO_CPU_HDR_BCM88732_A0fmt_fields,
        /* bits        */ 416,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EP_TO_EDB_CTRL_BUSfmt */ 
        /* format            EP_TO_EDB_CTRL_BUSfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_EP_TO_EDB_CTRL_BUSfmt_fields,
        /* bits        */ 59,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EP_TO_EDB_DATA_BUSfmt */ 
        /* format            EP_TO_EDB_DATA_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EFPMOD_TO_EPOST_DATA_BUSfmt_fields,
        /* bits        */ 2608,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EP_TO_EDB_DATA_BUS_BCM56980_B0fmt */ 
        /* format            EP_TO_EDB_DATA_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EFPMOD_TO_EPOST_DATA_BUSfmt_fields,
        /* bits        */ 2608,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EP_TO_EDB_EARLY_CTRL_BUSfmt */ 
        /* format            EP_TO_EDB_EARLY_CTRL_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EP_TO_EDB_EARLY_CTRL_BUSfmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_EP_TO_GPORT_CTRL_BUSfmt */ 
        /* format            EP_TO_GPORT_CTRL_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EP_TO_GPORT_CTRL_BUSfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_EP_TO_GPORT_CTRL_BUS_BCM53400_A0fmt */ 
        /* format            EP_TO_GPORT_CTRL_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EP_TO_GPORT_CTRL_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_EP_TO_GPORT_CTRL_BUS_BCM53540_A0fmt */ 
        /* format            EP_TO_GPORT_CTRL_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EP_TO_GPORT_CTRL_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_EP_TO_GPORT_CTRL_BUS_BCM53570_A0fmt */ 
        /* format            EP_TO_GPORT_CTRL_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EP_TO_GPORT_CTRL_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_EP_TO_GPORT_CTRL_BUS_BCM53570_B0fmt */ 
        /* format            EP_TO_GPORT_CTRL_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EP_TO_GPORT_CTRL_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_EP_TO_GPORT_CTRL_BUS_BCM56142_A0fmt */ 
        /* format            EP_TO_GPORT_CTRL_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EP_TO_GPORT_CTRL_BUSfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_EP_TO_GPORT_CTRL_BUS_BCM56150_A0fmt */ 
        /* format            EP_TO_GPORT_CTRL_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EP_TO_GPORT_CTRL_BUS_BCM56150_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_EP_TO_GPORT_CTRL_BUS_BCM56160_A0fmt */ 
        /* format            EP_TO_GPORT_CTRL_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EP_TO_GPORT_CTRL_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_EP_TO_GPORT_CTRL_BUS_BCM56260_A0fmt */ 
        /* format            EP_TO_GPORT_CTRL_BUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_EP_TO_GPORT_CTRL_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_EP_TO_GPORT_CTRL_BUS_BCM56260_B0fmt */ 
        /* format            EP_TO_GPORT_CTRL_BUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_EP_TO_GPORT_CTRL_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_EP_TO_GPORT_CTRL_BUS_BCM56270_A0fmt */ 
        /* format            EP_TO_GPORT_CTRL_BUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_EP_TO_GPORT_CTRL_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_EP_TO_GPORT_CTRL_BUS_BCM56334_B0fmt */ 
        /* format            EP_TO_GPORT_CTRL_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EP_TO_GPORT_CTRL_BUSfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_EP_TO_GPORT_CTRL_BUS_BCM56440_A0fmt */ 
        /* format            EP_TO_GPORT_CTRL_BUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_EP_TO_GPORT_CTRL_BUS_BCM56440_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_EP_TO_GPORT_CTRL_BUS_BCM56440_B0fmt */ 
        /* format            EP_TO_GPORT_CTRL_BUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_EP_TO_GPORT_CTRL_BUS_BCM56440_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_EP_TO_GPORT_CTRL_BUS_BCM56450_A0fmt */ 
        /* format            EP_TO_GPORT_CTRL_BUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_EP_TO_GPORT_CTRL_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_EP_TO_GPORT_CTRL_BUS_BCM56450_B0fmt */ 
        /* format            EP_TO_GPORT_CTRL_BUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_EP_TO_GPORT_CTRL_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_EP_TO_GPORT_CTRL_BUS_BCM56450_B1fmt */ 
        /* format            EP_TO_GPORT_CTRL_BUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_EP_TO_GPORT_CTRL_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_EP_TO_MMU_REDIRECTION_BUSfmt */ 
        /* format            EP_TO_MMU_REDIRECTION_BUSfmt */
        /* nFields     */ 27,
        /* *fields     */ soc_EP_TO_MMU_REDIRECTION_BUSfmt_fields,
        /* bits        */ 203,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_EP_TO_MMU_REDIRECTION_BUS_BCM56260_A0fmt */ 
        /* format            EP_TO_MMU_REDIRECTION_BUSfmt */
        /* nFields     */ 37,
        /* *fields     */ soc_EP_TO_MMU_REDIRECTION_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 302,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_EP_TO_MMU_REDIRECTION_BUS_BCM56260_B0fmt */ 
        /* format            EP_TO_MMU_REDIRECTION_BUSfmt */
        /* nFields     */ 37,
        /* *fields     */ soc_EP_TO_MMU_REDIRECTION_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 302,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_EP_TO_MMU_REDIRECTION_BUS_BCM56270_A0fmt */ 
        /* format            EP_TO_MMU_REDIRECTION_BUSfmt */
        /* nFields     */ 38,
        /* *fields     */ soc_EP_TO_MMU_REDIRECTION_BUS_BCM56270_A0fmt_fields,
        /* bits        */ 302,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_EP_TO_MMU_REDIRECTION_BUS_BCM56340_A0fmt */ 
        /* format            EP_TO_MMU_REDIRECTION_BUSfmt */
        /* nFields     */ 25,
        /* *fields     */ soc_EP_TO_MMU_REDIRECTION_BUS_BCM56340_A0fmt_fields,
        /* bits        */ 170,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_EP_TO_MMU_REDIRECTION_BUS_BCM56450_A0fmt */ 
        /* format            EP_TO_MMU_REDIRECTION_BUSfmt */
        /* nFields     */ 36,
        /* *fields     */ soc_EP_TO_MMU_REDIRECTION_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 302,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_EP_TO_MMU_REDIRECTION_BUS_BCM56450_B0fmt */ 
        /* format            EP_TO_MMU_REDIRECTION_BUSfmt */
        /* nFields     */ 36,
        /* *fields     */ soc_EP_TO_MMU_REDIRECTION_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 302,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_EP_TO_MMU_REDIRECTION_BUS_BCM56450_B1fmt */ 
        /* format            EP_TO_MMU_REDIRECTION_BUSfmt */
        /* nFields     */ 36,
        /* *fields     */ soc_EP_TO_MMU_REDIRECTION_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 302,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_EP_TO_MMU_REDIRECTION_BUS_BCM56640_A0fmt */ 
        /* format            EP_TO_MMU_REDIRECTION_BUSfmt */
        /* nFields     */ 24,
        /* *fields     */ soc_EP_TO_MMU_REDIRECTION_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 170,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_EP_TO_MMU_REDIRECTION_BUS_BCM56685_A0fmt */ 
        /* format            EP_TO_MMU_REDIRECTION_BUSfmt */
        /* nFields     */ 27,
        /* *fields     */ soc_EP_TO_MMU_REDIRECTION_BUSfmt_fields,
        /* bits        */ 203,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_EP_TO_MMU_REDIRECTION_BUS_BCM56685_B0fmt */ 
        /* format            EP_TO_MMU_REDIRECTION_BUSfmt */
        /* nFields     */ 27,
        /* *fields     */ soc_EP_TO_MMU_REDIRECTION_BUSfmt_fields,
        /* bits        */ 203,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_EP_TO_PORT_1588_CTRL_BUSfmt */ 
        /* format            EP_TO_PORT_1588_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_PORT_1588_CTRL_BUSfmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_EP_TO_PORT_1588_CTRL_BUS_BCM53400_A0fmt */ 
        /* format            EP_TO_PORT_1588_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_PORT_1588_CTRL_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_EP_TO_PORT_1588_CTRL_BUS_BCM53540_A0fmt */ 
        /* format            EP_TO_PORT_1588_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_PORT_1588_CTRL_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_EP_TO_PORT_1588_CTRL_BUS_BCM53570_A0fmt */ 
        /* format            EP_TO_PORT_1588_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_PORT_1588_CTRL_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_EP_TO_PORT_1588_CTRL_BUS_BCM53570_B0fmt */ 
        /* format            EP_TO_PORT_1588_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_PORT_1588_CTRL_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_EP_TO_PORT_1588_CTRL_BUS_BCM56160_A0fmt */ 
        /* format            EP_TO_PORT_1588_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_PORT_1588_CTRL_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_EP_TO_PORT_1588_CTRL_BUS_BCM56260_A0fmt */ 
        /* format            EP_TO_PORT_1588_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_PORT_1588_CTRL_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_EP_TO_PORT_1588_CTRL_BUS_BCM56260_B0fmt */ 
        /* format            EP_TO_PORT_1588_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_PORT_1588_CTRL_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_EP_TO_PORT_1588_CTRL_BUS_BCM56270_A0fmt */ 
        /* format            EP_TO_PORT_1588_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_PORT_1588_CTRL_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EP_TO_PORT_1588_CTRL_BUS_BCM56370_A0fmt */ 
        /* format            EP_TO_PORT_1588_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_PORT_1588_CTRL_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_EP_TO_PORT_1588_CTRL_BUS_BCM56560_A0fmt */ 
        /* format            EP_TO_PORT_1588_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_PORT_1588_CTRL_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_EP_TO_PORT_1588_CTRL_BUS_BCM56560_B0fmt */ 
        /* format            EP_TO_PORT_1588_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_PORT_1588_CTRL_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_EP_TO_PORT_1588_CTRL_BUS_BCM56670_A0fmt */ 
        /* format            EP_TO_PORT_1588_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_PORT_1588_CTRL_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_EP_TO_PORT_1588_CTRL_BUS_BCM56670_B0fmt */ 
        /* format            EP_TO_PORT_1588_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_PORT_1588_CTRL_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EP_TO_PORT_1588_CTRL_BUS_BCM56770_A0fmt */ 
        /* format            EP_TO_PORT_1588_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_PORT_1588_CTRL_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_TO_PORT_1588_CTRL_BUS_BCM56870_A0fmt */ 
        /* format            EP_TO_PORT_1588_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_PORT_1588_CTRL_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_EP_TO_PORT_1588_CTRL_BUS_BCM56960_A0fmt */ 
        /* format            EP_TO_PORT_1588_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_PORT_1588_CTRL_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_EP_TO_PORT_1588_CTRL_BUS_BCM56965_A0fmt */ 
        /* format            EP_TO_PORT_1588_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_PORT_1588_CTRL_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EP_TO_PORT_1588_CTRL_BUS_BCM56970_A0fmt */ 
        /* format            EP_TO_PORT_1588_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_PORT_1588_CTRL_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EP_TO_PORT_1588_CTRL_BUS_BCM56980_A0fmt */ 
        /* format            EP_TO_PORT_1588_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_PORT_1588_CTRL_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EP_TO_PORT_1588_CTRL_BUS_BCM56980_B0fmt */ 
        /* format            EP_TO_PORT_1588_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_PORT_1588_CTRL_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 12,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_EP_TO_QGPORT_CTRL_BUSfmt */ 
        /* format            EP_TO_QGPORT_CTRL_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_TO_QGPORT_CTRL_BUSfmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_EP_TO_SPORT_CTRL_BUSfmt */ 
        /* format            EP_TO_SPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_SPORT_CTRL_BUSfmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_EP_TO_SPORT_CTRL_BUS_BCM56340_A0fmt */ 
        /* format            EP_TO_SPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_SPORT_CTRL_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EP_TO_SPORT_CTRL_BUS_BCM56370_A0fmt */ 
        /* format            EP_TO_SPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_SPORT_CTRL_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_EP_TO_SPORT_CTRL_BUS_BCM56524_A0fmt */ 
        /* format            EP_TO_SPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_SPORT_CTRL_BUSfmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_EP_TO_SPORT_CTRL_BUS_BCM56560_A0fmt */ 
        /* format            EP_TO_SPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_SPORT_CTRL_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_EP_TO_SPORT_CTRL_BUS_BCM56560_B0fmt */ 
        /* format            EP_TO_SPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_SPORT_CTRL_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_EP_TO_SPORT_CTRL_BUS_BCM56624_B0fmt */ 
        /* format            EP_TO_SPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_SPORT_CTRL_BUSfmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_EP_TO_SPORT_CTRL_BUS_BCM56634_A0fmt */ 
        /* format            EP_TO_SPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_SPORT_CTRL_BUSfmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_EP_TO_SPORT_CTRL_BUS_BCM56640_A0fmt */ 
        /* format            EP_TO_SPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_SPORT_CTRL_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_EP_TO_SPORT_CTRL_BUS_BCM56670_A0fmt */ 
        /* format            EP_TO_SPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_SPORT_CTRL_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_EP_TO_SPORT_CTRL_BUS_BCM56670_B0fmt */ 
        /* format            EP_TO_SPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_SPORT_CTRL_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_EP_TO_SPORT_CTRL_BUS_BCM56680_A0fmt */ 
        /* format            EP_TO_SPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_SPORT_CTRL_BUSfmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_EP_TO_SPORT_CTRL_BUS_BCM56680_B0fmt */ 
        /* format            EP_TO_SPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_SPORT_CTRL_BUSfmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_EP_TO_SPORT_CTRL_BUS_BCM56685_A0fmt */ 
        /* format            EP_TO_SPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_SPORT_CTRL_BUSfmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_EP_TO_SPORT_CTRL_BUS_BCM56685_B0fmt */ 
        /* format            EP_TO_SPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_SPORT_CTRL_BUSfmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EP_TO_SPORT_CTRL_BUS_BCM56770_A0fmt */ 
        /* format            EP_TO_SPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_SPORT_CTRL_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_EP_TO_SPORT_CTRL_BUS_BCM56840_A0fmt */ 
        /* format            EP_TO_SPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_SPORT_CTRL_BUSfmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_EP_TO_SPORT_CTRL_BUS_BCM56840_B0fmt */ 
        /* format            EP_TO_SPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_SPORT_CTRL_BUSfmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_EP_TO_SPORT_CTRL_BUS_BCM56850_A0fmt */ 
        /* format            EP_TO_SPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_SPORT_CTRL_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_EP_TO_SPORT_CTRL_BUS_BCM56860_A0fmt */ 
        /* format            EP_TO_SPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_SPORT_CTRL_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_TO_SPORT_CTRL_BUS_BCM56870_A0fmt */ 
        /* format            EP_TO_SPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_SPORT_CTRL_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_EP_TO_SPORT_CTRL_BUS_BCM56960_A0fmt */ 
        /* format            EP_TO_SPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_SPORT_CTRL_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_EP_TO_SPORT_CTRL_BUS_BCM56965_A0fmt */ 
        /* format            EP_TO_SPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_SPORT_CTRL_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EP_TO_SPORT_CTRL_BUS_BCM56970_A0fmt */ 
        /* format            EP_TO_SPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_SPORT_CTRL_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EP_TO_SPORT_CTRL_BUS_BCM56980_A0fmt */ 
        /* format            EP_TO_SPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_SPORT_CTRL_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EP_TO_SPORT_CTRL_BUS_BCM56980_B0fmt */ 
        /* format            EP_TO_SPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_SPORT_CTRL_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_EP_TO_XGPORT_CTRL_BUSfmt */ 
        /* format            EP_TO_XGPORT_CTRL_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_TO_XGPORT_CTRL_BUSfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_EP_TO_XGPORT_CTRL_BUS_BCM56340_A0fmt */ 
        /* format            EP_TO_XGPORT_CTRL_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_TO_XGPORT_CTRL_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EP_TO_XGPORT_CTRL_BUS_BCM56370_A0fmt */ 
        /* format            EP_TO_XGPORT_CTRL_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_TO_XGPORT_CTRL_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_EP_TO_XGPORT_CTRL_BUS_BCM56524_A0fmt */ 
        /* format            EP_TO_XGPORT_CTRL_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_TO_XGPORT_CTRL_BUSfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_EP_TO_XGPORT_CTRL_BUS_BCM56560_A0fmt */ 
        /* format            EP_TO_XGPORT_CTRL_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_TO_XGPORT_CTRL_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_EP_TO_XGPORT_CTRL_BUS_BCM56560_B0fmt */ 
        /* format            EP_TO_XGPORT_CTRL_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_TO_XGPORT_CTRL_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_EP_TO_XGPORT_CTRL_BUS_BCM56624_B0fmt */ 
        /* format            EP_TO_XGPORT_CTRL_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_TO_XGPORT_CTRL_BUSfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_EP_TO_XGPORT_CTRL_BUS_BCM56634_A0fmt */ 
        /* format            EP_TO_XGPORT_CTRL_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_TO_XGPORT_CTRL_BUSfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_EP_TO_XGPORT_CTRL_BUS_BCM56640_A0fmt */ 
        /* format            EP_TO_XGPORT_CTRL_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_TO_XGPORT_CTRL_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_EP_TO_XGPORT_CTRL_BUS_BCM56670_A0fmt */ 
        /* format            EP_TO_XGPORT_CTRL_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_TO_XGPORT_CTRL_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_EP_TO_XGPORT_CTRL_BUS_BCM56670_B0fmt */ 
        /* format            EP_TO_XGPORT_CTRL_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_TO_XGPORT_CTRL_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_EP_TO_XGPORT_CTRL_BUS_BCM56680_A0fmt */ 
        /* format            EP_TO_XGPORT_CTRL_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_TO_XGPORT_CTRL_BUSfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_EP_TO_XGPORT_CTRL_BUS_BCM56680_B0fmt */ 
        /* format            EP_TO_XGPORT_CTRL_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_TO_XGPORT_CTRL_BUSfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_EP_TO_XGPORT_CTRL_BUS_BCM56685_A0fmt */ 
        /* format            EP_TO_XGPORT_CTRL_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_TO_XGPORT_CTRL_BUSfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_EP_TO_XGPORT_CTRL_BUS_BCM56685_B0fmt */ 
        /* format            EP_TO_XGPORT_CTRL_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_TO_XGPORT_CTRL_BUSfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EP_TO_XGPORT_CTRL_BUS_BCM56770_A0fmt */ 
        /* format            EP_TO_XGPORT_CTRL_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_TO_XGPORT_CTRL_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_EP_TO_XGPORT_CTRL_BUS_BCM56840_A0fmt */ 
        /* format            EP_TO_XGPORT_CTRL_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_TO_XGPORT_CTRL_BUSfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_EP_TO_XGPORT_CTRL_BUS_BCM56840_B0fmt */ 
        /* format            EP_TO_XGPORT_CTRL_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_TO_XGPORT_CTRL_BUSfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_EP_TO_XGPORT_CTRL_BUS_BCM56850_A0fmt */ 
        /* format            EP_TO_XGPORT_CTRL_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_TO_XGPORT_CTRL_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_EP_TO_XGPORT_CTRL_BUS_BCM56860_A0fmt */ 
        /* format            EP_TO_XGPORT_CTRL_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_TO_XGPORT_CTRL_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_TO_XGPORT_CTRL_BUS_BCM56870_A0fmt */ 
        /* format            EP_TO_XGPORT_CTRL_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_TO_XGPORT_CTRL_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_EP_TO_XGPORT_CTRL_BUS_BCM56960_A0fmt */ 
        /* format            EP_TO_XGPORT_CTRL_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_TO_XGPORT_CTRL_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_EP_TO_XGPORT_CTRL_BUS_BCM56965_A0fmt */ 
        /* format            EP_TO_XGPORT_CTRL_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_TO_XGPORT_CTRL_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EP_TO_XGPORT_CTRL_BUS_BCM56970_A0fmt */ 
        /* format            EP_TO_XGPORT_CTRL_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_TO_XGPORT_CTRL_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EP_TO_XGPORT_CTRL_BUS_BCM56980_A0fmt */ 
        /* format            EP_TO_XGPORT_CTRL_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_TO_XGPORT_CTRL_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EP_TO_XGPORT_CTRL_BUS_BCM56980_B0fmt */ 
        /* format            EP_TO_XGPORT_CTRL_BUSfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EP_TO_XGPORT_CTRL_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56800_A0) || \
    defined(BCM_56820_A0)
    { /* SOC_FORMAT_INT_EP_TO_XPORT_CTRL_BUSfmt */ 
        /* format            EP_TO_XPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_XPORT_CTRL_BUSfmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_EP_TO_XPORT_CTRL_BUS_BCM56340_A0fmt */ 
        /* format            EP_TO_XPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_XPORT_CTRL_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EP_TO_XPORT_CTRL_BUS_BCM56370_A0fmt */ 
        /* format            EP_TO_XPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_XPORT_CTRL_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_EP_TO_XPORT_CTRL_BUS_BCM56524_A0fmt */ 
        /* format            EP_TO_XPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_XPORT_CTRL_BUS_BCM56624_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0)
    { /* SOC_FORMAT_INT_EP_TO_XPORT_CTRL_BUS_BCM56524_B0fmt */ 
        /* format            EP_TO_XPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_XPORT_CTRL_BUS_BCM56624_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_EP_TO_XPORT_CTRL_BUS_BCM56560_A0fmt */ 
        /* format            EP_TO_XPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_XPORT_CTRL_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_EP_TO_XPORT_CTRL_BUS_BCM56560_B0fmt */ 
        /* format            EP_TO_XPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_XPORT_CTRL_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_EP_TO_XPORT_CTRL_BUS_BCM56624_A0fmt */ 
        /* format            EP_TO_XPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_XPORT_CTRL_BUS_BCM56624_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_EP_TO_XPORT_CTRL_BUS_BCM56624_B0fmt */ 
        /* format            EP_TO_XPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_XPORT_CTRL_BUS_BCM56624_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_EP_TO_XPORT_CTRL_BUS_BCM56634_A0fmt */ 
        /* format            EP_TO_XPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_XPORT_CTRL_BUS_BCM56624_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_EP_TO_XPORT_CTRL_BUS_BCM56634_B0fmt */ 
        /* format            EP_TO_XPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_XPORT_CTRL_BUS_BCM56624_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_EP_TO_XPORT_CTRL_BUS_BCM56640_A0fmt */ 
        /* format            EP_TO_XPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_XPORT_CTRL_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_EP_TO_XPORT_CTRL_BUS_BCM56670_A0fmt */ 
        /* format            EP_TO_XPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_XPORT_CTRL_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_EP_TO_XPORT_CTRL_BUS_BCM56670_B0fmt */ 
        /* format            EP_TO_XPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_XPORT_CTRL_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_EP_TO_XPORT_CTRL_BUS_BCM56680_A0fmt */ 
        /* format            EP_TO_XPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_XPORT_CTRL_BUS_BCM56624_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_EP_TO_XPORT_CTRL_BUS_BCM56680_B0fmt */ 
        /* format            EP_TO_XPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_XPORT_CTRL_BUS_BCM56624_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_EP_TO_XPORT_CTRL_BUS_BCM56685_A0fmt */ 
        /* format            EP_TO_XPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_XPORT_CTRL_BUS_BCM56624_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_EP_TO_XPORT_CTRL_BUS_BCM56685_B0fmt */ 
        /* format            EP_TO_XPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_XPORT_CTRL_BUS_BCM56624_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EP_TO_XPORT_CTRL_BUS_BCM56770_A0fmt */ 
        /* format            EP_TO_XPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_XPORT_CTRL_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_A0)
    { /* SOC_FORMAT_INT_EP_TO_XPORT_CTRL_BUS_BCM56840_A0fmt */ 
        /* format            EP_TO_XPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_XPORT_CTRL_BUS_BCM56624_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56840_B0)
    { /* SOC_FORMAT_INT_EP_TO_XPORT_CTRL_BUS_BCM56840_B0fmt */ 
        /* format            EP_TO_XPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_XPORT_CTRL_BUS_BCM56624_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_FORMAT_INT_EP_TO_XPORT_CTRL_BUS_BCM56850_A0fmt */ 
        /* format            EP_TO_XPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_XPORT_CTRL_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_EP_TO_XPORT_CTRL_BUS_BCM56860_A0fmt */ 
        /* format            EP_TO_XPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_XPORT_CTRL_BUS_BCM56640_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EP_TO_XPORT_CTRL_BUS_BCM56870_A0fmt */ 
        /* format            EP_TO_XPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_XPORT_CTRL_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_EP_TO_XPORT_CTRL_BUS_BCM56960_A0fmt */ 
        /* format            EP_TO_XPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_XPORT_CTRL_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_EP_TO_XPORT_CTRL_BUS_BCM56965_A0fmt */ 
        /* format            EP_TO_XPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_XPORT_CTRL_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EP_TO_XPORT_CTRL_BUS_BCM56970_A0fmt */ 
        /* format            EP_TO_XPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_XPORT_CTRL_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EP_TO_XPORT_CTRL_BUS_BCM56980_A0fmt */ 
        /* format            EP_TO_XPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_XPORT_CTRL_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EP_TO_XPORT_CTRL_BUS_BCM56980_B0fmt */ 
        /* format            EP_TO_XPORT_CTRL_BUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EP_TO_XPORT_CTRL_BUS_BCM56960_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_EP_TO_XQPORT_CTRL_BUSfmt */ 
        /* format            EP_TO_XQPORT_CTRL_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EP_TO_XQPORT_CTRL_BUSfmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_EP_TO_XQPORT_CTRL_BUS_BCM53400_A0fmt */ 
        /* format            EP_TO_XQPORT_CTRL_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EP_TO_XQPORT_CTRL_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_EP_TO_XQPORT_CTRL_BUS_BCM53540_A0fmt */ 
        /* format            EP_TO_XQPORT_CTRL_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EP_TO_XQPORT_CTRL_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_EP_TO_XQPORT_CTRL_BUS_BCM53570_A0fmt */ 
        /* format            EP_TO_XQPORT_CTRL_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EP_TO_XQPORT_CTRL_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_EP_TO_XQPORT_CTRL_BUS_BCM53570_B0fmt */ 
        /* format            EP_TO_XQPORT_CTRL_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EP_TO_XQPORT_CTRL_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_EP_TO_XQPORT_CTRL_BUS_BCM56142_A0fmt */ 
        /* format            EP_TO_XQPORT_CTRL_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EP_TO_XQPORT_CTRL_BUSfmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_EP_TO_XQPORT_CTRL_BUS_BCM56150_A0fmt */ 
        /* format            EP_TO_XQPORT_CTRL_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EP_TO_XQPORT_CTRL_BUS_BCM56150_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_EP_TO_XQPORT_CTRL_BUS_BCM56160_A0fmt */ 
        /* format            EP_TO_XQPORT_CTRL_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EP_TO_XQPORT_CTRL_BUS_BCM53400_A0fmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_EP_TO_XQPORT_CTRL_BUS_BCM56260_A0fmt */ 
        /* format            EP_TO_XQPORT_CTRL_BUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_EP_TO_XQPORT_CTRL_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_EP_TO_XQPORT_CTRL_BUS_BCM56260_B0fmt */ 
        /* format            EP_TO_XQPORT_CTRL_BUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_EP_TO_XQPORT_CTRL_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_EP_TO_XQPORT_CTRL_BUS_BCM56270_A0fmt */ 
        /* format            EP_TO_XQPORT_CTRL_BUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_EP_TO_XQPORT_CTRL_BUS_BCM56260_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_EP_TO_XQPORT_CTRL_BUS_BCM56334_B0fmt */ 
        /* format            EP_TO_XQPORT_CTRL_BUSfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EP_TO_XQPORT_CTRL_BUSfmt_fields,
        /* bits        */ 11,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_A0)
    { /* SOC_FORMAT_INT_EP_TO_XQPORT_CTRL_BUS_BCM56440_A0fmt */ 
        /* format            EP_TO_XQPORT_CTRL_BUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_EP_TO_XQPORT_CTRL_BUS_BCM56440_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56440_B0)
    { /* SOC_FORMAT_INT_EP_TO_XQPORT_CTRL_BUS_BCM56440_B0fmt */ 
        /* format            EP_TO_XQPORT_CTRL_BUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_EP_TO_XQPORT_CTRL_BUS_BCM56440_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_A0)
    { /* SOC_FORMAT_INT_EP_TO_XQPORT_CTRL_BUS_BCM56450_A0fmt */ 
        /* format            EP_TO_XQPORT_CTRL_BUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_EP_TO_XQPORT_CTRL_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B0)
    { /* SOC_FORMAT_INT_EP_TO_XQPORT_CTRL_BUS_BCM56450_B0fmt */ 
        /* format            EP_TO_XQPORT_CTRL_BUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_EP_TO_XQPORT_CTRL_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56450_B1)
    { /* SOC_FORMAT_INT_EP_TO_XQPORT_CTRL_BUS_BCM56450_B1fmt */ 
        /* format            EP_TO_XQPORT_CTRL_BUSfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_EP_TO_XQPORT_CTRL_BUS_BCM56450_A0fmt_fields,
        /* bits        */ 24,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_EP_VLAN_XLATE_1_DATAfmt */ 
        /* format            EP_VLAN_XLATE_1_DATAfmt */
        /* nFields     */ 47,
        /* *fields     */ soc_EP_VLAN_XLATE_1_DATAfmt_fields,
        /* bits        */ 69,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_EP_VLAN_XLATE_1_DATA_BCM56340_A0fmt */ 
        /* format            EP_VLAN_XLATE_1_DATAfmt */
        /* nFields     */ 51,
        /* *fields     */ soc_EP_VLAN_XLATE_1_DATA_BCM56340_A0fmt_fields,
        /* bits        */ 69,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_EP_VLAN_XLATE_KEYfmt */ 
        /* format            EP_VLAN_XLATE_KEYfmt */
        /* nFields     */ 20,
        /* *fields     */ soc_EP_VLAN_XLATE_KEYfmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_EP_VLAN_XLATE_KEY_BCM56340_A0fmt */ 
        /* format            EP_VLAN_XLATE_KEYfmt */
        /* nFields     */ 23,
        /* *fields     */ soc_EP_VLAN_XLATE_KEY_BCM56340_A0fmt_fields,
        /* bits        */ 43,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56680_A0) || \
    defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_ESMIF_COUNTERfmt */ 
        /* format            ESMIF_COUNTERfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ESMIF_COUNTERfmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_ESMIF_COUNTER_BCM53400_A0fmt */ 
        /* format            ESMIF_COUNTERfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ESMIF_COUNTER_BCM53400_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_ESMIF_COUNTER_BCM53540_A0fmt */ 
        /* format            ESMIF_COUNTERfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ESMIF_COUNTER_BCM53400_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_ESMIF_COUNTER_BCM53570_A0fmt */ 
        /* format            ESMIF_COUNTERfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ESMIF_COUNTER_BCM53400_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_ESMIF_COUNTER_BCM53570_B0fmt */ 
        /* format            ESMIF_COUNTERfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ESMIF_COUNTER_BCM53400_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_ESMIF_COUNTER_BCM56142_A0fmt */ 
        /* format            ESMIF_COUNTERfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ESMIF_COUNTERfmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_ESMIF_COUNTER_BCM56150_A0fmt */ 
        /* format            ESMIF_COUNTERfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ESMIF_COUNTER_BCM56150_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_ESMIF_COUNTER_BCM56160_A0fmt */ 
        /* format            ESMIF_COUNTERfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ESMIF_COUNTER_BCM53400_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_ESMIF_COUNTER_BCM56334_B0fmt */ 
        /* format            ESMIF_COUNTERfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ESMIF_COUNTERfmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_ESMIF_COUNTER_BCM56680_B0fmt */ 
        /* format            ESMIF_COUNTERfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ESMIF_COUNTERfmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_ESMIF_COUNTER_BCM56685_A0fmt */ 
        /* format            ESMIF_COUNTERfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ESMIF_COUNTERfmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_ESMIF_DROPfmt */ 
        /* format            ESMIF_DROPfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ESMIF_DROPfmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_ESMIF_DROP_BCM53400_A0fmt */ 
        /* format            ESMIF_DROPfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ESMIF_DROP_BCM53400_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_ESMIF_DROP_BCM53540_A0fmt */ 
        /* format            ESMIF_DROPfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ESMIF_DROP_BCM53400_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_ESMIF_DROP_BCM53570_A0fmt */ 
        /* format            ESMIF_DROPfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ESMIF_DROP_BCM53400_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_ESMIF_DROP_BCM53570_B0fmt */ 
        /* format            ESMIF_DROPfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ESMIF_DROP_BCM53400_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_ESMIF_DROP_BCM56142_A0fmt */ 
        /* format            ESMIF_DROPfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ESMIF_DROPfmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_ESMIF_DROP_BCM56150_A0fmt */ 
        /* format            ESMIF_DROPfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ESMIF_DROP_BCM56150_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_ESMIF_DROP_BCM56160_A0fmt */ 
        /* format            ESMIF_DROPfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ESMIF_DROP_BCM53400_A0fmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_ESMIF_DROP_BCM56334_A0fmt */ 
        /* format            ESMIF_DROPfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ESMIF_DROPfmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_ESMIF_DROP_BCM56334_B0fmt */ 
        /* format            ESMIF_DROPfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ESMIF_DROPfmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56524_A0)
    { /* SOC_FORMAT_INT_ESMIF_DROP_BCM56524_A0fmt */ 
        /* format            ESMIF_DROPfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ESMIF_DROPfmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_ESMIF_DROP_BCM56624_B0fmt */ 
        /* format            ESMIF_DROPfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ESMIF_DROPfmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_ESMIF_DROP_BCM56634_A0fmt */ 
        /* format            ESMIF_DROPfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ESMIF_DROPfmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_A0)
    { /* SOC_FORMAT_INT_ESMIF_DROP_BCM56680_A0fmt */ 
        /* format            ESMIF_DROPfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ESMIF_DROPfmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56680_B0)
    { /* SOC_FORMAT_INT_ESMIF_DROP_BCM56680_B0fmt */ 
        /* format            ESMIF_DROPfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ESMIF_DROPfmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_ESMIF_DROP_BCM56685_A0fmt */ 
        /* format            ESMIF_DROPfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ESMIF_DROPfmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_ESMIF_DROP_BCM56685_B0fmt */ 
        /* format            ESMIF_DROPfmt */
        /* nFields     */ 9,
        /* *fields     */ soc_ESMIF_DROPfmt_fields,
        /* bits        */ 9,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ESM_ADM_CTRL_FIFOfmt */ 
        /* format            ESM_ADM_CTRL_FIFOfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ESM_ADM_CTRL_FIFOfmt_fields,
        /* bits        */ 53,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ESM_AUX1_FIFOfmt */ 
        /* format            ESM_AUX1_FIFOfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_ESM_AUX1_FIFOfmt_fields,
        /* bits        */ 28,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ESM_COUNTER_SETfmt */ 
        /* format            ESM_COUNTER_SETfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ESM_COUNTER_SETfmt_fields,
        /* bits        */ 20,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56524_A0) || \
    defined(BCM_56524_B0) || defined(BCM_56624_A0) || \
    defined(BCM_56624_B0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0) || defined(BCM_56685_B0)
    { /* SOC_FORMAT_INT_ESM_FP_CNTR_REQfmt */ 
        /* format            ESM_FP_CNTR_REQfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ESM_FP_CNTR_REQfmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_ESM_FP_CNTR_REQ_BCM53400_A0fmt */ 
        /* format            ESM_FP_CNTR_REQfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ESM_FP_CNTR_REQ_BCM53400_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_ESM_FP_CNTR_REQ_BCM53540_A0fmt */ 
        /* format            ESM_FP_CNTR_REQfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ESM_FP_CNTR_REQ_BCM53400_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_ESM_FP_CNTR_REQ_BCM53570_A0fmt */ 
        /* format            ESM_FP_CNTR_REQfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ESM_FP_CNTR_REQ_BCM53400_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_ESM_FP_CNTR_REQ_BCM53570_B0fmt */ 
        /* format            ESM_FP_CNTR_REQfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ESM_FP_CNTR_REQ_BCM53400_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_ESM_FP_CNTR_REQ_BCM56142_A0fmt */ 
        /* format            ESM_FP_CNTR_REQfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ESM_FP_CNTR_REQfmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_ESM_FP_CNTR_REQ_BCM56150_A0fmt */ 
        /* format            ESM_FP_CNTR_REQfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ESM_FP_CNTR_REQ_BCM56150_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_ESM_FP_CNTR_REQ_BCM56160_A0fmt */ 
        /* format            ESM_FP_CNTR_REQfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ESM_FP_CNTR_REQ_BCM53400_A0fmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_ESM_FP_CNTR_REQ_BCM56334_B0fmt */ 
        /* format            ESM_FP_CNTR_REQfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ESM_FP_CNTR_REQfmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56685_A0)
    { /* SOC_FORMAT_INT_ESM_FP_CNTR_REQ_BCM56685_A0fmt */ 
        /* format            ESM_FP_CNTR_REQfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ESM_FP_CNTR_REQfmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_ESM_FULL_IPV6_ACL_KEYfmt */ 
        /* format            ESM_FULL_IPV6_ACL_KEYfmt */
        /* nFields     */ 37,
        /* *fields     */ soc_ESM_FULL_IPV6_ACL_KEYfmt_fields,
        /* bits        */ 432,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_ESM_FULL_IPV6_ACL_KEY_BCM56624_B0fmt */ 
        /* format            ESM_FULL_IPV6_ACL_KEYfmt */
        /* nFields     */ 37,
        /* *fields     */ soc_ESM_FULL_IPV6_ACL_KEYfmt_fields,
        /* bits        */ 432,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_ESM_FULL_IPV6_ACL_KEY_BCM56634_A0fmt */ 
        /* format            ESM_FULL_IPV6_ACL_KEYfmt */
        /* nFields     */ 37,
        /* *fields     */ soc_ESM_FULL_IPV6_ACL_KEYfmt_fields,
        /* bits        */ 432,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_ESM_FULL_IPV6_ACL_KEY_BCM56634_B0fmt */ 
        /* format            ESM_FULL_IPV6_ACL_KEYfmt */
        /* nFields     */ 37,
        /* *fields     */ soc_ESM_FULL_IPV6_ACL_KEYfmt_fields,
        /* bits        */ 432,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_ESM_IPV4_ACL144_KEYfmt */ 
        /* format            ESM_IPV4_ACL144_KEYfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_ESM_IPV4_ACL144_KEYfmt_fields,
        /* bits        */ 144,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_ESM_IPV4_ACL_7K_KEYfmt */ 
        /* format            ESM_IPV4_ACL_7K_KEYfmt */
        /* nFields     */ 40,
        /* *fields     */ soc_ESM_IPV4_ACL_7K_KEYfmt_fields,
        /* bits        */ 288,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_ESM_IPV4_ACL_7K_KEY_BCM56624_B0fmt */ 
        /* format            ESM_IPV4_ACL_7K_KEYfmt */
        /* nFields     */ 40,
        /* *fields     */ soc_ESM_IPV4_ACL_7K_KEYfmt_fields,
        /* bits        */ 288,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_ESM_IPV4_ACL_7K_KEY_BCM56634_A0fmt */ 
        /* format            ESM_IPV4_ACL_7K_KEYfmt */
        /* nFields     */ 40,
        /* *fields     */ soc_ESM_IPV4_ACL_7K_KEYfmt_fields,
        /* bits        */ 288,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_ESM_IPV4_ACL_7K_KEY_BCM56634_B0fmt */ 
        /* format            ESM_IPV4_ACL_7K_KEYfmt */
        /* nFields     */ 40,
        /* *fields     */ soc_ESM_IPV4_ACL_7K_KEYfmt_fields,
        /* bits        */ 288,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_ESM_IPV4_ACL_KEYfmt */ 
        /* format            ESM_IPV4_ACL_KEYfmt */
        /* nFields     */ 37,
        /* *fields     */ soc_ESM_IPV4_ACL_KEYfmt_fields,
        /* bits        */ 288,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_ESM_IPV4_ACL_KEY_BCM56624_B0fmt */ 
        /* format            ESM_IPV4_ACL_KEYfmt */
        /* nFields     */ 37,
        /* *fields     */ soc_ESM_IPV4_ACL_KEYfmt_fields,
        /* bits        */ 288,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_ESM_IPV4_ACL_KEY_BCM56634_A0fmt */ 
        /* format            ESM_IPV4_ACL_KEYfmt */
        /* nFields     */ 37,
        /* *fields     */ soc_ESM_IPV4_ACL_KEYfmt_fields,
        /* bits        */ 288,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_ESM_IPV4_ACL_KEY_BCM56634_B0fmt */ 
        /* format            ESM_IPV4_ACL_KEYfmt */
        /* nFields     */ 37,
        /* *fields     */ soc_ESM_IPV4_ACL_KEYfmt_fields,
        /* bits        */ 288,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_ESM_IPV6_ACL144_KEYfmt */ 
        /* format            ESM_IPV6_ACL144_KEYfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ESM_IPV6_ACL144_KEYfmt_fields,
        /* bits        */ 144,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ESM_KEYGEN_F10_MUX_SELfmt */ 
        /* format            ESM_KEYGEN_F10_MUX_SELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ESM_KEYGEN_F10_MUX_SELfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ESM_KEYGEN_F11_MUX_SELfmt */ 
        /* format            ESM_KEYGEN_F11_MUX_SELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ESM_KEYGEN_F10_MUX_SELfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_ESM_KEYGEN_F11_MUX_SEL_BCM56340_A0fmt */ 
        /* format            ESM_KEYGEN_F11_MUX_SELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ESM_KEYGEN_F10_MUX_SELfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ESM_KEYGEN_F1_MUX_SELfmt */ 
        /* format            ESM_KEYGEN_F1_MUX_SELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ESM_KEYGEN_F10_MUX_SELfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_ESM_KEYGEN_F1_MUX_SEL_BCM56340_A0fmt */ 
        /* format            ESM_KEYGEN_F1_MUX_SELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ESM_KEYGEN_F10_MUX_SELfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ESM_KEYGEN_F3_MUX_SELfmt */ 
        /* format            ESM_KEYGEN_F3_MUX_SELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ESM_KEYGEN_F3_MUX_SELfmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ESM_KEYGEN_F4_MUX_SELfmt */ 
        /* format            ESM_KEYGEN_F4_MUX_SELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ESM_KEYGEN_F3_MUX_SELfmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_ESM_KEYGEN_F4_MUX_SEL_BCM56340_A0fmt */ 
        /* format            ESM_KEYGEN_F4_MUX_SELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ESM_KEYGEN_F3_MUX_SELfmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ESM_KEYGEN_F5_MUX_SELfmt */ 
        /* format            ESM_KEYGEN_F5_MUX_SELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ESM_KEYGEN_F3_MUX_SELfmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_ESM_KEYGEN_F5_MUX_SEL_BCM56340_A0fmt */ 
        /* format            ESM_KEYGEN_F5_MUX_SELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ESM_KEYGEN_F3_MUX_SELfmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ESM_KEYGEN_F6_MUX_SELfmt */ 
        /* format            ESM_KEYGEN_F6_MUX_SELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ESM_KEYGEN_F3_MUX_SELfmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_ESM_KEYGEN_F6_MUX_SEL_BCM56340_A0fmt */ 
        /* format            ESM_KEYGEN_F6_MUX_SELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ESM_KEYGEN_F3_MUX_SELfmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ESM_KEYGEN_F7_MUX_SELfmt */ 
        /* format            ESM_KEYGEN_F7_MUX_SELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ESM_KEYGEN_F3_MUX_SELfmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_ESM_KEYGEN_F7_MUX_SEL_BCM56340_A0fmt */ 
        /* format            ESM_KEYGEN_F7_MUX_SELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ESM_KEYGEN_F3_MUX_SELfmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ESM_KEYGEN_F8_MUX_SELfmt */ 
        /* format            ESM_KEYGEN_F8_MUX_SELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ESM_KEYGEN_F3_MUX_SELfmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_ESM_KEYGEN_F8_MUX_SEL_BCM56340_A0fmt */ 
        /* format            ESM_KEYGEN_F8_MUX_SELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ESM_KEYGEN_F3_MUX_SELfmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ESM_KEYGEN_F9_MUX_SELfmt */ 
        /* format            ESM_KEYGEN_F9_MUX_SELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ESM_KEYGEN_F10_MUX_SELfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0)
    { /* SOC_FORMAT_INT_ESM_KEYGEN_F9_MUX_SEL_BCM56340_A0fmt */ 
        /* format            ESM_KEYGEN_F9_MUX_SELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ESM_KEYGEN_F10_MUX_SELfmt_fields,
        /* bits        */ 3,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ESM_KEYGEN_FLAGS_MUX_SELfmt */ 
        /* format            ESM_KEYGEN_FLAGS_MUX_SELfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ESM_KEYGEN_FLAGS_MUX_SELfmt_fields,
        /* bits        */ 7,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_ESM_L2_ACL144_KEYfmt */ 
        /* format            ESM_L2_ACL144_KEYfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_ESM_L2_ACL144_KEYfmt_fields,
        /* bits        */ 144,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_ESM_L2_ACL144_KEY_BCM56624_B0fmt */ 
        /* format            ESM_L2_ACL144_KEYfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_ESM_L2_ACL144_KEYfmt_fields,
        /* bits        */ 144,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_ESM_L2_ACL_7K_KEYfmt */ 
        /* format            ESM_L2_ACL_7K_KEYfmt */
        /* nFields     */ 36,
        /* *fields     */ soc_ESM_L2_ACL_7K_KEYfmt_fields,
        /* bits        */ 288,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_ESM_L2_ACL_7K_KEY_BCM56624_B0fmt */ 
        /* format            ESM_L2_ACL_7K_KEYfmt */
        /* nFields     */ 36,
        /* *fields     */ soc_ESM_L2_ACL_7K_KEYfmt_fields,
        /* bits        */ 288,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56634_A0) || \
    defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_ESM_L2_ACL_KEYfmt */ 
        /* format            ESM_L2_ACL_KEYfmt */
        /* nFields     */ 32,
        /* *fields     */ soc_ESM_L2_ACL_KEYfmt_fields,
        /* bits        */ 288,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_ESM_L2_ACL_KEY_BCM56624_B0fmt */ 
        /* format            ESM_L2_ACL_KEYfmt */
        /* nFields     */ 32,
        /* *fields     */ soc_ESM_L2_ACL_KEYfmt_fields,
        /* bits        */ 288,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_ESM_L2_IPV4_ACL_KEYfmt */ 
        /* format            ESM_L2_IPV4_ACL_KEYfmt */
        /* nFields     */ 45,
        /* *fields     */ soc_ESM_L2_IPV4_ACL_KEYfmt_fields,
        /* bits        */ 432,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_ESM_L2_IPV4_ACL_KEY_BCM56624_B0fmt */ 
        /* format            ESM_L2_IPV4_ACL_KEYfmt */
        /* nFields     */ 45,
        /* *fields     */ soc_ESM_L2_IPV4_ACL_KEYfmt_fields,
        /* bits        */ 432,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_ESM_L2_IPV4_ACL_KEY_BCM56634_A0fmt */ 
        /* format            ESM_L2_IPV4_ACL_KEYfmt */
        /* nFields     */ 45,
        /* *fields     */ soc_ESM_L2_IPV4_ACL_KEYfmt_fields,
        /* bits        */ 432,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_ESM_L2_IPV4_ACL_KEY_BCM56634_B0fmt */ 
        /* format            ESM_L2_IPV4_ACL_KEYfmt */
        /* nFields     */ 45,
        /* *fields     */ soc_ESM_L2_IPV4_ACL_KEYfmt_fields,
        /* bits        */ 432,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_ESM_L2_IPV6_ACL_KEYfmt */ 
        /* format            ESM_L2_IPV6_ACL_KEYfmt */
        /* nFields     */ 30,
        /* *fields     */ soc_ESM_L2_IPV6_ACL_KEYfmt_fields,
        /* bits        */ 432,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_ESM_RSP_WORD_0_ERR_INFOfmt */ 
        /* format            ESM_RSP_WORD_0_ERR_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ESM_RSP_WORD_0_ERR_INFOfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_ESM_RSP_WORD_0_ERR_INFO_BCM56634_A0fmt */ 
        /* format            ESM_RSP_WORD_0_ERR_INFOfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ESM_RSP_WORD_0_ERR_INFOfmt_fields,
        /* bits        */ 4,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56624_A0) || \
    defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_ESM_SEARCH_REQUESTfmt */ 
        /* format            ESM_SEARCH_REQUESTfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_ESM_SEARCH_REQUESTfmt_fields,
        /* bits        */ 576,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_ESM_SEARCH_REQUEST_BCM53400_A0fmt */ 
        /* format            ESM_SEARCH_REQUESTfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_ESM_SEARCH_REQUEST_BCM53400_A0fmt_fields,
        /* bits        */ 576,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_ESM_SEARCH_REQUEST_BCM53540_A0fmt */ 
        /* format            ESM_SEARCH_REQUESTfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_ESM_SEARCH_REQUEST_BCM53400_A0fmt_fields,
        /* bits        */ 576,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_ESM_SEARCH_REQUEST_BCM53570_A0fmt */ 
        /* format            ESM_SEARCH_REQUESTfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_ESM_SEARCH_REQUEST_BCM53400_A0fmt_fields,
        /* bits        */ 576,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_ESM_SEARCH_REQUEST_BCM53570_B0fmt */ 
        /* format            ESM_SEARCH_REQUESTfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_ESM_SEARCH_REQUEST_BCM53400_A0fmt_fields,
        /* bits        */ 576,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_ESM_SEARCH_REQUEST_BCM56142_A0fmt */ 
        /* format            ESM_SEARCH_REQUESTfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_ESM_SEARCH_REQUESTfmt_fields,
        /* bits        */ 576,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_ESM_SEARCH_REQUEST_BCM56150_A0fmt */ 
        /* format            ESM_SEARCH_REQUESTfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_ESM_SEARCH_REQUEST_BCM56150_A0fmt_fields,
        /* bits        */ 576,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_ESM_SEARCH_REQUEST_BCM56160_A0fmt */ 
        /* format            ESM_SEARCH_REQUESTfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_ESM_SEARCH_REQUEST_BCM53400_A0fmt_fields,
        /* bits        */ 576,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_ESM_SEARCH_REQUEST_BCM56334_B0fmt */ 
        /* format            ESM_SEARCH_REQUESTfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_ESM_SEARCH_REQUESTfmt_fields,
        /* bits        */ 576,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_ESM_SEARCH_REQUEST_BCM56624_B0fmt */ 
        /* format            ESM_SEARCH_REQUESTfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_ESM_SEARCH_REQUESTfmt_fields,
        /* bits        */ 576,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_ESM_SEARCH_REQUEST_BCM56634_B0fmt */ 
        /* format            ESM_SEARCH_REQUESTfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_ESM_SEARCH_REQUESTfmt_fields,
        /* bits        */ 576,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0)
    { /* SOC_FORMAT_INT_ESM_SEARCH_RESULTSfmt */ 
        /* format            ESM_SEARCH_RESULTSfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_ESM_SEARCH_RESULTSfmt_fields,
        /* bits        */ 288,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_ESM_SEARCH_RESULTS_BCM53400_A0fmt */ 
        /* format            ESM_SEARCH_RESULTSfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_ESM_SEARCH_RESULTS_BCM53400_A0fmt_fields,
        /* bits        */ 288,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_ESM_SEARCH_RESULTS_BCM53540_A0fmt */ 
        /* format            ESM_SEARCH_RESULTSfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_ESM_SEARCH_RESULTS_BCM53400_A0fmt_fields,
        /* bits        */ 288,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_ESM_SEARCH_RESULTS_BCM53570_A0fmt */ 
        /* format            ESM_SEARCH_RESULTSfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_ESM_SEARCH_RESULTS_BCM53400_A0fmt_fields,
        /* bits        */ 288,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_ESM_SEARCH_RESULTS_BCM53570_B0fmt */ 
        /* format            ESM_SEARCH_RESULTSfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_ESM_SEARCH_RESULTS_BCM53400_A0fmt_fields,
        /* bits        */ 288,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_FORMAT_INT_ESM_SEARCH_RESULTS_BCM56142_A0fmt */ 
        /* format            ESM_SEARCH_RESULTSfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_ESM_SEARCH_RESULTSfmt_fields,
        /* bits        */ 288,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_FORMAT_INT_ESM_SEARCH_RESULTS_BCM56150_A0fmt */ 
        /* format            ESM_SEARCH_RESULTSfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_ESM_SEARCH_RESULTS_BCM56150_A0fmt_fields,
        /* bits        */ 288,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_ESM_SEARCH_RESULTS_BCM56160_A0fmt */ 
        /* format            ESM_SEARCH_RESULTSfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_ESM_SEARCH_RESULTS_BCM53400_A0fmt_fields,
        /* bits        */ 288,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_A0)
    { /* SOC_FORMAT_INT_ESM_SEARCH_RESULTS_BCM56334_A0fmt */ 
        /* format            ESM_SEARCH_RESULTSfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_ESM_SEARCH_RESULTSfmt_fields,
        /* bits        */ 288,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56334_B0)
    { /* SOC_FORMAT_INT_ESM_SEARCH_RESULTS_BCM56334_B0fmt */ 
        /* format            ESM_SEARCH_RESULTSfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_ESM_SEARCH_RESULTSfmt_fields,
        /* bits        */ 288,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_B0)
    { /* SOC_FORMAT_INT_ESM_SEARCH_RESULTS_BCM56624_B0fmt */ 
        /* format            ESM_SEARCH_RESULTSfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_ESM_SEARCH_RESULTSfmt_fields,
        /* bits        */ 288,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_A0)
    { /* SOC_FORMAT_INT_ESM_SEARCH_RESULTS_BCM56634_A0fmt */ 
        /* format            ESM_SEARCH_RESULTSfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_ESM_SEARCH_RESULTS_BCM56634_A0fmt_fields,
        /* bits        */ 288,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_ESM_SEARCH_RESULTS_BCM56634_B0fmt */ 
        /* format            ESM_SEARCH_RESULTSfmt */
        /* nFields     */ 13,
        /* *fields     */ soc_ESM_SEARCH_RESULTS_BCM56634_A0fmt_fields,
        /* bits        */ 288,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0)
    { /* SOC_FORMAT_INT_ESM_SHORT_IPV6_ACL_KEYfmt */ 
        /* format            ESM_SHORT_IPV6_ACL_KEYfmt */
        /* nFields     */ 25,
        /* *fields     */ soc_ESM_SHORT_IPV6_ACL_KEYfmt_fields,
        /* bits        */ 360,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ESM_SVC_SETfmt */ 
        /* format            ESM_SVC_SETfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ESM_SVC_SETfmt_fields,
        /* bits        */ 19,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_ES_TO_DEQ_PORT_DEMAND_STfmt */ 
        /* format            ES_TO_DEQ_PORT_DEMAND_STfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ES_TO_DEQ_PORT_DEMAND_STfmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_ES_TO_DEQ_PORT_DEMAND_ST_BCM56560_A0fmt */ 
        /* format            ES_TO_DEQ_PORT_DEMAND_STfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ES_TO_DEQ_PORT_DEMAND_ST_BCM56560_A0fmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_ES_TO_DEQ_PORT_DEMAND_ST_BCM56560_B0fmt */ 
        /* format            ES_TO_DEQ_PORT_DEMAND_STfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ES_TO_DEQ_PORT_DEMAND_ST_BCM56560_A0fmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_ES_TO_DEQ_PORT_DEMAND_ST_BCM56670_A0fmt */ 
        /* format            ES_TO_DEQ_PORT_DEMAND_STfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ES_TO_DEQ_PORT_DEMAND_ST_BCM56560_A0fmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ES_TO_DEQ_PORT_DEMAND_ST_BCM56670_B0fmt */ 
        /* format            ES_TO_DEQ_PORT_DEMAND_STfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_ES_TO_DEQ_PORT_DEMAND_ST_BCM56560_A0fmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ETAG_COMPOSITESfmt */ 
        /* format            ETAG_COMPOSITESfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ETAG_COMPOSITESfmt_fields,
        /* bits        */ 59,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_ETAG_HDRfmt */ 
        /* format            ETAG_HDRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ETAG_HDRfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_ETAG_HDR_BCM53400_A0fmt */ 
        /* format            ETAG_HDRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ETAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_ETAG_HDR_BCM53540_A0fmt */ 
        /* format            ETAG_HDRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ETAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_ETAG_HDR_BCM53570_A0fmt */ 
        /* format            ETAG_HDRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ETAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_ETAG_HDR_BCM53570_B0fmt */ 
        /* format            ETAG_HDRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ETAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_ETAG_HDR_BCM56160_A0fmt */ 
        /* format            ETAG_HDRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ETAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ETAG_HDR_BCM56260_A0fmt */ 
        /* format            ETAG_HDRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ETAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ETAG_HDR_BCM56260_B0fmt */ 
        /* format            ETAG_HDRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ETAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ETAG_HDR_BCM56270_A0fmt */ 
        /* format            ETAG_HDRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ETAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ETAG_HDR_BCM56370_A0fmt */ 
        /* format            ETAG_HDRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ETAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_ETAG_HDR_BCM56560_A0fmt */ 
        /* format            ETAG_HDRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ETAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_ETAG_HDR_BCM56560_B0fmt */ 
        /* format            ETAG_HDRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ETAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_ETAG_HDR_BCM56670_A0fmt */ 
        /* format            ETAG_HDRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ETAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ETAG_HDR_BCM56670_B0fmt */ 
        /* format            ETAG_HDRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ETAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ETAG_HDR_BCM56770_A0fmt */ 
        /* format            ETAG_HDRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ETAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ETAG_HDR_BCM56870_A0fmt */ 
        /* format            ETAG_HDRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ETAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_ETAG_HDR_BCM56960_A0fmt */ 
        /* format            ETAG_HDRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ETAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_ETAG_HDR_BCM56965_A0fmt */ 
        /* format            ETAG_HDRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ETAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ETAG_HDR_BCM56970_A0fmt */ 
        /* format            ETAG_HDRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ETAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_ETAG_HDR_BCM56980_A0fmt */ 
        /* format            ETAG_HDRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ETAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ETAG_HDR_BCM56980_B0fmt */ 
        /* format            ETAG_HDRfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_ETAG_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_ETHERTYPEfmt */ 
        /* format            ETHERTYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ETHERTYPEfmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_ETHERTYPE_BCM53400_A0fmt */ 
        /* format            ETHERTYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ETHERTYPE_BCM53400_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_ETHERTYPE_BCM53540_A0fmt */ 
        /* format            ETHERTYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ETHERTYPE_BCM53400_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_ETHERTYPE_BCM53570_A0fmt */ 
        /* format            ETHERTYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ETHERTYPE_BCM53400_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_ETHERTYPE_BCM53570_B0fmt */ 
        /* format            ETHERTYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ETHERTYPE_BCM53400_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_ETHERTYPE_BCM56160_A0fmt */ 
        /* format            ETHERTYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ETHERTYPE_BCM53400_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ETHERTYPE_BCM56260_A0fmt */ 
        /* format            ETHERTYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ETHERTYPE_BCM53400_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ETHERTYPE_BCM56260_B0fmt */ 
        /* format            ETHERTYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ETHERTYPE_BCM53400_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ETHERTYPE_BCM56270_A0fmt */ 
        /* format            ETHERTYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ETHERTYPE_BCM53400_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_ETHERTYPE_BCM56370_A0fmt */ 
        /* format            ETHERTYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ETHERTYPE_BCM53400_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_ETHERTYPE_BCM56560_A0fmt */ 
        /* format            ETHERTYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ETHERTYPE_BCM53400_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_ETHERTYPE_BCM56560_B0fmt */ 
        /* format            ETHERTYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ETHERTYPE_BCM53400_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_ETHERTYPE_BCM56670_A0fmt */ 
        /* format            ETHERTYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ETHERTYPE_BCM53400_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ETHERTYPE_BCM56670_B0fmt */ 
        /* format            ETHERTYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ETHERTYPE_BCM53400_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_ETHERTYPE_BCM56770_A0fmt */ 
        /* format            ETHERTYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ETHERTYPE_BCM53400_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_ETHERTYPE_BCM56870_A0fmt */ 
        /* format            ETHERTYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ETHERTYPE_BCM53400_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_ETHERTYPE_BCM56960_A0fmt */ 
        /* format            ETHERTYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ETHERTYPE_BCM53400_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_ETHERTYPE_BCM56965_A0fmt */ 
        /* format            ETHERTYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ETHERTYPE_BCM53400_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ETHERTYPE_BCM56970_A0fmt */ 
        /* format            ETHERTYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ETHERTYPE_BCM53400_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_ETHERTYPE_BCM56980_A0fmt */ 
        /* format            ETHERTYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ETHERTYPE_BCM53400_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ETHERTYPE_BCM56980_B0fmt */ 
        /* format            ETHERTYPEfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ETHERTYPE_BCM53400_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_ETH_II_DOUBLE_TAGGED_HDRfmt */ 
        /* format            ETH_II_DOUBLE_TAGGED_HDRfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_ETH_II_DOUBLE_TAGGED_HDRfmt_fields,
        /* bits        */ 176,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_ETH_II_DOUBLE_TAGGED_HDR_BCM53400_A0fmt */ 
        /* format            ETH_II_DOUBLE_TAGGED_HDRfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_ETH_II_DOUBLE_TAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 176,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_ETH_II_DOUBLE_TAGGED_HDR_BCM53540_A0fmt */ 
        /* format            ETH_II_DOUBLE_TAGGED_HDRfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_ETH_II_DOUBLE_TAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 176,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_ETH_II_DOUBLE_TAGGED_HDR_BCM53570_A0fmt */ 
        /* format            ETH_II_DOUBLE_TAGGED_HDRfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_ETH_II_DOUBLE_TAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 176,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_ETH_II_DOUBLE_TAGGED_HDR_BCM53570_B0fmt */ 
        /* format            ETH_II_DOUBLE_TAGGED_HDRfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_ETH_II_DOUBLE_TAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 176,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_ETH_II_DOUBLE_TAGGED_HDR_BCM56160_A0fmt */ 
        /* format            ETH_II_DOUBLE_TAGGED_HDRfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_ETH_II_DOUBLE_TAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 176,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ETH_II_DOUBLE_TAGGED_HDR_BCM56260_A0fmt */ 
        /* format            ETH_II_DOUBLE_TAGGED_HDRfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_ETH_II_DOUBLE_TAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 176,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ETH_II_DOUBLE_TAGGED_HDR_BCM56260_B0fmt */ 
        /* format            ETH_II_DOUBLE_TAGGED_HDRfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_ETH_II_DOUBLE_TAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 176,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ETH_II_DOUBLE_TAGGED_HDR_BCM56270_A0fmt */ 
        /* format            ETH_II_DOUBLE_TAGGED_HDRfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_ETH_II_DOUBLE_TAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 176,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_ETH_II_DOUBLE_TAGGED_HDR_BCM56560_A0fmt */ 
        /* format            ETH_II_DOUBLE_TAGGED_HDRfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_ETH_II_DOUBLE_TAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 176,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_ETH_II_DOUBLE_TAGGED_HDR_BCM56560_B0fmt */ 
        /* format            ETH_II_DOUBLE_TAGGED_HDRfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_ETH_II_DOUBLE_TAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 176,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_ETH_II_DOUBLE_TAGGED_HDR_BCM56670_A0fmt */ 
        /* format            ETH_II_DOUBLE_TAGGED_HDRfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_ETH_II_DOUBLE_TAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 176,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ETH_II_DOUBLE_TAGGED_HDR_BCM56670_B0fmt */ 
        /* format            ETH_II_DOUBLE_TAGGED_HDRfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_ETH_II_DOUBLE_TAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 176,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_ETH_II_DOUBLE_TAGGED_HDR_BCM56960_A0fmt */ 
        /* format            ETH_II_DOUBLE_TAGGED_HDRfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_ETH_II_DOUBLE_TAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 176,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_ETH_II_DOUBLE_TAGGED_HDR_BCM56965_A0fmt */ 
        /* format            ETH_II_DOUBLE_TAGGED_HDRfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_ETH_II_DOUBLE_TAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 176,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ETH_II_DOUBLE_TAGGED_HDR_BCM56970_A0fmt */ 
        /* format            ETH_II_DOUBLE_TAGGED_HDRfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_ETH_II_DOUBLE_TAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 176,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_ETH_II_DOUBLE_TAGGED_HDR_BCM56980_A0fmt */ 
        /* format            ETH_II_DOUBLE_TAGGED_HDRfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_ETH_II_DOUBLE_TAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 176,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ETH_II_DOUBLE_TAGGED_HDR_BCM56980_B0fmt */ 
        /* format            ETH_II_DOUBLE_TAGGED_HDRfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_ETH_II_DOUBLE_TAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 176,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_ETH_II_SINGLE_TAGGED_HDRfmt */ 
        /* format            ETH_II_SINGLE_TAGGED_HDRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ETH_II_SINGLE_TAGGED_HDRfmt_fields,
        /* bits        */ 144,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_ETH_II_SINGLE_TAGGED_HDR_BCM53400_A0fmt */ 
        /* format            ETH_II_SINGLE_TAGGED_HDRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ETH_II_SINGLE_TAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 144,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_ETH_II_SINGLE_TAGGED_HDR_BCM53540_A0fmt */ 
        /* format            ETH_II_SINGLE_TAGGED_HDRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ETH_II_SINGLE_TAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 144,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_ETH_II_SINGLE_TAGGED_HDR_BCM53570_A0fmt */ 
        /* format            ETH_II_SINGLE_TAGGED_HDRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ETH_II_SINGLE_TAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 144,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_ETH_II_SINGLE_TAGGED_HDR_BCM53570_B0fmt */ 
        /* format            ETH_II_SINGLE_TAGGED_HDRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ETH_II_SINGLE_TAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 144,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_ETH_II_SINGLE_TAGGED_HDR_BCM56160_A0fmt */ 
        /* format            ETH_II_SINGLE_TAGGED_HDRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ETH_II_SINGLE_TAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 144,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ETH_II_SINGLE_TAGGED_HDR_BCM56260_A0fmt */ 
        /* format            ETH_II_SINGLE_TAGGED_HDRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ETH_II_SINGLE_TAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 144,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ETH_II_SINGLE_TAGGED_HDR_BCM56260_B0fmt */ 
        /* format            ETH_II_SINGLE_TAGGED_HDRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ETH_II_SINGLE_TAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 144,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ETH_II_SINGLE_TAGGED_HDR_BCM56270_A0fmt */ 
        /* format            ETH_II_SINGLE_TAGGED_HDRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ETH_II_SINGLE_TAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 144,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_ETH_II_SINGLE_TAGGED_HDR_BCM56560_A0fmt */ 
        /* format            ETH_II_SINGLE_TAGGED_HDRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ETH_II_SINGLE_TAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 144,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_ETH_II_SINGLE_TAGGED_HDR_BCM56560_B0fmt */ 
        /* format            ETH_II_SINGLE_TAGGED_HDRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ETH_II_SINGLE_TAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 144,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_ETH_II_SINGLE_TAGGED_HDR_BCM56670_A0fmt */ 
        /* format            ETH_II_SINGLE_TAGGED_HDRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ETH_II_SINGLE_TAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 144,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ETH_II_SINGLE_TAGGED_HDR_BCM56670_B0fmt */ 
        /* format            ETH_II_SINGLE_TAGGED_HDRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ETH_II_SINGLE_TAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 144,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_ETH_II_SINGLE_TAGGED_HDR_BCM56960_A0fmt */ 
        /* format            ETH_II_SINGLE_TAGGED_HDRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ETH_II_SINGLE_TAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 144,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_ETH_II_SINGLE_TAGGED_HDR_BCM56965_A0fmt */ 
        /* format            ETH_II_SINGLE_TAGGED_HDRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ETH_II_SINGLE_TAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 144,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ETH_II_SINGLE_TAGGED_HDR_BCM56970_A0fmt */ 
        /* format            ETH_II_SINGLE_TAGGED_HDRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ETH_II_SINGLE_TAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 144,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_ETH_II_SINGLE_TAGGED_HDR_BCM56980_A0fmt */ 
        /* format            ETH_II_SINGLE_TAGGED_HDRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ETH_II_SINGLE_TAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 144,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ETH_II_SINGLE_TAGGED_HDR_BCM56980_B0fmt */ 
        /* format            ETH_II_SINGLE_TAGGED_HDRfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_ETH_II_SINGLE_TAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 144,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56150_A0) || defined(BCM_56340_A0) || \
    defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1) || defined(BCM_56640_A0) || \
    defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_FORMAT_INT_ETH_II_UNTAGGED_HDRfmt */ 
        /* format            ETH_II_UNTAGGED_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ETH_II_UNTAGGED_HDRfmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_FORMAT_INT_ETH_II_UNTAGGED_HDR_BCM53400_A0fmt */ 
        /* format            ETH_II_UNTAGGED_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ETH_II_UNTAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_FORMAT_INT_ETH_II_UNTAGGED_HDR_BCM53540_A0fmt */ 
        /* format            ETH_II_UNTAGGED_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ETH_II_UNTAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_FORMAT_INT_ETH_II_UNTAGGED_HDR_BCM53570_A0fmt */ 
        /* format            ETH_II_UNTAGGED_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ETH_II_UNTAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_FORMAT_INT_ETH_II_UNTAGGED_HDR_BCM53570_B0fmt */ 
        /* format            ETH_II_UNTAGGED_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ETH_II_UNTAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_FORMAT_INT_ETH_II_UNTAGGED_HDR_BCM56160_A0fmt */ 
        /* format            ETH_II_UNTAGGED_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ETH_II_UNTAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0)
    { /* SOC_FORMAT_INT_ETH_II_UNTAGGED_HDR_BCM56260_A0fmt */ 
        /* format            ETH_II_UNTAGGED_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ETH_II_UNTAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_B0)
    { /* SOC_FORMAT_INT_ETH_II_UNTAGGED_HDR_BCM56260_B0fmt */ 
        /* format            ETH_II_UNTAGGED_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ETH_II_UNTAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_FORMAT_INT_ETH_II_UNTAGGED_HDR_BCM56270_A0fmt */ 
        /* format            ETH_II_UNTAGGED_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ETH_II_UNTAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_ETH_II_UNTAGGED_HDR_BCM56560_A0fmt */ 
        /* format            ETH_II_UNTAGGED_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ETH_II_UNTAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_ETH_II_UNTAGGED_HDR_BCM56560_B0fmt */ 
        /* format            ETH_II_UNTAGGED_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ETH_II_UNTAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_ETH_II_UNTAGGED_HDR_BCM56670_A0fmt */ 
        /* format            ETH_II_UNTAGGED_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ETH_II_UNTAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_ETH_II_UNTAGGED_HDR_BCM56670_B0fmt */ 
        /* format            ETH_II_UNTAGGED_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ETH_II_UNTAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_ETH_II_UNTAGGED_HDR_BCM56960_A0fmt */ 
        /* format            ETH_II_UNTAGGED_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ETH_II_UNTAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_ETH_II_UNTAGGED_HDR_BCM56965_A0fmt */ 
        /* format            ETH_II_UNTAGGED_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ETH_II_UNTAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_ETH_II_UNTAGGED_HDR_BCM56970_A0fmt */ 
        /* format            ETH_II_UNTAGGED_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ETH_II_UNTAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_ETH_II_UNTAGGED_HDR_BCM56980_A0fmt */ 
        /* format            ETH_II_UNTAGGED_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ETH_II_UNTAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ETH_II_UNTAGGED_HDR_BCM56980_B0fmt */ 
        /* format            ETH_II_UNTAGGED_HDRfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_ETH_II_UNTAGGED_HDR_BCM53400_A0fmt_fields,
        /* bits        */ 112,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ETRAP_FILTER_0_COV_DEFSfmt */ 
        /* format            ETRAP_FILTER_0_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ETRAP_FILTER_0_COV_DEFSfmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_ETRAP_FILTER_1_COV_DEFSfmt */ 
        /* format            ETRAP_FILTER_1_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ETRAP_FILTER_0_COV_DEFSfmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ETRAP_FILTER_1_COV_DEFS_BCM56980_B0fmt */ 
        /* format            ETRAP_FILTER_1_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ETRAP_FILTER_0_COV_DEFSfmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_ETRAP_FILTER_2_COV_DEFSfmt */ 
        /* format            ETRAP_FILTER_2_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ETRAP_FILTER_0_COV_DEFSfmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ETRAP_FILTER_2_COV_DEFS_BCM56980_B0fmt */ 
        /* format            ETRAP_FILTER_2_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ETRAP_FILTER_0_COV_DEFSfmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_ETRAP_FILTER_3_COV_DEFSfmt */ 
        /* format            ETRAP_FILTER_3_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ETRAP_FILTER_0_COV_DEFSfmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ETRAP_FILTER_3_COV_DEFS_BCM56980_B0fmt */ 
        /* format            ETRAP_FILTER_3_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ETRAP_FILTER_0_COV_DEFSfmt_fields,
        /* bits        */ 17,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ETRAP_FLOW_CNTRL_LEFT_COV_DEFSfmt */ 
        /* format            ETRAP_FLOW_CNTRL_LEFT_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ETRAP_FLOW_CNTRL_LEFT_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_ETRAP_FLOW_CNTRL_RIGHT_COV_DEFSfmt */ 
        /* format            ETRAP_FLOW_CNTRL_RIGHT_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ETRAP_FLOW_CNTRL_LEFT_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ETRAP_FLOW_CNTRL_RIGHT_COV_DEFS_BCM56980_B0fmt */ 
        /* format            ETRAP_FLOW_CNTRL_RIGHT_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ETRAP_FLOW_CNTRL_LEFT_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ETRAP_FLOW_COUNTfmt */ 
        /* format            ETRAP_FLOW_COUNTfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_ETRAP_FLOW_COUNTfmt_fields,
        /* bits        */ 27,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_ETRAP_FLOW_COUNT_LEFT_COV_DEFSfmt */ 
        /* format            ETRAP_FLOW_COUNT_LEFT_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ETRAP_FLOW_CNTRL_LEFT_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ETRAP_FLOW_COUNT_LEFT_COV_DEFS_BCM56980_B0fmt */ 
        /* format            ETRAP_FLOW_COUNT_LEFT_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ETRAP_FLOW_CNTRL_LEFT_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_ETRAP_FLOW_COUNT_RIGHT_COV_DEFSfmt */ 
        /* format            ETRAP_FLOW_COUNT_RIGHT_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ETRAP_FLOW_CNTRL_LEFT_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ETRAP_FLOW_COUNT_RIGHT_COV_DEFS_BCM56980_B0fmt */ 
        /* format            ETRAP_FLOW_COUNT_RIGHT_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ETRAP_FLOW_CNTRL_LEFT_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ETRAP_FLOW_CTRLfmt */ 
        /* format            ETRAP_FLOW_CTRLfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ETRAP_FLOW_CTRLfmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ETRAP_FLOW_HASHfmt */ 
        /* format            ETRAP_FLOW_HASHfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ETRAP_FLOW_HASHfmt_fields,
        /* bits        */ 73,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_ETRAP_FLOW_HASH_L0_COV_DEFSfmt */ 
        /* format            ETRAP_FLOW_HASH_L0_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ETRAP_FLOW_CNTRL_LEFT_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ETRAP_FLOW_HASH_L0_COV_DEFS_BCM56980_B0fmt */ 
        /* format            ETRAP_FLOW_HASH_L0_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ETRAP_FLOW_CNTRL_LEFT_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_ETRAP_FLOW_HASH_L1_COV_DEFSfmt */ 
        /* format            ETRAP_FLOW_HASH_L1_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ETRAP_FLOW_CNTRL_LEFT_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ETRAP_FLOW_HASH_L1_COV_DEFS_BCM56980_B0fmt */ 
        /* format            ETRAP_FLOW_HASH_L1_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ETRAP_FLOW_CNTRL_LEFT_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_ETRAP_FLOW_HASH_L2_COV_DEFSfmt */ 
        /* format            ETRAP_FLOW_HASH_L2_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ETRAP_FLOW_CNTRL_LEFT_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ETRAP_FLOW_HASH_L2_COV_DEFS_BCM56980_B0fmt */ 
        /* format            ETRAP_FLOW_HASH_L2_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ETRAP_FLOW_CNTRL_LEFT_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_ETRAP_FLOW_HASH_L3_COV_DEFSfmt */ 
        /* format            ETRAP_FLOW_HASH_L3_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ETRAP_FLOW_CNTRL_LEFT_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ETRAP_FLOW_HASH_L3_COV_DEFS_BCM56980_B0fmt */ 
        /* format            ETRAP_FLOW_HASH_L3_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ETRAP_FLOW_CNTRL_LEFT_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_ETRAP_FLOW_HASH_L4_COV_DEFSfmt */ 
        /* format            ETRAP_FLOW_HASH_L4_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ETRAP_FLOW_CNTRL_LEFT_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ETRAP_FLOW_HASH_L4_COV_DEFS_BCM56980_B0fmt */ 
        /* format            ETRAP_FLOW_HASH_L4_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ETRAP_FLOW_CNTRL_LEFT_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_ETRAP_FLOW_HASH_R0_COV_DEFSfmt */ 
        /* format            ETRAP_FLOW_HASH_R0_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ETRAP_FLOW_CNTRL_LEFT_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ETRAP_FLOW_HASH_R0_COV_DEFS_BCM56980_B0fmt */ 
        /* format            ETRAP_FLOW_HASH_R0_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ETRAP_FLOW_CNTRL_LEFT_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_ETRAP_FLOW_HASH_R1_COV_DEFSfmt */ 
        /* format            ETRAP_FLOW_HASH_R1_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ETRAP_FLOW_CNTRL_LEFT_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ETRAP_FLOW_HASH_R1_COV_DEFS_BCM56980_B0fmt */ 
        /* format            ETRAP_FLOW_HASH_R1_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ETRAP_FLOW_CNTRL_LEFT_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_ETRAP_FLOW_HASH_R2_COV_DEFSfmt */ 
        /* format            ETRAP_FLOW_HASH_R2_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ETRAP_FLOW_CNTRL_LEFT_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ETRAP_FLOW_HASH_R2_COV_DEFS_BCM56980_B0fmt */ 
        /* format            ETRAP_FLOW_HASH_R2_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ETRAP_FLOW_CNTRL_LEFT_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_ETRAP_FLOW_HASH_R3_COV_DEFSfmt */ 
        /* format            ETRAP_FLOW_HASH_R3_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ETRAP_FLOW_CNTRL_LEFT_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ETRAP_FLOW_HASH_R3_COV_DEFS_BCM56980_B0fmt */ 
        /* format            ETRAP_FLOW_HASH_R3_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ETRAP_FLOW_CNTRL_LEFT_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_ETRAP_FLOW_HASH_R4_COV_DEFSfmt */ 
        /* format            ETRAP_FLOW_HASH_R4_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ETRAP_FLOW_CNTRL_LEFT_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ETRAP_FLOW_HASH_R4_COV_DEFS_BCM56980_B0fmt */ 
        /* format            ETRAP_FLOW_HASH_R4_COV_DEFSfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ETRAP_FLOW_CNTRL_LEFT_COV_DEFSfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ETRAP_HASH_SAVEfmt */ 
        /* format            ETRAP_HASH_SAVEfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_ETRAP_HASH_SAVEfmt_fields,
        /* bits        */ 66,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ETRAP_INfmt */ 
        /* format            ETRAP_INfmt */
        /* nFields     */ 11,
        /* *fields     */ soc_ETRAP_INfmt_fields,
        /* bits        */ 91,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_ETRAP_OUTfmt */ 
        /* format            ETRAP_OUTfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_ETRAP_OUTfmt_fields,
        /* bits        */ 5,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ETU_CP_MEM_ACC_REQfmt */ 
        /* format            ETU_CP_MEM_ACC_REQfmt */
        /* nFields     */ 36,
        /* *fields     */ soc_ETU_CP_MEM_ACC_REQfmt_fields,
        /* bits        */ 36,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ETU_CP_XLAT_RESULTfmt */ 
        /* format            ETU_CP_XLAT_RESULTfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_ETU_CP_XLAT_RESULTfmt_fields,
        /* bits        */ 58,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_ETU_TX_PIPE_CTL_FIFOfmt */ 
        /* format            ETU_TX_PIPE_CTL_FIFOfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_ETU_TX_PIPE_CTL_FIFOfmt_fields,
        /* bits        */ 53,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EVLAN_DOPfmt */ 
        /* format            EVLAN_DOPfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EVLAN_DOPfmt_fields,
        /* bits        */ 224,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56670_A0) || \
    defined(BCM_56670_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_2_DATAfmt */ 
        /* format            EXACT_MATCH_2_DATAfmt */
        /* nFields     */ 12,
        /* *fields     */ soc_EXACT_MATCH_2_DATAfmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56670_A0) || \
    defined(BCM_56670_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_4_DATAfmt */ 
        /* format            EXACT_MATCH_4_DATAfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EXACT_MATCH_4_DATAfmt_fields,
        /* bits        */ 84,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_CTRLfmt */ 
        /* format            EXACT_MATCH_CTRLfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EXACT_MATCH_CTRLfmt_fields,
        /* bits        */ 13,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_CTRL_BCM56980_A0fmt */ 
        /* format            EXACT_MATCH_CTRLfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EXACT_MATCH_CTRL_BCM56980_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_CTRL_BCM56980_B0fmt */ 
        /* format            EXACT_MATCH_CTRLfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EXACT_MATCH_CTRL_BCM56980_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_DATAfmt */ 
        /* format            EXACT_MATCH_DATAfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EXACT_MATCH_DATAfmt_fields,
        /* bits        */ 97,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_DATA_BCM56980_A0fmt */ 
        /* format            EXACT_MATCH_DATAfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EXACT_MATCH_DATA_BCM56980_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_DATA_BCM56980_B0fmt */ 
        /* format            EXACT_MATCH_DATAfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EXACT_MATCH_DATA_BCM56980_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_DOPfmt */ 
        /* format            EXACT_MATCH_DOPfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EXACT_MATCH_DOPfmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_DOP_BCM56370_A0fmt */ 
        /* format            EXACT_MATCH_DOPfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EXACT_MATCH_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56560_A0) || \
    defined(BCM_56560_B0) || defined(BCM_56670_A0) || \
    defined(BCM_56670_B0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_KEYfmt */ 
        /* format            EXACT_MATCH_KEYfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_EXACT_MATCH_KEYfmt_fields,
        /* bits        */ 322,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_KEY_DOPfmt */ 
        /* format            EXACT_MATCH_KEY_DOPfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EXACT_MATCH_KEY_DOPfmt_fields,
        /* bits        */ 672,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_KEY_DOP_BCM56370_A0fmt */ 
        /* format            EXACT_MATCH_KEY_DOPfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EXACT_MATCH_KEY_DOP_BCM56370_A0fmt_fields,
        /* bits        */ 672,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0) || \
    defined(BCM_56270_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_KEY_SPECIALfmt */ 
        /* format            EXACT_MATCH_KEY_SPECIALfmt */
        /* nFields     */ 16,
        /* *fields     */ soc_EXACT_MATCH_KEY_SPECIALfmt_fields,
        /* bits        */ 330,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_KEY_SPECIAL_BCM56560_A0fmt */ 
        /* format            EXACT_MATCH_KEY_SPECIALfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_EXACT_MATCH_KEY_SPECIAL_BCM56560_A0fmt_fields,
        /* bits        */ 330,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56560_B0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_KEY_SPECIAL_BCM56560_B0fmt */ 
        /* format            EXACT_MATCH_KEY_SPECIALfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_EXACT_MATCH_KEY_SPECIAL_BCM56560_A0fmt_fields,
        /* bits        */ 330,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_KEY_SPECIAL_BCM56670_A0fmt */ 
        /* format            EXACT_MATCH_KEY_SPECIALfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_EXACT_MATCH_KEY_SPECIAL_BCM56560_A0fmt_fields,
        /* bits        */ 330,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56670_B0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_KEY_SPECIAL_BCM56670_B0fmt */ 
        /* format            EXACT_MATCH_KEY_SPECIALfmt */
        /* nFields     */ 17,
        /* *fields     */ soc_EXACT_MATCH_KEY_SPECIAL_BCM56560_A0fmt_fields,
        /* bits        */ 330,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_LOGICAL_TABLE_SELECT_DATA_FORMATfmt */ 
        /* format            EXACT_MATCH_LOGICAL_TABLE_SELECT_DATA_FORMATfmt */
        /* nFields     */ 23,
        /* *fields     */ soc_EXACT_MATCH_LOGICAL_TABLE_SELECT_DATA_FORMATfmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0) || defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_LOGICAL_TABLE_SELECT_TCAM_FORMATfmt */ 
        /* format            EXACT_MATCH_LOGICAL_TABLE_SELECT_TCAM_FORMATfmt */
        /* nFields     */ 33,
        /* *fields     */ soc_EXACT_MATCH_LOGICAL_TABLE_SELECT_TCAM_FORMATfmt_fields,
        /* bits        */ 169,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_LOOKUP_STATUSfmt */ 
        /* format            EXACT_MATCH_LOOKUP_STATUSfmt */
        /* nFields     */ 5,
        /* *fields     */ soc_EXACT_MATCH_LOOKUP_STATUSfmt_fields,
        /* bits        */ 15,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_LOOKUP_STATUS_BCM56980_A0fmt */ 
        /* format            EXACT_MATCH_LOOKUP_STATUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EXACT_MATCH_LOOKUP_STATUS_BCM56980_A0fmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_LOOKUP_STATUS_BCM56980_B0fmt */ 
        /* format            EXACT_MATCH_LOOKUP_STATUSfmt */
        /* nFields     */ 3,
        /* *fields     */ soc_EXACT_MATCH_LOOKUP_STATUS_BCM56980_A0fmt_fields,
        /* bits        */ 6,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_LTS_DOPfmt */ 
        /* format            EXACT_MATCH_LTS_DOPfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EXACT_MATCH_LTS_DOPfmt_fields,
        /* bits        */ 32,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_PDD_OUT_BUSfmt */ 
        /* format            EXACT_MATCH_PDD_OUT_BUSfmt */
        /* nFields     */ 121,
        /* *fields     */ soc_EXACT_MATCH_PDD_OUT_BUSfmt_fields,
        /* bits        */ 305,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_POLICYfmt */ 
        /* format            EXACT_MATCH_POLICYfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EXACT_MATCH_POLICYfmt_fields,
        /* bits        */ 88,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_POLICY_BCM56370_A0fmt */ 
        /* format            EXACT_MATCH_POLICYfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EXACT_MATCH_POLICY_BCM56870_A0fmt_fields,
        /* bits        */ 84,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_POLICY_BCM56770_A0fmt */ 
        /* format            EXACT_MATCH_POLICYfmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EXACT_MATCH_POLICY_BCM56770_A0fmt_fields,
        /* bits        */ 87,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_POLICY_BCM56870_A0fmt */ 
        /* format            EXACT_MATCH_POLICYfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EXACT_MATCH_POLICY_BCM56870_A0fmt_fields,
        /* bits        */ 84,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_POLICY_BCM56970_A0fmt */ 
        /* format            EXACT_MATCH_POLICYfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EXACT_MATCH_POLICY_MODE320_BCM56965_A0fmt_fields,
        /* bits        */ 84,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_POLICY_BCM56980_A0fmt */ 
        /* format            EXACT_MATCH_POLICYfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EXACT_MATCH_POLICY_BCM56870_A0fmt_fields,
        /* bits        */ 84,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_POLICY_BCM56980_B0fmt */ 
        /* format            EXACT_MATCH_POLICYfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EXACT_MATCH_POLICY_BCM56870_A0fmt_fields,
        /* bits        */ 84,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_POLICY_MODE128fmt */ 
        /* format            EXACT_MATCH_POLICY_MODE128fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EXACT_MATCH_POLICY_MODE128fmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_POLICY_MODE160fmt */ 
        /* format            EXACT_MATCH_POLICY_MODE160fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EXACT_MATCH_POLICY_MODE160fmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_POLICY_MODE320fmt */ 
        /* format            EXACT_MATCH_POLICY_MODE320fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EXACT_MATCH_POLICY_MODE320fmt_fields,
        /* bits        */ 84,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_POLICY_MODE128_BCM56370_A0fmt */ 
        /* format            EXACT_MATCH_POLICY_MODE128fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EXACT_MATCH_POLICY_MODE128_BCM56870_A0fmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_POLICY_MODE128_BCM56770_A0fmt */ 
        /* format            EXACT_MATCH_POLICY_MODE128fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EXACT_MATCH_POLICY_MODE128_BCM56770_A0fmt_fields,
        /* bits        */ 77,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_POLICY_MODE128_BCM56870_A0fmt */ 
        /* format            EXACT_MATCH_POLICY_MODE128fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EXACT_MATCH_POLICY_MODE128_BCM56870_A0fmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_POLICY_MODE128_BCM56965_A0fmt */ 
        /* format            EXACT_MATCH_POLICY_MODE128fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EXACT_MATCH_POLICY_MODE128_BCM56965_A0fmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_POLICY_MODE128_BCM56970_A0fmt */ 
        /* format            EXACT_MATCH_POLICY_MODE128fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EXACT_MATCH_POLICY_MODE128_BCM56965_A0fmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_POLICY_MODE128_BCM56980_A0fmt */ 
        /* format            EXACT_MATCH_POLICY_MODE128fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EXACT_MATCH_POLICY_MODE128_BCM56870_A0fmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_POLICY_MODE128_BCM56980_B0fmt */ 
        /* format            EXACT_MATCH_POLICY_MODE128fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EXACT_MATCH_POLICY_MODE128_BCM56870_A0fmt_fields,
        /* bits        */ 74,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_POLICY_MODE160_BCM56370_A0fmt */ 
        /* format            EXACT_MATCH_POLICY_MODE160fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EXACT_MATCH_POLICY_MODE160_BCM56870_A0fmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_POLICY_MODE160_BCM56770_A0fmt */ 
        /* format            EXACT_MATCH_POLICY_MODE160fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EXACT_MATCH_POLICY_MODE160_BCM56770_A0fmt_fields,
        /* bits        */ 45,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_POLICY_MODE160_BCM56870_A0fmt */ 
        /* format            EXACT_MATCH_POLICY_MODE160fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EXACT_MATCH_POLICY_MODE160_BCM56870_A0fmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_POLICY_MODE160_BCM56965_A0fmt */ 
        /* format            EXACT_MATCH_POLICY_MODE160fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EXACT_MATCH_POLICY_MODE160_BCM56965_A0fmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_POLICY_MODE160_BCM56970_A0fmt */ 
        /* format            EXACT_MATCH_POLICY_MODE160fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EXACT_MATCH_POLICY_MODE160_BCM56965_A0fmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_POLICY_MODE160_BCM56980_A0fmt */ 
        /* format            EXACT_MATCH_POLICY_MODE160fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EXACT_MATCH_POLICY_MODE160_BCM56870_A0fmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_POLICY_MODE160_BCM56980_B0fmt */ 
        /* format            EXACT_MATCH_POLICY_MODE160fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EXACT_MATCH_POLICY_MODE160_BCM56870_A0fmt_fields,
        /* bits        */ 42,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_POLICY_MODE320_BCM56370_A0fmt */ 
        /* format            EXACT_MATCH_POLICY_MODE320fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EXACT_MATCH_POLICY_BCM56870_A0fmt_fields,
        /* bits        */ 84,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_POLICY_MODE320_BCM56770_A0fmt */ 
        /* format            EXACT_MATCH_POLICY_MODE320fmt */
        /* nFields     */ 6,
        /* *fields     */ soc_EXACT_MATCH_POLICY_BCM56770_A0fmt_fields,
        /* bits        */ 87,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_POLICY_MODE320_BCM56870_A0fmt */ 
        /* format            EXACT_MATCH_POLICY_MODE320fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EXACT_MATCH_POLICY_BCM56870_A0fmt_fields,
        /* bits        */ 84,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_POLICY_MODE320_BCM56965_A0fmt */ 
        /* format            EXACT_MATCH_POLICY_MODE320fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EXACT_MATCH_POLICY_MODE320_BCM56965_A0fmt_fields,
        /* bits        */ 84,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_POLICY_MODE320_BCM56970_A0fmt */ 
        /* format            EXACT_MATCH_POLICY_MODE320fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EXACT_MATCH_POLICY_MODE320_BCM56965_A0fmt_fields,
        /* bits        */ 84,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_POLICY_MODE320_BCM56980_A0fmt */ 
        /* format            EXACT_MATCH_POLICY_MODE320fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EXACT_MATCH_POLICY_BCM56870_A0fmt_fields,
        /* bits        */ 84,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_POLICY_MODE320_BCM56980_B0fmt */ 
        /* format            EXACT_MATCH_POLICY_MODE320fmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EXACT_MATCH_POLICY_BCM56870_A0fmt_fields,
        /* bits        */ 84,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_REDIRECT_SETfmt */ 
        /* format            EXACT_MATCH_REDIRECT_SETfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_EXACT_MATCH_REDIRECT_SETfmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_REDIRECT_SET_BCM56370_A0fmt */ 
        /* format            EXACT_MATCH_REDIRECT_SETfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_EXACT_MATCH_REDIRECT_SET_BCM56370_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_REDIRECT_SET_BCM56770_A0fmt */ 
        /* format            EXACT_MATCH_REDIRECT_SETfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_EXACT_MATCH_REDIRECT_SET_BCM56870_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_REDIRECT_SET_BCM56870_A0fmt */ 
        /* format            EXACT_MATCH_REDIRECT_SETfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_EXACT_MATCH_REDIRECT_SET_BCM56870_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_REDIRECT_SET_BCM56970_A0fmt */ 
        /* format            EXACT_MATCH_REDIRECT_SETfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_EXACT_MATCH_REDIRECT_SET_BCM56970_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_REDIRECT_SET_BCM56980_A0fmt */ 
        /* format            EXACT_MATCH_REDIRECT_SETfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_EXACT_MATCH_REDIRECT_SET_BCM56980_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_REDIRECT_SET_BCM56980_B0fmt */ 
        /* format            EXACT_MATCH_REDIRECT_SETfmt */
        /* nFields     */ 15,
        /* *fields     */ soc_EXACT_MATCH_REDIRECT_SET_BCM56980_A0fmt_fields,
        /* bits        */ 25,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_RESULT_BUSfmt */ 
        /* format            EXACT_MATCH_RESULT_BUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EXACT_MATCH_RESULT_BUSfmt_fields,
        /* bits        */ 194,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_RESULT_BUS_BCM56980_A0fmt */ 
        /* format            EXACT_MATCH_RESULT_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EXACT_MATCH_RESULT_BUS_BCM56980_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_RESULT_BUS_BCM56980_B0fmt */ 
        /* format            EXACT_MATCH_RESULT_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EXACT_MATCH_RESULT_BUS_BCM56980_A0fmt_fields,
        /* bits        */ 96,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56960_A0) || \
    defined(BCM_56965_A0) || defined(BCM_56970_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_TO_FP_KEY_SEL_BUSfmt */ 
        /* format            EXACT_MATCH_TO_FP_KEY_SEL_BUSfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EXACT_MATCH_TO_FP_KEY_SEL_BUSfmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_A0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_TO_FP_KEY_SEL_BUS_BCM56980_A0fmt */ 
        /* format            EXACT_MATCH_TO_FP_KEY_SEL_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EXACT_MATCH_TO_FP_KEY_SEL_BUS_BCM56980_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56980_B0)
    { /* SOC_FORMAT_INT_EXACT_MATCH_TO_FP_KEY_SEL_BUS_BCM56980_B0fmt */ 
        /* format            EXACT_MATCH_TO_FP_KEY_SEL_BUSfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EXACT_MATCH_TO_FP_KEY_SEL_BUS_BCM56980_A0fmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EXPORT_FIFO_DATAfmt */ 
        /* format            EXPORT_FIFO_DATAfmt */
        /* nFields     */ 40,
        /* *fields     */ soc_EXPORT_FIFO_DATAfmt_fields,
        /* bits        */ 1152,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EXPORT_TIMER_BUSfmt */ 
        /* format            EXPORT_TIMER_BUSfmt */
        /* nFields     */ 8,
        /* *fields     */ soc_EXPORT_TIMER_BUSfmt_fields,
        /* bits        */ 56,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EXTENDED_VIEW_L3_OIF_ACTION_SETfmt */ 
        /* format            EXTENDED_VIEW_L3_OIF_ACTION_SETfmt */
        /* nFields     */ 1,
        /* *fields     */ soc_EXTENDED_VIEW_L3_OIF_ACTION_SETfmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_FORMAT_INT_EXTENDED_VIEW_L3_OIF_ACTION_SET_BCM56370_A0fmt */ 
        /* format            EXTENDED_VIEW_L3_OIF_ACTION_SETfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EXTENDED_VIEW_L3_OIF_ACTION_SET_BCM56370_A0fmt_fields,
        /* bits        */ 14,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EXTENDED_VIEW_MACDA_ACTION_SETfmt */ 
        /* format            EXTENDED_VIEW_MACDA_ACTION_SETfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EXTENDED_VIEW_MACDA_ACTION_SETfmt_fields,
        /* bits        */ 50,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_FORMAT_INT_EXTRACTION_CTRL_ID_ACTION_SETfmt */ 
        /* format            EXTRACTION_CTRL_ID_ACTION_SETfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EXTRACTION_CTRL_ID_ACTION_SETfmt_fields,
        /* bits        */ 16,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_EXT_AD_1Xfmt */ 
        /* format            EXT_AD_1Xfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EXT_AD_1Xfmt_fields,
        /* bits        */ 35,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_EXT_AD_2Xfmt */ 
        /* format            EXT_AD_2Xfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EXT_AD_2Xfmt_fields,
        /* bits        */ 70,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_EXT_AD_3Xfmt */ 
        /* format            EXT_AD_3Xfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EXT_AD_3Xfmt_fields,
        /* bits        */ 105,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_EXT_AD_4Xfmt */ 
        /* format            EXT_AD_4Xfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EXT_AD_4Xfmt_fields,
        /* bits        */ 140,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_EXT_AD_6Xfmt */ 
        /* format            EXT_AD_6Xfmt */
        /* nFields     */ 2,
        /* *fields     */ soc_EXT_AD_6Xfmt_fields,
        /* bits        */ 210,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_EXT_AD_REQ_ADDRfmt */ 
        /* format            EXT_AD_REQ_ADDRfmt */
        /* nFields     */ 4,
        /* *fields     */ soc_EXT_AD_REQ_ADDRfmt_fields,
        /* bits        */ 26,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_EXT_HBIT_CMDfmt */ 
        /* format            EXT_HBIT_CMDfmt */
        /* nFields     */ 7,
        /* *fields     */ soc_EXT_HBIT_CMDfmt_fields,
        /* bits        */ 64,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_EXT_TCAM_REQ_WDATAfmt */ 
        /* format            EXT_TCAM_REQ_WDATAfmt */
        /* nFields     */ 40,
        /* *fields     */ soc_EXT_TCAM_REQ_WDATAfmt_fields,
        /* bits        */ 885,
        /* flags       */ 0,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_FORMAT_INT_EXT_TCAM_RSP_WDATAfmt */ 
        /* format            EXT_TCAM_RSP_WDATAfmt */
        /* nFields     */ 38,
        /* *fields     */ soc_EXT_TCAM_RSP_WDATAfmt_fields,
        /* bits        */ 220,
        /* flags       */ 0,
    },
#endif /* chips */

