#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Mon Sep 18 12:17:42 2017
# Process ID: 3492
# Current directory: C:/Projects/srio_test/srio_test/srio_test.runs/synth_2
# Command line: vivado.exe -log srio_example_test.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source srio_example_test.tcl
# Log file: C:/Projects/srio_test/srio_test/srio_test.runs/synth_2/srio_example_test.vds
# Journal file: C:/Projects/srio_test/srio_test/srio_test.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source srio_example_test.tcl -notrace
Command: synth_design -top srio_example_test -part xc7k160tffg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2312 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 287.188 ; gain = 77.414
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'srio_example_test' [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/new/srio_example_test.v:24]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/new/srio_example_test.v:107]
INFO: [Synth 8-638] synthesizing module 'vio_0' [C:/Projects/srio_test/srio_test/srio_test.runs/synth_2/.Xil/Vivado-3492-vldmr-PC/realtime/vio_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'vio_0' (1#1) [C:/Projects/srio_test/srio_test/srio_test.runs/synth_2/.Xil/Vivado-3492-vldmr-PC/realtime/vio_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/new/srio_example_test.v:115]
INFO: [Synth 8-638] synthesizing module 'ila_0' [C:/Projects/srio_test/srio_test/srio_test.runs/synth_2/.Xil/Vivado-3492-vldmr-PC/realtime/ila_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ila_0' (2#1) [C:/Projects/srio_test/srio_test/srio_test.runs/synth_2/.Xil/Vivado-3492-vldmr-PC/realtime/ila_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'srio_gen2_0' [C:/Projects/srio_test/srio_test/srio_test.runs/synth_2/.Xil/Vivado-3492-vldmr-PC/realtime/srio_gen2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'srio_gen2_0' (3#1) [C:/Projects/srio_test/srio_test/srio_test.runs/synth_2/.Xil/Vivado-3492-vldmr-PC/realtime/srio_gen2_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'srio_example_test' (4#1) [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/new/srio_example_test.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 324.664 ; gain = 114.891
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 324.664 ; gain = 114.891
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'ila_0' instantiated as 'ila_ip' [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/new/srio_example_test.v:115]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'srio_gen2_0' instantiated as 'srio_ip' [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/new/srio_example_test.v:127]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'vio_0' instantiated as 'vio_ip' [C:/Projects/srio_test/srio_test/srio_test.srcs/sources_1/new/srio_example_test.v:107]
INFO: [Device 21-403] Loading part xc7k160tffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Projects/srio_test/srio_test/srio_test.runs/synth_2/.Xil/Vivado-3492-vldmr-PC/dcp/ila_0_in_context.xdc] for cell 'ila_ip'
Finished Parsing XDC File [C:/Projects/srio_test/srio_test/srio_test.runs/synth_2/.Xil/Vivado-3492-vldmr-PC/dcp/ila_0_in_context.xdc] for cell 'ila_ip'
Parsing XDC File [C:/Projects/srio_test/srio_test/srio_test.runs/synth_2/.Xil/Vivado-3492-vldmr-PC/dcp_2/srio_gen2_0_in_context.xdc] for cell 'srio_ip'
Finished Parsing XDC File [C:/Projects/srio_test/srio_test/srio_test.runs/synth_2/.Xil/Vivado-3492-vldmr-PC/dcp_2/srio_gen2_0_in_context.xdc] for cell 'srio_ip'
Parsing XDC File [C:/Projects/srio_test/srio_test/srio_test.runs/synth_2/.Xil/Vivado-3492-vldmr-PC/dcp_3/vio_0_in_context.xdc] for cell 'vio_ip'
Finished Parsing XDC File [C:/Projects/srio_test/srio_test/srio_test.runs/synth_2/.Xil/Vivado-3492-vldmr-PC/dcp_3/vio_0_in_context.xdc] for cell 'vio_ip'
Parsing XDC File [C:/Projects/srio_test/srio_test/top.xdc]
Finished Parsing XDC File [C:/Projects/srio_test/srio_test/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Projects/srio_test/srio_test/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/srio_example_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/srio_example_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 614.414 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 614.414 ; gain = 404.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 614.414 ; gain = 404.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clkn. (constraint file  C:/Projects/srio_test/srio_test/srio_test.runs/synth_2/.Xil/Vivado-3492-vldmr-PC/dcp_2/srio_gen2_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clkn. (constraint file  C:/Projects/srio_test/srio_test/srio_test.runs/synth_2/.Xil/Vivado-3492-vldmr-PC/dcp_2/srio_gen2_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for sys_clkp. (constraint file  C:/Projects/srio_test/srio_test/srio_test.runs/synth_2/.Xil/Vivado-3492-vldmr-PC/dcp_2/srio_gen2_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clkp. (constraint file  C:/Projects/srio_test/srio_test/srio_test.runs/synth_2/.Xil/Vivado-3492-vldmr-PC/dcp_2/srio_gen2_0_in_context.xdc, line 10).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 614.414 ; gain = 404.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 614.414 ; gain = 404.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 614.414 ; gain = 404.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'srio_ip/refclk_out' to pin 'srio_ip/bbstub_refclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'srio_ip/drpclk_out' to pin 'srio_ip/bbstub_drpclk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'srio_ip/gt_clk_out' to pin 'srio_ip/bbstub_gt_clk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'srio_ip/gt_pcs_clk_out' to pin 'srio_ip/bbstub_gt_pcs_clk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'srio_ip/log_clk_out' to pin 'srio_ip/bbstub_log_clk_out/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'srio_ip/phy_clk_out' to pin 'srio_ip/bbstub_phy_clk_out/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 614.414 ; gain = 404.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 614.414 ; gain = 404.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 614.414 ; gain = 404.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 614.414 ; gain = 404.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 614.414 ; gain = 404.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 614.414 ; gain = 404.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 614.414 ; gain = 404.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 614.414 ; gain = 404.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 614.414 ; gain = 404.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |vio_0         |         1|
|2     |ila_0         |         1|
|3     |srio_gen2_0   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |ila_0       |     1|
|2     |srio_gen2_0 |     1|
|3     |vio_0       |     1|
|4     |LUT1        |    98|
|5     |IBUF        |     2|
|6     |OBUF        |     2|
+------+------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   571|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 614.414 ; gain = 404.641
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 614.414 ; gain = 110.633
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 614.414 ; gain = 404.641
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 614.414 ; gain = 404.641
INFO: [Common 17-1381] The checkpoint 'C:/Projects/srio_test/srio_test/srio_test.runs/synth_2/srio_example_test.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 614.414 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Sep 18 12:18:07 2017...
