$date
	Fri Sep  8 19:32:09 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module serial_paritity_gen_tb $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # x $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # x $end
$var parameter 32 $ EVEN $end
$var parameter 32 % ODD $end
$var reg 1 & even_odd $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 %
b0 $
$end
#0
$dumpvars
x&
x#
0"
x!
$end
#2
0#
#5
0!
0&
1"
#10
0"
#12
1#
#15
1!
1&
1"
#20
0"
#22
0#
#25
1"
#30
0"
#32
1#
#35
0!
0&
1"
#40
0"
#45
1!
1&
1"
#50
0"
#52
0#
#55
1"
#60
0"
#65
1"
#70
0"
#72
1#
#75
0!
0&
1"
#80
0"
#82
0#
#85
1"
#90
0"
#95
1"
#100
0"
#102
1#
#105
1!
1&
1"
#110
0"
#112
0#
#115
1"
#120
0"
#122
1#
#125
0!
0&
1"
#130
0"
#135
1!
1&
1"
#140
0"
#142
0#
#145
1"
#150
0"
#155
1"
#160
0"
#162
1#
#165
0!
0&
1"
#170
0"
#172
0#
#175
1"
#180
0"
#182
