("aska_top16_tb:/\taska_top16_tb ASKA_TOP config_schem_an_schem_dig" (("cfgopen" (nil hierarchy "/{ASKA_TOP aska_top16_tb config_schem_an_schem_dig}:a"))) nil)("aska_top16_tb:/\taska_top16_tb ASKA_TOP schematic" (("open" (nil hierarchy "/{ASKA_TOP aska_top16_tb schematic }:a"))) (((-1.8125 -6.85) (6.8375 -0.15)) "a" "Schematics" 2))("iso3:/\tiso3 ALL_TESTS schematic" (("open" (nil hierarchy "/{ALL_TESTS iso3 schematic }:r"))) (((-2.475 -1.13125) (1.1625 0.71875)) "a" "Schematics XL" 8))("iso3:/\tiso3 ALL_TESTS layout" (("open" (nil hierarchy "/{ALL_TESTS iso3 layout }:a"))) (((-54.795 -22.192) (196.571 57.301)) "a" "Virtuoso XL" 7))("aska_top16_tb:/\taska_top16_tb ASKA_TOP config" (("cfgopen" (nil hierarchy "/{ASKA_TOP aska_top16_tb config}:a"))) nil)("DIG_stimulus_tb:/\tDIG_stimulus_tb ASKA_DIG2 config" (("cfgopen" (nil hierarchy "/{ASKA_DIG2 DIG_stimulus_tb config}:a"))) nil)("mos:/\tmos ALL_TESTS layout" (("open" (nil hierarchy "/{ALL_TESTS mos layout }:a"))) (((1.05 -1.053) (25.65 16.943)) "a" "Layout" 3))("aska_top_16ele_v2_TOP:/\taska_top_16ele_v2_TOP ASKA_16ELE_TOP_FINAL_2024_10_16 schematic" (("open" (nil hierarchy "/{ASKA_16ELE_TOP_FINAL_2024_10_16 aska_top_16ele_v2_TOP schematic }:r"))) (((-6.2375 -3.6375) (7.125 2.625)) "r" "Schematics XL" 8))("aska_top_16ele_v2_TOP:/\taska_top_16ele_v2_TOP ASKA_16ELE_TOP_FINAL_2024_10_16 layout" (("open" (nil hierarchy "/{ASKA_16ELE_TOP_FINAL_2024_10_16 aska_top_16ele_v2_TOP layout }:r"))) (((1128.672 2230.447) (1442.629 2413.779)) "r" "VLS-GXL" 7))("JLCC44_Package:/\tJLCC44_Package ASKA_16ELE_TOP_FINAL_2024_10_16 layout" (("open" (nil hierarchy "/{ASKA_16ELE_TOP_FINAL_2024_10_16 JLCC44_Package layout }:r"))) (((9054.102 8591.13) (27612.27 17886.37)) "r" "Layout" 11))