<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html>
<head>
    <meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
    <title>Nut/OS API</title>
    <link href="nut_en.css" rel="stylesheet" type="text/css">
    <link href="nut_entabs.css" rel="stylesheet" type="text/css">
</head>
<body>
<!-- Generated by Doxygen 1.5.8 -->
<div class="contents">
<h1>Watchdog Registers</h1>Watchdog timer registers.  
<a href="#_details">More...</a>
<p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Watch Dog Control Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wdt.html#ge817471aa03ddee5f5ded80198d9dbfb">WDT_CR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Watchdog control register offset.  <a href="#ge817471aa03ddee5f5ded80198d9dbfb"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wdt.html#g617a3c7e5f978529c67bbd2ee707da34">WDT_CR</a>&nbsp;&nbsp;&nbsp;(WDT_BASE + WDT_CR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Watchdog control register address.  <a href="#g617a3c7e5f978529c67bbd2ee707da34"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wdt.html#g27bc34b9b4d81ff4b03c1f2ce0591e33">WDT_WDRSTT</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Watchdog restart.  <a href="#g27bc34b9b4d81ff4b03c1f2ce0591e33"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wdt.html#g57344e690e9186a493b5c1d52bc3a031">WDT_KEY</a>&nbsp;&nbsp;&nbsp;0xA5000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Watchdog password.  <a href="#g57344e690e9186a493b5c1d52bc3a031"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Watch Dog Mode Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wdt.html#g27830840ac99a489b2a4b2c1a4e2e4be">WDT_MR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000004</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mode register offset.  <a href="#g27830840ac99a489b2a4b2c1a4e2e4be"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wdt.html#g4196af0affc2c76a61fba12675659505">WDT_MR</a>&nbsp;&nbsp;&nbsp;(WDT_BASE + WDT_MR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Mode register address.  <a href="#g4196af0affc2c76a61fba12675659505"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wdt.html#g218cdf263ed123f02f1678087c5b7c60">WDT_WDV</a>&nbsp;&nbsp;&nbsp;0x00000FFF</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Counter value mask.  <a href="#g218cdf263ed123f02f1678087c5b7c60"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wdt.html#g019a0c345097f634accd5c705f02c7e4">WDT_WDV_LSB</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Counter value LSB.  <a href="#g019a0c345097f634accd5c705f02c7e4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wdt.html#g5fb6dd53789833a31bcd867e7377bf61">WDT_WDFIEN</a>&nbsp;&nbsp;&nbsp;0x00001000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Fault interrupt enable.  <a href="#g5fb6dd53789833a31bcd867e7377bf61"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wdt.html#g06641d590520321854a48324c89f0216">WDT_WDRSTEN</a>&nbsp;&nbsp;&nbsp;0x00002000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Reset enable.  <a href="#g06641d590520321854a48324c89f0216"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wdt.html#g91983f5053a4ede845624ee52a6afc4a">WDT_WDRPROC</a>&nbsp;&nbsp;&nbsp;0x00004000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Eset processor enable.  <a href="#g91983f5053a4ede845624ee52a6afc4a"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wdt.html#g32a66d10573847d3d142a182eb8d8fb4">WDT_WDDIS</a>&nbsp;&nbsp;&nbsp;0x00008000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Watchdog disable.  <a href="#g32a66d10573847d3d142a182eb8d8fb4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wdt.html#g99cb140d0b74fd42fc2d4747537a39be">WDT_WDD</a>&nbsp;&nbsp;&nbsp;0x0FFF0000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Delta value mask.  <a href="#g99cb140d0b74fd42fc2d4747537a39be"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wdt.html#g80722590293982f1346c52379292a2f0">WDT_WDD_LSB</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Delta value LSB.  <a href="#g80722590293982f1346c52379292a2f0"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wdt.html#g6817f0f34539e0626097f2e6a535bd53">WDT_WDDBGHLT</a>&nbsp;&nbsp;&nbsp;0x10000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Watchdog debug halt.  <a href="#g6817f0f34539e0626097f2e6a535bd53"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wdt.html#gbd25df913a74710f5d2443071b74576a">WDT_WDIDLEHLT</a>&nbsp;&nbsp;&nbsp;0x20000000</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Watchdog idle halt.  <a href="#gbd25df913a74710f5d2443071b74576a"></a><br></td></tr>
<tr><td colspan="2"><br><h2>Watch Dog Status Register</h2></td></tr>
<tr><td colspan="2"><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wdt.html#gaf2a740f8deb9fc1bce884c28e86949b">WDT_SR_OFF</a>&nbsp;&nbsp;&nbsp;0x00000008</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status register offset.  <a href="#gaf2a740f8deb9fc1bce884c28e86949b"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wdt.html#g4b1b45004756632c7ef41669e0a7e6c9">WDT_SR</a>&nbsp;&nbsp;&nbsp;(WDT_BASE + WDT_SR_OFF)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status register address.  <a href="#g4b1b45004756632c7ef41669e0a7e6c9"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wdt.html#gdc24f0e47a582aa89075aaae26fd4509">WDT_WDUNF</a>&nbsp;&nbsp;&nbsp;0x00000001</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Watchdog underflow.  <a href="#gdc24f0e47a582aa89075aaae26fd4509"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xg_nut_arch_arm_at91_wdt.html#gcf73dd8b48f77b2bed73bd8cd0d4274c">WDT_WDERR</a>&nbsp;&nbsp;&nbsp;0x00000002</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Watchdog error.  <a href="#gcf73dd8b48f77b2bed73bd8cd0d4274c"></a><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Watchdog timer registers. 
<p>
The Watch Dog is used to prevent system lock-up if the software becomes trapped in a deadlock. It can generate an internal reset or interrupt. <hr><h2>Define Documentation</h2>
<a class="anchor" name="ge817471aa03ddee5f5ded80198d9dbfb"></a><!-- doxytag: member="at91_wdt.h::WDT_CR_OFF" ref="ge817471aa03ddee5f5ded80198d9dbfb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_CR_OFF&nbsp;&nbsp;&nbsp;0x00000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Watchdog control register offset. 
<p>

<p>Definition at line <a class="el" href="at91__wdt_8h-source.html#l00066">66</a> of file <a class="el" href="at91__wdt_8h-source.html">at91_wdt.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g617a3c7e5f978529c67bbd2ee707da34"></a><!-- doxytag: member="at91_wdt.h::WDT_CR" ref="g617a3c7e5f978529c67bbd2ee707da34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_CR&nbsp;&nbsp;&nbsp;(WDT_BASE + WDT_CR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Watchdog control register address. 
<p>

<p>Definition at line <a class="el" href="at91__wdt_8h-source.html#l00067">67</a> of file <a class="el" href="at91__wdt_8h-source.html">at91_wdt.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g27bc34b9b4d81ff4b03c1f2ce0591e33"></a><!-- doxytag: member="at91_wdt.h::WDT_WDRSTT" ref="g27bc34b9b4d81ff4b03c1f2ce0591e33" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_WDRSTT&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Watchdog restart. 
<p>

<p>Definition at line <a class="el" href="at91__wdt_8h-source.html#l00068">68</a> of file <a class="el" href="at91__wdt_8h-source.html">at91_wdt.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g57344e690e9186a493b5c1d52bc3a031"></a><!-- doxytag: member="at91_wdt.h::WDT_KEY" ref="g57344e690e9186a493b5c1d52bc3a031" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_KEY&nbsp;&nbsp;&nbsp;0xA5000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Watchdog password. 
<p>

<p>Definition at line <a class="el" href="at91__wdt_8h-source.html#l00069">69</a> of file <a class="el" href="at91__wdt_8h-source.html">at91_wdt.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g27830840ac99a489b2a4b2c1a4e2e4be"></a><!-- doxytag: member="at91_wdt.h::WDT_MR_OFF" ref="g27830840ac99a489b2a4b2c1a4e2e4be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_MR_OFF&nbsp;&nbsp;&nbsp;0x00000004          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode register offset. 
<p>

<p>Definition at line <a class="el" href="at91__wdt_8h-source.html#l00074">74</a> of file <a class="el" href="at91__wdt_8h-source.html">at91_wdt.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g4196af0affc2c76a61fba12675659505"></a><!-- doxytag: member="at91_wdt.h::WDT_MR" ref="g4196af0affc2c76a61fba12675659505" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_MR&nbsp;&nbsp;&nbsp;(WDT_BASE + WDT_MR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode register address. 
<p>

<p>Definition at line <a class="el" href="at91__wdt_8h-source.html#l00075">75</a> of file <a class="el" href="at91__wdt_8h-source.html">at91_wdt.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g218cdf263ed123f02f1678087c5b7c60"></a><!-- doxytag: member="at91_wdt.h::WDT_WDV" ref="g218cdf263ed123f02f1678087c5b7c60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_WDV&nbsp;&nbsp;&nbsp;0x00000FFF          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Counter value mask. 
<p>

<p>Definition at line <a class="el" href="at91__wdt_8h-source.html#l00076">76</a> of file <a class="el" href="at91__wdt_8h-source.html">at91_wdt.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g019a0c345097f634accd5c705f02c7e4"></a><!-- doxytag: member="at91_wdt.h::WDT_WDV_LSB" ref="g019a0c345097f634accd5c705f02c7e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_WDV_LSB&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Counter value LSB. 
<p>

<p>Definition at line <a class="el" href="at91__wdt_8h-source.html#l00077">77</a> of file <a class="el" href="at91__wdt_8h-source.html">at91_wdt.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g5fb6dd53789833a31bcd867e7377bf61"></a><!-- doxytag: member="at91_wdt.h::WDT_WDFIEN" ref="g5fb6dd53789833a31bcd867e7377bf61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_WDFIEN&nbsp;&nbsp;&nbsp;0x00001000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Fault interrupt enable. 
<p>

<p>Definition at line <a class="el" href="at91__wdt_8h-source.html#l00078">78</a> of file <a class="el" href="at91__wdt_8h-source.html">at91_wdt.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g06641d590520321854a48324c89f0216"></a><!-- doxytag: member="at91_wdt.h::WDT_WDRSTEN" ref="g06641d590520321854a48324c89f0216" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_WDRSTEN&nbsp;&nbsp;&nbsp;0x00002000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Reset enable. 
<p>

<p>Definition at line <a class="el" href="at91__wdt_8h-source.html#l00079">79</a> of file <a class="el" href="at91__wdt_8h-source.html">at91_wdt.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g91983f5053a4ede845624ee52a6afc4a"></a><!-- doxytag: member="at91_wdt.h::WDT_WDRPROC" ref="g91983f5053a4ede845624ee52a6afc4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_WDRPROC&nbsp;&nbsp;&nbsp;0x00004000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Eset processor enable. 
<p>

<p>Definition at line <a class="el" href="at91__wdt_8h-source.html#l00080">80</a> of file <a class="el" href="at91__wdt_8h-source.html">at91_wdt.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g32a66d10573847d3d142a182eb8d8fb4"></a><!-- doxytag: member="at91_wdt.h::WDT_WDDIS" ref="g32a66d10573847d3d142a182eb8d8fb4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_WDDIS&nbsp;&nbsp;&nbsp;0x00008000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Watchdog disable. 
<p>

<p>Definition at line <a class="el" href="at91__wdt_8h-source.html#l00081">81</a> of file <a class="el" href="at91__wdt_8h-source.html">at91_wdt.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g99cb140d0b74fd42fc2d4747537a39be"></a><!-- doxytag: member="at91_wdt.h::WDT_WDD" ref="g99cb140d0b74fd42fc2d4747537a39be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_WDD&nbsp;&nbsp;&nbsp;0x0FFF0000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Delta value mask. 
<p>

<p>Definition at line <a class="el" href="at91__wdt_8h-source.html#l00082">82</a> of file <a class="el" href="at91__wdt_8h-source.html">at91_wdt.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g80722590293982f1346c52379292a2f0"></a><!-- doxytag: member="at91_wdt.h::WDT_WDD_LSB" ref="g80722590293982f1346c52379292a2f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_WDD_LSB&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Delta value LSB. 
<p>

<p>Definition at line <a class="el" href="at91__wdt_8h-source.html#l00083">83</a> of file <a class="el" href="at91__wdt_8h-source.html">at91_wdt.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g6817f0f34539e0626097f2e6a535bd53"></a><!-- doxytag: member="at91_wdt.h::WDT_WDDBGHLT" ref="g6817f0f34539e0626097f2e6a535bd53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_WDDBGHLT&nbsp;&nbsp;&nbsp;0x10000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Watchdog debug halt. 
<p>

<p>Definition at line <a class="el" href="at91__wdt_8h-source.html#l00084">84</a> of file <a class="el" href="at91__wdt_8h-source.html">at91_wdt.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gbd25df913a74710f5d2443071b74576a"></a><!-- doxytag: member="at91_wdt.h::WDT_WDIDLEHLT" ref="gbd25df913a74710f5d2443071b74576a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_WDIDLEHLT&nbsp;&nbsp;&nbsp;0x20000000          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Watchdog idle halt. 
<p>

<p>Definition at line <a class="el" href="at91__wdt_8h-source.html#l00085">85</a> of file <a class="el" href="at91__wdt_8h-source.html">at91_wdt.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gaf2a740f8deb9fc1bce884c28e86949b"></a><!-- doxytag: member="at91_wdt.h::WDT_SR_OFF" ref="gaf2a740f8deb9fc1bce884c28e86949b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_SR_OFF&nbsp;&nbsp;&nbsp;0x00000008          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Status register offset. 
<p>

<p>Definition at line <a class="el" href="at91__wdt_8h-source.html#l00090">90</a> of file <a class="el" href="at91__wdt_8h-source.html">at91_wdt.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="g4b1b45004756632c7ef41669e0a7e6c9"></a><!-- doxytag: member="at91_wdt.h::WDT_SR" ref="g4b1b45004756632c7ef41669e0a7e6c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_SR&nbsp;&nbsp;&nbsp;(WDT_BASE + WDT_SR_OFF)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Status register address. 
<p>

<p>Definition at line <a class="el" href="at91__wdt_8h-source.html#l00091">91</a> of file <a class="el" href="at91__wdt_8h-source.html">at91_wdt.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gdc24f0e47a582aa89075aaae26fd4509"></a><!-- doxytag: member="at91_wdt.h::WDT_WDUNF" ref="gdc24f0e47a582aa89075aaae26fd4509" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_WDUNF&nbsp;&nbsp;&nbsp;0x00000001          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Watchdog underflow. 
<p>

<p>Definition at line <a class="el" href="at91__wdt_8h-source.html#l00092">92</a> of file <a class="el" href="at91__wdt_8h-source.html">at91_wdt.h</a>.</p>

</div>
</div><p>
<a class="anchor" name="gcf73dd8b48f77b2bed73bd8cd0d4274c"></a><!-- doxytag: member="at91_wdt.h::WDT_WDERR" ref="gcf73dd8b48f77b2bed73bd8cd0d4274c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDT_WDERR&nbsp;&nbsp;&nbsp;0x00000002          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Watchdog error. 
<p>

<p>Definition at line <a class="el" href="at91__wdt_8h-source.html#l00093">93</a> of file <a class="el" href="at91__wdt_8h-source.html">at91_wdt.h</a>.</p>

</div>
</div><p>
</div>
<hr>
<address>
  <small>
    &copy;&nbsp;2000-2007 by egnite Software GmbH - 
    visit <a href="http://www.ethernut.de/">http://www.ethernut.de/</a>
  </small>
</address>
</body>
</html>
