{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1510944572457 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1510944572458 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 17 13:49:32 2017 " "Processing started: Fri Nov 17 13:49:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1510944572458 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1510944572458 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g21_lab4 -c g21_lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off g21_lab4 -c g21_lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1510944572458 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1510944573345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 3/stackcounter_lpm_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 3/stackcounter_lpm_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stackcounter_lpm_counter-SYN " "Found design unit 1: stackcounter_lpm_counter-SYN" {  } { { "../Lab 3/StackCounter_lpm_counter.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/StackCounter_lpm_counter.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574211 ""} { "Info" "ISGN_ENTITY_NAME" "1 StackCounter_lpm_counter " "Found entity 1: StackCounter_lpm_counter" {  } { { "../Lab 3/StackCounter_lpm_counter.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/StackCounter_lpm_counter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510944574211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 3/spg_lpm_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 3/spg_lpm_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spg_lpm_counter-SYN " "Found design unit 1: spg_lpm_counter-SYN" {  } { { "../Lab 3/SPG_lpm_counter.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/SPG_lpm_counter.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574221 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPG_lpm_counter " "Found entity 1: SPG_lpm_counter" {  } { { "../Lab 3/SPG_lpm_counter.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/SPG_lpm_counter.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510944574221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 3/spg_lpm_compare.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 3/spg_lpm_compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spg_lpm_compare-SYN " "Found design unit 1: spg_lpm_compare-SYN" {  } { { "../Lab 3/SPG_lpm_compare.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/SPG_lpm_compare.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574230 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPG_lpm_compare " "Found entity 1: SPG_lpm_compare" {  } { { "../Lab 3/SPG_lpm_compare.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/SPG_lpm_compare.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510944574230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 3/push_lpm_constant.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 3/push_lpm_constant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 push_lpm_constant-SYN " "Found design unit 1: push_lpm_constant-SYN" {  } { { "../Lab 3/PUSH_lpm_constant.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/PUSH_lpm_constant.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574238 ""} { "Info" "ISGN_ENTITY_NAME" "1 PUSH_lpm_constant " "Found entity 1: PUSH_lpm_constant" {  } { { "../Lab 3/PUSH_lpm_constant.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/PUSH_lpm_constant.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510944574238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 3/pop_lpm_constant.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 3/pop_lpm_constant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pop_lpm_constant-SYN " "Found design unit 1: pop_lpm_constant-SYN" {  } { { "../Lab 3/POP_lpm_constant.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/POP_lpm_constant.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574250 ""} { "Info" "ISGN_ENTITY_NAME" "1 POP_lpm_constant " "Found entity 1: POP_lpm_constant" {  } { { "../Lab 3/POP_lpm_constant.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/POP_lpm_constant.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510944574250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 3/nop_lpm_constant.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 3/nop_lpm_constant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nop_lpm_constant-SYN " "Found design unit 1: nop_lpm_constant-SYN" {  } { { "../Lab 3/NOP_lpm_constant.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/NOP_lpm_constant.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574258 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOP_lpm_constant " "Found entity 1: NOP_lpm_constant" {  } { { "../Lab 3/NOP_lpm_constant.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/NOP_lpm_constant.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510944574258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 3/mode_select_lpm_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 3/mode_select_lpm_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mode_select_lpm_mux-SYN " "Found design unit 1: mode_select_lpm_mux-SYN" {  } { { "../Lab 3/MODE_Select_lpm_mux.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/MODE_Select_lpm_mux.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574270 ""} { "Info" "ISGN_ENTITY_NAME" "1 MODE_Select_lpm_mux " "Found entity 1: MODE_Select_lpm_mux" {  } { { "../Lab 3/MODE_Select_lpm_mux.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/MODE_Select_lpm_mux.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510944574270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 3/lpm_mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 3/lpm_mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux2-SYN " "Found design unit 1: lpm_mux2-SYN" {  } { { "../Lab 3/lpm_mux2.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/lpm_mux2.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574278 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Found entity 1: lpm_mux2" {  } { { "../Lab 3/lpm_mux2.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/lpm_mux2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510944574278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 3/lpm_mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 3/lpm_mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux1-SYN " "Found design unit 1: lpm_mux1-SYN" {  } { { "../Lab 3/lpm_mux1.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/lpm_mux1.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574290 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Found entity 1: lpm_mux1" {  } { { "../Lab 3/lpm_mux1.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/lpm_mux1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510944574290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 3/lpm_mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 3/lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Found design unit 1: lpm_mux0-SYN" {  } { { "../Lab 3/lpm_mux0.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/lpm_mux0.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574302 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "../Lab 3/lpm_mux0.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/lpm_mux0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510944574302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 3/lpm_constantdata.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 3/lpm_constantdata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constantdata-SYN " "Found design unit 1: lpm_constantdata-SYN" {  } { { "../Lab 3/lpm_constantdata.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/lpm_constantdata.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574315 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constantdata " "Found entity 1: lpm_constantdata" {  } { { "../Lab 3/lpm_constantdata.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/lpm_constantdata.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510944574315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 3/lpm_compare1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 3/lpm_compare1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare1-SYN " "Found design unit 1: lpm_compare1-SYN" {  } { { "../Lab 3/lpm_compare1.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/lpm_compare1.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574326 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare1 " "Found entity 1: lpm_compare1" {  } { { "../Lab 3/lpm_compare1.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/lpm_compare1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510944574326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 3/init_lpm_constant.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/kevin/desktop/mcgill work/f2017/ecse 323/dsd/lab 3/init_lpm_constant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 init_lpm_constant-SYN " "Found design unit 1: init_lpm_constant-SYN" {  } { { "../Lab 3/INIT_lpm_constant.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/INIT_lpm_constant.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574334 ""} { "Info" "ISGN_ENTITY_NAME" "1 INIT_lpm_constant " "Found entity 1: INIT_lpm_constant" {  } { { "../Lab 3/INIT_lpm_constant.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/INIT_lpm_constant.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510944574334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_rules.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g21_rules.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g21_rules-game_rules " "Found design unit 1: g21_rules-game_rules" {  } { { "g21_rules.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/g21_rules.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574346 ""} { "Info" "ISGN_ENTITY_NAME" "1 g21_rules " "Found entity 1: g21_rules" {  } { { "g21_rules.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/g21_rules.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510944574346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_modulo_13.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g21_modulo_13.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g21_Modulo_13 " "Found entity 1: g21_Modulo_13" {  } { { "g21_Modulo_13.bdf" "" { Schematic "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/g21_Modulo_13.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510944574354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_7_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g21_7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g21_7_segment_decoder-g21_7_segment_decoder_arch " "Found design unit 1: g21_7_segment_decoder-g21_7_segment_decoder_arch" {  } { { "g21_7_segment_decoder.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/g21_7_segment_decoder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574362 ""} { "Info" "ISGN_ENTITY_NAME" "1 g21_7_segment_decoder " "Found entity 1: g21_7_segment_decoder" {  } { { "g21_7_segment_decoder.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/g21_7_segment_decoder.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510944574362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_6-SYN " "Found design unit 1: adder_6-SYN" {  } { { "adder_6.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/adder_6.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574370 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_6 " "Found entity 1: adder_6" {  } { { "adder_6.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/adder_6.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510944574370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_1bitadder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g21_1bitadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g21_1bitAdder " "Found entity 1: g21_1bitAdder" {  } { { "g21_1bitAdder.bdf" "" { Schematic "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/g21_1bitAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510944574378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g21_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g21_adder " "Found entity 1: g21_adder" {  } { { "g21_adder.bdf" "" { Schematic "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/g21_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510944574386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_dealer_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g21_dealer_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g21_dealer_FSM-deal_machine " "Found design unit 1: g21_dealer_FSM-deal_machine" {  } { { "g21_dealer_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/g21_dealer_FSM.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574394 ""} { "Info" "ISGN_ENTITY_NAME" "1 g21_dealer_FSM " "Found entity 1: g21_dealer_FSM" {  } { { "g21_dealer_FSM.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/g21_dealer_FSM.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510944574394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_lab4_testbed.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g21_lab4_testbed.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g21_lab4_testbed " "Found entity 1: g21_lab4_testbed" {  } { { "g21_lab4_testbed.bdf" "" { Schematic "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/g21_lab4_testbed.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510944574402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_randu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g21_randu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g21_RANDU-RANDU " "Found design unit 1: g21_RANDU-RANDU" {  } { { "g21_RANDU.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/g21_RANDU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574414 ""} { "Info" "ISGN_ENTITY_NAME" "1 g21_RANDU " "Found entity 1: g21_RANDU" {  } { { "g21_RANDU.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/g21_RANDU.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510944574414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_stack52.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g21_stack52.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g21_stack52 " "Found entity 1: g21_stack52" {  } { { "g21_stack52.bdf" "" { Schematic "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/g21_stack52.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510944574422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_pop_enable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g21_pop_enable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g21_pop_enable-g21_pop_enable_arch " "Found design unit 1: g21_pop_enable-g21_pop_enable_arch" {  } { { "g21_pop_enable.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/g21_pop_enable.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574434 ""} { "Info" "ISGN_ENTITY_NAME" "1 g21_pop_enable " "Found entity 1: g21_pop_enable" {  } { { "g21_pop_enable.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/g21_pop_enable.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510944574434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a52_lpm_constant.vhd 2 1 " "Found 2 design units, including 1 entities, in source file a52_lpm_constant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 a52_lpm_constant-SYN " "Found design unit 1: a52_lpm_constant-SYN" {  } { { "a52_lpm_constant.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/a52_lpm_constant.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574442 ""} { "Info" "ISGN_ENTITY_NAME" "1 a52_lpm_constant " "Found entity 1: a52_lpm_constant" {  } { { "a52_lpm_constant.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/a52_lpm_constant.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510944574442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "equal1_lpm_compare0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file equal1_lpm_compare0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 equal1_lpm_compare0-SYN " "Found design unit 1: equal1_lpm_compare0-SYN" {  } { { "Equal1_lpm_compare0.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/Equal1_lpm_compare0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574450 ""} { "Info" "ISGN_ENTITY_NAME" "1 Equal1_lpm_compare0 " "Found entity 1: Equal1_lpm_compare0" {  } { { "Equal1_lpm_compare0.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/Equal1_lpm_compare0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510944574450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_comp7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g21_comp7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g21_comp7 " "Found entity 1: g21_comp7" {  } { { "g21_comp7.bdf" "" { Schematic "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/g21_comp7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510944574458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_lab2_rom1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g21_lab2_rom1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g21_lab2_rom1-SYN " "Found design unit 1: g21_lab2_rom1-SYN" {  } { { "g21_lab2_rom1.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/g21_lab2_rom1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574470 ""} { "Info" "ISGN_ENTITY_NAME" "1 g21_lab2_rom1 " "Found entity 1: g21_lab2_rom1" {  } { { "g21_lab2_rom1.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/g21_lab2_rom1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510944574470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_spg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g21_spg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g21_SPG " "Found entity 1: g21_SPG" {  } { { "g21_SPG.bdf" "" { Schematic "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/g21_SPG.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510944574478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g21_test_bed.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g21_test_bed.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g21_test_bed " "Found entity 1: g21_test_bed" {  } { { "g21_test_bed.bdf" "" { Schematic "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/g21_test_bed.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1510944574486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510944574486 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "INIT_lpm_constant work INIT_lpm_constant.vhd(42) " "VHDL Primary Unit Declaration error at INIT_lpm_constant.vhd(42): primary unit \"INIT_lpm_constant\" already exists in library \"work\"" {  } { { "INIT_lpm_constant.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/INIT_lpm_constant.vhd" 42 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510944574494 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "INIT_lpm_constant INIT_lpm_constant.vhd(42) " "HDL error at INIT_lpm_constant.vhd(42): see declaration for object \"INIT_lpm_constant\"" {  } { { "../Lab 3/INIT_lpm_constant.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/INIT_lpm_constant.vhd" 42 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510944574494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "init_lpm_constant.vhd 0 0 " "Found 0 design units, including 0 entities, in source file init_lpm_constant.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510944574494 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "lpm_compare1 work lpm_compare1.vhd(42) " "VHDL Primary Unit Declaration error at lpm_compare1.vhd(42): primary unit \"lpm_compare1\" already exists in library \"work\"" {  } { { "lpm_compare1.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/lpm_compare1.vhd" 42 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510944574502 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "lpm_compare1 lpm_compare1.vhd(42) " "HDL error at lpm_compare1.vhd(42): see declaration for object \"lpm_compare1\"" {  } { { "../Lab 3/lpm_compare1.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/lpm_compare1.vhd" 42 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510944574502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_compare1.vhd 0 0 " "Found 0 design units, including 0 entities, in source file lpm_compare1.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510944574502 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "lpm_constantdata work lpm_constantdata.vhd(42) " "VHDL Primary Unit Declaration error at lpm_constantdata.vhd(42): primary unit \"lpm_constantdata\" already exists in library \"work\"" {  } { { "lpm_constantdata.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/lpm_constantdata.vhd" 42 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510944574514 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "lpm_constantdata lpm_constantdata.vhd(42) " "HDL error at lpm_constantdata.vhd(42): see declaration for object \"lpm_constantdata\"" {  } { { "../Lab 3/lpm_constantdata.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/lpm_constantdata.vhd" 42 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510944574514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constantdata.vhd 0 0 " "Found 0 design units, including 0 entities, in source file lpm_constantdata.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510944574515 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "lpm_mux0 work lpm_mux0.vhd(42) " "VHDL Primary Unit Declaration error at lpm_mux0.vhd(42): primary unit \"lpm_mux0\" already exists in library \"work\"" {  } { { "lpm_mux0.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/lpm_mux0.vhd" 42 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510944574522 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "lpm_mux0 lpm_mux0.vhd(42) " "HDL error at lpm_mux0.vhd(42): see declaration for object \"lpm_mux0\"" {  } { { "../Lab 3/lpm_mux0.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/lpm_mux0.vhd" 42 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510944574522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.vhd 0 0 " "Found 0 design units, including 0 entities, in source file lpm_mux0.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510944574526 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "lpm_mux1 work lpm_mux1.vhd(42) " "VHDL Primary Unit Declaration error at lpm_mux1.vhd(42): primary unit \"lpm_mux1\" already exists in library \"work\"" {  } { { "lpm_mux1.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/lpm_mux1.vhd" 42 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510944574534 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "lpm_mux1 lpm_mux1.vhd(42) " "HDL error at lpm_mux1.vhd(42): see declaration for object \"lpm_mux1\"" {  } { { "../Lab 3/lpm_mux1.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/lpm_mux1.vhd" 42 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510944574534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux1.vhd 0 0 " "Found 0 design units, including 0 entities, in source file lpm_mux1.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510944574538 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "lpm_mux2 work lpm_mux2.vhd(42) " "VHDL Primary Unit Declaration error at lpm_mux2.vhd(42): primary unit \"lpm_mux2\" already exists in library \"work\"" {  } { { "lpm_mux2.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/lpm_mux2.vhd" 42 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510944574547 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "lpm_mux2 lpm_mux2.vhd(42) " "HDL error at lpm_mux2.vhd(42): see declaration for object \"lpm_mux2\"" {  } { { "../Lab 3/lpm_mux2.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/lpm_mux2.vhd" 42 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510944574547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux2.vhd 0 0 " "Found 0 design units, including 0 entities, in source file lpm_mux2.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510944574547 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "MODE_Select_lpm_mux work MODE_Select_lpm_mux.vhd(42) " "VHDL Primary Unit Declaration error at MODE_Select_lpm_mux.vhd(42): primary unit \"MODE_Select_lpm_mux\" already exists in library \"work\"" {  } { { "MODE_Select_lpm_mux.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/MODE_Select_lpm_mux.vhd" 42 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510944574559 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "MODE_Select_lpm_mux MODE_Select_lpm_mux.vhd(42) " "HDL error at MODE_Select_lpm_mux.vhd(42): see declaration for object \"MODE_Select_lpm_mux\"" {  } { { "../Lab 3/MODE_Select_lpm_mux.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/MODE_Select_lpm_mux.vhd" 42 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510944574559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode_select_lpm_mux.vhd 0 0 " "Found 0 design units, including 0 entities, in source file mode_select_lpm_mux.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510944574559 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "NOP_lpm_constant work NOP_lpm_constant.vhd(42) " "VHDL Primary Unit Declaration error at NOP_lpm_constant.vhd(42): primary unit \"NOP_lpm_constant\" already exists in library \"work\"" {  } { { "NOP_lpm_constant.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/NOP_lpm_constant.vhd" 42 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510944574567 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "NOP_lpm_constant NOP_lpm_constant.vhd(42) " "HDL error at NOP_lpm_constant.vhd(42): see declaration for object \"NOP_lpm_constant\"" {  } { { "../Lab 3/NOP_lpm_constant.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/NOP_lpm_constant.vhd" 42 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510944574567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nop_lpm_constant.vhd 0 0 " "Found 0 design units, including 0 entities, in source file nop_lpm_constant.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510944574571 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "POP_lpm_constant work POP_lpm_constant.vhd(42) " "VHDL Primary Unit Declaration error at POP_lpm_constant.vhd(42): primary unit \"POP_lpm_constant\" already exists in library \"work\"" {  } { { "POP_lpm_constant.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/POP_lpm_constant.vhd" 42 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510944574579 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "POP_lpm_constant POP_lpm_constant.vhd(42) " "HDL error at POP_lpm_constant.vhd(42): see declaration for object \"POP_lpm_constant\"" {  } { { "../Lab 3/POP_lpm_constant.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/POP_lpm_constant.vhd" 42 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510944574579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pop_lpm_constant.vhd 0 0 " "Found 0 design units, including 0 entities, in source file pop_lpm_constant.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510944574579 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "PUSH_lpm_constant work PUSH_lpm_constant.vhd(42) " "VHDL Primary Unit Declaration error at PUSH_lpm_constant.vhd(42): primary unit \"PUSH_lpm_constant\" already exists in library \"work\"" {  } { { "PUSH_lpm_constant.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/PUSH_lpm_constant.vhd" 42 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510944574587 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "PUSH_lpm_constant PUSH_lpm_constant.vhd(42) " "HDL error at PUSH_lpm_constant.vhd(42): see declaration for object \"PUSH_lpm_constant\"" {  } { { "../Lab 3/PUSH_lpm_constant.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/PUSH_lpm_constant.vhd" 42 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510944574587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "push_lpm_constant.vhd 0 0 " "Found 0 design units, including 0 entities, in source file push_lpm_constant.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510944574587 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "SPG_lpm_compare work SPG_lpm_compare.vhd(42) " "VHDL Primary Unit Declaration error at SPG_lpm_compare.vhd(42): primary unit \"SPG_lpm_compare\" already exists in library \"work\"" {  } { { "SPG_lpm_compare.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/SPG_lpm_compare.vhd" 42 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510944574599 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "SPG_lpm_compare SPG_lpm_compare.vhd(42) " "HDL error at SPG_lpm_compare.vhd(42): see declaration for object \"SPG_lpm_compare\"" {  } { { "../Lab 3/SPG_lpm_compare.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/SPG_lpm_compare.vhd" 42 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510944574599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spg_lpm_compare.vhd 0 0 " "Found 0 design units, including 0 entities, in source file spg_lpm_compare.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510944574599 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "SPG_lpm_counter work SPG_lpm_counter.vhd(42) " "VHDL Primary Unit Declaration error at SPG_lpm_counter.vhd(42): primary unit \"SPG_lpm_counter\" already exists in library \"work\"" {  } { { "SPG_lpm_counter.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/SPG_lpm_counter.vhd" 42 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510944574608 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "SPG_lpm_counter SPG_lpm_counter.vhd(42) " "HDL error at SPG_lpm_counter.vhd(42): see declaration for object \"SPG_lpm_counter\"" {  } { { "../Lab 3/SPG_lpm_counter.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/SPG_lpm_counter.vhd" 42 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510944574609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spg_lpm_counter.vhd 0 0 " "Found 0 design units, including 0 entities, in source file spg_lpm_counter.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510944574609 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "StackCounter_lpm_counter work StackCounter_lpm_counter.vhd(42) " "VHDL Primary Unit Declaration error at StackCounter_lpm_counter.vhd(42): primary unit \"StackCounter_lpm_counter\" already exists in library \"work\"" {  } { { "StackCounter_lpm_counter.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 4/StackCounter_lpm_counter.vhd" 42 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\"" 0 0 "Quartus II" 0 -1 1510944574618 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "StackCounter_lpm_counter StackCounter_lpm_counter.vhd(42) " "HDL error at StackCounter_lpm_counter.vhd(42): see declaration for object \"StackCounter_lpm_counter\"" {  } { { "../Lab 3/StackCounter_lpm_counter.vhd" "" { Text "C:/Users/kevin/Desktop/McGill Work/F2017/ECSE 323/DSD/Lab 3/StackCounter_lpm_counter.vhd" 42 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1510944574618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stackcounter_lpm_counter.vhd 0 0 " "Found 0 design units, including 0 entities, in source file stackcounter_lpm_counter.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1510944574619 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 26 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 26 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "530 " "Peak virtual memory: 530 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1510944574947 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 17 13:49:34 2017 " "Processing ended: Fri Nov 17 13:49:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1510944574947 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1510944574947 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1510944574947 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1510944574947 ""}
