INFO:sim:172 - Generating IP...
Resolving generics for 'v6_eb_fifo_counted_resized'...
Applying external generics to 'v6_eb_fifo_counted_resized'...
Delivering associated files for 'v6_eb_fifo_counted_resized'...
Delivering EJava files for 'v6_eb_fifo_counted_resized'...
Generating implementation netlist for 'v6_eb_fifo_counted_resized'...
INFO:sim - Pre-processing HDL files for 'v6_eb_fifo_counted_resized'...
WARNING:sim - BlackBox generator run option '-ifmt' found multiple times. Only
   the first occurence is considered.
Running synthesis for 'v6_eb_fifo_counted_resized'
Running ngcbuild...
Writing VHO instantiation template for 'v6_eb_fifo_counted_resized'...
Writing VHDL behavioral simulation model for 'v6_eb_fifo_counted_resized'...
WARNING:sim - Overwriting existing file
   C:/Users/vsilantiev/Documents/WRAPPERFORAC701/v6_eb_fifo_counted_resized/tmp/
   _cg/v6_eb_fifo_counted_resized/doc/fifo_generator_v9_3_vinfo.html with file
   from view xilinx_documentation
Delivered 3 files into directory
C:/Users/vsilantiev/Documents/WRAPPERFORAC701/v6_eb_fifo_counted_resized/tmp/_cg
/v6_eb_fifo_counted_resized
Delivered 1 file into directory
C:/Users/vsilantiev/Documents/WRAPPERFORAC701/v6_eb_fifo_counted_resized/tmp/_cg
/v6_eb_fifo_counted_resized
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'v6_eb_fifo_counted_resized'...
Generating metadata file...
Generating ISE project file for 'v6_eb_fifo_counted_resized'...
Generating ISE project...
XCO file found: v6_eb_fifo_counted_resized.xco
XMDF file found: v6_eb_fifo_counted_resized_xmdf.tcl
Adding
C:/Users/vsilantiev/Documents/WRAPPERFORAC701/v6_eb_fifo_counted_resized/tmp/_cg
/v6_eb_fifo_counted_resized.asy -view all -origin_type imported
Adding
C:/Users/vsilantiev/Documents/WRAPPERFORAC701/v6_eb_fifo_counted_resized/tmp/_cg
/v6_eb_fifo_counted_resized.ngc -view all -origin_type created
Checking file
"C:/Users/vsilantiev/Documents/WRAPPERFORAC701/v6_eb_fifo_counted_resized/tmp/_c
g/v6_eb_fifo_counted_resized.ngc" for project device match ...
File
"C:/Users/vsilantiev/Documents/WRAPPERFORAC701/v6_eb_fifo_counted_resized/tmp/_c
g/v6_eb_fifo_counted_resized.ngc" device information matches project device.
Adding
C:/Users/vsilantiev/Documents/WRAPPERFORAC701/v6_eb_fifo_counted_resized/tmp/_cg
/v6_eb_fifo_counted_resized.sym -view all -origin_type imported
Adding
C:/Users/vsilantiev/Documents/WRAPPERFORAC701/v6_eb_fifo_counted_resized/tmp/_cg
/v6_eb_fifo_counted_resized.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "C:/Users/vsilantiev/Documents/WRAPPERFORAC701/v6_eb_fifo_counted_resized/tmp
   /_cg/v6_eb_fifo_counted_resized.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/vsilantiev/Documents/WRAPPERFORAC701/v6_eb_fifo_counted_resized/tmp/_cg
/v6_eb_fifo_counted_resized.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/v6_eb_fifo_counted_resized"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'v6_eb_fifo_counted_resized'.
