
"C:/Radiant/tcltk/windows/bin/tclsh" "OpenHT_impl_1_synthesize.tcl"

cpe -f OpenHT_impl_1.cprj pll_osc.cprj ddr_rx.cprj ddr_tx.cprj -a LIFCL -o OpenHT_impl_1_cpe.ldc
Top module name (Verilog): pll_osc
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/pll_osc/rtl/pll_osc.v(11): compiling module pll_osc. VERI-1018
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/pll_osc/rtl/pll_osc.v(200): compiling module pll_osc_ipgen_lscc_pll(FVCO=1216.0,CLKI_FREQ=26.0,CLKOP_FREQ_ACTUAL=152.0,CLKOS_FREQ_ACTUAL=64.0,CLKOS2_FREQ_ACTUAL=38.0,CLKOS_EN=1,CLKOS2_EN=1,FRAC_N_EN=1,PLL_RST=1,LOCK_EN=1,FBK_MODE=&quot;INTCLKOP&quot;,FBCLK_DIVIDER_ACTUAL_STR=&quot;46&quot;,DIVOP_ACTUAL_STR=&quot;7&quot;,DIVOS_ACTUAL_STR=&quot;18&quot;,DIVOS2_ACTUAL_STR=&quot;31&quot;,DIVOS3_ACTUAL_STR=&quot;7&quot;,DIVOS4_ACTU   ....   001001111000&quot;,DELA=&quot;7&quot;,DELB=&quot;18&quot;,DELC=&quot;31&quot;,DELD=&quot;7&quot;,DELE=&quot;7&quot;,DELF=&quot;7&quot;,IPI_CMP=&quot;0b1100&quot;,CSET=&quot;8P&quot;,CRIPPLE=&quot;1P&quot;,IPP_CTRL=&quot;0b0110&quot;,BW_CTL_BIAS=&quot;0b1111&quot;,V2I_PP_RES=&quot;9K&quot;). VERI-1018
INFO - C:/Radiant/ispfpga/../cae_library/synthesis/verilog/lifcl.v(10022): compiling module PLL(BW_CTL_BIAS=&quot;0b1111&quot;,CRIPPLE=&quot;1P&quot;,CSET=&quot;8P&quot;,DELA=&quot;7&quot;,DELB=&quot;18&quot;,DELC=&quot;31&quot;,DELD=&quot;7&quot;,DELE=&quot;7&quot;,DELF=&quot;7&quot;,DIVA=&quot;7&quot;,DIVB=&quot;18&quot;,DIVC=&quot;31&quot;,DIVD=&quot;7&quot;,DIVE=&quot;7&quot;,DIVF=&quot;7&quot;,ENCLK_CLKOP=&quot;ENABLED&quot;,ENCLK_CLKOS=&quot;ENABLED&quot;,ENCLK_CLKOS2=&quot;ENABLED&quot;,V2I_1V_EN=&quot;ENABLED&quot;,FBK_MASK=&quot;0b00010000&quot;,FBK_MMD_DIG=&quot;46&quot;,FBK_MMD_PULS_CTL=&quot;0b0110&quot;,IPI_CMP=&quot;0b11   ....   I_KVCO_SEL=&quot;60&quot;,V2I_PP_ICTRL=&quot;0b11111&quot;,V2I_PP_RES=&quot;9K&quot;,DIV_DEL=72&apos;b01100000110001000110000001100000011000000110000001100010011000100110001,SIM_FLOAT_PRECISION=&quot;0.1&quot;). VERI-1018
Last elaborated design is pll_osc()
Source compile complete.
SDC Initialization for pll_osc finished.
SDC Distribution for pll_osc finished.
Top module name (Verilog): ddr_rx
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_rx/rtl/ddr_rx.v(11): compiling module ddr_rx. VERI-1018
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_rx/rtl/ddr_rx.v(9449): compiling module ddr_rx_ipgen_lscc_gddr(INTERFACE_TYPE=&quot;RECEIVE&quot;,IO_TYPE=&quot;LVDS&quot;,BUS_WIDTH=1,GEARING=1,OUT_WIDTH=1,CLK_FREQ=128.0,DATA_PATH_DELAY=&quot;BYPASS&quot;,CLOCK_PATH_DELAY=&quot;FIXED&quot;,DATA_DELAY_ADJUSTMENT=&quot;DEFAULT&quot;,DATA_FINE_DELAY_VALUE=&quot;0&quot;,DATA_COARSE_DELAY_VALUE=&quot;0NS&quot;,CLOCK_DATA_RELATION=&quot;CENTERED&quot;,FVCO=900.0,CLKI_FREQ=25.0,CLKOP_FREQ_ACTUAL=   ....   =&quot;0b000000110&quot;,DELA=&quot;5&quot;,DELB=&quot;7&quot;,DELC=&quot;7&quot;,DELD=&quot;7&quot;,DELE=&quot;7&quot;,DELF=&quot;7&quot;,IPI_CMP=&quot;0b0100&quot;,CSET=&quot;24P&quot;,CRIPPLE=&quot;3P&quot;,IPP_CTRL=&quot;0b0100&quot;,BW_CTL_BIAS=&quot;0b1111&quot;,V2I_PP_RES=&quot;9K&quot;). VERI-1018
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_rx/rtl/ddr_rx.v(526): compiling module ddr_rx_ipgen_lscc_gddr_rx_sclk_centered_static_bypass(BUS_WIDTH=1). VERI-1018
INFO - C:/Radiant/ispfpga/../cae_library/synthesis/verilog/lifcl.v(1553): compiling module DELAYB(DEL_MODE=&quot;SCLK_CENTERED&quot;). VERI-1018
INFO - C:/Radiant/ispfpga/../cae_library/synthesis/verilog/lifcl.v(4042): compiling module IDDRX1(GSR=&quot;DISABLED&quot;). VERI-1018
Last elaborated design is ddr_rx()
Source compile complete.
SDC Initialization for ddr_rx finished.
SDC Distribution for ddr_rx finished.
Top module name (Verilog): ddr_tx
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_tx/rtl/ddr_tx.v(11): compiling module ddr_tx. VERI-1018
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_tx/rtl/ddr_tx.v(9449): compiling module ddr_tx_ipgen_lscc_gddr(INTERFACE_TYPE=&quot;TRANSMIT&quot;,IO_TYPE=&quot;LVDS&quot;,BUS_WIDTH=1,GEARING=1,IN_WIDTH=1,CLK_FREQ=128.0,DATA_PATH_DELAY=&quot;BYPASS&quot;,CLOCK_PATH_DELAY=&quot;FIXED&quot;,DATA_DELAY_ADJUSTMENT=&quot;DEFAULT&quot;,DATA_FINE_DELAY_VALUE=&quot;0&quot;,DATA_COARSE_DELAY_VALUE=&quot;0NS&quot;,CLOCK_DATA_RELATION=&quot;ALIGNED&quot;,FVCO=900.0,CLKI_FREQ=25.0,CLKOP_FREQ_ACTUAL=1   ....   =&quot;0b000000110&quot;,DELA=&quot;5&quot;,DELB=&quot;7&quot;,DELC=&quot;7&quot;,DELD=&quot;7&quot;,DELE=&quot;7&quot;,DELF=&quot;7&quot;,IPI_CMP=&quot;0b0100&quot;,CSET=&quot;24P&quot;,CRIPPLE=&quot;3P&quot;,IPP_CTRL=&quot;0b0100&quot;,BW_CTL_BIAS=&quot;0b1111&quot;,V2I_PP_RES=&quot;9K&quot;). VERI-1018
INFO - C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_tx/rtl/ddr_tx.v(3718): compiling module ddr_tx_ipgen_lscc_gddr_tx_sclk_aligned_static_bypass(BUS_WIDTH=1). VERI-1018
INFO - C:/Radiant/ispfpga/../cae_library/synthesis/verilog/lifcl.v(5893): compiling module ODDRX1. VERI-1018
Last elaborated design is ddr_tx()
Source compile complete.
SDC Initialization for ddr_tx finished.
SDC Distribution for ddr_tx finished.
INFO - Setting main_all as top module.
Analyzing Verilog file c:/radiant/ip/pmi/pmi_lifcl.v. VERI-1482
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(1): analyzing included file c:/radiant/ip/pmi/pmi_addsub.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_addsub.v(40): analyzing included file c:/radiant/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(2): analyzing included file c:/radiant/ip/pmi/pmi_add.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_add.v(50): analyzing included file c:/radiant/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(3): analyzing included file c:/radiant/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/radiant/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(4): analyzing included file c:/radiant/ip/pmi/pmi_counter.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_counter.v(39): analyzing included file c:/radiant/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(5): analyzing included file c:/radiant/ip/pmi/pmi_distributed_dpram.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_distributed_dpram.v(43): analyzing included file c:/radiant/ip/pmi/../common/distributed_dpram/rtl/lscc_distributed_dpram.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(6): analyzing included file c:/radiant/ip/pmi/pmi_distributed_spram.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_distributed_spram.v(42): analyzing included file c:/radiant/ip/pmi/../common/distributed_spram/rtl/lscc_distributed_spram.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(7): analyzing included file c:/radiant/ip/pmi/pmi_distributed_rom.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_distributed_rom.v(42): analyzing included file c:/radiant/ip/pmi/../common/distributed_rom/rtl/lscc_distributed_rom.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(8): analyzing included file c:/radiant/ip/pmi/pmi_distributed_shift_reg.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_distributed_shift_reg.v(41): analyzing included file c:/radiant/ip/pmi/../common/ram_shift_reg/rtl/lscc_shift_register.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(9): analyzing included file c:/radiant/ip/pmi/pmi_fifo.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_fifo.v(44): analyzing included file c:/radiant/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(10): analyzing included file c:/radiant/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/radiant/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(11): analyzing included file c:/radiant/ip/pmi/pmi_mac.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_mac.v(52): analyzing included file c:/radiant/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(12): analyzing included file c:/radiant/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/radiant/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(13): analyzing included file c:/radiant/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/radiant/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(14): analyzing included file c:/radiant/ip/pmi/pmi_mult.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_mult.v(51): analyzing included file c:/radiant/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(15): analyzing included file c:/radiant/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/radiant/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(16): analyzing included file c:/radiant/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/radiant/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(17): analyzing included file c:/radiant/ip/pmi/pmi_ram_dp_true.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_ram_dp_true.v(49): analyzing included file c:/radiant/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(18): analyzing included file c:/radiant/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/radiant/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(19): analyzing included file c:/radiant/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/radiant/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(20): analyzing included file c:/radiant/ip/pmi/pmi_rom.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_rom.v(45): analyzing included file c:/radiant/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(21): analyzing included file c:/radiant/ip/pmi/pmi_sub.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_sub.v(50): analyzing included file c:/radiant/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
Analyzing Verilog file pll_osc.v. VERI-1482
Analyzing Verilog file ddr_rx.v. VERI-1482
Analyzing Verilog file ddr_tx.v. VERI-1482
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/regs_pkg.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/regs_pkg.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/regs_pkg.vhd(5): analyzing package regs_pkg. VHDL-1014
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/regs_pkg.vhd(13): analyzing package body regs_pkg. VHDL-1013
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/main.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/main.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/main.vhd(7): analyzing entity main_all. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/main.vhd(31): analyzing architecture magic. VHDL-1010
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/main.vhd(98): actual for formal port rstn_i is neither a static name nor a globally static expression. VHDL-1443
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/main.vhd(137): actual for formal port nrst is neither a static name nor a globally static expression. VHDL-1443
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/spi_slave.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/spi_slave.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/spi_slave.vhd(12): analyzing entity spi_slave. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/spi_slave.vhd(28): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/add_const.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/add_const.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/add_const.vhd(15): analyzing entity add_const. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/add_const.vhd(25): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/complex_mul.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/complex_mul.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/complex_mul.vhd(12): analyzing entity complex_mul. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/complex_mul.vhd(19): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/decim.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/decim.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/decim.vhd(12): analyzing entity decim. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/decim.vhd(26): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_channel.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_channel.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_channel.vhd(12): analyzing entity fir_channel. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_channel.vhd(25): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_hilbert.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_hilbert.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_hilbert.vhd(12): analyzing entity fir_hilbert. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_hilbert.vhd(25): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_rrc.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_rrc.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_rrc.vhd(12): analyzing entity fir_rrc. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_rrc.vhd(25): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/freq_demod.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/freq_demod.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/freq_demod.vhd(12): analyzing entity freq_demod. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/freq_demod.vhd(20): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_deserializer.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_deserializer.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_deserializer.vhd(12): analyzing entity iq_des. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_deserializer.vhd(23): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/local_osc.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/local_osc.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/local_osc.vhd(15): analyzing entity local_osc. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/local_osc.vhd(27): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/mag_est.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/mag_est.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/mag_est.vhd(14): analyzing entity mag_est. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/mag_est.vhd(24): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/am_modulator.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/am_modulator.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/am_modulator.vhd(12): analyzing entity am_modulator. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/am_modulator.vhd(20): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/ctrl_regs.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/ctrl_regs.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/ctrl_regs.vhd(28): analyzing entity ctrl_regs. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/ctrl_regs.vhd(43): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dither_adder.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dither_adder.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dither_adder.vhd(12): analyzing entity dither_adder. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dither_adder.vhd(20): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dither_source.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dither_source.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dither_source.vhd(19): analyzing entity dither_source. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dither_source.vhd(28): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fm_modulator.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fm_modulator.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fm_modulator.vhd(12): analyzing entity fm_modulator. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fm_modulator.vhd(26): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_balancer.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_balancer.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_balancer.vhd(14): analyzing entity iq_balancer_16. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_balancer.vhd(25): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_offset.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_offset.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_offset.vhd(12): analyzing entity iq_offset. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_offset.vhd(23): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/mod_sel.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/mod_sel.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/mod_sel.vhd(12): analyzing entity mod_sel. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/mod_sel.vhd(25): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sincos.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sincos.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sincos.vhd(12): analyzing entity sincos_16. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sincos.vhd(20): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/unpack.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/unpack.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/unpack.vhd(13): analyzing entity unpack. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/unpack.vhd(23): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/zero_insert.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/zero_insert.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/zero_insert.vhd(12): analyzing entity zero_insert. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/zero_insert.vhd(20): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dpd.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dpd.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dpd.vhd(12): analyzing entity dpd. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dpd.vhd(26): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/c_16qam_map.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/c_16qam_map.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/c_16qam_map.vhd(12): analyzing entity qam_16. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/c_16qam_map.vhd(19): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/clk_div.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/clk_div.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/clk_div.vhd(12): analyzing entity clk_div_block. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/clk_div.vhd(22): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/delay_block.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/delay_block.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/delay_block.vhd(12): analyzing entity delay_block. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/delay_block.vhd(24): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sideband_selector.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sideband_selector.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sideband_selector.vhd(12): analyzing entity sideband_sel. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sideband_selector.vhd(20): analyzing architecture magic. VHDL-1010
INFO - The default VHDL library search path is now "C:/Users/SP5WWP/Documents/Radiant/OpenHT/impl_1". VHDL-1504
Top module language type = VHDL.
Top module name (VHDL, mixed language): main_all
Source compile complete.
SDC Initialization for main_all finished.
SDC Distribution for main_all finished.
Starting IP constraint check for ddr_rx.
Starting IP constraint check for ##=================================================================================================================##.
Starting IP constraint check for ##=================================================================================================================##.
Starting IP constraint check for ldc_set_port -iobuf {IO_TYPE=LVDS} [get_ports clk_i].
Starting IP constraint check for ldc_set_port -iobuf {IO_TYPE=LVDS} [get_ports {data_i[0]}].
WARNING - Constraint create_clock -name {clk_i} -period 7.8125 [get_ports clk_i] was removed because it is defined at a clock input pin of the IP. User constraints should ensure the corresponding top-level port is correctly constraint at the top-level. If kept, it may cause incorrect slack calculation..
Starting IP constraint check for ##=================================================================================================================##.
Starting IP constraint check for ##=================================================================================================================##.
Starting IP constraint check for ldc_set_port -iobuf {IO_TYPE=LVDS} [get_ports clk_i].
Starting IP constraint check for ldc_set_port -iobuf {IO_TYPE=LVDS} [get_ports {data_i[0]}].
WARNING - Constraint create_clock -name {clk_i} -period 7.8125 [get_ports clk_i] was removed because it is defined at a clock input pin of the IP. User constraints should ensure the corresponding top-level port is correctly constraint at the top-level. If kept, it may cause incorrect slack calculation..
Starting IP constraint check for ddr_tx.
Starting IP constraint check for ##=================================================================================================================##.
Starting IP constraint check for ##=================================================================================================================##.
Starting IP constraint check for ldc_set_port -iobuf {IO_TYPE=LVDS} [get_ports clk_o].
Starting IP constraint check for ldc_set_port -iobuf {IO_TYPE=LVDS} [get_ports {data_o[0]}].
WARNING - Constraint create_clock -name {clk_i} -period 7.8125 [get_ports clk_i] was removed because it is defined at a clock input pin of the IP. User constraints should ensure the corresponding top-level port is correctly constraint at the top-level. If kept, it may cause incorrect slack calculation..
Starting IP constraint check for pll_osc.
WARNING - Constraint create_clock -name {clki_i} -period 38.462 [get_ports clki_i] was removed because it is defined at a clock input pin of the IP. User constraints should ensure the corresponding top-level port is correctly constraint at the top-level. If kept, it may cause incorrect slack calculation..
Writing output files.
CPE Completed. OpenHT_impl_1_cpe.ldc and CPEReport.txt produced.


synthesis -f OpenHT_impl_1_lattice.synproj
synthesis:  version Radiant Software (64-bit) 2022.1.0.52.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.
Mon Mar 27 10:49:00 2023


Command Line:  C:\Radiant\ispfpga\bin\nt64\synthesis.exe -f OpenHT_impl_1_lattice.synproj -gui -msgset C:/Users/SP5WWP/Documents/Radiant/OpenHT/promote.xml 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is LIFCL.
The -t option is QFN72.
The -sp option is 7_High-Performance_1.0V.
The -p option is LIFCL-40.
                                                          


##########################################################


### Lattice Family     : LIFCL


### Device             : LIFCL-40


### Package            : QFN72


### Performance Grade  : 7_High-Performance_1.0V


                                                         


INFO - User-Selected Strategy Settings
Optimization goal = Timing
Top-level module name = main_all.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1


Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = yes
Output HDL file name = OpenHT_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-sdc option: SDC file input is OpenHT_impl_1_cpe.ldc.
Hardtimer checking is enabled (default). The -dt option is not used.
-path C:/Radiant/ispfpga/je5d00/data (searchpath added)
-path C:/Users/SP5WWP/Documents/Radiant/OpenHT (searchpath added)
-path C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_rx (searchpath added)
-path C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_tx (searchpath added)
-path C:/Users/SP5WWP/Documents/Radiant/OpenHT/impl_1 (searchpath added)
-path C:/Users/SP5WWP/Documents/Radiant/OpenHT/pll_osc (searchpath added)
Mixed language design
Verilog design file = C:/Radiant/ip/pmi/pmi_lifcl.v
Verilog design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/pll_osc/rtl/pll_osc.v
Verilog design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_rx/rtl/ddr_rx.v
Verilog design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/ddr_tx/rtl/ddr_tx.v
VHDL library = pmi
VHDL design file = C:/Radiant/ip/pmi/pmi_lifcl.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/main.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/spi_slave.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/add_const.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/complex_mul.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/decim.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/fir_channel.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/fir_hilbert.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/fir_rrc.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/freq_demod.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/iq_deserializer.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/local_osc.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/mag_est.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/AM_modulator.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/ctrl_regs.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/dither_adder.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/dither_source.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/FM_modulator.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/iq_balancer.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/iq_offset.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/mod_sel.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/sincos.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/unpack.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/zero_insert.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/dpd.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/regs_pkg.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/c_16qam_map.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/clk_div.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/delay_block.vhd
VHDL library = work
VHDL design file = C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/sideband_selector.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Compile design.
Compile Design Begin
Analyzing Verilog file c:/radiant/ip/pmi/pmi_lifcl.v. VERI-1482
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(1): analyzing included file c:/radiant/ip/pmi/pmi_addsub.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_addsub.v(40): analyzing included file c:/radiant/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(2): analyzing included file c:/radiant/ip/pmi/pmi_add.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_add.v(50): analyzing included file c:/radiant/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(3): analyzing included file c:/radiant/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/radiant/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(4): analyzing included file c:/radiant/ip/pmi/pmi_counter.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_counter.v(39): analyzing included file c:/radiant/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(5): analyzing included file c:/radiant/ip/pmi/pmi_distributed_dpram.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_distributed_dpram.v(43): analyzing included file c:/radiant/ip/pmi/../common/distributed_dpram/rtl/lscc_distributed_dpram.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(6): analyzing included file c:/radiant/ip/pmi/pmi_distributed_spram.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_distributed_spram.v(42): analyzing included file c:/radiant/ip/pmi/../common/distributed_spram/rtl/lscc_distributed_spram.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(7): analyzing included file c:/radiant/ip/pmi/pmi_distributed_rom.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_distributed_rom.v(42): analyzing included file c:/radiant/ip/pmi/../common/distributed_rom/rtl/lscc_distributed_rom.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(8): analyzing included file c:/radiant/ip/pmi/pmi_distributed_shift_reg.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_distributed_shift_reg.v(41): analyzing included file c:/radiant/ip/pmi/../common/ram_shift_reg/rtl/lscc_shift_register.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(9): analyzing included file c:/radiant/ip/pmi/pmi_fifo.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_fifo.v(44): analyzing included file c:/radiant/ip/pmi/../avant/fifo/rtl/lscc_fifo.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(10): analyzing included file c:/radiant/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/radiant/ip/pmi/../avant/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(11): analyzing included file c:/radiant/ip/pmi/pmi_mac.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_mac.v(52): analyzing included file c:/radiant/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(12): analyzing included file c:/radiant/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/radiant/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(13): analyzing included file c:/radiant/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/radiant/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(14): analyzing included file c:/radiant/ip/pmi/pmi_mult.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_mult.v(51): analyzing included file c:/radiant/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(15): analyzing included file c:/radiant/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/radiant/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(16): analyzing included file c:/radiant/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/radiant/ip/pmi/../avant/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(17): analyzing included file c:/radiant/ip/pmi/pmi_ram_dp_true.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_ram_dp_true.v(49): analyzing included file c:/radiant/ip/pmi/../avant/ram_dp_true/rtl/lscc_ram_dp_true.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(18): analyzing included file c:/radiant/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/radiant/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(19): analyzing included file c:/radiant/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/radiant/ip/pmi/../avant/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(20): analyzing included file c:/radiant/ip/pmi/pmi_rom.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_rom.v(45): analyzing included file c:/radiant/ip/pmi/../avant/rom/rtl/lscc_rom.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_lifcl.v(21): analyzing included file c:/radiant/ip/pmi/pmi_sub.v. VERI-1328
INFO - c:/radiant/ip/pmi/pmi_sub.v(50): analyzing included file c:/radiant/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
Analyzing Verilog file c:/users/sp5wwp/documents/radiant/openht/pll_osc/rtl/pll_osc.v. VERI-1482
Analyzing Verilog file c:/users/sp5wwp/documents/radiant/openht/ddr_rx/rtl/ddr_rx.v. VERI-1482
Analyzing Verilog file c:/users/sp5wwp/documents/radiant/openht/ddr_tx/rtl/ddr_tx.v. VERI-1482
Analyzing VHDL file c:/radiant/ip/pmi/pmi_lifcl.vhd. VHDL-1481
Analyzing VHDL file c:/radiant/ip/pmi/pmi_lifcl.vhd

INFO - c:/radiant/ip/pmi/pmi_lifcl.vhd(4): analyzing package components. VHDL-1014
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/regs_pkg.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/regs_pkg.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/regs_pkg.vhd(5): analyzing package regs_pkg. VHDL-1014
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/regs_pkg.vhd(13): analyzing package body regs_pkg. VHDL-1013
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/main.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/main.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/main.vhd(7): analyzing entity main_all. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/main.vhd(31): analyzing architecture magic. VHDL-1010
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/main.vhd(98): actual for formal port rstn_i is neither a static name nor a globally static expression. VHDL-1443
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/main.vhd(137): actual for formal port nrst is neither a static name nor a globally static expression. VHDL-1443
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/spi_slave.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/spi_slave.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/spi_slave.vhd(12): analyzing entity spi_slave. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/spi_slave.vhd(28): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/add_const.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/add_const.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/add_const.vhd(15): analyzing entity add_const. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/add_const.vhd(25): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/complex_mul.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/complex_mul.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/complex_mul.vhd(12): analyzing entity complex_mul. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/complex_mul.vhd(19): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/decim.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/decim.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/decim.vhd(12): analyzing entity decim. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/decim.vhd(26): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_channel.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_channel.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_channel.vhd(12): analyzing entity fir_channel. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_channel.vhd(25): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_hilbert.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_hilbert.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_hilbert.vhd(12): analyzing entity fir_hilbert. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_hilbert.vhd(25): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_rrc.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_rrc.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_rrc.vhd(12): analyzing entity fir_rrc. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fir_rrc.vhd(25): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/freq_demod.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/freq_demod.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/freq_demod.vhd(12): analyzing entity freq_demod. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/freq_demod.vhd(20): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_deserializer.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_deserializer.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_deserializer.vhd(12): analyzing entity iq_des. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_deserializer.vhd(23): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/local_osc.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/local_osc.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/local_osc.vhd(15): analyzing entity local_osc. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/local_osc.vhd(27): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/mag_est.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/mag_est.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/mag_est.vhd(14): analyzing entity mag_est. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/mag_est.vhd(24): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/am_modulator.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/am_modulator.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/am_modulator.vhd(12): analyzing entity am_modulator. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/am_modulator.vhd(20): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/ctrl_regs.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/ctrl_regs.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/ctrl_regs.vhd(28): analyzing entity ctrl_regs. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/ctrl_regs.vhd(43): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dither_adder.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dither_adder.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dither_adder.vhd(12): analyzing entity dither_adder. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dither_adder.vhd(20): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dither_source.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dither_source.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dither_source.vhd(19): analyzing entity dither_source. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dither_source.vhd(28): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fm_modulator.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fm_modulator.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fm_modulator.vhd(12): analyzing entity fm_modulator. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/fm_modulator.vhd(26): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_balancer.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_balancer.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_balancer.vhd(14): analyzing entity iq_balancer_16. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_balancer.vhd(25): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_offset.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_offset.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_offset.vhd(12): analyzing entity iq_offset. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/iq_offset.vhd(23): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/mod_sel.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/mod_sel.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/mod_sel.vhd(12): analyzing entity mod_sel. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/mod_sel.vhd(25): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sincos.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sincos.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sincos.vhd(12): analyzing entity sincos_16. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sincos.vhd(20): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/unpack.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/unpack.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/unpack.vhd(13): analyzing entity unpack. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/unpack.vhd(23): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/zero_insert.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/zero_insert.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/zero_insert.vhd(12): analyzing entity zero_insert. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/zero_insert.vhd(20): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dpd.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dpd.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dpd.vhd(12): analyzing entity dpd. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/dpd.vhd(26): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/c_16qam_map.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/c_16qam_map.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/c_16qam_map.vhd(12): analyzing entity qam_16. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/c_16qam_map.vhd(19): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/clk_div.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/clk_div.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/clk_div.vhd(12): analyzing entity clk_div_block. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/clk_div.vhd(22): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/delay_block.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/delay_block.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/delay_block.vhd(12): analyzing entity delay_block. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/delay_block.vhd(24): analyzing architecture magic. VHDL-1010
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sideband_selector.vhd. VHDL-1481
Analyzing VHDL file c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sideband_selector.vhd

INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sideband_selector.vhd(12): analyzing entity sideband_sel. VHDL-1012
INFO - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/sideband_selector.vhd(20): analyzing architecture magic. VHDL-1010
INFO - The default VHDL library search path is now "C:/Users/SP5WWP/Documents/Radiant/OpenHT/impl_1". VHDL-1504
Top module language type = VHDL.
Top module name (VHDL, mixed language): main_all
                                                         


### Number of Logic Cells: 32256


### Number of RAM Blocks: 84


### Number of DSP Blocks: 462


### Number of PLLs: 3


### Number of IO Pins: 185


##########################################################


                                                         


WARNING - Initial value found on net gnd will be ignored due to unrecognized driver type
WARNING - Initial value found on net pwr will be ignored due to unrecognized driver type
WARNING - Initial value found on net spi_rw will be ignored due to unrecognized driver type
WARNING - I/O Port io2 's net has no driver and is unused.
WARNING - I/O Port io6 's net has no driver and is unused.



WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/spi_slave.vhd(55): Register \spi0/add_16_i2 clock is stuck at Zero. VDB-5035
WARNING - Bit 5 of Register \spi0/add_16_e2 is stuck at Zero
WARNING - Bit 4 of Register \spi0/add_16_e2 is stuck at Zero
WARNING - Bit 3 of Register \spi0/add_16_e2 is stuck at Zero
WARNING - Bit 2 of Register \spi0/add_16_e2 is stuck at Zero
WARNING - Bit 1 of Register \spi0/add_16_e2 is stuck at Zero
WARNING - Bit 0 of Register \spi0/add_16_e2 is stuck at One
WARNING - Bit 5 of Register \spi0/add_16_add_12_e2 is stuck at Zero
WARNING - Bit 4 of Register \spi0/add_16_add_12_e2 is stuck at Zero
WARNING - Bit 3 of Register \spi0/add_16_add_12_e2 is stuck at Zero
WARNING - Bit 2 of Register \spi0/add_16_add_12_e2 is stuck at Zero
WARNING - Bit 1 of Register \spi0/add_16_add_12_e2 is stuck at Zero
WARNING - Bit 0 of Register \spi0/add_16_add_12_e2 is stuck at One
WARNING - Bit 0 of Register \spi0/data_tx is stuck at Zero
WARNING - Bit 1 of Register \spi0/data_tx is stuck at Zero
WARNING - Bit 2 of Register \spi0/data_tx is stuck at Zero
WARNING - Bit 3 of Register \spi0/data_tx is stuck at Zero
WARNING - Bit 4 of Register \spi0/data_tx is stuck at Zero
WARNING - Bit 5 of Register \spi0/data_tx is stuck at Zero
WARNING - Bit 6 of Register \spi0/data_tx is stuck at Zero
WARNING - Bit 7 of Register \spi0/data_tx is stuck at Zero
WARNING - Bit 8 of Register \spi0/data_tx is stuck at Zero
WARNING - Bit 9 of Register \spi0/data_tx is stuck at Zero
WARNING - Bit 10 of Register \spi0/data_tx is stuck at Zero
WARNING - Bit 11 of Register \spi0/data_tx is stuck at Zero
WARNING - Bit 12 of Register \spi0/data_tx is stuck at Zero
WARNING - Bit 13 of Register \spi0/data_tx is stuck at Zero
WARNING - Bit 14 of Register \spi0/data_tx is stuck at Zero
WARNING - Bit 15 of Register \spi0/data_tx is stuck at Zero
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/spi_slave.vhd(59): Register add_55_i2 clock is stuck at Zero. VDB-5035
WARNING - Bit 5 of Register add_55_add_12_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 4 of Register add_55_add_12_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 3 of Register add_55_add_12_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 2 of Register add_55_add_12_add_12_add_12_e2 is stuck at Zero
WARNING - Bit 1 of Register add_55_add_12_add_12_add_12_e2 is stuck at Zero
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/spi_slave.vhd(59): Clock on register add_55_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/spi_slave.vhd(59): Clock on register add_55_add_12_add_12_add_12_i8 is tied to a constant&#xA;
WARNING - I/O Port io2 's net has no driver and is unused.
WARNING - I/O Port io6 's net has no driver and is unused.
WARNING - c:/users/sp5wwp/documents/radiant/openht/source/impl_1/spi_slave.vhd(89): Register \spi0/miso_o is stuck at Zero. VDB-5013
GSR will not be inferred because no asynchronous signal was found in the netlist.
WARNING - Initial value found on instance \spi0/rw will be ignored.
Initializing timer
Starting design annotation....
WARNING - No pin matched '\pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL/CLKOS'.
WARNING - Can't resolve object '\pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL/CLKOS' in constraint 'create_generated_clock -name {clk_64} -source [get_pins {\pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL/REFCK}] -divide_by 13 -multiply_by 32 [get_pins {\pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL/CLKOS}]'.
WARNING - No pin matched '\pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL/REFCK'.
WARNING - Can't resolve object '\pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL/REFCK' in constraint 'create_generated_clock -name {clk_64} -source [get_pins {\pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL/REFCK}] -divide_by 13 -multiply_by 32 [get_pins {\pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL/CLKOS}]'.
WARNING - The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.

Starting full timing analysis...
WARNING - External Feedback path not found for pll clock \pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL/CLKOS.
Worst slack in design 2458
Initializing timer
Starting design annotation....
WARNING - No pin matched '\pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL/CLKOS'.
WARNING - Can't resolve object '\pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL/CLKOS' in constraint 'create_generated_clock -name {clk_64} -source [get_pins {\pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL/REFCK}] -divide_by 13 -multiply_by 32 [get_pins {\pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL/CLKOS}]'.
WARNING - No pin matched '\pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL/REFCK'.
WARNING - Can't resolve object '\pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL/REFCK' in constraint 'create_generated_clock -name {clk_64} -source [get_pins {\pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL/REFCK}] -divide_by 13 -multiply_by 32 [get_pins {\pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL/CLKOS}]'.
WARNING - The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.

Starting full timing analysis...
WARNING - External Feedback path not found for pll clock \pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL/CLKOS.
Worst slack in design 2458
Initializing timer
Starting design annotation....
WARNING - No pin matched '\pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL/CLKOS'.
WARNING - Can't resolve object '\pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL/CLKOS' in constraint 'create_generated_clock -name {clk_64} -source [get_pins {\pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL/REFCK}] -divide_by 13 -multiply_by 32 [get_pins {\pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL/CLKOS}]'.
WARNING - No pin matched '\pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL/REFCK'.
WARNING - Can't resolve object '\pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL/REFCK' in constraint 'create_generated_clock -name {clk_64} -source [get_pins {\pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL/REFCK}] -divide_by 13 -multiply_by 32 [get_pins {\pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL/CLKOS}]'.
WARNING - The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.

Starting full timing analysis...
Worst slack in design 2458
Initializing timer
Starting design annotation....
WARNING - No pin matched '\pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL/CLKOS'.
WARNING - Can't resolve object '\pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL/CLKOS' in constraint 'create_generated_clock -name {clk_64} -source [get_pins {\pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL/REFCK}] -divide_by 13 -multiply_by 32 [get_pins {\pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL/CLKOS}]'.
WARNING - No pin matched '\pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL/REFCK'.
WARNING - Can't resolve object '\pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL/REFCK' in constraint 'create_generated_clock -name {clk_64} -source [get_pins {\pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL/REFCK}] -divide_by 13 -multiply_by 32 [get_pins {\pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL/CLKOS}]'.
WARNING - The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.

Starting full timing analysis...
WARNING - External Feedback path not found for pll clock \pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL/CLKOS.
Worst slack in design 2458
WARNING - Removing unused instance GSR_INST. VDB-5034

################### Begin Area Report (main_all)######################
Number of register bits => 27 of 32256 (0 % )
CCU2 => 4
DELAYB => 2
FD1P3DX => 26
FD1P3JX => 1
GSR => 1
IB => 11
IDDRX1 => 2
LUT4 => 29
OB => 7
ODDRX1 => 2
PLL => 1
################### End Area Report ##################
Number of odd-length carry chains : 0
Number of even-length carry chains : 1

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : clk_i_c, loads : 28
  Net : clk_rx_i_c, loads : 3
  Net : pll0/lscc_pll_inst/clk_64, loads : 2
Clock Enable Nets
Number of Clock Enables: 2
  Net : spi0/clk_i_c_enable_1, loads : 17
  Net : VCC_net, loads : 5
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : VCC_net, loads : 65
  Net : spi0/n52, loads : 17
  Net : spi0/clk_i_c_enable_1, loads : 17
  Net : rst_c, loads : 12
  Net : spi0/p_ncs, loads : 8
  Net : spi0/pp_ncs, loads : 7
  Net : spi_ncs_c, loads : 3
  Net : spi0/p_sck, loads : 3
  Net : spi0/cnt_5__N_123[1], loads : 2
  Net : spi0/cnt_5__N_123[2], loads : 2
################### End Clock Report ##################

Peak Memory Usage: 302 MB

--------------------------------------------------------------
Total CPU Time: 3 secs 
Total REAL Time: 3 secs 
--------------------------------------------------------------


postsyn -a LIFCL -p LIFCL-40 -t QFN72 -sp 7_High-Performance_1.0V -oc Commercial -top -w -o OpenHT_impl_1_syn.udb OpenHT_impl_1.vm -ldc C:/Users/SP5WWP/Documents/Radiant/OpenHT/impl_1/OpenHT_impl_1.ldc
POSTSYN: Post Synthesis Process Radiant Software (64-bit) 2022.1.0.52.3
Command Line: postsyn -a LIFCL -p LIFCL-40 -t QFN72 -sp 7_High-Performance_1.0V -oc Commercial -top -w -o OpenHT_impl_1_syn.udb -ldc C:/Users/SP5WWP/Documents/Radiant/OpenHT/impl_1/OpenHT_impl_1.ldc -gui -msgset C:/Users/SP5WWP/Documents/Radiant/OpenHT/promote.xml OpenHT_impl_1.vm 
   Architecture:     LIFCL
   Device:           LIFCL-40
   Package:          QFN72
   Performance:      7_High-Performance_1.0V
Reading input file 'OpenHT_impl_1.vm' ...
CPU Time to convert: 0.46875
REAL Time to convert: 0
convert PEAK Memory Usage: 109 MB
convert CURRENT Memory Usage: 105 MB
Reading constraint file 'C:/Users/SP5WWP/Documents/Radiant/OpenHT/impl_1/OpenHT_impl_1.ldc' ...
Removing unused logic ...
INFO - Signal GSR_INST.GSROUT undriven or does not drive anything - clipped
Starting design annotation....
WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_64} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 32 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS }] .
 
Constraint Summary:
   Total number of constraints: 7
   Total number of constraints dropped: 0
   Total number of constraints duplicated: 1
 
Writing output file 'OpenHT_impl_1_syn.udb'.
POSTSYN finished successfully.
Total CPU Time: 0 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 133 MB


map -i "OpenHT_impl_1_syn.udb" -pdc "C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/impl_1.pdc" -o "OpenHT_impl_1_map.udb" -mp "OpenHT_impl_1.mrp" -hierrpt     
map:  version Radiant Software (64-bit) 2022.1.0.52.3

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.

Command line:   map -i OpenHT_impl_1_syn.udb -pdc C:/Users/SP5WWP/Documents/Radiant/OpenHT/source/impl_1/impl_1.pdc -o OpenHT_impl_1_map.udb -mp OpenHT_impl_1.mrp -hierrpt -gui 

Loading device for application GENERIC from file 'je5d30.nph' in environment: C:/Radiant/ispfpga.
Package Status:                     Final          Version 39.



   Remove unused logic

   Do not produce over sized UDBs.

Design:  main_all
Family:  LIFCL
Device:  LIFCL-40
Package: QFN72
Performance Grade:  7_High-Performance_1.0V

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:          27 out of 32373 (<1%)
      Number of SLICE         registers:   27 out of 32256 (<1%)
      Number of PIO Input     registers:    0 out of    39 (0%)
      Number of PIO Output    registers:    0 out of    39 (0%)
      Number of PIO Tri-State registers:    0 out of    39 (0%)
   Number of LUT4s:              38 out of 32256 (<1%)
      Number used as logic LUT4s:                         30
      Number used as distributed RAM:                      0 (6 per 16X4 RAM)
      Number used as ripple logic:                         8 (2 per CCU2)
   Number of PIOs used/reserved:   26 out of    39 (59%)
      Number of PIOs reserved:      3 (per sysConfig and/or prohibit constraint)
      Number of PIOs used:         23
        Number of PIOs used for single ended IO:        13
        Number of PIO pairs used for differential IO:    5

        Number allocated to regular speed PIOs:    13 out of   17 (76%)
        Number allocated to high speed PIOs:       10 out of   22 (45%)
   Number of Dedicated IO used for ADC/PCIE/DPHY:    0 out of   10 (0%)
   Number of IDDR/ODDR/TDDR functions used:      4 out of   100 (4%)
      Number of IDDR functions:                2
                IDDRX1:           2
      Number of ODDR functions:                2
                ODDRX1:           2
      Number of TDDR functions:                0
   Number of IOs using at least one DDR function: 4 (4 differential)
      Number of IOs using IDDR only:           2 (2 differential)
      Number of IOs using ODDR only:           2 (2 differential)
      Number of IOs using ODDR/TDDR:           0 (0 differential)
      Number of IOs using IDDR/ODDR/TDDR:      0 (0 differential)
   Number of Block RAMs:          0 out of 84 (0%)
   Number of Large RAMs:          0 out of 2 (0%)
   Number of Logical DSP Functions:
      Number of Pre-Adders (9+9):    0 out of 112 (0%)
      Number of Multipliers (18x18): 0 out of 56 (0%)
         Number of 9X9:        0 (1 18x18 = 2   9x9)
         Number of 18x18:      0 (1 18x18 = 1 18x18)
         Number of 18x36:      0 (2 18x18 = 1 18x36)
         Number of 36x36:      0 (4 18x18 = 1 36x36)
      Number of 54-bit Accumulators: 0 out of 28 (0%)
      Number of 18-bit Registers:    0 out of 112 (0%)
   Number of Physical DSP Components:
      Number of PREADD9:             0 out of 112 (0%)
      Number of MULT9:               0 out of 112 (0%)
      Number of MULT18:              0 out of 56 (0%)
      Number of MULT18X36:           0 out of 28 (0%)
      Number of MULT36:              0 out of 14 (0%)
      Number of ACC54:               0 out of 28 (0%)
      Number of REG18:               0 out of 112 (0%)
   Number of ALUREGs:             0 out of 1 (0%)
   Number of PLLs:                1 out of 3 (33%)
   Number of DDRDLLs:             0 out of 2 (0%)
   Number of DLLDELs:             0 out of 10 (0%)
   Number of DQSs:                0 out of 4 (0%)
   Number of DCSs:                0 out of 1 (0%)
   Number of DCCs:                0 out of 62 (0%)
   Number of PCLKDIVs:            0 out of 1 (0%)
   Number of ECLKDIVs:            0 out of 12 (0%)
   Number of ECLKSYNCs:           0 out of 12 (0%)
   Number of ADC Blocks:          0 out of 1 (0%)
   Number of SGMIICDRs:           0 out of 2 (0%)
   Number of PMUs:                0 out of 1 (0%)
   Number of BNKREF18s:           0 out of 3 (0%)
   Number of BNKREF33s:           0 out of 5 (0%)
   Number of PCIEs:               0 out of 1 (0%)
   Number of I2CFIFOs:            0 out of 1 (0%)
   Number of DPHYs:               0 out of 2 (0%)
   Number of Oscillators:         0 out of 1 (0%)
   Number of GSR:                 0 out of 1 (0%)
   Number of Cryptographic Block: 0 out of 1 (0%)
   Number of Config IP:           0 out of 1 (0%)
                 TSALL:           0 out of 1 (0%)
   Number of JTAG:                0 out of 1 (0%)
   Number of SED:                 0 out of 1 (0%)
   Number of Clocks:  3
      Net clk_rx_i_c: 2 loads, 2 rising, 0 falling (Driver: Port clk_rx_i)
      Net clk_64: 2 loads, 2 rising, 0 falling (Driver: Pin pll0.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS)
      Net clk_i_c: 26 loads, 26 rising, 0 falling (Driver: Port clk_i)
   Number of Clock Enables:  1
      Net spi0.clk_i_c_enable_1: 1 loads, 1 SLICEs
   Number of LSRs:  3
      Net VCC_net: 2 loads, 0 SLICEs
      Pin rst: 5 loads, 0 SLICEs (Net: rst_c)
      Net spi0.rw_N_194: 1 loads, 1 SLICEs
   Top 10 highest fanout non-clock nets:
      Net spi0.clk_i_c_enable_1: 17 loads
      Net spi0.n52: 17 loads
      Net VCC_net: 13 loads
      Net rst_c: 12 loads
      Net spi0.p_ncs: 8 loads
      Net spi0.pp_ncs: 7 loads
      Net spi0.cnt_5__N_123[1]: 3 loads
      Net spi0.cnt_5__N_123[2]: 3 loads
      Net spi0.p_sck: 3 loads
      Net spi_ncs_c: 3 loads
Running physical design DRC...

 

   Number of warnings:  0
   Number of errors:    0

Constraint Summary:
   Total number of constraints: 26
   Total number of constraints dropped: 0


Total CPU Time: 2 secs  
Total REAL Time: 2 secs  
Peak Memory Usage: 312 MB


par -f "OpenHT_impl_1.p2t" "OpenHT_impl_1_map.udb" "OpenHT_impl_1.udb"

Lattice Place and Route Report for Design "OpenHT_impl_1_map.udb"
Mon Mar 27 10:49:06 2023

PAR: Place And Route Radiant Software (64-bit) 2022.1.0.52.3.
Command Line: par -w -t 1 -cores 1 -exp parPathBased=OFF OpenHT_impl_1_map.udb \
	OpenHT_impl_1_par.dir/5_1.udb 

Loading OpenHT_impl_1_map.udb ...
Loading device for application GENERIC from file 'je5d30.nph' in environment: C:/Radiant/ispfpga.
Package Status:                     Final          Version 39.
Performance Hardware Data Status:   Final          Version 115.1.



Design:  main_all
Family:  LIFCL
Device:  LIFCL-40
Package: QFN72
Performance Grade:   7_High-Performance_1.0V

Device SLICE utilization summary after final SLICE packing:
   SLICE             39/16128        <1% used

WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_64} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 32 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS }] .
Number of Signals: 84
Number of Connections: 252
Device utilization summary:

   VHI                   1/1           100% used
   DIFFIO18              5/37           13% used
                         5/11           45% bonded
   IOLOGIC               4/74            5% used
   SEIO18               10/74           13% used
                        10/22           45% bonded
   SEIO33               13/185           7% used
                        13/17           76% bonded
   PLL                   1/3            33% used
   SLICE                39/16128        <1% used
     LUT                38/32256        <1% used
     REG                27/32256        <1% used


Pin Constraint Summary:
   18 out of 18 pins locked (100% locked).
Starting Placer Phase 0 (HIER). CPU time: 2 secs , REAL time: 3 secs 
....
Finished Placer Phase 0 (HIER). CPU time: 2 secs , REAL time: 3 secs 

Starting Placer Phase 1. CPU time: 2 secs , REAL time: 3 secs 
..  ..
....................

Placer score = 43399.
Finished Placer Phase 1. CPU time: 4 secs , REAL time: 5 secs 

Starting Placer Phase 2.
.

Placer score =  43370
Finished Placer Phase 2.  CPU time: 4 secs , REAL time: 5 secs 

After final PLC packing legalization, all 0 SLICEs that were not satisfying 1 CLK/CE/LSR per HALF-PLC restriction are all placed into compatible PLCs.

------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 2 out of 13 (15%)
  PLL        : 1 out of 3 (33%)
  DCS        : 0 out of 1 (0%)
  DCC        : 0 out of 62 (0%)
  ECLKDIV    : 0 out of 12 (0%)
  PCLKDIV    : 0 out of 1 (0%)
  OSC        : 0 out of 1 (0%)
  DPHY       : 0 out of 2 (0%)
  PCIE       : 0 out of 1 (0%)

Global Clocks:
  PRIMARY "clk_64" from CLKOS on comp "pll0.lscc_pll_inst.gen_no_refclk_mon.u_PLL.PLL_inst" on PLL site "PLL_LLC", clk load = 2, ce load = 0, sr load = 0
  PRIMARY "clk_i_c" from comp "clk_i" on CLK_PIN site "59 (PT76A)", clk load = 26, ce load = 0, sr load = 0
  PRIMARY "clk_rx_i_c" from comp "clk_rx_i" on CLK_PIN site "24 (PB58A)", clk load = 2, ce load = 0, sr load = 0

  PRIMARY  : 3 out of 16 (18%)

Edge Clocks:

  No edge clock selected.


--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   13 out of 185 (7.0%) SEIO33 sites used.
   13 out of 17 (76.5%) bonded SEIO33 sites used.
   Number of SEIO33 components: 13; differential: 0
   Number of Vref pins used: 0
   5 out of 74 (6.8%) SEIO18 sites used.
   5 out of 22 (22.7%) bonded SEIO18 sites used.
   Number of SEIO18 components: 5; differential: 5
   5 out of 37 (13.5%) DIFFIO18 sites used.
   5 out of 11 (45.5%) bonded DIFFIO18 sites used.
   Number of DIFFIO18 components: 5; differential: 5

I/O Bank Usage Summary:
+----------+----------------+------------+------------+------------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+----------------+------------+------------+------------+
| 0        | 7 / 10 ( 70%)  | 3.3V       | -          | -          |
| 1        | 6 / 7 ( 85%)   | 3.3V       | -          | -          |
| 3        | 10 / 12 ( 83%) | 1.8V       | -          | -          |
| 5        | 0 / 10 (  0%)  | -          | -          | -          |
+----------+----------------+------------+------------+------------+

Total Placer CPU time: 4 secs , REAL time: 5 secs 

Writing design to file OpenHT_impl_1_par.dir/5_1.udb ...


Start NBR router at 10:49:11 03/27/23

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in timing report. You should always run the timing    
      tool to verify your design.                                
*****************************************************************

Starting routing resource preassignment
Preassignment Summary:
--------------------------------------------------------------------------------
30 connections routed with dedicated routing resources
3 global clock signals routed
73 connections routed (of 252 total) (28.97%)
---------------------------------------------------------
Clock routing summary:
Primary clocks (6 used out of 32 available):
    Signal "clk_rx_i_c" (0, 16)
       Clock   loads: 2     out of     2 routed (100.00%)
       Data    loads: 0     out of     1 routed (  0.00%)
    Signal "clk_64" (2, 18)
       Clock   loads: 2     out of     2 routed (100.00%)
    Signal "clk_i_c" (9, 25)
       Clock   loads: 26    out of    26 routed (100.00%)
Other clocks:
    Signal "VCC_net"
       Clock   loads: 2     out of     2 routed (100.00%)
       Control loads: 2     out of     2 routed (100.00%)
       Data    loads: 9     out of     9 routed (100.00%)
    Signal "pll0.lscc_pll_inst.fbclk_w"
       Clock   loads: 1     out of     1 routed (100.00%)
---------------------------------------------------------
--------------------------------------------------------------------------------
Completed routing resource preassignment
WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_64} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 32 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS }] .
    TimerIf::skewscore 0

Start NBR section for initial routing at 10:49:12 03/27/23
Level 4, iteration 1
25(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 0 secs 

Info: Initial congestion level at 75.00% usage is 0
Info: Initial congestion area  at 75.00% usage is 0 (0.00%)

Start NBR section for normal routing at 10:49:12 03/27/23
Level 4, iteration 1
20(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 0 secs 
Level 4, iteration 2
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 0 secs 
Level 4, iteration 3
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 0 secs 
Level 4, iteration 4
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 0 (nbr) score; real time: 0 secs 

Start NBR section for post-routing at 10:49:12 03/27/23

End NBR router with 0 unrouted connection
WARNING - No master clock for
	generated clock	create_generated_clock -name {clk_64} -source [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/REFCK}] -multiply_by 32 -divide_by 13 [get_pins {pll0/lscc_pll_inst/gen_no_refclk_mon.u_PLL.PLL_inst/CLKOS }] .
Changing speed to M

Starting full timing analysis...
Changing speed to 10

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Estimated worst slack<setup> : <n/a>
  Estimated worst slack<hold > : <n/a>
  Timing score<setup> : 0
  Timing score<hold > : 0
  Number of connections with timing violations<setup> : 0 (0.00%)
  Number of connections with timing violations<hold > : 0 (0.00%)
-----------


Total CPU time 2 secs 
Total REAL time: 2 secs 
Completely routed.
End of route.  252 routed (100.00%); 0 unrouted.

Writing design to file OpenHT_impl_1_par.dir/5_1.udb ...


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = <n/a>
PAR_SUMMARY::Timing score<setup/<ns>> = <n/a>
PAR_SUMMARY::Worst  slack<hold /<ns>> = <n/a>
PAR_SUMMARY::Timing score<hold /<ns>> = <n/a>
PAR_SUMMARY::Number of errors = 0

Total CPU  Time: 7 secs 
Total REAL Time: 7 secs 
Peak Memory Usage: 410.29 MB


par done!

Note: user must run 'timing' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.

tmcheck -par "OpenHT_impl_1.par" 

bitgen -w "OpenHT_impl_1.udb" -f "OpenHT_impl_1.t2b" -s "C:/Users/SP5WWP/Documents/Radiant/OpenHT/security_setting/OpenHT.secproj"
Loading OpenHT_impl_1.udb ...
Loading device for application GENERIC from file 'je5d30.nph' in environment: C:/Radiant/ispfpga.
Package Status:                     Final          Version 39.
Performance Hardware Data Status:   Final          Version 115.1.



Design:  main_all
Family:  LIFCL
Device:  LIFCL-40
Package: QFN72
Performance Grade:   7_High-Performance_1.0V
Successfully loading design udb and device data from disks and to up-layer in CPU time: 1 secs , REAL time: 0 secs 



BITGEN: Bitstream Generator Radiant Software (64-bit) 2022.1.0.52.3
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.


Running DRC.
DRC detected 0 errors and 0 warnings.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                           OFF*  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                            ON*  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                           OFF*  |
+---------------------------------+---------------------------------+
|               EARLY_IO_RELEASE  |                           OFF*  |
+---------------------------------+---------------------------------+
|                  REGISTER_INIT  |                           ON**  |
+---------------------------------+---------------------------------+
|   MASTER_PREAMBLE_TIMER_CYCLES  |                        600000*  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_I3C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                        DISABLE  |
+---------------------------------+---------------------------------+
|                      DONE_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                     INITN_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                  PROGRAMN_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                        TRANSFR  |                           OFF*  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                           3.5*  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           OFF*  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                           OFF*  |
+---------------------------------+---------------------------------+
|                  CONFIG_IOSLEW  |                          SLOW*  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |              ENABLE_DONE_SYNC*  |
+---------------------------------+---------------------------------+
|                       BOOTMODE  |                         DUAL**  |
+---------------------------------+---------------------------------+
|         CONFIGIO_VOLTAGE_BANK0  |                NOT_SPECIFIED**  |
+---------------------------------+---------------------------------+
|         CONFIGIO_VOLTAGE_BANK1  |                 NOT_SPECIFIED*  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 9.8.
 
Saving bit stream in "C:\Users\SP5WWP\Documents\Radiant\OpenHT\impl_1\OpenHT_impl_1.bit".
Bitstream generation complete!

Total CPU Time: 9 secs 
Total REAL Time: 9 secs 
Peak Memory Usage: 522 MB

