{"frozen":{"name":"arachne-pnr","shortDescription":"Place and route tool for FPGAs","longDescription":"Arachne-pnr implements the place and route step of\nthe hardware compilation process for FPGAs. It\naccepts as input a technology-mapped netlist in BLIF\nformat, as output by the Yosys [0] synthesis suite\nfor example. It currently targets the Lattice\nSemiconductor iCE40 family of FPGAs [1]. Its output\nis a textual bitstream representation for assembly by\nthe IceStorm [2] icepack command.\n","versionString":"2018.09.08","homepage":"https://github.com/cseed/arachne-pnr","license":{"fullName":"MIT License","shortName":"mit","spdxId":"MIT","url":"http://spdx.org/licenses/MIT.html"},"versionNumberList":[2018,9,8]},"flexible":{"sources":[{"git":"https://github.com/NixOS/nixpkgs.git","commit":"22091c912a38f2f9f8cb8efd612915a9346e57cb","attributePath":["arachne-pnr"],"position":"/nix/store/z9pm444cj6kmm2m01vf28xa94bakm7cm-22091c912a38f2f9f8cb8efd612915a9346e57cb.tar.gz/pkgs/development/compilers/arachne-pnr/default.nix:28","date":"2019-03-01"}],"platforms":[{"kernel":{"_type":"kernel","execFormat":{"_type":"exec-format","name":"elf"},"families":{},"name":"linux"}}]}}